Fitter report for PLASMA_DE1_SOC
Mon Jul 30 13:29:19 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Mon Jul 30 13:29:17 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; PLASMA_DE1_SOC                              ;
; Top-level Entity Name           ; PLASMA_DE1_SOC                              ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 4,790 / 32,070 ( 15 % )                     ;
; Total registers                 ; 6705                                        ;
; Total pins                      ; 210 / 457 ( 46 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 65,664 / 4,065,280 ( 2 % )                  ;
; Total RAM Blocks                ; 9 / 397 ( 2 % )                             ;
; Total DSP Blocks                ; 28 / 87 ( 32 % )                            ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.32        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.8%      ;
;     Processor 3            ;  10.3%      ;
;     Processor 4            ;   9.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                        ; Action          ; Operation                                         ; Reason                                 ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                            ; Destination Port         ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_bank[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_bank[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[0]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[2]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[4]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[5]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[6]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[7]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[8]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[9]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[10]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[11]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[12]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[13]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[13]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[14]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[14]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[15]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_data[15]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_dqm[0]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_dqm[1]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                          ; OE                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[0]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[1]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[2]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[3]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[4]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[5]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[6]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[7]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[8]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[9]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[10]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[11]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[12]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[13]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[14]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[15]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                                           ; O                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[1]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[3]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[6]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[9]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[11]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[14]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[16]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[17]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[18]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[19]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[21]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[22]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[23]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[24]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[26]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[27]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[28]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[31]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[1]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[2]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[3]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[4]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[5]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[6]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[7]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[8]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[9]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[10]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[11]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[12]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[13]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[14]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[15]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[16]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[17]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[18]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[19]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[20]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[21]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[22]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[23]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[24]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[25]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[26]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[27]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[28]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[29]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[30]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[31]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[1]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[2]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[3]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[4]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[5]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[6]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[7]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[9]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[10]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[11]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[12]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[13]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[14]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[15]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[16]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[17]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[18]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[19]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[20]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[21]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[23]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[27]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[28]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[29]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[31]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[1]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[2]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[3]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[4]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[5]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[6]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[7]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[8]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_2                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_3                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[9]~_Duplicate_4                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[10]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[11]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[12]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[13]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[14]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[15]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[16]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8                                                                                                                                                                                                                                                             ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[17]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[18]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[19]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[20]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[21]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[22]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[23]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[24]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[25]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[26]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[27]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[28]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[29]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[30]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_1                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_2                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_3                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[31]~_Duplicate_4                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][95]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][129]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][129]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[73]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[73]~DUPLICATE                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE                                                                                                                    ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                                    ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|active_rnw                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|active_rnw~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_count[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_state.000                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_state.000~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_state.010                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_state.011                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_state.011~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_state.101                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|i_state.101~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|init_done                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|init_done~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_count[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_next.010000000                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_next.010000000~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state.000000001                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state.000000100                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state.000000100~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state.000001000                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state.000001000~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state.000010000                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state.000100000                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state.000100000~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state.001000000                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state.100000000                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state.100000000~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|plasma_de1_soc_sdram_controller_0_input_efifo_module:the_plasma_de1_soc_sdram_controller_0_input_efifo_module|rd_address                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|plasma_de1_soc_sdram_controller_0_input_efifo_module:the_plasma_de1_soc_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|refresh_counter[4]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|refresh_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|refresh_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|intr_signal                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|intr_signal~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[0]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[6]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[6]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[8]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[8]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[9]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[9]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[12]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[12]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[13]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[13]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[14]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[14]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[16]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[16]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[17]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[17]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[21]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[21]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[22]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[22]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[1]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[1]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[2]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[2]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[4]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[4]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[6]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[6]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[15]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[15]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[20]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[20]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[22]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[22]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[24]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[24]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[28]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[28]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[0]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[0]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[4]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[4]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[7]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[7]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[14]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[14]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[15]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[15]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[16]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[16]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[21]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[21]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[22]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[22]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[29]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[29]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[31]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[31]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|count_reg[3]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|count_reg[3]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[1]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[9]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[9]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[10]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[10]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[11]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[11]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[12]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[12]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[16]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[16]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[18]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[18]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[20]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[20]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[21]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[21]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[22]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[22]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[24]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[24]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[26]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[26]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[27]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[27]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[28]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[28]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[31]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[31]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|mode_reg                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|mode_reg~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[1]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[8]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[8]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[10]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[10]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[11]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[11]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[21]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[21]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[23]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[23]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[28]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[28]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[29]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[29]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[4]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[4]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[5]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[5]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[7]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[7]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[8]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[8]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[10]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[10]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[14]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[14]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[30]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[30]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus|addr_s[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus|addr_s[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus|master_dat_o[20]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus|master_dat_o[20]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus|master_dat_o[24]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus|master_dat_o[24]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|rld_s[0]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|rld_s[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|rld_s[21]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|rld_s[21]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|rld_s[26]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|rld_s[26]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|rld_s[28]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|rld_s[28]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[1]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[3]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[3]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[6]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[6]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[7]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[7]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[20]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[20]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[23]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[23]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[26]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[26]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[30]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[30]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|rld_s[0]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|rld_s[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|rld_s[22]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|rld_s[22]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|rld_s[25]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|rld_s[25]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|rld_s[27]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|rld_s[27]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|rld_s[29]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|rld_s[29]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|rld_s[21]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|rld_s[21]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|rld_s[25]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|rld_s[25]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|rld_s[30]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|rld_s[30]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|ctrl_s[3]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|ctrl_s[3]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|rld_s[15]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|rld_s[15]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|rld_s[17]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|rld_s[17]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|rld_s[19]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|rld_s[19]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|rld_s[23]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|rld_s[23]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|rld_s[10]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter|rld_s[10]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|rld_s[16]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|rld_s[16]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|rld_s[31]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|rld_s[31]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|clear_s[20]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|clear_s[20]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|inv_s[11]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|inv_s[11]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|inv_s[26]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|inv_s[26]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:5:channel|state_s                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:5:channel|state_s~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:7:channel|state_s                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:7:channel|state_s~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:10:channel|state_s                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:10:channel|state_s~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:13:channel|state_s                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:13:channel|state_s~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:14:channel|state_s                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:14:channel|state_s~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:15:channel|state_s                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:15:channel|state_s~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:18:channel|state_s                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:18:channel|state_s~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:24:channel|state_s                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:24:channel|state_s~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:25:channel|state_s                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:25:channel|state_s~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|mask_s[29]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|mask_s[29]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE                                                                                                                ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE                                                                                                                ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE                                                                                                                ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE                                                                                                                ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_bit_cnt|cnt_s[0]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_bit_cnt|cnt_s[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[1]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[1]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[3]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[3]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[7]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[7]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[11]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[11]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[12]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[12]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[15]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[15]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[22]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|cnt_s[22]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|fifo_s[3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|fifo_s[3]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|fifo_s[4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|fifo_s[4]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|fifo_s[6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|fifo_s[6]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[2]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[4]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[5]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[7]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[8]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[10]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[12]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[13]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[15]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[20]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[25]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[29]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[30]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[1]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[2]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[2]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[8]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[8]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[9]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[9]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[14]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[14]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[17]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[17]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[22]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[22]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[27]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[27]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[29]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[29]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[51]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[51]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[52]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[52]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[54]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|cnt_s[54]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|rld_s[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|rld_s[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[1]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[2]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[2]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[9]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[9]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[11]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[11]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[12]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[12]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[14]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[14]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[33]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[33]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[45]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[45]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[51]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[51]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[52]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|cnt_s[52]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|unit_s[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|unit_s[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|unit_s[2]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|unit_s[2]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[8]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[22]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[24]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[25]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[26]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_4                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[30]~_Duplicate_4DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[4]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[4]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[5]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[5]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[7]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[7]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[11]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[11]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[12]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[12]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[20]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[20]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[21]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[21]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[22]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[22]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[27]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[27]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[28]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[28]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[32]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[32]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[34]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[34]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[37]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[37]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[41]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[41]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[42]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[42]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[44]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[44]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[47]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[47]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[59]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|cnt_s[59]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|unit_s[0]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|unit_s[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|unit_s[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|unit_s[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|unit_s[2]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|unit_s[2]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[6]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[6]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[8]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[8]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[16]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[16]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[22]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[22]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[34]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[34]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[37]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[37]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[47]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[47]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[54]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[54]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[56]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|cnt_s[56]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|rld_s[0]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|rld_s[0]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|unit_s[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|unit_s[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|unit_s[2]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|unit_s[2]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_read_reg[0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_read_reg[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_read_reg[1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_read_reg[1]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_write_reg[3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|bits_write_reg[3]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|delay_read_reg[5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|delay_read_reg[5]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE                                                      ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~DUPLICATE                                                      ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~DUPLICATE                                                     ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]~DUPLICATE                                        ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]~DUPLICATE                                        ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]~DUPLICATE                                        ;                          ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                              ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                               ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Location                    ;                                             ;              ; ADC_CONVST                                                                                               ; PIN_AJ4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_DIN                                                                                                  ; PIN_AK4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_DOUT                                                                                                 ; PIN_AK3       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_SCLK                                                                                                 ; PIN_AK2       ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_ADCDAT                                                                                               ; PIN_K7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_ADCLRCK                                                                                              ; PIN_K8        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_BCLK                                                                                                 ; PIN_H7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_DACDAT                                                                                               ; PIN_J7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_DACLRCK                                                                                              ; PIN_H8        ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_XCK                                                                                                  ; PIN_G7        ; QSF Assignment             ;
; Location                    ;                                             ;              ; CLOCK2_50                                                                                                ; PIN_AA16      ; QSF Assignment             ;
; Location                    ;                                             ;              ; CLOCK3_50                                                                                                ; PIN_Y26       ; QSF Assignment             ;
; Location                    ;                                             ;              ; CLOCK4_50                                                                                                ; PIN_K14       ; QSF Assignment             ;
; Location                    ;                                             ;              ; FPGA_I2C_SCLK                                                                                            ; PIN_J12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; FPGA_I2C_SDAT                                                                                            ; PIN_K12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[0]                                                                                                  ; PIN_AE26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[1]                                                                                                  ; PIN_AE27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[2]                                                                                                  ; PIN_AE28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[3]                                                                                                  ; PIN_AG27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[4]                                                                                                  ; PIN_AF28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[5]                                                                                                  ; PIN_AG28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[6]                                                                                                  ; PIN_AH28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[0]                                                                                                  ; PIN_AJ29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[1]                                                                                                  ; PIN_AH29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[2]                                                                                                  ; PIN_AH30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[3]                                                                                                  ; PIN_AG30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[4]                                                                                                  ; PIN_AF29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[5]                                                                                                  ; PIN_AF30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[6]                                                                                                  ; PIN_AD27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[0]                                                                                                  ; PIN_AB23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[1]                                                                                                  ; PIN_AE29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[2]                                                                                                  ; PIN_AD29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[3]                                                                                                  ; PIN_AC28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[4]                                                                                                  ; PIN_AD30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[5]                                                                                                  ; PIN_AC29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[6]                                                                                                  ; PIN_AC30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[0]                                                                                                  ; PIN_AD26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[1]                                                                                                  ; PIN_AC27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[2]                                                                                                  ; PIN_AD25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[3]                                                                                                  ; PIN_AC25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[4]                                                                                                  ; PIN_AB28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[5]                                                                                                  ; PIN_AB25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[6]                                                                                                  ; PIN_AB22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[0]                                                                                                  ; PIN_AA24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[1]                                                                                                  ; PIN_Y23       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[2]                                                                                                  ; PIN_Y24       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[3]                                                                                                  ; PIN_W22       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[4]                                                                                                  ; PIN_W24       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[5]                                                                                                  ; PIN_V23       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[6]                                                                                                  ; PIN_W25       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[0]                                                                                                  ; PIN_V25       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[1]                                                                                                  ; PIN_AA28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[2]                                                                                                  ; PIN_Y27       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[3]                                                                                                  ; PIN_AB27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[4]                                                                                                  ; PIN_AB26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[5]                                                                                                  ; PIN_AA26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[6]                                                                                                  ; PIN_AA25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; IRDA_RXD                                                                                                 ; PIN_AA30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; IRDA_TXD                                                                                                 ; PIN_AB30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_CLK                                                                                                  ; PIN_AD7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_CLK2                                                                                                 ; PIN_AD9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_DAT                                                                                                  ; PIN_AE7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_DAT2                                                                                                 ; PIN_AE9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_CLK27                                                                                                 ; PIN_H15       ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[0]                                                                                               ; PIN_D2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[1]                                                                                               ; PIN_B1        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[2]                                                                                               ; PIN_E2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[3]                                                                                               ; PIN_B2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[4]                                                                                               ; PIN_D1        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[5]                                                                                               ; PIN_E1        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[6]                                                                                               ; PIN_C2        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[7]                                                                                               ; PIN_B3        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_HS                                                                                                    ; PIN_A5        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_RESET_N                                                                                               ; PIN_F6        ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_VS                                                                                                    ; PIN_A3        ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_BLANK_N                                                                                              ; PIN_F10       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[0]                                                                                                 ; PIN_B13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[1]                                                                                                 ; PIN_G13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[2]                                                                                                 ; PIN_H13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[3]                                                                                                 ; PIN_F14       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[4]                                                                                                 ; PIN_H14       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[5]                                                                                                 ; PIN_F15       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[6]                                                                                                 ; PIN_G15       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_B[7]                                                                                                 ; PIN_J14       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_CLK                                                                                                  ; PIN_A11       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[0]                                                                                                 ; PIN_J9        ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[1]                                                                                                 ; PIN_J10       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[2]                                                                                                 ; PIN_H12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[3]                                                                                                 ; PIN_G10       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[4]                                                                                                 ; PIN_G11       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[5]                                                                                                 ; PIN_G12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[6]                                                                                                 ; PIN_F11       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_G[7]                                                                                                 ; PIN_E11       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_HS                                                                                                   ; PIN_B11       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[0]                                                                                                 ; PIN_A13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[1]                                                                                                 ; PIN_C13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[2]                                                                                                 ; PIN_E13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[3]                                                                                                 ; PIN_B12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[4]                                                                                                 ; PIN_C12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[5]                                                                                                 ; PIN_D12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[6]                                                                                                 ; PIN_E12       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_R[7]                                                                                                 ; PIN_F13       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_SYNC_N                                                                                               ; PIN_C10       ; QSF Assignment             ;
; Location                    ;                                             ;              ; VGA_VS                                                                                                   ; PIN_D11       ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; ADC_CONVST                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; ADC_DIN                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; ADC_DOUT                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; ADC_SCLK                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; AUD_ADCDAT                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; AUD_ADCLRCK                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; AUD_BCLK                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; AUD_DACDAT                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; AUD_DACLRCK                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; AUD_XCK                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; CLOCK2_50                                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; CLOCK3_50                                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; CLOCK4_50                                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; FPGA_I2C_SCLK                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; FPGA_I2C_SDAT                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX0[0]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX0[1]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX0[2]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX0[3]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX0[4]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX0[5]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX0[6]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX1[0]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX1[1]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX1[2]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX1[3]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX1[4]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX1[5]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX1[6]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX2[0]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX2[1]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX2[2]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX2[3]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX2[4]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX2[5]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX2[6]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX3[0]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX3[1]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX3[2]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX3[3]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX3[4]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX3[5]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX3[6]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX4[0]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX4[1]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX4[2]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX4[3]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX4[4]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX4[5]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX4[6]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX5[0]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX5[1]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX5[2]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX5[3]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX5[4]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX5[5]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HEX5[6]                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_CONV_USB_N                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_GTX_CLK                                                                                         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_INT_N                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_MDC                                                                                             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_MDIO                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_RX_CLK                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_RX_DATA[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_RX_DATA[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_RX_DATA[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_RX_DATA[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_RX_DV                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_TX_DATA[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_TX_DATA[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_TX_DATA[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_TX_DATA[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_ENET_TX_EN                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_FLASH_DATA[0]                                                                                        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_FLASH_DATA[1]                                                                                        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_FLASH_DATA[2]                                                                                        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_FLASH_DATA[3]                                                                                        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_FLASH_DCLK                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_FLASH_NCSO                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_GPIO[0]                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_GPIO[1]                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_GSENSOR_INT                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_I2C1_SCLK                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_I2C1_SDAT                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_I2C2_SCLK                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_I2C2_SDAT                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_I2C_CONTROL                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_KEY                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_LED                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SD_CLK                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SD_CMD                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SD_DATA[0]                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SD_DATA[1]                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SD_DATA[2]                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SD_DATA[3]                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SPIM_CLK                                                                                             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SPIM_MISO                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SPIM_MOSI                                                                                            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_SPIM_SS                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_CLKOUT                                                                                           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DATA[0]                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DATA[1]                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DATA[2]                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DATA[3]                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DATA[4]                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DATA[5]                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DATA[6]                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DATA[7]                                                                                          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_DIR                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_NXT                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; HPS_USB_STP                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; IRDA_RXD                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; IRDA_TXD                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; PS2_CLK                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; PS2_CLK2                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; PS2_DAT                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; PS2_DAT2                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_CLK27                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_DATA[0]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_DATA[1]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_DATA[2]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_DATA[3]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_DATA[4]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_DATA[5]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_DATA[6]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_DATA[7]                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_HS                                                                                                    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_RESET_N                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; TD_VS                                                                                                    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_BLANK_N                                                                                              ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_B[0]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_B[1]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_B[2]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_B[3]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_B[4]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_B[5]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_B[6]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_B[7]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_CLK                                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_G[0]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_G[1]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_G[2]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_G[3]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_G[4]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_G[5]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_G[6]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_G[7]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_HS                                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_R[0]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_R[1]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_R[2]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_R[3]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_R[4]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_R[5]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_R[6]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_R[7]                                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_SYNC_N                                                                                               ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; PLASMA_DE1_SOC                              ;              ; VGA_VS                                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; PLL Compensation Mode       ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal               ; PLASMA_DE1_SOC                              ;              ; plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                                ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                                ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                                ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                                ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                                ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                                ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                                ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                                ; on            ; Compiler or HDL Assignment ;
; Fast Input Register         ; plasma_de1_soc_sdram_controller_0           ;              ; za_data[0]~reg0                                                                                          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; plasma_de1_soc_sdram_controller_0           ;              ; za_data[10]~reg0                                                                                         ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; plasma_de1_soc_sdram_controller_0           ;              ; za_data[11]~reg0                                                                                         ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; plasma_de1_soc_sdram_controller_0           ;              ; za_data[12]~reg0                                                                                         ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; plasma_de1_soc_sdram_controller_0           ;              ; za_data[13]~reg0                                                                                         ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; plasma_de1_soc_sdram_controller_0           ;              ; za_data[14]~reg0                                                                                         ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; plasma_de1_soc_sdram_controller_0           ;              ; za_data[15]~reg0                                                                                         ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; plasma_de1_soc_sdram_controller_0           ;              ; za_data[1]~reg0                                                                                          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; plasma_de1_soc_sdram_controller_0           ;              ; za_data[2]~reg0                                                                                          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; plasma_de1_soc_sdram_controller_0           ;              ; za_data[3]~reg0                                                                                          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; plasma_de1_soc_sdram_controller_0           ;              ; za_data[4]~reg0                                                                                          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; plasma_de1_soc_sdram_controller_0           ;              ; za_data[5]~reg0                                                                                          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; plasma_de1_soc_sdram_controller_0           ;              ; za_data[6]~reg0                                                                                          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; plasma_de1_soc_sdram_controller_0           ;              ; za_data[7]~reg0                                                                                          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; plasma_de1_soc_sdram_controller_0           ;              ; za_data[8]~reg0                                                                                          ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; plasma_de1_soc_sdram_controller_0           ;              ; za_data[9]~reg0                                                                                          ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; plasma_de1_soc_sdram_controller_0           ;              ; m_data[0]                                                                                                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; plasma_de1_soc_sdram_controller_0           ;              ; m_data[10]                                                                                               ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; plasma_de1_soc_sdram_controller_0           ;              ; m_data[11]                                                                                               ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; plasma_de1_soc_sdram_controller_0           ;              ; m_data[12]                                                                                               ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; plasma_de1_soc_sdram_controller_0           ;              ; m_data[13]                                                                                               ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; plasma_de1_soc_sdram_controller_0           ;              ; m_data[14]                                                                                               ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; plasma_de1_soc_sdram_controller_0           ;              ; m_data[15]                                                                                               ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; plasma_de1_soc_sdram_controller_0           ;              ; m_data[1]                                                                                                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; plasma_de1_soc_sdram_controller_0           ;              ; m_data[2]                                                                                                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; plasma_de1_soc_sdram_controller_0           ;              ; m_data[3]                                                                                                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; plasma_de1_soc_sdram_controller_0           ;              ; m_data[4]                                                                                                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; plasma_de1_soc_sdram_controller_0           ;              ; m_data[5]                                                                                                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; plasma_de1_soc_sdram_controller_0           ;              ; m_data[6]                                                                                                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; plasma_de1_soc_sdram_controller_0           ;              ; m_data[7]                                                                                                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; plasma_de1_soc_sdram_controller_0           ;              ; m_data[8]                                                                                                ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; plasma_de1_soc_sdram_controller_0           ;              ; m_data[9]                                                                                                ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 14513 ) ; 0.00 % ( 0 / 14513 )       ; 0.00 % ( 0 / 14513 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 14513 ) ; 0.00 % ( 0 / 14513 )       ; 0.00 % ( 0 / 14513 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                               ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                            ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                              ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Top                                       ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                       ;
; plasma_de1_soc_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border ;
; sld_hub:auto_hub                          ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                                      ;
; hard_block:auto_generated_inst            ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                        ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                            ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                       ; 0.00 % ( 0 / 13453 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; plasma_de1_soc_hps_0_hps_io_border:border ; 0.00 % ( 0 / 744 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_hub:auto_hub                          ; 0.00 % ( 0 / 288 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst            ; 0.00 % ( 0 / 28 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4,790 / 32,070        ; 15 %  ;
; ALMs needed [=A-B+C]                                        ; 4,790                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5,889 / 32,070        ; 18 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,568                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,943                 ;       ;
;         [c] ALMs used for registers                         ; 1,378                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,222 / 32,070        ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 123 / 32,070          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 12                    ;       ;
;         [c] Due to LAB input limits                         ; 111                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 823 / 3,207           ; 26 %  ;
;     -- Logic LABs                                           ; 823                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 7,058                 ;       ;
;     -- 7 input functions                                    ; 697                   ;       ;
;     -- 6 input functions                                    ; 972                   ;       ;
;     -- 5 input functions                                    ; 1,098                 ;       ;
;     -- 4 input functions                                    ; 1,278                 ;       ;
;     -- <=3 input functions                                  ; 3,013                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,820                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 6,410                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 5,891 / 64,140        ; 9 %   ;
;         -- Secondary logic registers                        ; 519 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 6,149                 ;       ;
;         -- Routing optimization registers                   ; 261                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 210 / 457             ; 46 %  ;
;     -- Clock pins                                           ; 4 / 8                 ; 50 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 295                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 9 / 397               ; 2 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 65,664 / 4,065,280    ; 2 %   ;
; Total block memory implementation bits                      ; 92,160 / 4,065,280    ; 2 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 28 / 87               ; 32 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 3                     ;       ;
;     -- Global clocks                                        ; 3 / 16                ; 19 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 6.4% / 6.2% / 6.7%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 40.9% / 40.4% / 42.3% ;       ;
; Maximum fan-out                                             ; 6194                  ;       ;
; Highest non-global fan-out                                  ; 2422                  ;       ;
; Total fan-out                                               ; 56949                 ;       ;
; Average fan-out                                             ; 3.44                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                              ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; plasma_de1_soc_hps_0_hps_io_border:border ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4671 / 32070 ( 15 % ) ; 0 / 32070 ( 0 % )                         ; 119 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 4671                  ; 0                                         ; 119                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5749 / 32070 ( 18 % ) ; 0 / 32070 ( 0 % )                         ; 141 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1545                  ; 0                                         ; 24                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2878                  ; 0                                         ; 65                    ; 0                              ;
;         [c] ALMs used for registers                         ; 1326                  ; 0                                         ; 52                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                         ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1201 / 32070 ( 4 % )  ; 0 / 32070 ( 0 % )                         ; 22 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 123 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                         ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 12                    ; 0                                         ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 111                   ; 0                                         ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                         ; 0                     ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                       ; Low                   ; Low                            ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 805 / 3207 ( 25 % )   ; 0 / 3207 ( 0 % )                          ; 25 / 3207 ( < 1 % )   ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 805                   ; 0                                         ; 25                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                         ; 0                     ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 6921                  ; 0                                         ; 137                   ; 0                              ;
;     -- 7 input functions                                    ; 693                   ; 0                                         ; 4                     ; 0                              ;
;     -- 6 input functions                                    ; 936                   ; 0                                         ; 36                    ; 0                              ;
;     -- 5 input functions                                    ; 1070                  ; 0                                         ; 28                    ; 0                              ;
;     -- 4 input functions                                    ; 1259                  ; 0                                         ; 19                    ; 0                              ;
;     -- <=3 input functions                                  ; 2963                  ; 0                                         ; 50                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1738                  ; 0                                         ; 82                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                         ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                         ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                         ; 0                     ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                         ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                           ;                       ;                                ;
;         -- Primary logic registers                          ; 5740 / 64140 ( 9 % )  ; 0 / 64140 ( 0 % )                         ; 151 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 511 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                         ; 8 / 64140 ( < 1 % )   ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                           ;                       ;                                ;
;         -- Design implementation registers                  ; 5998                  ; 0                                         ; 151                   ; 0                              ;
;         -- Routing optimization registers                   ; 253                   ; 0                                         ; 8                     ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                                         ; 0                     ; 0                              ;
; I/O pins                                                    ; 162                   ; 46                                        ; 0                     ; 2                              ;
; I/O registers                                               ; 119                   ; 176                                       ; 0                     ; 0                              ;
; Total block memory bits                                     ; 65664                 ; 0                                         ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 92160                 ; 0                                         ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 9 / 397 ( 2 % )       ; 0 / 397 ( 0 % )                           ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 28 / 87 ( 32 % )      ; 0 / 87 ( 0 % )                            ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                           ; 0 / 116 ( 0 % )       ; 3 / 116 ( 2 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                       ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )      ; 66 / 400 ( 16 % )                         ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 40 / 425 ( 9 % )                          ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                            ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                        ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                         ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                           ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                         ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                            ; 0 / 54 ( 0 % )        ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Connections                                                 ;                       ;                                           ;                       ;                                ;
;     -- Input Connections                                    ; 7032                  ; 41                                        ; 245                   ; 161                            ;
;     -- Registered Input Connections                         ; 6400                  ; 0                                         ; 168                   ; 0                              ;
;     -- Output Connections                                   ; 293                   ; 65                                        ; 318                   ; 6803                           ;
;     -- Registered Output Connections                        ; 56                    ; 0                                         ; 318                   ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Internal Connections                                        ;                       ;                                           ;                       ;                                ;
;     -- Total Connections                                    ; 54207                 ; 5061                                      ; 1684                  ; 7024                           ;
;     -- Registered Connections                               ; 20501                 ; 100                                       ; 1227                  ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
; External Connections                                        ;                       ;                                           ;                       ;                                ;
;     -- Top                                                  ; 176                   ; 26                                        ; 361                   ; 6762                           ;
;     -- plasma_de1_soc_hps_0_hps_io_border:border            ; 26                    ; 80                                        ; 0                     ; 0                              ;
;     -- sld_hub:auto_hub                                     ; 361                   ; 0                                         ; 0                     ; 202                            ;
;     -- hard_block:auto_generated_inst                       ; 6762                  ; 0                                         ; 202                   ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Partition Interface                                         ;                       ;                                           ;                       ;                                ;
;     -- Input Ports                                          ; 92                    ; 1                                         ; 136                   ; 165                            ;
;     -- Output Ports                                         ; 102                   ; 31                                        ; 153                   ; 85                             ;
;     -- Bidir Ports                                          ; 128                   ; 40                                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Registered Ports                                            ;                       ;                                           ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                         ; 3                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                         ; 105                   ; 0                              ;
;                                                             ;                       ;                                           ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                         ; 4                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                         ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                         ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                         ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                         ; 88                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                         ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                         ; 93                    ; 13                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                         ; 92                    ; 0                              ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50     ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_UART_RX  ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; Fitter               ; no        ;
; KEY[0]       ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[2]       ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[3]       ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[4]        ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[5]        ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[6]        ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[7]        ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[8]        ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[9]        ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                            ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]      ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]     ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]     ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]     ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]      ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]      ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]      ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]      ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]      ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]      ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]      ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]      ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]      ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]        ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]        ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N        ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE          ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK          ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N         ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM         ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N        ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM         ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N         ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]  ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10] ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11] ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12] ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13] ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14] ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]  ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]  ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]  ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]  ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]  ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]  ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]  ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]  ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]  ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]    ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]    ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]    ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N    ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE      ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N     ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P     ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N     ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]    ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]    ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]    ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]    ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT      ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N    ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N  ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N     ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_UART_TX       ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[0]           ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]           ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]           ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]           ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]           ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]           ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]           ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]           ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]           ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]           ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                   ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                            ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRAM_DQ[0]        ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                                                                                                         ;
; DRAM_DQ[10]       ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                           ;
; DRAM_DQ[11]       ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                           ;
; DRAM_DQ[12]       ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                           ;
; DRAM_DQ[13]       ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                           ;
; DRAM_DQ[14]       ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                           ;
; DRAM_DQ[15]       ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                           ;
; DRAM_DQ[1]        ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                            ;
; DRAM_DQ[2]        ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                            ;
; DRAM_DQ[3]        ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                            ;
; DRAM_DQ[4]        ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                            ;
; DRAM_DQ[5]        ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                            ;
; DRAM_DQ[6]        ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                            ;
; DRAM_DQ[7]        ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                            ;
; DRAM_DQ[8]        ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                            ;
; DRAM_DQ[9]        ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                            ;
; GPIO_0[0]         ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[10]        ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[11]        ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[12]        ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[13]        ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[14]        ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[15]        ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[16]        ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[17]        ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[18]        ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[19]        ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[1]         ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[20]        ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[21]        ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[22]        ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[23]        ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[24]        ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[25]        ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[26]        ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[27]        ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[28]        ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[29]        ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[2]         ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[30]        ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[31]        ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[32]        ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[33]        ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[34]        ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[35]        ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[3]         ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[4]         ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[5]         ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[6]         ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[7]         ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[8]         ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_0[9]         ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[0]         ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[10]        ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[11]        ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[12]        ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[13]        ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[14]        ; AK29  ; 4A       ; 82           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[15]        ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[16]        ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[17]        ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[18]        ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[19]        ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[1]         ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[20]        ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[21]        ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[22]        ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[23]        ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[24]        ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[25]        ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[26]        ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[27]        ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[28]        ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[29]        ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[2]         ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[30]        ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[31]        ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[32]        ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[33]        ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[34]        ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[35]        ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[3]         ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[4]         ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[5]         ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[6]         ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[7]         ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[8]         ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; GPIO_1[9]         ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                   ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 44 / 48 ( 92 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 80 / 80 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 4 / 32 ( 13 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 0 / 16 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                     ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; DRAM_ADDR[0]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]     ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]     ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]     ; Missing drive strength and slew rate ;
; DRAM_BA[0]        ; Missing drive strength and slew rate ;
; DRAM_BA[1]        ; Missing drive strength and slew rate ;
; DRAM_CAS_N        ; Missing drive strength and slew rate ;
; DRAM_CKE          ; Missing drive strength and slew rate ;
; DRAM_CLK          ; Missing drive strength and slew rate ;
; DRAM_CS_N         ; Missing drive strength and slew rate ;
; DRAM_LDQM         ; Missing drive strength and slew rate ;
; DRAM_RAS_N        ; Missing drive strength and slew rate ;
; DRAM_UDQM         ; Missing drive strength and slew rate ;
; DRAM_WE_N         ; Missing drive strength and slew rate ;
; LEDR[0]           ; Missing drive strength and slew rate ;
; LEDR[1]           ; Missing drive strength and slew rate ;
; LEDR[2]           ; Missing drive strength and slew rate ;
; LEDR[3]           ; Missing drive strength and slew rate ;
; LEDR[4]           ; Missing drive strength and slew rate ;
; LEDR[5]           ; Missing drive strength and slew rate ;
; LEDR[6]           ; Missing drive strength and slew rate ;
; LEDR[7]           ; Missing drive strength and slew rate ;
; LEDR[8]           ; Missing drive strength and slew rate ;
; LEDR[9]           ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14] ; Missing slew rate                    ;
; HPS_DDR3_BA[0]    ; Missing slew rate                    ;
; HPS_DDR3_BA[1]    ; Missing slew rate                    ;
; HPS_DDR3_BA[2]    ; Missing slew rate                    ;
; HPS_DDR3_CAS_N    ; Missing slew rate                    ;
; HPS_DDR3_CKE      ; Missing slew rate                    ;
; HPS_DDR3_CS_N     ; Missing slew rate                    ;
; HPS_DDR3_ODT      ; Missing slew rate                    ;
; HPS_DDR3_RAS_N    ; Missing slew rate                    ;
; HPS_DDR3_RESET_N  ; Missing slew rate                    ;
; HPS_DDR3_WE_N     ; Missing slew rate                    ;
; HPS_UART_TX       ; Missing drive strength and slew rate ;
; GPIO_0[0]         ; Missing drive strength and slew rate ;
; GPIO_0[1]         ; Missing drive strength and slew rate ;
; GPIO_0[2]         ; Missing drive strength and slew rate ;
; GPIO_0[3]         ; Missing drive strength and slew rate ;
; GPIO_0[4]         ; Missing drive strength and slew rate ;
; GPIO_0[5]         ; Missing drive strength and slew rate ;
; GPIO_0[6]         ; Missing drive strength and slew rate ;
; GPIO_0[7]         ; Missing drive strength and slew rate ;
; GPIO_0[8]         ; Missing drive strength and slew rate ;
; GPIO_0[9]         ; Missing drive strength and slew rate ;
; GPIO_0[10]        ; Missing drive strength and slew rate ;
; GPIO_0[11]        ; Missing drive strength and slew rate ;
; GPIO_0[12]        ; Missing drive strength and slew rate ;
; GPIO_0[13]        ; Missing drive strength and slew rate ;
; GPIO_0[14]        ; Missing drive strength and slew rate ;
; GPIO_0[15]        ; Missing drive strength and slew rate ;
; GPIO_0[16]        ; Missing drive strength and slew rate ;
; GPIO_0[17]        ; Missing drive strength and slew rate ;
; GPIO_0[18]        ; Missing drive strength and slew rate ;
; GPIO_0[19]        ; Missing drive strength and slew rate ;
; GPIO_0[20]        ; Missing drive strength and slew rate ;
; GPIO_0[21]        ; Missing drive strength and slew rate ;
; GPIO_0[22]        ; Missing drive strength and slew rate ;
; GPIO_0[23]        ; Missing drive strength and slew rate ;
; GPIO_0[24]        ; Missing drive strength and slew rate ;
; GPIO_0[25]        ; Missing drive strength and slew rate ;
; GPIO_0[26]        ; Missing drive strength and slew rate ;
; GPIO_0[27]        ; Missing drive strength and slew rate ;
; GPIO_0[28]        ; Missing drive strength and slew rate ;
; GPIO_0[29]        ; Missing drive strength and slew rate ;
; GPIO_0[30]        ; Missing drive strength and slew rate ;
; GPIO_0[31]        ; Missing drive strength and slew rate ;
; GPIO_0[32]        ; Missing drive strength and slew rate ;
; GPIO_0[33]        ; Missing drive strength and slew rate ;
; GPIO_0[34]        ; Missing drive strength and slew rate ;
; GPIO_0[35]        ; Missing drive strength and slew rate ;
; GPIO_1[0]         ; Missing drive strength and slew rate ;
; GPIO_1[1]         ; Missing drive strength and slew rate ;
; GPIO_1[2]         ; Missing drive strength and slew rate ;
; GPIO_1[3]         ; Missing drive strength and slew rate ;
; GPIO_1[4]         ; Missing drive strength and slew rate ;
; GPIO_1[5]         ; Missing drive strength and slew rate ;
; GPIO_1[6]         ; Missing drive strength and slew rate ;
; GPIO_1[7]         ; Missing drive strength and slew rate ;
; GPIO_1[8]         ; Missing drive strength and slew rate ;
; GPIO_1[9]         ; Missing drive strength and slew rate ;
; GPIO_1[10]        ; Missing drive strength and slew rate ;
; GPIO_1[11]        ; Missing drive strength and slew rate ;
; GPIO_1[12]        ; Missing drive strength and slew rate ;
; GPIO_1[13]        ; Missing drive strength and slew rate ;
; GPIO_1[14]        ; Missing drive strength and slew rate ;
; GPIO_1[15]        ; Missing drive strength and slew rate ;
; GPIO_1[16]        ; Missing drive strength and slew rate ;
; GPIO_1[17]        ; Missing drive strength and slew rate ;
; GPIO_1[18]        ; Missing drive strength and slew rate ;
; GPIO_1[19]        ; Missing drive strength and slew rate ;
; GPIO_1[20]        ; Missing drive strength and slew rate ;
; GPIO_1[21]        ; Missing drive strength and slew rate ;
; GPIO_1[22]        ; Missing drive strength and slew rate ;
; GPIO_1[23]        ; Missing drive strength and slew rate ;
; GPIO_1[24]        ; Missing drive strength and slew rate ;
; GPIO_1[25]        ; Missing drive strength and slew rate ;
; GPIO_1[26]        ; Missing drive strength and slew rate ;
; GPIO_1[27]        ; Missing drive strength and slew rate ;
; GPIO_1[28]        ; Missing drive strength and slew rate ;
; GPIO_1[29]        ; Missing drive strength and slew rate ;
; GPIO_1[30]        ; Missing drive strength and slew rate ;
; GPIO_1[31]        ; Missing drive strength and slew rate ;
; GPIO_1[32]        ; Missing drive strength and slew rate ;
; GPIO_1[33]        ; Missing drive strength and slew rate ;
; GPIO_1[34]        ; Missing drive strength and slew rate ;
; GPIO_1[35]        ; Missing drive strength and slew rate ;
; DRAM_DQ[0]        ; Missing drive strength and slew rate ;
; DRAM_DQ[1]        ; Missing drive strength and slew rate ;
; DRAM_DQ[2]        ; Missing drive strength and slew rate ;
; DRAM_DQ[3]        ; Missing drive strength and slew rate ;
; DRAM_DQ[4]        ; Missing drive strength and slew rate ;
; DRAM_DQ[5]        ; Missing drive strength and slew rate ;
; DRAM_DQ[6]        ; Missing drive strength and slew rate ;
; DRAM_DQ[7]        ; Missing drive strength and slew rate ;
; DRAM_DQ[8]        ; Missing drive strength and slew rate ;
; DRAM_DQ[9]        ; Missing drive strength and slew rate ;
; DRAM_DQ[10]       ; Missing drive strength and slew rate ;
; DRAM_DQ[11]       ; Missing drive strength and slew rate ;
; DRAM_DQ[12]       ; Missing drive strength and slew rate ;
; DRAM_DQ[13]       ; Missing drive strength and slew rate ;
; DRAM_DQ[14]       ; Missing drive strength and slew rate ;
; DRAM_DQ[15]       ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[10] ; Missing location assignment          ;
; HPS_DDR3_ADDR[11] ; Missing location assignment          ;
; HPS_DDR3_ADDR[12] ; Missing location assignment          ;
; HPS_DDR3_ADDR[13] ; Missing location assignment          ;
; HPS_DDR3_ADDR[14] ; Missing location assignment          ;
; HPS_DDR3_BA[0]    ; Missing location assignment          ;
; HPS_DDR3_BA[1]    ; Missing location assignment          ;
; HPS_DDR3_BA[2]    ; Missing location assignment          ;
; HPS_DDR3_CAS_N    ; Missing location assignment          ;
; HPS_DDR3_CKE      ; Missing location assignment          ;
; HPS_DDR3_CK_N     ; Missing location assignment          ;
; HPS_DDR3_CK_P     ; Missing location assignment          ;
; HPS_DDR3_CS_N     ; Missing location assignment          ;
; HPS_DDR3_DM[0]    ; Missing location assignment          ;
; HPS_DDR3_DM[1]    ; Missing location assignment          ;
; HPS_DDR3_DM[2]    ; Missing location assignment          ;
; HPS_DDR3_DM[3]    ; Missing location assignment          ;
; HPS_DDR3_ODT      ; Missing location assignment          ;
; HPS_DDR3_RAS_N    ; Missing location assignment          ;
; HPS_DDR3_RESET_N  ; Missing location assignment          ;
; HPS_DDR3_WE_N     ; Missing location assignment          ;
; HPS_UART_TX       ; Missing location assignment          ;
; HPS_DDR3_DQ[0]    ; Missing location assignment          ;
; HPS_DDR3_DQ[1]    ; Missing location assignment          ;
; HPS_DDR3_DQ[2]    ; Missing location assignment          ;
; HPS_DDR3_DQ[3]    ; Missing location assignment          ;
; HPS_DDR3_DQ[4]    ; Missing location assignment          ;
; HPS_DDR3_DQ[5]    ; Missing location assignment          ;
; HPS_DDR3_DQ[6]    ; Missing location assignment          ;
; HPS_DDR3_DQ[7]    ; Missing location assignment          ;
; HPS_DDR3_DQ[8]    ; Missing location assignment          ;
; HPS_DDR3_DQ[9]    ; Missing location assignment          ;
; HPS_DDR3_DQ[10]   ; Missing location assignment          ;
; HPS_DDR3_DQ[11]   ; Missing location assignment          ;
; HPS_DDR3_DQ[12]   ; Missing location assignment          ;
; HPS_DDR3_DQ[13]   ; Missing location assignment          ;
; HPS_DDR3_DQ[14]   ; Missing location assignment          ;
; HPS_DDR3_DQ[15]   ; Missing location assignment          ;
; HPS_DDR3_DQ[16]   ; Missing location assignment          ;
; HPS_DDR3_DQ[17]   ; Missing location assignment          ;
; HPS_DDR3_DQ[18]   ; Missing location assignment          ;
; HPS_DDR3_DQ[19]   ; Missing location assignment          ;
; HPS_DDR3_DQ[20]   ; Missing location assignment          ;
; HPS_DDR3_DQ[21]   ; Missing location assignment          ;
; HPS_DDR3_DQ[22]   ; Missing location assignment          ;
; HPS_DDR3_DQ[23]   ; Missing location assignment          ;
; HPS_DDR3_DQ[24]   ; Missing location assignment          ;
; HPS_DDR3_DQ[25]   ; Missing location assignment          ;
; HPS_DDR3_DQ[26]   ; Missing location assignment          ;
; HPS_DDR3_DQ[27]   ; Missing location assignment          ;
; HPS_DDR3_DQ[28]   ; Missing location assignment          ;
; HPS_DDR3_DQ[29]   ; Missing location assignment          ;
; HPS_DDR3_DQ[30]   ; Missing location assignment          ;
; HPS_DDR3_DQ[31]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3] ; Missing location assignment          ;
; HPS_DDR3_RZQ      ; Missing location assignment          ;
; HPS_UART_RX       ; Missing location assignment          ;
+-------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                                                                   ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                                                                                   ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                                               ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                                                                                    ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                                              ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                    ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                                                                                                                  ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                 ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                                          ; 500.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                                         ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                                          ; 30.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                          ; 80.000000 MHz              ;
;     -- PLL Enable                                                                                                                                                                                 ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                                    ; N/A                        ;
;     -- M Counter                                                                                                                                                                                  ; 20                         ;
;     -- N Counter                                                                                                                                                                                  ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                                          ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                                         ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                 ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                 ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                                    ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                                   ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                                 ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                                  ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                                   ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                                    ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                                                                                    ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                                    ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                                    ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                                         ;                            ;
;         -- plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                                                             ; 50.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                             ; Off                        ;
;             -- Duty Cycle                                                                                                                                                                         ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                        ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                          ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                                                                              ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                     ; 1                          ;
;         -- plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                                                             ; 50.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                             ; Off                        ;
;             -- Duty Cycle                                                                                                                                                                         ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                        ; 306.000000 degrees         ;
;             -- C Counter                                                                                                                                                                          ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                                                                              ; 4                          ;
;             -- C Counter PRST                                                                                                                                                                     ; 9                          ;
;                                                                                                                                                                                                   ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                          ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+
; |PLASMA_DE1_SOC                                                                                                                         ; 4789.5 (0.8)         ; 5888.5 (1.0)                     ; 1221.5 (0.2)                                      ; 122.5 (0.0)                      ; 0.0 (0.0)            ; 7058 (2)            ; 6410 (0)                  ; 295 (295)     ; 65664             ; 9     ; 28         ; 210  ; 0            ; |PLASMA_DE1_SOC                                                                                                                                                                                                                                                                                                                                                                                ; PLASMA_DE1_SOC                                       ; zz_systems     ;
;    |plasma_de1_soc:plasma_de1_soc|                                                                                                      ; 4669.7 (0.0)         ; 5747.0 (0.0)                     ; 1199.8 (0.0)                                      ; 122.5 (0.0)                      ; 0.0 (0.0)            ; 6919 (0)            ; 6251 (0)                  ; 0 (0)         ; 65664             ; 9     ; 28         ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc                                                                                                                                                                                                                                                                                                                                                  ; plasma_de1_soc                                       ; plasma_de1_soc ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                              ; plasma_de1_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                            ; plasma_de1_soc ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                              ; plasma_de1_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                            ; plasma_de1_soc ;
;       |plasma_de1_soc_hps_0:hps_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0                                                                                                                                                                                                                                                                                                                       ; plasma_de1_soc_hps_0                                 ; plasma_de1_soc ;
;          |plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                  ; plasma_de1_soc_hps_0_fpga_interfaces                 ; plasma_de1_soc ;
;          |plasma_de1_soc_hps_0_hps_io:hps_io|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                    ; plasma_de1_soc_hps_0_hps_io                          ; plasma_de1_soc ;
;             |plasma_de1_soc_hps_0_hps_io_border:border|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; plasma_de1_soc_hps_0_hps_io_border                   ; plasma_de1_soc ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                            ; plasma_de1_soc ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                           ; plasma_de1_soc ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev    ; plasma_de1_soc ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                           ; plasma_de1_soc ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                         ; plasma_de1_soc ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                         ; plasma_de1_soc ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                        ; plasma_de1_soc ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads                  ; plasma_de1_soc ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                          ; work           ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                         ; work           ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                    ; plasma_de1_soc ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                            ; plasma_de1_soc ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                            ; plasma_de1_soc ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                            ; plasma_de1_soc ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                            ; plasma_de1_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                ; plasma_de1_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev          ; plasma_de1_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                ; plasma_de1_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev          ; plasma_de1_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                ; plasma_de1_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev          ; plasma_de1_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                ; plasma_de1_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev          ; plasma_de1_soc ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                                 ; plasma_de1_soc ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                        ; plasma_de1_soc ;
;       |plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|                                                                              ; 76.1 (0.0)           ; 92.7 (0.0)                       ; 16.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 130 (0)             ; 121 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                               ; plasma_de1_soc_mm_interconnect_0                     ; plasma_de1_soc ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|                                                                 ; 7.5 (7.5)            ; 9.2 (9.2)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; plasma_de1_soc ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                             ; altsyncram                                           ; work           ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                              ; altsyncram_40n1                                      ; work           ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|                                                                   ; 21.8 (21.8)          ; 24.5 (24.5)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                ; plasma_de1_soc ;
;          |altera_merlin_master_agent:plasma_soc_0_avalon_master_0_agent|                                                                ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:plasma_soc_0_avalon_master_0_agent                                                                                                                                                                                                                                 ; altera_merlin_master_agent                           ; plasma_de1_soc ;
;          |altera_merlin_master_translator:plasma_soc_0_avalon_master_0_translator|                                                      ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:plasma_soc_0_avalon_master_0_translator                                                                                                                                                                                                                       ; altera_merlin_master_translator                      ; plasma_de1_soc ;
;          |altera_merlin_slave_agent:sdram_controller_0_s1_agent|                                                                        ; 5.4 (3.8)            ; 6.5 (4.3)                        ; 1.1 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (8)              ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                            ; plasma_de1_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                     ; plasma_de1_soc ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|                                                          ; 30.9 (30.9)          ; 42.3 (42.3)                      ; 11.4 (11.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (57)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                           ; altera_merlin_width_adapter                          ; plasma_de1_soc ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|                                                          ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                           ; altera_merlin_width_adapter                          ; plasma_de1_soc ;
;       |plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|                                                                              ; 343.8 (0.0)          ; 368.3 (0.0)                      ; 24.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 649 (0)             ; 402 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                               ; plasma_de1_soc_mm_interconnect_1                     ; plasma_de1_soc ;
;          |altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo|                                                           ; 37.3 (37.3)          ; 38.0 (38.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                ; plasma_de1_soc ;
;          |altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|                                                             ; 27.5 (27.5)          ; 34.9 (34.9)                      ; 7.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 78 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                ; plasma_de1_soc ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                                       ; 29.8 (18.5)          ; 29.8 (18.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (36)             ; 11 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                        ; altera_merlin_axi_master_ni                          ; plasma_de1_soc ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 11.3 (11.3)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                  ; altera_merlin_address_alignment                      ; plasma_de1_soc ;
;          |altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|                                                        ; 45.3 (0.0)           ; 47.0 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                          ; plasma_de1_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 45.3 (44.0)          ; 47.0 (45.9)                      ; 1.7 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (65)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                     ; plasma_de1_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                   ; altera_merlin_address_alignment                      ; plasma_de1_soc ;
;          |altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|                                                                  ; 24.0 (2.8)           ; 24.7 (3.2)                       ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (6)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                            ; plasma_de1_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 21.2 (21.2)          ; 21.6 (21.6)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                     ; plasma_de1_soc ;
;          |altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|                                                        ; 2.2 (2.2)            ; 17.1 (17.1)                      ; 14.9 (14.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                       ; plasma_de1_soc ;
;          |altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|                                                    ; 28.6 (28.6)          ; 28.6 (28.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter                                                                                                                                                                                                                     ; altera_merlin_width_adapter                          ; plasma_de1_soc ;
;          |altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|                                                    ; 116.5 (116.5)        ; 116.7 (116.7)                    ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 237 (237)           ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter                                                                                                                                                                                                                     ; altera_merlin_width_adapter                          ; plasma_de1_soc ;
;          |plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|                                                                             ; 30.4 (28.1)          ; 30.4 (28.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (59)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                              ; plasma_de1_soc_mm_interconnect_1_cmd_mux             ; plasma_de1_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                             ; plasma_de1_soc ;
;          |plasma_de1_soc_mm_interconnect_1_rsp_demux:rsp_demux|                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                          ; plasma_de1_soc_mm_interconnect_1_rsp_demux           ; plasma_de1_soc ;
;       |plasma_de1_soc_sdram_controller_0:sdram_controller_0|                                                                            ; 132.9 (99.8)         ; 149.4 (102.5)                    ; 16.5 (2.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 215 (164)           ; 232 (139)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                                                             ; plasma_de1_soc_sdram_controller_0                    ; plasma_de1_soc ;
;          |plasma_de1_soc_sdram_controller_0_input_efifo_module:the_plasma_de1_soc_sdram_controller_0_input_efifo_module|                ; 33.2 (33.2)          ; 46.9 (46.9)                      ; 13.8 (13.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|plasma_de1_soc_sdram_controller_0_input_efifo_module:the_plasma_de1_soc_sdram_controller_0_input_efifo_module                                                                                                                                                                               ; plasma_de1_soc_sdram_controller_0_input_efifo_module ; plasma_de1_soc ;
;       |plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0                                                                                                                                                                                                                                                                                                   ; plasma_de1_soc_sys_sdram_pll_0                       ; plasma_de1_soc ;
;          |plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll                                                                                                                                                                                                                                                    ; plasma_de1_soc_sys_sdram_pll_0_sys_pll               ; plasma_de1_soc ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                            ; altera_pll                                           ; work           ;
;       |plasma_soc_top:plasma_soc_0|                                                                                                     ; 4115.8 (2.5)         ; 5133.9 (2.5)                     ; 1140.6 (0.0)                                      ; 122.5 (0.0)                      ; 0.0 (0.0)            ; 5923 (10)           ; 5490 (0)                  ; 0 (0)         ; 65536             ; 8     ; 28         ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0                                                                                                                                                                                                                                                                                                                      ; plasma_soc_top                                       ; plasma_de1_soc ;
;          |plasma_soc:u_soc|                                                                                                             ; 4113.3 (0.0)         ; 5131.4 (0.0)                     ; 1140.6 (0.0)                                      ; 122.5 (0.0)                      ; 0.0 (0.0)            ; 5913 (0)            ; 5490 (0)                  ; 0 (0)         ; 65536             ; 8     ; 28         ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc                                                                                                                                                                                                                                                                                                     ; plasma_soc                                           ; zz_systems     ;
;             |avalon_slave2wb_master:u_avalon_slave2wb_master|                                                                           ; 2.1 (2.1)            ; 2.8 (2.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|avalon_slave2wb_master:u_avalon_slave2wb_master                                                                                                                                                                                                                                                     ; avalon_slave2wb_master                               ; zz_systems     ;
;             |master_cpu:u_cpu|                                                                                                          ; 1822.7 (3.1)         ; 2324.3 (3.2)                     ; 528.6 (0.1)                                       ; 27.0 (0.0)                       ; 0.0 (0.0)            ; 2033 (3)            ; 2367 (7)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu                                                                                                                                                                                                                                                                                    ; master_cpu                                           ; zz_systems     ;
;                |mlite_cpu:u1_cpu|                                                                                                       ; 1819.7 (144.8)       ; 2321.2 (164.5)                   ; 528.5 (22.0)                                      ; 27.0 (2.3)                       ; 0.0 (0.0)            ; 2030 (195)          ; 2360 (6)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu                                                                                                                                                                                                                                                                   ; mlite_cpu                                            ; plasma_lib     ;
;                   |alu:u6_alu|                                                                                                          ; 50.8 (50.8)          ; 52.5 (52.5)                      ; 2.5 (2.5)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 80 (80)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|alu:u6_alu                                                                                                                                                                                                                                                        ; alu                                                  ; plasma_lib     ;
;                   |bus_mux:u5_bus_mux|                                                                                                  ; 165.1 (165.1)        ; 179.3 (179.3)                    ; 18.3 (18.3)                                       ; 4.1 (4.1)                        ; 0.0 (0.0)            ; 245 (245)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux                                                                                                                                                                                                                                                ; bus_mux                                              ; plasma_lib     ;
;                   |control:u3_control|                                                                                                  ; 51.8 (51.8)          ; 55.8 (55.8)                      ; 4.5 (4.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 89 (89)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|control:u3_control                                                                                                                                                                                                                                                ; control                                              ; plasma_lib     ;
;                   |mem_ctrl:u2_mem_ctrl|                                                                                                ; 70.6 (70.6)          ; 88.8 (88.8)                      ; 18.3 (18.3)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 119 (119)           ; 86 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl                                                                                                                                                                                                                                              ; mem_ctrl                                             ; plasma_lib     ;
;                   |mult:u8_mult|                                                                                                        ; 314.7 (314.7)        ; 322.0 (322.0)                    ; 8.3 (8.3)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 430 (430)           ; 182 (182)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult                                                                                                                                                                                                                                                      ; mult                                                 ; plasma_lib     ;
;                   |pc_next:u1_pc_next|                                                                                                  ; 48.6 (48.6)          ; 52.3 (52.3)                      ; 3.8 (3.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 71 (71)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next                                                                                                                                                                                                                                                ; pc_next                                              ; plasma_lib     ;
;                   |reg_bank:u4_reg_bank|                                                                                                ; 852.0 (852.0)        ; 1280.5 (1280.5)                  ; 445.7 (445.7)                                     ; 17.2 (17.2)                      ; 0.0 (0.0)            ; 665 (665)           ; 2049 (2049)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank                                                                                                                                                                                                                                              ; reg_bank                                             ; plasma_lib     ;
;                   |shifter:u7_shifter|                                                                                                  ; 121.3 (121.3)        ; 125.3 (125.3)                    ; 5.0 (5.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 136 (136)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|shifter:u7_shifter                                                                                                                                                                                                                                                ; shifter                                              ; plasma_lib     ;
;             |shared_bus:system_bus|                                                                                                     ; 233.9 (233.9)        ; 247.2 (247.2)                    ; 21.4 (21.4)                                       ; 8.1 (8.1)                        ; 0.0 (0.0)            ; 393 (393)           ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus                                                                                                                                                                                                                                                                               ; shared_bus                                           ; zz_systems     ;
;             |slave_counter:\gen_counter:0:u_counter|                                                                                    ; 204.6 (24.0)         ; 239.8 (59.8)                     ; 38.8 (38.9)                                       ; 3.6 (3.1)                        ; 0.0 (0.0)            ; 400 (39)            ; 174 (106)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter                                                                                                                                                                                                                                                              ; slave_counter                                        ; zz_systems     ;
;                |counter:counter|                                                                                                        ; 180.5 (180.5)        ; 180.0 (180.0)                    ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 361 (361)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter                                                                                                                                                                                                                                              ; counter                                              ; zz_systems     ;
;             |slave_counter:\gen_counter:1:u_counter|                                                                                    ; 211.5 (30.1)         ; 239.7 (59.2)                     ; 36.5 (37.1)                                       ; 8.3 (8.0)                        ; 0.0 (0.0)            ; 400 (39)            ; 167 (98)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter                                                                                                                                                                                                                                                              ; slave_counter                                        ; zz_systems     ;
;                |counter:counter|                                                                                                        ; 180.8 (180.8)        ; 180.5 (180.5)                    ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 361 (361)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter                                                                                                                                                                                                                                              ; counter                                              ; zz_systems     ;
;             |slave_counter:\gen_counter:2:u_counter|                                                                                    ; 203.2 (22.9)         ; 242.0 (59.3)                     ; 41.0 (38.0)                                       ; 2.2 (1.6)                        ; 0.0 (0.0)            ; 400 (39)            ; 170 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter                                                                                                                                                                                                                                                              ; slave_counter                                        ; zz_systems     ;
;                |counter:counter|                                                                                                        ; 180.2 (180.2)        ; 182.7 (182.7)                    ; 3.0 (3.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 361 (361)           ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter                                                                                                                                                                                                                                              ; counter                                              ; zz_systems     ;
;             |slave_counter:\gen_counter:3:u_counter|                                                                                    ; 211.5 (29.3)         ; 242.0 (58.2)                     ; 37.0 (35.3)                                       ; 6.5 (6.5)                        ; 0.0 (0.0)            ; 401 (40)            ; 165 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter                                                                                                                                                                                                                                                              ; slave_counter                                        ; zz_systems     ;
;                |counter:counter|                                                                                                        ; 182.2 (182.2)        ; 183.8 (183.8)                    ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 361 (361)           ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|counter:counter                                                                                                                                                                                                                                              ; counter                                              ; zz_systems     ;
;             |slave_gpio:\gen_gpio:0:u_gpio|                                                                                             ; 22.9 (20.0)          ; 57.2 (54.2)                      ; 34.3 (34.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (38)             ; 118 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio                                                                                                                                                                                                                                                                       ; slave_gpio                                           ; zz_systems     ;
;                |gpio:gpio|                                                                                                              ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|gpio:gpio                                                                                                                                                                                                                                                             ; gpio                                                 ; zz_systems     ;
;             |slave_gpio:\gen_gpio:1:u_gpio|                                                                                             ; 18.4 (18.4)          ; 49.3 (49.3)                      ; 31.0 (31.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:1:u_gpio                                                                                                                                                                                                                                                                       ; slave_gpio                                           ; zz_systems     ;
;             |slave_gpio:\gen_gpio:2:u_gpio|                                                                                             ; 18.7 (18.7)          ; 50.2 (50.2)                      ; 31.5 (31.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:2:u_gpio                                                                                                                                                                                                                                                                       ; slave_gpio                                           ; zz_systems     ;
;             |slave_gpio:\gen_gpio:3:u_gpio|                                                                                             ; 25.0 (25.0)          ; 45.5 (45.5)                      ; 20.5 (20.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:3:u_gpio                                                                                                                                                                                                                                                                       ; slave_gpio                                           ; zz_systems     ;
;             |slave_irc:u_irc|                                                                                                           ; 132.4 (84.2)         ; 182.8 (127.1)                    ; 56.1 (45.7)                                       ; 5.7 (2.8)                        ; 0.0 (0.0)            ; 133 (85)            ; 280 (198)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc                                                                                                                                                                                                                                                                                     ; slave_irc                                            ; zz_systems     ;
;                |ir_control:irc|                                                                                                         ; 48.2 (6.8)           ; 55.7 (5.8)                       ; 10.4 (0.0)                                        ; 2.9 (1.0)                        ; 0.0 (0.0)            ; 48 (7)              ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc                                                                                                                                                                                                                                                                      ; ir_control                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:0:channel|                                                                                   ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:0:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:10:channel|                                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:10:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:11:channel|                                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:11:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:12:channel|                                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:12:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:13:channel|                                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:13:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:14:channel|                                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:14:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:15:channel|                                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:15:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:16:channel|                                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:16:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:17:channel|                                                                                  ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:17:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:18:channel|                                                                                  ; 1.4 (1.4)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:18:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:19:channel|                                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:19:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:1:channel|                                                                                   ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:1:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:20:channel|                                                                                  ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:20:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:21:channel|                                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:21:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:22:channel|                                                                                  ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:22:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:23:channel|                                                                                  ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:23:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:24:channel|                                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:24:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:25:channel|                                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:25:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:26:channel|                                                                                  ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:26:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:27:channel|                                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:27:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:28:channel|                                                                                  ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:28:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:29:channel|                                                                                  ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:29:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:2:channel|                                                                                   ; 2.3 (2.3)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:2:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:30:channel|                                                                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:30:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:31:channel|                                                                                  ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:31:channel                                                                                                                                                                                                                                   ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:3:channel|                                                                                   ; 2.1 (2.1)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:3:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:4:channel|                                                                                   ; 2.1 (2.1)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:4:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:5:channel|                                                                                   ; 2.0 (2.0)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:5:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:6:channel|                                                                                   ; 2.1 (2.1)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:6:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:7:channel|                                                                                   ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:7:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:8:channel|                                                                                   ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:8:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;                   |ir_channel:\ir_channels:9:channel|                                                                                   ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ir_control:irc|ir_channel:\ir_channels:9:channel                                                                                                                                                                                                                                    ; ir_channel                                           ; zz_systems     ;
;             |slave_memory:u_ram|                                                                                                        ; 119.3 (0.3)          ; 147.5 (0.5)                      ; 29.7 (0.2)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 176 (0)             ; 166 (1)                   ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram                                                                                                                                                                                                                                                                                  ; slave_memory                                         ; zz_systems     ;
;                |ram:ram|                                                                                                                ; 119.0 (2.0)          ; 147.0 (2.0)                      ; 29.5 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 176 (4)             ; 165 (0)                   ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram                                                                                                                                                                                                                                                                          ; ram                                                  ; plasma_lib     ;
;                   |lpm_ram_dq:\altera_ram:lpm_ram_io_component0|                                                                        ; 28.0 (0.0)           ; 35.2 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 42 (0)                    ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0                                                                                                                                                                                                                             ; lpm_ram_dq                                           ; work           ;
;                      |lpm_ram_dq_ldf1:ag|                                                                                               ; 28.0 (0.0)           ; 35.2 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 42 (0)                    ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag                                                                                                                                                                                                          ; lpm_ram_dq_ldf1                                      ; work           ;
;                         |altsyncram_mce1:altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|altsyncram_mce1:altsyncram1                                                                                                                                                                              ; altsyncram_mce1                                      ; work           ;
;                         |sld_mod_ram_rom:mgl_prim2|                                                                                     ; 28.0 (18.3)          ; 35.2 (23.0)                      ; 7.2 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (26)             ; 42 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                ; sld_mod_ram_rom                                      ; work           ;
;                            |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                         ; 9.7 (9.7)            ; 12.2 (12.2)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                             ; sld_rom_sr                                           ; work           ;
;                   |lpm_ram_dq:\altera_ram:lpm_ram_io_component1|                                                                        ; 30.0 (0.0)           ; 40.0 (0.0)                       ; 10.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 40 (0)                    ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1                                                                                                                                                                                                                             ; lpm_ram_dq                                           ; work           ;
;                      |lpm_ram_dq_ndf1:ag|                                                                                               ; 30.0 (0.0)           ; 40.0 (0.0)                       ; 10.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 40 (0)                    ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag                                                                                                                                                                                                          ; lpm_ram_dq_ndf1                                      ; work           ;
;                         |altsyncram_nce1:altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|altsyncram_nce1:altsyncram1                                                                                                                                                                              ; altsyncram_nce1                                      ; work           ;
;                         |sld_mod_ram_rom:mgl_prim2|                                                                                     ; 30.0 (19.3)          ; 40.0 (24.5)                      ; 10.5 (5.7)                                        ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 43 (26)             ; 40 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                ; sld_mod_ram_rom                                      ; work           ;
;                            |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                         ; 10.7 (10.7)          ; 15.5 (15.5)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                             ; sld_rom_sr                                           ; work           ;
;                   |lpm_ram_dq:\altera_ram:lpm_ram_io_component2|                                                                        ; 29.3 (0.0)           ; 33.8 (0.0)                       ; 5.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 40 (0)                    ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2                                                                                                                                                                                                                             ; lpm_ram_dq                                           ; work           ;
;                      |lpm_ram_dq_pdf1:ag|                                                                                               ; 29.3 (0.0)           ; 33.8 (0.0)                       ; 5.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 40 (0)                    ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag                                                                                                                                                                                                          ; lpm_ram_dq_pdf1                                      ; work           ;
;                         |altsyncram_oce1:altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|altsyncram_oce1:altsyncram1                                                                                                                                                                              ; altsyncram_oce1                                      ; work           ;
;                         |sld_mod_ram_rom:mgl_prim2|                                                                                     ; 29.3 (19.3)          ; 33.8 (24.2)                      ; 5.0 (5.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 43 (26)             ; 40 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                ; sld_mod_ram_rom                                      ; work           ;
;                            |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                         ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                             ; sld_rom_sr                                           ; work           ;
;                   |lpm_ram_dq:\altera_ram:lpm_ram_io_component3|                                                                        ; 29.7 (0.0)           ; 36.0 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 43 (0)                    ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3                                                                                                                                                                                                                             ; lpm_ram_dq                                           ; work           ;
;                      |lpm_ram_dq_rdf1:ag|                                                                                               ; 29.7 (0.0)           ; 36.0 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 43 (0)                    ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag                                                                                                                                                                                                          ; lpm_ram_dq_rdf1                                      ; work           ;
;                         |altsyncram_pce1:altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|altsyncram_pce1:altsyncram1                                                                                                                                                                              ; altsyncram_pce1                                      ; work           ;
;                         |sld_mod_ram_rom:mgl_prim2|                                                                                     ; 29.7 (19.3)          ; 36.0 (23.3)                      ; 6.8 (4.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 43 (26)             ; 43 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                ; sld_mod_ram_rom                                      ; work           ;
;                            |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                         ; 10.3 (10.3)          ; 12.7 (12.7)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                             ; sld_rom_sr                                           ; work           ;
;             |slave_spic:u_spic|                                                                                                         ; 58.0 (23.9)          ; 96.0 (59.3)                      ; 38.5 (36.0)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 83 (20)             ; 171 (106)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic                                                                                                                                                                                                                                                                                   ; slave_spic                                           ; zz_systems     ;
;                |spi_control:spi|                                                                                                        ; 34.2 (8.5)           ; 36.7 (11.2)                      ; 2.5 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (16)             ; 65 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi                                                                                                                                                                                                                                                                   ; spi_control                                          ; zz_systems     ;
;                   |counter:spi_bit_cnt|                                                                                                 ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_bit_cnt                                                                                                                                                                                                                                               ; counter                                              ; zz_systems     ;
;                   |counter:spi_clk_cnt|                                                                                                 ; 22.7 (22.7)          ; 22.7 (22.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt                                                                                                                                                                                                                                               ; counter                                              ; zz_systems     ;
;             |slave_timer:\gen_timer:0:u_timer|                                                                                          ; 184.8 (24.6)         ; 221.2 (56.9)                     ; 45.2 (33.6)                                       ; 8.7 (1.3)                        ; 0.0 (0.0)            ; 310 (39)            ; 310 (111)                 ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer                                                                                                                                                                                                                                                                    ; slave_timer                                          ; zz_systems     ;
;                |timer:timer|                                                                                                            ; 160.1 (64.7)         ; 164.3 (66.5)                     ; 11.6 (5.2)                                        ; 7.4 (3.3)                        ; 0.0 (0.0)            ; 271 (92)            ; 199 (61)                  ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer                                                                                                                                                                                                                                                        ; timer                                                ; zz_systems     ;
;                   |counter:counter|                                                                                                     ; 95.5 (95.5)          ; 97.8 (97.8)                      ; 6.4 (6.4)                                         ; 4.1 (4.1)                        ; 0.0 (0.0)            ; 179 (179)           ; 138 (138)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter                                                                                                                                                                                                                                        ; counter                                              ; zz_systems     ;
;             |slave_timer:\gen_timer:1:u_timer|                                                                                          ; 194.7 (28.8)         ; 216.0 (53.3)                     ; 38.5 (30.5)                                       ; 17.2 (6.0)                       ; 0.0 (0.0)            ; 310 (39)            ; 295 (98)                  ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer                                                                                                                                                                                                                                                                    ; slave_timer                                          ; zz_systems     ;
;                |timer:timer|                                                                                                            ; 165.9 (68.1)         ; 162.7 (66.0)                     ; 8.0 (3.0)                                         ; 11.2 (5.1)                       ; 0.0 (0.0)            ; 271 (92)            ; 197 (63)                  ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer                                                                                                                                                                                                                                                        ; timer                                                ; zz_systems     ;
;                   |counter:counter|                                                                                                     ; 97.8 (97.8)          ; 96.7 (96.7)                      ; 5.0 (5.0)                                         ; 6.1 (6.1)                        ; 0.0 (0.0)            ; 179 (179)           ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter                                                                                                                                                                                                                                        ; counter                                              ; zz_systems     ;
;             |slave_timer:\gen_timer:2:u_timer|                                                                                          ; 192.5 (28.3)         ; 221.0 (59.7)                     ; 41.2 (34.0)                                       ; 12.7 (2.6)                       ; 0.0 (0.0)            ; 310 (39)            ; 310 (104)                 ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer                                                                                                                                                                                                                                                                    ; slave_timer                                          ; zz_systems     ;
;                |timer:timer|                                                                                                            ; 164.2 (67.3)         ; 161.3 (66.5)                     ; 7.2 (3.5)                                         ; 10.1 (4.3)                       ; 0.0 (0.0)            ; 271 (92)            ; 206 (64)                  ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer                                                                                                                                                                                                                                                        ; timer                                                ; zz_systems     ;
;                   |counter:counter|                                                                                                     ; 97.0 (97.0)          ; 94.8 (94.8)                      ; 3.7 (3.7)                                         ; 5.8 (5.8)                        ; 0.0 (0.0)            ; 179 (179)           ; 142 (142)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter                                                                                                                                                                                                                                        ; counter                                              ; zz_systems     ;
;             |slave_timer:\gen_timer:3:u_timer|                                                                                          ; 196.5 (28.4)         ; 222.2 (60.2)                     ; 44.7 (36.0)                                       ; 19.0 (4.2)                       ; 0.0 (0.0)            ; 310 (39)            ; 296 (98)                  ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer                                                                                                                                                                                                                                                                    ; slave_timer                                          ; zz_systems     ;
;                |timer:timer|                                                                                                            ; 168.2 (70.3)         ; 162.0 (67.0)                     ; 8.7 (5.3)                                         ; 14.8 (8.6)                       ; 0.0 (0.0)            ; 271 (92)            ; 198 (64)                  ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer                                                                                                                                                                                                                                                        ; timer                                                ; zz_systems     ;
;                   |counter:counter|                                                                                                     ; 97.9 (97.9)          ; 95.0 (95.0)                      ; 3.3 (3.3)                                         ; 6.2 (6.2)                        ; 0.0 (0.0)            ; 179 (179)           ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter                                                                                                                                                                                                                                        ; counter                                              ; zz_systems     ;
;             |slave_uart:u_uart|                                                                                                         ; 60.7 (19.0)          ; 84.7 (33.4)                      ; 25.5 (15.9)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 100 (18)            ; 142 (76)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart                                                                                                                                                                                                                                                                                   ; slave_uart                                           ; zz_systems     ;
;                |uart:uart|                                                                                                              ; 41.7 (41.7)          ; 51.3 (51.3)                      ; 9.6 (9.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart                                                                                                                                                                                                                                                                         ; uart                                                 ; plasma_lib     ;
;    |sld_hub:auto_hub|                                                                                                                   ; 119.0 (0.5)          ; 140.5 (0.5)                      ; 21.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 137 (1)             ; 159 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                              ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 118.5 (0.0)          ; 140.0 (0.0)                      ; 21.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 136 (0)             ; 159 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                          ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 118.5 (0.0)          ; 140.0 (0.0)                      ; 21.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 136 (0)             ; 159 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                            ; alt_sld_fab                                          ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 118.5 (1.8)          ; 140.0 (3.7)                      ; 21.5 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 136 (1)             ; 159 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                        ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 116.7 (0.0)          ; 136.3 (0.0)                      ; 19.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 135 (0)             ; 151 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 116.7 (93.9)         ; 136.3 (108.3)                    ; 19.7 (14.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 135 (94)            ; 151 (122)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                               ; sld_jtag_hub                                         ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 12.8 (12.8)          ; 13.7 (13.7)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                       ; sld_rom_sr                                           ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 9.9 (9.9)            ; 14.4 (14.4)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PLASMA_DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                     ; sld_shadow_jsm                                       ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                   ;
+-------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name              ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; DRAM_ADDR[0]      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE          ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; KEY[0]            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; LEDR[0]           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[0]             ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]             ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]             ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]             ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]             ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]             ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]             ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]             ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]             ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]             ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]  ; Output   ; --    ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]  ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]  ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]  ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]  ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]  ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]  ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]  ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]  ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]  ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10] ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11] ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12] ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13] ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14] ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]    ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]    ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]    ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N    ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE      ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N     ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P     ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N     ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]    ; Output   ; --    ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]    ; Output   ; --    ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]    ; Output   ; --    ; --   ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]    ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N    ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N     ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_UART_TX       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]        ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]        ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]        ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]        ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]        ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]        ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]        ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]        ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]        ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]        ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]       ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]       ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]       ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]       ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]       ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]       ; Bidir    ; (16)  ; (7)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]    ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]    ; Bidir    ; (3)   ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]    ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]    ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]    ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]    ; Bidir    ; (3)   ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]    ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]    ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]    ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]    ; Bidir    ; (2)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]   ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]   ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]   ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]   ; Bidir    ; (2)   ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]   ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]   ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]   ; Bidir    ; (3)   ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]   ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]   ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]   ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]   ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]   ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]   ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]   ; Bidir    ; (3)   ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]   ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]   ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]   ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]   ; Bidir    ; (2)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]   ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]   ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_RZQ      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50          ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX       ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+-------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[0]                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[1]                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[2]                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[3]                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[4]                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[5]                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[6]                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[7]                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[8]                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[9]                                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[10]                                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[11]                                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[12]                                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[13]                                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[14]                                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|za_data[15]                                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|Add2~13                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|Add2~9                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|Add2~29                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|Add2~25                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|Add2~21                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|Add2~5                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|Add2~1                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|read_value_reg~0                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                    ; Location                              ; Fan-Out ; Usage                                    ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3                         ; 332     ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3                         ; 31      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                             ; FF_X48_Y47_N23                        ; 11      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                 ; FF_X56_Y20_N56                        ; 2422    ; Async. clear, Async. load, Clock enable  ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                              ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Async. clear                             ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 11      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8             ; 17      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4             ; 13      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                ; 17      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                   ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9             ; 42      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101               ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8             ; 17      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4             ; 13      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                ; 17      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                   ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9             ; 42      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101               ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8             ; 17      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4             ; 13      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                ; 17      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                   ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9             ; 42      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101               ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 98      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 3       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready                                                                                                                                                                                                                                        ; LABCELL_X35_Y8_N51                    ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y7_N24                   ; 6       ; Clock enable, Write enable               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                   ; LABCELL_X35_Y8_N45                    ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                   ; LABCELL_X29_Y8_N3                     ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y8_N51                   ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                   ; LABCELL_X29_Y8_N21                    ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                   ; LABCELL_X13_Y8_N15                    ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                   ; LABCELL_X31_Y7_N24                    ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                   ; LABCELL_X31_Y7_N36                    ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                  ; FF_X29_Y8_N59                         ; 24      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; FF_X29_Y8_N44                         ; 7       ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                               ; LABCELL_X29_Y8_N27                    ; 6       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                 ; FF_X29_Y8_N8                          ; 7       ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                 ; FF_X29_Y8_N47                         ; 7       ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                 ; FF_X29_Y8_N11                         ; 7       ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                 ; FF_X29_Y8_N14                         ; 7       ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                 ; FF_X29_Y8_N17                         ; 7       ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|comb~1                                                                                                                                                                                                                                                           ; LABCELL_X35_Y8_N48                    ; 15      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|rp_valid                                                                                                                                                                                                                                                         ; LABCELL_X35_Y8_N39                    ; 18      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|data_reg[4]~0                                                                                                                                                                                                                                      ; LABCELL_X45_Y26_N57                   ; 42      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                            ; FF_X45_Y26_N41                        ; 78      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|always10~0                                                                                                                                                                                                                                         ; LABCELL_X35_Y8_N0                     ; 18      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                           ; MLABCELL_X47_Y49_N21                  ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; LABCELL_X40_Y45_N15                   ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|wready~0                                                                                                                                                                                                                                                        ; LABCELL_X45_Y48_N36                   ; 13      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                               ; LABCELL_X45_Y47_N57                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                       ; LABCELL_X45_Y44_N48                   ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                ; LABCELL_X43_Y45_N21                   ; 37      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                    ; FF_X46_Y44_N5                         ; 36      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:plasma_soc_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                            ; FF_X45_Y44_N47                        ; 10      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                    ; LABCELL_X45_Y46_N36                   ; 2       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                                                                                           ; LABCELL_X40_Y45_N0                    ; 15      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                 ; MLABCELL_X47_Y45_N33                  ; 19      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                ; LABCELL_X45_Y47_N51                   ; 10      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|count~1                                                                                                                                                                                                                                      ; LABCELL_X45_Y47_N42                   ; 2       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                                                                                                                                                      ; FF_X45_Y47_N14                        ; 26      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|always10~2                                                                                                                                                                                                                                   ; LABCELL_X46_Y46_N18                   ; 98      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:plasma_soc_0_avalon_slave_0_rsp_width_adapter|always9~0                                                                                                                                                                                                                                    ; MLABCELL_X47_Y49_N33                  ; 97      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                    ; LABCELL_X45_Y48_N51                   ; 2       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|plasma_de1_soc_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                        ; LABCELL_X45_Y47_N45                   ; 5       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|WideOr16~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y4_N57                    ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|active_rnw~2                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y8_N42                   ; 45      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_addr[6]~2                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y6_N33                   ; 13      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                          ; FF_X34_Y4_N5                          ; 22      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                                                                          ; FF_X34_Y6_N10                         ; 18      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X24_Y0_N56                 ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X26_Y0_N96                 ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X30_Y0_N39                 ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X18_Y0_N96                 ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X32_Y0_N56                 ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X32_Y0_N39                 ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X26_Y0_N79                 ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X24_Y0_N39                 ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X28_Y0_N39                 ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X28_Y0_N56                 ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X30_Y0_N56                 ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X18_Y0_N79                 ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y0_N62                 ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y0_N45                 ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y0_N79                 ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y0_N96                 ; 1       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|plasma_de1_soc_sdram_controller_0_input_efifo_module:the_plasma_de1_soc_sdram_controller_0_input_efifo_module|entry_0[43]~0                                                                                                                                                                                          ; MLABCELL_X34_Y9_N33                   ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|plasma_de1_soc_sdram_controller_0_input_efifo_module:the_plasma_de1_soc_sdram_controller_0_input_efifo_module|entry_1[43]~0                                                                                                                                                                                          ; MLABCELL_X34_Y9_N36                   ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                                                                                                                      ; FRACTIONALPLL_X0_Y15_N0               ; 3       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 6194    ; Clock                                    ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Equal2~0                                                                                                                                                                                                                                                              ; LABCELL_X35_Y20_N3                    ; 57      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_proc~0                                                                                                                                                                                                                                                            ; LABCELL_X37_Y16_N36                   ; 54      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]~0                                                                                                                                                                                                                                                       ; LABCELL_X37_Y16_N48                   ; 53      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|pause_var~0                                                                                                                                                                                                                                                           ; LABCELL_X37_Y23_N6                    ; 35      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|Mux131~0                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y27_N30                   ; 45      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|Mux31~0                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y27_N33                   ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|Mux31~2                                                                                                                                                                                                                                                                       ; LABCELL_X36_Y27_N12                   ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[5]~3                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y27_N45                   ; 39      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|aa_reg[5]~5                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y27_N42                   ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|bb_reg[18]~2                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y27_N48                   ; 38      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|count_reg[5]~1                                                                                                                                                                                                                                                                ; LABCELL_X37_Y27_N48                   ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|lower_reg[11]~4                                                                                                                                                                                                                                                               ; LABCELL_X37_Y27_N15                   ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[10]~5                                                                                                                                                                                                                                                               ; LABCELL_X37_Y27_N6                    ; 33      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|mult:u8_mult|upper_reg[10]~8                                                                                                                                                                                                                                                               ; LABCELL_X40_Y27_N42                   ; 38      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2083                                                                                                                                                                                                                          ; LABCELL_X24_Y15_N45                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2085                                                                                                                                                                                                                          ; LABCELL_X24_Y15_N54                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2087                                                                                                                                                                                                                          ; LABCELL_X17_Y15_N33                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2088                                                                                                                                                                                                                          ; LABCELL_X22_Y16_N36                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2091                                                                                                                                                                                                                          ; LABCELL_X18_Y15_N42                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2093                                                                                                                                                                                                                          ; LABCELL_X17_Y20_N39                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2094                                                                                                                                                                                                                          ; LABCELL_X23_Y17_N39                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2095                                                                                                                                                                                                                          ; LABCELL_X23_Y17_N9                    ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2099                                                                                                                                                                                                                          ; LABCELL_X18_Y15_N12                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2100                                                                                                                                                                                                                          ; LABCELL_X18_Y15_N6                    ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2102                                                                                                                                                                                                                          ; LABCELL_X17_Y14_N51                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2104                                                                                                                                                                                                                          ; LABCELL_X24_Y17_N18                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2108                                                                                                                                                                                                                          ; LABCELL_X19_Y14_N12                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2111                                                                                                                                                                                                                          ; LABCELL_X22_Y12_N39                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2112                                                                                                                                                                                                                          ; LABCELL_X17_Y14_N6                    ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2113                                                                                                                                                                                                                          ; LABCELL_X22_Y12_N3                    ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2115                                                                                                                                                                                                                          ; LABCELL_X24_Y15_N42                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2116                                                                                                                                                                                                                          ; LABCELL_X24_Y15_N12                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2118                                                                                                                                                                                                                          ; LABCELL_X18_Y14_N18                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2119                                                                                                                                                                                                                          ; LABCELL_X18_Y14_N30                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2120                                                                                                                                                                                                                          ; LABCELL_X18_Y15_N54                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2121                                                                                                                                                                                                                          ; LABCELL_X18_Y15_N24                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2122                                                                                                                                                                                                                          ; LABCELL_X17_Y19_N54                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2123                                                                                                                                                                                                                          ; LABCELL_X18_Y15_N57                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2126                                                                                                                                                                                                                          ; LABCELL_X16_Y14_N54                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2127                                                                                                                                                                                                                          ; LABCELL_X16_Y14_N18                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2128                                                                                                                                                                                                                          ; LABCELL_X18_Y15_N30                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2129                                                                                                                                                                                                                          ; LABCELL_X19_Y15_N57                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2130                                                                                                                                                                                                                          ; MLABCELL_X21_Y14_N33                  ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2131                                                                                                                                                                                                                          ; MLABCELL_X21_Y14_N57                  ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2132                                                                                                                                                                                                                          ; LABCELL_X17_Y14_N36                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|\dual_port_mem:ram_proc2:dual_port_ram1~2133                                                                                                                                                                                                                          ; LABCELL_X22_Y12_N48                   ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|reset                                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y21_N54                   ; 387     ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus|offset[2]                                                                                                                                                                                                                                                                                              ; MLABCELL_X39_Y19_N51                  ; 62      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus|slave_adr_o[3]~1                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y16_N0                    ; 219     ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|shared_bus:system_bus|slave_adr_o[7]~3                                                                                                                                                                                                                                                                                       ; LABCELL_X36_Y16_N0                    ; 44      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|comb~0                                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y12_N21                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|comb~1                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y10_N0                    ; 132     ; Async. clear, Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|ctrl_s[0]~0                                                                                                                                                                                                                                                                           ; MLABCELL_X47_Y12_N51                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|dat_os[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y7_N33                    ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|rld_s[0]~0                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y16_N45                  ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|comb~0                                                                                                                                                                                                                                                                                ; LABCELL_X60_Y16_N57                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|comb~1                                                                                                                                                                                                                                                                                ; LABCELL_X60_Y16_N9                    ; 133     ; Async. clear, Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|ctrl_s[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X55_Y16_N51                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|dat_os[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y7_N54                    ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|rld_s[0]~0                                                                                                                                                                                                                                                                            ; LABCELL_X56_Y16_N3                    ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|comb~0                                                                                                                                                                                                                                                                                ; LABCELL_X60_Y20_N15                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|comb~1                                                                                                                                                                                                                                                                                ; LABCELL_X60_Y20_N45                   ; 131     ; Async. clear, Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|ctrl_s[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X57_Y18_N39                   ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|dat_os[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X57_Y21_N51                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|rld_s[0]~0                                                                                                                                                                                                                                                                            ; LABCELL_X55_Y16_N30                   ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|comb~0                                                                                                                                                                                                                                                                                ; LABCELL_X56_Y13_N24                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|comb~1                                                                                                                                                                                                                                                                                ; LABCELL_X56_Y13_N0                    ; 129     ; Async. clear, Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|ctrl_s[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y14_N9                    ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|dat_os[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y18_N57                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:3:u_counter|rld_s[0]~0                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y16_N24                   ; 34      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|ctrl_s[0]~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y17_N3                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|dat_is[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X53_Y10_N3                    ; 10      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|dat_os[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y19_N24                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|gpio:gpio|gpio_o[0]~0                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y19_N21                   ; 10      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:0:u_gpio|mask_s[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y18_N21                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:1:u_gpio|ctrl_s[0]~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y14_N21                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:1:u_gpio|dat_os[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X57_Y21_N6                    ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:1:u_gpio|mask_s[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y16_N39                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:2:u_gpio|ctrl_s[0]~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y16_N24                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:2:u_gpio|dat_os[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y19_N3                    ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:2:u_gpio|mask_s[0]~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y16_N6                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:3:u_gpio|ctrl_s[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y16_N15                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:3:u_gpio|dat_os[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X50_Y16_N57                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_gpio:\gen_gpio:3:u_gpio|mask_s[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y16_N30                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|Mux193~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y16_N51                   ; 33      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|clear_s[0]~0                                                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y16_N9                   ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|ctrl_s[0]~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y16_N45                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|dat_o[0]~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y17_N54                   ; 31      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|dat_o[12]~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y16_N9                    ; 23      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|dat_o[3]~3                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y15_N9                    ; 8       ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|edge_s[0]~2                                                                                                                                                                                                                                                                                                  ; LABCELL_X37_Y16_N9                    ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|inv_s[0]~2                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y16_N6                    ; 34      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|mask_s[0]~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y16_N51                   ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|altera_ram~0                                                                                                                                                                                                                                                                                      ; LABCELL_X1_Y8_N0                      ; 2       ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|altera_ram~1                                                                                                                                                                                                                                                                                      ; LABCELL_X1_Y8_N3                      ; 2       ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|altera_ram~2                                                                                                                                                                                                                                                                                      ; LABCELL_X1_Y8_N36                     ; 2       ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|altera_ram~3                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y12_N3                    ; 2       ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                          ; LABCELL_X1_Y3_N21                     ; 2       ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                             ; MLABCELL_X8_Y4_N51                    ; 7       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                             ; LABCELL_X1_Y3_N57                     ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                             ; LABCELL_X1_Y8_N6                      ; 8       ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                             ; LABCELL_X1_Y3_N42                     ; 12      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~0                                                                                                                                                                                   ; LABCELL_X1_Y8_N54                     ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]~1                                                                                                                                                                                   ; LABCELL_X1_Y8_N48                     ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2                                                                                                                                         ; MLABCELL_X8_Y3_N15                    ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1                                                                                                                                    ; MLABCELL_X8_Y3_N39                    ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                          ; LABCELL_X1_Y6_N33                     ; 2       ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                             ; LABCELL_X1_Y6_N42                     ; 7       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                             ; LABCELL_X1_Y6_N45                     ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                             ; MLABCELL_X8_Y10_N36                   ; 8       ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                             ; LABCELL_X2_Y5_N39                     ; 12      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~0                                                                                                                                                                                   ; MLABCELL_X8_Y10_N0                    ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~1                                                                                                                                                                                   ; MLABCELL_X8_Y10_N9                    ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2                                                                                                                                         ; MLABCELL_X6_Y6_N48                    ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1                                                                                                                                    ; MLABCELL_X6_Y6_N51                    ; 5       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                          ; LABCELL_X2_Y2_N57                     ; 2       ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                             ; LABCELL_X2_Y2_N12                     ; 7       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                             ; LABCELL_X2_Y2_N18                     ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                             ; LABCELL_X7_Y5_N12                     ; 8       ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                             ; LABCELL_X4_Y6_N24                     ; 12      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~0                                                                                                                                                                                   ; LABCELL_X7_Y5_N24                     ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~1                                                                                                                                                                                   ; LABCELL_X7_Y5_N36                     ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2                                                                                                                                         ; MLABCELL_X3_Y2_N6                     ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1                                                                                                                                    ; MLABCELL_X3_Y2_N9                     ; 5       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                          ; LABCELL_X2_Y4_N45                     ; 2       ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                             ; LABCELL_X2_Y4_N18                     ; 7       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                             ; LABCELL_X2_Y4_N27                     ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                             ; LABCELL_X1_Y7_N42                     ; 8       ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                             ; MLABCELL_X3_Y6_N36                    ; 12      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~0                                                                                                                                                                                   ; LABCELL_X1_Y7_N24                     ; 11      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~1                                                                                                                                                                                   ; LABCELL_X1_Y7_N9                      ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2                                                                                                                                         ; LABCELL_X4_Y3_N0                      ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1                                                                                                                                    ; LABCELL_X4_Y3_N3                      ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|adr_is[0]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X36_Y16_N51                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|comb~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y11_N39                   ; 8       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|ctrl_s[1]~1                                                                                                                                                                                                                                                                                                ; LABCELL_X36_Y12_N12                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|dat_is[0]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X36_Y13_N36                   ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|dat_o[0]~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y14_N51                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|dat_o[11]~3                                                                                                                                                                                                                                                                                                ; LABCELL_X36_Y16_N9                    ; 24      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|counter:spi_clk_cnt|irq_o~8                                                                                                                                                                                                                                                                ; LABCELL_X60_Y13_N48                   ; 41      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|fifo_s[2]~0                                                                                                                                                                                                                                                                                ; LABCELL_X60_Y11_N48                   ; 10      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|rst_counters_s                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y11_N39                   ; 46      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|spi_bit_cnt_en_s                                                                                                                                                                                                                                                                           ; LABCELL_X60_Y11_N42                   ; 6       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_spic:u_spic|spi_control:spi|state_s.send                                                                                                                                                                                                                                                                               ; FF_X50_Y11_N56                        ; 52      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|comb~0                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y12_N57                   ; 199     ; Async. clear, Clock enable               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|comb~1                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y16_N54                   ; 77      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|ctrl_s[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y16_N18                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|dat_os[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X51_Y7_N0                     ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|rld_s[0]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y11_N57                  ; 52      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mux9~0                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y8_N54                    ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|counter:counter|irq_o~38                                                                                                                                                                                                                                                        ; LABCELL_X40_Y6_N9                     ; 81      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|rld_s[41]~0                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y8_N30                    ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|comb~0                                                                                                                                                                                                                                                                                      ; LABCELL_X57_Y15_N51                   ; 197     ; Async. clear, Clock enable               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|comb~1                                                                                                                                                                                                                                                                                      ; MLABCELL_X52_Y16_N54                  ; 74      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|ctrl_s[0]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X52_Y16_N39                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|dat_os[0]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X52_Y14_N21                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|rld_s[0]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X53_Y14_N36                   ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mux9~0                                                                                                                                                                                                                                                                          ; MLABCELL_X52_Y10_N6                   ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|counter:counter|irq_o~38                                                                                                                                                                                                                                                        ; LABCELL_X64_Y12_N57                   ; 78      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|rld_s[40]~0                                                                                                                                                                                                                                                                     ; MLABCELL_X59_Y10_N48                  ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|comb~0                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y20_N12                   ; 206     ; Async. clear, Clock enable               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|comb~1                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y20_N54                   ; 82      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|ctrl_s[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y20_N27                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|dat_os[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X50_Y13_N30                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|rld_s[0]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y22_N54                   ; 45      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mux9~0                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y24_N24                   ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|counter:counter|irq_o~38                                                                                                                                                                                                                                                        ; LABCELL_X48_Y22_N57                   ; 86      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|rld_s[40]~0                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y22_N6                    ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|comb~0                                                                                                                                                                                                                                                                                      ; MLABCELL_X52_Y20_N30                  ; 198     ; Async. clear, Clock enable               ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|comb~1                                                                                                                                                                                                                                                                                      ; LABCELL_X50_Y20_N51                   ; 74      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|ctrl_s[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X48_Y20_N39                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|dat_os[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X51_Y18_N15                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|rld_s[0]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y20_N42                   ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mux9~0                                                                                                                                                                                                                                                                          ; LABCELL_X50_Y23_N42                   ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|counter:counter|irq_o~38                                                                                                                                                                                                                                                        ; LABCELL_X56_Y21_N57                   ; 78      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|rld_s[40]~0                                                                                                                                                                                                                                                                     ; LABCELL_X53_Y24_N48                   ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|Mux67~0                                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y16_N12                  ; 11      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|Mux67~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y16_N18                   ; 128     ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|comb~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X51_Y19_N3                    ; 66      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|ctrl_s[0]~1                                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y16_N33                   ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|dat_os[0]~1                                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y16_N48                  ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|dat_tx[0]~0                                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y16_N21                  ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|data_read_reg[0]~0                                                                                                                                                                                                                                                                               ; LABCELL_X67_Y14_N36                   ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|data_write_reg~1                                                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y15_N39                  ; 13      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|delay_write_reg[0]~0                                                                                                                                                                                                                                                                             ; LABCELL_X53_Y25_N9                    ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|delay_write_reg[0]~1                                                                                                                                                                                                                                                                             ; MLABCELL_X47_Y15_N36                  ; 10      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|read_value_reg~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X59_Y2_N54                   ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_uart:u_uart|uart:uart|uart_proc~1                                                                                                                                                                                                                                                                                      ; LABCELL_X62_Y20_N51                   ; 9       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                ; FF_X6_Y2_N17                          ; 99      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3                                                                   ; MLABCELL_X6_Y6_N57                    ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                        ; FF_X3_Y4_N17                          ; 47      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0                                                                          ; MLABCELL_X6_Y6_N36                    ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                        ; MLABCELL_X6_Y6_N18                    ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                          ; FF_X3_Y4_N2                           ; 15      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3                                                                        ; LABCELL_X2_Y3_N15                     ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                          ; FF_X3_Y4_N47                          ; 8       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                          ; FF_X3_Y3_N50                          ; 15      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5                                                                        ; LABCELL_X2_Y3_N12                     ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                                                                          ; FF_X3_Y3_N35                          ; 8       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                          ; FF_X4_Y2_N38                          ; 15      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7                                                                        ; LABCELL_X2_Y3_N48                     ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                          ; FF_X4_Y2_N47                          ; 8       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                                          ; FF_X2_Y4_N50                          ; 15      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8                                                                        ; LABCELL_X2_Y3_N36                     ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                                                          ; FF_X2_Y4_N59                          ; 9       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                                                                          ; MLABCELL_X6_Y6_N3                     ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8                                                                          ; LABCELL_X4_Y4_N0                      ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                                                           ; MLABCELL_X6_Y6_N54                    ; 5       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                             ; LABCELL_X7_Y2_N18                     ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                   ; MLABCELL_X3_Y3_N6                     ; 9       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1                                                                 ; LABCELL_X4_Y4_N48                     ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2                                                                 ; LABCELL_X2_Y3_N6                      ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3                                                                 ; LABCELL_X4_Y4_N18                     ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4                                                                 ; LABCELL_X2_Y3_N9                      ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                                   ; MLABCELL_X6_Y6_N42                    ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                              ; MLABCELL_X6_Y6_N0                     ; 6       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                     ; FF_X7_Y2_N11                          ; 17      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                    ; FF_X6_Y3_N59                          ; 14      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                     ; FF_X4_Y2_N14                          ; 73      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                              ; LABCELL_X7_Y2_N0                      ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                    ; FF_X7_Y2_N14                          ; 80      ; Async. clear, Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                  ; MLABCELL_X6_Y4_N15                    ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+------------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                               ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                         ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Global Clock         ; GCLK10           ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 6194    ; Global Clock         ; GCLK0            ; --                        ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1] ; PLLOUTPUTCOUNTER_X0_Y21_N1            ; 1       ; Global Clock         ; GCLK7            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                    ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 2422    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------------------+----------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                           ; Location                         ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------------------+----------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128   ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None                                          ; M10K_X38_Y4_N0                   ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|altsyncram_mce1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0     ; mem_data/sample.de1_soc_ram_image_block_0.mif ; M10K_X38_Y14_N0, M10K_X38_Y15_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|altsyncram_nce1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0     ; mem_data/sample.de1_soc_ram_image_block_1.mif ; M10K_X38_Y9_N0, M10K_X38_Y10_N0  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|altsyncram_oce1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0     ; mem_data/sample.de1_soc_ram_image_block_2.mif ; M10K_X38_Y12_N0, M10K_X38_Y11_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|altsyncram_pce1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0     ; mem_data/sample.de1_soc_ram_image_block_3.mif ; M10K_X38_Y13_N0, M10K_X38_Y16_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------------------+----------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 16          ;
; Independent 18x18 plus 36       ; 8           ;
; Sum of two 18x18                ; 4           ;
; Total number of DSP blocks      ; 28          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 32          ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                     ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~8          ; Two Independent 18x18     ; DSP_X32_Y24_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~8          ; Two Independent 18x18     ; DSP_X54_Y20_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~8          ; Two Independent 18x18     ; DSP_X32_Y18_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~8          ; Two Independent 18x18     ; DSP_X54_Y24_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~8          ; Two Independent 18x18     ; DSP_X32_Y20_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~8          ; Two Independent 18x18     ; DSP_X54_Y18_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~8          ; Two Independent 18x18     ; DSP_X54_Y8_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~8          ; Two Independent 18x18     ; DSP_X86_Y10_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~8          ; Two Independent 18x18     ; DSP_X54_Y12_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~8          ; Two Independent 18x18     ; DSP_X32_Y6_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~8          ; Two Independent 18x18     ; DSP_X32_Y10_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~8          ; Two Independent 18x18     ; DSP_X32_Y14_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult1~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X54_Y22_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult0~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X32_Y16_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult1~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X32_Y22_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult0~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X54_Y16_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult1~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X54_Y10_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult0~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X54_Y14_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult1~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X32_Y8_N0  ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult0~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X32_Y12_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~509        ; Two Independent 18x18     ; DSP_X32_Y28_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:2:u_timer|timer:timer|Mult2~850        ; Sum of two 18x18          ; DSP_X32_Y26_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~509        ; Two Independent 18x18     ; DSP_X54_Y28_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:3:u_timer|timer:timer|Mult2~850        ; Sum of two 18x18          ; DSP_X54_Y26_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~509        ; Two Independent 18x18     ; DSP_X54_Y4_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:1:u_timer|timer:timer|Mult2~850        ; Sum of two 18x18          ; DSP_X54_Y6_N0  ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~509        ; Two Independent 18x18     ; DSP_X32_Y2_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_timer:\gen_timer:0:u_timer|timer:timer|Mult2~850        ; Sum of two 18x18          ; DSP_X32_Y4_N0  ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 19,852 / 289,320 ( 7 % )  ;
; C12 interconnects                           ; 426 / 13,420 ( 3 % )      ;
; C2 interconnects                            ; 7,802 / 119,108 ( 7 % )   ;
; C4 interconnects                            ; 4,604 / 56,300 ( 8 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 1,193 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 3 / 16 ( 19 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 161 / 165 ( 98 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 72 / 282 ( 26 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 3,656 / 84,580 ( 4 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 751 / 12,676 ( 6 % )      ;
; R14/C12 interconnect drivers                ; 1,007 / 20,720 ( 5 % )    ;
; R3 interconnects                            ; 9,020 / 130,992 ( 7 % )   ;
; R6 interconnects                            ; 13,924 / 266,960 ( 5 % )  ;
; Spine clocks                                ; 13 / 360 ( 4 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 12    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 136          ; 37           ; 136          ; 0            ; 32           ; 214       ; 136          ; 0            ; 214       ; 214       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 72           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 133          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 78           ; 177          ; 78           ; 214          ; 182          ; 0         ; 78           ; 214          ; 0         ; 0         ; 189          ; 168          ; 214          ; 214          ; 214          ; 189          ; 168          ; 214          ; 214          ; 214          ; 142          ; 168          ; 143          ; 214          ; 214          ; 214          ; 214          ; 81           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_TX         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                               ; Destination Clock(s)                                                                          ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------+
; plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 505.7             ;
; altera_reserved_tck                                                                           ; altera_reserved_tck                                                                           ; 462.6             ;
; altera_reserved_tck,I/O                                                                       ; altera_reserved_tck                                                                           ; 27.6              ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.236             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.205             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.196             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                      ; 1.186             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 1.184             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.173             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.163             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[5]~_emulated                                                                                                                                                                                                     ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[0]~_emulated                                                                                                                                                                                                     ; 1.144             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                            ; 1.114             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.113             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|ctrl_s[3]                                                                                                                                                                                                                              ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[0]~_emulated                                                                                                                                                                                                     ; 1.103             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[1]~_emulated                                                                                                                                                                                                     ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:2:u_counter|counter:counter|cnt_s[0]~_emulated                                                                                                                                                                                                     ; 1.091             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                       ; 1.076             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                            ; 1.070             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                            ; 1.065             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.060             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                            ; 1.055             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                            ; 1.055             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                            ; 1.052             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.047             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.045             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.045             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.045             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.045             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.045             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                            ; 1.037             ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                             ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2624                                                                                                                                                                                                                           ; 1.012             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.009             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                            ; 1.000             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.000             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                            ; 0.998             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.998             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 0.996             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                            ; 0.992             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                            ; 0.989             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                            ; 0.989             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                            ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; 0.988             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 0.978             ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3]                                                                                                                              ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2624                                                                                                                                                                                                                           ; 0.975             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                            ; 0.975             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 0.975             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                            ; 0.972             ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                             ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2624                                                                                                                                                                                                                           ; 0.971             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                            ; 0.970             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                            ; 0.964             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                            ; 0.960             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 0.959             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                            ; 0.958             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                            ; 0.958             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                            ; 0.958             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|lpm_ram_dq_pdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                            ; 0.958             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|lpm_ram_dq_ldf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                            ; 0.957             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; 0.957             ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                                                                                                              ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2624                                                                                                                                                                                                                           ; 0.945             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 0.943             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                            ; 0.941             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|master_cpu:u_cpu|mlite_cpu:u1_cpu|pc_next:u1_pc_next|pc_reg[4]                                                                                                                                                                                                                ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_irc:u_irc|dat_o[3]                                                                                                                                                                                                                                                      ; 0.929             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                            ; 0.925             ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2624                                                                                                                                                                                                                           ; 0.906             ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:plasma_soc_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                         ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2624                                                                                                                                                                                                                           ; 0.906             ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                          ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2624                                                                                                                                                                                                                           ; 0.906             ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem[0][129]                                                                                                                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2624                                                                                                                                                                                                                           ; 0.906             ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:plasma_soc_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2624                                                                                                                                                                                                                           ; 0.906             ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2624                                                                                                                                                                                                                           ; 0.906             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[1]~_emulated                                                                                                                                                                                                     ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:0:u_counter|counter:counter|cnt_s[0]~_emulated                                                                                                                                                                                                     ; 0.898             ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:plasma_soc_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2624                                                                                                                                                                                                                           ; 0.879             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.874             ;
; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|plasma_de1_soc_sdram_controller_0_input_efifo_module:the_plasma_de1_soc_sdram_controller_0_input_efifo_module|entry_0[28]                                                                                                                                             ; plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sdram_controller_0:sdram_controller_0|m_next.000000001                                                                                                                                                                                                                                                      ; 0.871             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 0.864             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                            ; 0.848             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                            ; 0.848             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                            ; 0.848             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                       ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|lpm_ram_dq_ndf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                            ; 0.848             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                    ; 0.848             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                           ; 0.847             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                           ; 0.847             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; 0.847             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; 0.847             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; 0.844             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; 0.844             ;
; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                            ; plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_memory:u_ram|ram:ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|lpm_ram_dq_rdf1:ag|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                            ; 0.842             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 0.842             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                      ; 0.842             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                    ; 0.841             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; 0.840             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; 0.839             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; 0.839             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]                    ; 0.838             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                    ; 0.838             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; 0.838             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 0.834             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                           ; 0.830             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                           ; 0.830             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; 0.830             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; 0.830             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                           ; 0.830             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                    ; 0.829             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "PLASMA_DE1_SOC"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 74 pins of 210 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 105
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G10
    Info (11162): plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 5939 fanout uses global clock CLKCTRL_G0
    Info (11162): plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_sys_sdram_pll_0:sys_sdram_pll_0|plasma_de1_soc_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Warning (335093): The Timing Analyzer is analyzing 128 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'plasma_de1_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:plasma_de1_soc|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:plasma_de1_soc|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'PLASMA_DE1_SOC.SDC'
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(9): CLOCK2_50 could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 9
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(9): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 9
    Info (332050): create_clock -period 20.000ns [get_ports CLOCK2_50] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 9
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(10): CLOCK3_50 could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 10
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(10): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 10
    Info (332050): create_clock -period 20.000ns [get_ports CLOCK3_50] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 10
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(11): CLOCK4_50 could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 11
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(11): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 11
    Info (332050): create_clock -period 20.000ns [get_ports CLOCK4_50] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 11
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(14): TD_CLK27 could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 14
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(14): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 14
    Info (332050): create_clock -period "27 MHz"  -name tv_27m [get_ports TD_CLK27] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 14
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(17): AUD_XCK could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 17
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(17): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 17
    Info (332050): create_clock -period "18.432 MHz" -name clk_audxck [get_ports AUD_XCK] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 17
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(18): AUD_BCLK could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 18
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(18): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 18
    Info (332050): create_clock -period "1.536 MH" -name clk_audbck [get_ports AUD_BCLK] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 18
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(18): Time value "1.536 MH" is not valid File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 18
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(18): Option -period: Invalid clock period File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 18
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(26): VGA_CLK could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 26
Warning (332049): Ignored create_clock at PLASMA_DE1_SOC.SDC(26): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 26
    Info (332050): create_clock -period "108.0 MHz" -name clk_vga [get_ports VGA_CLK] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 26
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 10 -duty_cycle 50.00 -name {plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name {plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(61): TD_DATA* could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 61
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(61): tv_27m could not be matched with a clock File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 61
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(61): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 61
    Info (332050): set_input_delay -max -clock tv_27m 3.508 -clock_fall [get_ports TD_DATA*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 61
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(61): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 61
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(62): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 62
    Info (332050): set_input_delay -min -clock tv_27m -2.539 -clock_fall [get_ports TD_DATA*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 62
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(62): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 62
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(63): TD_HS could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 63
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(63): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 63
    Info (332050): set_input_delay -max -clock tv_27m 3.654 -clock_fall [get_ports TD_HS] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 63
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(63): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 63
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(64): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 64
    Info (332050): set_input_delay -min -clock tv_27m -2.454 -clock_fall [get_ports TD_HS] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 64
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(64): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 64
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(65): TD_VS could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 65
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(65): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 65
    Info (332050): set_input_delay -max -clock tv_27m 3.652 -clock_fall [get_ports TD_VS] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 65
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(65): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 65
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(66): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 66
    Info (332050): set_input_delay -min -clock tv_27m -2.456 -clock_fall [get_ports TD_VS] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 66
Warning (332049): Ignored set_input_delay at PLASMA_DE1_SOC.SDC(66): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 66
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(95): VGA_R* could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 95
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(95): clk_vga could not be matched with a clock File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 95
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(95): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 95
    Info (332050): set_output_delay -max -clock clk_vga 0.220 [get_ports VGA_R*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 95
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(95): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 95
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(96): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 96
    Info (332050): set_output_delay -min -clock clk_vga -1.506 [get_ports VGA_R*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 96
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(96): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 96
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(97): VGA_G* could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 97
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(97): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 97
    Info (332050): set_output_delay -max -clock clk_vga 0.212 [get_ports VGA_G*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 97
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(97): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 97
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(98): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 98
    Info (332050): set_output_delay -min -clock clk_vga -1.519 [get_ports VGA_G*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 98
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(98): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 98
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(99): VGA_B* could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 99
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(99): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 99
    Info (332050): set_output_delay -max -clock clk_vga 0.264 [get_ports VGA_B*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 99
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(99): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 99
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(100): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 100
    Info (332050): set_output_delay -min -clock clk_vga -1.519 [get_ports VGA_B*] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 100
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(100): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 100
Warning (332174): Ignored filter at PLASMA_DE1_SOC.SDC(101): VGA_BLANK could not be matched with a port File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 101
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(101): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 101
    Info (332050): set_output_delay -max -clock clk_vga 0.215 [get_ports VGA_BLANK] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 101
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(101): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 101
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(102): Argument <targets> is an empty collection File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 102
    Info (332050): set_output_delay -min -clock clk_vga -1.485 [get_ports VGA_BLANK] File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 102
Warning (332049): Ignored set_output_delay at PLASMA_DE1_SOC.SDC(102): Argument -clock is not an object ID File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.SDC Line: 102
Warning (332060): Node: plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch plasma_de1_soc:plasma_de1_soc|plasma_soc_top:plasma_soc_0|plasma_soc:u_soc|slave_counter:\gen_counter:1:u_counter|counter:counter|cnt_s[21]~45 is being clocked by plasma_de1_soc:plasma_de1_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: plasma_de1_soc|hps_0|fpga_interfaces|hps2fpga|clk  to: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 23 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   10.000     clk_dram
    Info (332111):   20.000     CLOCK_50
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 plasma_de1_soc|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    2.000 plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   20.000 plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 plasma_de1_soc|sys_sdram_pll_0|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type Block RAM
    Extra Info (176218): Packed 512 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 546 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CONVST" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:36
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:23
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:18
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:34
Info (11888): Total time spent on timing analysis during the Fitter is 25.21 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:36
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 144
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 148
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 99
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 100
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 100
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 100
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 100
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 101
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 101
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 101
    Info (169185): Following pins have the same dynamic on-chip termination control: plasma_de1_soc:plasma_de1_soc|plasma_de1_soc_hps_0:hps_0|plasma_de1_soc_hps_0_hps_io:hps_io|plasma_de1_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 101
Info (144001): Generated suppressed messages file //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 174 warnings
    Info: Peak virtual memory: 7776 megabytes
    Info: Processing ended: Mon Jul 30 13:29:41 2018
    Info: Elapsed time: 00:05:19
    Info: Total CPU time (on all processors): 00:07:43


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.fit.smsg.


