
asm_4k_rvip.h,1294
#define NMI_STACK	48,1489
#define NMI_COUNTER	49,1513
#define NMI_SUBR	50,1539
#define NMI_SREG_MASK 51,1565
#define SIG_LEVEL	56,1661
#define CAUSE_EXT_BIT	61,1744
#define MSEC_SETTING	66,1817
#define REFRESHTIME	67,1873
#define	REFRFREQUENCY	68,1921
#define LEVEL1_SREG_MASK 73,2044
#define LEVEL2_SREG_MASK 74,2114
#define LEVEL3_SREG_MASK 75,2180
#define LEVEL34_SREG_MASK 76,2254
#define LEVEL6_SREG_MASK 77,2332
#define LEVEL7_SREG_MASK 78,2396
#define FPU_SP_REG	84,2564
#define FPU_T0_REG	85,2600
#define FPU_T1_REG	86,2637
#define FPU_T2_REG	87,2674
#define FPU_T3_REG	88,2711
#define FPU_K0_REG	89,2748
#define FPU_AT_REG	90,2784
#define FPU_K1_REG	91,2820
#define FPU_EPC_REG	92,2857
#define FPU_SREG_REG	93,2896
#define FPU_LO_REG	94,2935
#define FPU_HI_REG	95,2972
#define FPU_V0_REG	96,3009
#define FPU_V1_REG	97,3046
#define FPU_A0_REG	98,3083
#define FPU_A1_REG	99,3120
#define FPU_A2_REG	100,3157
#define FPU_A3_REG	101,3194
#define FPU_T4_REG	102,3231
#define FPU_T5_REG	103,3268
#define FPU_T6_REG	104,3305
#define FPU_T7_REG	105,3342
#define FPU_T8_REG	106,3379
#define FPU_T9_REG	107,3416
#define FPU_RA_REG	108,3453
#define FPU_S0_REG	109,3490
#define FPU_S1_REG	110,3527
#define FPU_S2_REG	111,3564
#define FPU_S3_REG	112,3601
