#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Sep 25 16:24:27 2023
# Process ID: 11776
# Current directory: D:/Projects/single_cycle_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27612 D:\Projects\single_cycle_cpu\single_cycle_cpu.xpr
# Log file: D:/Projects/single_cycle_cpu/vivado.log
# Journal file: D:/Projects/single_cycle_cpu\vivado.jou
# Running On: vikkylaptop, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 25464 MB
#-----------------------------------------------------------
start_gui
open_project D:/Projects/single_cycle_cpu/single_cycle_cpu.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Projects/single_cycle_cpu/single_cycle_cpu.gen/sources_1'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1430.195 ; gain = 241.777
update_compile_order -fileset sources_1
set_property top data_memory [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: data_memory
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2282.305 ; gain = 410.840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
ERROR: [Synth 8-91] ambiguous clock in event control [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:35]
ERROR: [Synth 8-6156] failed synthesizing module 'data_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2396.566 ; gain = 525.102
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: data_memory
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2396.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
ERROR: [Synth 8-91] ambiguous clock in event control [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:35]
ERROR: [Synth 8-6156] failed synthesizing module 'data_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2396.566 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: data_memory
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2396.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
ERROR: [Synth 8-91] ambiguous clock in event control [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:35]
ERROR: [Synth 8-6156] failed synthesizing module 'data_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2396.566 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: data_memory
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2418.801 ; gain = 20.492
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
WARNING: [Synth 8-7129] Port memread in module data_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2476.609 ; gain = 78.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2500.477 ; gain = 102.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2500.477 ; gain = 102.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.430 . Memory (MB): peak = 2521.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2644.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2745.910 ; gain = 347.602
4 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2745.910 ; gain = 347.602
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: data_memory
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2802.281 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
WARNING: [Synth 8-324] index 64 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 65 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 66 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 67 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 68 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 69 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 70 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 71 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 72 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 73 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 74 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 75 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 76 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 77 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 78 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 79 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 80 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 81 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 82 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 83 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 84 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 85 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 86 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 87 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 88 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 89 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 90 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 91 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 92 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 93 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 94 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 95 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 96 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 97 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 98 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 99 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 100 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 101 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 102 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 103 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 104 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 105 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 106 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 107 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 108 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 109 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 110 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 111 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 112 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 113 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 114 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 115 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 116 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 117 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 118 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 119 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 120 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 121 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 122 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 123 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 124 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 125 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 126 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 127 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 128 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 129 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 130 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 131 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 132 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 133 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 134 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 135 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 136 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 137 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 138 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 139 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 140 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 141 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 142 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 143 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 144 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 145 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 146 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 147 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 148 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 149 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 150 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 151 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 152 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 153 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 154 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 155 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 156 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 157 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 158 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 159 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 160 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 161 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 162 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-324] index 163 out of range [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:39]
INFO: [Common 17-14] Message 'Synth 8-324' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
WARNING: [Synth 8-7129] Port memread in module data_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2802.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2802.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2802.281 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2802.281 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2802.281 ; gain = 0.000
5 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2802.281 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: data_memory
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2802.281 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
WARNING: [Synth 8-7129] Port memread in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[31] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[30] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[29] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[28] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[27] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[26] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[25] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[24] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[23] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[22] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[21] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[20] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[19] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[18] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[17] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[16] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[13] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[12] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[11] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[10] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[9] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[8] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[7] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[6] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module data_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2802.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2802.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2802.281 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2802.281 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.281 ; gain = 0.000
4 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2802.281 ; gain = 0.000
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Sep 25 17:15:47 2023] Launched synth_1...
Run output will be captured here: D:/Projects/single_cycle_cpu/single_cycle_cpu.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2802.281 ; gain = 0.000
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2802.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

launch_runs impl_1 -jobs 6
[Mon Sep 25 17:19:59 2023] Launched impl_1...
Run output will be captured here: D:/Projects/single_cycle_cpu/single_cycle_cpu.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 4082.027 ; gain = 0.000
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4082.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4082.027 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4082.027 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4082.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'address[0]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'address[1]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'address[2]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'address[3]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'address[4]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'address[5]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'address[0]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'address[1]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'address[2]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'address[3]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'address[4]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'address[5]'; it is not accessible from the fabric routing.
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: data_memory
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4082.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_memory.v:23]
WARNING: [Synth 8-7129] Port address[31] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[30] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[29] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[28] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[27] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[26] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[25] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[24] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[23] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[22] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[21] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[20] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[19] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[18] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[17] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[16] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[13] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[12] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[11] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[10] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[9] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[8] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[7] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[6] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module data_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4082.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4082.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4082.027 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4082.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4082.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 4185.031 ; gain = 103.004
4 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 4185.031 ; gain = 103.004
close_design
set_property top sccpu [current_fileset]
update_compile_order -fileset sources_1
close [ open D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v w ]
add_files D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu.v
close [ open D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_add.v w ]
add_files D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_add.v
close [ open D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v w ]
add_files D:/Projects/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/alu_control.v
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 25 18:26:27 2023...
