{"sha": "ac43f1a8c4fa4bd2a3087bdea58ebfe24fa4edcb", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YWM0M2YxYThjNGZhNGJkMmEzMDg3YmRlYTU4ZWJmZTI0ZmE0ZWRjYg==", "commit": {"author": {"name": "Uros Bizjak", "email": "ubizjak@gmail.com", "date": "2016-06-13T14:38:51Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2016-06-13T14:38:51Z"}, "message": "i386.md (paritydi2): Use ix86_expand_setcc.\n\n\t* config/i386/i386.md (paritydi2): Use ix86_expand_setcc.\n\t(paritysi2): Ditto.\n\t(isinfxf2): Ditto.\n\t(isinf<mode>2): Ditto.\n\nFrom-SVN: r237382", "tree": {"sha": "adf266c42f01d0f0b76d98a922523f44bccb7235", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/adf266c42f01d0f0b76d98a922523f44bccb7235"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/ac43f1a8c4fa4bd2a3087bdea58ebfe24fa4edcb", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ac43f1a8c4fa4bd2a3087bdea58ebfe24fa4edcb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ac43f1a8c4fa4bd2a3087bdea58ebfe24fa4edcb", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ac43f1a8c4fa4bd2a3087bdea58ebfe24fa4edcb/comments", "author": {"login": "ubizjak", "id": 55479990, "node_id": "MDQ6VXNlcjU1NDc5OTkw", "avatar_url": "https://avatars.githubusercontent.com/u/55479990?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ubizjak", "html_url": "https://github.com/ubizjak", "followers_url": "https://api.github.com/users/ubizjak/followers", "following_url": "https://api.github.com/users/ubizjak/following{/other_user}", "gists_url": "https://api.github.com/users/ubizjak/gists{/gist_id}", "starred_url": "https://api.github.com/users/ubizjak/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ubizjak/subscriptions", "organizations_url": "https://api.github.com/users/ubizjak/orgs", "repos_url": "https://api.github.com/users/ubizjak/repos", "events_url": "https://api.github.com/users/ubizjak/events{/privacy}", "received_events_url": "https://api.github.com/users/ubizjak/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "30717592e2defc29cadae4cad4194502a3e75cf5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/30717592e2defc29cadae4cad4194502a3e75cf5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/30717592e2defc29cadae4cad4194502a3e75cf5"}], "stats": {"total": 37, "additions": 15, "deletions": 22}, "files": [{"sha": "0a2af74432d392b264f2aa1d06747988dba6adde", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ac43f1a8c4fa4bd2a3087bdea58ebfe24fa4edcb/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ac43f1a8c4fa4bd2a3087bdea58ebfe24fa4edcb/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=ac43f1a8c4fa4bd2a3087bdea58ebfe24fa4edcb", "patch": "@@ -1,3 +1,10 @@\n+2016-06-13  Uros Bizjak  <ubizjak@gmail.com>\n+\n+\t* config/i386/i386.md (paritydi2): Use ix86_expand_setcc.\n+\t(paritysi2): Ditto.\n+\t(isinfxf2): Ditto.\n+\t(isinf<mode>2): Ditto.\n+\n 2016-06-13  Uros Bizjak  <ubizjak@gmail.com>\n \n \t* ggc-tests.c (test_finalization): Only test need_finalization_p"}, {"sha": "868375256281aa191ace6885ab712d01c353c245", "filename": "gcc/config/i386/i386.md", "status": "modified", "additions": 8, "deletions": 22, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ac43f1a8c4fa4bd2a3087bdea58ebfe24fa4edcb/gcc%2Fconfig%2Fi386%2Fi386.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ac43f1a8c4fa4bd2a3087bdea58ebfe24fa4edcb/gcc%2Fconfig%2Fi386%2Fi386.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.md?ref=ac43f1a8c4fa4bd2a3087bdea58ebfe24fa4edcb", "patch": "@@ -13458,15 +13458,12 @@\n   \"! TARGET_POPCNT\"\n {\n   rtx scratch = gen_reg_rtx (QImode);\n-  rtx cond;\n \n   emit_insn (gen_paritydi2_cmp (NULL_RTX, NULL_RTX,\n \t\t\t\tNULL_RTX, operands[1]));\n \n-  cond = gen_rtx_fmt_ee (ORDERED, QImode,\n-\t\t\t gen_rtx_REG (CCmode, FLAGS_REG),\n-\t\t\t const0_rtx);\n-  emit_insn (gen_rtx_SET (scratch, cond));\n+  ix86_expand_setcc (scratch, ORDERED,\n+\t\t     gen_rtx_REG (CCmode, FLAGS_REG), const0_rtx);\n \n   if (TARGET_64BIT)\n     emit_insn (gen_zero_extendqidi2 (operands[0], scratch));\n@@ -13486,14 +13483,11 @@\n   \"! TARGET_POPCNT\"\n {\n   rtx scratch = gen_reg_rtx (QImode);\n-  rtx cond;\n \n   emit_insn (gen_paritysi2_cmp (NULL_RTX, NULL_RTX, operands[1]));\n \n-  cond = gen_rtx_fmt_ee (ORDERED, QImode,\n-\t\t\t gen_rtx_REG (CCmode, FLAGS_REG),\n-\t\t\t const0_rtx);\n-  emit_insn (gen_rtx_SET (scratch, cond));\n+  ix86_expand_setcc (scratch, ORDERED,\n+\t\t     gen_rtx_REG (CCmode, FLAGS_REG), const0_rtx);\n \n   emit_insn (gen_zero_extendqisi2 (operands[0], scratch));\n   DONE;\n@@ -16159,19 +16153,15 @@\n   rtx mask = GEN_INT (0x45);\n   rtx val = GEN_INT (0x05);\n \n-  rtx cond;\n-\n   rtx scratch = gen_reg_rtx (HImode);\n   rtx res = gen_reg_rtx (QImode);\n \n   emit_insn (gen_fxamxf2_i387 (scratch, operands[1]));\n \n   emit_insn (gen_andqi_ext_0 (scratch, scratch, mask));\n   emit_insn (gen_cmpqi_ext_3 (scratch, val));\n-  cond = gen_rtx_fmt_ee (EQ, QImode,\n-\t\t\t gen_rtx_REG (CCmode, FLAGS_REG),\n-\t\t\t const0_rtx);\n-  emit_insn (gen_rtx_SET (res, cond));\n+  ix86_expand_setcc (res, EQ,\n+\t\t     gen_rtx_REG (CCmode, FLAGS_REG), const0_rtx);\n   emit_insn (gen_zero_extendqisi2 (operands[0], res));\n   DONE;\n })\n@@ -16186,8 +16176,6 @@\n   rtx mask = GEN_INT (0x45);\n   rtx val = GEN_INT (0x05);\n \n-  rtx cond;\n-\n   rtx scratch = gen_reg_rtx (HImode);\n   rtx res = gen_reg_rtx (QImode);\n \n@@ -16204,10 +16192,8 @@\n \n   emit_insn (gen_andqi_ext_0 (scratch, scratch, mask));\n   emit_insn (gen_cmpqi_ext_3 (scratch, val));\n-  cond = gen_rtx_fmt_ee (EQ, QImode,\n-\t\t\t gen_rtx_REG (CCmode, FLAGS_REG),\n-\t\t\t const0_rtx);\n-  emit_insn (gen_rtx_SET (res, cond));\n+  ix86_expand_setcc (res, EQ,\n+\t\t     gen_rtx_REG (CCmode, FLAGS_REG), const0_rtx);\n   emit_insn (gen_zero_extendqisi2 (operands[0], res));\n   DONE;\n })"}]}