=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.003924 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002498/0 sec (0.00189/0 sec, 0.000608/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.001113/0 sec (0.000972/0.000972 sec, 0.000141/0.000141 sec )
[LOG] Total clause minimization time: 0.001263/0 sec (0.000882/0.000882 sec, 0.000381/0.000381 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.00448 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.003422 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002091/0 sec (0.001524/0 sec, 0.000567/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.000894/0 sec (0.000774/0.000774 sec, 0.00012/0.00012 sec )
[LOG] Total clause minimization time: 0.001069/0 sec (0.000714/0.000714 sec, 0.000355/0.000355 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.003881 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.02378 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 65 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 63 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021514/0 sec (0.006235/0 sec, 0.001002/0 sec, 0.003447/0 sec, 0.01083/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.005624/0 sec (0.003101/0.003101 sec, 0.000231/0.000231 sec, 0.000605/0.000605 sec, 0.001687/0.001687 sec )
[LOG] Total clause minimization time: 0.014798/0 sec (0.003096/0.003096 sec, 0.000679/0.000679 sec, 0.002571/0.002571 sec, 0.008452/0.008452 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.024436 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 138 8 2 1 126
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.02032 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 85 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 85 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01823/0 sec (0.003898/0 sec, 0.000881/0 sec, 0.003152/0 sec, 0.010299/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.004143/0 sec (0.001866/0.001866 sec, 0.000208/0.000208 sec, 0.00059/0.00059 sec, 0.001479/0.001479 sec )
[LOG] Total clause minimization time: 0.012933/0 sec (0.001994/0.001994 sec, 0.000581/0.000581 sec, 0.002267/0.002267 sec, 0.008091/0.008091 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.02092 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 144 8 2 1 130
=====================  add6n.aag =====================
[LOG] Relation determinization time: 2.18528 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 691 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 689 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.18153/2 sec (0.008749/0 sec, 0.001304/0 sec, 0.004532/0 sec, 0.014117/0 sec, 0.125477/0 sec, 2.02735/2 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.946748/1 sec (0.004413/0.004413 sec, 0.000306/0.000306 sec, 0.000841/0.000841 sec, 0.002161/0.002161 sec, 0.046982/0.046982 sec, 0.892045/0.892045 sec )
[LOG] Total clause minimization time: 1.22568/1 sec (0.004276/0.004276 sec, 0.000898/0.000898 sec, 0.003417/0.003417 sec, 0.011226/0.011226 sec, 0.076579/0.076579 sec, 1.12929/1.12929 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 2.18617 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.41 sec (Real time) / 2.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 808 12 2 1 790
=====================  add6y.aag =====================
[LOG] Relation determinization time: 1.5026 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 643 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 642 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.49923/1 sec (0.006214/0 sec, 0.001212/0 sec, 0.004207/0 sec, 0.013008/0 sec, 0.126147/0 sec, 1.34844/1 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.711274/1 sec (0.003116/0.003116 sec, 0.000282/0.000282 sec, 0.000786/0.000786 sec, 0.001934/0.001934 sec, 0.050139/0.050139 sec, 0.655017/0.655017 sec )
[LOG] Total clause minimization time: 0.779092/0 sec (0.003056/0.003056 sec, 0.000828/0.000828 sec, 0.003139/0.003139 sec, 0.010352/0.010352 sec, 0.0741/0.0741 sec, 0.687617/0.687617 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 1.50336 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.73 sec (Real time) / 1.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 735 12 2 1 716
=====================  add8n.aag =====================
[LOG] Relation determinization time: 6.86687 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 3585 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3583 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.85736/7 sec (0.012117/0 sec, 0.001655/0 sec, 0.005691/0 sec, 0.017353/0 sec, 0.146099/0 sec, 1.39715/1 sec, 1.4724/2 sec, 3.80489/4 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 1.84548/2 sec (0.005914/0.005914 sec, 0.000368/0.000368 sec, 0.001006/0.001006 sec, 0.002576/0.002576 sec, 0.060593/0.060593 sec, 0.538509/0.538509 sec, 0.62394/0.62394 sec, 0.612576/0.612576 sec )
[LOG] Total clause minimization time: 4.89611/5 sec (0.006156/0.006156 sec, 0.00118/0.00118 sec, 0.004389/0.004389 sec, 0.013958/0.013958 sec, 0.083775/0.083775 sec, 0.852294/0.852294 sec, 0.826201/0.826201 sec, 3.10816/3.10816 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 6.868 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.50 sec (Real time) / 7.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.44 sec (Real time) / 4.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3746 16 2 1 3722
=====================  add8y.aag =====================
[LOG] Relation determinization time: 7.36186 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 3511 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3510 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.35263/8 sec (0.008279/0 sec, 0.001527/0 sec, 0.00519/0 sec, 0.01578/0 sec, 0.159563/1 sec, 1.99024/2 sec, 1.34783/1 sec, 3.82422/4 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 2.29065/1 sec (0.00406/0.00406 sec, 0.00036/0.00036 sec, 0.000987/0.000987 sec, 0.002378/0.002378 sec, 0.072456/0.072456 sec, 0.980606/0.980606 sec, 0.279573/0.279573 sec, 0.950225/0.950225 sec )
[LOG] Total clause minimization time: 4.94539/7 sec (0.00417/0.00417 sec, 0.001062/0.001062 sec, 0.003917/0.003917 sec, 0.012591/0.012591 sec, 0.085368/0.085368 sec, 1.00345/1.00345 sec, 1.04579/1.04579 sec, 2.78904/2.78904 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 7.36288 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.00 sec (Real time) / 7.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.96 sec (Real time) / 3.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3637 16 2 1 3612
=====================  add10n.aag =====================
[LOG] Relation determinization time: 78.4898 sec CPU time.
[LOG] Relation determinization time: 81 sec real time.
[LOG] Final circuit size: 15690 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15688 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 78.4513/78 sec (0.015457/0 sec, 0.001982/0 sec, 0.006634/0 sec, 0.019796/0 sec, 0.144367/0 sec, 1.78751/2 sec, 1.14729/1 sec, 5.12641/5 sec, 15.0784/15 sec, 55.1235/55 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 10.8631/12 sec (0.007534/0.007534 sec, 0.000454/0.000454 sec, 0.001189/0.001189 sec, 0.002959/0.002959 sec, 0.054372/0.054372 sec, 0.940315/0.940315 sec, 0.261297/0.261297 sec, 0.866771/0.866771 sec, 2.1272/2.1272 sec, 6.60099/6.60099 sec )
[LOG] Total clause minimization time: 66.0357/65 sec (0.007874/0.007874 sec, 0.001412/0.001412 sec, 0.005133/0.005133 sec, 0.016031/0.016031 sec, 0.088178/0.088178 sec, 0.840667/0.840667 sec, 0.863687/0.863687 sec, 4.17668/4.17668 sec, 12.6373/12.6373 sec, 47.3988/47.3988 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 78.4913 sec CPU time.
[LOG] Overall execution time: 81 sec real time.
Synthesis time: 81.20 sec (Real time) / 79.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.09 sec (Real time) / 9.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.14 sec (Real time) / 6.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 15895 20 2 1 15865
=====================  add10y.aag =====================
[LOG] Relation determinization time: 79.9001 sec CPU time.
[LOG] Relation determinization time: 83 sec real time.
[LOG] Final circuit size: 15622 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15621 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 79.861/80 sec (0.010584/0 sec, 0.001848/0 sec, 0.006276/0 sec, 0.018593/0 sec, 0.143785/1 sec, 2.017/2 sec, 1.7246/1 sec, 3.89764/4 sec, 14.8163/15 sec, 57.2244/57 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 13.3164/13 sec (0.005277/0.005277 sec, 0.00044/0.00044 sec, 0.001172/0.001172 sec, 0.002832/0.002832 sec, 0.055736/0.055736 sec, 1.07563/1.07563 sec, 0.669435/0.669435 sec, 0.983455/0.983455 sec, 2.66382/2.66382 sec, 7.85861/7.85861 sec )
[LOG] Total clause minimization time: 64.9797/65 sec (0.005255/0.005255 sec, 0.001292/0.001292 sec, 0.004774/0.004774 sec, 0.014942/0.014942 sec, 0.086216/0.086216 sec, 0.934708/0.934708 sec, 1.03198/1.03198 sec, 2.83035/2.83035 sec, 11.8476/11.8476 sec, 48.2225/48.2225 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 79.9015 sec CPU time.
[LOG] Overall execution time: 83 sec real time.
Synthesis time: 82.66 sec (Real time) / 80.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.59 sec (Real time) / 9.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.94 sec (Real time) / 5.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15782 20 2 1 15751
=====================  add12n.aag =====================
[LOG] Relation determinization time: 1393.55 sec CPU time.
[LOG] Relation determinization time: 1404 sec real time.
[LOG] Final circuit size: 67940 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 67938 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 1393.32/1395 sec (0.018803/0 sec, 0.002417/0 sec, 0.008267/0 sec, 0.023466/0 sec, 0.152295/0 sec, 2.08371/2 sec, 1.86043/2 sec, 8.53993/8 sec, 13.6539/14 sec, 58.7589/59 sec, 234.838/235 sec, 1073.38/1075 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 126.779/113 sec (0.00934/0.00934 sec, 0.000562/0.000562 sec, 0.001474/0.001474 sec, 0.003574/0.003574 sec, 0.050339/0.050339 sec, 0.871183/0.871183 sec, 0.656345/0.656345 sec, 1.27177/1.27177 sec, 1.74587/1.74587 sec, 6.48629/6.48629 sec, 21.4926/21.4926 sec, 94.1897/94.1897 sec )
[LOG] Total clause minimization time: 1231.44/1248 sec (0.009409/0.009409 sec, 0.001726/0.001726 sec, 0.006447/0.006447 sec, 0.019/0.019 sec, 0.099703/0.099703 sec, 1.20537/1.20537 sec, 1.18047/1.18047 sec, 7.18162/7.18162 sec, 11.613/11.613 sec, 51.1694/51.1694 sec, 208.806/208.806 sec, 950.149/950.149 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 1393.55 sec CPU time.
[LOG] Overall execution time: 1404 sec real time.
Synthesis time: 1404.29 sec (Real time) / 1373.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 22.54 sec (Real time) / 22.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 173.81 sec (Real time) / 173.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 68189 24 2 1 68153
=====================  add12y.aag =====================
[LOG] Relation determinization time: 1438.48 sec CPU time.
[LOG] Relation determinization time: 1449 sec real time.
[LOG] Final circuit size: 68366 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 68365 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 1438.25/1441 sec (0.012979/0 sec, 0.00219/0 sec, 0.007462/0 sec, 0.021649/0 sec, 0.151611/0 sec, 1.97537/2 sec, 1.60015/1 sec, 4.31028/5 sec, 14.5049/14 sec, 57.2117/58 sec, 253.947/254 sec, 1104.51/1107 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 138.021/137 sec (0.006509/0.006509 sec, 0.000516/0.000516 sec, 0.0014/0.0014 sec, 0.0033/0.0033 sec, 0.051414/0.051414 sec, 1.07242/1.07242 sec, 0.558765/0.558765 sec, 1.03053/1.03053 sec, 2.22425/2.22425 sec, 6.14819/6.14819 sec, 23.5358/23.5358 sec, 103.388/103.388 sec )
[LOG] Total clause minimization time: 1262.5/1266 sec (0.006408/0.006408 sec, 0.001542/0.001542 sec, 0.00571/0.00571 sec, 0.017442/0.017442 sec, 0.097842/0.097842 sec, 0.895907/0.895907 sec, 1.01743/1.01743 sec, 3.18913/3.18913 sec, 11.9492/11.9492 sec, 49.7867/49.7867 sec, 224.193/224.193 sec, 971.34/971.34 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 1438.49 sec CPU time.
[LOG] Overall execution time: 1449 sec real time.
Synthesis time: 1449.74 sec (Real time) / 1411.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 24.58 sec (Real time) / 24.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 192.36 sec (Real time) / 191.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 68560 24 2 1 68523
=====================  add14n.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9827.44 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9820.07 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9805.26 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9825.15 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9829.28 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9814.63 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9843.98 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9813.55 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001696 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000211/0 sec (0.000211/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000204/0 sec (0.000204/0.000204 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002353 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001248 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.3e-05/0 sec (2.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00177 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.00187 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000276/0 sec (0.000276/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00027/0 sec (0.00027/0.00027 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002532 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001333 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.5e-05/0 sec (2.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001907 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.002036 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000349/0 sec (0.000349/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000343/0 sec (0.000343/0.000343 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002771 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001446 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3e-05/0 sec (3e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.4e-05/0 sec (2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002036 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.002335 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000436/0 sec (0.000436/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000429/0 sec (0.000429/0.000429 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003136 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001493 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.1e-05/0 sec (3.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002131 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.002803 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000553/0 sec (0.000553/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000546/0 sec (0.000546/0.000546 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003741 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001536 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.6e-05/0 sec (3.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.9e-05/0 sec (2.9e-05/2.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002191 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.003437 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001124/0 sec (0.001124/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001117/0 sec (0.001117/0.001117 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00441 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001664 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.5e-05/0 sec (3.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.9e-05/0 sec (2.9e-05/2.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002355 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.00294 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00049/0 sec (0.00049/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000484/0 sec (0.000484/0.000484 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00399 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001735 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.2e-05/0 sec (4.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002472 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.003172 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000538/0 sec (0.000538/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000532/0 sec (0.000532/0.000532 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004332 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001774 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.1e-05/0 sec (4.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.4e-05/0 sec (3.4e-05/3.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002591 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.003406 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000601/0 sec (0.000601/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000594/0 sec (0.000594/0.000594 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004661 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.69 sec (Real time) / 1.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.00187 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.1e-05/0 sec (5.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.5e-05/0 sec (4.5e-05/4.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002703 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.25 sec (Real time) / 1.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.003614 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000656/0 sec (0.000656/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000648/0 sec (0.000648/0.000648 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005013 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.22 sec (Real time) / 5.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001938 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.7e-05/0 sec (4.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.1e-05/0 sec (4.1e-05/4.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002824 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.90 sec (Real time) / 3.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.004488 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000852/0 sec (0.000852/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000844/0 sec (0.000844/0.000844 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006386 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 698.52 sec (Real time) / 686.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002386 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.3e-05/0 sec (5.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.8e-05/0 sec (4.8e-05/4.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003462 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 443.67 sec (Real time) / 434.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.005701 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001104/0 sec (0.001104/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001096/0 sec (0.001096/0.001096 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008423 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.25 sec (Real time) / 9916.98 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002801 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.6e-05/0 sec (6.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.9e-05/0 sec (5.9e-05/5.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004172 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.30 sec (Real time) / 9914.23 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.008585 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003023/0 sec (0.003023/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.003014/0 sec (0.003014/0.003014 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.012256 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.34 sec (Real time) / 9924.47 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.00323 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.1e-05/0 sec (8.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7.4e-05/0 sec (7.4e-05/7.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004942 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.41 sec (Real time) / 9919.08 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.008021 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00161/0 sec (0.00161/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001602/0 sec (0.001602/0.001602 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.012832 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.27 sec (Real time) / 9919.26 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.003605 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.8e-05/0 sec (8.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 8e-05/0 sec (8e-05/8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005704 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9964.55 sec (Real time) / 9870.08 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 134)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.002123 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00046/0 sec (0.00046/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000452/0 sec (0.000452/0.000452 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002838 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001752 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000235/0 sec (0.000235/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000227/0 sec (0.000227/0.000227 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002441 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.002352 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000664/0 sec (0.000664/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000656/0 sec (0.000656/0.000656 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003023 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001756 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00021/0 sec (0.00021/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000202/0 sec (0.000202/0.000202 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002393 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.007212 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.005014/0 sec (0.004987/0 sec, 2e-05/0 sec, 7e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.002551/0 sec (0.00253/0.00253 sec, 1.6e-05/1.6e-05 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0.00242/0 sec (0.00242/0.00242 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008135 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.004774 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002858/0 sec (0.002833/0 sec, 1.9e-05/0 sec, 6e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.001476/0 sec (0.001457/0.001457 sec, 1.5e-05/1.5e-05 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.00134/0 sec (0.00134/0.00134 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005587 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.006245 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004123/0 sec (0.004093/0 sec, 2.3e-05/0 sec, 7e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.002111/0 sec (0.002087/0.002087 sec, 1.9e-05/1.9e-05 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0.001967/0 sec (0.001967/0.001967 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007121 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.003585 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001849/0 sec (0.00182/0 sec, 2.3e-05/0 sec, 6e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000933/0 sec (0.00091/0.00091 sec, 1.9e-05/1.9e-05 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.000875/0 sec (0.000875/0.000875 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004313 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.039224 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035324/0 sec (0.024705/0 sec, 0.010574/0 sec, 1e-05/0 sec, 9e-06/0 sec, 9e-06/0 sec, 9e-06/0 sec, 8e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.019415/0 sec (0.008815/0.008815 sec, 0.010569/0.010569 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 0.015292/0 sec (0.015292/0.015292 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.040756 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.018632 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015664/0 sec (0.015263/0 sec, 0.000358/0 sec, 9e-06/0 sec, 9e-06/0 sec, 8e-06/0 sec, 9e-06/0 sec, 8e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.004977/0 sec (0.004595/0.004595 sec, 0.000354/0.000354 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 0.010074/0 sec (0.010074/0.010074 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019884 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.020035 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016823/0 sec (0.016452/0 sec, 0.000329/0 sec, 9e-06/0 sec, 9e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.005635/0 sec (0.005282/0.005282 sec, 0.000324/0.000324 sec, 7e-06/7e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 0.010603/0 sec (0.010603/0.010603 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.021268 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.01453 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012001/0 sec (0.011599/0 sec, 0.000364/0 sec, 9e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 8e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.003571/0 sec (0.003185/0.003185 sec, 0.00036/0.00036 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0.007789/0 sec (0.007789/0.007789 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015498 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.569166 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.561743/1 sec (0.423329/1 sec, 0.13819/0 sec, 2.6e-05/0 sec, 2.6e-05/0 sec, 2.5e-05/0 sec, 2.5e-05/0 sec, 2.5e-05/0 sec, 2.4e-05/0 sec, 2.5e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.191925/0 sec (0.053574/0.053574 sec, 0.138178/0.138178 sec, 2.1e-05/2.1e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0.353806/1 sec (0.353806/0.353806 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.571526 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.508325 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.502027/0 sec (0.327274/0 sec, 0.174544/0 sec, 2.4e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.4e-05/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.213777/0 sec (0.039084/0.039084 sec, 0.174532/0.174532 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0.272474/0 sec (0.272474/0.272474 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.510198 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.497623 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.491144/0 sec (0.325865/0 sec, 0.165066/0 sec, 2.5e-05/0 sec, 2.3e-05/0 sec, 2.4e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.204881/0 sec (0.039661/0.039661 sec, 0.165055/0.165055 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0.270108/0 sec (0.270108/0.270108 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.499356 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.441827 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.43628/1 sec (0.271437/1 sec, 0.164646/0 sec, 2.3e-05/0 sec, 2.2e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.197449/0 sec (0.032664/0.032664 sec, 0.164633/0.164633 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0.223253/1 sec (0.223253/0.223253 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.443103 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 31.1065 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 31.02/31 sec (13.5519/14 sec, 16.2487/16 sec, 0.985057/1 sec, 0.231254/0 sec, 0.001122/0 sec, 0.000202/0 sec, 0.0002/0 sec, 0.0002/0 sec, 0.000201/0 sec, 0.000199/0 sec, 0.0002/0 sec, 0.000199/0 sec, 0.000199/0 sec, 0.000201/0 sec, 0.000199/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 18.8229/18 sec (1.35561/1.35561 sec, 16.2486/16.2486 sec, 0.984931/0.984931 sec, 0.2311/0.2311 sec, 0.001082/0.001082 sec, 0.000164/0.000164 sec, 0.000164/0.000164 sec, 0.000163/0.000163 sec, 0.000164/0.000164 sec, 0.000162/0.000162 sec, 0.000163/0.000163 sec, 0.000163/0.000163 sec, 0.000163/0.000163 sec, 0.000164/0.000164 sec, 0.000162/0.000162 sec )
[LOG] Total clause minimization time: 11.2064/12 sec (11.2064/11.2064 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 31.1099 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 31.33 sec (Real time) / 28.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 29.739 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 29.654/29 sec (10.641/10 sec, 16.9062/17 sec, 1.5175/2 sec, 0.49547/0 sec, 0.084433/0 sec, 0.007636/0 sec, 0.000196/0 sec, 0.00019/0 sec, 0.000191/0 sec, 0.00019/0 sec, 0.000191/0 sec, 0.000191/0 sec, 0.00019/0 sec, 0.000191/0 sec, 0.000191/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 20.2148/20 sec (1.20287/1.20287 sec, 16.906/16.906 sec, 1.51734/1.51734 sec, 0.495316/0.495316 sec, 0.084277/0.084277 sec, 0.007589/0.007589 sec, 0.000159/0.000159 sec, 0.000155/0.000155 sec, 0.000156/0.000156 sec, 0.000155/0.000155 sec, 0.000155/0.000155 sec, 0.000156/0.000156 sec, 0.000154/0.000154 sec, 0.000155/0.000155 sec, 0.000155/0.000155 sec )
[LOG] Total clause minimization time: 8.38167/8 sec (8.38167/8.38167 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 29.7417 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 29.96 sec (Real time) / 26.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 26.8983 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 26.8155/27 sec (10.4637/10 sec, 14.1057/14 sec, 1.54131/2 sec, 0.564333/1 sec, 0.117909/0 sec, 0.019057/0 sec, 0.001941/0 sec, 0.000189/0 sec, 0.000188/0 sec, 0.000188/0 sec, 0.000188/0 sec, 0.000188/0 sec, 0.000188/0 sec, 0.000188/0 sec, 0.000188/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 17.5254/18 sec (1.17458/1.17458 sec, 14.1056/14.1056 sec, 1.54118/1.54118 sec, 0.56418/0.56418 sec, 0.117761/0.117761 sec, 0.018975/0.018975 sec, 0.001902/0.001902 sec, 0.000152/0.000152 sec, 0.000151/0.000151 sec, 0.000152/0.000152 sec, 0.000152/0.000152 sec, 0.000152/0.000152 sec, 0.000151/0.000151 sec, 0.000152/0.000152 sec, 0.000151/0.000151 sec )
[LOG] Total clause minimization time: 8.27705/9 sec (8.27705/8.27705 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 26.9007 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.11 sec (Real time) / 24.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 27.8112 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 27.7315/28 sec (9.10854/9 sec, 15.9477/16 sec, 1.86163/2 sec, 0.674465/1 sec, 0.125935/0 sec, 0.011476/0 sec, 0.000199/0 sec, 0.000201/0 sec, 0.000188/0 sec, 0.000188/0 sec, 0.000189/0 sec, 0.000188/0 sec, 0.000188/0 sec, 0.000189/0 sec, 0.000188/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 19.7064/20 sec (1.08439/1.08439 sec, 15.9476/15.9476 sec, 1.86148/1.86148 sec, 0.674309/0.674309 sec, 0.125806/0.125806 sec, 0.011424/0.011424 sec, 0.000162/0.000162 sec, 0.000165/0.000165 sec, 0.000154/0.000154 sec, 0.000153/0.000153 sec, 0.000153/0.000153 sec, 0.000154/0.000154 sec, 0.000153/0.000153 sec, 0.000154/0.000154 sec, 0.000154/0.000154 sec )
[LOG] Total clause minimization time: 6.98473/8 sec (6.98473/6.98473 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 27.8129 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 28.03 sec (Real time) / 25.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 359.994 sec CPU time.
[LOG] Relation determinization time: 361 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 359.51/361 sec (67.4348/68 sec, 254.86/255 sec, 26.3709/27 sec, 7.74437/7 sec, 2.29505/3 sec, 0.585859/0 sec, 0.173471/1 sec, 0.035554/0 sec, 0.003712/0 sec, 0.00073/0 sec, 0.000716/0 sec, 0.000706/0 sec, 0.000705/0 sec, 0.000706/0 sec, 0.000708/0 sec, 0.000706/0 sec, 0.000721/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 300.4/307 sec (8.34172/8.34172 sec, 254.848/254.848 sec, 26.3703/26.3703 sec, 7.74384/7.74384 sec, 2.29452/2.29452 sec, 0.585335/0.585335 sec, 0.172965/0.172965 sec, 0.035248/0.035248 sec, 0.003545/0.003545 sec, 0.000597/0.000597 sec, 0.000582/0.000582 sec, 0.000573/0.000573 sec, 0.000572/0.000572 sec, 0.000573/0.000573 sec, 0.000573/0.000573 sec, 0.000572/0.000572 sec, 0.000586/0.000586 sec )
[LOG] Total clause minimization time: 40.5451/39 sec (40.5451/40.5451 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 359.997 sec CPU time.
[LOG] Overall execution time: 361 sec real time.
Synthesis time: 360.98 sec (Real time) / 325.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 371.749 sec CPU time.
[LOG] Relation determinization time: 373 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 371.269/372 sec (54.8271/55 sec, 259.085/260 sec, 41.547/42 sec, 11.4522/11 sec, 3.1765/3 sec, 1.02785/1 sec, 0.125881/0 sec, 0.020658/0 sec, 0.000889/0 sec, 0.000709/0 sec, 0.000712/0 sec, 0.000725/0 sec, 0.000708/0 sec, 0.000707/0 sec, 0.000709/0 sec, 0.000707/0 sec, 0.000708/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 323.888/320 sec (7.46226/7.46226 sec, 259.073/259.073 sec, 41.5465/41.5465 sec, 11.4517/11.4517 sec, 3.17597/3.17597 sec, 1.02733/1.02733 sec, 0.125351/0.125351 sec, 0.020359/0.020359 sec, 0.000756/0.000756 sec, 0.000576/0.000576 sec, 0.000577/0.000577 sec, 0.000578/0.000578 sec, 0.000576/0.000576 sec, 0.000574/0.000574 sec, 0.000575/0.000575 sec, 0.000575/0.000575 sec, 0.000576/0.000576 sec )
[LOG] Total clause minimization time: 33.799/37 sec (33.799/33.799 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 371.751 sec CPU time.
[LOG] Overall execution time: 373 sec real time.
Synthesis time: 372.76 sec (Real time) / 346.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9417.96 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
[LOG] Relation determinization time: 9585.98 sec CPU time.
[LOG] Relation determinization time: 9611 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 2359314 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9583.75/9608 sec (752.177/754 sec, 8155.53/8176 sec, 517.329/519 sec, 97.2817/98 sec, 49.2586/49 sec, 7.44638/7 sec, 3.21035/4 sec, 1.2062/1 sec, 0.214203/0 sec, 0.053134/0 sec, 0.005789/0 sec, 0.005281/0 sec, 0.00518/0 sec, 0.00517/0 sec, 0.005236/0 sec, 0.005188/0 sec, 0.005169/0 sec, 0.005223/0 sec, 0.005225/0 sec )
[LOG] Nr of iterations: 131091 (131073, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 8981.9/9007 sec (150.356/150.356 sec, 8155.53/8155.53 sec, 517.327/517.327 sec, 97.2798/97.2798 sec, 49.2566/49.2566 sec, 7.44441/7.44441 sec, 3.20825/3.20825 sec, 1.20422/1.20422 sec, 0.212147/0.212147 sec, 0.051104/0.051104 sec, 0.004278/0.004278 sec, 0.003819/0.003819 sec, 0.00378/0.00378 sec, 0.003778/0.003778 sec, 0.003803/0.003803 sec, 0.003781/0.003781 sec, 0.003779/0.003779 sec, 0.003781/0.003781 sec, 0.003797/0.003797 sec )
[LOG] Total clause minimization time: 209.38/213 sec (209.38/209.38 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7733248 --> 2359296 (7733248 --> 2359296, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.9914 --> 17.9974 (58.9995 --> 17.9999, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 9585.99 sec CPU time.
[LOG] Overall execution time: 9611 sec real time.
Synthesis time: 9610.83 sec (Real time) / 8987.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 324 38 21 1 265
Raw AIGER output size: aag 324 19 21 1 284
=====================  mvs20n.aag =====================
[LOG] Relation determinization time: 7725.85 sec CPU time.
[LOG] Relation determinization time: 7748 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 2359314 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7723.62/7745 sec (585.583/587 sec, 5932.33/5950 sec, 1184.35/1187 sec, 14.3914/14 sec, 4.94778/5 sec, 1.26738/1 sec, 0.503756/1 sec, 0.18136/0 sec, 0.032968/0 sec, 0.003801/0 sec, 0.002887/0 sec, 0.00281/0 sec, 0.002762/0 sec, 0.002699/0 sec, 0.002731/0 sec, 0.0028/0 sec, 0.00273/0 sec, 0.002833/0 sec, 0.002747/0 sec )
[LOG] Nr of iterations: 131091 (131073, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 7269.12/7299 sec (131.109/131.109 sec, 5932.33/5932.33 sec, 1184.35/1184.35 sec, 14.3894/14.3894 sec, 4.94577/4.94577 sec, 1.26539/1.26539 sec, 0.501951/0.501951 sec, 0.179391/0.179391 sec, 0.03104/0.03104 sec, 0.002832/0.002832 sec, 0.002177/0.002177 sec, 0.00214/0.00214 sec, 0.002102/0.002102 sec, 0.00206/0.00206 sec, 0.002085/0.002085 sec, 0.002123/0.002123 sec, 0.002064/0.002064 sec, 0.002162/0.002162 sec, 0.002102/0.002102 sec )
[LOG] Total clause minimization time: 206.429/196 sec (206.429/206.429 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7733248 --> 2359296 (7733248 --> 2359296, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.9914 --> 17.9974 (58.9995 --> 17.9999, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 7725.86 sec CPU time.
[LOG] Overall execution time: 7748 sec real time.
Synthesis time: 7747.97 sec (Real time) / 7293.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 373 38 21 1 314
Raw AIGER output size: aag 373 19 21 1 333
=====================  mvs20y.aag =====================
[LOG] Relation determinization time: 9612.82 sec CPU time.
[LOG] Relation determinization time: 9637 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 2359314 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9610.7/9634 sec (726.781/729 sec, 8244.98/8265 sec, 512.482/513 sec, 83.9953/84 sec, 20.8324/21 sec, 16.8796/17 sec, 3.16919/3 sec, 1.10235/2 sec, 0.335537/0 sec, 0.093583/0 sec, 0.006482/0 sec, 0.005398/0 sec, 0.005581/0 sec, 0.005289/0 sec, 0.005366/0 sec, 0.005513/0 sec, 0.005311/0 sec, 0.005412/0 sec, 0.005418/0 sec )
[LOG] Nr of iterations: 131091 (131073, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 9047.08/9079 sec (163.189/163.189 sec, 8244.98/8244.98 sec, 512.481/512.481 sec, 83.9935/83.9935 sec, 20.831/20.831 sec, 16.8779/16.8779 sec, 3.16731/3.16731 sec, 1.1009/1.1009 sec, 0.333835/0.333835 sec, 0.091929/0.091929 sec, 0.004826/0.004826 sec, 0.003939/0.003939 sec, 0.004071/0.004071 sec, 0.004066/0.004066 sec, 0.003897/0.003897 sec, 0.00402/0.00402 sec, 0.003864/0.003864 sec, 0.003946/0.003946 sec, 0.004142/0.004142 sec )
[LOG] Total clause minimization time: 173.609/169 sec (173.609/173.609 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7733248 --> 2359296 (7733248 --> 2359296, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.9914 --> 17.9974 (58.9995 --> 17.9999, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 9612.82 sec CPU time.
[LOG] Overall execution time: 9637 sec real time.
Synthesis time: 9636.62 sec (Real time) / 9000.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 38 21 1 154
Raw AIGER output size: aag 213 19 21 1 173
=====================  mvs22n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 2731.73 sec (User CPU time)
Timeout: 1
=====================  mvs22y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2555.87 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2681.75 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2675.91 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 2191.27 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2063.12 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.005298 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003799/0 sec (0.003016/0 sec, 0.000392/0 sec, 0.000197/0 sec, 0.000194/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0.001821/0 sec (0.00155/0.00155 sec, 0.000115/0.000115 sec, 7.5e-05/7.5e-05 sec, 8.1e-05/8.1e-05 sec )
[LOG] Total clause minimization time: 0.001845/0 sec (0.001446/0.001446 sec, 0.000215/0.000215 sec, 9.3e-05/9.3e-05 sec, 9.1e-05/9.1e-05 sec )
[LOG] Total clause size reduction: 89 --> 22 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4 )
[LOG] Average clause size reduction: 4.94444 --> 1.22222 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8 )
[LOG] Overall execution time: 0.006055 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.353619 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 401 new AND gates.
[LOG] Size before ABC: 851 AND gates.
[LOG] Size after ABC: 400 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.349843/0 sec (0.014004/0 sec, 0.001127/0 sec, 0.003039/0 sec, 0.01552/0 sec, 0.103409/0 sec, 0.025928/0 sec, 0.180726/0 sec, 0.00609/0 sec )
[LOG] Nr of iterations: 186 (3, 6, 13, 38, 45, 43, 26, 12 )
[LOG] Total clause computation time: 0.147991/0 sec (0.006852/0.006852 sec, 0.000304/0.000304 sec, 0.000662/0.000662 sec, 0.002431/0.002431 sec, 0.046422/0.046422 sec, 0.004186/0.004186 sec, 0.085798/0.085798 sec, 0.001336/0.001336 sec )
[LOG] Total clause minimization time: 0.198205/0 sec (0.007124/0.007124 sec, 0.000742/0.000742 sec, 0.002169/0.002169 sec, 0.012342/0.012342 sec, 0.056188/0.056188 sec, 0.020898/0.020898 sec, 0.094248/0.094248 sec, 0.004494/0.004494 sec )
[LOG] Total clause size reduction: 2095 --> 851 (32 --> 2, 75 --> 12, 168 --> 42, 481 --> 202, 528 --> 243, 462 --> 213, 250 --> 107, 99 --> 30 )
[LOG] Average clause size reduction: 11.2634 --> 4.57527 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.6579 --> 5.31579, 11.7333 --> 5.4, 10.7442 --> 4.95349, 9.61538 --> 4.11538, 8.25 --> 2.5 )
[LOG] Overall execution time: 0.354803 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 544 8 0 1 529
=====================  mult5.aag =====================
[LOG] Relation determinization time: 4.99581 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1737 new AND gates.
[LOG] Size before ABC: 4273 AND gates.
[LOG] Size after ABC: 1736 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.98827/5 sec (0.021655/0 sec, 0.001481/0 sec, 0.004742/0 sec, 0.0228/0 sec, 0.204363/0 sec, 0.426609/1 sec, 0.309229/0 sec, 3.77299/4 sec, 0.154302/0 sec, 0.070092/0 sec )
[LOG] Nr of iterations: 665 (3, 6, 13, 40, 128, 158, 138, 100, 50, 29 )
[LOG] Total clause computation time: 1.97829/2 sec (0.010737/0.010737 sec, 0.000395/0.000395 sec, 0.001008/0.001008 sec, 0.003577/0.003577 sec, 0.064465/0.064465 sec, 0.132188/0.132188 sec, 0.040621/0.040621 sec, 1.69669/1.69669 sec, 0.019396/0.019396 sec, 0.009215/0.009215 sec )
[LOG] Total clause minimization time: 2.97709/3 sec (0.010889/0.010889 sec, 0.001/0.001 sec, 0.003511/0.003511 sec, 0.018409/0.018409 sec, 0.136882/0.136882 sec, 0.288117/0.288117 sec, 0.26082/0.26082 sec, 2.06822/2.06822 sec, 0.130556/0.130556 sec, 0.058685/0.058685 sec )
[LOG] Total clause size reduction: 9502 --> 4273 (40 --> 2, 95 --> 12, 216 --> 42, 663 --> 212, 2032 --> 922, 2355 --> 1142, 1918 --> 960, 1287 --> 607, 588 --> 268, 308 --> 106 )
[LOG] Average clause size reduction: 14.2887 --> 6.42556 (13.3333 --> 0.666667, 15.8333 --> 2, 16.6154 --> 3.23077, 16.575 --> 5.3, 15.875 --> 7.20312, 14.9051 --> 7.22785, 13.8986 --> 6.95652, 12.87 --> 6.07, 11.76 --> 5.36, 10.6207 --> 3.65517 )
[LOG] Overall execution time: 4.99747 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.38 sec (Real time) / 5.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.96 sec (Real time) / 2.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 1973 10 0 1 1954
=====================  mult6.aag =====================
[LOG] Relation determinization time: 24.238 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 7668 new AND gates.
[LOG] Size before ABC: 22368 AND gates.
[LOG] Size after ABC: 7667 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 24.2159/24 sec (0.031332/0 sec, 0.002102/0 sec, 0.006119/0 sec, 0.029571/0 sec, 0.161811/0 sec, 1.32901/1 sec, 3.57869/4 sec, 5.11559/5 sec, 8.42975/8 sec, 3.40443/4 sec, 1.63087/2 sec, 0.496613/0 sec )
[LOG] Nr of iterations: 2669 (3, 6, 12, 38, 134, 473, 624, 579, 384, 250, 122, 44 )
[LOG] Total clause computation time: 4.35633/6 sec (0.015868/0.015868 sec, 0.000582/0.000582 sec, 0.001273/0.001273 sec, 0.004485/0.004485 sec, 0.020593/0.020593 sec, 0.272974/0.272974 sec, 0.548587/0.548587 sec, 0.555143/0.555143 sec, 2.38968/2.38968 sec, 0.322908/0.322908 sec, 0.167908/0.167908 sec, 0.056336/0.056336 sec )
[LOG] Total clause minimization time: 19.4392/18 sec (0.015424/0.015424 sec, 0.001427/0.001427 sec, 0.004623/0.004623 sec, 0.024259/0.024259 sec, 0.13704/0.13704 sec, 1.03396/1.03396 sec, 2.96905/2.96905 sec, 4.45922/4.45922 sec, 5.94129/5.94129 sec, 3.00578/3.00578 sec, 1.42163/1.42163 sec, 0.425468/0.425468 sec )
[LOG] Total clause size reduction: 45966 --> 22368 (48 --> 2, 115 --> 12, 242 --> 41, 777 --> 200, 2660 --> 967, 8968 --> 4281, 11214 --> 5763, 9826 --> 5203, 6128 --> 3145, 3735 --> 1805, 1694 --> 743, 559 --> 206 )
[LOG] Average clause size reduction: 17.2222 --> 8.38067 (16 --> 0.666667, 19.1667 --> 2, 20.1667 --> 3.41667, 20.4474 --> 5.26316, 19.8507 --> 7.21642, 18.9598 --> 9.05074, 17.9712 --> 9.23558, 16.9706 --> 8.98618, 15.9583 --> 8.1901, 14.94 --> 7.22, 13.8852 --> 6.09016, 12.7045 --> 4.68182 )
[LOG] Overall execution time: 24.2404 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.50 sec (Real time) / 24.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.56 sec (Real time) / 13.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.48 sec (Real time) / 4.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8013 12 0 1 7990
=====================  mult7.aag =====================
[LOG] Relation determinization time: 382.06 sec CPU time.
[LOG] Relation determinization time: 389 sec real time.
[LOG] Final circuit size: 29542 new AND gates.
[LOG] Size before ABC: 103710 AND gates.
[LOG] Size after ABC: 29541 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 381.967/383 sec (0.048966/0 sec, 0.002742/0 sec, 0.007205/0 sec, 0.036193/0 sec, 0.197347/1 sec, 1.63904/1 sec, 12.514/13 sec, 47.4169/47 sec, 85.0166/85 sec, 109.342/110 sec, 67.6863/68 sec, 36.4969/36 sec, 15.8567/16 sec, 5.70611/6 sec )
[LOG] Nr of iterations: 10142 (3, 6, 11, 36, 131, 480, 1795, 2252, 2085, 1575, 947, 497, 228, 96 )
[LOG] Total clause computation time: 42.0124/33 sec (0.024549/0.024549 sec, 0.000772/0.000772 sec, 0.00144/0.00144 sec, 0.005273/0.005273 sec, 0.024622/0.024622 sec, 0.285365/0.285365 sec, 1.57199/1.57199 sec, 5.89541/5.89541 sec, 8.2309/8.2309 sec, 14.9417/14.9417 sec, 5.74438/5.74438 sec, 3.22779/3.22779 sec, 1.50168/1.50168 sec, 0.556505/0.556505 sec )
[LOG] Total clause minimization time: 330.703/340 sec (0.024374/0.024374 sec, 0.001864/0.001864 sec, 0.005529/0.005529 sec, 0.030083/0.030083 sec, 0.168294/0.168294 sec, 1.33017/1.33017 sec, 10.7377/10.7377 sec, 40.7244/40.7244 sec, 74.8559/74.8559 sec, 91.9133/91.9133 sec, 60.0078/60.0078 sec, 32.1497/32.1497 sec, 13.8214/13.8214 sec, 4.93224/4.93224 sec )
[LOG] Total clause size reduction: 204305 --> 103710 (56 --> 2, 135 --> 12, 260 --> 36, 875 --> 192, 3120 --> 946, 11017 --> 4342, 39468 --> 19485, 47271 --> 24933, 41680 --> 22767, 29906 --> 16162, 17028 --> 8669, 8432 --> 4016, 3632 --> 1606, 1425 --> 542 )
[LOG] Average clause size reduction: 20.1444 --> 10.2258 (18.6667 --> 0.666667, 22.5 --> 2, 23.6364 --> 3.27273, 24.3056 --> 5.33333, 23.8168 --> 7.22137, 22.9521 --> 9.04583, 21.9877 --> 10.8552, 20.9907 --> 11.0715, 19.9904 --> 10.9194, 18.9879 --> 10.2616, 17.981 --> 9.15417, 16.9658 --> 8.08048, 15.9298 --> 7.04386, 14.8438 --> 5.64583 )
[LOG] Overall execution time: 382.064 sec CPU time.
[LOG] Overall execution time: 389 sec real time.
Synthesis time: 388.26 sec (Real time) / 380.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 40.07 sec (Real time) / 39.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 49.84 sec (Real time) / 49.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 30024 14 0 1 29997
=====================  mult8.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9893.50 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9916.00 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9904.50 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9914.45 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9919.88 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9916.86 sec (User CPU time)
Timeout: 1
=====================  mult14.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9916.68 sec (User CPU time)
Timeout: 1
=====================  mult15.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9933.65 sec (User CPU time)
Timeout: 1
=====================  mult16.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9912.64 sec (User CPU time)
Timeout: 1
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.006209 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003862/0 sec (0.003862/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001922/0 sec (0.001922/0.001922 sec )
[LOG] Total clause minimization time: 0.001921/0 sec (0.001921/0.001921 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.007243 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.005518 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003309/0 sec (0.003309/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001748/0 sec (0.001748/0.001748 sec )
[LOG] Total clause minimization time: 0.001544/0 sec (0.001544/0.001544 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.006413 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.015513 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011122/0 sec (0.011122/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.005624/0 sec (0.005624/0.005624 sec )
[LOG] Total clause minimization time: 0.005477/0 sec (0.005477/0.005477 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.017524 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.015113 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010717/0 sec (0.010717/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00542/0 sec (0.00542/0.00542 sec )
[LOG] Total clause minimization time: 0.005276/0 sec (0.005276/0.005276 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.017095 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.038014 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029351/0 sec (0.029351/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01481/0 sec (0.01481/0.01481 sec )
[LOG] Total clause minimization time: 0.014509/0 sec (0.014509/0.014509 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.042708 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.037402 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.028862/0 sec (0.028862/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.014472/0 sec (0.014472/0.014472 sec )
[LOG] Total clause minimization time: 0.014356/0 sec (0.014356/0.014356 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.042097 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.108026 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.089205/0 sec (0.089205/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.044838/0 sec (0.044838/0.044838 sec )
[LOG] Total clause minimization time: 0.044311/0 sec (0.044311/0.044311 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.1218 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.103947 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.085068/0 sec (0.085068/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.042798/0 sec (0.042798/0.042798 sec )
[LOG] Total clause minimization time: 0.042216/0 sec (0.042216/0.042216 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.117733 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.324319 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.282287/1 sec (0.282287/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.141371/1 sec (0.141371/0.141371 sec )
[LOG] Total clause minimization time: 0.140824/0 sec (0.140824/0.140824 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.372024 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.331915 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.289181/0 sec (0.289181/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.145869/0 sec (0.145869/0.145869 sec )
[LOG] Total clause minimization time: 0.143216/0 sec (0.143216/0.143216 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.379132 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.003235 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00161/0 sec (0.000914/0 sec, 7e-06/0 sec, 0.000689/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000937/0 sec (0.000906/0.000906 sec, 4e-06/4e-06 sec, 2.7e-05/2.7e-05 sec )
[LOG] Total clause minimization time: 0.000648/0 sec (0/0 sec, 0/0 sec, 0.000648/0.000648 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.003917 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.001998 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000477/0 sec (2.2e-05/0 sec, 8e-06/0 sec, 0.000447/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000436/0 sec (1.5e-05/1.5e-05 sec, 4e-06/4e-06 sec, 0.000417/0.000417 sec )
[LOG] Total clause minimization time: 1.6e-05/0 sec (0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.002634 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.006639 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004296/0 sec (0.00239/0 sec, 8e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 0.001884/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002433/0 sec (0.002382/0.002382 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 0.00183/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00183/0.00183 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.007594 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.002963 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001007/0 sec (2.7e-05/0 sec, 9e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 0.000955/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000949/0 sec (2e-05/2e-05 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 0.000914/0.000914 sec )
[LOG] Total clause minimization time: 2.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.003822 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.013691 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010145/0 sec (0.00553/0 sec, 1.1e-05/0 sec, 9e-06/0 sec, 8e-06/0 sec, 9e-06/0 sec, 9e-06/0 sec, 0.004569/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.005608/0 sec (0.005521/0.005521 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5.8e-05/5.8e-05 sec )
[LOG] Total clause minimization time: 0.004494/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004494/0.004494 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.015207 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.005096 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002255/0 sec (2.6e-05/0 sec, 1.1e-05/0 sec, 1e-05/0 sec, 9e-06/0 sec, 9e-06/0 sec, 9e-06/0 sec, 0.002181/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002186/0 sec (2e-05/2e-05 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 0.002131/0.002131 sec )
[LOG] Total clause minimization time: 3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-05/3e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.006325 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.025576 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019878/0 sec (0.010601/0 sec, 1.4e-05/0 sec, 1.2e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 0.009196/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.010731/0 sec (0.010589/0.010589 sec, 9e-06/9e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 8.6e-05/8.6e-05 sec )
[LOG] Total clause minimization time: 0.009087/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.009087/0.009087 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.028184 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.008405 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00433/0 sec (3.4e-05/0 sec, 1.5e-05/0 sec, 1.3e-05/0 sec, 1.3e-05/0 sec, 1.3e-05/0 sec, 1.3e-05/0 sec, 1.3e-05/0 sec, 1.2e-05/0 sec, 0.004204/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00424/0 sec (2.7e-05/2.7e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 9e-06/9e-06 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 0.004143/0.004143 sec )
[LOG] Total clause minimization time: 3.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.7e-05/3.7e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.010237 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.043146 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.034625/0 sec (0.017707/0 sec, 1.7e-05/0 sec, 1.6e-05/0 sec, 1.5e-05/0 sec, 1.6e-05/0 sec, 1.5e-05/0 sec, 1.5e-05/0 sec, 1.5e-05/0 sec, 1.6e-05/0 sec, 1.4e-05/0 sec, 0.016779/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.017912/0 sec (0.017695/0.017695 sec, 1.2e-05/1.2e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 0.000119/0.000119 sec )
[LOG] Total clause minimization time: 0.016634/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.016634/0.016634 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.047325 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.012599 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007023/0 sec (3.9e-05/0 sec, 2e-05/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 0.006827/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.006906/0 sec (3.2e-05/3.2e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 0.006749/0.006749 sec )
[LOG] Total clause minimization time: 4.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.4e-05/4.4e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.015373 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.05933 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.047509/0 sec (0.0217/0 sec, 2.2e-05/0 sec, 2.1e-05/0 sec, 2e-05/0 sec, 2.1e-05/0 sec, 2e-05/0 sec, 2e-05/0 sec, 2e-05/0 sec, 2.1e-05/0 sec, 2e-05/0 sec, 2e-05/0 sec, 2e-05/0 sec, 0.025584/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02201/0 sec (0.021687/0.021687 sec, 1.6e-05/1.6e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 0.000164/0.000164 sec )
[LOG] Total clause minimization time: 0.02539/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02539/0.02539 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.065797 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.018569 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01069/0 sec (4.9e-05/0 sec, 2.5e-05/0 sec, 2.4e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.3e-05/0 sec, 2.4e-05/0 sec, 2.3e-05/0 sec, 2.4e-05/0 sec, 2.2e-05/0 sec, 2.4e-05/0 sec, 0.010383/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.010529/0 sec (3.9e-05/3.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 0.010285/0.010285 sec )
[LOG] Total clause minimization time: 5.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.8e-05/5.8e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.022756 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.082242 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.065749/0 sec (0.03043/0 sec, 2.8e-05/0 sec, 2.8e-05/0 sec, 2.7e-05/0 sec, 2.8e-05/0 sec, 2.7e-05/0 sec, 2.8e-05/0 sec, 2.7e-05/0 sec, 2.8e-05/0 sec, 2.7e-05/0 sec, 2.7e-05/0 sec, 2.7e-05/0 sec, 2.7e-05/0 sec, 2.6e-05/0 sec, 0.034964/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.030887/0 sec (0.030413/0.030413 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 0.000221/0.000221 sec )
[LOG] Total clause minimization time: 0.034702/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.034702/0.034702 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.091658 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.025711 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015236/0 sec (6.1e-05/0 sec, 3.2e-05/0 sec, 3.1e-05/0 sec, 3e-05/0 sec, 3e-05/0 sec, 2.9e-05/0 sec, 2.9e-05/0 sec, 2.9e-05/0 sec, 2.9e-05/0 sec, 3.1e-05/0 sec, 3e-05/0 sec, 2.9e-05/0 sec, 2.9e-05/0 sec, 2.9e-05/0 sec, 0.014788/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.015035/0 sec (4.9e-05/4.9e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 0.014669/0.014669 sec )
[LOG] Total clause minimization time: 7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-05/7e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.031754 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.105369 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.083793/0 sec (0.037218/0 sec, 3.9e-05/0 sec, 3.4e-05/0 sec, 3.3e-05/0 sec, 3.4e-05/0 sec, 3.3e-05/0 sec, 3.3e-05/0 sec, 3.3e-05/0 sec, 3.4e-05/0 sec, 3.4e-05/0 sec, 3.3e-05/0 sec, 3.2e-05/0 sec, 3.3e-05/0 sec, 3.3e-05/0 sec, 3.3e-05/0 sec, 3.3e-05/0 sec, 0.046071/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.037853/0 sec (0.037198/0.037198 sec, 3e-05/3e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 0.000283/0.000283 sec )
[LOG] Total clause minimization time: 0.04574/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04574/0.04574 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.118918 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.034398 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.020669/0 sec (7.5e-05/0 sec, 4e-05/0 sec, 3.8e-05/0 sec, 3.7e-05/0 sec, 3.8e-05/0 sec, 3.7e-05/0 sec, 3.7e-05/0 sec, 3.9e-05/0 sec, 3.8e-05/0 sec, 3.8e-05/0 sec, 3.8e-05/0 sec, 3.7e-05/0 sec, 3.7e-05/0 sec, 3.8e-05/0 sec, 3.8e-05/0 sec, 3.7e-05/0 sec, 0.020027/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.020418/0 sec (6.3e-05/6.3e-05 sec, 3.2e-05/3.2e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 0.019889/0.019889 sec )
[LOG] Total clause minimization time: 7.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.8e-05/7.8e-05 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.04277 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.138204 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.110057/0 sec (0.049585/0 sec, 4.7e-05/0 sec, 4.3e-05/0 sec, 4.1e-05/0 sec, 4.3e-05/0 sec, 4.2e-05/0 sec, 4.9e-05/0 sec, 4.1e-05/0 sec, 4.2e-05/0 sec, 4.2e-05/0 sec, 4.2e-05/0 sec, 4.1e-05/0 sec, 4.1e-05/0 sec, 4.2e-05/0 sec, 4.2e-05/0 sec, 4.2e-05/0 sec, 4.2e-05/0 sec, 4.3e-05/0 sec, 0.059747/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.050444/0 sec (0.04956/0.04956 sec, 3.5e-05/3.5e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3e-05/3e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.2e-05/3.2e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.2e-05/3.2e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 0.000352/0.000352 sec )
[LOG] Total clause minimization time: 0.059336/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.059336/0.059336 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.157466 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.042922 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026257/0 sec (9.7e-05/0 sec, 4.8e-05/0 sec, 4.7e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.7e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.7e-05/0 sec, 4.6e-05/0 sec, 4.5e-05/0 sec, 4.6e-05/0 sec, 4.7e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.5e-05/0 sec, 0.025374/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.025936/0 sec (8.2e-05/8.2e-05 sec, 3.9e-05/3.9e-05 sec, 4e-05/4e-05 sec, 3.8e-05/3.8e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.8e-05/3.8e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.8e-05/3.8e-05 sec, 3.8e-05/3.8e-05 sec, 3.8e-05/3.8e-05 sec, 3.8e-05/3.8e-05 sec, 3.8e-05/3.8e-05 sec, 0.025197/0.025197 sec )
[LOG] Total clause minimization time: 9.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.2e-05/9.2e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.054171 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.169896 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.134951/0 sec (0.057067/0 sec, 5.5e-05/0 sec, 5e-05/0 sec, 5e-05/0 sec, 5.1e-05/0 sec, 5e-05/0 sec, 5e-05/0 sec, 5e-05/0 sec, 5.1e-05/0 sec, 5e-05/0 sec, 5e-05/0 sec, 5e-05/0 sec, 5e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 5.1e-05/0 sec, 5e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 0.076931/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.058191/0 sec (0.05704/0.05704 sec, 4.1e-05/4.1e-05 sec, 3.8e-05/3.8e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.8e-05/3.8e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 0.000437/0.000437 sec )
[LOG] Total clause minimization time: 0.076426/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.076426/0.076426 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.19521 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.050152 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029342/0 sec (0.02823/0 sec, 3.4e-05/0 sec, 3.3e-05/0 sec, 3.2e-05/0 sec, 3.3e-05/0 sec, 3.3e-05/0 sec, 3.3e-05/0 sec, 3.2e-05/0 sec, 3.3e-05/0 sec, 4.2e-05/0 sec, 3.4e-05/0 sec, 3.2e-05/0 sec, 3.3e-05/0 sec, 3.2e-05/0 sec, 3.2e-05/0 sec, 3.1e-05/0 sec, 3.3e-05/0 sec, 3.2e-05/0 sec, 3.2e-05/0 sec, 3.2e-05/0 sec, 0.000484/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.028958/0 sec (0.02821/0.02821 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.3e-05/2.3e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.3e-05/2.3e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 3.3e-05/3.3e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.3e-05/2.3e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.3e-05/2.3e-05 sec, 2.4e-05/2.4e-05 sec, 2.3e-05/2.3e-05 sec, 0.000286/0.000286 sec )
[LOG] Total clause minimization time: 0.000104/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000104/0.000104 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.06525 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.210767 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.167894/1 sec (0.07185/0 sec, 6.4e-05/0 sec, 6.2e-05/0 sec, 6.1e-05/0 sec, 6.1e-05/0 sec, 6.1e-05/0 sec, 6.1e-05/0 sec, 6e-05/0 sec, 6.1e-05/0 sec, 6e-05/0 sec, 6.1e-05/0 sec, 6e-05/0 sec, 6e-05/0 sec, 6.1e-05/0 sec, 6e-05/0 sec, 6e-05/0 sec, 6.1e-05/0 sec, 6.1e-05/0 sec, 6.1e-05/0 sec, 6e-05/0 sec, 6e-05/0 sec, 6e-05/0 sec, 0.094768/1 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.073284/0 sec (0.071818/0.071818 sec, 4.8e-05/4.8e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.6e-05/4.6e-05 sec, 4.5e-05/4.5e-05 sec, 4.6e-05/4.6e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.6e-05/4.6e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.6e-05/4.6e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 0.000514/0.000514 sec )
[LOG] Total clause minimization time: 0.094181/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.094181/0.094181 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.244276 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.067267 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041539/0 sec (0.000169/0 sec, 7.2e-05/0 sec, 6.8e-05/0 sec, 6.8e-05/0 sec, 6.8e-05/0 sec, 8.6e-05/0 sec, 6.8e-05/0 sec, 6.7e-05/0 sec, 6.7e-05/0 sec, 6.7e-05/0 sec, 6.6e-05/0 sec, 6.6e-05/0 sec, 6.8e-05/0 sec, 6.7e-05/0 sec, 6.6e-05/0 sec, 6.7e-05/0 sec, 6.7e-05/0 sec, 6.7e-05/0 sec, 6.8e-05/0 sec, 6.7e-05/0 sec, 6.8e-05/0 sec, 6.8e-05/0 sec, 0.039934/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.041017/0 sec (0.000147/0.000147 sec, 5.9e-05/5.9e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.8e-05/5.8e-05 sec, 7.4e-05/7.4e-05 sec, 5.8e-05/5.8e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 5.7e-05/5.7e-05 sec, 0.039652/0.039652 sec )
[LOG] Total clause minimization time: 0.000142/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000142/0.000142 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.087071 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.259909 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.207135/1 sec (0.087964/0 sec, 7.6e-05/0 sec, 7.3e-05/0 sec, 7.1e-05/0 sec, 7.2e-05/0 sec, 7.2e-05/0 sec, 7.2e-05/0 sec, 7.1e-05/0 sec, 7.3e-05/0 sec, 7.2e-05/0 sec, 7.2e-05/0 sec, 7e-05/0 sec, 7.2e-05/0 sec, 7.2e-05/0 sec, 7.2e-05/0 sec, 7.1e-05/0 sec, 7.2e-05/0 sec, 7.1e-05/0 sec, 7.1e-05/0 sec, 7.2e-05/0 sec, 7.1e-05/0 sec, 7.1e-05/0 sec, 7.1e-05/0 sec, 7.1e-05/0 sec, 0.11752/1 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.089777/0 sec (0.087927/0.087927 sec, 5.8e-05/5.8e-05 sec, 5.5e-05/5.5e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 5.3e-05/5.3e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 5.3e-05/5.3e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 5.3e-05/5.3e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 5.3e-05/5.3e-05 sec, 5.3e-05/5.3e-05 sec, 0.000608/0.000608 sec )
[LOG] Total clause minimization time: 0.116821/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.116821/0.116821 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.303283 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.078518 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048529/0 sec (0.000183/0 sec, 8.4e-05/0 sec, 8.1e-05/0 sec, 8e-05/0 sec, 8e-05/0 sec, 7.9e-05/0 sec, 7.9e-05/0 sec, 7.9e-05/0 sec, 8e-05/0 sec, 8e-05/0 sec, 7.9e-05/0 sec, 7.9e-05/0 sec, 8e-05/0 sec, 7.9e-05/0 sec, 8e-05/0 sec, 7.9e-05/0 sec, 8.1e-05/0 sec, 8e-05/0 sec, 8e-05/0 sec, 8e-05/0 sec, 7.9e-05/0 sec, 7.9e-05/0 sec, 8e-05/0 sec, 7.9e-05/0 sec, 0.04651/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.047906/0 sec (0.000159/0.000159 sec, 6.9e-05/6.9e-05 sec, 6.9e-05/6.9e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.9e-05/6.9e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.9e-05/6.9e-05 sec, 6.9e-05/6.9e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.7e-05/6.7e-05 sec, 0.046179/0.046179 sec )
[LOG] Total clause minimization time: 0.00016/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00016/0.00016 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.103609 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.12198 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 64 new AND gates.
[LOG] Size before ABC: 96 AND gates.
[LOG] Size after ABC: 63 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.095349/0 sec (0.050534/0 sec, 0.009632/0 sec, 0.005914/0 sec, 0.017012/0 sec, 0.010199/0 sec, 0.002058/0 sec )
[LOG] Nr of iterations: 50 (15, 12, 6, 2, 10, 5 )
[LOG] Total clause computation time: 0.039445/0 sec (0.024003/0.024003 sec, 0.003648/0.003648 sec, 0.00296/0.00296 sec, 0.004593/0.004593 sec, 0.003615/0.003615 sec, 0.000626/0.000626 sec )
[LOG] Total clause minimization time: 0.054631/0 sec (0.026186/0.026186 sec, 0.005693/0.005693 sec, 0.002769/0.002769 sec, 0.012381/0.012381 sec, 0.006313/0.006313 sec, 0.001289/0.001289 sec )
[LOG] Total clause size reduction: 1328 --> 95 (448 --> 30, 341 --> 23, 150 --> 15, 29 --> 0, 252 --> 20, 108 --> 7 )
[LOG] Average clause size reduction: 26.56 --> 1.9 (29.8667 --> 2, 28.4167 --> 1.91667, 25 --> 2.5, 14.5 --> 0, 25.2 --> 2, 21.6 --> 1.4 )
[LOG] Overall execution time: 0.123719 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 229 5 21 1 198
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 1.51018 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 141 new AND gates.
[LOG] Size before ABC: 201 AND gates.
[LOG] Size after ABC: 141 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.43735/1 sec (0.100434/0 sec, 0.029963/0 sec, 0.01809/0 sec, 0.017469/0 sec, 0.014115/0 sec, 1.25313/1 sec, 0.004145/0 sec )
[LOG] Nr of iterations: 82 (16, 16, 8, 7, 8, 20, 7 )
[LOG] Total clause computation time: 0.090807/0 sec (0.039018/0.039018 sec, 0.012882/0.012882 sec, 0.010392/0.010392 sec, 0.00241/0.00241 sec, 0.005183/0.005183 sec, 0.019623/0.019623 sec, 0.001299/0.001299 sec )
[LOG] Total clause minimization time: 1.34331/1 sec (0.060765/0.060765 sec, 0.016452/0.016452 sec, 0.007356/0.007356 sec, 0.014777/0.014777 sec, 0.008639/0.008639 sec, 1.23274/1.23274 sec, 0.00258/0.00258 sec )
[LOG] Total clause size reduction: 2569 --> 201 (555 --> 37, 540 --> 37, 245 --> 22, 204 --> 11, 231 --> 33, 608 --> 50, 186 --> 11 )
[LOG] Average clause size reduction: 31.3293 --> 2.45122 (34.6875 --> 2.3125, 33.75 --> 2.3125, 30.625 --> 2.75, 29.1429 --> 1.57143, 28.875 --> 4.125, 30.4 --> 2.5, 26.5714 --> 1.57143 )
[LOG] Overall execution time: 1.51242 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.66 sec (Real time) / 1.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 347 6 24 1 310
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 2.12686 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 227 new AND gates.
[LOG] Size before ABC: 395 AND gates.
[LOG] Size after ABC: 226 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.95175/2 sec (0.249614/0 sec, 0.527912/1 sec, 0.035038/0 sec, 0.042075/0 sec, 0.022399/0 sec, 0.024656/0 sec, 0.574885/1 sec, 0.469931/0 sec, 0.005243/0 sec )
[LOG] Nr of iterations: 125 (28, 18, 10, 10, 7, 9, 12, 25, 6 )
[LOG] Total clause computation time: 0.850816/0 sec (0.102209/0.102209 sec, 0.26235/0.26235 sec, 0.005774/0.005774 sec, 0.016757/0.016757 sec, 0.001957/0.001957 sec, 0.010879/0.010879 sec, 0.045709/0.045709 sec, 0.403637/0.403637 sec, 0.001544/0.001544 sec )
[LOG] Total clause minimization time: 1.09444/2 sec (0.145878/0.145878 sec, 0.264616/0.264616 sec, 0.028801/0.028801 sec, 0.024856/0.024856 sec, 0.020092/0.020092 sec, 0.013308/0.013308 sec, 0.528468/0.528468 sec, 0.065003/0.065003 sec, 0.003413/0.003413 sec )
[LOG] Total clause size reduction: 4588 --> 395 (1161 --> 102, 714 --> 59, 369 --> 23, 360 --> 26, 234 --> 12, 304 --> 37, 407 --> 54, 864 --> 74, 175 --> 8 )
[LOG] Average clause size reduction: 36.704 --> 3.16 (41.4643 --> 3.64286, 39.6667 --> 3.27778, 36.9 --> 2.3, 36 --> 2.6, 33.4286 --> 1.71429, 33.7778 --> 4.11111, 33.9167 --> 4.5, 34.56 --> 2.96, 29.1667 --> 1.33333 )
[LOG] Overall execution time: 2.1299 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.30 sec (Real time) / 2.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.13 sec (Real time) / 1.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 471 7 27 1 429
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 21.5277 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 326 new AND gates.
[LOG] Size before ABC: 512 AND gates.
[LOG] Size after ABC: 326 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 21.0679/21 sec (16.4013/16 sec, 0.868325/1 sec, 0.312156/1 sec, 0.123784/0 sec, 0.675974/0 sec, 0.063691/1 sec, 0.336656/0 sec, 1.01411/1 sec, 1.16171/1 sec, 0.110251/0 sec )
[LOG] Nr of iterations: 162 (33, 24, 12, 7, 5, 5, 19, 19, 29, 9 )
[LOG] Total clause computation time: 1.32848/1 sec (0.22437/0.22437 sec, 0.375449/0.375449 sec, 0.068891/0.068891 sec, 0.003456/0.003456 sec, 0.002189/0.002189 sec, 0.002017/0.002017 sec, 0.018424/0.018424 sec, 0.497658/0.497658 sec, 0.130872/0.130872 sec, 0.005151/0.005151 sec )
[LOG] Total clause minimization time: 19.7157/20 sec (16.1735/16.1735 sec, 0.489287/0.489287 sec, 0.241432/0.241432 sec, 0.11915/0.11915 sec, 0.672924/0.672924 sec, 0.060836/0.060836 sec, 0.315348/0.315348 sec, 0.513357/0.513357 sec, 1.02614/1.02614 sec, 0.103692/0.103692 sec )
[LOG] Total clause size reduction: 6667 --> 512 (1536 --> 130, 1081 --> 81, 506 --> 41, 270 --> 11, 176 --> 5, 172 --> 6, 756 --> 46, 738 --> 91, 1120 --> 87, 312 --> 14 )
[LOG] Average clause size reduction: 41.1543 --> 3.16049 (46.5455 --> 3.93939, 45.0417 --> 3.375, 42.1667 --> 3.41667, 38.5714 --> 1.57143, 35.2 --> 1, 34.4 --> 1.2, 39.7895 --> 2.42105, 38.8421 --> 4.78947, 38.6207 --> 3, 34.6667 --> 1.55556 )
[LOG] Overall execution time: 21.5323 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.73 sec (Real time) / 21.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.23 sec (Real time) / 1.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 616 8 30 1 568
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 25.6226 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 591 new AND gates.
[LOG] Size before ABC: 1083 AND gates.
[LOG] Size after ABC: 591 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 24.7625/24 sec (0.516397/0 sec, 0.054685/0 sec, 0.779741/1 sec, 0.077328/0 sec, 0.088492/0 sec, 0.556857/1 sec, 0.144195/0 sec, 1.24107/1 sec, 0.447237/1 sec, 1.40289/1 sec, 15.0354/15 sec, 4.41821/4 sec )
[LOG] Nr of iterations: 254 (8, 14, 41, 9, 10, 13, 14, 24, 23, 52, 32, 14 )
[LOG] Total clause computation time: 2.5597/3 sec (0.255418/0.255418 sec, 0.006061/0.006061 sec, 0.04602/0.04602 sec, 0.008186/0.008186 sec, 0.005659/0.005659 sec, 0.011585/0.011585 sec, 0.040123/0.040123 sec, 1.02685/1.02685 sec, 0.072854/0.072854 sec, 0.789963/0.789963 sec, 0.09457/0.09457 sec, 0.202414/0.202414 sec )
[LOG] Total clause minimization time: 22.1725/21 sec (0.260238/0.260238 sec, 0.047368/0.047368 sec, 0.72947/0.72947 sec, 0.067915/0.067915 sec, 0.081496/0.081496 sec, 0.543674/0.543674 sec, 0.102568/0.102568 sec, 0.211311/0.211311 sec, 0.371629/0.371629 sec, 0.606234/0.606234 sec, 14.9368/14.9368 sec, 4.21372/4.21372 sec )
[LOG] Total clause size reduction: 11528 --> 1083 (378 --> 14, 689 --> 39, 2080 --> 180, 408 --> 14, 450 --> 14, 588 --> 37, 624 --> 36, 1081 --> 101, 1012 --> 98, 2295 --> 359, 1364 --> 130, 559 --> 61 )
[LOG] Average clause size reduction: 45.3858 --> 4.26378 (47.25 --> 1.75, 49.2143 --> 2.78571, 50.7317 --> 4.39024, 45.3333 --> 1.55556, 45 --> 1.4, 45.2308 --> 2.84615, 44.5714 --> 2.57143, 45.0417 --> 4.20833, 44 --> 4.26087, 44.1346 --> 6.90385, 42.625 --> 4.0625, 39.9286 --> 4.35714 )
[LOG] Overall execution time: 25.6286 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 25.87 sec (Real time) / 25.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.93 sec (Real time) / 2.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 929 9 33 1 875
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 11.7809 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 621 new AND gates.
[LOG] Size before ABC: 1155 AND gates.
[LOG] Size after ABC: 621 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.5916/11 sec (0.842414/1 sec, 0.066965/0 sec, 1.11111/1 sec, 0.135241/0 sec, 0.747901/1 sec, 0.075796/0 sec, 0.085779/0 sec, 0.071294/0 sec, 0.989307/1 sec, 0.632642/1 sec, 2.96707/3 sec, 1.85715/2 sec, 1.00893/1 sec )
[LOG] Nr of iterations: 275 (9, 11, 39, 12, 11, 8, 7, 6, 16, 39, 53, 47, 17 )
[LOG] Total clause computation time: 3.07955/3 sec (0.417011/0.417011 sec, 0.005984/0.005984 sec, 0.060317/0.060317 sec, 0.007295/0.007295 sec, 0.016638/0.016638 sec, 0.004929/0.004929 sec, 0.003947/0.003947 sec, 0.003348/0.003348 sec, 0.782406/0.782406 sec, 0.187003/0.187003 sec, 0.912339/0.912339 sec, 0.317331/0.317331 sec, 0.361002/0.361002 sec )
[LOG] Total clause minimization time: 7.46774/7 sec (0.424358/0.424358 sec, 0.059409/0.059409 sec, 1.045/1.045 sec, 0.126127/0.126127 sec, 0.729522/0.729522 sec, 0.069735/0.069735 sec, 0.080792/0.080792 sec, 0.067003/0.067003 sec, 0.204107/0.204107 sec, 0.440121/0.440121 sec, 2.04586/2.04586 sec, 1.53186/1.53186 sec, 0.64385/0.64385 sec )
[LOG] Total clause size reduction: 13251 --> 1155 (464 --> 16, 570 --> 39, 2128 --> 161, 605 --> 16, 540 --> 29, 371 --> 11, 312 --> 9, 255 --> 8, 750 --> 72, 1862 --> 186, 2496 --> 292, 2162 --> 243, 736 --> 73 )
[LOG] Average clause size reduction: 48.1855 --> 4.2 (51.5556 --> 1.77778, 51.8182 --> 3.54545, 54.5641 --> 4.12821, 50.4167 --> 1.33333, 49.0909 --> 2.63636, 46.375 --> 1.375, 44.5714 --> 1.28571, 42.5 --> 1.33333, 46.875 --> 4.5, 47.7436 --> 4.76923, 47.0943 --> 5.50943, 46 --> 5.17021, 43.2941 --> 4.29412 )
[LOG] Overall execution time: 11.788 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.02 sec (Real time) / 11.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.10 sec (Real time) / 3.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1002 10 35 1 944
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 16.8304 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 891 new AND gates.
[LOG] Size before ABC: 1705 AND gates.
[LOG] Size after ABC: 891 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 15.272/15 sec (1.03058/1 sec, 0.069694/0 sec, 0.915736/1 sec, 0.116752/0 sec, 0.765704/1 sec, 0.106349/0 sec, 0.079069/0 sec, 0.117067/0 sec, 1.40711/1 sec, 0.146339/0 sec, 1.51315/2 sec, 2.24831/2 sec, 3.11807/3 sec, 3.63806/4 sec )
[LOG] Nr of iterations: 349 (6, 11, 41, 9, 9, 12, 9, 12, 16, 13, 31, 94, 75, 11 )
[LOG] Total clause computation time: 5.9398/5 sec (0.512286/0.512286 sec, 0.006679/0.006679 sec, 0.055827/0.055827 sec, 0.008128/0.008128 sec, 0.005847/0.005847 sec, 0.01647/0.01647 sec, 0.005761/0.005761 sec, 0.03367/0.03367 sec, 1.08108/1.08108 sec, 0.010237/0.010237 sec, 1.03711/1.03711 sec, 0.662844/0.662844 sec, 0.599787/0.599787 sec, 1.90408/1.90408 sec )
[LOG] Total clause minimization time: 9.27011/10 sec (0.517515/0.517515 sec, 0.061627/0.061627 sec, 0.853803/0.853803 sec, 0.10703/0.10703 sec, 0.758213/0.758213 sec, 0.088097/0.088097 sec, 0.072049/0.072049 sec, 0.081657/0.081657 sec, 0.322426/0.322426 sec, 0.13407/0.13407 sec, 0.470427/0.470427 sec, 1.56895/1.56895 sec, 2.50402/2.50402 sec, 1.73024/1.73024 sec )
[LOG] Total clause size reduction: 17875 --> 1705 (310 --> 10, 610 --> 32, 2400 --> 149, 472 --> 13, 464 --> 13, 627 --> 18, 448 --> 13, 605 --> 20, 810 --> 76, 636 --> 37, 1560 --> 165, 4743 --> 652, 3700 --> 458, 490 --> 49 )
[LOG] Average clause size reduction: 51.2178 --> 4.88539 (51.6667 --> 1.66667, 55.4545 --> 2.90909, 58.5366 --> 3.63415, 52.4444 --> 1.44444, 51.5556 --> 1.44444, 52.25 --> 1.5, 49.7778 --> 1.44444, 50.4167 --> 1.66667, 50.625 --> 4.75, 48.9231 --> 2.84615, 50.3226 --> 5.32258, 50.4574 --> 6.93617, 49.3333 --> 6.10667, 44.5455 --> 4.45455 )
[LOG] Overall execution time: 16.8389 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.11 sec (Real time) / 16.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.14 sec (Real time) / 6.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1314 11 37 1 1252
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 28.2017 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 1025 new AND gates.
[LOG] Size before ABC: 1965 AND gates.
[LOG] Size after ABC: 1025 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 22.6595/23 sec (1.93326/2 sec, 0.1513/0 sec, 2.56456/3 sec, 1.65516/2 sec, 0.327588/0 sec, 0.3066/0 sec, 0.263088/1 sec, 0.275681/0 sec, 3.10047/3 sec, 0.316126/0 sec, 3.0939/3 sec, 0.383931/1 sec, 2.58135/2 sec, 3.11436/3 sec, 2.59209/3 sec )
[LOG] Nr of iterations: 410 (9, 11, 58, 15, 9, 11, 12, 14, 32, 9, 31, 11, 76, 78, 34 )
[LOG] Total clause computation time: 7.51905/8 sec (0.956216/0.956216 sec, 0.013563/0.013563 sec, 0.234514/0.234514 sec, 0.037323/0.037323 sec, 0.012155/0.012155 sec, 0.015495/0.015495 sec, 0.016428/0.016428 sec, 0.019476/0.019476 sec, 1.85134/1.85134 sec, 0.014448/0.014448 sec, 1.87804/1.87804 sec, 0.031444/0.031444 sec, 0.993184/0.993184 sec, 0.88366/0.88366 sec, 0.561771/0.561771 sec )
[LOG] Total clause minimization time: 14.9787/15 sec (0.974391/0.974391 sec, 0.134374/0.134374 sec, 2.31158/2.31158 sec, 1.61236/1.61236 sec, 0.311289/0.311289 sec, 0.287218/0.287218 sec, 0.242786/0.242786 sec, 0.251715/0.251715 sec, 1.23661/1.23661 sec, 0.298211/0.298211 sec, 1.2011/1.2011 sec, 0.348263/0.348263 sec, 1.55942/1.55942 sec, 2.1964/2.1964 sec, 2.01301/2.01301 sec )
[LOG] Total clause size reduction: 22967 --> 1965 (536 --> 16, 660 --> 39, 3705 --> 313, 896 --> 24, 504 --> 10, 620 --> 16, 671 --> 19, 780 --> 25, 1829 --> 182, 464 --> 15, 1710 --> 126, 560 --> 19, 4125 --> 481, 4158 --> 536, 1749 --> 144 )
[LOG] Average clause size reduction: 56.0171 --> 4.79268 (59.5556 --> 1.77778, 60 --> 3.54545, 63.8793 --> 5.39655, 59.7333 --> 1.6, 56 --> 1.11111, 56.3636 --> 1.45455, 55.9167 --> 1.58333, 55.7143 --> 1.78571, 57.1562 --> 5.6875, 51.5556 --> 1.66667, 55.1613 --> 4.06452, 50.9091 --> 1.72727, 54.2763 --> 6.32895, 53.3077 --> 6.87179, 51.4412 --> 4.23529 )
[LOG] Overall execution time: 28.2172 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 28.53 sec (Real time) / 26.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.84 sec (Real time) / 5.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1498 12 40 1 1431
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 82.5188 sec CPU time.
[LOG] Relation determinization time: 83 sec real time.
[LOG] Final circuit size: 1193 new AND gates.
[LOG] Size before ABC: 2331 AND gates.
[LOG] Size after ABC: 1193 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 80.654/81 sec (1.24578/2 sec, 0.187065/0 sec, 1.28704/1 sec, 0.866775/1 sec, 0.267135/0 sec, 0.208849/1 sec, 0.93373/0 sec, 0.18217/1 sec, 1.64062/1 sec, 0.389299/1 sec, 1.42451/1 sec, 1.1591/1 sec, 0.329646/1 sec, 6.82296/6 sec, 8.90764/9 sec, 1.72826/2 sec, 53.0734/53 sec )
[LOG] Nr of iterations: 454 (8, 16, 54, 11, 11, 8, 12, 17, 32, 16, 50, 13, 14, 63, 75, 32, 22 )
[LOG] Total clause computation time: 6.65781/4 sec (0.552851/0.552851 sec, 0.015423/0.015423 sec, 0.090376/0.090376 sec, 0.009333/0.009333 sec, 0.009192/0.009192 sec, 0.006224/0.006224 sec, 0.683911/0.683911 sec, 0.048711/0.048711 sec, 1.025/1.025 sec, 0.112884/0.112884 sec, 0.623144/0.623144 sec, 0.012084/0.012084 sec, 0.071868/0.071868 sec, 2.33831/2.33831 sec, 0.518493/0.518493 sec, 0.356387/0.356387 sec, 0.183623/0.183623 sec )
[LOG] Total clause minimization time: 73.8982/77 sec (0.69106/0.69106 sec, 0.169003/0.169003 sec, 1.18782/1.18782 sec, 0.855362/0.855362 sec, 0.255682/0.255682 sec, 0.200855/0.200855 sec, 0.247512/0.247512 sec, 0.130558/0.130558 sec, 0.608974/0.608974 sec, 0.273439/0.273439 sec, 0.791767/0.791767 sec, 1.14402/1.14402 sec, 0.255058/0.255058 sec, 4.47013/4.47013 sec, 8.37176/8.37176 sec, 1.36163/1.36163 sec, 52.8836/52.8836 sec )
[LOG] Total clause size reduction: 27693 --> 2331 (511 --> 12, 1080 --> 47, 3763 --> 253, 700 --> 13, 690 --> 21, 476 --> 12, 737 --> 22, 1056 --> 38, 2015 --> 213, 960 --> 59, 3087 --> 324, 744 --> 33, 793 --> 37, 3720 --> 401, 4366 --> 616, 1798 --> 142, 1197 --> 88 )
[LOG] Average clause size reduction: 60.9978 --> 5.13436 (63.875 --> 1.5, 67.5 --> 2.9375, 69.6852 --> 4.68519, 63.6364 --> 1.18182, 62.7273 --> 1.90909, 59.5 --> 1.5, 61.4167 --> 1.83333, 62.1176 --> 2.23529, 62.9688 --> 6.65625, 60 --> 3.6875, 61.74 --> 6.48, 57.2308 --> 2.53846, 56.6429 --> 2.64286, 59.0476 --> 6.36508, 58.2133 --> 8.21333, 56.1875 --> 4.4375, 54.4091 --> 4 )
[LOG] Overall execution time: 82.5294 sec CPU time.
[LOG] Overall execution time: 83 sec real time.
Synthesis time: 82.91 sec (Real time) / 81.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.29 sec (Real time) / 6.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1729 13 43 1 1656
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 76.6694 sec CPU time.
[LOG] Relation determinization time: 77 sec real time.
[LOG] Final circuit size: 1428 new AND gates.
[LOG] Size before ABC: 2825 AND gates.
[LOG] Size after ABC: 1428 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 74.2563/74 sec (1.28295/1 sec, 0.183512/0 sec, 1.39858/2 sec, 0.295914/0 sec, 1.06628/1 sec, 0.192975/0 sec, 0.298998/0 sec, 0.112395/1 sec, 7.19111/7 sec, 0.260962/0 sec, 2.48175/2 sec, 0.227777/1 sec, 0.166388/0 sec, 1.60713/2 sec, 36.7534/36 sec, 7.57332/8 sec, 3.03115/3 sec, 10.1317/10 sec )
[LOG] Nr of iterations: 569 (7, 12, 55, 13, 26, 13, 21, 13, 50, 25, 44, 16, 13, 17, 60, 94, 58, 32 )
[LOG] Total clause computation time: 14.4901/9 sec (0.614399/0.614399 sec, 0.047364/0.047364 sec, 0.13438/0.13438 sec, 0.025985/0.025985 sec, 0.053299/0.053299 sec, 0.019189/0.019189 sec, 0.07443/0.07443 sec, 0.014464/0.014464 sec, 5.52767/5.52767 sec, 0.026182/0.026182 sec, 1.39783/1.39783 sec, 0.01703/0.01703 sec, 0.018566/0.018566 sec, 0.260392/0.260392 sec, 1.01102/1.01102 sec, 3.78059/3.78059 sec, 0.435431/0.435431 sec, 1.03186/1.03186 sec )
[LOG] Total clause minimization time: 59.617/65 sec (0.666905/0.666905 sec, 0.133444/0.133444 sec, 1.25399/1.25399 sec, 0.266943/0.266943 sec, 1.00715/1.00715 sec, 0.170458/0.170458 sec, 0.219877/0.219877 sec, 0.095078/0.095078 sec, 1.64945/1.64945 sec, 0.229683/0.229683 sec, 1.07219/1.07219 sec, 0.20746/0.20746 sec, 0.144701/0.144701 sec, 1.34235/1.34235 sec, 35.725/35.725 sec, 3.76626/3.76626 sec, 2.57829/2.57829 sec, 9.08778/9.08778 sec )
[LOG] Total clause size reduction: 36693 --> 2825 (462 --> 11, 836 --> 39, 4050 --> 262, 888 --> 29, 1825 --> 47, 864 --> 18, 1420 --> 46, 840 --> 23, 3381 --> 360, 1632 --> 72, 2881 --> 307, 990 --> 29, 780 --> 21, 1024 --> 59, 3717 --> 325, 5766 --> 717, 3477 --> 297, 1860 --> 163 )
[LOG] Average clause size reduction: 64.4868 --> 4.96485 (66 --> 1.57143, 69.6667 --> 3.25, 73.6364 --> 4.76364, 68.3077 --> 2.23077, 70.1923 --> 1.80769, 66.4615 --> 1.38462, 67.619 --> 2.19048, 64.6154 --> 1.76923, 67.62 --> 7.2, 65.28 --> 2.88, 65.4773 --> 6.97727, 61.875 --> 1.8125, 60 --> 1.61538, 60.2353 --> 3.47059, 61.95 --> 5.41667, 61.3404 --> 7.62766, 59.9483 --> 5.12069, 58.125 --> 5.09375 )
[LOG] Overall execution time: 76.6816 sec CPU time.
[LOG] Overall execution time: 77 sec real time.
Synthesis time: 77.12 sec (Real time) / 75.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.56 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.77 sec (Real time) / 11.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1999 14 45 1 1922
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 99.0141 sec CPU time.
[LOG] Relation determinization time: 99 sec real time.
[LOG] Final circuit size: 765 new AND gates.
[LOG] Size before ABC: 1442 AND gates.
[LOG] Size after ABC: 763 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 95.9234/96 sec (21.6958/22 sec, 1.04683/1 sec, 0.026515/0 sec, 1.8441/2 sec, 1.8884/1 sec, 0.496791/1 sec, 0.407607/0 sec, 0.321836/1 sec, 0.341761/0 sec, 0.440978/0 sec, 0.402533/1 sec, 0.293172/0 sec, 0.272012/0 sec, 0.352022/1 sec, 0.459275/0 sec, 0.368978/1 sec, 1.4865/1 sec, 58.3278/59 sec, 5.45046/5 sec )
[LOG] Nr of iterations: 397 (7, 2, 8, 30, 16, 15, 15, 13, 21, 16, 25, 20, 20, 14, 29, 22, 73, 22, 29 )
[LOG] Total clause computation time: 32.0105/32 sec (20.9293/20.9293 sec, 1.03571/1.03571 sec, 0.007714/0.007714 sec, 0.532497/0.532497 sec, 0.247834/0.247834 sec, 0.019999/0.019999 sec, 0.01448/0.01448 sec, 0.012578/0.012578 sec, 0.021486/0.021486 sec, 0.064286/0.064286 sec, 0.066441/0.066441 sec, 0.066077/0.066077 sec, 0.069227/0.069227 sec, 0.068192/0.068192 sec, 0.11295/0.11295 sec, 0.104317/0.104317 sec, 0.23764/0.23764 sec, 4.71467/4.71467 sec, 3.68505/3.68505 sec )
[LOG] Total clause minimization time: 63.8142/64 sec (0.764489/0.764489 sec, 0.009316/0.009316 sec, 0.017064/0.017064 sec, 1.30418/1.30418 sec, 1.63613/1.63613 sec, 0.473419/0.473419 sec, 0.389829/0.389829 sec, 0.306347/0.306347 sec, 0.316312/0.316312 sec, 0.372966/0.372966 sec, 0.330842/0.330842 sec, 0.222956/0.222956 sec, 0.198498/0.198498 sec, 0.280409/0.280409 sec, 0.340501/0.340501 sec, 0.259846/0.259846 sec, 1.23167/1.23167 sec, 53.6051/53.6051 sec, 1.75438/1.75438 sec )
[LOG] Total clause size reduction: 26357 --> 1442 (486 --> 19, 80 --> 4, 553 --> 13, 2262 --> 207, 1155 --> 63, 1064 --> 16, 1050 --> 18, 888 --> 15, 1460 --> 37, 1080 --> 58, 1704 --> 83, 1330 --> 59, 1311 --> 61, 884 --> 49, 1876 --> 104, 1386 --> 68, 4680 --> 334, 1344 --> 106, 1764 --> 128 )
[LOG] Average clause size reduction: 66.3904 --> 3.63224 (69.4286 --> 2.71429, 40 --> 2, 69.125 --> 1.625, 75.4 --> 6.9, 72.1875 --> 3.9375, 70.9333 --> 1.06667, 70 --> 1.2, 68.3077 --> 1.15385, 69.5238 --> 1.7619, 67.5 --> 3.625, 68.16 --> 3.32, 66.5 --> 2.95, 65.55 --> 3.05, 63.1429 --> 3.5, 64.6897 --> 3.58621, 63 --> 3.09091, 64.1096 --> 4.57534, 61.0909 --> 4.81818, 60.8276 --> 4.41379 )
[LOG] Overall execution time: 99.0279 sec CPU time.
[LOG] Overall execution time: 99 sec real time.
Synthesis time: 99.47 sec (Real time) / 97.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.56 sec (Real time) / 4.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1375 15 47 1 1296
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 66.4727 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 1054 new AND gates.
[LOG] Size before ABC: 2070 AND gates.
[LOG] Size after ABC: 1052 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 64.2081/65 sec (1.2793/2 sec, 19.4251/19 sec, 0.013026/0 sec, 16.7617/17 sec, 1.86228/2 sec, 0.185112/0 sec, 0.329348/0 sec, 0.197553/1 sec, 0.152444/0 sec, 0.141669/0 sec, 0.214547/0 sec, 0.206386/0 sec, 0.201046/1 sec, 0.173399/0 sec, 1.18469/1 sec, 0.241663/0 sec, 1.91535/2 sec, 0.592881/1 sec, 12.5636/12 sec, 6.56705/7 sec )
[LOG] Nr of iterations: 490 (7, 2, 5, 47, 33, 19, 19, 24, 24, 10, 18, 15, 17, 13, 23, 21, 111, 34, 20, 28 )
[LOG] Total clause computation time: 29.5576/30 sec (0.584828/0.584828 sec, 19.4136/19.4136 sec, 0.003979/0.003979 sec, 0.255253/0.255253 sec, 0.551432/0.551432 sec, 0.022066/0.022066 sec, 0.215541/0.215541 sec, 0.024605/0.024605 sec, 0.020429/0.020429 sec, 0.044339/0.044339 sec, 0.077288/0.077288 sec, 0.075171/0.075171 sec, 0.059588/0.059588 sec, 0.063166/0.063166 sec, 1.05043/1.05043 sec, 0.096926/0.096926 sec, 0.345308/0.345308 sec, 0.100249/0.100249 sec, 3.14168/3.14168 sec, 3.4117/3.4117 sec )
[LOG] Total clause minimization time: 34.5462/35 sec (0.693054/0.693054 sec, 0.01057/0.01057 sec, 0.008036/0.008036 sec, 16.4982/16.4982 sec, 1.30442/1.30442 sec, 0.159812/0.159812 sec, 0.110448/0.110448 sec, 0.169092/0.169092 sec, 0.12836/0.12836 sec, 0.095466/0.095466 sec, 0.133779/0.133779 sec, 0.128218/0.128218 sec, 0.138229/0.138229 sec, 0.107275/0.107275 sec, 0.13019/0.13019 sec, 0.141147/0.141147 sec, 1.54691/1.54691 sec, 0.48523/0.48523 sec, 9.41375/9.41375 sec, 3.14403/3.14403 sec )
[LOG] Total clause size reduction: 34595 --> 2070 (510 --> 16, 84 --> 5, 332 --> 7, 3772 --> 305, 2592 --> 184, 1440 --> 35, 1422 --> 47, 1794 --> 41, 1771 --> 41, 684 --> 19, 1275 --> 57, 1036 --> 63, 1168 --> 51, 864 --> 39, 1562 --> 60, 1400 --> 47, 7590 --> 661, 2244 --> 138, 1273 --> 104, 1782 --> 150 )
[LOG] Average clause size reduction: 70.602 --> 4.22449 (72.8571 --> 2.28571, 42 --> 2.5, 66.4 --> 1.4, 80.2553 --> 6.48936, 78.5455 --> 5.57576, 75.7895 --> 1.84211, 74.8421 --> 2.47368, 74.75 --> 1.70833, 73.7917 --> 1.70833, 68.4 --> 1.9, 70.8333 --> 3.16667, 69.0667 --> 4.2, 68.7059 --> 3, 66.4615 --> 3, 67.913 --> 2.6087, 66.6667 --> 2.2381, 68.3784 --> 5.95495, 66 --> 4.05882, 63.65 --> 5.2, 63.6429 --> 5.35714 )
[LOG] Overall execution time: 66.4863 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
Synthesis time: 66.91 sec (Real time) / 65.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.16 sec (Real time) / 7.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1698 16 49 1 1615
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 74.2467 sec CPU time.
[LOG] Relation determinization time: 74 sec real time.
[LOG] Final circuit size: 1081 new AND gates.
[LOG] Size before ABC: 2152 AND gates.
[LOG] Size after ABC: 1081 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 70.7966/71 sec (1.60847/2 sec, 0.047454/0 sec, 0.0374/0 sec, 2.91742/3 sec, 2.56073/2 sec, 0.265921/1 sec, 0.213444/0 sec, 0.370625/0 sec, 0.120353/0 sec, 0.27267/1 sec, 0.290139/0 sec, 0.349699/0 sec, 0.234633/0 sec, 0.285439/1 sec, 0.344846/0 sec, 0.378348/0 sec, 2.13609/3 sec, 0.738856/0 sec, 0.784928/1 sec, 52.6535/53 sec, 4.18563/4 sec )
[LOG] Nr of iterations: 485 (6, 3, 5, 49, 37, 16, 16, 16, 10, 12, 19, 26, 16, 16, 15, 19, 63, 35, 35, 40, 31 )
[LOG] Total clause computation time: 10.2222/8 sec (0.741162/0.741162 sec, 0.010769/0.010769 sec, 0.004427/0.004427 sec, 1.04269/1.04269 sec, 0.659474/0.659474 sec, 0.018143/0.018143 sec, 0.017242/0.017242 sec, 0.118522/0.118522 sec, 0.01021/0.01021 sec, 0.107194/0.107194 sec, 0.09771/0.09771 sec, 0.116968/0.116968 sec, 0.091263/0.091263 sec, 0.124531/0.124531 sec, 0.16475/0.16475 sec, 0.158696/0.158696 sec, 1.0506/1.0506 sec, 0.132605/0.132605 sec, 0.132167/0.132167 sec, 3.41963/3.41963 sec, 2.00344/2.00344 sec )
[LOG] Total clause minimization time: 60.4364/63 sec (0.865441/0.865441 sec, 0.035891/0.035891 sec, 0.032043/0.032043 sec, 1.86309/1.86309 sec, 1.89078/1.89078 sec, 0.24403/0.24403 sec, 0.192499/0.192499 sec, 0.247927/0.247927 sec, 0.107511/0.107511 sec, 0.162587/0.162587 sec, 0.187392/0.187392 sec, 0.226948/0.226948 sec, 0.139527/0.139527 sec, 0.156757/0.156757 sec, 0.176158/0.176158 sec, 0.214522/0.214522 sec, 1.06982/1.06982 sec, 0.596777/0.596777 sec, 0.643696/0.643696 sec, 49.2147/49.2147 sec, 2.1683/2.1683 sec )
[LOG] Total clause size reduction: 35738 --> 2152 (445 --> 15, 176 --> 9, 348 --> 7, 4128 --> 352, 3060 --> 341, 1260 --> 16, 1245 --> 18, 1230 --> 27, 729 --> 14, 880 --> 21, 1422 --> 63, 1950 --> 64, 1155 --> 38, 1140 --> 50, 1050 --> 57, 1332 --> 65, 4526 --> 369, 2448 --> 112, 2414 --> 146, 2730 --> 209, 2070 --> 159 )
[LOG] Average clause size reduction: 73.6866 --> 4.43711 (74.1667 --> 2.5, 58.6667 --> 3, 69.6 --> 1.4, 84.2449 --> 7.18367, 82.7027 --> 9.21622, 78.75 --> 1, 77.8125 --> 1.125, 76.875 --> 1.6875, 72.9 --> 1.4, 73.3333 --> 1.75, 74.8421 --> 3.31579, 75 --> 2.46154, 72.1875 --> 2.375, 71.25 --> 3.125, 70 --> 3.8, 70.1053 --> 3.42105, 71.8413 --> 5.85714, 69.9429 --> 3.2, 68.9714 --> 4.17143, 68.25 --> 5.225, 66.7742 --> 5.12903 )
[LOG] Overall execution time: 74.2633 sec CPU time.
[LOG] Overall execution time: 74 sec real time.
Synthesis time: 74.71 sec (Real time) / 72.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.26 sec (Real time) / 11.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1772 17 51 1 1683
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 84.2858 sec CPU time.
[LOG] Relation determinization time: 85 sec real time.
[LOG] Final circuit size: 1438 new AND gates.
[LOG] Size before ABC: 2884 AND gates.
[LOG] Size after ABC: 1438 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 80.0281/81 sec (1.80685/2 sec, 0.060068/0 sec, 0.019831/0 sec, 16.5047/17 sec, 2.68525/3 sec, 0.377334/0 sec, 1.4613/1 sec, 0.48396/1 sec, 0.179303/0 sec, 0.43954/0 sec, 0.299952/1 sec, 0.272443/0 sec, 0.284138/0 sec, 0.464556/1 sec, 0.361438/0 sec, 0.277934/0 sec, 3.53676/4 sec, 1.49427/2 sec, 7.66948/7 sec, 1.07124/1 sec, 10.5286/11 sec, 29.7492/30 sec )
[LOG] Nr of iterations: 574 (4, 3, 6, 48, 63, 17, 16, 13, 17, 29, 11, 14, 14, 21, 13, 11, 102, 35, 43, 13, 48, 33 )
[LOG] Total clause computation time: 13.1131/15 sec (0.826364/0.826364 sec, 0.030456/0.030456 sec, 0.005814/0.005814 sec, 1.28495/1.28495 sec, 1.62091/1.62091 sec, 0.022048/0.022048 sec, 0.020926/0.020926 sec, 0.105645/0.105645 sec, 0.02295/0.02295 sec, 0.211812/0.211812 sec, 0.128385/0.128385 sec, 0.117807/0.117807 sec, 0.118776/0.118776 sec, 0.215795/0.215795 sec, 0.17477/0.17477 sec, 0.153983/0.153983 sec, 1.18976/1.18976 sec, 0.157186/0.157186 sec, 2.40618/2.40618 sec, 0.204202/0.204202 sec, 1.70539/1.70539 sec, 2.38902/2.38902 sec )
[LOG] Total clause minimization time: 66.7218/66 sec (0.97881/0.97881 sec, 0.02838/0.02838 sec, 0.012156/0.012156 sec, 15.206/15.206 sec, 1.04689/1.04689 sec, 0.351134/0.351134 sec, 1.43646/1.43646 sec, 0.375013/0.375013 sec, 0.152124/0.152124 sec, 0.220373/0.220373 sec, 0.167743/0.167743 sec, 0.150575/0.150575 sec, 0.160705/0.160705 sec, 0.242854/0.242854 sec, 0.181578/0.181578 sec, 0.119986/0.119986 sec, 2.31321/2.31321 sec, 1.32493/1.32493 sec, 5.24836/5.24836 sec, 0.862219/0.862219 sec, 8.80329/8.80329 sec, 27.339/27.339 sec )
[LOG] Total clause size reduction: 44534 --> 2884 (279 --> 12, 184 --> 9, 455 --> 8, 4230 --> 319, 5518 --> 398, 1408 --> 17, 1305 --> 17, 1032 --> 17, 1360 --> 25, 2352 --> 59, 830 --> 25, 1066 --> 47, 1053 --> 53, 1600 --> 78, 948 --> 59, 780 --> 32, 7777 --> 997, 2584 --> 128, 3150 --> 172, 888 --> 52, 3431 --> 207, 2304 --> 153 )
[LOG] Average clause size reduction: 77.5854 --> 5.02439 (69.75 --> 3, 61.3333 --> 3, 75.8333 --> 1.33333, 88.125 --> 6.64583, 87.5873 --> 6.31746, 82.8235 --> 1, 81.5625 --> 1.0625, 79.3846 --> 1.30769, 80 --> 1.47059, 81.1034 --> 2.03448, 75.4545 --> 2.27273, 76.1429 --> 3.35714, 75.2143 --> 3.78571, 76.1905 --> 3.71429, 72.9231 --> 4.53846, 70.9091 --> 2.90909, 76.2451 --> 9.77451, 73.8286 --> 3.65714, 73.2558 --> 4, 68.3077 --> 4, 71.4792 --> 4.3125, 69.8182 --> 4.63636 )
[LOG] Overall execution time: 84.3051 sec CPU time.
[LOG] Overall execution time: 85 sec real time.
Synthesis time: 84.81 sec (Real time) / 82.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.79 sec (Real time) / 18.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2170 18 53 1 2077
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 73.3143 sec CPU time.
[LOG] Relation determinization time: 73 sec real time.
[LOG] Final circuit size: 1838 new AND gates.
[LOG] Size before ABC: 3864 AND gates.
[LOG] Size after ABC: 1838 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 68.5916/69 sec (1.82824/2 sec, 0.071458/0 sec, 0.040408/0 sec, 19.4342/20 sec, 2.35511/2 sec, 0.384212/0 sec, 0.266031/1 sec, 1.55232/1 sec, 0.174791/0 sec, 0.2409/1 sec, 0.255054/0 sec, 0.262948/0 sec, 0.249306/0 sec, 0.306987/1 sec, 0.355094/0 sec, 0.316949/0 sec, 4.71846/5 sec, 5.54234/6 sec, 4.31097/4 sec, 2.528/2 sec, 0.880626/1 sec, 3.83777/4 sec, 18.6794/19 sec )
[LOG] Nr of iterations: 696 (4, 3, 7, 58, 25, 19, 20, 17, 9, 13, 22, 13, 15, 12, 11, 11, 125, 41, 40, 14, 27, 141, 49 )
[LOG] Total clause computation time: 15.4946/15 sec (0.818094/0.818094 sec, 0.022445/0.022445 sec, 0.006483/0.006483 sec, 1.48756/1.48756 sec, 1.64961/1.64961 sec, 0.024926/0.024926 sec, 0.024682/0.024682 sec, 0.019755/0.019755 sec, 0.010377/0.010377 sec, 0.075305/0.075305 sec, 0.072576/0.072576 sec, 0.113213/0.113213 sec, 0.063982/0.063982 sec, 0.132793/0.132793 sec, 0.11647/0.11647 sec, 0.153115/0.153115 sec, 1.4211/1.4211 sec, 0.176365/0.176365 sec, 0.173166/0.173166 sec, 1.79896/1.79896 sec, 0.17692/0.17692 sec, 1.03405/1.03405 sec, 5.92262/5.92262 sec )
[LOG] Total clause minimization time: 52.8686/54 sec (1.00799/1.00799 sec, 0.047682/0.047682 sec, 0.032509/0.032509 sec, 17.9263/17.9263 sec, 0.696386/0.696386 sec, 0.354746/0.354746 sec, 0.236785/0.236785 sec, 1.52846/1.52846 sec, 0.162004/0.162004 sec, 0.162219/0.162219 sec, 0.176974/0.176974 sec, 0.146112/0.146112 sec, 0.181253/0.181253 sec, 0.170322/0.170322 sec, 0.23488/0.23488 sec, 0.160058/0.160058 sec, 3.25869/3.25869 sec, 5.35383/5.35383 sec, 4.12577/4.12577 sec, 0.722896/0.722896 sec, 0.695739/0.695739 sec, 2.75976/2.75976 sec, 12.7272/12.7272 sec )
[LOG] Total clause size reduction: 55440 --> 3864 (291 --> 12, 192 --> 10, 570 --> 10, 5358 --> 484, 2232 --> 127, 1656 --> 20, 1729 --> 24, 1440 --> 19, 712 --> 12, 1056 --> 38, 1827 --> 44, 1032 --> 21, 1190 --> 43, 924 --> 44, 830 --> 29, 820 --> 36, 10044 --> 1029, 3200 --> 167, 3081 --> 151, 1014 --> 72, 2002 --> 156, 10640 --> 1058, 3600 --> 258 )
[LOG] Average clause size reduction: 79.6552 --> 5.55172 (72.75 --> 3, 64 --> 3.33333, 81.4286 --> 1.42857, 92.3793 --> 8.34483, 89.28 --> 5.08, 87.1579 --> 1.05263, 86.45 --> 1.2, 84.7059 --> 1.11765, 79.1111 --> 1.33333, 81.2308 --> 2.92308, 83.0455 --> 2, 79.3846 --> 1.61538, 79.3333 --> 2.86667, 77 --> 3.66667, 75.4545 --> 2.63636, 74.5455 --> 3.27273, 80.352 --> 8.232, 78.0488 --> 4.07317, 77.025 --> 3.775, 72.4286 --> 5.14286, 74.1481 --> 5.77778, 75.461 --> 7.50355, 73.4694 --> 5.26531 )
[LOG] Overall execution time: 73.3345 sec CPU time.
[LOG] Overall execution time: 74 sec real time.
Synthesis time: 73.89 sec (Real time) / 71.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.86 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.38 sec (Real time) / 15.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2620 19 55 1 2523
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 60.2954 sec CPU time.
[LOG] Relation determinization time: 61 sec real time.
[LOG] Final circuit size: 2939 new AND gates.
[LOG] Size before ABC: 6162 AND gates.
[LOG] Size after ABC: 2939 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 54.9155/55 sec (2.28799/2 sec, 0.059827/0 sec, 0.05378/0 sec, 7.74441/8 sec, 2.77159/3 sec, 0.679304/1 sec, 2.11147/2 sec, 0.316649/0 sec, 0.425728/1 sec, 0.425456/0 sec, 0.572852/1 sec, 0.400843/0 sec, 0.392911/0 sec, 0.86795/1 sec, 0.894249/1 sec, 0.53653/1 sec, 6.80993/6 sec, 1.75374/2 sec, 2.37547/3 sec, 1.16375/1 sec, 4.51636/4 sec, 3.63469/4 sec, 8.81641/9 sec, 5.30366/5 sec )
[LOG] Nr of iterations: 796 (4, 3, 6, 75, 42, 20, 22, 11, 13, 15, 13, 13, 16, 28, 30, 16, 157, 18, 61, 15, 26, 16, 132, 44 )
[LOG] Total clause computation time: 14.0636/16 sec (1.05559/1.05559 sec, 0.007456/0.007456 sec, 0.008821/0.008821 sec, 2.5022/2.5022 sec, 1.06154/1.06154 sec, 0.030938/0.030938 sec, 0.031947/0.031947 sec, 0.014796/0.014796 sec, 0.03562/0.03562 sec, 0.106875/0.106875 sec, 0.138232/0.138232 sec, 0.096774/0.096774 sec, 0.091883/0.091883 sec, 0.142948/0.142948 sec, 0.139422/0.139422 sec, 0.130727/0.130727 sec, 0.954685/0.954685 sec, 0.209716/0.209716 sec, 0.222139/0.222139 sec, 0.185066/0.185066 sec, 0.209474/0.209474 sec, 0.166857/0.166857 sec, 3.74173/3.74173 sec, 2.77816/2.77816 sec )
[LOG] Total clause minimization time: 40.5587/39 sec (1.23008/1.23008 sec, 0.050635/0.050635 sec, 0.042664/0.042664 sec, 5.21439/5.21439 sec, 1.69242/1.69242 sec, 0.643159/0.643159 sec, 2.07373/2.07373 sec, 0.298302/0.298302 sec, 0.386195/0.386195 sec, 0.314116/0.314116 sec, 0.429847/0.429847 sec, 0.299613/0.299613 sec, 0.296345/0.296345 sec, 0.716802/0.716802 sec, 0.74623/0.74623 sec, 0.399825/0.399825 sec, 5.80159/5.80159 sec, 1.5366/1.5366 sec, 2.13033/2.13033 sec, 0.971486/0.971486 sec, 4.29594/4.29594 sec, 3.46012/3.46012 sec, 5.02282/5.02282 sec, 2.50544/2.50544 sec )
[LOG] Total clause size reduction: 67602 --> 6162 (306 --> 11, 202 --> 9, 500 --> 8, 7326 --> 691, 4018 --> 542, 1843 --> 21, 2016 --> 26, 950 --> 12, 1128 --> 17, 1302 --> 26, 1104 --> 33, 1092 --> 22, 1350 --> 31, 2403 --> 77, 2552 --> 90, 1305 --> 41, 13416 --> 1967, 1445 --> 55, 5040 --> 279, 1162 --> 72, 2050 --> 72, 1215 --> 61, 10480 --> 1782, 3397 --> 217 )
[LOG] Average clause size reduction: 84.9271 --> 7.74121 (76.5 --> 2.75, 67.3333 --> 3, 83.3333 --> 1.33333, 97.68 --> 9.21333, 95.6667 --> 12.9048, 92.15 --> 1.05, 91.6364 --> 1.18182, 86.3636 --> 1.09091, 86.7692 --> 1.30769, 86.8 --> 1.73333, 84.9231 --> 2.53846, 84 --> 1.69231, 84.375 --> 1.9375, 85.8214 --> 2.75, 85.0667 --> 3, 81.5625 --> 2.5625, 85.4522 --> 12.5287, 80.2778 --> 3.05556, 82.623 --> 4.57377, 77.4667 --> 4.8, 78.8462 --> 2.76923, 75.9375 --> 3.8125, 79.3939 --> 13.5, 77.2045 --> 4.93182 )
[LOG] Overall execution time: 60.3181 sec CPU time.
[LOG] Overall execution time: 61 sec real time.
Synthesis time: 61.02 sec (Real time) / 58.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.61 sec (Real time) / 1.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 34.53 sec (Real time) / 34.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 3774 20 58 1 3672
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.098348 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 78 new AND gates.
[LOG] Size before ABC: 110 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.076924/0 sec (0.042402/0 sec, 0.006229/0 sec, 0.008824/0 sec, 0.007507/0 sec, 0.008872/0 sec, 0.00309/0 sec )
[LOG] Nr of iterations: 52 (11, 10, 9, 2, 12, 8 )
[LOG] Total clause computation time: 0.028917/0 sec (0.01977/0.01977 sec, 0.002607/0.002607 sec, 0.002658/0.002658 sec, 0.000519/0.000519 sec, 0.002432/0.002432 sec, 0.000931/0.000931 sec )
[LOG] Total clause minimization time: 0.046754/0 sec (0.022385/0.022385 sec, 0.003412/0.003412 sec, 0.005907/0.005907 sec, 0.006946/0.006946 sec, 0.006129/0.006129 sec, 0.001975/0.001975 sec )
[LOG] Total clause size reduction: 1457 --> 109 (340 --> 21, 297 --> 16, 256 --> 31, 31 --> 0, 330 --> 28, 203 --> 13 )
[LOG] Average clause size reduction: 28.0192 --> 2.09615 (30.9091 --> 1.90909, 29.7 --> 1.6, 28.4444 --> 3.44444, 15.5 --> 0, 27.5 --> 2.33333, 25.375 --> 1.625 )
[LOG] Overall execution time: 0.100139 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 252 5 23 1 219
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.174324 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 91 new AND gates.
[LOG] Size before ABC: 142 AND gates.
[LOG] Size after ABC: 91 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.136457/1 sec (0.06818/1 sec, 0.014967/0 sec, 0.016078/0 sec, 0.012467/0 sec, 0.006533/0 sec, 0.015642/0 sec, 0.00259/0 sec )
[LOG] Nr of iterations: 63 (14, 11, 9, 8, 6, 10, 5 )
[LOG] Total clause computation time: 0.053274/0 sec (0.030666/0.030666 sec, 0.004925/0.004925 sec, 0.005907/0.005907 sec, 0.002108/0.002108 sec, 0.00297/0.00297 sec, 0.005803/0.005803 sec, 0.000895/0.000895 sec )
[LOG] Total clause minimization time: 0.081335/1 sec (0.037117/0.037117 sec, 0.009743/0.009743 sec, 0.009918/0.009918 sec, 0.010099/0.010099 sec, 0.003403/0.003403 sec, 0.009529/0.009529 sec, 0.001526/0.001526 sec )
[LOG] Total clause size reduction: 2048 --> 142 (507 --> 39, 380 --> 27, 296 --> 16, 252 --> 22, 175 --> 9, 306 --> 22, 132 --> 7 )
[LOG] Average clause size reduction: 32.5079 --> 2.25397 (36.2143 --> 2.78571, 34.5455 --> 2.45455, 32.8889 --> 1.77778, 31.5 --> 2.75, 29.1667 --> 1.5, 30.6 --> 2.2, 26.4 --> 1.4 )
[LOG] Overall execution time: 0.176385 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 304 6 26 1 265
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.856966 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 436 AND gates.
[LOG] Size after ABC: 247 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.78141/1 sec (0.124774/0 sec, 0.038604/0 sec, 0.17094/0 sec, 0.01717/1 sec, 0.034059/0 sec, 0.020894/0 sec, 0.296788/0 sec, 0.073488/0 sec, 0.004693/0 sec )
[LOG] Nr of iterations: 139 (22, 17, 12, 12, 17, 10, 9, 35, 5 )
[LOG] Total clause computation time: 0.369405/0 sec (0.051407/0.051407 sec, 0.009913/0.009913 sec, 0.003742/0.003742 sec, 0.002483/0.002483 sec, 0.007702/0.007702 sec, 0.006392/0.006392 sec, 0.263506/0.263506 sec, 0.02305/0.02305 sec, 0.00121/0.00121 sec )
[LOG] Total clause minimization time: 0.406741/1 sec (0.072454/0.072454 sec, 0.028039/0.028039 sec, 0.166755/0.166755 sec, 0.014285/0.014285 sec, 0.025723/0.025723 sec, 0.014062/0.014062 sec, 0.032877/0.032877 sec, 0.049258/0.049258 sec, 0.003288/0.003288 sec )
[LOG] Total clause size reduction: 5482 --> 436 (966 --> 93, 720 --> 63, 484 --> 29, 473 --> 22, 672 --> 49, 369 --> 39, 320 --> 25, 1326 --> 109, 152 --> 7 )
[LOG] Average clause size reduction: 39.4388 --> 3.13669 (43.9091 --> 4.22727, 42.3529 --> 3.70588, 40.3333 --> 2.41667, 39.4167 --> 1.83333, 39.5294 --> 2.88235, 36.9 --> 3.9, 35.5556 --> 2.77778, 37.8857 --> 3.11429, 30.4 --> 1.4 )
[LOG] Overall execution time: 0.859547 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.03 sec (Real time) / 0.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.88 sec (Real time) / 0.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 501 7 30 1 455
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.09803 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 333 new AND gates.
[LOG] Size before ABC: 544 AND gates.
[LOG] Size after ABC: 333 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.0082/1 sec (0.073764/0 sec, 0.00827/0 sec, 0.100351/0 sec, 0.023071/0 sec, 0.301677/1 sec, 0.031472/0 sec, 0.032328/0 sec, 0.03194/0 sec, 0.053295/0 sec, 0.352029/0 sec )
[LOG] Nr of iterations: 172 (9, 5, 40, 10, 5, 17, 7, 11, 28, 40 )
[LOG] Total clause computation time: 0.119234/0 sec (0.034152/0.034152 sec, 0.001111/0.001111 sec, 0.011705/0.011705 sec, 0.002291/0.002291 sec, 0.00093/0.00093 sec, 0.003845/0.003845 sec, 0.020222/0.020222 sec, 0.012135/0.012135 sec, 0.010411/0.010411 sec, 0.022432/0.022432 sec )
[LOG] Total clause minimization time: 0.881693/1 sec (0.039277/0.039277 sec, 0.006964/0.006964 sec, 0.087049/0.087049 sec, 0.020405/0.020405 sec, 0.300523/0.300523 sec, 0.026935/0.026935 sec, 0.011775/0.011775 sec, 0.019291/0.019291 sec, 0.041697/0.041697 sec, 0.327777/0.327777 sec )
[LOG] Total clause size reduction: 7384 --> 544 (408 --> 14, 200 --> 13, 1911 --> 200, 432 --> 14, 188 --> 5, 736 --> 57, 270 --> 15, 440 --> 33, 1161 --> 80, 1638 --> 113 )
[LOG] Average clause size reduction: 42.9302 --> 3.16279 (45.3333 --> 1.55556, 40 --> 2.6, 47.775 --> 5, 43.2 --> 1.4, 37.6 --> 1, 43.2941 --> 3.35294, 38.5714 --> 2.14286, 40 --> 3, 41.4643 --> 2.85714, 40.95 --> 2.825 )
[LOG] Overall execution time: 1.101 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.28 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.93 sec (Real time) / 0.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 629 8 33 1 578
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 10.2775 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 955 new AND gates.
[LOG] Size before ABC: 1837 AND gates.
[LOG] Size after ABC: 955 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.1325/10 sec (0.093971/0 sec, 0.017703/0 sec, 0.133178/0 sec, 0.283184/0 sec, 0.020502/0 sec, 0.027722/0 sec, 0.025175/0 sec, 0.06282/0 sec, 0.27766/1 sec, 0.942325/1 sec, 7.59549/7 sec, 0.652758/1 sec )
[LOG] Nr of iterations: 326 (7, 8, 41, 13, 11, 13, 13, 7, 18, 133, 44, 18 )
[LOG] Total clause computation time: 1.11614/1 sec (0.044636/0.044636 sec, 0.002522/0.002522 sec, 0.013792/0.013792 sec, 0.007527/0.007527 sec, 0.002741/0.002741 sec, 0.005145/0.005145 sec, 0.003431/0.003431 sec, 0.042586/0.042586 sec, 0.225053/0.225053 sec, 0.092903/0.092903 sec, 0.633859/0.633859 sec, 0.041947/0.041947 sec )
[LOG] Total clause minimization time: 8.99901/9 sec (0.049003/0.049003 sec, 0.014835/0.014835 sec, 0.117529/0.117529 sec, 0.275007/0.275007 sec, 0.017282/0.017282 sec, 0.02201/0.02201 sec, 0.021158/0.021158 sec, 0.019798/0.019798 sec, 0.051664/0.051664 sec, 0.842348/0.842348 sec, 6.95882/6.95882 sec, 0.609564/0.609564 sec )
[LOG] Total clause size reduction: 15934 --> 1837 (348 --> 10, 399 --> 23, 2240 --> 213, 660 --> 32, 540 --> 19, 636 --> 27, 624 --> 24, 306 --> 17, 850 --> 99, 6468 --> 1132, 2064 --> 182, 799 --> 59 )
[LOG] Average clause size reduction: 48.8773 --> 5.63497 (49.7143 --> 1.42857, 49.875 --> 2.875, 54.6341 --> 5.19512, 50.7692 --> 2.46154, 49.0909 --> 1.72727, 48.9231 --> 2.07692, 48 --> 1.84615, 43.7143 --> 2.42857, 47.2222 --> 5.5, 48.6316 --> 8.51128, 46.9091 --> 4.13636, 44.3889 --> 3.27778 )
[LOG] Overall execution time: 10.281 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.57 sec (Real time) / 10.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.51 sec (Real time) / 2.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1295 9 37 1 1237
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 14.0241 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 1410 new AND gates.
[LOG] Size before ABC: 2812 AND gates.
[LOG] Size after ABC: 1410 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.7735/14 sec (0.132664/0 sec, 0.026345/0 sec, 0.476771/1 sec, 0.039054/0 sec, 0.049215/0 sec, 0.03338/0 sec, 0.031635/0 sec, 0.466137/0 sec, 0.120705/1 sec, 0.472892/0 sec, 2.12146/2 sec, 2.27957/2 sec, 7.52368/8 sec )
[LOG] Nr of iterations: 451 (8, 8, 68, 13, 11, 12, 13, 7, 13, 8, 59, 191, 40 )
[LOG] Total clause computation time: 2.47788/3 sec (0.062322/0.062322 sec, 0.002514/0.002514 sec, 0.022497/0.022497 sec, 0.004562/0.004562 sec, 0.012741/0.012741 sec, 0.005115/0.005115 sec, 0.005772/0.005772 sec, 0.004371/0.004371 sec, 0.061132/0.061132 sec, 0.431519/0.431519 sec, 0.049914/0.049914 sec, 0.106543/0.106543 sec, 1.70888/1.70888 sec )
[LOG] Total clause minimization time: 11.2645/11 sec (0.069895/0.069895 sec, 0.02334/0.02334 sec, 0.450528/0.450528 sec, 0.033763/0.033763 sec, 0.035845/0.035845 sec, 0.027575/0.027575 sec, 0.025167/0.025167 sec, 0.461226/0.461226 sec, 0.058494/0.058494 sec, 0.040775/0.040775 sec, 2.06792/2.06792 sec, 2.15917/2.15917 sec, 5.81083/5.81083 sec )
[LOG] Total clause size reduction: 23911 --> 2812 (441 --> 12, 434 --> 21, 4087 --> 260, 720 --> 18, 590 --> 16, 638 --> 18, 684 --> 21, 336 --> 10, 660 --> 80, 378 --> 21, 3074 --> 374, 9880 --> 1750, 1989 --> 211 )
[LOG] Average clause size reduction: 53.0177 --> 6.23503 (55.125 --> 1.5, 54.25 --> 2.625, 60.1029 --> 3.82353, 55.3846 --> 1.38462, 53.6364 --> 1.45455, 53.1667 --> 1.5, 52.6154 --> 1.61538, 48 --> 1.42857, 50.7692 --> 6.15385, 47.25 --> 2.625, 52.1017 --> 6.33898, 51.7277 --> 9.1623, 49.725 --> 5.275 )
[LOG] Overall execution time: 14.0285 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.38 sec (Real time) / 14.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.66 sec (Real time) / 4.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1795 10 40 1 1732
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 15.8676 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 2651 new AND gates.
[LOG] Size before ABC: 5104 AND gates.
[LOG] Size after ABC: 2651 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 15.6273/15 sec (0.136022/0 sec, 0.03785/0 sec, 0.401206/0 sec, 0.035093/0 sec, 0.020417/0 sec, 0.041044/0 sec, 0.044957/1 sec, 0.022931/0 sec, 0.591019/0 sec, 0.028873/0 sec, 0.128511/0 sec, 1.17805/1 sec, 3.8805/4 sec, 9.08079/9 sec )
[LOG] Nr of iterations: 637 (7, 12, 41, 13, 9, 14, 16, 8, 18, 8, 18, 133, 292, 48 )
[LOG] Total clause computation time: 2.94414/2 sec (0.064191/0.064191 sec, 0.004522/0.004522 sec, 0.022904/0.022904 sec, 0.007271/0.007271 sec, 0.002693/0.002693 sec, 0.007833/0.007833 sec, 0.006812/0.006812 sec, 0.002526/0.002526 sec, 0.290621/0.290621 sec, 0.002369/0.002369 sec, 0.033385/0.033385 sec, 0.084138/0.084138 sec, 1.21984/1.21984 sec, 1.19503/1.19503 sec )
[LOG] Total clause minimization time: 12.6279/13 sec (0.071478/0.071478 sec, 0.032644/0.032644 sec, 0.375953/0.375953 sec, 0.027141/0.027141 sec, 0.017289/0.017289 sec, 0.032436/0.032436 sec, 0.037217/0.037217 sec, 0.019945/0.019945 sec, 0.299066/0.299066 sec, 0.026044/0.026044 sec, 0.094001/0.094001 sec, 1.08497/1.08497 sec, 2.63099/2.63099 sec, 7.87874/7.87874 sec )
[LOG] Total clause size reduction: 36077 --> 5104 (408 --> 10, 737 --> 38, 2640 --> 194, 780 --> 35, 512 --> 15, 819 --> 27, 930 --> 33, 427 --> 12, 1020 --> 147, 413 --> 13, 986 --> 124, 7524 --> 1146, 16296 --> 3081, 2585 --> 229 )
[LOG] Average clause size reduction: 56.6358 --> 8.01256 (58.2857 --> 1.42857, 61.4167 --> 3.16667, 64.3902 --> 4.73171, 60 --> 2.69231, 56.8889 --> 1.66667, 58.5 --> 1.92857, 58.125 --> 2.0625, 53.375 --> 1.5, 56.6667 --> 8.16667, 51.625 --> 1.625, 54.7778 --> 6.88889, 56.5714 --> 8.61654, 55.8082 --> 10.5514, 53.8542 --> 4.77083 )
[LOG] Overall execution time: 15.8722 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.41 sec (Real time) / 15.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.45 sec (Real time) / 1.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.97 sec (Real time) / 7.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 3077 11 43 1 3009
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 6.54312 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1017 new AND gates.
[LOG] Size before ABC: 1803 AND gates.
[LOG] Size after ABC: 1016 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.21199/6 sec (0.17504/0 sec, 0.027369/0 sec, 0.480955/0 sec, 0.030464/1 sec, 0.030808/0 sec, 0.016015/0 sec, 0.031895/0 sec, 0.019846/0 sec, 1.07523/1 sec, 0.039013/0 sec, 0.291579/0 sec, 0.039918/0 sec, 0.836653/1 sec, 2.64415/3 sec, 0.473043/0 sec )
[LOG] Nr of iterations: 361 (8, 7, 36, 13, 8, 7, 14, 6, 28, 9, 39, 13, 61, 58, 54 )
[LOG] Total clause computation time: 1.60173/2 sec (0.080435/0.080435 sec, 0.005003/0.005003 sec, 0.019232/0.019232 sec, 0.00508/0.00508 sec, 0.004106/0.004106 sec, 0.002296/0.002296 sec, 0.005117/0.005117 sec, 0.00193/0.00193 sec, 0.662519/0.662519 sec, 0.003195/0.003195 sec, 0.042922/0.042922 sec, 0.005256/0.005256 sec, 0.053049/0.053049 sec, 0.625499/0.625499 sec, 0.086087/0.086087 sec )
[LOG] Total clause minimization time: 4.58354/4 sec (0.094058/0.094058 sec, 0.021867/0.021867 sec, 0.459365/0.459365 sec, 0.024618/0.024618 sec, 0.026203/0.026203 sec, 0.013316/0.013316 sec, 0.025925/0.025925 sec, 0.017515/0.017515 sec, 0.410225/0.410225 sec, 0.03531/0.03531 sec, 0.245738/0.245738 sec, 0.033802/0.033802 sec, 0.778971/0.778971 sec, 2.01406/2.01406 sec, 0.382564/0.382564 sec )
[LOG] Total clause size reduction: 21972 --> 1803 (511 --> 27, 432 --> 27, 2485 --> 130, 840 --> 16, 483 --> 9, 408 --> 9, 871 --> 28, 330 --> 7, 1755 --> 271, 512 --> 13, 2394 --> 422, 744 --> 22, 3660 --> 397, 3420 --> 216, 3127 --> 209 )
[LOG] Average clause size reduction: 60.8643 --> 4.99446 (63.875 --> 3.375, 61.7143 --> 3.85714, 69.0278 --> 3.61111, 64.6154 --> 1.23077, 60.375 --> 1.125, 58.2857 --> 1.28571, 62.2143 --> 2, 55 --> 1.16667, 62.6786 --> 9.67857, 56.8889 --> 1.44444, 61.3846 --> 10.8205, 57.2308 --> 1.69231, 60 --> 6.5082, 58.9655 --> 3.72414, 57.9074 --> 3.87037 )
[LOG] Overall execution time: 6.54858 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.84 sec (Real time) / 6.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.68 sec (Real time) / 3.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1484 12 46 1 1412
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 42.4709 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 3787 new AND gates.
[LOG] Size before ABC: 7449 AND gates.
[LOG] Size after ABC: 3787 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 41.9565/42 sec (0.226006/0 sec, 0.060811/0 sec, 1.92416/2 sec, 0.040593/0 sec, 0.056818/0 sec, 0.147241/0 sec, 0.394781/1 sec, 0.0383/0 sec, 0.532676/0 sec, 0.066697/0 sec, 0.136324/1 sec, 0.411111/0 sec, 0.138752/0 sec, 25.6111/26 sec, 9.56418/9 sec, 1.30174/2 sec, 1.30524/1 sec )
[LOG] Nr of iterations: 859 (7, 14, 255, 10, 11, 26, 9, 8, 12, 15, 8, 8, 31, 260, 85, 70, 30 )
[LOG] Total clause computation time: 2.42181/3 sec (0.106345/0.106345 sec, 0.010775/0.010775 sec, 0.114191/0.114191 sec, 0.006148/0.006148 sec, 0.00593/0.00593 sec, 0.029231/0.029231 sec, 0.005669/0.005669 sec, 0.003962/0.003962 sec, 0.379697/0.379697 sec, 0.008266/0.008266 sec, 0.061122/0.061122 sec, 0.00849/0.00849 sec, 0.018022/0.018022 sec, 1.18897/1.18897 sec, 0.169858/0.169858 sec, 0.185045/0.185045 sec, 0.120083/0.120083 sec )
[LOG] Total clause minimization time: 39.4375/39 sec (0.119046/0.119046 sec, 0.048972/0.048972 sec, 1.78972/1.78972 sec, 0.033282/0.033282 sec, 0.049657/0.049657 sec, 0.115431/0.115431 sec, 0.388115/0.388115 sec, 0.033577/0.033577 sec, 0.151565/0.151565 sec, 0.056895/0.056895 sec, 0.074139/0.074139 sec, 0.401606/0.401606 sec, 0.11813/0.11813 sec, 24.3917/24.3917 sec, 9.38142/9.38142 sec, 1.10538/1.10538 sec, 1.17883/1.17883 sec )
[LOG] Total clause size reduction: 59787 --> 7449 (480 --> 10, 1027 --> 52, 19812 --> 2949, 693 --> 13, 760 --> 14, 1875 --> 72, 592 --> 14, 511 --> 13, 792 --> 72, 994 --> 28, 490 --> 27, 483 --> 15, 2040 --> 58, 17353 --> 2994, 5544 --> 597, 4485 --> 400, 1856 --> 121 )
[LOG] Average clause size reduction: 69.6007 --> 8.67171 (68.5714 --> 1.42857, 73.3571 --> 3.71429, 77.6941 --> 11.5647, 69.3 --> 1.3, 69.0909 --> 1.27273, 72.1154 --> 2.76923, 65.7778 --> 1.55556, 63.875 --> 1.625, 66 --> 6, 66.2667 --> 1.86667, 61.25 --> 3.375, 60.375 --> 1.875, 65.8065 --> 1.87097, 66.7423 --> 11.5154, 65.2235 --> 7.02353, 64.0714 --> 5.71429, 61.8667 --> 4.03333 )
[LOG] Overall execution time: 42.4773 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 43.23 sec (Real time) / 42.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.67 sec (Real time) / 2.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.73 sec (Real time) / 12.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 4310 13 50 1 4230
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 44.828 sec CPU time.
[LOG] Relation determinization time: 46 sec real time.
[LOG] Final circuit size: 2524 new AND gates.
[LOG] Size before ABC: 5238 AND gates.
[LOG] Size after ABC: 2523 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 44.222/44 sec (11.536/11 sec, 0.400205/1 sec, 0.04466/0 sec, 0.867924/1 sec, 0.869958/0 sec, 0.097374/1 sec, 0.077732/0 sec, 0.076033/0 sec, 0.063426/0 sec, 11.6855/11 sec, 0.287375/1 sec, 0.37373/0 sec, 2.03793/2 sec, 0.294955/0 sec, 1.15857/2 sec, 3.64811/3 sec, 9.06104/9 sec, 1.64156/2 sec )
[LOG] Nr of iterations: 626 (9, 2, 6, 7, 21, 14, 13, 9, 9, 212, 14, 21, 34, 17, 35, 116, 41, 46 )
[LOG] Total clause computation time: 4.14225/5 sec (0.618702/0.618702 sec, 0.385796/0.385796 sec, 0.003577/0.003577 sec, 0.049413/0.049413 sec, 0.052558/0.052558 sec, 0.00827/0.00827 sec, 0.006319/0.006319 sec, 0.004248/0.004248 sec, 0.004332/0.004332 sec, 0.12328/0.12328 sec, 0.025891/0.025891 sec, 0.019262/0.019262 sec, 0.030031/0.030031 sec, 0.024487/0.024487 sec, 0.043508/0.043508 sec, 0.127087/0.127087 sec, 2.45729/2.45729 sec, 0.158199/0.158199 sec )
[LOG] Total clause minimization time: 39.9631/39 sec (10.9162/10.9162 sec, 0.014088/0.014088 sec, 0.040396/0.040396 sec, 0.817465/0.817465 sec, 0.813929/0.813929 sec, 0.087544/0.087544 sec, 0.070018/0.070018 sec, 0.070756/0.070756 sec, 0.058053/0.058053 sec, 11.5289/11.5289 sec, 0.258769/0.258769 sec, 0.35074/0.35074 sec, 2.00108/2.00108 sec, 0.267296/0.267296 sec, 1.10767/1.10767 sec, 3.49669/3.49669 sec, 6.59224/6.59224 sec, 1.47136/1.47136 sec )
[LOG] Total clause size reduction: 44855 --> 5238 (680 --> 27, 84 --> 3, 415 --> 9, 492 --> 28, 1620 --> 197, 1040 --> 15, 948 --> 15, 624 --> 10, 616 --> 12, 16036 --> 3080, 975 --> 57, 1480 --> 75, 2409 --> 272, 1152 --> 54, 2414 --> 268, 8050 --> 673, 2760 --> 288, 3060 --> 155 )
[LOG] Average clause size reduction: 71.6534 --> 8.36741 (75.5556 --> 3, 42 --> 1.5, 69.1667 --> 1.5, 70.2857 --> 4, 77.1429 --> 9.38095, 74.2857 --> 1.07143, 72.9231 --> 1.15385, 69.3333 --> 1.11111, 68.4444 --> 1.33333, 75.6415 --> 14.5283, 69.6429 --> 4.07143, 70.4762 --> 3.57143, 70.8529 --> 8, 67.7647 --> 3.17647, 68.9714 --> 7.65714, 69.3966 --> 5.80172, 67.3171 --> 7.02439, 66.5217 --> 3.36957 )
[LOG] Overall execution time: 44.8352 sec CPU time.
[LOG] Overall execution time: 46 sec real time.
Synthesis time: 45.44 sec (Real time) / 44.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.40 sec (Real time) / 1.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.24 sec (Real time) / 8.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 3083 14 53 1 2999
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 53.3231 sec CPU time.
[LOG] Relation determinization time: 54 sec real time.
[LOG] Final circuit size: 1796 new AND gates.
[LOG] Size before ABC: 3164 AND gates.
[LOG] Size after ABC: 1794 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 52.4329/53 sec (14.4728/15 sec, 0.73718/0 sec, 0.035113/0 sec, 0.583711/1 sec, 0.131926/0 sec, 0.180957/0 sec, 0.190796/0 sec, 0.400622/1 sec, 0.114779/0 sec, 0.158363/0 sec, 0.128238/0 sec, 0.06246/0 sec, 0.152933/0 sec, 0.610022/1 sec, 0.177258/0 sec, 0.133797/0 sec, 1.72003/2 sec, 26.1792/26 sec, 6.26271/7 sec )
[LOG] Nr of iterations: 571 (5, 2, 7, 9, 9, 29, 28, 10, 15, 23, 19, 11, 25, 56, 27, 18, 157, 76, 45 )
[LOG] Total clause computation time: 16.9121/17 sec (14.2928/14.2928 sec, 0.731391/0.731391 sec, 0.018407/0.018407 sec, 0.069253/0.069253 sec, 0.060151/0.060151 sec, 0.052392/0.052392 sec, 0.050646/0.050646 sec, 0.017151/0.017151 sec, 0.035433/0.035433 sec, 0.061683/0.061683 sec, 0.044627/0.044627 sec, 0.025588/0.025588 sec, 0.05224/0.05224 sec, 0.137106/0.137106 sec, 0.065232/0.065232 sec, 0.046449/0.046449 sec, 0.360812/0.360812 sec, 0.411728/0.411728 sec, 0.378995/0.378995 sec )
[LOG] Total clause minimization time: 35.444/36 sec (0.179415/0.179415 sec, 0.005252/0.005252 sec, 0.016087/0.016087 sec, 0.513387/0.513387 sec, 0.070739/0.070739 sec, 0.126011/0.126011 sec, 0.137547/0.137547 sec, 0.38243/0.38243 sec, 0.077897/0.077897 sec, 0.094034/0.094034 sec, 0.081497/0.081497 sec, 0.035318/0.035318 sec, 0.097989/0.097989 sec, 0.466002/0.466002 sec, 0.108741/0.108741 sec, 0.084905/0.084905 sec, 1.34037/1.34037 sec, 25.7519/25.7519 sec, 5.87443/5.87443 sec )
[LOG] Total clause size reduction: 42461 --> 3164 (360 --> 12, 89 --> 4, 528 --> 10, 696 --> 42, 688 --> 36, 2380 --> 180, 2268 --> 185, 747 --> 12, 1148 --> 29, 1782 --> 91, 1440 --> 70, 790 --> 19, 1872 --> 63, 4235 --> 580, 1976 --> 92, 1275 --> 53, 11544 --> 934, 5475 --> 618, 3168 --> 134 )
[LOG] Average clause size reduction: 74.3625 --> 5.54116 (72 --> 2.4, 44.5 --> 2, 75.4286 --> 1.42857, 77.3333 --> 4.66667, 76.4444 --> 4, 82.069 --> 6.2069, 81 --> 6.60714, 74.7 --> 1.2, 76.5333 --> 1.93333, 77.4783 --> 3.95652, 75.7895 --> 3.68421, 71.8182 --> 1.72727, 74.88 --> 2.52, 75.625 --> 10.3571, 73.1852 --> 3.40741, 70.8333 --> 2.94444, 73.5287 --> 5.94904, 72.0395 --> 8.13158, 70.4 --> 2.97778 )
[LOG] Overall execution time: 53.3313 sec CPU time.
[LOG] Overall execution time: 54 sec real time.
Synthesis time: 53.81 sec (Real time) / 53.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.65 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.30 sec (Real time) / 9.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 2394 15 56 1 2306
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 46.0281 sec CPU time.
[LOG] Relation determinization time: 47 sec real time.
[LOG] Final circuit size: 1959 new AND gates.
[LOG] Size before ABC: 3496 AND gates.
[LOG] Size after ABC: 1957 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 45.2682/45 sec (0.376802/0 sec, 14.7878/15 sec, 0.016282/0 sec, 0.655703/1 sec, 1.27412/1 sec, 0.125919/0 sec, 0.145868/0 sec, 0.084549/0 sec, 0.071497/0 sec, 0.162427/1 sec, 0.213262/0 sec, 0.117696/0 sec, 0.151806/0 sec, 0.257295/0 sec, 0.522391/1 sec, 0.156968/0 sec, 3.18834/3 sec, 10.7474/11 sec, 2.57546/2 sec, 9.63669/10 sec )
[LOG] Nr of iterations: 599 (6, 2, 5, 14, 20, 20, 14, 12, 10, 14, 31, 16, 19, 27, 25, 26, 181, 41, 56, 60 )
[LOG] Total clause computation time: 18.4469/19 sec (0.167522/0.167522 sec, 14.7803/14.7803 sec, 0.005101/0.005101 sec, 0.110265/0.110265 sec, 0.775877/0.775877 sec, 0.022379/0.022379 sec, 0.014569/0.014569 sec, 0.012689/0.012689 sec, 0.010672/0.010672 sec, 0.025395/0.025395 sec, 0.043459/0.043459 sec, 0.029463/0.029463 sec, 0.031566/0.031566 sec, 0.045004/0.045004 sec, 0.044367/0.044367 sec, 0.048054/0.048054 sec, 0.302842/0.302842 sec, 0.078913/0.078913 sec, 0.839763/0.839763 sec, 1.05866/1.05866 sec )
[LOG] Total clause minimization time: 26.7498/26 sec (0.208742/0.208742 sec, 0.007102/0.007102 sec, 0.01074/0.01074 sec, 0.543982/0.543982 sec, 0.495727/0.495727 sec, 0.101979/0.101979 sec, 0.130172/0.130172 sec, 0.070827/0.070827 sec, 0.059923/0.059923 sec, 0.135566/0.135566 sec, 0.166885/0.166885 sec, 0.08658/0.08658 sec, 0.1181/0.1181 sec, 0.209122/0.209122 sec, 0.475328/0.475328 sec, 0.106278/0.106278 sec, 2.86626/2.86626 sec, 10.6631/10.6631 sec, 1.7259/1.7259 sec, 8.56746/8.56746 sec )
[LOG] Total clause size reduction: 47041 --> 3496 (475 --> 14, 94 --> 5, 372 --> 7, 1196 --> 126, 1729 --> 229, 1710 --> 33, 1157 --> 16, 968 --> 13, 783 --> 12, 1118 --> 95, 2550 --> 222, 1260 --> 58, 1494 --> 115, 2132 --> 202, 1944 --> 105, 2000 --> 89, 14220 --> 1262, 3120 --> 123, 4235 --> 309, 4484 --> 461 )
[LOG] Average clause size reduction: 78.5326 --> 5.83639 (79.1667 --> 2.33333, 47 --> 2.5, 74.4 --> 1.4, 85.4286 --> 9, 86.45 --> 11.45, 85.5 --> 1.65, 82.6429 --> 1.14286, 80.6667 --> 1.08333, 78.3 --> 1.2, 79.8571 --> 6.78571, 82.2581 --> 7.16129, 78.75 --> 3.625, 78.6316 --> 6.05263, 78.963 --> 7.48148, 77.76 --> 4.2, 76.9231 --> 3.42308, 78.5635 --> 6.97238, 76.0976 --> 3, 75.625 --> 5.51786, 74.7333 --> 7.68333 )
[LOG] Overall execution time: 46.0371 sec CPU time.
[LOG] Overall execution time: 47 sec real time.
Synthesis time: 46.51 sec (Real time) / 45.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.70 sec (Real time) / 0.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.08 sec (Real time) / 8.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 2599 16 59 1 2506
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 33.5101 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 2606 new AND gates.
[LOG] Size before ABC: 5097 AND gates.
[LOG] Size after ABC: 2606 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 32.5326/33 sec (0.48415/1 sec, 0.028569/0 sec, 0.014326/0 sec, 1.08361/1 sec, 0.579806/1 sec, 0.132623/0 sec, 0.082238/0 sec, 0.139114/0 sec, 0.059214/0 sec, 0.901577/1 sec, 0.510596/0 sec, 0.480164/1 sec, 0.267534/0 sec, 0.189202/0 sec, 0.157016/0 sec, 0.156021/1 sec, 3.08923/3 sec, 0.466816/0 sec, 1.46685/2 sec, 19.079/19 sec, 3.16494/3 sec )
[LOG] Nr of iterations: 759 (8, 3, 5, 7, 9, 17, 15, 18, 11, 57, 53, 53, 26, 19, 22, 16, 187, 55, 50, 72, 56 )
[LOG] Total clause computation time: 17.0347/21 sec (0.205839/0.205839 sec, 0.01093/0.01093 sec, 0.002192/0.002192 sec, 0.515283/0.515283 sec, 0.071799/0.071799 sec, 0.008644/0.008644 sec, 0.007594/0.007594 sec, 0.0089/0.0089 sec, 0.005365/0.005365 sec, 0.280298/0.280298 sec, 0.044198/0.044198 sec, 0.040613/0.040613 sec, 0.025477/0.025477 sec, 0.025283/0.025283 sec, 0.021066/0.021066 sec, 0.010767/0.010767 sec, 0.181346/0.181346 sec, 0.060489/0.060489 sec, 0.053382/0.053382 sec, 15.1349/15.1349 sec, 0.320305/0.320305 sec )
[LOG] Total clause minimization time: 15.3943/12 sec (0.277432/0.277432 sec, 0.017282/0.017282 sec, 0.011753/0.011753 sec, 0.567535/0.567535 sec, 0.506952/0.506952 sec, 0.1226/0.1226 sec, 0.073349/0.073349 sec, 0.128799/0.128799 sec, 0.052706/0.052706 sec, 0.614909/0.614909 sec, 0.460875/0.460875 sec, 0.433728/0.433728 sec, 0.238936/0.238936 sec, 0.161527/0.161527 sec, 0.133123/0.133123 sec, 0.143229/0.143229 sec, 2.88587/2.88587 sec, 0.398571/0.398571 sec, 1.40604/1.40604 sec, 3.92859/3.92859 sec, 2.83055/2.83055 sec )
[LOG] Total clause size reduction: 63503 --> 5097 (700 --> 22, 198 --> 9, 392 --> 7, 582 --> 34, 768 --> 36, 1520 --> 18, 1316 --> 16, 1581 --> 32, 920 --> 14, 5096 --> 847, 4680 --> 476, 4628 --> 438, 2200 --> 273, 1566 --> 89, 1806 --> 105, 1275 --> 88, 15624 --> 1437, 4482 --> 194, 4018 --> 168, 5751 --> 464, 4400 --> 330 )
[LOG] Average clause size reduction: 83.6667 --> 6.71542 (87.5 --> 2.75, 66 --> 3, 78.4 --> 1.4, 83.1429 --> 4.85714, 85.3333 --> 4, 89.4118 --> 1.05882, 87.7333 --> 1.06667, 87.8333 --> 1.77778, 83.6364 --> 1.27273, 89.4035 --> 14.8596, 88.3019 --> 8.98113, 87.3208 --> 8.26415, 84.6154 --> 10.5, 82.4211 --> 4.68421, 82.0909 --> 4.77273, 79.6875 --> 5.5, 83.5508 --> 7.68449, 81.4909 --> 3.52727, 80.36 --> 3.36, 79.875 --> 6.44444, 78.5714 --> 5.89286 )
[LOG] Overall execution time: 33.5199 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 34.08 sec (Real time) / 33.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.01 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.25 sec (Real time) / 12.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 3288 17 62 1 3188
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 94.021 sec CPU time.
[LOG] Relation determinization time: 95 sec real time.
[LOG] Final circuit size: 2887 new AND gates.
[LOG] Size before ABC: 5253 AND gates.
[LOG] Size after ABC: 2887 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 92.6685/93 sec (0.68824/1 sec, 0.033468/0 sec, 0.017498/0 sec, 0.849702/1 sec, 1.2237/1 sec, 0.103244/0 sec, 0.511426/1 sec, 0.062278/0 sec, 0.06505/0 sec, 0.131144/0 sec, 1.25255/1 sec, 0.119674/0 sec, 0.054444/0 sec, 0.260602/1 sec, 0.168556/0 sec, 0.251882/0 sec, 3.07072/3 sec, 2.20281/2 sec, 0.751098/1 sec, 0.513486/1 sec, 6.09877/6 sec, 74.2382/74 sec )
[LOG] Nr of iterations: 828 (4, 3, 6, 12, 8, 17, 18, 12, 9, 17, 103, 19, 11, 28, 19, 22, 145, 58, 62, 38, 143, 74 )
[LOG] Total clause computation time: 3.26046/3 sec (0.320164/0.320164 sec, 0.016635/0.016635 sec, 0.003219/0.003219 sec, 0.679675/0.679675 sec, 0.537773/0.537773 sec, 0.009947/0.009947 sec, 0.010674/0.010674 sec, 0.006872/0.006872 sec, 0.005131/0.005131 sec, 0.020562/0.020562 sec, 0.069448/0.069448 sec, 0.03162/0.03162 sec, 0.017192/0.017192 sec, 0.035342/0.035342 sec, 0.031973/0.031973 sec, 0.03685/0.03685 sec, 0.170084/0.170084 sec, 0.067762/0.067762 sec, 0.069907/0.069907 sec, 0.064673/0.064673 sec, 0.43101/0.43101 sec, 0.623943/0.623943 sec )
[LOG] Total clause minimization time: 89.2757/89 sec (0.367499/0.367499 sec, 0.016431/0.016431 sec, 0.013684/0.013684 sec, 0.168234/0.168234 sec, 0.684673/0.684673 sec, 0.091793/0.091793 sec, 0.49908/0.49908 sec, 0.054333/0.054333 sec, 0.059096/0.059096 sec, 0.108796/0.108796 sec, 1.17016/1.17016 sec, 0.085321/0.085321 sec, 0.035788/0.035788 sec, 0.221541/0.221541 sec, 0.133844/0.133844 sec, 0.211675/0.211675 sec, 2.88142/2.88142 sec, 2.12618/2.12618 sec, 0.671696/0.671696 sec, 0.441738/0.441738 sec, 5.63841/5.63841 sec, 73.5943/73.5943 sec )
[LOG] Total clause size reduction: 72387 --> 5253 (315 --> 12, 208 --> 9, 515 --> 9, 1122 --> 72, 707 --> 37, 1600 --> 17, 1683 --> 21, 1078 --> 15, 776 --> 11, 1536 --> 68, 9690 --> 1469, 1692 --> 48, 930 --> 19, 2484 --> 106, 1638 --> 61, 1890 --> 187, 12816 --> 888, 5016 --> 194, 5307 --> 229, 3182 --> 259, 12070 --> 926, 6132 --> 596 )
[LOG] Average clause size reduction: 87.4239 --> 6.3442 (78.75 --> 3, 69.3333 --> 3, 85.8333 --> 1.5, 93.5 --> 6, 88.375 --> 4.625, 94.1176 --> 1, 93.5 --> 1.16667, 89.8333 --> 1.25, 86.2222 --> 1.22222, 90.3529 --> 4, 94.0777 --> 14.2621, 89.0526 --> 2.52632, 84.5455 --> 1.72727, 88.7143 --> 3.78571, 86.2105 --> 3.21053, 85.9091 --> 8.5, 88.3862 --> 6.12414, 86.4828 --> 3.34483, 85.5968 --> 3.69355, 83.7368 --> 6.81579, 84.4056 --> 6.47552, 82.8649 --> 8.05405 )
[LOG] Overall execution time: 94.0323 sec CPU time.
[LOG] Overall execution time: 95 sec real time.
Synthesis time: 94.69 sec (Real time) / 93.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.14 sec (Real time) / 1.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.18 sec (Real time) / 13.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 3609 18 65 1 3504
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 254.01 sec CPU time.
[LOG] Relation determinization time: 256 sec real time.
[LOG] Final circuit size: 12138 new AND gates.
[LOG] Size before ABC: 23885 AND gates.
[LOG] Size after ABC: 12138 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 252.625/253 sec (0.674258/1 sec, 0.035318/0 sec, 0.029259/0 sec, 10.9647/11 sec, 0.749524/1 sec, 0.112922/0 sec, 0.129402/0 sec, 0.094513/0 sec, 0.713371/1 sec, 0.910086/1 sec, 0.62502/0 sec, 0.119051/0 sec, 0.926008/1 sec, 1.73331/2 sec, 0.250637/0 sec, 0.187977/1 sec, 2.82319/2 sec, 0.72348/1 sec, 0.824063/1 sec, 0.333652/0 sec, 4.43143/5 sec, 30.7706/31 sec, 194.464/194 sec )
[LOG] Nr of iterations: 1905 (4, 3, 7, 11, 9, 18, 17, 16, 24, 23, 18, 15, 80, 127, 24, 21, 107, 59, 73, 20, 46, 1103, 80 )
[LOG] Total clause computation time: 44.8971/46 sec (0.301839/0.301839 sec, 0.005056/0.005056 sec, 0.003763/0.003763 sec, 10.253/10.253 sec, 0.169122/0.169122 sec, 0.016095/0.016095 sec, 0.013748/0.013748 sec, 0.012053/0.012053 sec, 0.0196/0.0196 sec, 0.704576/0.704576 sec, 0.016621/0.016621 sec, 0.027176/0.027176 sec, 0.086609/0.086609 sec, 0.150328/0.150328 sec, 0.034916/0.034916 sec, 0.032106/0.032106 sec, 1.79428/1.79428 sec, 0.082474/0.082474 sec, 0.093588/0.093588 sec, 0.057804/0.057804 sec, 0.07436/0.07436 sec, 2.87145/2.87145 sec, 28.0766/28.0766 sec )
[LOG] Total clause minimization time: 207.38/204 sec (0.371857/0.371857 sec, 0.029792/0.029792 sec, 0.024772/0.024772 sec, 0.710036/0.710036 sec, 0.57926/0.57926 sec, 0.095254/0.095254 sec, 0.114129/0.114129 sec, 0.081029/0.081029 sec, 0.691362/0.691362 sec, 0.202836/0.202836 sec, 0.606523/0.606523 sec, 0.090181/0.090181 sec, 0.830443/0.830443 sec, 1.56702/1.56702 sec, 0.212227/0.212227 sec, 0.152914/0.152914 sec, 1.01447/1.01447 sec, 0.632853/0.632853 sec, 0.719378/0.719378 sec, 0.27194/0.27194 sec, 4.34878/4.34878 sec, 27.6837/27.6837 sec, 166.349/166.349 sec )
[LOG] Total clause size reduction: 172625 --> 23885 (330 --> 12, 218 --> 10, 648 --> 10, 1070 --> 58, 848 --> 40, 1785 --> 18, 1664 --> 19, 1545 --> 17, 2346 --> 56, 2222 --> 68, 1700 --> 39, 1386 --> 51, 7742 --> 949, 12222 --> 1688, 2208 --> 165, 1900 --> 106, 9964 --> 798, 5394 --> 285, 6624 --> 275, 1729 --> 105, 4050 --> 503, 98078 --> 18197, 6952 --> 416 )
[LOG] Average clause size reduction: 90.6168 --> 12.5381 (82.5 --> 3, 72.6667 --> 3.33333, 92.5714 --> 1.42857, 97.2727 --> 5.27273, 94.2222 --> 4.44444, 99.1667 --> 1, 97.8824 --> 1.11765, 96.5625 --> 1.0625, 97.75 --> 2.33333, 96.6087 --> 2.95652, 94.4444 --> 2.16667, 92.4 --> 3.4, 96.775 --> 11.8625, 96.2362 --> 13.2913, 92 --> 6.875, 90.4762 --> 5.04762, 93.1215 --> 7.45794, 91.4237 --> 4.83051, 90.7397 --> 3.76712, 86.45 --> 5.25, 88.0435 --> 10.9348, 88.9193 --> 16.4977, 86.9 --> 5.2 )
[LOG] Overall execution time: 254.021 sec CPU time.
[LOG] Overall execution time: 256 sec real time.
Synthesis time: 256.42 sec (Real time) / 253.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.45 sec (Real time) / 7.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 57.48 sec (Real time) / 57.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 12900 19 68 1 12790
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 45.1167 sec CPU time.
[LOG] Relation determinization time: 46 sec real time.
[LOG] Final circuit size: 3945 new AND gates.
[LOG] Size before ABC: 7286 AND gates.
[LOG] Size after ABC: 3945 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 43.2514/44 sec (0.852231/1 sec, 0.038546/0 sec, 0.05645/0 sec, 10.1771/10 sec, 3.52504/4 sec, 0.704376/1 sec, 0.247572/0 sec, 0.121935/0 sec, 0.198014/0 sec, 1.45726/2 sec, 0.967396/1 sec, 0.171426/0 sec, 1.37483/1 sec, 1.2752/1 sec, 0.16558/1 sec, 0.226492/0 sec, 4.96822/5 sec, 0.393867/0 sec, 0.753694/1 sec, 0.355069/0 sec, 0.264657/1 sec, 0.442994/0 sec, 9.69357/10 sec, 4.81988/5 sec )
[LOG] Nr of iterations: 920 (6, 3, 10, 7, 18, 27, 26, 13, 20, 14, 74, 19, 38, 81, 14, 23, 120, 21, 51, 24, 17, 20, 134, 140 )
[LOG] Total clause computation time: 15.4168/16 sec (0.39243/0.39243 sec, 0.01339/0.01339 sec, 0.009033/0.009033 sec, 8.79235/8.79235 sec, 3.25844/3.25844 sec, 0.038686/0.038686 sec, 0.035213/0.035213 sec, 0.017185/0.017185 sec, 0.029091/0.029091 sec, 0.035535/0.035535 sec, 0.144235/0.144235 sec, 0.043996/0.043996 sec, 0.089803/0.089803 sec, 0.153929/0.153929 sec, 0.044571/0.044571 sec, 0.050663/0.050663 sec, 0.298287/0.298287 sec, 0.062065/0.062065 sec, 0.122643/0.122643 sec, 0.067604/0.067604 sec, 0.058373/0.058373 sec, 0.052608/0.052608 sec, 0.755832/0.755832 sec, 0.850843/0.850843 sec )
[LOG] Total clause minimization time: 27.6714/28 sec (0.459034/0.459034 sec, 0.024768/0.024768 sec, 0.046292/0.046292 sec, 1.38326/1.38326 sec, 0.263621/0.263621 sec, 0.662601/0.662601 sec, 0.209694/0.209694 sec, 0.103167/0.103167 sec, 0.166641/0.166641 sec, 1.4199/1.4199 sec, 0.813601/0.813601 sec, 0.1248/0.1248 sec, 1.27908/1.27908 sec, 1.10968/1.10968 sec, 0.118582/0.118582 sec, 0.172445/0.172445 sec, 4.65075/4.65075 sec, 0.327307/0.327307 sec, 0.621973/0.621973 sec, 0.282752/0.282752 sec, 0.202722/0.202722 sec, 0.38624/0.38624 sec, 8.90888/8.90888 sec, 3.93359/3.93359 sec )
[LOG] Total clause size reduction: 88954 --> 7286 (575 --> 13, 228 --> 9, 1017 --> 16, 672 --> 40, 1887 --> 232, 2860 --> 96, 2725 --> 36, 1296 --> 13, 2033 --> 25, 1378 --> 51, 7665 --> 942, 1872 --> 73, 3811 --> 340, 8160 --> 1164, 1313 --> 49, 2200 --> 104, 11781 --> 1403, 1960 --> 187, 4850 --> 242, 2208 --> 73, 1520 --> 50, 1786 --> 108, 12369 --> 1269, 12788 --> 751 )
[LOG] Average clause size reduction: 96.6891 --> 7.91957 (95.8333 --> 2.16667, 76 --> 3, 101.7 --> 1.6, 96 --> 5.71429, 104.833 --> 12.8889, 105.926 --> 3.55556, 104.808 --> 1.38462, 99.6923 --> 1, 101.65 --> 1.25, 98.4286 --> 3.64286, 103.581 --> 12.7297, 98.5263 --> 3.84211, 100.289 --> 8.94737, 100.741 --> 14.3704, 93.7857 --> 3.5, 95.6522 --> 4.52174, 98.175 --> 11.6917, 93.3333 --> 8.90476, 95.098 --> 4.7451, 92 --> 3.04167, 89.4118 --> 2.94118, 89.3 --> 5.4, 92.306 --> 9.47015, 91.3429 --> 5.36429 )
[LOG] Overall execution time: 45.1301 sec CPU time.
[LOG] Overall execution time: 46 sec real time.
Synthesis time: 45.93 sec (Real time) / 44.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.94 sec (Real time) / 1.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.25 sec (Real time) / 22.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 4747 20 71 1 4632
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.095309 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 59 new AND gates.
[LOG] Size before ABC: 87 AND gates.
[LOG] Size after ABC: 58 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.074356/0 sec (0.040094/0 sec, 0.006868/0 sec, 0.004237/0 sec, 0.011987/0 sec, 0.008159/0 sec, 0.003011/0 sec )
[LOG] Nr of iterations: 46 (10, 11, 5, 2, 10, 8 )
[LOG] Total clause computation time: 0.030337/0 sec (0.0192/0.0192 sec, 0.002585/0.002585 sec, 0.001867/0.001867 sec, 0.00286/0.00286 sec, 0.002923/0.002923 sec, 0.000902/0.000902 sec )
[LOG] Total clause minimization time: 0.04301/0 sec (0.020677/0.020677 sec, 0.004047/0.004047 sec, 0.002263/0.002263 sec, 0.009095/0.009095 sec, 0.004985/0.004985 sec, 0.001943/0.001943 sec )
[LOG] Total clause size reduction: 1268 --> 86 (306 --> 19, 330 --> 23, 128 --> 8, 31 --> 0, 270 --> 23, 203 --> 13 )
[LOG] Average clause size reduction: 27.5652 --> 1.86957 (30.6 --> 1.9, 30 --> 2.09091, 25.6 --> 1.6, 15.5 --> 0, 27 --> 2.3, 25.375 --> 1.625 )
[LOG] Overall execution time: 0.097034 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 230 5 23 1 197
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.214052 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 175 AND gates.
[LOG] Size after ABC: 116 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.172278/0 sec (0.078252/0 sec, 0.017273/0 sec, 0.009668/0 sec, 0.016854/0 sec, 0.012182/0 sec, 0.034934/0 sec, 0.003115/0 sec )
[LOG] Nr of iterations: 79 (19, 13, 6, 6, 9, 20, 6 )
[LOG] Total clause computation time: 0.069632/0 sec (0.035121/0.035121 sec, 0.005972/0.005972 sec, 0.00197/0.00197 sec, 0.006072/0.006072 sec, 0.004678/0.004678 sec, 0.014808/0.014808 sec, 0.001011/0.001011 sec )
[LOG] Total clause minimization time: 0.100225/0 sec (0.042627/0.042627 sec, 0.010859/0.010859 sec, 0.007533/0.007533 sec, 0.010566/0.010566 sec, 0.007219/0.007219 sec, 0.019496/0.019496 sec, 0.001925/0.001925 sec )
[LOG] Total clause size reduction: 2614 --> 175 (702 --> 46, 456 --> 28, 185 --> 7, 180 --> 10, 280 --> 22, 646 --> 54, 165 --> 8 )
[LOG] Average clause size reduction: 33.0886 --> 2.21519 (36.9474 --> 2.42105, 35.0769 --> 2.15385, 30.8333 --> 1.16667, 30 --> 1.66667, 31.1111 --> 2.44444, 32.3 --> 2.7, 27.5 --> 1.33333 )
[LOG] Overall execution time: 0.216027 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 323 6 26 1 284
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.28392 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 255 new AND gates.
[LOG] Size before ABC: 441 AND gates.
[LOG] Size after ABC: 254 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.1908/1 sec (0.148051/0 sec, 0.084241/0 sec, 0.227472/0 sec, 0.011408/0 sec, 0.011028/0 sec, 0.028983/0 sec, 0.28085/1 sec, 0.392226/0 sec, 0.00654/0 sec )
[LOG] Nr of iterations: 138 (27, 26, 6, 7, 6, 13, 9, 37, 7 )
[LOG] Total clause computation time: 0.348273/1 sec (0.055758/0.055758 sec, 0.019157/0.019157 sec, 0.001361/0.001361 sec, 0.001461/0.001461 sec, 0.001111/0.001111 sec, 0.008334/0.008334 sec, 0.222794/0.222794 sec, 0.036298/0.036298 sec, 0.001999/0.001999 sec )
[LOG] Total clause minimization time: 0.836844/0 sec (0.091185/0.091185 sec, 0.063963/0.063963 sec, 0.225858/0.225858 sec, 0.009667/0.009667 sec, 0.009686/0.009686 sec, 0.020058/0.020058 sec, 0.057648/0.057648 sec, 0.354519/0.354519 sec, 0.00426/0.00426 sec )
[LOG] Total clause size reduction: 5453 --> 441 (1196 --> 92, 1125 --> 95, 220 --> 6, 258 --> 9, 210 --> 8, 492 --> 59, 320 --> 17, 1404 --> 145, 228 --> 10 )
[LOG] Average clause size reduction: 39.5145 --> 3.19565 (44.2963 --> 3.40741, 43.2692 --> 3.65385, 36.6667 --> 1, 36.8571 --> 1.28571, 35 --> 1.33333, 37.8462 --> 4.53846, 35.5556 --> 1.88889, 37.9459 --> 3.91892, 32.5714 --> 1.42857 )
[LOG] Overall execution time: 1.28648 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.45 sec (Real time) / 1.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.37 sec (Real time) / 1.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 500 7 30 1 455
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 4.50887 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 525 new AND gates.
[LOG] Size before ABC: 951 AND gates.
[LOG] Size after ABC: 525 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.22915/4 sec (0.138837/0 sec, 0.022779/0 sec, 0.818253/1 sec, 1.41925/1 sec, 0.112802/0 sec, 0.091413/1 sec, 0.614318/0 sec, 0.187725/0 sec, 0.220707/1 sec, 0.603064/0 sec )
[LOG] Nr of iterations: 250 (7, 8, 66, 32, 22, 19, 22, 20, 30, 24 )
[LOG] Total clause computation time: 1.8463/1 sec (0.063974/0.063974 sec, 0.003989/0.003989 sec, 0.079795/0.079795 sec, 0.590338/0.590338 sec, 0.01989/0.01989 sec, 0.013167/0.013167 sec, 0.524295/0.524295 sec, 0.066624/0.066624 sec, 0.058487/0.058487 sec, 0.425743/0.425743 sec )
[LOG] Total clause minimization time: 2.36549/3 sec (0.07441/0.07441 sec, 0.018274/0.018274 sec, 0.73448/0.73448 sec, 0.826499/0.826499 sec, 0.091432/0.091432 sec, 0.076906/0.076906 sec, 0.088347/0.088347 sec, 0.119679/0.119679 sec, 0.159984/0.159984 sec, 0.175479/0.175479 sec )
[LOG] Total clause size reduction: 11138 --> 951 (306 --> 11, 350 --> 19, 3185 --> 303, 1488 --> 135, 987 --> 84, 828 --> 60, 945 --> 100, 836 --> 77, 1247 --> 94, 966 --> 68 )
[LOG] Average clause size reduction: 44.552 --> 3.804 (43.7143 --> 1.57143, 43.75 --> 2.375, 48.2576 --> 4.59091, 46.5 --> 4.21875, 44.8636 --> 3.81818, 43.5789 --> 3.15789, 42.9545 --> 4.54545, 41.8 --> 3.85, 41.5667 --> 3.13333, 40.25 --> 2.83333 )
[LOG] Overall execution time: 4.51255 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.71 sec (Real time) / 4.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.22 sec (Real time) / 4.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 811 8 33 1 760
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 44.1021 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 965 new AND gates.
[LOG] Size before ABC: 1943 AND gates.
[LOG] Size after ABC: 965 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 43.3556/43 sec (0.358268/0 sec, 0.055749/0 sec, 1.60445/2 sec, 0.948586/1 sec, 0.952554/1 sec, 0.300279/0 sec, 0.329862/0 sec, 0.561441/1 sec, 0.571685/0 sec, 32.0899/32 sec, 3.86084/4 sec, 1.72202/2 sec )
[LOG] Nr of iterations: 421 (7, 10, 60, 36, 43, 29, 38, 23, 18, 113, 31, 13 )
[LOG] Total clause computation time: 6.00728/4 sec (0.185462/0.185462 sec, 0.00867/0.00867 sec, 0.609676/0.609676 sec, 0.076112/0.076112 sec, 0.65677/0.65677 sec, 0.053683/0.053683 sec, 0.047279/0.047279 sec, 0.248118/0.248118 sec, 0.192599/0.192599 sec, 3.34777/3.34777 sec, 0.102866/0.102866 sec, 0.478274/0.478274 sec )
[LOG] Total clause minimization time: 37.2938/39 sec (0.172206/0.172206 sec, 0.046134/0.046134 sec, 0.988442/0.988442 sec, 0.868744/0.868744 sec, 0.29115/0.29115 sec, 0.243443/0.243443 sec, 0.278622/0.278622 sec, 0.310105/0.310105 sec, 0.376431/0.376431 sec, 28.7256/28.7256 sec, 3.75238/3.75238 sec, 1.24059/1.24059 sec )
[LOG] Total clause size reduction: 21230 --> 1943 (348 --> 11, 513 --> 29, 3304 --> 287, 1925 --> 160, 2268 --> 190, 1484 --> 93, 1924 --> 126, 1122 --> 106, 850 --> 76, 5488 --> 737, 1440 --> 95, 564 --> 33 )
[LOG] Average clause size reduction: 50.4276 --> 4.6152 (49.7143 --> 1.57143, 51.3 --> 2.9, 55.0667 --> 4.78333, 53.4722 --> 4.44444, 52.7442 --> 4.4186, 51.1724 --> 3.2069, 50.6316 --> 3.31579, 48.7826 --> 4.6087, 47.2222 --> 4.22222, 48.5664 --> 6.52212, 46.4516 --> 3.06452, 43.3846 --> 2.53846 )
[LOG] Overall execution time: 44.1078 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 44.41 sec (Real time) / 43.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.81 sec (Real time) / 21.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1295 9 37 1 1237
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 65.5538 sec CPU time.
[LOG] Relation determinization time: 66 sec real time.
[LOG] Final circuit size: 1861 new AND gates.
[LOG] Size before ABC: 3537 AND gates.
[LOG] Size after ABC: 1861 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 63.2108/63 sec (1.13255/1 sec, 0.120495/0 sec, 3.91937/4 sec, 2.62184/3 sec, 2.39983/2 sec, 1.10606/1 sec, 0.836088/1 sec, 0.921/1 sec, 5.88602/6 sec, 3.4815/3 sec, 12.7868/13 sec, 9.8752/10 sec, 18.124/18 sec )
[LOG] Nr of iterations: 642 (8, 10, 86, 42, 48, 38, 24, 30, 26, 20, 51, 249, 10 )
[LOG] Total clause computation time: 12.5302/11 sec (0.557354/0.557354 sec, 0.039846/0.039846 sec, 1.17277/1.17277 sec, 0.19241/0.19241 sec, 0.934059/0.934059 sec, 0.12844/0.12844 sec, 0.139283/0.139283 sec, 0.119838/0.119838 sec, 2.04439/2.04439 sec, 0.796589/0.796589 sec, 1.01978/1.01978 sec, 3.24684/3.24684 sec, 2.13862/2.13862 sec )
[LOG] Total clause minimization time: 50.5036/52 sec (0.573477/0.573477 sec, 0.078365/0.078365 sec, 2.72741/2.72741 sec, 2.4197/2.4197 sec, 1.45438/1.45438 sec, 0.96829/0.96829 sec, 0.690701/0.690701 sec, 0.793877/0.793877 sec, 3.8324/3.8324 sec, 2.67873/2.67873 sec, 11.7493/11.7493 sec, 6.55925/6.55925 sec, 15.9778/15.9778 sec )
[LOG] Total clause size reduction: 34904 --> 3537 (441 --> 12, 558 --> 31, 5185 --> 383, 2460 --> 191, 2773 --> 251, 2146 --> 146, 1311 --> 77, 1624 --> 94, 1375 --> 139, 1026 --> 94, 2650 --> 204, 12896 --> 1889, 459 --> 26 )
[LOG] Average clause size reduction: 54.3676 --> 5.50935 (55.125 --> 1.5, 55.8 --> 3.1, 60.2907 --> 4.45349, 58.5714 --> 4.54762, 57.7708 --> 5.22917, 56.4737 --> 3.84211, 54.625 --> 3.20833, 54.1333 --> 3.13333, 52.8846 --> 5.34615, 51.3 --> 4.7, 51.9608 --> 4, 51.7912 --> 7.58635, 45.9 --> 2.6 )
[LOG] Overall execution time: 65.5642 sec CPU time.
[LOG] Overall execution time: 66 sec real time.
Synthesis time: 66.03 sec (Real time) / 63.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 63.99 sec (Real time) / 63.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2233 10 40 1 2170
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 205.351 sec CPU time.
[LOG] Relation determinization time: 206 sec real time.
[LOG] Final circuit size: 2834 new AND gates.
[LOG] Size before ABC: 6315 AND gates.
[LOG] Size after ABC: 2834 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 199.214/200 sec (2.12964/2 sec, 0.204264/1 sec, 26.7852/26 sec, 5.70684/6 sec, 2.7136/3 sec, 5.25417/5 sec, 1.92369/2 sec, 1.67562/2 sec, 10.7117/10 sec, 8.6416/9 sec, 9.60863/10 sec, 18.5132/18 sec, 37.33/38 sec, 68.0159/68 sec )
[LOG] Nr of iterations: 880 (8, 11, 66, 65, 49, 25, 34, 34, 29, 31, 22, 223, 272, 11 )
[LOG] Total clause computation time: 52.5964/53 sec (1.00984/1.00984 sec, 0.021952/0.021952 sec, 3.16444/3.16444 sec, 0.997523/0.997523 sec, 0.333489/0.333489 sec, 0.780232/0.780232 sec, 0.365755/0.365755 sec, 0.191918/0.191918 sec, 7.17953/7.17953 sec, 0.567128/0.567128 sec, 5.72775/5.72775 sec, 7.85154/7.85154 sec, 6.46218/6.46218 sec, 17.9431/17.9431 sec )
[LOG] Total clause minimization time: 146.124/146 sec (1.11622/1.11622 sec, 0.17835/0.17835 sec, 23.5896/23.5896 sec, 4.6788/4.6788 sec, 2.35604/2.35604 sec, 4.46022/4.46022 sec, 1.54011/1.54011 sec, 1.4662/1.4662 sec, 3.5119/3.5119 sec, 8.05723/8.05723 sec, 3.86624/3.86624 sec, 10.5417/10.5417 sec, 30.7001/30.7001 sec, 50.0612/50.0612 sec )
[LOG] Total clause size reduction: 51287 --> 6315 (476 --> 12, 670 --> 38, 4290 --> 355, 4160 --> 310, 3072 --> 208, 1512 --> 81, 2046 --> 121, 2013 --> 120, 1680 --> 206, 1770 --> 124, 1218 --> 130, 12654 --> 2298, 15176 --> 2280, 550 --> 32 )
[LOG] Average clause size reduction: 58.2807 --> 7.17614 (59.5 --> 1.5, 60.9091 --> 3.45455, 65 --> 5.37879, 64 --> 4.76923, 62.6939 --> 4.2449, 60.48 --> 3.24, 60.1765 --> 3.55882, 59.2059 --> 3.52941, 57.931 --> 7.10345, 57.0968 --> 4, 55.3636 --> 5.90909, 56.7444 --> 10.3049, 55.7941 --> 8.38235, 50 --> 2.90909 )
[LOG] Overall execution time: 205.369 sec CPU time.
[LOG] Overall execution time: 206 sec real time.
Synthesis time: 206.16 sec (Real time) / 198.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.64 sec (Real time) / 1.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 155.67 sec (Real time) / 155.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3246 11 43 1 3178
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 321.32 sec CPU time.
[LOG] Relation determinization time: 322 sec real time.
[LOG] Final circuit size: 1354 new AND gates.
[LOG] Size before ABC: 2557 AND gates.
[LOG] Size after ABC: 1354 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 306.971/307 sec (4.92214/5 sec, 0.305658/0 sec, 49.9805/50 sec, 13.8576/14 sec, 8.03071/8 sec, 12.2084/12 sec, 8.01108/8 sec, 6.80585/7 sec, 36.7285/37 sec, 19.7149/20 sec, 29.6473/29 sec, 6.8892/7 sec, 68.6103/69 sec, 24.5174/25 sec, 16.7417/16 sec )
[LOG] Nr of iterations: 548 (7, 11, 62, 33, 28, 25, 41, 35, 41, 31, 30, 39, 50, 80, 35 )
[LOG] Total clause computation time: 85.6255/81 sec (2.35732/2.35732 sec, 0.076622/0.076622 sec, 12.3142/12.3142 sec, 0.963986/0.963986 sec, 0.603379/0.603379 sec, 1.30595/1.30595 sec, 0.497253/0.497253 sec, 0.392241/0.392241 sec, 27.043/27.043 sec, 0.816859/0.816859 sec, 16.5905/16.5905 sec, 0.464711/0.464711 sec, 15.1448/15.1448 sec, 4.02061/4.02061 sec, 3.03405/3.03405 sec )
[LOG] Total clause minimization time: 220.645/224 sec (2.55667/2.55667 sec, 0.218408/0.218408 sec, 37.5901/37.5901 sec, 12.8503/12.8503 sec, 7.39455/7.39455 sec, 10.8721/10.8721 sec, 7.46896/7.46896 sec, 6.37258/6.37258 sec, 9.62938/9.62938 sec, 18.8597/18.8597 sec, 13.0175/13.0175 sec, 6.37758/6.37758 sec, 53.396/53.396 sec, 20.3831/20.3831 sec, 13.6581/13.6581 sec )
[LOG] Total clause size reduction: 35119 --> 2557 (444 --> 12, 730 --> 26, 4392 --> 395, 2272 --> 104, 1890 --> 99, 1656 --> 68, 2720 --> 170, 2278 --> 111, 2640 --> 316, 1950 --> 129, 1856 --> 246, 2394 --> 127, 3038 --> 233, 4819 --> 394, 2040 --> 127 )
[LOG] Average clause size reduction: 64.0858 --> 4.66606 (63.4286 --> 1.71429, 66.3636 --> 2.36364, 70.8387 --> 6.37097, 68.8485 --> 3.15152, 67.5 --> 3.53571, 66.24 --> 2.72, 66.3415 --> 4.14634, 65.0857 --> 3.17143, 64.3902 --> 7.70732, 62.9032 --> 4.16129, 61.8667 --> 8.2, 61.3846 --> 3.25641, 60.76 --> 4.66, 60.2375 --> 4.925, 58.2857 --> 3.62857 )
[LOG] Overall execution time: 321.352 sec CPU time.
[LOG] Overall execution time: 322 sec real time.
Synthesis time: 322.14 sec (Real time) / 310.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 126.47 sec (Real time) / 125.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 1812 12 47 1 1738
=====================  genbuf9f9y.aag =====================
[LOG] Relation determinization time: 4803.77 sec CPU time.
[LOG] Relation determinization time: 4815 sec real time.
[LOG] Final circuit size: 3500 new AND gates.
[LOG] Size before ABC: 7070 AND gates.
[LOG] Size after ABC: 3500 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4762.39/4773 sec (19.9423/20 sec, 1.82768/2 sec, 219.916/220 sec, 44.3691/45 sec, 130.017/130 sec, 134.871/135 sec, 47.4414/48 sec, 36.6586/36 sec, 343.804/345 sec, 61.1768/61 sec, 334.429/335 sec, 66.0871/66 sec, 43.1375/44 sec, 1674.59/1678 sec, 912.427/915 sec, 205.289/205 sec, 486.407/488 sec )
[LOG] Nr of iterations: 1163 (8, 10, 114, 67, 68, 72, 67, 41, 67, 40, 63, 45, 33, 250, 135, 51, 32 )
[LOG] Total clause computation time: 1409.25/1406 sec (9.73442/9.73442 sec, 0.107643/0.107643 sec, 53.7841/53.7841 sec, 3.20761/3.20761 sec, 26.5008/26.5008 sec, 15.3581/15.3581 sec, 7.78855/7.78855 sec, 1.63921/1.63921 sec, 292.757/292.757 sec, 4.38145/4.38145 sec, 72.8045/72.8045 sec, 10.986/10.986 sec, 1.00102/1.00102 sec, 858.425/858.425 sec, 27.6901/27.6901 sec, 7.10079/7.10079 sec, 15.981/15.981 sec )
[LOG] Total clause minimization time: 3350.17/3363 sec (10.1892/10.1892 sec, 1.69347/1.69347 sec, 165.861/165.861 sec, 41.0045/41.0045 sec, 103.333/103.333 sec, 119.327/119.327 sec, 39.4938/39.4938 sec, 34.9192/34.9192 sec, 50.8623/50.8623 sec, 56.6964/56.6964 sec, 261.463/261.463 sec, 54.9797/54.9797 sec, 42.0583/42.0583 sec, 815.495/815.495 sec, 884.394/884.394 sec, 198.058/198.058 sec, 470.341/470.341 sec )
[LOG] Total clause size reduction: 82368 --> 7070 (567 --> 12, 720 --> 40, 8927 --> 697, 5148 --> 359, 5159 --> 297, 5396 --> 300, 4950 --> 248, 2960 --> 121, 4818 --> 807, 2808 --> 142, 4402 --> 616, 3080 --> 161, 2208 --> 90, 16932 --> 2084, 8978 --> 784, 3300 --> 230, 2015 --> 82 )
[LOG] Average clause size reduction: 70.8237 --> 6.07911 (70.875 --> 1.5, 72 --> 4, 78.307 --> 6.11404, 76.8358 --> 5.35821, 75.8676 --> 4.36765, 74.9444 --> 4.16667, 73.8806 --> 3.70149, 72.1951 --> 2.95122, 71.9104 --> 12.0448, 70.2 --> 3.55, 69.873 --> 9.77778, 68.4444 --> 3.57778, 66.9091 --> 2.72727, 67.728 --> 8.336, 66.5037 --> 5.80741, 64.7059 --> 4.5098, 62.9688 --> 2.5625 )
[LOG] Overall execution time: 4803.85 sec CPU time.
[LOG] Overall execution time: 4815 sec real time.
Synthesis time: 4815.19 sec (Real time) / 4641.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.83 sec (Real time) / 1.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 517.83 sec (Real time) / 516.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 514 30 51 1 433
Raw AIGER output size: aag 4014 13 51 1 3933
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9717.40 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 7.56469 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1107 new AND gates.
[LOG] Size before ABC: 2077 AND gates.
[LOG] Size after ABC: 1106 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.50584/7 sec (0.052318/0 sec, 0.023226/0 sec, 0.044228/0 sec, 0.007022/0 sec, 0.236139/0 sec, 0.008641/0 sec, 1.19103/1 sec, 5.94323/6 sec )
[LOG] Nr of iterations: 339 (5, 8, 7, 10, 28, 9, 225, 47 )
[LOG] Total clause computation time: 2.97295/4 sec (0.025659/0.025659 sec, 0.015771/0.015771 sec, 0.013603/0.013603 sec, 0.001812/0.001812 sec, 0.01603/0.01603 sec, 0.001694/0.001694 sec, 0.245649/0.245649 sec, 2.65273/2.65273 sec )
[LOG] Total clause minimization time: 4.51598/3 sec (0.026466/0.026466 sec, 0.007133/0.007133 sec, 0.030296/0.030296 sec, 0.004839/0.004839 sec, 0.219078/0.219078 sec, 0.006588/0.006588 sec, 0.934469/0.934469 sec, 3.28711/3.28711 sec )
[LOG] Total clause size reduction: 12373 --> 2077 (172 --> 9, 294 --> 34, 246 --> 19, 360 --> 21, 1053 --> 116, 304 --> 27, 8288 --> 1609, 1656 --> 242 )
[LOG] Average clause size reduction: 36.4985 --> 6.12684 (34.4 --> 1.8, 36.75 --> 4.25, 35.1429 --> 2.71429, 36 --> 2.1, 37.6071 --> 4.14286, 33.7778 --> 3, 36.8356 --> 7.15111, 35.234 --> 5.14894 )
[LOG] Overall execution time: 7.56711 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.85 sec (Real time) / 7.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.88 sec (Real time) / 2.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1326 7 28 1 1284
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 7.87335 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1388 new AND gates.
[LOG] Size before ABC: 2649 AND gates.
[LOG] Size after ABC: 1388 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.6896/8 sec (0.090915/0 sec, 0.72241/1 sec, 0.005176/0 sec, 0.946656/1 sec, 0.006791/0 sec, 0.728262/1 sec, 1.4622/1 sec, 2.00414/2 sec, 1.42724/2 sec, 0.295806/0 sec )
[LOG] Nr of iterations: 470 (7, 70, 5, 36, 6, 121, 33, 101, 63, 28 )
[LOG] Total clause computation time: 2.88343/3 sec (0.043786/0.043786 sec, 0.06343/0.06343 sec, 0.001441/0.001441 sec, 0.336959/0.336959 sec, 0.001816/0.001816 sec, 0.087525/0.087525 sec, 1.30141/1.30141 sec, 0.106051/0.106051 sec, 0.823423/0.823423 sec, 0.117583/0.117583 sec )
[LOG] Total clause minimization time: 4.76848/5 sec (0.046669/0.046669 sec, 0.654479/0.654479 sec, 0.003263/0.003263 sec, 0.607243/0.607243 sec, 0.004597/0.004597 sec, 0.632879/0.632879 sec, 0.157792/0.157792 sec, 1.88969/1.88969 sec, 0.596978/0.596978 sec, 0.174899/0.174899 sec )
[LOG] Total clause size reduction: 21947 --> 2649 (318 --> 15, 3588 --> 732, 204 --> 7, 1750 --> 174, 245 --> 9, 5760 --> 541, 1504 --> 182, 4600 --> 460, 2790 --> 373, 1188 --> 156 )
[LOG] Average clause size reduction: 46.6957 --> 5.63617 (45.4286 --> 2.14286, 51.2571 --> 10.4571, 40.8 --> 1.4, 48.6111 --> 4.83333, 40.8333 --> 1.5, 47.6033 --> 4.47107, 45.5758 --> 5.51515, 45.5446 --> 4.55446, 44.2857 --> 5.92063, 42.4286 --> 5.57143 )
[LOG] Overall execution time: 7.87674 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.22 sec (Real time) / 7.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.85 sec (Real time) / 7.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 1678 9 34 1 1625
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 393.887 sec CPU time.
[LOG] Relation determinization time: 396 sec real time.
[LOG] Final circuit size: 12303 new AND gates.
[LOG] Size before ABC: 25122 AND gates.
[LOG] Size after ABC: 12303 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 393.481/394 sec (0.149977/0 sec, 1.72228/2 sec, 0.012939/0 sec, 0.633127/1 sec, 0.021864/0 sec, 55.229/55 sec, 0.073432/0 sec, 7.40978/7 sec, 63.5037/64 sec, 198.259/198 sec, 66.4662/67 sec )
[LOG] Nr of iterations: 2988 (4, 14, 8, 18, 11, 127, 17, 547, 1157, 869, 216 )
[LOG] Total clause computation time: 94.0321/91 sec (0.072979/0.072979 sec, 1.6832/1.6832 sec, 0.003491/0.003491 sec, 0.095323/0.095323 sec, 0.00537/0.00537 sec, 0.06562/0.06562 sec, 0.008205/0.008205 sec, 0.531614/0.531614 sec, 3.43561/3.43561 sec, 31.4833/31.4833 sec, 56.6474/56.6474 sec )
[LOG] Total clause minimization time: 298.503/303 sec (0.076634/0.076634 sec, 0.037802/0.037802 sec, 0.00884/0.00884 sec, 0.53622/0.53622 sec, 0.015653/0.015653 sec, 55.1531/55.1531 sec, 0.063451/0.063451 sec, 6.8226/6.8226 sec, 59.8087/59.8087 sec, 166.32/166.32 sec, 9.65917/9.65917 sec )
[LOG] Total clause size reduction: 154744 --> 25122 (180 --> 5, 767 --> 65, 406 --> 14, 969 --> 99, 560 --> 24, 6930 --> 697, 864 --> 84, 28938 --> 4608, 60112 --> 9880, 44268 --> 7978, 10750 --> 1668 )
[LOG] Average clause size reduction: 51.7885 --> 8.40763 (45 --> 1.25, 54.7857 --> 4.64286, 50.75 --> 1.75, 53.8333 --> 5.5, 50.9091 --> 2.18182, 54.5669 --> 5.48819, 50.8235 --> 4.94118, 52.9031 --> 8.42413, 51.9551 --> 8.53933, 50.9413 --> 9.18067, 49.7685 --> 7.72222 )
[LOG] Overall execution time: 393.891 sec CPU time.
[LOG] Overall execution time: 396 sec real time.
Synthesis time: 396.23 sec (Real time) / 392.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.07 sec (Real time) / 8.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 484.34 sec (Real time) / 482.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 12642 11 38 1 12582
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 76.8247 sec CPU time.
[LOG] Relation determinization time: 78 sec real time.
[LOG] Final circuit size: 3598 new AND gates.
[LOG] Size before ABC: 7429 AND gates.
[LOG] Size after ABC: 3598 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 76.2549/76 sec (29.9614/30 sec, 6.18739/6 sec, 6.23318/6 sec, 0.813786/1 sec, 4.23269/4 sec, 13.2235/14 sec, 3.2327/3 sec, 1.64788/2 sec, 8.80695/8 sec, 0.087198/0 sec, 0.743791/1 sec, 0.979054/1 sec, 0.105368/0 sec )
[LOG] Nr of iterations: 1093 (183, 179, 184, 21, 141, 129, 111, 40, 71, 10, 8, 7, 9 )
[LOG] Total clause computation time: 14.5978/9 sec (0.771676/0.771676 sec, 0.222009/0.222009 sec, 0.453604/0.453604 sec, 0.560647/0.560647 sec, 0.26088/0.26088 sec, 4.49882/4.49882 sec, 0.258443/0.258443 sec, 0.570356/0.570356 sec, 5.81709/5.81709 sec, 0.015538/0.015538 sec, 0.666898/0.666898 sec, 0.490095/0.490095 sec, 0.011791/0.011791 sec )
[LOG] Total clause minimization time: 61.4008/67 sec (29.1641/29.1641 sec, 5.93514/5.93514 sec, 5.73856/5.73856 sec, 0.248068/0.248068 sec, 3.93834/3.93834 sec, 8.69064/8.69064 sec, 2.94178/2.94178 sec, 1.06399/1.06399 sec, 2.961/2.961 sec, 0.068661/0.068661 sec, 0.073854/0.073854 sec, 0.486155/0.486155 sec, 0.0906/0.0906 sec )
[LOG] Total clause size reduction: 70910 --> 7429 (12558 --> 2110, 12104 --> 948, 12261 --> 1647, 1320 --> 94, 9100 --> 641, 8192 --> 606, 6930 --> 546, 2418 --> 232, 4270 --> 528, 540 --> 17, 413 --> 21, 348 --> 13, 456 --> 26 )
[LOG] Average clause size reduction: 64.8765 --> 6.79689 (68.623 --> 11.5301, 67.6201 --> 5.29609, 66.6359 --> 8.95109, 62.8571 --> 4.47619, 64.539 --> 4.5461, 63.5039 --> 4.69767, 62.4324 --> 4.91892, 60.45 --> 5.8, 60.1408 --> 7.43662, 54 --> 1.7, 51.625 --> 2.625, 49.7143 --> 1.85714, 50.6667 --> 2.88889 )
[LOG] Overall execution time: 76.8304 sec CPU time.
[LOG] Overall execution time: 78 sec real time.
Synthesis time: 77.67 sec (Real time) / 75.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.56 sec (Real time) / 2.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 54.21 sec (Real time) / 54.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 4012 13 43 1 3943
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 79.8827 sec CPU time.
[LOG] Relation determinization time: 81 sec real time.
[LOG] Final circuit size: 3924 new AND gates.
[LOG] Size before ABC: 8303 AND gates.
[LOG] Size after ABC: 3924 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 79.2155/79 sec (28.5399/28 sec, 4.76706/5 sec, 10.7665/11 sec, 3.15438/3 sec, 3.26445/3 sec, 4.46802/5 sec, 8.22221/8 sec, 3.02121/3 sec, 1.7318/2 sec, 9.95419/10 sec, 0.089888/0 sec, 0.063649/0 sec, 1.12877/1 sec, 0.043561/0 sec )
[LOG] Nr of iterations: 1221 (180, 177, 184, 27, 120, 160, 125, 99, 43, 68, 10, 8, 14, 6 )
[LOG] Total clause computation time: 14.7536/17 sec (0.827145/0.827145 sec, 0.193782/0.193782 sec, 2.14077/2.14077 sec, 2.80983/2.80983 sec, 0.182025/0.182025 sec, 0.268949/0.268949 sec, 0.246788/0.246788 sec, 0.262878/0.262878 sec, 0.180475/0.180475 sec, 7.08506/7.08506 sec, 0.013496/0.013496 sec, 0.010784/0.010784 sec, 0.524169/0.524169 sec, 0.007485/0.007485 sec )
[LOG] Total clause minimization time: 64.1506/62 sec (27.687/27.687 sec, 4.54254/4.54254 sec, 8.58406/8.58406 sec, 0.338011/0.338011 sec, 3.05247/3.05247 sec, 4.15463/4.15463 sec, 7.93689/7.93689 sec, 2.72386/2.72386 sec, 1.53524/1.53524 sec, 2.83968/2.83968 sec, 0.073039/0.073039 sec, 0.050143/0.050143 sec, 0.599006/0.599006 sec, 0.034045/0.034045 sec )
[LOG] Total clause size reduction: 87084 --> 8303 (13604 --> 2276, 13200 --> 1080, 13542 --> 1770, 1898 --> 122, 8568 --> 512, 11289 --> 712, 8680 --> 533, 6762 --> 460, 2856 --> 275, 4489 --> 479, 594 --> 17, 455 --> 13, 832 --> 45, 315 --> 9 )
[LOG] Average clause size reduction: 71.3219 --> 6.80016 (75.5778 --> 12.6444, 74.5763 --> 6.10169, 73.5978 --> 9.61957, 70.2963 --> 4.51852, 71.4 --> 4.26667, 70.5563 --> 4.45, 69.44 --> 4.264, 68.303 --> 4.64646, 66.4186 --> 6.39535, 66.0147 --> 7.04412, 59.4 --> 1.7, 56.875 --> 1.625, 59.4286 --> 3.21429, 52.5 --> 1.5 )
[LOG] Overall execution time: 79.8889 sec CPU time.
[LOG] Overall execution time: 81 sec real time.
Synthesis time: 80.76 sec (Real time) / 78.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.81 sec (Real time) / 2.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 165.54 sec (Real time) / 165.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 4395 15 47 1 4319
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 116.774 sec CPU time.
[LOG] Relation determinization time: 118 sec real time.
[LOG] Final circuit size: 4482 new AND gates.
[LOG] Size before ABC: 9822 AND gates.
[LOG] Size after ABC: 4482 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 115.737/116 sec (32.539/33 sec, 8.48634/8 sec, 10.0247/10 sec, 1.60932/2 sec, 6.39495/6 sec, 5.38793/6 sec, 20.8442/21 sec, 4.47006/4 sec, 4.09789/4 sec, 2.58766/3 sec, 18.9874/19 sec, 0.082132/0 sec, 0.069512/0 sec, 0.100473/0 sec, 0.055084/0 sec )
[LOG] Nr of iterations: 1446 (216, 176, 226, 21, 183, 153, 97, 124, 93, 43, 85, 8, 8, 7, 6 )
[LOG] Total clause computation time: 22.7473/24 sec (1.15527/1.15527 sec, 0.376242/0.376242 sec, 0.729941/0.729941 sec, 1.32639/1.32639 sec, 0.480851/0.480851 sec, 0.4263/0.4263 sec, 3.30771/3.30771 sec, 0.359087/0.359087 sec, 0.238981/0.238981 sec, 0.368941/0.368941 sec, 13.892/13.892 sec, 0.015896/0.015896 sec, 0.012676/0.012676 sec, 0.046384/0.046384 sec, 0.010614/0.010614 sec )
[LOG] Total clause minimization time: 92.495/90 sec (31.3408/31.3408 sec, 8.06678/8.06678 sec, 9.22584/9.22584 sec, 0.276468/0.276468 sec, 5.85483/5.85483 sec, 4.90631/4.90631 sec, 17.4976/17.4976 sec, 4.0581/4.0581 sec, 3.81587/3.81587 sec, 2.19617/2.19617 sec, 5.04692/5.04692 sec, 0.062746/0.062746 sec, 0.053668/0.053668 sec, 0.051112/0.051112 sec, 0.041723/0.041723 sec )
[LOG] Total clause size reduction: 114331 --> 9822 (18060 --> 2885, 14525 --> 874, 18450 --> 2247, 1620 --> 90, 14560 --> 739, 12008 --> 672, 7488 --> 443, 9471 --> 549, 6992 --> 415, 3150 --> 275, 6216 --> 587, 511 --> 13, 504 --> 13, 426 --> 11, 350 --> 9 )
[LOG] Average clause size reduction: 79.0671 --> 6.79253 (83.6111 --> 13.3565, 82.5284 --> 4.96591, 81.6372 --> 9.94248, 77.1429 --> 4.28571, 79.5628 --> 4.03825, 78.4837 --> 4.39216, 77.1959 --> 4.56701, 76.379 --> 4.42742, 75.1828 --> 4.46237, 73.2558 --> 6.39535, 73.1294 --> 6.90588, 63.875 --> 1.625, 63 --> 1.625, 60.8571 --> 1.57143, 58.3333 --> 1.5 )
[LOG] Overall execution time: 116.782 sec CPU time.
[LOG] Overall execution time: 118 sec real time.
Synthesis time: 117.86 sec (Real time) / 114.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.07 sec (Real time) / 3.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 260.80 sec (Real time) / 260.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 5015 17 52 1 4931
=====================  amba8c7y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9917.20 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 298.226 sec CPU time.
[LOG] Relation determinization time: 300 sec real time.
[LOG] Final circuit size: 6800 new AND gates.
[LOG] Size before ABC: 15654 AND gates.
[LOG] Size after ABC: 6800 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 296.123/296 sec (89.1121/89 sec, 16.5692/17 sec, 11.3851/11 sec, 5.85416/6 sec, 8.33081/8 sec, 27.2779/28 sec, 8.9097/9 sec, 7.28522/7 sec, 9.17896/9 sec, 9.48905/10 sec, 35.3006/35 sec, 7.04889/7 sec, 49.8191/50 sec, 0.18376/0 sec, 2.53247/3 sec, 4.22878/4 sec, 3.54684/3 sec, 0.070707/0 sec )
[LOG] Nr of iterations: 2380 (233, 308, 224, 42, 204, 173, 188, 169, 203, 178, 211, 71, 118, 12, 10, 16, 14, 6 )
[LOG] Total clause computation time: 64.1252/60 sec (2.29857/2.29857 sec, 0.665227/0.665227 sec, 1.49443/1.49443 sec, 5.45608/5.45608 sec, 0.634008/0.634008 sec, 0.546505/0.546505 sec, 0.749222/0.749222 sec, 0.591442/0.591442 sec, 0.702282/0.702282 sec, 0.663208/0.663208 sec, 0.787673/0.787673 sec, 2.95334/2.95334 sec, 41.9548/41.9548 sec, 0.059912/0.059912 sec, 2.41663/2.41663 sec, 0.334299/0.334299 sec, 1.79741/1.79741 sec, 0.020082/0.020082 sec )
[LOG] Total clause minimization time: 230.892/236 sec (86.7587/86.7587 sec, 15.8202/15.8202 sec, 9.81163/9.81163 sec, 0.38248/0.38248 sec, 7.62211/7.62211 sec, 26.6571/26.6571 sec, 8.07166/8.07166 sec, 6.61077/6.61077 sec, 8.37126/8.37126 sec, 8.72003/8.72003 sec, 34.3748/34.3748 sec, 4.04296/4.04296 sec, 7.75807/7.75807 sec, 0.116348/0.116348 sec, 0.108158/0.108158 sec, 3.88137/3.88137 sec, 1.7376/1.7376 sec, 0.046334/0.046334 sec )
[LOG] Total clause size reduction: 223084 --> 15654 (23200 --> 3575, 30393 --> 1621, 21854 --> 2694, 3977 --> 188, 19488 --> 798, 16340 --> 789, 17578 --> 835, 15624 --> 786, 18584 --> 980, 16107 --> 861, 18900 --> 1070, 6230 --> 468, 10296 --> 866, 957 --> 21, 774 --> 22, 1275 --> 36, 1092 --> 35, 415 --> 9 )
[LOG] Average clause size reduction: 93.7328 --> 6.57731 (99.5708 --> 15.3433, 98.6786 --> 5.26299, 97.5625 --> 12.0268, 94.6905 --> 4.47619, 95.5294 --> 3.91176, 94.4509 --> 4.56069, 93.5 --> 4.44149, 92.4497 --> 4.65089, 91.5468 --> 4.82759, 90.4888 --> 4.83708, 89.5735 --> 5.07109, 87.7465 --> 6.59155, 87.2542 --> 7.33898, 79.75 --> 1.75, 77.4 --> 2.2, 79.6875 --> 2.25, 78 --> 2.5, 69.1667 --> 1.5 )
[LOG] Overall execution time: 298.238 sec CPU time.
[LOG] Overall execution time: 300 sec real time.
Synthesis time: 299.87 sec (Real time) / 292.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.91 sec (Real time) / 5.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 573.74 sec (Real time) / 572.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 7483 21 61 1 7383
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 271.695 sec CPU time.
[LOG] Relation determinization time: 273 sec real time.
[LOG] Final circuit size: 6721 new AND gates.
[LOG] Size before ABC: 14770 AND gates.
[LOG] Size after ABC: 6721 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 269.033/270 sec (71.3393/72 sec, 11.4008/11 sec, 10.7219/11 sec, 4.85589/5 sec, 13.0389/13 sec, 23.4173/23 sec, 6.96594/7 sec, 6.51898/7 sec, 7.57151/7 sec, 17.279/17 sec, 6.68854/7 sec, 6.55605/7 sec, 9.24951/9 sec, 48.5468/49 sec, 0.184141/0 sec, 2.25324/2 sec, 18.8952/19 sec, 3.50357/3 sec, 0.046433/1 sec )
[LOG] Nr of iterations: 2239 (185, 231, 223, 40, 150, 164, 159, 166, 168, 132, 152, 139, 88, 191, 17, 10, 10, 9, 5 )
[LOG] Total clause computation time: 63.8497/66 sec (2.41891/2.41891 sec, 0.420163/0.420163 sec, 1.18649/1.18649 sec, 4.43535/4.43535 sec, 6.7738/6.7738 sec, 0.487526/0.487526 sec, 0.4988/0.4988 sec, 0.556305/0.556305 sec, 0.521379/0.521379 sec, 0.468867/0.468867 sec, 0.44578/0.44578 sec, 0.56524/0.56524 sec, 2.36909/2.36909 sec, 37.3363/37.3363 sec, 0.047823/0.047823 sec, 2.15876/2.15876 sec, 1.787/1.787 sec, 1.36008/1.36008 sec, 0.012028/0.012028 sec )
[LOG] Total clause minimization time: 204.089/204 sec (68.8742/68.8742 sec, 10.9217/10.9217 sec, 9.46193/9.46193 sec, 0.406689/0.406689 sec, 6.20805/6.20805 sec, 22.8581/22.8581 sec, 6.38807/6.38807 sec, 5.87748/5.87748 sec, 6.95539/6.95539 sec, 16.7282/16.7282 sec, 6.15584/6.15584 sec, 5.90266/5.90266 sec, 6.81575/6.81575 sec, 11.0498/11.0498 sec, 0.127414/0.127414 sec, 0.087073/0.087073 sec, 17.1016/17.1016 sec, 2.13773/2.13773 sec, 0.030973/0.030973 sec )
[LOG] Total clause size reduction: 223467 --> 14770 (19688 --> 2819, 24380 --> 1266, 23310 --> 2696, 4056 --> 186, 15347 --> 656, 16626 --> 726, 15958 --> 691, 16500 --> 773, 16533 --> 828, 12838 --> 659, 14647 --> 756, 13248 --> 624, 8265 --> 569, 17860 --> 1432, 1488 --> 31, 828 --> 19, 819 --> 17, 720 --> 15, 356 --> 7 )
[LOG] Average clause size reduction: 99.8066 --> 6.59669 (106.422 --> 15.2378, 105.541 --> 5.48052, 104.529 --> 12.0897, 101.4 --> 4.65, 102.313 --> 4.37333, 101.378 --> 4.42683, 100.365 --> 4.34591, 99.3976 --> 4.65663, 98.4107 --> 4.92857, 97.2576 --> 4.99242, 96.3618 --> 4.97368, 95.3094 --> 4.48921, 93.9205 --> 6.46591, 93.5079 --> 7.49738, 87.5294 --> 1.82353, 82.8 --> 1.9, 81.9 --> 1.7, 80 --> 1.66667, 71.2 --> 1.4 )
[LOG] Overall execution time: 271.707 sec CPU time.
[LOG] Overall execution time: 273 sec real time.
Synthesis time: 273.26 sec (Real time) / 266.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.50 sec (Real time) / 5.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 806.26 sec (Real time) / 804.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 7458 23 65 1 7351
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 14.3615 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 1317 new AND gates.
[LOG] Size before ABC: 2574 AND gates.
[LOG] Size after ABC: 1316 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.2824/14 sec (0.061709/0 sec, 0.027802/0 sec, 0.273029/0 sec, 0.01301/0 sec, 0.365974/1 sec, 0.018545/0 sec, 2.2136/2 sec, 11.3088/11 sec )
[LOG] Nr of iterations: 387 (6, 6, 15, 15, 11, 16, 257, 61 )
[LOG] Total clause computation time: 4.47963/4 sec (0.030625/0.030625 sec, 0.021072/0.021072 sec, 0.236595/0.236595 sec, 0.002656/0.002656 sec, 0.01373/0.01373 sec, 0.003432/0.003432 sec, 0.636893/0.636893 sec, 3.53462/3.53462 sec )
[LOG] Total clause minimization time: 9.78386/10 sec (0.030835/0.030835 sec, 0.006427/0.006427 sec, 0.035821/0.035821 sec, 0.009839/0.009839 sec, 0.351812/0.351812 sec, 0.014483/0.014483 sec, 1.56467/1.56467 sec, 7.76997/7.76997 sec )
[LOG] Total clause size reduction: 15288 --> 2574 (230 --> 9, 225 --> 21, 616 --> 61, 602 --> 41, 420 --> 26, 615 --> 65, 10240 --> 2003, 2340 --> 348 )
[LOG] Average clause size reduction: 39.5039 --> 6.65116 (38.3333 --> 1.5, 37.5 --> 3.5, 41.0667 --> 4.06667, 40.1333 --> 2.73333, 38.1818 --> 2.36364, 38.4375 --> 4.0625, 39.8444 --> 7.79377, 38.3607 --> 5.70492 )
[LOG] Overall execution time: 14.3641 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.69 sec (Real time) / 14.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.53 sec (Real time) / 5.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1551 7 31 1 1506
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 12.9394 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 1375 new AND gates.
[LOG] Size before ABC: 2662 AND gates.
[LOG] Size after ABC: 1374 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 12.7839/12 sec (0.079898/0 sec, 1.63693/1 sec, 0.004537/0 sec, 0.608758/1 sec, 0.004415/0 sec, 1.10617/1 sec, 1.71751/2 sec, 4.47036/4 sec, 2.82563/3 sec, 0.329713/0 sec )
[LOG] Nr of iterations: 529 (8, 11, 5, 43, 5, 150, 41, 140, 95, 31 )
[LOG] Total clause computation time: 5.5448/5 sec (0.038357/0.038357 sec, 1.61812/1.61812 sec, 0.001276/0.001276 sec, 0.040947/0.040947 sec, 0.001313/0.001313 sec, 0.070593/0.070593 sec, 1.5009/1.5009 sec, 0.086607/0.086607 sec, 2.07979/2.07979 sec, 0.106897/0.106897 sec )
[LOG] Total clause minimization time: 7.20008/7 sec (0.041127/0.041127 sec, 0.018175/0.018175 sec, 0.003018/0.003018 sec, 0.565505/0.565505 sec, 0.002823/0.002823 sec, 1.02728/1.02728 sec, 0.213234/0.213234 sec, 4.37306/4.37306 sec, 0.736399/0.736399 sec, 0.219462/0.219462 sec )
[LOG] Total clause size reduction: 25405 --> 2662 (385 --> 13, 540 --> 43, 212 --> 7, 2184 --> 227, 204 --> 7, 7450 --> 729, 1960 --> 236, 6672 --> 639, 4418 --> 569, 1380 --> 192 )
[LOG] Average clause size reduction: 48.0246 --> 5.03214 (48.125 --> 1.625, 49.0909 --> 3.90909, 42.4 --> 1.4, 50.7907 --> 5.27907, 40.8 --> 1.4, 49.6667 --> 4.86, 47.8049 --> 5.7561, 47.6571 --> 4.56429, 46.5053 --> 5.98947, 44.5161 --> 6.19355 )
[LOG] Overall execution time: 12.9426 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 13.28 sec (Real time) / 12.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.51 sec (Real time) / 10.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 1660 9 36 1 1606
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 1932.32 sec CPU time.
[LOG] Relation determinization time: 1939 sec real time.
[LOG] Final circuit size: 19542 new AND gates.
[LOG] Size before ABC: 41140 AND gates.
[LOG] Size after ABC: 19541 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 1931.36/1934 sec (0.326619/0 sec, 16.5461/17 sec, 0.010467/0 sec, 27.6633/27 sec, 0.079605/0 sec, 2.3673/3 sec, 0.164081/0 sec, 33.8847/34 sec, 314.651/315 sec, 780.768/782 sec, 754.9/756 sec )
[LOG] Nr of iterations: 4237 (5, 9, 4, 15, 11, 31, 14, 1020, 1063, 1658, 407 )
[LOG] Total clause computation time: 1045.91/1043 sec (0.160868/0.160868 sec, 16.5134/16.5134 sec, 0.005774/0.005774 sec, 1.32677/1.32677 sec, 0.024405/0.024405 sec, 0.314668/0.314668 sec, 0.028816/0.028816 sec, 3.7385/3.7385 sec, 7.65575/7.65575 sec, 304.564/304.564 sec, 711.578/711.578 sec )
[LOG] Total clause minimization time: 882.599/887 sec (0.165144/0.165144 sec, 0.031532/0.031532 sec, 0.004192/0.004192 sec, 26.3341/26.3341 sec, 0.053346/0.053346 sec, 2.04701/2.04701 sec, 0.132362/0.132362 sec, 29.9013/29.9013 sec, 306.431/306.431 sec, 474.689/474.689 sec, 42.8102/42.8102 sec )
[LOG] Total clause size reduction: 235538 --> 41140 (256 --> 9, 504 --> 34, 186 --> 6, 854 --> 48, 600 --> 28, 1770 --> 101, 754 --> 67, 58083 --> 9259, 59472 --> 10413, 91135 --> 17492, 21924 --> 3683 )
[LOG] Average clause size reduction: 55.5907 --> 9.7097 (51.2 --> 1.8, 56 --> 3.77778, 46.5 --> 1.5, 56.9333 --> 3.2, 54.5455 --> 2.54545, 57.0968 --> 3.25806, 53.8571 --> 4.78571, 56.9441 --> 9.07745, 55.9473 --> 9.79586, 54.9668 --> 10.5501, 53.8673 --> 9.04914 )
[LOG] Overall execution time: 1932.33 sec CPU time.
[LOG] Overall execution time: 1939 sec real time.
Synthesis time: 1938.69 sec (Real time) / 1927.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.58 sec (Real time) / 8.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1399.35 sec (Real time) / 1396.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 19891 11 42 1 19828
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 85.3063 sec CPU time.
[LOG] Relation determinization time: 86 sec real time.
[LOG] Final circuit size: 4940 new AND gates.
[LOG] Size before ABC: 10104 AND gates.
[LOG] Size after ABC: 4940 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 84.7981/85 sec (24.7593/25 sec, 4.47203/4 sec, 10.4262/11 sec, 2.37566/2 sec, 4.3532/5 sec, 9.50216/9 sec, 14.9146/15 sec, 1.69337/2 sec, 11.2815/11 sec, 0.053266/0 sec, 0.389062/0 sec, 0.5547/1 sec, 0.022975/0 sec )
[LOG] Nr of iterations: 1416 (194, 274, 186, 21, 178, 193, 230, 39, 73, 8, 9, 7, 4 )
[LOG] Total clause computation time: 16.6856/15 sec (0.690172/0.690172 sec, 0.218913/0.218913 sec, 2.90795/2.90795 sec, 2.16436/2.16436 sec, 0.261907/0.261907 sec, 0.353982/0.353982 sec, 0.399825/0.399825 sec, 0.54737/0.54737 sec, 8.5536/8.5536 sec, 0.012904/0.012904 sec, 0.30587/0.30587 sec, 0.263707/0.263707 sec, 0.005081/0.005081 sec )
[LOG] Total clause minimization time: 67.8236/70 sec (24.0507/24.0507 sec, 4.2224/4.2224 sec, 7.48681/7.48681 sec, 0.206313/0.206313 sec, 4.05404/4.05404 sec, 9.10175/9.10175 sec, 14.4487/14.4487 sec, 1.1323/1.1323 sec, 2.69801/2.69801 sec, 0.038033/0.038033 sec, 0.07979/0.07979 sec, 0.288241/0.288241 sec, 0.016378/0.016378 sec )
[LOG] Total clause size reduction: 97587 --> 10104 (14089 --> 2610, 19656 --> 1732, 13135 --> 1674, 1400 --> 91, 12213 --> 823, 13056 --> 903, 15343 --> 1432, 2508 --> 236, 4680 --> 551, 448 --> 13, 504 --> 20, 372 --> 14, 183 --> 5 )
[LOG] Average clause size reduction: 68.9174 --> 7.13559 (72.6237 --> 13.4536, 71.7372 --> 6.32117, 70.6183 --> 9, 66.6667 --> 4.33333, 68.6124 --> 4.6236, 67.6477 --> 4.67876, 66.7087 --> 6.22609, 64.3077 --> 6.05128, 64.1096 --> 7.54795, 56 --> 1.625, 56 --> 2.22222, 53.1429 --> 2, 45.75 --> 1.25 )
[LOG] Overall execution time: 85.3116 sec CPU time.
[LOG] Overall execution time: 86 sec real time.
Synthesis time: 86.36 sec (Real time) / 84.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.39 sec (Real time) / 3.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 206.44 sec (Real time) / 205.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 5357 13 47 1 5284
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 152.832 sec CPU time.
[LOG] Relation determinization time: 155 sec real time.
[LOG] Final circuit size: 8149 new AND gates.
[LOG] Size before ABC: 18199 AND gates.
[LOG] Size after ABC: 8148 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 152.234/153 sec (21.955/22 sec, 3.99826/4 sec, 12.8528/13 sec, 10.4351/11 sec, 8.83845/9 sec, 18.236/18 sec, 8.07274/8 sec, 47.185/47 sec, 2.2179/2 sec, 17.1985/18 sec, 0.064842/0 sec, 0.056625/0 sec, 1.05491/1 sec, 0.068013/0 sec )
[LOG] Nr of iterations: 2040 (159, 228, 395, 23, 328, 330, 214, 202, 41, 89, 7, 7, 10, 7 )
[LOG] Total clause computation time: 24.0658/25 sec (0.735309/0.735309 sec, 0.263671/0.263671 sec, 0.956622/0.956622 sec, 0.2989/0.2989 sec, 0.463266/0.463266 sec, 6.73874/6.73874 sec, 0.458239/0.458239 sec, 0.451129/0.451129 sec, 0.707365/0.707365 sec, 12.4231/12.4231 sec, 0.014974/0.014974 sec, 0.011861/0.011861 sec, 0.529328/0.529328 sec, 0.013235/0.013235 sec )
[LOG] Total clause minimization time: 127.616/128 sec (21.2023/21.2023 sec, 3.70644/3.70644 sec, 11.8285/11.8285 sec, 10.1306/10.1306 sec, 8.30275/8.30275 sec, 11.4018/11.4018 sec, 7.52926/7.52926 sec, 46.6421/46.6421 sec, 1.48924/1.48924 sec, 4.72291/4.72291 sec, 0.046686/0.046686 sec, 0.04195/0.04195 sec, 0.519907/0.519907 sec, 0.051109/0.051109 sec )
[LOG] Total clause size reduction: 155963 --> 18199 (12798 --> 2059, 18160 --> 1532, 31126 --> 5579, 1716 --> 111, 25179 --> 2748, 25004 --> 2853, 15975 --> 1036, 14874 --> 1270, 2920 --> 244, 6336 --> 707, 426 --> 11, 420 --> 11, 621 --> 24, 408 --> 14 )
[LOG] Average clause size reduction: 76.4525 --> 8.92108 (80.4906 --> 12.9497, 79.6491 --> 6.7193, 78.8 --> 14.1241, 74.6087 --> 4.82609, 76.7652 --> 8.37805, 75.7697 --> 8.64545, 74.6495 --> 4.84112, 73.6337 --> 6.28713, 71.2195 --> 5.95122, 71.191 --> 7.94382, 60.8571 --> 1.57143, 60 --> 1.57143, 62.1 --> 2.4, 58.2857 --> 2 )
[LOG] Overall execution time: 152.838 sec CPU time.
[LOG] Overall execution time: 155 sec real time.
Synthesis time: 154.70 sec (Real time) / 152.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.97 sec (Real time) / 5.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 198.79 sec (Real time) / 198.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 8620 15 52 1 8540
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 164.41 sec CPU time.
[LOG] Relation determinization time: 166 sec real time.
[LOG] Final circuit size: 6450 new AND gates.
[LOG] Size before ABC: 13991 AND gates.
[LOG] Size after ABC: 6449 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 163.363/164 sec (24.9573/25 sec, 7.93522/8 sec, 14.2292/15 sec, 4.35586/4 sec, 7.04187/7 sec, 7.52264/8 sec, 39.0172/39 sec, 10.7167/10 sec, 22.952/23 sec, 2.67782/3 sec, 21.5671/22 sec, 0.091922/0 sec, 0.093867/0 sec, 0.065783/0 sec, 0.138219/0 sec )
[LOG] Nr of iterations: 2120 (143, 327, 281, 26, 229, 223, 202, 225, 277, 63, 92, 8, 9, 7, 8 )
[LOG] Total clause computation time: 26.5958/23 sec (0.87078/0.87078 sec, 0.371797/0.371797 sec, 2.28622/2.28622 sec, 4.02476/4.02476 sec, 0.412407/0.412407 sec, 0.47985/0.47985 sec, 0.526098/0.526098 sec, 0.51659/0.51659 sec, 0.651875/0.651875 sec, 0.301442/0.301442 sec, 16.0869/16.0869 sec, 0.018772/0.018772 sec, 0.018331/0.018331 sec, 0.013976/0.013976 sec, 0.015997/0.015997 sec )
[LOG] Total clause minimization time: 136.026/140 sec (24.0655/24.0655 sec, 7.50817/7.50817 sec, 11.874/11.874 sec, 0.3235/0.3235 sec, 6.56206/6.56206 sec, 6.96344/6.96344 sec, 38.4062/38.4062 sec, 10.0974/10.0974 sec, 22.1544/22.1544 sec, 2.34194/2.34194 sec, 5.42325/5.42325 sec, 0.069018/0.069018 sec, 0.071091/0.071091 sec, 0.048457/0.048457 sec, 0.117906/0.117906 sec )
[LOG] Total clause size reduction: 177563 --> 13991 (12638 --> 1866, 28688 --> 2051, 24360 --> 2946, 2150 --> 127, 19380 --> 1032, 18648 --> 1033, 16683 --> 946, 18368 --> 1095, 22356 --> 1711, 4960 --> 399, 7189 --> 714, 546 --> 16, 616 --> 17, 456 --> 11, 525 --> 27 )
[LOG] Average clause size reduction: 83.7561 --> 6.59953 (88.3776 --> 13.049, 87.7309 --> 6.27217, 86.6904 --> 10.484, 82.6923 --> 4.88462, 84.6288 --> 4.50655, 83.6233 --> 4.63229, 82.5891 --> 4.68317, 81.6356 --> 4.86667, 80.7076 --> 6.1769, 78.7302 --> 6.33333, 78.1413 --> 7.76087, 68.25 --> 2, 68.4444 --> 1.88889, 65.1429 --> 1.57143, 65.625 --> 3.375 )
[LOG] Overall execution time: 164.418 sec CPU time.
[LOG] Overall execution time: 166 sec real time.
Synthesis time: 165.93 sec (Real time) / 162.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.19 sec (Real time) / 4.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 325.47 sec (Real time) / 324.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 6976 17 57 1 6888
=====================  amba9b5y.aag =====================
[LOG] Relation determinization time: 1446.26 sec CPU time.
[LOG] Relation determinization time: 1453 sec real time.
[LOG] Final circuit size: 19423 new AND gates.
[LOG] Size before ABC: 48337 AND gates.
[LOG] Size after ABC: 19423 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 1442.78/1445 sec (56.9734/57 sec, 26.3687/26 sec, 36.8104/37 sec, 5.63181/6 sec, 88.3555/88 sec, 19.1084/19 sec, 66.1917/66 sec, 24.5941/25 sec, 31.9352/32 sec, 132.869/133 sec, 125.287/126 sec, 12.3662/12 sec, 805.592/807 sec, 0.342885/0 sec, 2.79844/3 sec, 4.14712/4 sec, 3.12375/3 sec, 0.281972/1 sec )
[LOG] Nr of iterations: 4838 (470, 618, 560, 37, 326, 268, 319, 284, 306, 323, 1037, 97, 133, 18, 10, 10, 11, 11 )
[LOG] Total clause computation time: 238.516/238 sec (2.75554/2.75554 sec, 2.50176/2.50176 sec, 2.84311/2.84311 sec, 5.01476/5.01476 sec, 1.11639/1.11639 sec, 1.11155/1.11155 sec, 1.31338/1.31338 sec, 1.19037/1.19037 sec, 1.31049/1.31049 sec, 1.4644/1.4644 sec, 35.5139/35.5139 sec, 4.40428/4.40428 sec, 171.326/171.326 sec, 0.087303/0.087303 sec, 2.61029/2.61029 sec, 2.21997/2.21997 sec, 1.67193/1.67193 sec, 0.060547/0.060547 sec )
[LOG] Total clause minimization time: 1200.43/1204 sec (54.0968/54.0968 sec, 23.6703/23.6703 sec, 33.7146/33.7146 sec, 0.595555/0.595555 sec, 87.0118/87.0118 sec, 17.7934/17.7934 sec, 64.6161/64.6161 sec, 23.1463/23.1463 sec, 30.3264/30.3264 sec, 131.075/131.075 sec, 88.5498/88.5498 sec, 7.81853/7.81853 sec, 634.048/634.048 sec, 0.237659/0.237659 sec, 0.173585/0.173585 sec, 1.9148/1.9148 sec, 1.43687/1.43687 sec, 0.206185/0.206185 sec )
[LOG] Total clause size reduction: 488223 --> 48337 (50183 --> 10455, 65402 --> 5165, 58695 --> 9169, 3744 --> 177, 33475 --> 1521, 27234 --> 1283, 32118 --> 1488, 28300 --> 1430, 30195 --> 1494, 31556 --> 1603, 100492 --> 12567, 9216 --> 658, 12540 --> 1192, 1598 --> 33, 837 --> 21, 828 --> 17, 910 --> 35, 900 --> 29 )
[LOG] Average clause size reduction: 100.914 --> 9.99111 (106.772 --> 22.2447, 105.828 --> 8.35761, 104.812 --> 16.3732, 101.189 --> 4.78378, 102.684 --> 4.66564, 101.619 --> 4.78731, 100.683 --> 4.66458, 99.6479 --> 5.03521, 98.6765 --> 4.88235, 97.6966 --> 4.96285, 96.9065 --> 12.1186, 95.0103 --> 6.78351, 94.2857 --> 8.96241, 88.7778 --> 1.83333, 83.7 --> 2.1, 82.8 --> 1.7, 82.7273 --> 3.18182, 81.8182 --> 2.63636 )
[LOG] Overall execution time: 1446.27 sec CPU time.
[LOG] Overall execution time: 1453 sec real time.
Synthesis time: 1453.22 sec (Real time) / 1436.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.13 sec (Real time) / 9.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5695.54 sec (Real time) / 5679.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 665 39 68 1 558
Raw AIGER output size: aag 20088 21 68 1 19981
=====================  amba10b5y.aag =====================
[LOG] Relation determinization time: 1334.48 sec CPU time.
[LOG] Relation determinization time: 1347 sec real time.
[LOG] Final circuit size: 33856 new AND gates.
[LOG] Size before ABC: 93391 AND gates.
[LOG] Size after ABC: 33856 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 1331.03/1334 sec (51.8465/52 sec, 24.9878/25 sec, 54.4457/55 sec, 6.43593/6 sec, 21.9247/22 sec, 67.1808/68 sec, 31.0615/31 sec, 240.671/241 sec, 45.8549/46 sec, 113.208/113 sec, 185.409/186 sec, 56.6889/57 sec, 200.733/201 sec, 211.541/212 sec, 0.47393/0 sec, 3.44936/4 sec, 6.09476/6 sec, 8.84632/9 sec, 0.17547/0 sec )
[LOG] Nr of iterations: 7883 (140, 1007, 713, 53, 350, 356, 373, 2089, 355, 359, 1403, 293, 166, 174, 15, 10, 12, 9, 6 )
[LOG] Total clause computation time: 264.438/259 sec (2.28701/2.28701 sec, 1.65906/1.65906 sec, 2.6246/2.6246 sec, 5.48612/5.48612 sec, 1.54939/1.54939 sec, 1.56842/1.56842 sec, 1.53751/1.53751 sec, 6.89126/6.89126 sec, 2.19366/2.19366 sec, 25.3866/25.3866 sec, 8.0788/8.0788 sec, 2.46605/2.46605 sec, 10.9569/10.9569 sec, 182.886/182.886 sec, 0.110775/0.110775 sec, 3.17872/3.17872 sec, 2.64479/2.64479 sec, 2.88644/2.88644 sec, 0.046346/0.046346 sec )
[LOG] Total clause minimization time: 1058.04/1067 sec (49.5241/49.5241 sec, 23.0872/23.0872 sec, 51.5227/51.5227 sec, 0.922412/0.922412 sec, 20.1421/20.1421 sec, 65.3458/65.3458 sec, 29.205/29.205 sec, 232.165/232.165 sec, 43.1358/43.1358 sec, 87.1432/87.1432 sec, 174.613/174.613 sec, 53.5438/53.5438 sec, 189.376/189.376 sec, 28.2343/28.2343 sec, 0.341678/0.341678 sec, 0.250796/0.250796 sec, 3.42927/3.42927 sec, 5.94225/5.94225 sec, 0.117517/0.117517 sec )
[LOG] Total clause size reduction: 853507 --> 93391 (15985 --> 2011, 114684 --> 11143, 80456 --> 12925, 5824 --> 265, 38739 --> 1593, 39050 --> 1727, 40548 --> 1798, 225504 --> 32419, 37878 --> 1768, 37948 --> 2310, 147210 --> 21169, 30368 --> 1523, 16995 --> 1170, 17646 --> 1479, 1414 --> 27, 900 --> 19, 1089 --> 21, 784 --> 15, 485 --> 9 )
[LOG] Average clause size reduction: 108.272 --> 11.8471 (114.179 --> 14.3643, 113.887 --> 11.0655, 112.842 --> 18.1276, 109.887 --> 5, 110.683 --> 4.55143, 109.691 --> 4.85112, 108.708 --> 4.82038, 107.948 --> 15.5189, 106.699 --> 4.98028, 105.705 --> 6.43454, 104.925 --> 15.0884, 103.645 --> 5.19795, 102.38 --> 7.04819, 101.414 --> 8.5, 94.2667 --> 1.8, 90 --> 1.9, 90.75 --> 1.75, 87.1111 --> 1.66667, 80.8333 --> 1.5 )
[LOG] Overall execution time: 1334.49 sec CPU time.
[LOG] Overall execution time: 1347 sec real time.
Synthesis time: 1346.99 sec (Real time) / 1320.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.09 sec (Real time) / 11.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9803.60 sec (Real time) / 9776.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 721 42 73 1 606
Raw AIGER output size: aag 34577 23 73 1 34462
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 5.51408 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1249 new AND gates.
[LOG] Size before ABC: 2394 AND gates.
[LOG] Size after ABC: 1247 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.43826/6 sec (0.060734/0 sec, 0.027432/0 sec, 0.353064/1 sec, 0.007244/0 sec, 0.34709/0 sec, 0.011687/0 sec, 0.978756/1 sec, 3.65225/4 sec )
[LOG] Nr of iterations: 389 (7, 5, 8, 9, 28, 11, 259, 62 )
[LOG] Total clause computation time: 1.98235/3 sec (0.028737/0.028737 sec, 0.021767/0.021767 sec, 0.332652/0.332652 sec, 0.00169/0.00169 sec, 0.013165/0.013165 sec, 0.002302/0.002302 sec, 0.101103/0.101103 sec, 1.48093/1.48093 sec )
[LOG] Total clause minimization time: 3.43716/3 sec (0.031714/0.031714 sec, 0.005381/0.005381 sec, 0.020081/0.020081 sec, 0.00526/0.00526 sec, 0.332946/0.332946 sec, 0.008936/0.008936 sec, 0.865725/0.865725 sec, 2.16712/2.16712 sec )
[LOG] Total clause size reduction: 15351 --> 2394 (276 --> 11, 180 --> 16, 308 --> 20, 344 --> 18, 1134 --> 92, 410 --> 38, 10320 --> 1886, 2379 --> 313 )
[LOG] Average clause size reduction: 39.4627 --> 6.15424 (39.4286 --> 1.57143, 36 --> 3.2, 38.5 --> 2.5, 38.2222 --> 2, 40.5 --> 3.28571, 37.2727 --> 3.45455, 39.8456 --> 7.28185, 38.371 --> 5.04839 )
[LOG] Overall execution time: 5.51659 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.82 sec (Real time) / 5.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.32 sec (Real time) / 4.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1474 7 31 1 1430
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 103.134 sec CPU time.
[LOG] Relation determinization time: 104 sec real time.
[LOG] Final circuit size: 5457 new AND gates.
[LOG] Size before ABC: 10851 AND gates.
[LOG] Size after ABC: 5457 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 102.725/103 sec (0.187541/0 sec, 17.0744/17 sec, 0.012774/0 sec, 0.892207/1 sec, 0.017164/0 sec, 5.62428/6 sec, 0.769989/1 sec, 21.7174/21 sec, 52.6087/53 sec, 3.82022/4 sec )
[LOG] Nr of iterations: 1534 (6, 21, 6, 19, 9, 465, 36, 367, 511, 94 )
[LOG] Total clause computation time: 21.8337/24 sec (0.09094/0.09094 sec, 0.646387/0.646387 sec, 0.004456/0.004456 sec, 0.101003/0.101003 sec, 0.00457/0.00457 sec, 0.997051/0.997051 sec, 0.348944/0.348944 sec, 4.08838/4.08838 sec, 13.8404/13.8404 sec, 1.7115/1.7115 sec )
[LOG] Total clause minimization time: 80.6278/79 sec (0.09607/0.09607 sec, 16.4259/16.4259 sec, 0.007698/0.007698 sec, 0.789191/0.789191 sec, 0.011815/0.011815 sec, 4.5851/4.5851 sec, 0.414742/0.414742 sec, 17.5708/17.5708 sec, 38.6487/38.6487 sec, 2.07784/2.07784 sec )
[LOG] Total clause size reduction: 75219 --> 10851 (280 --> 9, 1100 --> 150, 270 --> 11, 954 --> 87, 416 --> 17, 23664 --> 3466, 1750 --> 196, 17934 --> 2460, 24480 --> 3754, 4371 --> 701 )
[LOG] Average clause size reduction: 49.0346 --> 7.07366 (46.6667 --> 1.5, 52.381 --> 7.14286, 45 --> 1.83333, 50.2105 --> 4.57895, 46.2222 --> 1.88889, 50.8903 --> 7.45376, 48.6111 --> 5.44444, 48.8665 --> 6.703, 47.9061 --> 7.34638, 46.5 --> 7.45745 )
[LOG] Overall execution time: 103.138 sec CPU time.
[LOG] Overall execution time: 104 sec real time.
Synthesis time: 104.18 sec (Real time) / 102.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.51 sec (Real time) / 4.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 128.94 sec (Real time) / 128.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 5742 9 37 1 5686
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 3300.89 sec CPU time.
[LOG] Relation determinization time: 3313 sec real time.
[LOG] Final circuit size: 29857 new AND gates.
[LOG] Size before ABC: 63451 AND gates.
[LOG] Size after ABC: 29856 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 3299.23/3305 sec (0.815712/1 sec, 27.0434/27 sec, 0.011143/0 sec, 23.3604/23 sec, 0.072677/0 sec, 12.8408/13 sec, 0.106125/0 sec, 45.6755/46 sec, 621.081/622 sec, 1340.67/1343 sec, 1227.55/1230 sec )
[LOG] Nr of iterations: 6465 (4, 10, 4, 20, 16, 230, 14, 1079, 1769, 2839, 480 )
[LOG] Total clause computation time: 1044.8/1045 sec (0.422303/0.422303 sec, 26.9904/26.9904 sec, 0.003653/0.003653 sec, 1.38249/1.38249 sec, 0.017194/0.017194 sec, 0.27635/0.27635 sec, 0.015002/0.015002 sec, 10.737/10.737 sec, 13.961/13.961 sec, 285.966/285.966 sec, 705.026/705.026 sec )
[LOG] Total clause minimization time: 2248.49/2252 sec (0.392472/0.392472 sec, 0.050539/0.050539 sec, 0.006664/0.006664 sec, 21.973/21.973 sec, 0.052249/0.052249 sec, 12.5162/12.5162 sec, 0.087498/0.087498 sec, 34.6576/34.6576 sec, 605.978/605.978 sec, 1051.28/1051.28 sec, 521.497/521.497 sec )
[LOG] Total clause size reduction: 366133 --> 63451 (195 --> 5, 576 --> 38, 189 --> 6, 1178 --> 119, 915 --> 44, 13740 --> 1548, 767 --> 58, 62524 --> 10423, 100776 --> 16404, 158928 --> 30539, 26345 --> 4267 )
[LOG] Average clause size reduction: 56.6331 --> 9.81454 (48.75 --> 1.25, 57.6 --> 3.8, 47.25 --> 1.5, 58.9 --> 5.95, 57.1875 --> 2.75, 59.7391 --> 6.73043, 54.7857 --> 4.14286, 57.9462 --> 9.65987, 56.9678 --> 9.27304, 55.9803 --> 10.757, 54.8854 --> 8.88958 )
[LOG] Overall execution time: 3300.9 sec CPU time.
[LOG] Overall execution time: 3313 sec real time.
Synthesis time: 3312.99 sec (Real time) / 3285.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.17 sec (Real time) / 10.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5369.99 sec (Real time) / 5354.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 30203 11 43 1 30139
=====================  amba5f17y.aag =====================
[LOG] Relation determinization time: 3375.93 sec CPU time.
[LOG] Relation determinization time: 3388 sec real time.
[LOG] Final circuit size: 23959 new AND gates.
[LOG] Size before ABC: 57480 AND gates.
[LOG] Size after ABC: 23959 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 3370.38/3377 sec (147.536/148 sec, 84.5302/85 sec, 278.706/279 sec, 73.6765/74 sec, 284.135/284 sec, 185.168/186 sec, 677.036/678 sec, 217.142/218 sec, 1354.46/1357 sec, 0.51979/0 sec, 22.9899/23 sec, 44.1984/45 sec, 0.277142/0 sec )
[LOG] Nr of iterations: 5928 (1009, 633, 1114, 22, 595, 757, 713, 132, 909, 15, 12, 9, 8 )
[LOG] Total clause computation time: 1392.77/1385 sec (12.2683/12.2683 sec, 9.195/9.195 sec, 55.7237/55.7237 sec, 72.9667/72.9667 sec, 12.1475/12.1475 sec, 15.4056/15.4056 sec, 17.5403/17.5403 sec, 71.506/71.506 sec, 1082.46/1082.46 sec, 0.109101/0.109101 sec, 22.5291/22.5291 sec, 20.8455/20.8455 sec, 0.069507/0.069507 sec )
[LOG] Total clause minimization time: 1969.52/1985 sec (134.652/134.652 sec, 74.721/74.721 sec, 221.747/221.747 sec, 0.677404/0.677404 sec, 271.11/271.11 sec, 168.571/168.571 sec, 658.248/658.248 sec, 145.363/145.363 sec, 270.087/270.087 sec, 0.385163/0.385163 sec, 0.430505/0.430505 sec, 23.3312/23.3312 sec, 0.1927/0.1927 sec )
[LOG] Total clause size reduction: 421687 --> 57480 (75600 --> 14848, 46768 --> 5262, 81249 --> 12575, 1512 --> 101, 42174 --> 4253, 52920 --> 5586, 49128 --> 5156, 8908 --> 976, 60836 --> 8636, 924 --> 27, 715 --> 28, 512 --> 19, 441 --> 13 )
[LOG] Average clause size reduction: 71.1348 --> 9.69636 (74.9257 --> 14.7156, 73.8831 --> 8.3128, 72.9345 --> 11.2882, 68.7273 --> 4.59091, 70.8807 --> 7.1479, 69.9075 --> 7.37913, 68.9032 --> 7.23142, 67.4848 --> 7.39394, 66.9263 --> 9.50055, 61.6 --> 1.8, 59.5833 --> 2.33333, 56.8889 --> 2.11111, 55.125 --> 1.625 )
[LOG] Overall execution time: 3375.95 sec CPU time.
[LOG] Overall execution time: 3388 sec real time.
Synthesis time: 3388.13 sec (Real time) / 3322.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.16 sec (Real time) / 10.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7639.86 sec (Real time) / 7615.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 421 26 49 1 346
Raw AIGER output size: aag 24380 13 49 1 24305
=====================  amba6f21y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9839.34 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9879.94 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013794 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00618/0 sec (0.00618/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003036/0 sec (0.003036/0.003036 sec )
[LOG] Total clause minimization time: 0.003126/0 sec (0.003126/0.003126 sec )
[LOG] Total clause size reduction: 52 --> 1 (52 --> 1 )
[LOG] Average clause size reduction: 26 --> 0.5 (26 --> 0.5 )
[LOG] Overall execution time: 0.016289 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.08319 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.046203/0 sec (0.046203/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.023572/0 sec (0.023572/0.023572 sec )
[LOG] Total clause minimization time: 0.02248/0 sec (0.02248/0.02248 sec )
[LOG] Total clause size reduction: 528 --> 6 (528 --> 6 )
[LOG] Average clause size reduction: 75.4286 --> 0.857143 (75.4286 --> 0.857143 )
[LOG] Overall execution time: 0.087168 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 561 3 84 1 473
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.132523 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.067371/0 sec (0.067371/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.03515/0 sec (0.03515/0.03515 sec )
[LOG] Total clause minimization time: 0.031927/0 sec (0.031927/0.031927 sec )
[LOG] Total clause size reduction: 1233 --> 12 (1233 --> 12 )
[LOG] Average clause size reduction: 123.3 --> 1.2 (123.3 --> 1.2 )
[LOG] Overall execution time: 0.1396 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 880 3 133 1 743
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026401 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.015064/0 sec (0.015064/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.007518/0 sec (0.007518/0.007518 sec )
[LOG] Total clause minimization time: 0.007487/0 sec (0.007487/0.007487 sec )
[LOG] Total clause size reduction: 204 --> 4 (204 --> 4 )
[LOG] Average clause size reduction: 51 --> 1 (51 --> 1 )
[LOG] Overall execution time: 0.029186 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 430 3 64 1 362
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.140691 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.070002/0 sec (0.070002/0 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.035495/0 sec (0.035495/0.035495 sec )
[LOG] Total clause minimization time: 0.034107/0 sec (0.034107/0.034107 sec )
[LOG] Total clause size reduction: 1508 --> 17 (1508 --> 17 )
[LOG] Average clause size reduction: 107.714 --> 1.21429 (107.714 --> 1.21429 )
[LOG] Overall execution time: 0.146263 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 731 3 112 1 615
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.165478 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.06829/0 sec (0.06829/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.037137/0 sec (0.037137/0.037137 sec )
[LOG] Total clause minimization time: 0.030742/0 sec (0.030742/0.030742 sec )
[LOG] Total clause size reduction: 1815 --> 15 (1815 --> 15 )
[LOG] Average clause size reduction: 151.25 --> 1.25 (151.25 --> 1.25 )
[LOG] Overall execution time: 0.174416 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 975 3 161 1 810
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.035624 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023433/0 sec (0.023433/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.012739/0 sec (0.012739/0.012739 sec )
[LOG] Total clause minimization time: 0.010622/0 sec (0.010622/0.010622 sec )
[LOG] Total clause size reduction: 300 --> 5 (300 --> 5 )
[LOG] Average clause size reduction: 50 --> 0.833333 (50 --> 0.833333 )
[LOG] Overall execution time: 0.038119 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 386 3 56 1 326
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.118964 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.058504/0 sec (0.058504/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.03014/0 sec (0.03014/0.03014 sec )
[LOG] Total clause minimization time: 0.027987/0 sec (0.027987/0.027987 sec )
[LOG] Total clause size reduction: 1224 --> 13 (1224 --> 13 )
[LOG] Average clause size reduction: 94.1538 --> 1 (94.1538 --> 1 )
[LOG] Overall execution time: 0.123756 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 652 3 98 1 550
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002662 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00078/0 sec (0.00078/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000773/0 sec (0.000773/0.000773 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003417 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.003668 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001302/0 sec (0.001302/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001295/0 sec (0.001295/0.001295 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004637 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012105 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007298/0 sec (0.007298/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.003534/0 sec (0.003534/0.003534 sec )
[LOG] Total clause minimization time: 0.003738/0 sec (0.003738/0.003738 sec )
[LOG] Total clause size reduction: 68 --> 2 (68 --> 2 )
[LOG] Average clause size reduction: 22.6667 --> 0.666667 (22.6667 --> 0.666667 )
[LOG] Overall execution time: 0.013487 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.038315 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025313/0 sec (0.025313/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.012608/0 sec (0.012608/0.012608 sec )
[LOG] Total clause minimization time: 0.012665/0 sec (0.012665/0.012665 sec )
[LOG] Total clause size reduction: 116 --> 2 (116 --> 2 )
[LOG] Average clause size reduction: 38.6667 --> 0.666667 (38.6667 --> 0.666667 )
[LOG] Overall execution time: 0.040514 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.017107 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008175/0 sec (0.00816/0 sec, 1.5e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.008163/0 sec (0.008152/0.008152 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019737 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.035741 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016574/0 sec (0.016547/0 sec, 2.7e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.016555/0 sec (0.016535/0.016535 sec, 2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.040641 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.008534 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004144/0 sec (0.004134/0 sec, 1e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.004134/0 sec (0.004127/0.004127 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009966 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.011575 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005405/0 sec (0.005392/0 sec, 1.3e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.005393/0 sec (0.005384/0.005384 sec, 9e-06/9e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.014076 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004836 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002697/0 sec (0.002697/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001436/0 sec (0.001436/0.001436 sec )
[LOG] Total clause minimization time: 0.001248/0 sec (0.001248/0.001248 sec )
[LOG] Total clause size reduction: 14 --> 1 (14 --> 1 )
[LOG] Average clause size reduction: 7 --> 0.5 (7 --> 0.5 )
[LOG] Overall execution time: 0.005582 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.006242 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003332/0 sec (0.003332/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001606/0 sec (0.001606/0.001606 sec )
[LOG] Total clause minimization time: 0.001711/0 sec (0.001711/0.001711 sec )
[LOG] Total clause size reduction: 23 --> 1 (23 --> 1 )
[LOG] Average clause size reduction: 11.5 --> 0.5 (11.5 --> 0.5 )
[LOG] Overall execution time: 0.00715 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.025517 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 31 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018235/0 sec (0.016237/0 sec, 0.001998/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.008444/0 sec (0.007859/0.007859 sec, 0.000585/0.000585 sec )
[LOG] Total clause minimization time: 0.009543/0 sec (0.008242/0.008242 sec, 0.001301/0.001301 sec )
[LOG] Total clause size reduction: 514 --> 31 (280 --> 19, 234 --> 12 )
[LOG] Average clause size reduction: 34.2667 --> 2.06667 (35 --> 2.375, 33.4286 --> 1.71429 )
[LOG] Overall execution time: 0.026976 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 216 2 36 1 177
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.060486 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 42 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03955/0 sec (0.03346/0 sec, 0.00609/0 sec )
[LOG] Nr of iterations: 22 (9, 13 )
[LOG] Total clause computation time: 0.016517/0 sec (0.014599/0.014599 sec, 0.001918/0.001918 sec )
[LOG] Total clause minimization time: 0.022576/0 sec (0.018673/0.018673 sec, 0.003903/0.003903 sec )
[LOG] Total clause size reduction: 1328 --> 42 (536 --> 18, 792 --> 24 )
[LOG] Average clause size reduction: 60.3636 --> 1.90909 (59.5556 --> 2, 60.9231 --> 1.84615 )
[LOG] Overall execution time: 0.062941 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 345 2 63 1 280
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.019244 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014031/0 sec (0.012652/0 sec, 0.001379/0 sec )
[LOG] Nr of iterations: 17 (10, 7 )
[LOG] Total clause computation time: 0.006258/0 sec (0.005814/0.005814 sec, 0.000444/0.000444 sec )
[LOG] Total clause minimization time: 0.007552/0 sec (0.006697/0.006697 sec, 0.000855/0.000855 sec )
[LOG] Total clause size reduction: 474 --> 29 (288 --> 21, 186 --> 8 )
[LOG] Average clause size reduction: 27.8824 --> 1.70588 (28.8 --> 2.1, 26.5714 --> 1.14286 )
[LOG] Overall execution time: 0.020548 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 199 2 28 1 167
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.054523 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.040057/0 sec (0.034107/0 sec, 0.00595/0 sec )
[LOG] Nr of iterations: 29 (16, 13 )
[LOG] Total clause computation time: 0.016859/0 sec (0.014738/0.014738 sec, 0.002121/0.002121 sec )
[LOG] Total clause minimization time: 0.022656/0 sec (0.019052/0.019052 sec, 0.003604/0.003604 sec )
[LOG] Total clause size reduction: 1419 --> 48 (795 --> 31, 624 --> 17 )
[LOG] Average clause size reduction: 48.931 --> 1.65517 (49.6875 --> 1.9375, 48 --> 1.30769 )
[LOG] Overall execution time: 0.056634 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 327 2 49 1 274
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.029615 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021755/0 sec (0.018793/0 sec, 0.002273/0 sec, 0.000689/0 sec )
[LOG] Nr of iterations: 20 (11, 7, 2 )
[LOG] Total clause computation time: 0.009284/0 sec (0.008624/0.008624 sec, 0.00056/0.00056 sec, 0.0001/0.0001 sec )
[LOG] Total clause minimization time: 0.01219/0 sec (0.010004/0.010004 sec, 0.001615/0.001615 sec, 0.000571/0.000571 sec )
[LOG] Total clause size reduction: 706 --> 33 (420 --> 22, 246 --> 10, 40 --> 1 )
[LOG] Average clause size reduction: 35.3 --> 1.65 (38.1818 --> 2, 35.1429 --> 1.42857, 20 --> 0.5 )
[LOG] Overall execution time: 0.031305 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 275 3 36 1 234
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.101145 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 46 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 46 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.072105/0 sec (0.047684/0 sec, 0.012461/0 sec, 0.01196/0 sec )
[LOG] Nr of iterations: 47 (11, 17, 19 )
[LOG] Total clause computation time: 0.027386/0 sec (0.021053/0.021053 sec, 0.00337/0.00337 sec, 0.002963/0.002963 sec )
[LOG] Total clause minimization time: 0.043635/0 sec (0.026362/0.026362 sec, 0.008712/0.008712 sec, 0.008561/0.008561 sec )
[LOG] Total clause size reduction: 2984 --> 81 (690 --> 20, 1088 --> 29, 1206 --> 32 )
[LOG] Average clause size reduction: 63.4894 --> 1.7234 (62.7273 --> 1.81818, 64 --> 1.70588, 63.4737 --> 1.68421 )
[LOG] Overall execution time: 0.103977 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 457 3 63 1 388
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 3.58986 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 127 new AND gates.
[LOG] Size before ABC: 251 AND gates.
[LOG] Size after ABC: 127 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.06323/3 sec (0.941493/1 sec, 1.17848/1 sec, 0.943261/1 sec )
[LOG] Nr of iterations: 66 (24, 22, 20 )
[LOG] Total clause computation time: 0.886475/0 sec (0.404117/0.404117 sec, 0.458377/0.458377 sec, 0.023981/0.023981 sec )
[LOG] Total clause minimization time: 2.16865/3 sec (0.534552/0.534552 sec, 0.717127/0.717127 sec, 0.916973/0.916973 sec )
[LOG] Total clause size reduction: 3532 --> 251 (1311 --> 109, 1176 --> 87, 1045 --> 55 )
[LOG] Average clause size reduction: 53.5152 --> 3.80303 (54.625 --> 4.54167, 53.4545 --> 3.95455, 52.25 --> 2.75 )
[LOG] Overall execution time: 3.59504 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.76 sec (Real time) / 3.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 418 2 52 1 361
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 791.938 sec CPU time.
[LOG] Relation determinization time: 794 sec real time.
[LOG] Final circuit size: 449 new AND gates.
[LOG] Size before ABC: 929 AND gates.
[LOG] Size after ABC: 449 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 761.565/762 sec (157.752/157 sec, 175.858/177 sec, 427.955/428 sec )
[LOG] Nr of iterations: 209 (19, 98, 92 )
[LOG] Total clause computation time: 204.288/202 sec (133.73/133.73 sec, 56.2276/56.2276 sec, 14.3301/14.3301 sec )
[LOG] Total clause minimization time: 556.587/559 sec (23.9636/23.9636 sec, 119.297/119.297 sec, 413.326/413.326 sec )
[LOG] Total clause size reduction: 19497 --> 929 (1728 --> 38, 9215 --> 483, 8554 --> 408 )
[LOG] Average clause size reduction: 93.2871 --> 4.44498 (90.9474 --> 2, 94.0306 --> 4.92857, 92.9783 --> 4.43478 )
[LOG] Overall execution time: 792.026 sec CPU time.
[LOG] Overall execution time: 794 sec real time.
Synthesis time: 793.47 sec (Real time) / 762.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 935 2 91 1 839
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 29.9447 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 1560 new AND gates.
[LOG] Size before ABC: 3284 AND gates.
[LOG] Size after ABC: 1560 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 28.8449/29 sec (1.18475/1 sec, 15.1701/15 sec, 5.77024/6 sec, 6.71989/7 sec )
[LOG] Nr of iterations: 426 (50, 163, 145, 68 )
[LOG] Total clause computation time: 2.62796/1 sec (0.384331/0.384331 sec, 0.596226/0.596226 sec, 0.159939/0.159939 sec, 1.48747/1.48747 sec )
[LOG] Total clause minimization time: 26.1592/28 sec (0.795193/0.795193 sec, 14.555/14.555 sec, 5.58869/5.58869 sec, 5.22036/5.22036 sec )
[LOG] Total clause size reduction: 58429 --> 3284 (6860 --> 417, 22518 --> 1400, 19872 --> 1099, 9179 --> 368 )
[LOG] Average clause size reduction: 137.157 --> 7.70892 (137.2 --> 8.34, 138.147 --> 8.58896, 137.048 --> 7.57931, 134.985 --> 5.41176 )
[LOG] Overall execution time: 29.9539 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 30.35 sec (Real time) / 29.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.72 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.46 sec (Real time) / 1.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 2287 3 133 1 2147
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.037715 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 70 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027424/0 sec (0.020669/0 sec, 0.006755/0 sec )
[LOG] Nr of iterations: 25 (9, 16 )
[LOG] Total clause computation time: 0.010947/0 sec (0.00929/0.00929 sec, 0.001657/0.001657 sec )
[LOG] Total clause minimization time: 0.015982/0 sec (0.01119/0.01119 sec, 0.004792/0.004792 sec )
[LOG] Total clause size reduction: 905 --> 70 (320 --> 27, 585 --> 43 )
[LOG] Average clause size reduction: 36.2 --> 2.8 (35.5556 --> 3, 36.5625 --> 2.6875 )
[LOG] Overall execution time: 0.03946 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 258 2 36 1 219
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.15422 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 56 new AND gates.
[LOG] Size before ABC: 166 AND gates.
[LOG] Size after ABC: 56 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.102954/0 sec (0.052197/0 sec, 0.050757/0 sec )
[LOG] Nr of iterations: 58 (9, 49 )
[LOG] Total clause computation time: 0.03406/0 sec (0.022841/0.022841 sec, 0.011219/0.011219 sec )
[LOG] Total clause minimization time: 0.066772/0 sec (0.029/0.029 sec, 0.037772/0.037772 sec )
[LOG] Total clause size reduction: 3704 --> 166 (536 --> 24, 3168 --> 142 )
[LOG] Average clause size reduction: 63.8621 --> 2.86207 (59.5556 --> 2.66667, 64.6531 --> 2.89796 )
[LOG] Overall execution time: 0.157087 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 445 2 63 1 378
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.104076 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.056026/0 sec (0.036184/0 sec, 0.017352/0 sec, 0.00249/0 sec )
[LOG] Nr of iterations: 9 (1, 4, 4 )
[LOG] Total clause computation time: 0.037773/0 sec (0.036168/0.036168 sec, 0.000828/0.000828 sec, 0.000777/0.000777 sec )
[LOG] Total clause minimization time: 0.018023/0 sec (0/0 sec, 0.016411/0.016411 sec, 0.001612/0.001612 sec )
[LOG] Total clause size reduction: 597 --> 13 (0 --> 0, 300 --> 6, 297 --> 7 )
[LOG] Average clause size reduction: 66.3333 --> 1.44444 (0 --> 0, 75 --> 1.5, 74.25 --> 1.75 )
[LOG] Overall execution time: 0.110805 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1113 2 96 1 1015
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.306287 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.105516/0 sec (0.068939/0 sec, 0.03147/0 sec, 0.005107/0 sec )
[LOG] Nr of iterations: 9 (1, 4, 4 )
[LOG] Total clause computation time: 0.072169/0 sec (0.068917/0.068917 sec, 0.001654/0.001654 sec, 0.001598/0.001598 sec )
[LOG] Total clause minimization time: 0.032992/0 sec (0/0 sec, 0.029638/0.029638 sec, 0.003354/0.003354 sec )
[LOG] Total clause size reduction: 1029 --> 13 (0 --> 0, 516 --> 6, 513 --> 7 )
[LOG] Average clause size reduction: 114.333 --> 1.44444 (0 --> 0, 129 --> 1.5, 128.25 --> 1.75 )
[LOG] Overall execution time: 0.319525 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1872 2 168 1 1702
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.065976 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.053683/0 sec (0.047284/0 sec, 0.001981/0 sec, 0.002361/0 sec, 0.002057/0 sec )
[LOG] Nr of iterations: 27 (5, 6, 8, 8 )
[LOG] Total clause computation time: 0.025335/0 sec (0.023235/0.023235 sec, 0.000604/0.000604 sec, 0.000677/0.000677 sec, 0.000819/0.000819 sec )
[LOG] Total clause minimization time: 0.027971/0 sec (0.023954/0.023954 sec, 0.001298/0.001298 sec, 0.001582/0.001582 sec, 0.001137/0.001137 sec )
[LOG] Total clause size reduction: 1432 --> 32 (256 --> 8, 315 --> 6, 434 --> 10, 427 --> 8 )
[LOG] Average clause size reduction: 53.037 --> 1.18519 (51.2 --> 1.6, 52.5 --> 1, 54.25 --> 1.25, 53.375 --> 1 )
[LOG] Overall execution time: 0.068649 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 410 4 56 1 347
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.402305 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 141 new AND gates.
[LOG] Size before ABC: 212 AND gates.
[LOG] Size after ABC: 141 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.305638/0 sec (0.175162/0 sec, 0.049959/0 sec, 0.049288/0 sec, 0.031229/0 sec )
[LOG] Nr of iterations: 98 (19, 26, 29, 24 )
[LOG] Total clause computation time: 0.114867/0 sec (0.080969/0.080969 sec, 0.010702/0.010702 sec, 0.011265/0.011265 sec, 0.011931/0.011931 sec )
[LOG] Total clause minimization time: 0.186883/0 sec (0.093464/0.093464 sec, 0.038245/0.038245 sec, 0.036846/0.036846 sec, 0.018328/0.018328 sec )
[LOG] Total clause size reduction: 9814 --> 212 (1908 --> 55, 2625 --> 65, 2912 --> 61, 2369 --> 31 )
[LOG] Average clause size reduction: 100.143 --> 2.16327 (100.421 --> 2.89474, 100.962 --> 2.5, 100.414 --> 2.10345, 98.7083 --> 1.29167 )
[LOG] Overall execution time: 0.407319 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 739 4 98 1 633
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.178064 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.097377/1 sec (0.097377/1 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.036797/1 sec (0.036797/0.036797 sec )
[LOG] Total clause minimization time: 0.059996/0 sec (0.059996/0.059996 sec )
[LOG] Total clause size reduction: 1924 --> 32 (1924 --> 32 )
[LOG] Average clause size reduction: 137.429 --> 2.28571 (137.429 --> 2.28571 )
[LOG] Overall execution time: 0.187315 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1258 3 144 1 1110
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.630787 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.269113/1 sec (0.269113/1 sec )
[LOG] Nr of iterations: 18 (18 )
[LOG] Total clause computation time: 0.098198/1 sec (0.098198/0.098198 sec )
[LOG] Total clause minimization time: 0.1695/0 sec (0.1695/0.1695 sec )
[LOG] Total clause size reduction: 4352 --> 24 (4352 --> 24 )
[LOG] Average clause size reduction: 241.778 --> 1.33333 (241.778 --> 1.33333 )
[LOG] Overall execution time: 0.651239 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.59 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.47 sec (Real time) / 0.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2126 3 252 1 1870
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.02332 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016443/0 sec (0.016443/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.007348/0 sec (0.007348/0.007348 sec )
[LOG] Total clause minimization time: 0.009063/0 sec (0.009063/0.009063 sec )
[LOG] Total clause size reduction: 76 --> 2 (76 --> 2 )
[LOG] Average clause size reduction: 25.3333 --> 0.666667 (25.3333 --> 0.666667 )
[LOG] Overall execution time: 0.025139 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.064767 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04142/0 sec (0.04142/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.019705/0 sec (0.019705/0.019705 sec )
[LOG] Total clause minimization time: 0.021596/0 sec (0.021596/0.021596 sec )
[LOG] Total clause size reduction: 325 --> 5 (325 --> 5 )
[LOG] Average clause size reduction: 54.1667 --> 0.833333 (54.1667 --> 0.833333 )
[LOG] Overall execution time: 0.067635 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 438 1 63 1 373
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.566457 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 71 new AND gates.
[LOG] Size before ABC: 149 AND gates.
[LOG] Size after ABC: 71 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.348623/0 sec (0.309082/0 sec, 0.039541/0 sec )
[LOG] Nr of iterations: 56 (49, 7 )
[LOG] Total clause computation time: 0.139923/0 sec (0.130304/0.130304 sec, 0.009619/0.009619 sec )
[LOG] Total clause minimization time: 0.205214/0 sec (0.175769/0.175769 sec, 0.029445/0.029445 sec )
[LOG] Total clause size reduction: 8904 --> 149 (7920 --> 136, 984 --> 13 )
[LOG] Average clause size reduction: 159 --> 2.66071 (161.633 --> 2.77551, 140.571 --> 1.85714 )
[LOG] Overall execution time: 0.577224 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1442 4 160 1 1274
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 3.00622 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 104 new AND gates.
[LOG] Size before ABC: 185 AND gates.
[LOG] Size after ABC: 104 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.39174/2 sec (1.06581/1 sec, 0.325934/1 sec )
[LOG] Nr of iterations: 59 (49, 10 )
[LOG] Total clause computation time: 0.570418/0 sec (0.518127/0.518127 sec, 0.052291/0.052291 sec )
[LOG] Total clause minimization time: 0.8109/2 sec (0.539363/0.539363 sec, 0.271537/0.271537 sec )
[LOG] Total clause size reduction: 16236 --> 185 (13680 --> 169, 2556 --> 16 )
[LOG] Average clause size reduction: 275.186 --> 3.13559 (279.184 --> 3.44898, 255.6 --> 1.6 )
[LOG] Overall execution time: 3.03167 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.19 sec (Real time) / 2.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.56 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2447 4 280 1 2159
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.136777 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 86 new AND gates.
[LOG] Size before ABC: 194 AND gates.
[LOG] Size after ABC: 84 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.094033/0 sec (0.036876/0 sec, 0.005682/0 sec, 0.025077/0 sec, 0.000156/0 sec, 0.011971/0 sec, 0.005055/0 sec, 0.004857/0 sec, 0.004359/0 sec )
[LOG] Nr of iterations: 68 (4, 9, 27, 1, 11, 2, 7, 7 )
[LOG] Total clause computation time: 0.034259/0 sec (0.019566/0.019566 sec, 0.0014/0.0014 sec, 0.0052/0.0052 sec, 0.000151/0.000151 sec, 0.003253/0.003253 sec, 0.001184/0.001184 sec, 0.001798/0.001798 sec, 0.001707/0.001707 sec )
[LOG] Total clause minimization time: 0.058028/0 sec (0.017234/0.017234 sec, 0.004057/0.004057 sec, 0.019164/0.019164 sec, 0/0 sec, 0.00842/0.00842 sec, 0.003833/0.003833 sec, 0.002854/0.002854 sec, 0.002466/0.002466 sec )
[LOG] Total clause size reduction: 2457 --> 192 (132 --> 3, 344 --> 19, 1092 --> 114, 0 --> 0, 400 --> 26, 39 --> 0, 228 --> 15, 222 --> 15 )
[LOG] Average clause size reduction: 36.1324 --> 2.82353 (33 --> 0.75, 38.2222 --> 2.11111, 40.4444 --> 4.22222, 0 --> 0, 36.3636 --> 2.36364, 19.5 --> 0, 32.5714 --> 2.14286, 31.7143 --> 2.14286 )
[LOG] Overall execution time: 0.138596 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 272 13 23 1 230
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.273493 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 70 new AND gates.
[LOG] Size before ABC: 173 AND gates.
[LOG] Size after ABC: 67 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.158/0 sec (0.068254/0 sec, 0.003279/0 sec, 0.000252/0 sec, 0.003788/0 sec, 0.000589/0 sec, 0.022762/0 sec, 0.018605/0 sec, 0.010396/0 sec, 0.015112/0 sec, 0.014963/0 sec )
[LOG] Nr of iterations: 67 (6, 4, 2, 5, 2, 20, 4, 2, 11, 11 )
[LOG] Total clause computation time: 0.066525/0 sec (0.035034/0.035034 sec, 0.00115/0.00115 sec, 0.000186/0.000186 sec, 0.001283/0.001283 sec, 0.000276/0.000276 sec, 0.006725/0.006725 sec, 0.007949/0.007949 sec, 0.004105/0.004105 sec, 0.004532/0.004532 sec, 0.005285/0.005285 sec )
[LOG] Total clause minimization time: 0.089032/0 sec (0.033006/0.033006 sec, 0.001978/0.001978 sec, 1.9e-05/1.9e-05 sec, 0.00233/0.00233 sec, 0.000255/0.000255 sec, 0.015328/0.015328 sec, 0.0105/0.0105 sec, 0.006193/0.006193 sec, 0.010156/0.010156 sec, 0.009267/0.009267 sec )
[LOG] Total clause size reduction: 2653 --> 171 (260 --> 11, 153 --> 7, 50 --> 0, 196 --> 10, 48 --> 1, 893 --> 72, 138 --> 3, 45 --> 0, 440 --> 31, 430 --> 36 )
[LOG] Average clause size reduction: 39.597 --> 2.55224 (43.3333 --> 1.83333, 38.25 --> 1.75, 25 --> 0, 39.2 --> 2, 24 --> 0.5, 44.65 --> 3.6, 34.5 --> 0.75, 22.5 --> 0, 40 --> 2.81818, 39.0909 --> 3.27273 )
[LOG] Overall execution time: 0.276022 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 354 15 27 1 305
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 10.4348 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 972 new AND gates.
[LOG] Size before ABC: 2148 AND gates.
[LOG] Size after ABC: 971 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.43149/9 sec (1.44789/1 sec, 1.52634/2 sec, 0.003759/0 sec, 0.417349/0 sec, 0.067153/0 sec, 1.78103/2 sec, 2.62079/3 sec, 1.04246/1 sec, 0.249483/0 sec, 0.275229/0 sec )
[LOG] Nr of iterations: 395 (16, 89, 2, 54, 9, 140, 45, 16, 11, 13 )
[LOG] Total clause computation time: 2.19126/4 sec (0.887365/0.887365 sec, 0.181403/0.181403 sec, 0.003444/0.003444 sec, 0.064518/0.064518 sec, 0.006757/0.006757 sec, 0.337023/0.337023 sec, 0.315786/0.315786 sec, 0.23887/0.23887 sec, 0.094495/0.094495 sec, 0.061603/0.061603 sec )
[LOG] Total clause minimization time: 7.18589/5 sec (0.55856/0.55856 sec, 1.33478/1.33478 sec, 4.7e-05/4.7e-05 sec, 0.346251/0.346251 sec, 0.058956/0.058956 sec, 1.42542/1.42542 sec, 2.29709/2.29709 sec, 0.800368/0.800368 sec, 0.15297/0.15297 sec, 0.211442/0.211442 sec )
[LOG] Total clause size reduction: 20797 --> 2147 (870 --> 51, 5016 --> 584, 56 --> 0, 2915 --> 293, 432 --> 69, 7367 --> 845, 2288 --> 198, 765 --> 39, 500 --> 32, 588 --> 36 )
[LOG] Average clause size reduction: 52.6506 --> 5.43544 (54.375 --> 3.1875, 56.3596 --> 6.5618, 28 --> 0, 53.9815 --> 5.42593, 48 --> 7.66667, 52.6214 --> 6.03571, 50.8444 --> 4.4, 47.8125 --> 2.4375, 45.4545 --> 2.90909, 45.2308 --> 2.76923 )
[LOG] Overall execution time: 10.4403 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.74 sec (Real time) / 10.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.86 sec (Real time) / 5.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1283 18 30 1 1226
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.098226 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.062454/0 sec (0.059734/0 sec, 0.00272/0 sec )
[LOG] Nr of iterations: 13 (9, 4 )
[LOG] Total clause computation time: 0.02954/0 sec (0.028314/0.028314 sec, 0.001226/0.001226 sec )
[LOG] Total clause minimization time: 0.032544/0 sec (0.031144/0.031144 sec, 0.0014/0.0014 sec )
[LOG] Total clause size reduction: 1108 --> 18 (808 --> 15, 300 --> 3 )
[LOG] Average clause size reduction: 85.2308 --> 1.38462 (89.7778 --> 1.66667, 75 --> 0.75 )
[LOG] Overall execution time: 0.105856 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1203 3 96 1 1102
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.412374 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.225855/1 sec (0.146471/1 sec, 0.022548/0 sec, 0.056836/0 sec )
[LOG] Nr of iterations: 35 (7, 9, 19 )
[LOG] Total clause computation time: 0.096222/0 sec (0.069387/0.069387 sec, 0.008336/0.008336 sec, 0.018499/0.018499 sec )
[LOG] Total clause minimization time: 0.127479/1 sec (0.076597/0.076597 sec, 0.013634/0.013634 sec, 0.037248/0.037248 sec )
[LOG] Total clause size reduction: 4660 --> 57 (882 --> 11, 1168 --> 13, 2610 --> 33 )
[LOG] Average clause size reduction: 133.143 --> 1.62857 (126 --> 1.57143, 129.778 --> 1.44444, 137.368 --> 1.73684 )
[LOG] Overall execution time: 0.426717 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2091 4 140 1 1944
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.261796 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 37 new AND gates.
[LOG] Size before ABC: 54 AND gates.
[LOG] Size after ABC: 37 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.156174/0 sec (0.132647/0 sec, 0.023527/0 sec )
[LOG] Nr of iterations: 23 (15, 8 )
[LOG] Total clause computation time: 0.060032/0 sec (0.04966/0.04966 sec, 0.010372/0.010372 sec )
[LOG] Total clause minimization time: 0.094917/0 sec (0.082189/0.082189 sec, 0.012728/0.012728 sec )
[LOG] Total clause size reduction: 3290 --> 54 (2198 --> 42, 1092 --> 12 )
[LOG] Average clause size reduction: 143.043 --> 2.34783 (146.533 --> 2.8, 136.5 --> 1.5 )
[LOG] Overall execution time: 0.274992 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.48 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1695 3 152 1 1538
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.827329 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 40 new AND gates.
[LOG] Size before ABC: 65 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.433599/0 sec (0.273869/0 sec, 0.085878/0 sec, 0.073852/0 sec )
[LOG] Nr of iterations: 33 (10, 12, 11 )
[LOG] Total clause computation time: 0.169929/0 sec (0.112006/0.112006 sec, 0.028478/0.028478 sec, 0.029445/0.029445 sec )
[LOG] Total clause minimization time: 0.260376/0 sec (0.160728/0.160728 sec, 0.056269/0.056269 sec, 0.043379/0.043379 sec )
[LOG] Total clause size reduction: 9059 --> 65 (2727 --> 27, 3322 --> 20, 3010 --> 18 )
[LOG] Average clause size reduction: 274.515 --> 1.9697 (272.7 --> 2.7, 276.833 --> 1.66667, 273.636 --> 1.63636 )
[LOG] Overall execution time: 0.866971 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.01 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.57 sec (Real time) / 1.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.25 sec (Real time) / 1.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3498 4 296 1 3196
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.049006 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.031361/0 sec (0.031361/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.01389/0 sec (0.01389/0.01389 sec )
[LOG] Total clause minimization time: 0.01737/0 sec (0.01737/0.01737 sec )
[LOG] Total clause size reduction: 220 --> 6 (220 --> 6 )
[LOG] Average clause size reduction: 44 --> 1.2 (44 --> 1.2 )
[LOG] Overall execution time: 0.051501 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 404 3 51 1 349
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.100938 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.059329/0 sec (0.059329/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.02868/0 sec (0.02868/0.02868 sec )
[LOG] Total clause minimization time: 0.030505/0 sec (0.030505/0.030505 sec )
[LOG] Total clause size reduction: 288 --> 6 (288 --> 6 )
[LOG] Average clause size reduction: 57.6 --> 1.2 (57.6 --> 1.2 )
[LOG] Overall execution time: 0.104287 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 525 3 68 1 453
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 5.4076 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.24587/2 sec (1.24587/2 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.624557/2 sec (0.624557/0.624557 sec )
[LOG] Total clause minimization time: 0.618065/0 sec (0.618065/0.618065 sec )
[LOG] Total clause size reduction: 5138 --> 26 (5138 --> 26 )
[LOG] Average clause size reduction: 342.533 --> 1.73333 (342.533 --> 1.73333 )
[LOG] Overall execution time: 5.46388 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.62 sec (Real time) / 4.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.09 sec (Real time) / 1.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.01 sec (Real time) / 3.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4537 3 363 1 4170
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 26.2895 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.7346/8 sec (8.7346/8 sec )
[LOG] Nr of iterations: 16 (16 )
[LOG] Total clause computation time: 6.16169/6 sec (6.16169/6.16169 sec )
[LOG] Total clause minimization time: 2.56164/2 sec (2.56164/2.56164 sec )
[LOG] Total clause size reduction: 7320 --> 28 (7320 --> 28 )
[LOG] Average clause size reduction: 457.5 --> 1.75 (457.5 --> 1.75 )
[LOG] Overall execution time: 26.3819 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 26.57 sec (Real time) / 22.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.67 sec (Real time) / 1.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.98 sec (Real time) / 16.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5988 3 484 1 5500
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.075171 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042343/0 sec (0.042343/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.020914/0 sec (0.020914/0.020914 sec )
[LOG] Total clause minimization time: 0.021315/0 sec (0.021315/0.021315 sec )
[LOG] Total clause size reduction: 364 --> 6 (364 --> 6 )
[LOG] Average clause size reduction: 72.8 --> 1.2 (72.8 --> 1.2 )
[LOG] Overall execution time: 0.079557 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 571 3 87 1 480
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.165341 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.074159/0 sec (0.074159/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.037216/0 sec (0.037216/0.037216 sec )
[LOG] Total clause minimization time: 0.036734/0 sec (0.036734/0.036734 sec )
[LOG] Total clause size reduction: 600 --> 7 (600 --> 7 )
[LOG] Average clause size reduction: 100 --> 1.16667 (100 --> 1.16667 )
[LOG] Overall execution time: 0.171451 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 754 3 116 1 634
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.088495 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.058444/0 sec (0.058444/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.029848/0 sec (0.029848/0.029848 sec )
[LOG] Total clause minimization time: 0.028488/0 sec (0.028488/0.028488 sec )
[LOG] Total clause size reduction: 256 --> 6 (256 --> 6 )
[LOG] Average clause size reduction: 51.2 --> 1.2 (51.2 --> 1.2 )
[LOG] Overall execution time: 0.091265 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 450 3 60 1 386
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.214089 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.111391/0 sec (0.111391/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.061474/0 sec (0.061474/0.061474 sec )
[LOG] Total clause minimization time: 0.049579/0 sec (0.049579/0.049579 sec )
[LOG] Total clause size reduction: 744 --> 12 (744 --> 12 )
[LOG] Average clause size reduction: 82.6667 --> 1.33333 (82.6667 --> 1.33333 )
[LOG] Overall execution time: 0.219392 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 784 4 88 1 691
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.469644 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.237795/1 sec (0.237795/1 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.124248/1 sec (0.124248/0.124248 sec )
[LOG] Total clause minimization time: 0.113115/0 sec (0.113115/0.113115 sec )
[LOG] Total clause size reduction: 931 --> 9 (931 --> 9 )
[LOG] Average clause size reduction: 116.375 --> 1.125 (116.375 --> 1.125 )
[LOG] Overall execution time: 0.476514 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 863 4 128 1 730
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 49.3384 sec CPU time.
[LOG] Relation determinization time: 50 sec real time.
[LOG] Final circuit size: 70 new AND gates.
[LOG] Size before ABC: 106 AND gates.
[LOG] Size after ABC: 70 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 42.9848/43 sec (42.9848/43 sec )
[LOG] Nr of iterations: 42 (42 )
[LOG] Total clause computation time: 1.00853/0 sec (1.00853/1.00853 sec )
[LOG] Total clause minimization time: 41.9614/43 sec (41.9614/41.9614 sec )
[LOG] Total clause size reduction: 12792 --> 106 (12792 --> 106 )
[LOG] Average clause size reduction: 304.571 --> 2.52381 (304.571 --> 2.52381 )
[LOG] Overall execution time: 49.375 sec CPU time.
[LOG] Overall execution time: 50 sec real time.
Synthesis time: 49.59 sec (Real time) / 47.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.56 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.51 sec (Real time) / 2.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2884 7 304 1 2572
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.203119 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.093085/0 sec (0.093085/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.044687/0 sec (0.044687/0.044687 sec )
[LOG] Total clause minimization time: 0.047894/0 sec (0.047894/0.047894 sec )
[LOG] Total clause size reduction: 1254 --> 24 (1254 --> 24 )
[LOG] Average clause size reduction: 104.5 --> 2 (104.5 --> 2 )
[LOG] Overall execution time: 0.209056 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 822 5 108 1 708
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.019542 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.012508/0 sec (0.012508/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.005823/0 sec (0.005823/0.005823 sec )
[LOG] Total clause minimization time: 0.006651/0 sec (0.006651/0.006651 sec )
[LOG] Total clause size reduction: 48 --> 3 (48 --> 3 )
[LOG] Average clause size reduction: 24 --> 1.5 (24 --> 1.5 )
[LOG] Overall execution time: 0.02129 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.05198 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036376/0 sec (0.036376/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.017882/0 sec (0.017882/0.017882 sec )
[LOG] Total clause minimization time: 0.018412/0 sec (0.018412/0.018412 sec )
[LOG] Total clause size reduction: 165 --> 7 (165 --> 7 )
[LOG] Average clause size reduction: 41.25 --> 1.75 (41.25 --> 1.75 )
[LOG] Overall execution time: 0.054279 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 345 2 52 1 291
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.47105 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.214859/0 sec (0.214859/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.101551/0 sec (0.101551/0.101551 sec )
[LOG] Total clause minimization time: 0.112646/0 sec (0.112646/0.112646 sec )
[LOG] Total clause size reduction: 1190 --> 17 (1190 --> 17 )
[LOG] Average clause size reduction: 108.182 --> 1.54545 (108.182 --> 1.54545 )
[LOG] Overall execution time: 0.478564 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1055 2 116 1 936
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.147386 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.073386/0 sec (0.073386/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.032968/0 sec (0.032968/0.032968 sec )
[LOG] Total clause minimization time: 0.04021/0 sec (0.04021/0.04021 sec )
[LOG] Total clause size reduction: 284 --> 13 (284 --> 13 )
[LOG] Average clause size reduction: 56.8 --> 2.6 (56.8 --> 2.6 )
[LOG] Overall execution time: 0.151044 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 531 2 68 1 460
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.170228 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.084892/0 sec (0.084892/0 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.041584/0 sec (0.041584/0.041584 sec )
[LOG] Total clause minimization time: 0.042801/0 sec (0.042801/0.042801 sec )
[LOG] Total clause size reduction: 1568 --> 21 (1568 --> 21 )
[LOG] Average clause size reduction: 104.533 --> 1.4 (104.533 --> 1.4 )
[LOG] Overall execution time: 0.176463 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 928 3 108 1 816
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.079778 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.049106/0 sec (0.049106/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.023316/0 sec (0.023316/0.023316 sec )
[LOG] Total clause minimization time: 0.025623/0 sec (0.025623/0.025623 sec )
[LOG] Total clause size reduction: 384 --> 10 (384 --> 10 )
[LOG] Average clause size reduction: 54.8571 --> 1.42857 (54.8571 --> 1.42857 )
[LOG] Overall execution time: 0.082593 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 436 3 60 1 372
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.169887 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09041/1 sec (0.09041/1 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.044057/1 sec (0.044057/0.044057 sec )
[LOG] Total clause minimization time: 0.046115/0 sec (0.046115/0.046115 sec )
[LOG] Total clause size reduction: 495 --> 11 (495 --> 11 )
[LOG] Average clause size reduction: 82.5 --> 1.83333 (82.5 --> 1.83333 )
[LOG] Overall execution time: 0.175828 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 958 2 96 1 860
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 0.920745 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.290442/0 sec (0.290442/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.142472/0 sec (0.142472/0.142472 sec )
[LOG] Total clause minimization time: 0.147174/0 sec (0.147174/0.147174 sec )
[LOG] Total clause size reduction: 1528 --> 16 (1528 --> 16 )
[LOG] Average clause size reduction: 169.778 --> 1.77778 (169.778 --> 1.77778 )
[LOG] Overall execution time: 0.935715 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.07 sec (Real time) / 0.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.34 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.225002 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.112515/0 sec (0.112515/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.054422/0 sec (0.054422/0.054422 sec )
[LOG] Total clause minimization time: 0.057847/0 sec (0.057847/0.057847 sec )
[LOG] Total clause size reduction: 432 --> 8 (432 --> 8 )
[LOG] Average clause size reduction: 86.4 --> 1.6 (86.4 --> 1.6 )
[LOG] Overall execution time: 0.232167 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1080 3 104 1 972
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.316869 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.093838/0 sec (0.093838/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.045398/0 sec (0.045398/0.045398 sec )
[LOG] Total clause minimization time: 0.048343/0 sec (0.048343/0.048343 sec )
[LOG] Total clause size reduction: 270 --> 2 (270 --> 2 )
[LOG] Average clause size reduction: 90 --> 0.666667 (90 --> 0.666667 )
[LOG] Overall execution time: 0.323943 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.287163 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.131935/1 sec (0.131935/1 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.066381/0 sec (0.066381/0.066381 sec )
[LOG] Total clause minimization time: 0.065263/1 sec (0.065263/0.065263 sec )
[LOG] Total clause size reduction: 452 --> 8 (452 --> 8 )
[LOG] Average clause size reduction: 90.4 --> 1.6 (90.4 --> 1.6 )
[LOG] Overall execution time: 0.295418 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1183 4 108 1 1070
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.345833 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 36 new AND gates.
[LOG] Size before ABC: 71 AND gates.
[LOG] Size after ABC: 35 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.167357/0 sec (0.112106/0 sec, 0.042373/0 sec, 0.012878/0 sec )
[LOG] Nr of iterations: 31 (7, 17, 7 )
[LOG] Total clause computation time: 0.060531/0 sec (0.038817/0.038817 sec, 0.017316/0.017316 sec, 0.004398/0.004398 sec )
[LOG] Total clause minimization time: 0.105232/0 sec (0.072906/0.072906 sec, 0.024192/0.024192 sec, 0.008134/0.008134 sec )
[LOG] Total clause size reduction: 4900 --> 71 (1056 --> 20, 2800 --> 41, 1044 --> 10 )
[LOG] Average clause size reduction: 158.065 --> 2.29032 (150.857 --> 2.85714, 164.706 --> 2.41176, 149.143 --> 1.42857 )
[LOG] Overall execution time: 0.356996 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1332 1 172 1 1157
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.065105 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.044445/0 sec (0.041732/0 sec, 0.002713/0 sec )
[LOG] Nr of iterations: 12 (7, 5 )
[LOG] Total clause computation time: 0.022069/0 sec (0.020616/0.020616 sec, 0.001453/0.001453 sec )
[LOG] Total clause minimization time: 0.022163/0 sec (0.020977/0.020977 sec, 0.001186/0.001186 sec )
[LOG] Total clause size reduction: 636 --> 16 (384 --> 12, 252 --> 4 )
[LOG] Average clause size reduction: 53 --> 1.33333 (54.8571 --> 1.71429, 50.4 --> 0.8 )
[LOG] Overall execution time: 0.067675 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 396 2 60 1 332
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 314.732 sec CPU time.
[LOG] Relation determinization time: 315 sec real time.
[LOG] Final circuit size: 297 new AND gates.
[LOG] Size before ABC: 546 AND gates.
[LOG] Size after ABC: 297 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 300.532/301 sec (117.9/118 sec, 15.9446/16 sec, 166.687/167 sec )
[LOG] Nr of iterations: 174 (21, 51, 102 )
[LOG] Total clause computation time: 21.8142/19 sec (3.90804/3.90804 sec, 11.1213/11.1213 sec, 6.78488/6.78488 sec )
[LOG] Total clause minimization time: 278.54/282 sec (113.971/113.971 sec, 4.77153/4.77153 sec, 159.798/159.798 sec )
[LOG] Total clause size reduction: 48654 --> 546 (5720 --> 70, 14250 --> 142, 28684 --> 334 )
[LOG] Average clause size reduction: 279.621 --> 3.13793 (272.381 --> 3.33333, 279.412 --> 2.78431, 281.216 --> 3.27451 )
[LOG] Overall execution time: 314.771 sec CPU time.
[LOG] Overall execution time: 315 sec real time.
Synthesis time: 315.38 sec (Real time) / 305.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2509 3 280 1 2223
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.040777 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027961/0 sec (0.026416/0 sec, 0.001545/0 sec )
[LOG] Nr of iterations: 13 (8, 5 )
[LOG] Total clause computation time: 0.012036/0 sec (0.011349/0.011349 sec, 0.000687/0.000687 sec )
[LOG] Total clause minimization time: 0.01571/0 sec (0.014915/0.014915 sec, 0.000795/0.000795 sec )
[LOG] Total clause size reduction: 568 --> 23 (364 --> 19, 204 --> 4 )
[LOG] Average clause size reduction: 43.6923 --> 1.76923 (45.5 --> 2.375, 40.8 --> 0.8 )
[LOG] Overall execution time: 0.043026 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 302 2 48 1 250
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.02488 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016264/0 sec (0.015762/0 sec, 0.000502/0 sec )
[LOG] Nr of iterations: 8 (5, 3 )
[LOG] Total clause computation time: 0.007837/0 sec (0.007642/0.007642 sec, 0.000195/0.000195 sec )
[LOG] Total clause minimization time: 0.008306/0 sec (0.008031/0.008031 sec, 0.000275/0.000275 sec )
[LOG] Total clause size reduction: 334 --> 14 (224 --> 12, 110 --> 2 )
[LOG] Average clause size reduction: 41.75 --> 1.75 (44.8 --> 2.4, 36.6667 --> 0.666667 )
[LOG] Overall execution time: 0.026864 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.038021 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026983/0 sec (0.025976/0 sec, 0.001007/0 sec )
[LOG] Nr of iterations: 8 (5, 3 )
[LOG] Total clause computation time: 0.012789/0 sec (0.012273/0.012273 sec, 0.000516/0.000516 sec )
[LOG] Total clause minimization time: 0.01408/0 sec (0.013616/0.013616 sec, 0.000464/0.000464 sec )
[LOG] Total clause size reduction: 292 --> 11 (196 --> 9, 96 --> 2 )
[LOG] Average clause size reduction: 36.5 --> 1.375 (39.2 --> 1.8, 32 --> 0.666667 )
[LOG] Overall execution time: 0.039843 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 243 3 44 1 194
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.068515 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 53 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048022/0 sec (0.045025/0 sec, 0.002997/0 sec )
[LOG] Nr of iterations: 17 (11, 6 )
[LOG] Total clause computation time: 0.019955/0 sec (0.018556/0.018556 sec, 0.001399/0.001399 sec )
[LOG] Total clause minimization time: 0.027685/0 sec (0.0262/0.0262 sec, 0.001485/0.001485 sec )
[LOG] Total clause size reduction: 970 --> 53 (650 --> 48, 320 --> 5 )
[LOG] Average clause size reduction: 57.0588 --> 3.11765 (59.0909 --> 4.36364, 53.3333 --> 0.833333 )
[LOG] Overall execution time: 0.071181 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 413 3 60 1 349
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.079761 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.047592/0 sec (0.041541/0 sec, 0.006051/0 sec )
[LOG] Nr of iterations: 16 (8, 8 )
[LOG] Total clause computation time: 0.020992/0 sec (0.017707/0.017707 sec, 0.003285/0.003285 sec )
[LOG] Total clause minimization time: 0.026251/0 sec (0.023634/0.023634 sec, 0.002617/0.002617 sec )
[LOG] Total clause size reduction: 1001 --> 29 (504 --> 22, 497 --> 7 )
[LOG] Average clause size reduction: 62.5625 --> 1.8125 (63 --> 2.75, 62.125 --> 0.875 )
[LOG] Overall execution time: 0.082583 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 423 2 68 1 351
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.084554 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 50 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.061772/0 sec (0.05896/0 sec, 0.002812/0 sec )
[LOG] Nr of iterations: 17 (13, 4 )
[LOG] Total clause computation time: 0.028235/0 sec (0.026575/0.026575 sec, 0.00166/0.00166 sec )
[LOG] Total clause minimization time: 0.033145/0 sec (0.03208/0.03208 sec, 0.001065/0.001065 sec )
[LOG] Total clause size reduction: 972 --> 50 (780 --> 46, 192 --> 4 )
[LOG] Average clause size reduction: 57.1765 --> 2.94118 (60 --> 3.53846, 48 --> 1 )
[LOG] Overall execution time: 0.087185 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 417 3 60 1 352
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.653809 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 33 new AND gates.
[LOG] Size before ABC: 73 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.259531/1 sec (0.164564/1 sec, 0.067077/0 sec, 0.02789/0 sec )
[LOG] Nr of iterations: 35 (10, 17, 8 )
[LOG] Total clause computation time: 0.093707/1 sec (0.060471/0.060471 sec, 0.025793/0.025793 sec, 0.007443/0.007443 sec )
[LOG] Total clause minimization time: 0.163174/0 sec (0.10335/0.10335 sec, 0.03998/0.03998 sec, 0.019844/0.019844 sec )
[LOG] Total clause size reduction: 7682 --> 73 (2169 --> 22, 3840 --> 40, 1673 --> 11 )
[LOG] Average clause size reduction: 219.486 --> 2.08571 (216.9 --> 2.2, 225.882 --> 2.35294, 209.125 --> 1.375 )
[LOG] Overall execution time: 0.671747 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1777 2 236 1 1537
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.079532 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 69 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.050938/0 sec (0.043596/0 sec, 0.007342/0 sec )
[LOG] Nr of iterations: 26 (16, 10 )
[LOG] Total clause computation time: 0.019056/0 sec (0.016062/0.016062 sec, 0.002994/0.002994 sec )
[LOG] Total clause minimization time: 0.03124/0 sec (0.027136/0.027136 sec, 0.004104/0.004104 sec )
[LOG] Total clause size reduction: 1743 --> 69 (1095 --> 52, 648 --> 17 )
[LOG] Average clause size reduction: 67.0385 --> 2.65385 (68.4375 --> 3.25, 64.8 --> 1.7 )
[LOG] Overall execution time: 0.082405 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 442 3 68 1 369
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.721775 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 48 new AND gates.
[LOG] Size before ABC: 112 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.346948/0 sec (0.204306/0 sec, 0.054966/0 sec, 0.036186/0 sec, 0.05149/0 sec )
[LOG] Nr of iterations: 59 (20, 13, 12, 14 )
[LOG] Total clause computation time: 0.129006/0 sec (0.070739/0.070739 sec, 0.02701/0.02701 sec, 0.011135/0.011135 sec, 0.020122/0.020122 sec )
[LOG] Total clause minimization time: 0.213886/0 sec (0.132245/0.132245 sec, 0.027009/0.027009 sec, 0.024229/0.024229 sec, 0.030403/0.030403 sec )
[LOG] Total clause size reduction: 12797 --> 112 (4446 --> 37, 2796 --> 28, 2552 --> 21, 3003 --> 26 )
[LOG] Average clause size reduction: 216.898 --> 1.89831 (222.3 --> 1.85, 215.077 --> 2.15385, 212.667 --> 1.75, 214.5 --> 1.85714 )
[LOG] Overall execution time: 0.73884 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1747 2 228 1 1513
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 3.72612 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 401 new AND gates.
[LOG] Size before ABC: 780 AND gates.
[LOG] Size after ABC: 401 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.29567/3 sec (0.70613/1 sec, 0.240259/0 sec, 1.34928/2 sec )
[LOG] Nr of iterations: 140 (33, 18, 89 )
[LOG] Total clause computation time: 0.385261/1 sec (0.117418/0.117418 sec, 0.019609/0.019609 sec, 0.248234/0.248234 sec )
[LOG] Total clause minimization time: 1.89418/2 sec (0.584825/0.584825 sec, 0.218584/0.218584 sec, 1.09077/1.09077 sec )
[LOG] Total clause size reduction: 52004 --> 780 (12192 --> 380, 6460 --> 81, 33352 --> 319 )
[LOG] Average clause size reduction: 371.457 --> 5.57143 (369.455 --> 11.5152, 358.889 --> 4.5, 374.742 --> 3.58427 )
[LOG] Overall execution time: 3.76662 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.97 sec (Real time) / 3.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.77 sec (Real time) / 0.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.47 sec (Real time) / 1.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3252 2 376 1 2871
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.35974 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 34 new AND gates.
[LOG] Size before ABC: 82 AND gates.
[LOG] Size after ABC: 33 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.170861/0 sec (0.113008/0 sec, 0.044126/0 sec, 0.013727/0 sec )
[LOG] Nr of iterations: 40 (14, 19, 7 )
[LOG] Total clause computation time: 0.069767/0 sec (0.050065/0.050065 sec, 0.013064/0.013064 sec, 0.006638/0.006638 sec )
[LOG] Total clause minimization time: 0.099097/0 sec (0.062273/0.062273 sec, 0.030103/0.030103 sec, 0.006721/0.006721 sec )
[LOG] Total clause size reduction: 8110 --> 82 (2860 --> 25, 3942 --> 47, 1308 --> 10 )
[LOG] Average clause size reduction: 202.75 --> 2.05 (204.286 --> 1.78571, 207.474 --> 2.47368, 186.857 --> 1.42857 )
[LOG] Overall execution time: 0.374704 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1599 1 216 1 1380
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.077282 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.051309/0 sec (0.045872/0 sec, 0.005437/0 sec )
[LOG] Nr of iterations: 22 (14, 8 )
[LOG] Total clause computation time: 0.023231/0 sec (0.021191/0.021191 sec, 0.00204/0.00204 sec )
[LOG] Total clause minimization time: 0.027591/0 sec (0.024374/0.024374 sec, 0.003217/0.003217 sec )
[LOG] Total clause size reduction: 1433 --> 48 (936 --> 34, 497 --> 14 )
[LOG] Average clause size reduction: 65.1364 --> 2.18182 (66.8571 --> 2.42857, 62.125 --> 1.75 )
[LOG] Overall execution time: 0.080078 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 427 2 68 1 355
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.200672 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.136832/0 sec (0.122477/0 sec, 0.014355/0 sec )
[LOG] Nr of iterations: 28 (20, 8 )
[LOG] Total clause computation time: 0.053586/0 sec (0.045848/0.045848 sec, 0.007738/0.007738 sec )
[LOG] Total clause minimization time: 0.08222/0 sec (0.075871/0.075871 sec, 0.006349/0.006349 sec )
[LOG] Total clause size reduction: 2281 --> 107 (1672 --> 94, 609 --> 13 )
[LOG] Average clause size reduction: 81.4643 --> 3.82143 (83.6 --> 4.7, 76.125 --> 1.625 )
[LOG] Overall execution time: 0.204878 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 645 3 84 1 556
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 2.86284 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.893221/1 sec (0.602538/0 sec, 0.290683/1 sec )
[LOG] Nr of iterations: 25 (9, 16 )
[LOG] Total clause computation time: 0.511618/1 sec (0.295204/0.295204 sec, 0.216414/0.216414 sec )
[LOG] Total clause minimization time: 0.378242/0 sec (0.306204/0.306204 sec, 0.072038/0.072038 sec )
[LOG] Total clause size reduction: 6356 --> 43 (2216 --> 16, 4140 --> 27 )
[LOG] Average clause size reduction: 254.24 --> 1.72 (246.222 --> 1.77778, 258.75 --> 1.6875 )
[LOG] Overall execution time: 2.89091 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.04 sec (Real time) / 2.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.97 sec (Real time) / 0.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2700 3 272 1 2423
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 4.90238 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 34 new AND gates.
[LOG] Size before ABC: 42 AND gates.
[LOG] Size after ABC: 34 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.82827/2 sec (0.886797/1 sec, 0.941469/1 sec )
[LOG] Nr of iterations: 31 (11, 20 )
[LOG] Total clause computation time: 0.81152/1 sec (0.462246/0.462246 sec, 0.349274/0.349274 sec )
[LOG] Total clause minimization time: 1.01147/1 sec (0.422772/0.422772 sec, 0.588694/0.588694 sec )
[LOG] Total clause size reduction: 9986 --> 42 (3450 --> 18, 6536 --> 24 )
[LOG] Average clause size reduction: 322.129 --> 1.35484 (313.636 --> 1.63636, 326.8 --> 1.2 )
[LOG] Overall execution time: 4.94743 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.10 sec (Real time) / 3.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.29 sec (Real time) / 1.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.19 sec (Real time) / 2.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4245 3 340 1 3900
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 35.2251 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 214 new AND gates.
[LOG] Size before ABC: 342 AND gates.
[LOG] Size after ABC: 214 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.0815/34 sec (31.8298/32 sec, 1.56597/2 sec, 0.311844/0 sec, 0.358627/0 sec, 0.015206/0 sec )
[LOG] Nr of iterations: 97 (22, 32, 17, 20, 6 )
[LOG] Total clause computation time: 1.37048/2 sec (0.565833/0.565833 sec, 0.620036/0.620036 sec, 0.089658/0.089658 sec, 0.089534/0.089534 sec, 0.005418/0.005418 sec )
[LOG] Total clause minimization time: 32.6958/32 sec (31.2605/31.2605 sec, 0.940683/0.940683 sec, 0.219403/0.219403 sec, 0.266116/0.266116 sec, 0.009099/0.009099 sec )
[LOG] Total clause size reduction: 3172 --> 342 (756 --> 89, 1085 --> 128, 544 --> 50, 627 --> 66, 160 --> 9 )
[LOG] Average clause size reduction: 32.701 --> 3.52577 (34.3636 --> 4.04545, 33.9062 --> 4, 32 --> 2.94118, 31.35 --> 3.3, 26.6667 --> 1.5 )
[LOG] Overall execution time: 35.2325 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.43 sec (Real time) / 35.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.81 sec (Real time) / 2.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 556 12 19 1 520
=====================  moving_obstacle_16x16_3glitches.aag =====================
[LOG] Relation determinization time: 4473.45 sec CPU time.
[LOG] Relation determinization time: 4483 sec real time.
[LOG] Final circuit size: 3853 new AND gates.
[LOG] Size before ABC: 7344 AND gates.
[LOG] Size after ABC: 3853 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4316.96/4325 sec (1951.41/1954 sec, 694.508/696 sec, 396.899/398 sec, 1273.6/1276 sec, 0.545164/1 sec )
[LOG] Nr of iterations: 1043 (330, 391, 144, 172, 6 )
[LOG] Total clause computation time: 516.116/523 sec (184.246/184.246 sec, 93.8456/93.8456 sec, 142.606/142.606 sec, 95.1243/95.1243 sec, 0.293971/0.293971 sec )
[LOG] Total clause minimization time: 3795.67/3795 sec (1765.59/1765.59 sec, 598.699/598.699 sec, 253.558/253.558 sec, 1177.6/1177.6 sec, 0.218383/0.218383 sec )
[LOG] Total clause size reduction: 48615 --> 7344 (15792 --> 2463, 18330 --> 2928, 6578 --> 876, 7695 --> 1068, 220 --> 9 )
[LOG] Average clause size reduction: 46.6107 --> 7.04123 (47.8545 --> 7.46364, 46.8798 --> 7.48849, 45.6806 --> 6.08333, 44.7384 --> 6.2093, 36.6667 --> 1.5 )
[LOG] Overall execution time: 4473.64 sec CPU time.
[LOG] Overall execution time: 4483 sec real time.
Synthesis time: 4482.50 sec (Real time) / 4460.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.46 sec (Real time) / 3.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4932.54 sec (Real time) / 4915.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 476 23 25 1 428
Raw AIGER output size: aag 4329 18 25 1 4281
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 0.434199 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 106 new AND gates.
[LOG] Size before ABC: 167 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.327417/0 sec (0.172136/0 sec, 0.066257/0 sec, 0.002149/0 sec, 0.001657/0 sec, 0.000378/0 sec, 0.001654/0 sec, 0.001619/0 sec, 0.001609/0 sec, 0.001654/0 sec, 0.000238/0 sec, 8.6e-05/0 sec, 0.001643/0 sec, 0.001613/0 sec, 0.001606/0 sec, 0.001596/0 sec, 0.001611/0 sec, 0.001594/0 sec, 0.001577/0 sec, 0.000145/0 sec, 0.040117/0 sec, 0.002993/0 sec, 0.001235/0 sec, 0.005366/0 sec, 0.000397/0 sec, 6.3e-05/0 sec, 6.2e-05/0 sec, 6.2e-05/0 sec, 6.2e-05/0 sec, 6.2e-05/0 sec, 6.2e-05/0 sec, 6.2e-05/0 sec, 6.2e-05/0 sec, 6.2e-05/0 sec, 6.9e-05/0 sec, 7.4e-05/0 sec, 7.3e-05/0 sec, 7.5e-05/0 sec, 7e-05/0 sec, 6.9e-05/0 sec, 0.000186/0 sec, 0.000102/0 sec, 6.4e-05/0 sec, 6.4e-05/0 sec, 6.3e-05/0 sec, 6.8e-05/0 sec, 6.3e-05/0 sec, 6.4e-05/0 sec, 6.2e-05/0 sec, 6.2e-05/0 sec, 6.5e-05/0 sec, 6.3e-05/0 sec, 6.5e-05/0 sec, 6.6e-05/0 sec, 6.9e-05/0 sec, 6.6e-05/0 sec, 6.5e-05/0 sec, 6.6e-05/0 sec, 6.3e-05/0 sec, 6.5e-05/0 sec, 6.6e-05/0 sec, 6.5e-05/0 sec, 6.6e-05/0 sec, 6.5e-05/0 sec, 6.4e-05/0 sec, 6.3e-05/0 sec, 6.5e-05/0 sec, 6.6e-05/0 sec, 6.8e-05/0 sec, 6.7e-05/0 sec, 6.8e-05/0 sec, 6.4e-05/0 sec, 6.4e-05/0 sec, 6.5e-05/0 sec, 0.003487/0 sec, 8.6e-05/0 sec, 0.001547/0 sec, 0.001513/0 sec, 0.00144/0 sec, 0.001434/0 sec, 0.001445/0 sec, 0.002179/0 sec )
[LOG] Nr of iterations: 140 (11, 17, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 10, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.127665/0 sec (0.080002/0.080002 sec, 0.01408/0.01408 sec, 0.000949/0.000949 sec, 0.000933/0.000933 sec, 0.000362/0.000362 sec, 0.000937/0.000937 sec, 0.000931/0.000931 sec, 0.000921/0.000921 sec, 0.000926/0.000926 sec, 0.000221/0.000221 sec, 7e-05/7e-05 sec, 0.00095/0.00095 sec, 0.000926/0.000926 sec, 0.000913/0.000913 sec, 0.000917/0.000917 sec, 0.000921/0.000921 sec, 0.000912/0.000912 sec, 0.000912/0.000912 sec, 0.00013/0.00013 sec, 0.008049/0.008049 sec, 0.000975/0.000975 sec, 0.000932/0.000932 sec, 0.001853/0.001853 sec, 0.000382/0.000382 sec, 4.9e-05/4.9e-05 sec, 4.8e-05/4.8e-05 sec, 4.8e-05/4.8e-05 sec, 4.8e-05/4.8e-05 sec, 4.9e-05/4.9e-05 sec, 4.8e-05/4.8e-05 sec, 4.8e-05/4.8e-05 sec, 4.8e-05/4.8e-05 sec, 4.9e-05/4.9e-05 sec, 5.2e-05/5.2e-05 sec, 5.9e-05/5.9e-05 sec, 5.5e-05/5.5e-05 sec, 5.8e-05/5.8e-05 sec, 5.4e-05/5.4e-05 sec, 5.2e-05/5.2e-05 sec, 0.000168/0.000168 sec, 8.7e-05/8.7e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 4.8e-05/4.8e-05 sec, 4.9e-05/4.9e-05 sec, 4.8e-05/4.8e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 5.4e-05/5.4e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 5.2e-05/5.2e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 5e-05/5e-05 sec, 5.1e-05/5.1e-05 sec, 5e-05/5e-05 sec, 5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 5.1e-05/5.1e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 5.2e-05/5.2e-05 sec, 5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 0.000919/0.000919 sec, 7.1e-05/7.1e-05 sec, 0.000851/0.000851 sec, 0.000824/0.000824 sec, 0.000815/0.000815 sec, 0.000814/0.000814 sec, 0.000818/0.000818 sec, 0.00083/0.00083 sec )
[LOG] Total clause minimization time: 0.193238/0 sec (0.091352/0.091352 sec, 0.050787/0.050787 sec, 0.001064/0.001064 sec, 0.000591/0.000591 sec, 0/0 sec, 0.000589/0.000589 sec, 0.000568/0.000568 sec, 0.000569/0.000569 sec, 0.000602/0.000602 sec, 0/0 sec, 0/0 sec, 0.000577/0.000577 sec, 0.000565/0.000565 sec, 0.000576/0.000576 sec, 0.000561/0.000561 sec, 0.000571/0.000571 sec, 0.000564/0.000564 sec, 0.000538/0.000538 sec, 0/0 sec, 0.031285/0.031285 sec, 0.001916/0.001916 sec, 0.000184/0.000184 sec, 0.003321/0.003321 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002483/0.002483 sec, 0/0 sec, 0.000589/0.000589 sec, 0.000578/0.000578 sec, 0.000527/0.000527 sec, 0.000525/0.000525 sec, 0.000529/0.000529 sec, 0.001227/0.001227 sec )
[LOG] Total clause size reduction: 28915 --> 93 (5060 --> 10, 8080 --> 48, 504 --> 0, 503 --> 0, 0 --> 0, 501 --> 0, 500 --> 0, 499 --> 0, 498 --> 0, 0 --> 0, 0 --> 0, 495 --> 0, 494 --> 0, 493 --> 0, 492 --> 0, 491 --> 0, 490 --> 0, 489 --> 0, 0 --> 0, 4383 --> 29, 486 --> 1, 485 --> 0, 968 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 433 --> 1, 0 --> 0, 431 --> 0, 430 --> 0, 429 --> 0, 428 --> 0, 427 --> 0, 426 --> 1 )
[LOG] Average clause size reduction: 206.536 --> 0.664286 (460 --> 0.909091, 475.294 --> 2.82353, 252 --> 0, 251.5 --> 0, 0 --> 0, 250.5 --> 0, 250 --> 0, 249.5 --> 0, 249 --> 0, 0 --> 0, 0 --> 0, 247.5 --> 0, 247 --> 0, 246.5 --> 0, 246 --> 0, 245.5 --> 0, 245 --> 0, 244.5 --> 0, 0 --> 0, 438.3 --> 2.9, 243 --> 0.5, 242.5 --> 0, 322.667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 216.5 --> 0.5, 0 --> 0, 215.5 --> 0, 215 --> 0, 214.5 --> 0, 214 --> 0, 213.5 --> 0, 213 --> 0.5 )
[LOG] Overall execution time: 0.453202 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.53 sec (Real time) / 0.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2476 98 327 1 2048
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 0.406833 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 119 new AND gates.
[LOG] Size before ABC: 185 AND gates.
[LOG] Size after ABC: 42 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.312267/1 sec (0.158413/1 sec, 0.036125/0 sec, 0.001525/0 sec, 0.001489/0 sec, 0.001443/0 sec, 0.001473/0 sec, 0.001462/0 sec, 0.00147/0 sec, 0.00353/0 sec, 0.000325/0 sec, 0.001699/0 sec, 0.001599/0 sec, 0.001587/0 sec, 0.001576/0 sec, 0.001549/0 sec, 0.006875/0 sec, 0.000675/0 sec, 5.7e-05/0 sec, 5.5e-05/0 sec, 5.8e-05/0 sec, 5.7e-05/0 sec, 5.6e-05/0 sec, 5.7e-05/0 sec, 5.5e-05/0 sec, 5.3e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.7e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 6.4e-05/0 sec, 5.4e-05/0 sec, 0.002151/0 sec, 0.002139/0 sec, 0.002031/0 sec, 0.000244/0 sec, 0.001342/0 sec, 0.001339/0 sec, 0.00134/0 sec, 0.001353/0 sec, 0.000359/0 sec, 0.000144/0 sec, 5.7e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.7e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.4e-05/0 sec, 5.3e-05/0 sec, 5.4e-05/0 sec, 5.4e-05/0 sec, 5.3e-05/0 sec, 0.044614/0 sec, 0.002447/0 sec, 0.000951/0 sec, 0.025807/0 sec, 0.00047/0 sec )
[LOG] Nr of iterations: 140 (6, 10, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 13, 2, 2, 11, 1 )
[LOG] Total clause computation time: 0.10701/1 sec (0.063956/0.063956 sec, 0.006817/0.006817 sec, 0.000753/0.000753 sec, 0.000751/0.000751 sec, 0.000737/0.000737 sec, 0.000743/0.000743 sec, 0.000747/0.000747 sec, 0.000749/0.000749 sec, 0.00105/0.00105 sec, 0.000312/0.000312 sec, 0.000786/0.000786 sec, 0.000766/0.000766 sec, 0.000747/0.000747 sec, 0.000752/0.000752 sec, 0.000746/0.000746 sec, 0.001686/0.001686 sec, 0.000662/0.000662 sec, 4.4e-05/4.4e-05 sec, 4.2e-05/4.2e-05 sec, 4.3e-05/4.3e-05 sec, 4.4e-05/4.4e-05 sec, 4.3e-05/4.3e-05 sec, 4.4e-05/4.4e-05 sec, 4.3e-05/4.3e-05 sec, 4.2e-05/4.2e-05 sec, 4.4e-05/4.4e-05 sec, 4.2e-05/4.2e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.2e-05/4.2e-05 sec, 4.3e-05/4.3e-05 sec, 4.2e-05/4.2e-05 sec, 4.2e-05/4.2e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.2e-05/4.2e-05 sec, 4.4e-05/4.4e-05 sec, 4.2e-05/4.2e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.2e-05/4.2e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.2e-05/4.2e-05 sec, 4.2e-05/4.2e-05 sec, 5e-05/5e-05 sec, 4.1e-05/4.1e-05 sec, 0.000737/0.000737 sec, 0.000706/0.000706 sec, 0.000703/0.000703 sec, 0.000231/0.000231 sec, 0.000712/0.000712 sec, 0.00071/0.00071 sec, 0.000705/0.000705 sec, 0.000709/0.000709 sec, 0.000345/0.000345 sec, 0.00013/0.00013 sec, 4.4e-05/4.4e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.1e-05/4.1e-05 sec, 4.3e-05/4.3e-05 sec, 4.2e-05/4.2e-05 sec, 4.3e-05/4.3e-05 sec, 4.4e-05/4.4e-05 sec, 4.2e-05/4.2e-05 sec, 4.2e-05/4.2e-05 sec, 4.1e-05/4.1e-05 sec, 4.2e-05/4.2e-05 sec, 4.2e-05/4.2e-05 sec, 4.2e-05/4.2e-05 sec, 4.1e-05/4.1e-05 sec, 0.007947/0.007947 sec, 0.000708/0.000708 sec, 0.000697/0.000697 sec, 0.006657/0.006657 sec, 0.000457/0.000457 sec )
[LOG] Total clause minimization time: 0.200069/0 sec (0.094016/0.094016 sec, 0.028735/0.028735 sec, 0.00067/0.00067 sec, 0.00064/0.00064 sec, 0.000616/0.000616 sec, 0.000636/0.000636 sec, 0.000621/0.000621 sec, 0.000628/0.000628 sec, 0.002329/0.002329 sec, 0/0 sec, 0.000816/0.000816 sec, 0.000739/0.000739 sec, 0.000745/0.000745 sec, 0.000728/0.000728 sec, 0.000711/0.000711 sec, 0.005048/0.005048 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001325/0.001325 sec, 0.00134/0.00134 sec, 0.001239/0.001239 sec, 0/0 sec, 0.000543/0.000543 sec, 0.000542/0.000542 sec, 0.000545/0.000545 sec, 0.000554/0.000554 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.035926/0.035926 sec, 0.001667/0.001667 sec, 0.000158/0.000158 sec, 0.018552/0.018552 sec, 0/0 sec )
[LOG] Total clause size reduction: 22421 --> 111 (2100 --> 36, 3771 --> 9, 418 --> 0, 417 --> 0, 416 --> 0, 415 --> 0, 414 --> 0, 413 --> 0, 412 --> 2, 0 --> 0, 410 --> 0, 409 --> 0, 408 --> 0, 407 --> 0, 406 --> 0, 810 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 371 --> 0, 370 --> 0, 369 --> 0, 0 --> 0, 367 --> 0, 366 --> 0, 365 --> 0, 364 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4128 --> 40, 343 --> 1, 342 --> 0, 3410 --> 21, 0 --> 0 )
[LOG] Average clause size reduction: 160.15 --> 0.792857 (350 --> 6, 377.1 --> 0.9, 209 --> 0, 208.5 --> 0, 208 --> 0, 207.5 --> 0, 207 --> 0, 206.5 --> 0, 206 --> 1, 0 --> 0, 205 --> 0, 204.5 --> 0, 204 --> 0, 203.5 --> 0, 203 --> 0, 270 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 185.5 --> 0, 185 --> 0, 184.5 --> 0, 0 --> 0, 183.5 --> 0, 183 --> 0, 182.5 --> 0, 182 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 317.538 --> 3.07692, 171.5 --> 0.5, 171 --> 0, 310 --> 1.90909, 0 --> 0 )
[LOG] Overall execution time: 0.421554 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2083 98 241 1 1740
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.085069 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 43 new AND gates.
[LOG] Size before ABC: 61 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.065808/0 sec (0.046416/0 sec, 0.001621/0 sec, 0.000551/0 sec, 0.001097/0 sec, 0.000104/0 sec, 0.000106/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 5.9e-05/0 sec, 0.000185/0 sec, 7e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 0.009356/0 sec, 0.000799/0 sec, 0.000392/0 sec, 0.004559/0 sec, 0.00028/0 sec )
[LOG] Nr of iterations: 42 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 7, 2, 2, 6, 1 )
[LOG] Total clause computation time: 0.027466/0 sec (0.022354/0.022354 sec, 0.000345/0.000345 sec, 0.000261/0.000261 sec, 0.000336/0.000336 sec, 9.7e-05/9.7e-05 sec, 0.0001/0.0001 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 5.3e-05/5.3e-05 sec, 0.000177/0.000177 sec, 6.3e-05/6.3e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.5e-05/1.5e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.5e-05/1.5e-05 sec, 0.001466/0.001466 sec, 0.000266/0.000266 sec, 0.000254/0.000254 sec, 0.001262/0.001262 sec, 0.000273/0.000273 sec )
[LOG] Total clause minimization time: 0.037584/0 sec (0.023961/0.023961 sec, 0.001231/0.001231 sec, 0.000245/0.000245 sec, 0.000729/0.000729 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.007689/0.007689 sec, 0.000501/0.000501 sec, 9.3e-05/9.3e-05 sec, 0.003135/0.003135 sec, 0/0 sec )
[LOG] Total clause size reduction: 2105 --> 42 (264 --> 8, 131 --> 0, 130 --> 0, 129 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 678 --> 22, 112 --> 1, 111 --> 0, 550 --> 10, 0 --> 0 )
[LOG] Average clause size reduction: 50.119 --> 1 (88 --> 2.66667, 65.5 --> 0, 65 --> 0, 64.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 96.8571 --> 3.14286, 56 --> 0.5, 55.5 --> 0, 91.6667 --> 1.66667, 0 --> 0 )
[LOG] Overall execution time: 0.09017 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 740 28 80 1 631
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.067041 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 42 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052529/0 sec (0.040481/0 sec, 0.000842/0 sec, 0.000499/0 sec, 0.000807/0 sec, 0.000135/0 sec, 0.000105/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 6e-05/0 sec, 0.000116/0 sec, 6.3e-05/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 0.005334/0 sec, 0.000692/0 sec, 0.000339/0 sec, 0.002656/0 sec, 0.000228/0 sec )
[LOG] Nr of iterations: 40 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 5, 1 )
[LOG] Total clause computation time: 0.023596/0 sec (0.019766/0.019766 sec, 0.000275/0.000275 sec, 0.00024/0.00024 sec, 0.000328/0.000328 sec, 0.00013/0.00013 sec, 9.9e-05/9.9e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.2e-05/1.2e-05 sec, 5.5e-05/5.5e-05 sec, 0.000111/0.000111 sec, 5.8e-05/5.8e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 1.2e-05/1.2e-05 sec, 1.3e-05/1.3e-05 sec, 0.000953/0.000953 sec, 0.000234/0.000234 sec, 0.00019/0.00019 sec, 0.000809/0.000809 sec, 0.000221/0.000221 sec )
[LOG] Total clause minimization time: 0.028303/0 sec (0.020625/0.020625 sec, 0.000525/0.000525 sec, 0.00022/0.00022 sec, 0.000448/0.000448 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004222/0.004222 sec, 0.00043/0.00043 sec, 0.000108/0.000108 sec, 0.001725/0.001725 sec, 0/0 sec )
[LOG] Total clause size reduction: 1306 --> 36 (192 --> 8, 95 --> 0, 94 --> 0, 93 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 385 --> 18, 76 --> 1, 75 --> 0, 296 --> 8, 0 --> 0 )
[LOG] Average clause size reduction: 32.65 --> 0.9 (64 --> 2.66667, 47.5 --> 0, 47 --> 0, 46.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 64.1667 --> 3, 38 --> 0.5, 37.5 --> 0, 59.2 --> 1.6, 0 --> 0 )
[LOG] Overall execution time: 0.070617 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 555 16 56 1 482
