Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 16:51:26 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(55): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 55
Warning (10229): Verilog HDL Expression warning at top.v(78): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 78
Warning (10229): Verilog HDL Expression warning at top.v(101): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 101
Warning (10229): Verilog HDL Expression warning at top.v(124): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 124
Warning (10229): Verilog HDL Expression warning at top.v(147): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 147
Warning (10229): Verilog HDL Expression warning at top.v(170): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 170
Warning (10229): Verilog HDL Expression warning at top.v(193): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 193
Warning (10229): Verilog HDL Expression warning at top.v(216): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 216
Warning (10229): Verilog HDL Expression warning at top.v(239): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 239
Warning (10229): Verilog HDL Expression warning at top.v(262): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 262
Warning (10229): Verilog HDL Expression warning at top.v(285): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 285
Warning (10229): Verilog HDL Expression warning at top.v(308): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 308
Warning (10229): Verilog HDL Expression warning at top.v(331): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 331
Warning (10229): Verilog HDL Expression warning at top.v(354): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 354
Warning (10229): Verilog HDL Expression warning at top.v(377): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 377
Warning (10229): Verilog HDL Expression warning at top.v(400): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 400
Warning (10229): Verilog HDL Expression warning at top.v(423): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 423
Warning (10229): Verilog HDL Expression warning at top.v(446): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 446
Warning (10229): Verilog HDL Expression warning at top.v(469): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 469
Warning (10229): Verilog HDL Expression warning at top.v(492): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 492
Warning (10259): Verilog HDL error at top.v(574): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 574
Warning (10229): Verilog HDL Expression warning at top.v(595): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 595
Warning (10259): Verilog HDL error at top.v(599): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 599
Warning (10259): Verilog HDL error at top.v(600): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 600
Warning (10259): Verilog HDL error at top.v(612): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 612
Warning (10259): Verilog HDL error at top.v(613): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 613
Warning (10229): Verilog HDL Expression warning at top.v(634): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 634
Warning (10259): Verilog HDL error at top.v(638): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 638
Warning (10259): Verilog HDL error at top.v(639): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 639
Warning (10259): Verilog HDL error at top.v(650): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 650
Warning (10259): Verilog HDL error at top.v(651): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 651
Warning (10229): Verilog HDL Expression warning at top.v(673): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 673
Warning (10259): Verilog HDL error at top.v(677): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 677
Warning (10259): Verilog HDL error at top.v(678): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 678
Warning (10259): Verilog HDL error at top.v(690): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 690
Warning (10259): Verilog HDL error at top.v(691): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 691
Warning (10229): Verilog HDL Expression warning at top.v(712): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 712
Warning (10259): Verilog HDL error at top.v(716): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 716
Warning (10259): Verilog HDL error at top.v(717): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 717
Warning (10259): Verilog HDL error at top.v(728): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 728
Warning (10259): Verilog HDL error at top.v(729): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 729
Warning (10259): Verilog HDL error at top.v(730): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 730
Warning (10229): Verilog HDL Expression warning at top.v(751): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 751
Warning (10259): Verilog HDL error at top.v(755): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 755
Warning (10259): Verilog HDL error at top.v(756): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 756
Warning (10259): Verilog HDL error at top.v(767): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 767
Warning (10259): Verilog HDL error at top.v(769): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 769
Warning (10229): Verilog HDL Expression warning at top.v(790): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 790
Warning (10259): Verilog HDL error at top.v(794): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 794
Warning (10259): Verilog HDL error at top.v(795): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 795
Warning (10229): Verilog HDL Expression warning at top.v(829): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 829
Warning (10259): Verilog HDL error at top.v(833): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 833
Warning (10259): Verilog HDL error at top.v(834): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 834
Warning (10259): Verilog HDL error at top.v(846): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 846
Warning (10259): Verilog HDL error at top.v(847): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 847
Warning (10229): Verilog HDL Expression warning at top.v(868): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 868
Warning (10259): Verilog HDL error at top.v(872): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 872
Warning (10259): Verilog HDL error at top.v(873): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 873
Warning (10229): Verilog HDL Expression warning at top.v(907): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 907
Warning (10259): Verilog HDL error at top.v(911): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 911
Warning (10259): Verilog HDL error at top.v(912): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 912
Warning (10259): Verilog HDL error at top.v(924): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 924
Warning (10259): Verilog HDL error at top.v(925): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 925
Warning (10229): Verilog HDL Expression warning at top.v(946): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 946
Warning (10259): Verilog HDL error at top.v(950): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 950
Warning (10259): Verilog HDL error at top.v(951): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 951
Warning (10229): Verilog HDL Expression warning at top.v(985): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 985
Warning (10259): Verilog HDL error at top.v(989): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 989
Warning (10259): Verilog HDL error at top.v(990): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 990
Warning (10259): Verilog HDL error at top.v(1003): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1003
Warning (10229): Verilog HDL Expression warning at top.v(1024): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1024
Warning (10259): Verilog HDL error at top.v(1028): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1028
Warning (10259): Verilog HDL error at top.v(1029): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1029
Warning (10259): Verilog HDL error at top.v(1040): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1040
Warning (10259): Verilog HDL error at top.v(1041): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1041
Warning (10229): Verilog HDL Expression warning at top.v(1063): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1063
Warning (10259): Verilog HDL error at top.v(1067): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1067
Warning (10259): Verilog HDL error at top.v(1068): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1068
Warning (10229): Verilog HDL Expression warning at top.v(1102): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1102
Warning (10259): Verilog HDL error at top.v(1106): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1106
Warning (10259): Verilog HDL error at top.v(1107): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1107
Warning (10259): Verilog HDL error at top.v(1119): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1119
Warning (10259): Verilog HDL error at top.v(1120): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1120
Warning (10229): Verilog HDL Expression warning at top.v(1141): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1141
Warning (10259): Verilog HDL error at top.v(1145): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1145
Warning (10259): Verilog HDL error at top.v(1146): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1146
Warning (10259): Verilog HDL error at top.v(1159): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1159
Warning (10229): Verilog HDL Expression warning at top.v(1180): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1180
Warning (10259): Verilog HDL error at top.v(1184): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1184
Warning (10259): Verilog HDL error at top.v(1185): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1185
Warning (10259): Verilog HDL error at top.v(1197): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1197
Warning (10229): Verilog HDL Expression warning at top.v(1219): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1219
Warning (10259): Verilog HDL error at top.v(1223): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1223
Warning (10259): Verilog HDL error at top.v(1224): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1224
Warning (10259): Verilog HDL error at top.v(1235): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1235
Warning (10259): Verilog HDL error at top.v(1237): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1237
Warning (10229): Verilog HDL Expression warning at top.v(1258): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1258
Warning (10259): Verilog HDL error at top.v(1262): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1262
Warning (10259): Verilog HDL error at top.v(1263): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1263
Warning (10229): Verilog HDL Expression warning at top.v(1297): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1297
Warning (10259): Verilog HDL error at top.v(1301): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1301
Warning (10259): Verilog HDL error at top.v(1302): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1302
Warning (10259): Verilog HDL error at top.v(1314): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1314
Warning (10229): Verilog HDL Expression warning at top.v(1336): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1336
Warning (10259): Verilog HDL error at top.v(1340): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1340
Warning (10259): Verilog HDL error at top.v(1341): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1341
Warning (10229): Verilog HDL Expression warning at top.v(1393): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1393
Warning (10229): Verilog HDL Expression warning at top.v(1394): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1394
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(529): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 529
Warning (10230): Verilog HDL assignment warning at top.v(575): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 575
Warning (10230): Verilog HDL assignment warning at top.v(589): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 589
Warning (10230): Verilog HDL assignment warning at top.v(614): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 614
Warning (10230): Verilog HDL assignment warning at top.v(628): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 628
Warning (10230): Verilog HDL assignment warning at top.v(653): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 653
Warning (10230): Verilog HDL assignment warning at top.v(667): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 667
Warning (10230): Verilog HDL assignment warning at top.v(690): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 690
Warning (10230): Verilog HDL assignment warning at top.v(691): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 691
Warning (10230): Verilog HDL assignment warning at top.v(692): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 692
Warning (10230): Verilog HDL assignment warning at top.v(706): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 706
Warning (10230): Verilog HDL assignment warning at top.v(731): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 731
Warning (10230): Verilog HDL assignment warning at top.v(745): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 745
Warning (10230): Verilog HDL assignment warning at top.v(770): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 770
Warning (10230): Verilog HDL assignment warning at top.v(784): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 784
Warning (10230): Verilog HDL assignment warning at top.v(809): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 809
Warning (10230): Verilog HDL assignment warning at top.v(823): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 823
Warning (10230): Verilog HDL assignment warning at top.v(848): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 848
Warning (10230): Verilog HDL assignment warning at top.v(862): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 862
Warning (10230): Verilog HDL assignment warning at top.v(887): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 887
Warning (10230): Verilog HDL assignment warning at top.v(901): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 901
Warning (10230): Verilog HDL assignment warning at top.v(926): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 926
Warning (10230): Verilog HDL assignment warning at top.v(940): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 940
Warning (10230): Verilog HDL assignment warning at top.v(965): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 965
Warning (10230): Verilog HDL assignment warning at top.v(979): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 979
Warning (10230): Verilog HDL assignment warning at top.v(1004): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1004
Warning (10230): Verilog HDL assignment warning at top.v(1018): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1018
Warning (10230): Verilog HDL assignment warning at top.v(1040): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1040
Warning (10230): Verilog HDL assignment warning at top.v(1043): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1043
Warning (10230): Verilog HDL assignment warning at top.v(1057): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1057
Warning (10230): Verilog HDL assignment warning at top.v(1082): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1082
Warning (10230): Verilog HDL assignment warning at top.v(1096): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1096
Warning (10230): Verilog HDL assignment warning at top.v(1121): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1121
Warning (10230): Verilog HDL assignment warning at top.v(1135): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1135
Warning (10230): Verilog HDL assignment warning at top.v(1160): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1160
Warning (10230): Verilog HDL assignment warning at top.v(1174): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1174
Warning (10230): Verilog HDL assignment warning at top.v(1199): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1199
Warning (10230): Verilog HDL assignment warning at top.v(1213): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1213
Warning (10230): Verilog HDL assignment warning at top.v(1238): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1238
Warning (10230): Verilog HDL assignment warning at top.v(1252): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1252
Warning (10230): Verilog HDL assignment warning at top.v(1277): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1277
Warning (10230): Verilog HDL assignment warning at top.v(1291): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1291
Warning (10230): Verilog HDL assignment warning at top.v(1316): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1316
Warning (10230): Verilog HDL assignment warning at top.v(1330): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1330
Warning (10230): Verilog HDL assignment warning at top.v(1405): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 1405
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 841 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 714 logic cells
    Info (21062): Implemented 60 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 213 warnings
    Info: Peak virtual memory: 1230 megabytes
    Info: Processing ended: Thu Apr 20 16:51:48 2017
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:44
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 16:51:53 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 88 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 64 registers into blocks of type DSP block
    Extra Info (176220): Created 32 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:07
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 0.61 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:12
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1953 megabytes
    Info: Processing ended: Thu Apr 20 16:52:39 2017
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:58
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 16:52:44 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1150 megabytes
    Info: Processing ended: Thu Apr 20 16:52:51 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 16:52:56 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.610
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.610            -150.371 clk50 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -221.780 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.485            -134.021 clk50 
Info (332146): Worst-case hold slack is 0.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.269               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -215.846 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.365
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.365             -13.264 clk50 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -162.381 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.195              -4.423 clk50 
Info (332146): Worst-case hold slack is 0.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.146               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -171.588 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1336 megabytes
    Info: Processing ended: Thu Apr 20 16:53:10 2017
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:15
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 16:53:15 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 397 megabytes
    Info: Processing ended: Thu Apr 20 16:53:16 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
,,,,....................................wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
