{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1398680158503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1398680158503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 12:15:58 2014 " "Processing started: Mon Apr 28 12:15:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1398680158503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1398680158503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SN_PROGRAM_V02 -c SN_PROGRAM_V02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SN_PROGRAM_V02 -c SN_PROGRAM_V02" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1398680158504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1398680158879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn_program_v01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sn_program_v01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SN_program_v01-rtl " "Found design unit 1: SN_program_v01-rtl" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398680159413 ""} { "Info" "ISGN_ENTITY_NAME" "1 SN_program_v01 " "Found entity 1: SN_program_v01" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398680159413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398680159413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_interfacing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_interfacing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sensor_interfacing-rtl " "Found design unit 1: Sensor_interfacing-rtl" {  } { { "Sensor_interfacing.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/Sensor_interfacing.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398680159416 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sensor_interfacing " "Found entity 1: Sensor_interfacing" {  } { { "Sensor_interfacing.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/Sensor_interfacing.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398680159416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398680159416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn_program_v02.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sn_program_v02.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SN_PROGRAM_V02 " "Found entity 1: SN_PROGRAM_V02" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398680159419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398680159419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug-rtl " "Found design unit 1: debug-rtl" {  } { { "debug.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/debug.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398680159422 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/debug.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398680159422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398680159422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdtosevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdto7seg-withelse " "Found design unit 1: bcdto7seg-withelse" {  } { { "BCDtosevenseg.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/BCDtosevenseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398680159424 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdto7seg " "Found entity 1: bcdto7seg" {  } { { "BCDtosevenseg.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/BCDtosevenseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398680159424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398680159424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temptobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temptobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convert_to_BCD-rtl " "Found design unit 1: convert_to_BCD-rtl" {  } { { "temptobcd.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/temptobcd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398680159427 ""} { "Info" "ISGN_ENTITY_NAME" "1 convert_to_BCD " "Found entity 1: convert_to_BCD" {  } { { "temptobcd.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/temptobcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398680159427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398680159427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SN_PROGRAM_V02 " "Elaborating entity \"SN_PROGRAM_V02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1398680159522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN_program_v01 SN_program_v01:inst7 " "Elaborating entity \"SN_program_v01\" for hierarchy \"SN_program_v01:inst7\"" {  } { { "SN_PROGRAM_V02.bdf" "inst7" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 304 464 744 448 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398680159524 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_DATA_debigging SN_program_v01.vhd(27) " "VHDL Signal Declaration warning at SN_program_v01.vhd(27): used implicit default value for signal \"R_DATA_debigging\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1398680159526 "|SN_PROGRAM_V02|SN_program_v01:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_manchester_counter SN_program_v01.vhd(56) " "Verilog HDL or VHDL warning at SN_program_v01.vhd(56): object \"r_manchester_counter\" assigned a value but never read" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1398680159527 "|SN_PROGRAM_V02|SN_program_v01:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "temperature SN_program_v01.vhd(66) " "VHDL Signal Declaration warning at SN_program_v01.vhd(66): used implicit default value for signal \"temperature\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1398680159527 "|SN_PROGRAM_V02|SN_program_v01:inst7"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "start_seq SN_program_v01.vhd(87) " "VHDL Variable Declaration warning at SN_program_v01.vhd(87): used initial value expression for variable \"start_seq\" because variable was never assigned a value" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 87 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1398680159528 "|SN_PROGRAM_V02|SN_program_v01:inst7"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "address SN_program_v01.vhd(88) " "VHDL Variable Declaration warning at SN_program_v01.vhd(88): used initial value expression for variable \"address\" because variable was never assigned a value" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 88 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1398680159528 "|SN_PROGRAM_V02|SN_program_v01:inst7"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "get_info SN_program_v01.vhd(90) " "VHDL Variable Declaration warning at SN_program_v01.vhd(90): used initial value expression for variable \"get_info\" because variable was never assigned a value" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 90 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1398680159528 "|SN_PROGRAM_V02|SN_program_v01:inst7"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "get_data SN_program_v01.vhd(91) " "VHDL Variable Declaration warning at SN_program_v01.vhd(91): used initial value expression for variable \"get_data\" because variable was never assigned a value" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_program_v01.vhd" 91 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1398680159528 "|SN_PROGRAM_V02|SN_program_v01:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_interfacing Sensor_interfacing:inst1 " "Elaborating entity \"Sensor_interfacing\" for hierarchy \"Sensor_interfacing:inst1\"" {  } { { "SN_PROGRAM_V02.bdf" "inst1" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 128 456 664 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398680159579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug debug:inst2 " "Elaborating entity \"debug\" for hierarchy \"debug:inst2\"" {  } { { "SN_PROGRAM_V02.bdf" "inst2" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { -16 720 912 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398680159581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdto7seg bcdto7seg:inst14 " "Elaborating entity \"bcdto7seg\" for hierarchy \"bcdto7seg:inst14\"" {  } { { "SN_PROGRAM_V02.bdf" "inst14" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 512 1112 1288 592 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398680159583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_to_BCD convert_to_BCD:inst8 " "Elaborating entity \"convert_to_BCD\" for hierarchy \"convert_to_BCD:inst8\"" {  } { { "SN_PROGRAM_V02.bdf" "inst8" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 376 832 1040 488 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398680159585 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SHDN VCC " "Pin \"SHDN\" is stuck at VCC" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 184 736 912 200 "SHDN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|SHDN"} { "Warning" "WMLS_MLS_STUCK_PIN" "SHDN_debug VCC " "Pin \"SHDN_debug\" is stuck at VCC" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 56 936 1112 72 "SHDN_debug" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|SHDN_debug"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD01s\[6\] VCC " "Pin \"BCD01s\[6\]\" is stuck at VCC" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 536 1296 1472 552 "BCD01s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD01s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD01s\[5\] GND " "Pin \"BCD01s\[5\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 536 1296 1472 552 "BCD01s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD01s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD01s\[4\] GND " "Pin \"BCD01s\[4\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 536 1296 1472 552 "BCD01s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD01s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD01s\[3\] GND " "Pin \"BCD01s\[3\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 536 1296 1472 552 "BCD01s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD01s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD01s\[2\] GND " "Pin \"BCD01s\[2\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 536 1296 1472 552 "BCD01s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD01s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD01s\[1\] GND " "Pin \"BCD01s\[1\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 536 1296 1472 552 "BCD01s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD01s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD01s\[0\] GND " "Pin \"BCD01s\[0\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 536 1296 1472 552 "BCD01s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD01s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD10s\[6\] VCC " "Pin \"BCD10s\[6\]\" is stuck at VCC" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 376 1296 1472 392 "BCD10s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD10s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD10s\[5\] GND " "Pin \"BCD10s\[5\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 376 1296 1472 392 "BCD10s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD10s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD10s\[4\] GND " "Pin \"BCD10s\[4\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 376 1296 1472 392 "BCD10s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD10s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD10s\[3\] GND " "Pin \"BCD10s\[3\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 376 1296 1472 392 "BCD10s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD10s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD10s\[2\] GND " "Pin \"BCD10s\[2\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 376 1296 1472 392 "BCD10s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD10s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD10s\[1\] GND " "Pin \"BCD10s\[1\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 376 1296 1472 392 "BCD10s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD10s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD10s\[0\] GND " "Pin \"BCD10s\[0\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 376 1296 1472 392 "BCD10s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD10s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1s\[6\] VCC " "Pin \"BCD1s\[6\]\" is stuck at VCC" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 456 1296 1472 472 "BCD1s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD1s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1s\[5\] GND " "Pin \"BCD1s\[5\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 456 1296 1472 472 "BCD1s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD1s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1s\[4\] GND " "Pin \"BCD1s\[4\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 456 1296 1472 472 "BCD1s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD1s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1s\[3\] GND " "Pin \"BCD1s\[3\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 456 1296 1472 472 "BCD1s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD1s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1s\[2\] GND " "Pin \"BCD1s\[2\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 456 1296 1472 472 "BCD1s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD1s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1s\[1\] GND " "Pin \"BCD1s\[1\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 456 1296 1472 472 "BCD1s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD1s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1s\[0\] GND " "Pin \"BCD1s\[0\]\" is stuck at GND" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 456 1296 1472 472 "BCD1s\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398680160433 "|SN_PROGRAM_V02|BCD1s[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1398680160433 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1398680160933 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1398680160933 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In_switches\[15\] " "No output dependent on input pin \"In_switches\[15\]\"" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 408 168 352 424 "In_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398680161021 "|SN_PROGRAM_V02|In_switches[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In_switches\[14\] " "No output dependent on input pin \"In_switches\[14\]\"" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 408 168 352 424 "In_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398680161021 "|SN_PROGRAM_V02|In_switches[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In_switches\[13\] " "No output dependent on input pin \"In_switches\[13\]\"" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 408 168 352 424 "In_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398680161021 "|SN_PROGRAM_V02|In_switches[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In_switches\[12\] " "No output dependent on input pin \"In_switches\[12\]\"" {  } { { "SN_PROGRAM_V02.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/SN_PROGRAM_V02.bdf" { { 408 168 352 424 "In_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398680161021 "|SN_PROGRAM_V02|In_switches[12]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1398680161021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "264 " "Implemented 264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1398680161022 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1398680161022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "201 " "Implemented 201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1398680161022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1398680161022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1398680161064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 28 12:16:01 2014 " "Processing ended: Mon Apr 28 12:16:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1398680161064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1398680161064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1398680161064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1398680161064 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1398680162144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1398680162144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 12:16:01 2014 " "Processing started: Mon Apr 28 12:16:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1398680162144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1398680162144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SN_PROGRAM_V02 -c SN_PROGRAM_V02 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SN_PROGRAM_V02 -c SN_PROGRAM_V02" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1398680162145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1398680162279 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SN_PROGRAM_V02 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"SN_PROGRAM_V02\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1398680162363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1398680162399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1398680162399 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1398680162553 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1398680163096 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1398680163096 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1398680163096 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/" { { 0 { 0 ""} 0 470 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1398680163098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/" { { 0 { 0 ""} 0 471 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1398680163098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/" { { 0 { 0 ""} 0 472 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1398680163098 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1398680163098 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SN_PROGRAM_V02.sdc " "Synopsys Design Constraints File file not found: 'SN_PROGRAM_V02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1398680163327 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1398680163328 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1398680163332 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1398680163370 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1398680163371 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1398680163371 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1398680163372 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1398680163373 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1398680163374 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1398680163374 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1398680163374 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1398680163381 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1398680163382 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1398680163382 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_20kHz " "Node \"CLK_20kHz\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_20kHz" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1398680163435 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1398680163435 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1398680163435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1398680164726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1398680164848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1398680164852 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1398680165702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1398680165702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1398680166248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X55_Y12 X65_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } { { "loc" "" { Generic "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} 55 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1398680167416 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1398680167416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1398680168195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1398680168198 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1398680168198 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1398680168217 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_DATA 0 " "Pin \"R_DATA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S_CLK 0 " "Pin \"S_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CS 0 " "Pin \"CS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SHDN 0 " "Pin \"SHDN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Buffer_out 0 " "Pin \"Buffer_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S_CLK_debug 0 " "Pin \"S_CLK_debug\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CS_debug 0 " "Pin \"CS_debug\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT_debug 0 " "Pin \"DOUT_debug\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SHDN_debug 0 " "Pin \"SHDN_debug\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD01s\[6\] 0 " "Pin \"BCD01s\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD01s\[5\] 0 " "Pin \"BCD01s\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD01s\[4\] 0 " "Pin \"BCD01s\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD01s\[3\] 0 " "Pin \"BCD01s\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD01s\[2\] 0 " "Pin \"BCD01s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD01s\[1\] 0 " "Pin \"BCD01s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD01s\[0\] 0 " "Pin \"BCD01s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD10s\[6\] 0 " "Pin \"BCD10s\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD10s\[5\] 0 " "Pin \"BCD10s\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD10s\[4\] 0 " "Pin \"BCD10s\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD10s\[3\] 0 " "Pin \"BCD10s\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD10s\[2\] 0 " "Pin \"BCD10s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD10s\[1\] 0 " "Pin \"BCD10s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD10s\[0\] 0 " "Pin \"BCD10s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD1s\[6\] 0 " "Pin \"BCD1s\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD1s\[5\] 0 " "Pin \"BCD1s\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD1s\[4\] 0 " "Pin \"BCD1s\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD1s\[3\] 0 " "Pin \"BCD1s\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD1s\[2\] 0 " "Pin \"BCD1s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD1s\[1\] 0 " "Pin \"BCD1s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD1s\[0\] 0 " "Pin \"BCD1s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[11\] 0 " "Pin \"LEDS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[10\] 0 " "Pin \"LEDS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[9\] 0 " "Pin \"LEDS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[8\] 0 " "Pin \"LEDS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[7\] 0 " "Pin \"LEDS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[6\] 0 " "Pin \"LEDS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[5\] 0 " "Pin \"LEDS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[4\] 0 " "Pin \"LEDS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[3\] 0 " "Pin \"LEDS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[2\] 0 " "Pin \"LEDS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[1\] 0 " "Pin \"LEDS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDS\[0\] 0 " "Pin \"LEDS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398680168231 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1398680168231 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1398680168366 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1398680168387 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1398680168527 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1398680168902 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1398680169060 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1398680169061 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/output_files/SN_PROGRAM_V02.fit.smsg " "Generated suppressed messages file C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/output_files/SN_PROGRAM_V02.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1398680169180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "659 " "Peak virtual memory: 659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1398680169373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 28 12:16:09 2014 " "Processing ended: Mon Apr 28 12:16:09 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1398680169373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1398680169373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1398680169373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1398680169373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1398680170485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1398680170485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 12:16:10 2014 " "Processing started: Mon Apr 28 12:16:10 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1398680170485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1398680170485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SN_PROGRAM_V02 -c SN_PROGRAM_V02 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SN_PROGRAM_V02 -c SN_PROGRAM_V02" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1398680170485 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1398680171932 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1398680171986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1398680172553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 28 12:16:12 2014 " "Processing ended: Mon Apr 28 12:16:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1398680172553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1398680172553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1398680172553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1398680172553 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1398680173151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1398680173992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1398680173993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 12:16:13 2014 " "Processing started: Mon Apr 28 12:16:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1398680173993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1398680173993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SN_PROGRAM_V02 -c SN_PROGRAM_V02 " "Command: quartus_sta SN_PROGRAM_V02 -c SN_PROGRAM_V02" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1398680173993 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1398680174085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1398680174268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1398680174307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1398680174307 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SN_PROGRAM_V02.sdc " "Synopsys Design Constraints File file not found: 'SN_PROGRAM_V02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1398680174423 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1398680174423 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Buffer_in Buffer_in " "create_clock -period 1.000 -name Buffer_in Buffer_in" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1398680174425 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1398680174425 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1398680174428 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1398680174442 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1398680174452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.302 " "Worst-case setup slack is -3.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.302      -232.654 Buffer_in  " "   -3.302      -232.654 Buffer_in " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398680174459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 Buffer_in  " "    0.391         0.000 Buffer_in " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398680174469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1398680174473 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1398680174477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -112.222 Buffer_in  " "   -1.222      -112.222 Buffer_in " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398680174481 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1398680174541 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1398680174542 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1398680174567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.294 " "Worst-case setup slack is -1.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.294       -69.630 Buffer_in  " "   -1.294       -69.630 Buffer_in " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398680174574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Buffer_in  " "    0.215         0.000 Buffer_in " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398680174580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1398680174586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1398680174591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -112.222 Buffer_in  " "   -1.222      -112.222 Buffer_in " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398680174597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398680174597 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1398680174666 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1398680174698 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1398680174699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1398680174782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 28 12:16:14 2014 " "Processing ended: Mon Apr 28 12:16:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1398680174782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1398680174782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1398680174782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1398680174782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1398680175934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1398680175935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 12:16:15 2014 " "Processing started: Mon Apr 28 12:16:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1398680175935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1398680175935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SN_PROGRAM_V02 -c SN_PROGRAM_V02 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SN_PROGRAM_V02 -c SN_PROGRAM_V02" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1398680175935 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "SN_PROGRAM_V02.vho\", \"SN_PROGRAM_V02_fast.vho SN_PROGRAM_V02_vhd.sdo SN_PROGRAM_V02_vhd_fast.sdo C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/simulation/modelsim/ simulation " "Generated files \"SN_PROGRAM_V02.vho\", \"SN_PROGRAM_V02_fast.vho\", \"SN_PROGRAM_V02_vhd.sdo\" and \"SN_PROGRAM_V02_vhd_fast.sdo\" in directory \"C:/Bachelor/Code/VHDL/SN_PROGRAM_V02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1398680176517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1398680176565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 28 12:16:16 2014 " "Processing ended: Mon Apr 28 12:16:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1398680176565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1398680176565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1398680176565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1398680176565 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1398680177187 ""}
