File	Unused	Number of Nodes	Estimated Latency	Partitions	Channel Width Base	Channel Width TMR	Number of Inputs Base	Number of Inputs TMR	Number of Outputs Base	Number of Outputs TMR	Number of LUTs Base	Number of LUTs TMR	Number of Latches Base	Number of Latches TMR	VPR Duration Base	VPR Duration TMR	NetDelay Base (s)	NetDelay TMR (s)	LogicDelay Base (s)	LogicDelay TMR (s)	Period Base (ns)	Period TMR (ns)
Per partition values	Recovery Time	Number of Outputs	Number of Inputs	Number of cut loops	Number of latches	Number of LUTs	Critical Path Length
/home/dsmu186/ths/workflow/blifs/clma.blif	1	8414	1.40278e-08	4	100	100	62	62	82	82	8365	25771	33	99	111.74	572.23	4.1514e-09	5.43813e-09	5.20048e-09	6.54994e-09	9.35188	11.9881	
	0.000237109	239	123	28	30	2560	3
	0.000236884	55	197	1	1	2560	2
	0.000236884	285	182	2	2	2560	2
	7.40281e-05	97	401	0	0	701	1
	
	
	

/home/dsmu186/ths/workflow/blifs/s38417.blif	1	7559	9.6844e-09	3	100	100	29	29	106	106	6042	19777	1463	4389	65.89	321.92	2.29721e-09	3.05338e-09	4.15906e-09	5.19358e-09	6.45627	8.24696	
	0.000237381	775	663	563	567	2560	6
	0.000237168	596	683	446	627	2560	6
	0.000103794	280	381	150	269	976	10
	
	
	

/home/dsmu186/ths/workflow/blifs/s38584.1.blif	1	7541	7.27532e-09	3	100	100	38	38	304	304	6177	20174	1260	3780	76.26	316.66	1.66958e-09	2.43805e-09	3.18063e-09	5.6409e-09	4.85021	8.12138	
	0.000237513	630	535	484	576	2560	13
	0.000237207	647	716	420	489	2560	10
	0.000118822	366	578	156	195	1161	29
	
	
	

/home/dsmu186/ths/workflow/blifs/ex1010.blif	1	4598	8.70902e-09	2	100	100	10	10	10	10	4598	15027	0	0	45.19	273.63	3.31046e-09	5.64324e-09	2.49555e-09	3.19443e-09	5.80601	8.83767	
	0.000236817	1217	21	0	0	2560	1
	0.000192417	16	1216	0	0	2038	1
	
	
	

/home/dsmu186/ths/workflow/blifs/pdc.blif	1	4575	9.15327e-09	2	100	100	16	16	40	40	4575	14252	0	0	46.8	233.33	3.25029e-09	4.42078e-09	2.85189e-09	3.55077e-09	6.10218	7.97155	
	0.000236818	490	22	0	0	2560	1
	0.000192418	37	495	0	0	2015	1
	
	
	

/home/dsmu186/ths/workflow/blifs/elliptic.blif	1	4724	1.1518e-08	2	100	100	131	131	114	114	3602	12165	1122	3366	36.68	158.88	2.15637e-09	3.05338e-09	5.52232e-09	6.56374e-09	7.67869	9.61712	
	0.000237606	960	939	814	806	2560	3
	0.000103784	399	498	321	316	1042	8
	
	
	

/home/dsmu186/ths/workflow/blifs/frisc.blif	1	4425	1.61909e-08	2	100	100	20	20	116	116	3539	11855	886	2658	39.4	170.85	2.51052e-09	4.36881e-09	8.28334e-09	1.07018e-08	10.7939	15.0706	
	0.00023829	918	929	732	720	2560	4
	0.000103794	320	635	167	166	979	6
	
	
	

/home/dsmu186/ths/workflow/blifs/spla.blif	1	3690	7.99216e-09	2	100	100	16	16	46	46	3690	11517	0	0	33.45	163.84	2.49002e-09	3.86562e-09	2.83809e-09	3.53697e-09	5.32811	7.40259	
	0.000236816	424	24	0	0	2560	1
	0.000118416	23	406	0	0	1130	1
	
	
	

/home/dsmu186/ths/workflow/blifs/bigkey.blif	1	1931	3.29135e-09	1	100	100	229	229	197	197	1699	5446	224	672	16.14	68.59	9.0111e-10	1.3797e-09	1.33555e-09	1.33555e-09	2.19423	2.67282	
	0.000162826	349	565	336	224	1707	4
	
	
	

/home/dsmu186/ths/workflow/blifs/s298.blif	1	1938	1.2239e-08	1	100	100	4	4	6	6	1930	5808	8	24	9.84	44.38	2.70743e-09	4.09533e-09	5.49433e-09	7.27642e-09	8.15933	11.3717	
	0.000192841	18	16	12	8	1930	18
	
	
	

/home/dsmu186/ths/workflow/blifs/des.blif	1	1591	5.51228e-09	1	100	100	256	256	245	245	1591	5018	0	0	21.67	58.14	1.52874e-09	1.80632e-09	2.14611e-09	2.49555e-09	3.67485	4.30187	
	0.000148011	245	256	0	0	1591	1
	
	
	

/home/dsmu186/ths/workflow/blifs/dsip.blif	1	1594	3.32252e-09	1	100	100	229	229	197	197	1362	4317	224	672	13.73	51.75	1.11032e-09	1.31133e-09	1.10469e-09	1.33555e-09	2.21501	2.60445	
	0.000136596	231	444	215	224	1370	511
	
	
	

/home/dsmu186/ths/workflow/blifs/diffeq.blif	1	1871	9.55196e-09	1	100	100	64	64	39	39	1494	4900	377	1131	10.97	44.21	1.19509e-09	1.67778e-09	5.17288e-09	5.52232e-09	6.36797	7.2001	
	0.000148306	418	446	382	377	1494	16
	
	
	

/home/dsmu186/ths/workflow/blifs/apex2.blif	1	1878	7.05267e-09	1	100	100	38	38	3	3	1878	5637	0	0	13.28	58.33	1.87059e-09	3.17782e-09	2.83119e-09	2.84499e-09	4.70178	6.02281	
	0.000177614	3	38	0	0	1878	1
	
	
	

/home/dsmu186/ths/workflow/blifs/seq.blif	1	1750	6.02608e-09	1	100	100	41	41	35	35	1750	5285	0	0	12.24	53.06	1.52874e-09	2.82777e-09	2.48865e-09	2.48865e-09	4.01739	5.31642	
	0.000162812	35	41	0	0	1750	1
	
	
	

/home/dsmu186/ths/workflow/blifs/tseng.blif	1	1431	8.90259e-09	1	100	100	52	52	122	122	1046	3650	385	1155	7.37	29.01	1.11852e-09	1.60941e-09	4.81654e-09	5.52232e-09	5.93506	7.13173	
	0.000103956	512	443	391	385	1046	20
	
	
	

/home/dsmu186/ths/workflow/blifs/alu4.blif	1	1522	6.45177e-09	1	100	100	14	14	8	8	1522	4574	0	0	9.23	36.69	2.14817e-09	2.48592e-09	2.15301e-09	2.83119e-09	4.30118	5.31711	
	0.000148013	8	14	0	0	1522	1
	
	
	

/home/dsmu186/ths/workflow/blifs/apex4.blif	1	1262	6.34922e-09	1	100	100	9	9	19	19	1262	3805	0	0	7.56	33.22	2.0798e-09	2.83187e-09	2.15301e-09	2.49555e-09	4.23281	5.32742	
	0.000118413	19	9	0	0	1262	1
	
	
	

/home/dsmu186/ths/workflow/blifs/misex3.blif	1	1397	5.83644e-09	1	100	100	14	14	14	14	1397	4205	0	0	8.27	35.95	1.73795e-09	2.49412e-09	2.15301e-09	2.50245e-09	3.89096	4.99657	
	0.000133212	14	14	0	0	1397	1
	
	
	

/home/dsmu186/ths/workflow/blifs/ex5p.blif	1	1064	6.24666e-09	1	100	100	8	8	63	63	1064	3255	0	0	6.96	29.52	2.01143e-09	2.49412e-09	2.15301e-09	2.84499e-09	4.16444	5.33911	
	0.000103612	63	8	0	0	1064	1
	
	
	

{'error': ['../vpr', '--route_file', 'file.route', '--place_file', 'file.place', '--net_file', 'file.net', '--full_stats', '--seed', '25909', '--route_chan_width', '100', '../arch.xml', '/home/dsmu186/ths/workflow/blifs/adder.blif']}
