#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 30 17:08:13 2024
# Process ID: 27572
# Current directory: D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.runs/impl_1
# Command line: vivado.exe -log soc_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_top.tcl -notrace
# Log file: D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.runs/impl_1/soc_top.vdi
# Journal file: D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source soc_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ComputerScience/hitcs/hitcs/lcd_controller/lcd_controller.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ComputerScience/hitcs/hitcs/ma_river_core/ma_river_core.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/StudySoftware/Xilinx_Vivado_2019.2/Vivado/2019.2/data/ip'.
Command: link_design -top soc_top -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/axi_bus/axi_bus.dcp' for cell 'axib'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/cpu_data_ram/cpu_data_ram.dcp' for cell 'data_sram'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/lcd_controller_0/lcd_controller_0.dcp' for cell 'lcd'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/ma_river_core_0/ma_river_core_0.dcp' for cell 'mrcore'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/clk_pll/clk_pll.dcp' for cell 'pll'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/mr_bram/mr_bram.dcp' for cell 'ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/cpu_ans0_rom/cpu_ans0_rom.dcp' for cell 'checker/_a0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/cpu_ans1_rom/cpu_ans1_rom.dcp' for cell 'checker/_a1'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/cpu_ans2_rom/cpu_ans2_rom.dcp' for cell 'checker/_a2'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/cpu_inst0_rom/cpu_inst0_rom.dcp' for cell 'checker/ir/i0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/cpu_inst1_rom/cpu_inst1_rom.dcp' for cell 'checker/ir/i1'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/cpu_inst2_rom/cpu_inst2_rom.dcp' for cell 'checker/ir/i2'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.617 . Memory (MB): peak = 858.797 ; gain = 1.809
INFO: [Netlist 29-17] Analyzing 2471 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, pll/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pll/clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/clk_pll/clk_pll_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/clk_pll/clk_pll_board.xdc] for cell 'pll/inst'
Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/clk_pll/clk_pll.xdc] for cell 'pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/clk_pll/clk_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/clk_pll/clk_pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1661.047 ; gain = 623.008
Finished Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/clk_pll/clk_pll.xdc] for cell 'pll/inst'
Parsing XDC File [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/constrs_1/imports/new/cons.xdc]
Finished Parsing XDC File [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/constrs_1/imports/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1661.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 614 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 8 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 439 instances
  RAM64M => RAM64M (RAMD64E(x4)): 120 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 13 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

24 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1661.047 ; gain = 1196.387
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[9] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 16 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.868 . Memory (MB): peak = 1661.047 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f2e9203f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1676.551 ; gain = 15.504

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 19 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15d638230

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1865.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 98 cells and removed 134 cells
INFO: [Opt 31-1021] In phase Retarget, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
Phase 2 Constant propagation | Checksum: 1141558c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1865.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 127 cells and removed 459 cells
INFO: [Opt 31-1021] In phase Constant propagation, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: d382ed74

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1865.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 342 cells
INFO: [Opt 31-1021] In phase Sweep, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG sys_clk_IBUF_BUFG_inst to drive 36 load(s) on clock net sys_clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 104ac47a9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1865.188 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 104ac47a9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1865.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 104ac47a9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1865.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              98  |             134  |                                             13  |
|  Constant propagation         |             127  |             459  |                                             12  |
|  Sweep                        |               0  |             342  |                                             33  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             12  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1865.188 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11aeec758

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1865.188 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.987 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 3 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 1ab7368c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.323 . Memory (MB): peak = 2300.859 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1ab7368c3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2300.859 ; gain = 435.672

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ab7368c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.859 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2300.859 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b8ea6526

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2300.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2300.859 ; gain = 639.812
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2300.859 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2300.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.runs/impl_1/soc_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2300.859 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file soc_top_drc_opted.rpt -pb soc_top_drc_opted.pb -rpx soc_top_drc_opted.rpx
Command: report_drc -file soc_top_drc_opted.rpt -pb soc_top_drc_opted.pb -rpx soc_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.runs/impl_1/soc_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port lcd_db[9] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 16 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2300.859 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d71cff93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2300.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1021e4df3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ee2f0270

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ee2f0270

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2300.859 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: ee2f0270

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 145dcf40f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 967 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 413 nets or cells. Created 48 new cells, deleted 365 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2300.859 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           48  |            365  |                   413  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           48  |            365  |                   413  |           0  |           7  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 209a7f677

Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 2300.859 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 27ae4aa75

Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 2300.859 ; gain = 0.000
Phase 2 Global Placement | Checksum: 27ae4aa75

Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2747a2d1e

Time (s): cpu = 00:00:51 ; elapsed = 00:01:06 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2687ce901

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2c81b84b3

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24c0c1fba

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 203dbf5b9

Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20a00bd90

Time (s): cpu = 00:01:14 ; elapsed = 00:01:43 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20a0d4e13

Time (s): cpu = 00:01:14 ; elapsed = 00:01:44 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 254d7a047

Time (s): cpu = 00:01:14 ; elapsed = 00:01:44 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1c1e74bb4

Time (s): cpu = 00:01:15 ; elapsed = 00:01:49 . Memory (MB): peak = 2300.859 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c1e74bb4

Time (s): cpu = 00:01:15 ; elapsed = 00:01:49 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e908f4af

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net mrcore/inst/Station_module/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: e908f4af

Time (s): cpu = 00:01:16 ; elapsed = 00:01:54 . Memory (MB): peak = 2300.859 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.425. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10df92c10

Time (s): cpu = 00:01:18 ; elapsed = 00:02:02 . Memory (MB): peak = 2300.859 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 10df92c10

Time (s): cpu = 00:01:18 ; elapsed = 00:02:02 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10df92c10

Time (s): cpu = 00:01:18 ; elapsed = 00:02:03 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10df92c10

Time (s): cpu = 00:01:18 ; elapsed = 00:02:03 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2300.859 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1903f5a1e

Time (s): cpu = 00:01:18 ; elapsed = 00:02:03 . Memory (MB): peak = 2300.859 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1903f5a1e

Time (s): cpu = 00:01:18 ; elapsed = 00:02:03 . Memory (MB): peak = 2300.859 ; gain = 0.000
Ending Placer Task | Checksum: 136c8270d

Time (s): cpu = 00:01:18 ; elapsed = 00:02:03 . Memory (MB): peak = 2300.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:21 ; elapsed = 00:02:05 . Memory (MB): peak = 2300.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2300.859 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2300.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.runs/impl_1/soc_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2300.859 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file soc_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2300.859 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file soc_top_utilization_placed.rpt -pb soc_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2300.859 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2300.859 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.425 | TNS=-5.691 |
Phase 1 Physical Synthesis Initialization | Checksum: 17b7c0148

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2300.859 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.425 | TNS=-5.691 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 17b7c0148

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.425 | TNS=-5.691 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net resetn_reg_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net resetn_reg_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.423 | TNS=-5.171 |
INFO: [Physopt 32-572] Net resetn_reg_rep_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net resetn_reg_rep_n_0.  Did not re-place instance resetn_reg_rep
INFO: [Physopt 32-702] Processed net resetn_reg_rep_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[29]_i_4_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[29]_i_4
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[29]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[29]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[29]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.407 | TNS=-5.077 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg_n_0_[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[22]_i_2_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[22]_i_2
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[22]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[22]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[22]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.386 | TNS=-4.753 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg_n_0_[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[26]_i_2_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[26]_i_2
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[26]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[26]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[26]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.375 | TNS=-4.631 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[31]_i_3_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[31]_i_3
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[31]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.355 | TNS=-4.611 |
INFO: [Physopt 32-663] Processed net your_cpu/ex_alu/ex_mem_result[31]_i_13_n_0.  Re-placed instance your_cpu/ex_alu/ex_mem_result[31]_i_13
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[31]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.345 | TNS=-4.494 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg_n_0_[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[25]_i_3_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[25]_i_3
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[25]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[25]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[25]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.343 | TNS=-4.402 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg[8]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[5]_i_3_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[5]_i_3
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[5]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[5]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.340 | TNS=-4.281 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg_n_0_[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[28]_i_3_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[28]_i_3
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[28]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[28]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[28]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.329 | TNS=-4.029 |
INFO: [Physopt 32-663] Processed net your_cpu/ex_alu/ex_mem_result[29]_i_8_n_0.  Re-placed instance your_cpu/ex_alu/ex_mem_result[29]_i_8
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[29]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.325 | TNS=-4.001 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[9]_i_3_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[9]_i_3
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[9]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.306 | TNS=-3.761 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg_n_0_[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[27]_i_3_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[27]_i_3
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[27]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[27]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[27]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.301 | TNS=-3.454 |
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[29]_i_8_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[29]_i_8
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[29]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[29]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[29]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.281 | TNS=-3.340 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg_n_0_[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[17]_i_3_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[17]_i_3
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[17]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[17]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[17]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.268 | TNS=-3.059 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg[8]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[8]_i_3_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[8]_i_3
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[8]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[8]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.264 | TNS=-2.921 |
INFO: [Physopt 32-663] Processed net your_cpu/ex_alu/ex_mem_result[26]_i_5_n_0.  Re-placed instance your_cpu/ex_alu/ex_mem_result[26]_i_5
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[26]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.263 | TNS=-2.819 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg_n_0_[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[30]_i_4_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[30]_i_4
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[30]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[30]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[30]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.254 | TNS=-2.810 |
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[30]_i_10_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[30]_i_10
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[30]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[30]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[30]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.253 | TNS=-2.556 |
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[25]_i_7_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[25]_i_7
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[25]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[25]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[25]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.238 | TNS=-2.464 |
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[31]_i_13_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[31]_i_13
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[31]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[31]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[31]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.222 | TNS=-2.342 |
INFO: [Physopt 32-663] Processed net your_cpu/ex_alu/ex_mem_result[5]_i_6_n_0.  Re-placed instance your_cpu/ex_alu/ex_mem_result[5]_i_6
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[5]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.220 | TNS=-2.340 |
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[5]_i_6_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[5]_i_6
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[5]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[5]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[5]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.187 | TNS=-2.119 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg_n_0_[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[21]_i_3_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[21]_i_3
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[21]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[21]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.187 | TNS=-1.932 |
INFO: [Physopt 32-663] Processed net your_cpu/ex_alu/ex_mem_result[29]_i_8_n_0.  Re-placed instance your_cpu/ex_alu/ex_mem_result[29]_i_8_comp
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[29]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.182 | TNS=-1.874 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg[8]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[4]_i_5_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[4]_i_5
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[4]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[4]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.167 | TNS=-1.692 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg[8]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[7]_i_3_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[7]_i_3
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[7]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.162 | TNS=-1.565 |
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[26]_i_5_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[26]_i_5
INFO: [Physopt 32-702] Processed net your_cpu/ex_alu/ex_mem_result[26]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net your_cpu/ex_alu/ex_mem_result[26]_i_7_n_0.  Re-placed instance your_cpu/ex_alu/ex_mem_result[26]_i_7
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[26]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.161 | TNS=-1.563 |
INFO: [Physopt 32-663] Processed net your_cpu/ex_alu/ex_mem_result[25]_i_7_n_0.  Re-placed instance your_cpu/ex_alu/ex_mem_result[25]_i_7_comp
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[25]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.160 | TNS=-1.528 |
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[26]_i_7_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[26]_i_7
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/ex_mem_result[26]_i_5_n_0. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[26]_i_5_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[26]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.151 | TNS=-1.368 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[0]_i_3_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[0]_i_3
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[0]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.141 | TNS=-1.222 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg[8]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net your_cpu/ex_alu/ex_mem_result[6]_i_4_n_0.  Re-placed instance your_cpu/ex_alu/ex_mem_result[6]_i_4
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[6]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.132 | TNS=-1.163 |
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[8]_i_5_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[8]_i_5
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[8]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[8]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[8]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.129 | TNS=-1.031 |
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[29]_i_8_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[29]_i_8_comp
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[29]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[29]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[29]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.126 | TNS=-0.902 |
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[25]_i_7_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[25]_i_7_comp
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[25]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[25]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[25]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-0.775 |
INFO: [Physopt 32-663] Processed net resetn_reg_rep__0_n_0.  Re-placed instance resetn_reg_rep__0
INFO: [Physopt 32-735] Processed net resetn_reg_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.112 | TNS=-0.679 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg_n_0_[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[23]_i_3_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[23]_i_3
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[23]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[23]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[23]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.103 | TNS=-0.630 |
INFO: [Physopt 32-663] Processed net your_cpu/ex_alu/ex_mem_result[31]_i_3_n_0.  Re-placed instance your_cpu/ex_alu/ex_mem_result[31]_i_3_comp
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.088 | TNS=-0.527 |
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[28]_i_6_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[28]_i_6
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[28]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[28]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[28]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.085 | TNS=-0.442 |
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[9]_i_5_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[9]_i_5
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[9]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[9]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[9]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.082 | TNS=-0.356 |
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[6]_i_4_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[6]_i_4
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[6]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[6]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.077 | TNS=-0.274 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[14]_i_3_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[14]_i_3
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[14]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[14]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[14]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.063 | TNS=-0.197 |
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[23]_i_7_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[23]_i_7
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[23]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.041 | TNS=-0.145 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg_n_0_[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[18]_i_2_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[18]_i_2
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[18]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[18]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[18]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.040 | TNS=-0.104 |
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[7]_i_6_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[7]_i_6
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[7]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[7]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[7]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.063 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg[8]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[3]_i_5_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[3]_i_5
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[3]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[3]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.018 | TNS=-0.033 |
INFO: [Physopt 32-702] Processed net your_cpu/ex_mem_result_reg[8]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net your_cpu/ex_alu/ex_mem_result[2]_i_5_n_0.  Did not re-place instance your_cpu/ex_alu/ex_mem_result[2]_i_5
INFO: [Physopt 32-710] Processed net your_cpu/ex_alu/D[2]. Critical path length was reduced through logic transformation on cell your_cpu/ex_alu/ex_mem_result[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[2]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.011 | TNS=-0.015 |
INFO: [Physopt 32-662] Processed net resetn_reg_rep__0_n_0.  Did not re-place instance resetn_reg_rep__0
INFO: [Physopt 32-81] Processed net resetn_reg_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net resetn_reg_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.003 | TNS=-0.003 |
INFO: [Physopt 32-663] Processed net your_cpu/ex_alu/ex_mem_result[28]_i_3_n_0.  Re-placed instance your_cpu/ex_alu/ex_mem_result[28]_i_3_comp
INFO: [Physopt 32-735] Processed net your_cpu/ex_alu/ex_mem_result[28]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.011 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.011 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 17b7c0148

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2300.859 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.011 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.011 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 17b7c0148

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2300.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2300.859 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.011 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.436  |          5.691  |            3  |              0  |                    48  |           0  |           2  |  00:00:16  |
|  Total          |          0.436  |          5.691  |            3  |              0  |                    48  |           0  |           3  |  00:00:16  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2300.859 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 17b7c0148

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2300.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
313 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2300.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2300.859 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2300.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.runs/impl_1/soc_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.859 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ec84c972 ConstDB: 0 ShapeSum: 11b70fe RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1234da9ec

Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2355.898 ; gain = 55.039
Post Restoration Checksum: NetGraph: 622ad09b NumContArr: c122d951 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1234da9ec

Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 2355.898 ; gain = 55.039

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1234da9ec

Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 2362.840 ; gain = 61.980

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1234da9ec

Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 2362.840 ; gain = 61.980
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16775012b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 2424.211 ; gain = 123.352
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.144  | TNS=0.000  | WHS=-0.347 | THS=-498.002|

Phase 2 Router Initialization | Checksum: 147cf995b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 2438.723 ; gain = 137.863

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 30123
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 30123
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1183d1d9e

Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 2478.109 ; gain = 177.250

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4597
 Number of Nodes with overlaps = 384
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.279 | TNS=-0.891 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d5dd98ab

Time (s): cpu = 00:00:49 ; elapsed = 00:01:24 . Memory (MB): peak = 2478.109 ; gain = 177.250

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 312
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.239 | TNS=-0.425 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 169a9ad02

Time (s): cpu = 00:00:56 ; elapsed = 00:01:34 . Memory (MB): peak = 2478.109 ; gain = 177.250

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 373
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.134 | TNS=-0.134 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1f5acb630

Time (s): cpu = 00:01:07 ; elapsed = 00:01:49 . Memory (MB): peak = 2478.109 ; gain = 177.250

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 361
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.136 | TNS=-0.136 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 252149988

Time (s): cpu = 00:01:14 ; elapsed = 00:02:05 . Memory (MB): peak = 2478.109 ; gain = 177.250
Phase 4 Rip-up And Reroute | Checksum: 252149988

Time (s): cpu = 00:01:14 ; elapsed = 00:02:05 . Memory (MB): peak = 2478.109 ; gain = 177.250

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 205133985

Time (s): cpu = 00:01:15 ; elapsed = 00:02:08 . Memory (MB): peak = 2478.109 ; gain = 177.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.134 | TNS=-0.134 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 22eef0e2c

Time (s): cpu = 00:01:15 ; elapsed = 00:02:08 . Memory (MB): peak = 2478.109 ; gain = 177.250

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22eef0e2c

Time (s): cpu = 00:01:15 ; elapsed = 00:02:08 . Memory (MB): peak = 2478.109 ; gain = 177.250
Phase 5 Delay and Skew Optimization | Checksum: 22eef0e2c

Time (s): cpu = 00:01:15 ; elapsed = 00:02:08 . Memory (MB): peak = 2478.109 ; gain = 177.250

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ba3e473c

Time (s): cpu = 00:01:17 ; elapsed = 00:02:12 . Memory (MB): peak = 2478.109 ; gain = 177.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.120 | TNS=-0.120 | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23d6116b4

Time (s): cpu = 00:01:17 ; elapsed = 00:02:12 . Memory (MB): peak = 2478.109 ; gain = 177.250
Phase 6 Post Hold Fix | Checksum: 23d6116b4

Time (s): cpu = 00:01:17 ; elapsed = 00:02:12 . Memory (MB): peak = 2478.109 ; gain = 177.250

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.72281 %
  Global Horizontal Routing Utilization  = 4.8771 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 20d100dcb

Time (s): cpu = 00:01:17 ; elapsed = 00:02:13 . Memory (MB): peak = 2478.109 ; gain = 177.250

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20d100dcb

Time (s): cpu = 00:01:17 ; elapsed = 00:02:13 . Memory (MB): peak = 2478.109 ; gain = 177.250

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 121a32648

Time (s): cpu = 00:01:19 ; elapsed = 00:02:18 . Memory (MB): peak = 2478.109 ; gain = 177.250

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.120 | TNS=-0.120 | WHS=0.035  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 121a32648

Time (s): cpu = 00:01:19 ; elapsed = 00:02:18 . Memory (MB): peak = 2478.109 ; gain = 177.250
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:20 ; elapsed = 00:02:18 . Memory (MB): peak = 2478.109 ; gain = 177.250

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
333 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:02:20 . Memory (MB): peak = 2478.109 ; gain = 177.250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2478.109 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2478.109 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.runs/impl_1/soc_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2478.109 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file soc_top_drc_routed.rpt -pb soc_top_drc_routed.pb -rpx soc_top_drc_routed.rpx
Command: report_drc -file soc_top_drc_routed.rpt -pb soc_top_drc_routed.pb -rpx soc_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.runs/impl_1/soc_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file soc_top_methodology_drc_routed.rpt -pb soc_top_methodology_drc_routed.pb -rpx soc_top_methodology_drc_routed.rpx
Command: report_methodology -file soc_top_methodology_drc_routed.rpt -pb soc_top_methodology_drc_routed.pb -rpx soc_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.runs/impl_1/soc_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2574.199 ; gain = 96.090
INFO: [runtcl-4] Executing : report_power -file soc_top_power_routed.rpt -pb soc_top_power_summary_routed.pb -rpx soc_top_power_routed.rpx
Command: report_power -file soc_top_power_routed.rpt -pb soc_top_power_summary_routed.pb -rpx soc_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
345 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2583.543 ; gain = 9.344
INFO: [runtcl-4] Executing : report_route_status -file soc_top_route_status.rpt -pb soc_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_top_bus_skew_routed.rpt -pb soc_top_bus_skew_routed.pb -rpx soc_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec 30 17:14:59 2024...
