// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dut_conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_address0,
        input_0_ce0,
        input_0_q0,
        input_0_address1,
        input_0_ce1,
        input_0_q1,
        input_1_address0,
        input_1_ce0,
        input_1_q0,
        input_1_address1,
        input_1_ce1,
        input_1_q1,
        input_2_address0,
        input_2_ce0,
        input_2_q0,
        input_2_address1,
        input_2_ce1,
        input_2_q1,
        input_3_address0,
        input_3_ce0,
        input_3_q0,
        input_3_address1,
        input_3_ce1,
        input_3_q1,
        input_4_address0,
        input_4_ce0,
        input_4_q0,
        input_4_address1,
        input_4_ce1,
        input_4_q1,
        input_5_address0,
        input_5_ce0,
        input_5_q0,
        input_5_address1,
        input_5_ce1,
        input_5_q1,
        input_6_address0,
        input_6_ce0,
        input_6_q0,
        input_6_address1,
        input_6_ce1,
        input_6_q1,
        input_7_address0,
        input_7_ce0,
        input_7_q0,
        input_7_address1,
        input_7_ce1,
        input_7_q1,
        output_0_address0,
        output_0_ce0,
        output_0_we0,
        output_0_d0,
        output_1_address0,
        output_1_ce0,
        output_1_we0,
        output_1_d0,
        output_2_address0,
        output_2_ce0,
        output_2_we0,
        output_2_d0,
        output_3_address0,
        output_3_ce0,
        output_3_we0,
        output_3_d0,
        output_4_address0,
        output_4_ce0,
        output_4_we0,
        output_4_d0,
        output_5_address0,
        output_5_ce0,
        output_5_we0,
        output_5_d0,
        output_6_address0,
        output_6_ce0,
        output_6_we0,
        output_6_d0,
        output_7_address0,
        output_7_ce0,
        output_7_we0,
        output_7_d0,
        threshold_0_V_address0,
        threshold_0_V_ce0,
        threshold_0_V_q0,
        threshold_1_V_address0,
        threshold_1_V_ce0,
        threshold_1_V_q0,
        threshold_2_V_address0,
        threshold_2_V_ce0,
        threshold_2_V_q0,
        threshold_3_V_address0,
        threshold_3_V_ce0,
        threshold_3_V_q0,
        threshold_4_V_address0,
        threshold_4_V_ce0,
        threshold_4_V_q0,
        threshold_5_V_address0,
        threshold_5_V_ce0,
        threshold_5_V_q0,
        threshold_6_V_address0,
        threshold_6_V_ce0,
        threshold_6_V_q0,
        threshold_7_V_address0,
        threshold_7_V_ce0,
        threshold_7_V_q0,
        M,
        N,
        I,
        L
);

parameter    ap_ST_st1_fsm_0 = 30'b1;
parameter    ap_ST_st2_fsm_1 = 30'b10;
parameter    ap_ST_st3_fsm_2 = 30'b100;
parameter    ap_ST_st4_fsm_3 = 30'b1000;
parameter    ap_ST_st5_fsm_4 = 30'b10000;
parameter    ap_ST_pp0_stg0_fsm_5 = 30'b100000;
parameter    ap_ST_pp0_stg1_fsm_6 = 30'b1000000;
parameter    ap_ST_pp0_stg2_fsm_7 = 30'b10000000;
parameter    ap_ST_pp0_stg3_fsm_8 = 30'b100000000;
parameter    ap_ST_pp0_stg4_fsm_9 = 30'b1000000000;
parameter    ap_ST_st30_fsm_10 = 30'b10000000000;
parameter    ap_ST_st31_fsm_11 = 30'b100000000000;
parameter    ap_ST_st32_fsm_12 = 30'b1000000000000;
parameter    ap_ST_st33_fsm_13 = 30'b10000000000000;
parameter    ap_ST_st34_fsm_14 = 30'b100000000000000;
parameter    ap_ST_st35_fsm_15 = 30'b1000000000000000;
parameter    ap_ST_st36_fsm_16 = 30'b10000000000000000;
parameter    ap_ST_st37_fsm_17 = 30'b100000000000000000;
parameter    ap_ST_st38_fsm_18 = 30'b1000000000000000000;
parameter    ap_ST_st39_fsm_19 = 30'b10000000000000000000;
parameter    ap_ST_st40_fsm_20 = 30'b100000000000000000000;
parameter    ap_ST_st41_fsm_21 = 30'b1000000000000000000000;
parameter    ap_ST_st42_fsm_22 = 30'b10000000000000000000000;
parameter    ap_ST_st43_fsm_23 = 30'b100000000000000000000000;
parameter    ap_ST_st44_fsm_24 = 30'b1000000000000000000000000;
parameter    ap_ST_st45_fsm_25 = 30'b10000000000000000000000000;
parameter    ap_ST_st46_fsm_26 = 30'b100000000000000000000000000;
parameter    ap_ST_st47_fsm_27 = 30'b1000000000000000000000000000;
parameter    ap_ST_st48_fsm_28 = 30'b10000000000000000000000000000;
parameter    ap_ST_st49_fsm_29 = 30'b100000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv13_6 = 13'b110;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_4 = 13'b100;
parameter    ap_const_lv13_3 = 13'b11;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv5_1E = 5'b11110;
parameter    ap_const_lv5_1F = 5'b11111;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv13_288 = 13'b1010001000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv13_7 = 13'b111;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv13_8 = 13'b1000;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv28_3292 = 28'b11001010010010;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_0_address0;
output   input_0_ce0;
input  [0:0] input_0_q0;
output  [9:0] input_0_address1;
output   input_0_ce1;
input  [0:0] input_0_q1;
output  [9:0] input_1_address0;
output   input_1_ce0;
input  [0:0] input_1_q0;
output  [9:0] input_1_address1;
output   input_1_ce1;
input  [0:0] input_1_q1;
output  [9:0] input_2_address0;
output   input_2_ce0;
input  [0:0] input_2_q0;
output  [9:0] input_2_address1;
output   input_2_ce1;
input  [0:0] input_2_q1;
output  [9:0] input_3_address0;
output   input_3_ce0;
input  [0:0] input_3_q0;
output  [9:0] input_3_address1;
output   input_3_ce1;
input  [0:0] input_3_q1;
output  [9:0] input_4_address0;
output   input_4_ce0;
input  [0:0] input_4_q0;
output  [9:0] input_4_address1;
output   input_4_ce1;
input  [0:0] input_4_q1;
output  [9:0] input_5_address0;
output   input_5_ce0;
input  [0:0] input_5_q0;
output  [9:0] input_5_address1;
output   input_5_ce1;
input  [0:0] input_5_q1;
output  [9:0] input_6_address0;
output   input_6_ce0;
input  [0:0] input_6_q0;
output  [9:0] input_6_address1;
output   input_6_ce1;
input  [0:0] input_6_q1;
output  [9:0] input_7_address0;
output   input_7_ce0;
input  [0:0] input_7_q0;
output  [9:0] input_7_address1;
output   input_7_ce1;
input  [0:0] input_7_q1;
output  [9:0] output_0_address0;
output   output_0_ce0;
output   output_0_we0;
output  [0:0] output_0_d0;
output  [9:0] output_1_address0;
output   output_1_ce0;
output   output_1_we0;
output  [0:0] output_1_d0;
output  [9:0] output_2_address0;
output   output_2_ce0;
output   output_2_we0;
output  [0:0] output_2_d0;
output  [9:0] output_3_address0;
output   output_3_ce0;
output   output_3_we0;
output  [0:0] output_3_d0;
output  [9:0] output_4_address0;
output   output_4_ce0;
output   output_4_we0;
output  [0:0] output_4_d0;
output  [9:0] output_5_address0;
output   output_5_ce0;
output   output_5_we0;
output  [0:0] output_5_d0;
output  [9:0] output_6_address0;
output   output_6_ce0;
output   output_6_we0;
output  [0:0] output_6_d0;
output  [9:0] output_7_address0;
output   output_7_ce0;
output   output_7_we0;
output  [0:0] output_7_d0;
output  [9:0] threshold_0_V_address0;
output   threshold_0_V_ce0;
input  [7:0] threshold_0_V_q0;
output  [9:0] threshold_1_V_address0;
output   threshold_1_V_ce0;
input  [7:0] threshold_1_V_q0;
output  [9:0] threshold_2_V_address0;
output   threshold_2_V_ce0;
input  [7:0] threshold_2_V_q0;
output  [9:0] threshold_3_V_address0;
output   threshold_3_V_ce0;
input  [7:0] threshold_3_V_q0;
output  [9:0] threshold_4_V_address0;
output   threshold_4_V_ce0;
input  [7:0] threshold_4_V_q0;
output  [9:0] threshold_5_V_address0;
output   threshold_5_V_ce0;
input  [7:0] threshold_5_V_q0;
output  [9:0] threshold_6_V_address0;
output   threshold_6_V_ce0;
input  [7:0] threshold_6_V_q0;
output  [9:0] threshold_7_V_address0;
output   threshold_7_V_ce0;
input  [7:0] threshold_7_V_q0;
input  [6:0] M;
input  [6:0] N;
input  [5:0] I;
input  [0:0] L;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] input_0_address0;
reg input_0_ce0;
reg[9:0] input_0_address1;
reg input_0_ce1;
reg[9:0] input_1_address0;
reg input_1_ce0;
reg[9:0] input_1_address1;
reg input_1_ce1;
reg[9:0] input_2_address0;
reg input_2_ce0;
reg[9:0] input_2_address1;
reg input_2_ce1;
reg[9:0] input_3_address0;
reg input_3_ce0;
reg[9:0] input_3_address1;
reg input_3_ce1;
reg[9:0] input_4_address0;
reg input_4_ce0;
reg[9:0] input_4_address1;
reg input_4_ce1;
reg[9:0] input_5_address0;
reg input_5_ce0;
reg[9:0] input_5_address1;
reg input_5_ce1;
reg[9:0] input_6_address0;
reg input_6_ce0;
reg[9:0] input_6_address1;
reg input_6_ce1;
reg[9:0] input_7_address0;
reg input_7_ce0;
reg[9:0] input_7_address1;
reg input_7_ce1;
reg output_0_ce0;
reg output_0_we0;
reg output_1_ce0;
reg output_1_we0;
reg output_2_ce0;
reg output_2_we0;
reg output_3_ce0;
reg output_3_we0;
reg output_4_ce0;
reg output_4_we0;
reg output_5_ce0;
reg output_5_we0;
reg output_6_ce0;
reg output_6_we0;
reg output_7_ce0;
reg output_7_we0;
reg threshold_0_V_ce0;
reg threshold_1_V_ce0;
reg threshold_2_V_ce0;
reg threshold_3_V_ce0;
reg threshold_4_V_ce0;
reg threshold_5_V_ce0;
reg threshold_6_V_ce0;
reg threshold_7_V_ce0;

(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_47;
reg   [12:0] w_conv1_address0;
reg    w_conv1_ce0;
wire   [0:0] w_conv1_q0;
reg   [12:0] w_conv1_address1;
reg    w_conv1_ce1;
wire   [0:0] w_conv1_q1;
reg   [12:0] w_conv2_address0;
reg    w_conv2_ce0;
wire   [0:0] w_conv2_q0;
reg   [12:0] w_conv2_address1;
reg    w_conv2_ce1;
wire   [0:0] w_conv2_q1;
reg   [31:0] sum_reg_1203;
reg   [4:0] m_reg_1215;
reg   [8:0] phi_mul_reg_1226;
reg   [8:0] phi_mul1_reg_1238;
wire   [8:0] grp_fu_1525_p2;
reg   [8:0] reg_1542;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_5;
reg    ap_sig_323;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
wire   [0:0] tmp_31_fu_1896_p2;
reg   [0:0] sel_tmp1_i8_reg_3299;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_6;
reg    ap_sig_350;
reg   [0:0] tmp_31_reg_3337;
reg   [0:0] sel_tmp1_i3_reg_3311;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_7;
reg    ap_sig_367;
reg   [0:0] sel_tmp1_i6_reg_3323;
wire   [8:0] grp_fu_1537_p2;
reg   [8:0] reg_1546;
reg   [0:0] sel_tmp1_i1_reg_3303;
reg   [0:0] sel_tmp1_i4_reg_3315;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_8;
reg    ap_sig_394;
reg   [0:0] sel_tmp1_i7_reg_3327;
wire   [0:0] L_read_read_fu_172_p2;
wire   [4:0] O_fu_1554_p2;
reg   [4:0] O_reg_3130;
wire   [12:0] O_cast106_cast_fu_1560_p1;
reg   [12:0] O_cast106_cast_reg_3136;
wire   [8:0] O_cast105_cast_fu_1564_p1;
reg   [8:0] O_cast105_cast_reg_3141;
wire   [5:0] tmp_54_fu_1568_p1;
reg   [5:0] tmp_54_reg_3146;
wire   [8:0] I_cast5_fu_1572_p1;
reg   [8:0] I_cast5_reg_3151;
wire   [8:0] N_cast_fu_1576_p1;
reg   [8:0] N_cast_reg_3156;
wire   [4:0] tmp_i_fu_1580_p2;
reg   [4:0] tmp_i_reg_3161;
wire   [12:0] I_cast7_fu_1586_p1;
reg   [12:0] I_cast7_reg_3171;
wire   [5:0] n_2_fu_1599_p2;
reg   [5:0] n_2_reg_3187;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_433;
wire   [8:0] n_cast1_fu_1605_p1;
reg   [8:0] n_cast1_reg_3192;
wire   [0:0] tmp_28_fu_1594_p2;
wire   [8:0] tmp_s_fu_1609_p2;
reg   [8:0] tmp_s_reg_3197;
wire   [4:0] x_fu_1619_p2;
reg   [4:0] x_reg_3205;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_450;
wire   [12:0] x_cast_fu_1625_p1;
reg   [12:0] x_cast_reg_3210;
wire   [0:0] exitcond_fu_1614_p2;
wire   [12:0] tmp_51_1_cast1_fu_1629_p1;
reg   [12:0] tmp_51_1_cast1_reg_3218;
wire   [12:0] tmp_51_2_cast1_fu_1639_p1;
reg   [12:0] tmp_51_2_cast1_reg_3225;
wire   [0:0] notlhs_i_fu_1643_p2;
reg   [0:0] notlhs_i_reg_3232;
wire   [0:0] sel_tmp_i_fu_1648_p2;
reg   [0:0] sel_tmp_i_reg_3239;
wire   [0:0] notlhs_i3_fu_1654_p2;
reg   [0:0] notlhs_i3_reg_3246;
wire   [0:0] sel_tmp_i2_fu_1659_p2;
reg   [0:0] sel_tmp_i2_reg_3253;
wire   [0:0] notlhs_i6_fu_1665_p2;
reg   [0:0] notlhs_i6_reg_3260;
wire   [0:0] sel_tmp_i5_fu_1670_p2;
reg   [0:0] sel_tmp_i5_reg_3267;
wire   [4:0] y_fu_1681_p2;
reg   [4:0] y_reg_3277;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_480;
wire   [8:0] y_cast_fu_1687_p1;
reg   [8:0] y_cast_reg_3282;
wire   [0:0] exitcond3_fu_1676_p2;
wire   [12:0] tmp5_fu_1700_p2;
reg   [12:0] tmp5_reg_3290;
wire   [0:0] sel_tmp1_i_fu_1732_p2;
reg   [0:0] sel_tmp1_i_reg_3295;
wire   [0:0] sel_tmp1_i8_fu_1759_p2;
wire   [0:0] sel_tmp1_i1_fu_1786_p2;
wire   [0:0] sel_tmp1_i2_fu_1802_p2;
reg   [0:0] sel_tmp1_i2_reg_3307;
wire   [0:0] sel_tmp1_i3_fu_1818_p2;
wire   [0:0] sel_tmp1_i4_fu_1834_p2;
wire   [0:0] sel_tmp1_i5_fu_1850_p2;
reg   [0:0] sel_tmp1_i5_reg_3319;
wire   [0:0] sel_tmp1_i6_fu_1866_p2;
wire   [0:0] sel_tmp1_i7_fu_1882_p2;
wire   [12:0] o_index_fu_1888_p2;
reg   [12:0] o_index_reg_3331;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_508;
reg   [0:0] ap_reg_ppstg_tmp_31_reg_3337_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_31_reg_3337_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3;
reg   [0:0] ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4;
wire   [4:0] m_4_fu_1901_p2;
reg   [4:0] m_4_reg_3341;
wire   [8:0] next_mul1_fu_1907_p2;
reg   [8:0] next_mul1_reg_3346;
wire   [8:0] tmp_34_fu_1912_p2;
reg   [8:0] tmp_34_reg_3351;
reg   [8:0] ap_reg_ppstg_tmp_34_reg_3351_pp0_iter1;
reg   [8:0] ap_reg_ppstg_tmp_34_reg_3351_pp0_iter2;
wire   [12:0] tmp7_fu_1921_p2;
reg   [12:0] tmp7_reg_3357;
wire   [12:0] tmp7_1_fu_1935_p2;
reg   [12:0] tmp7_1_reg_3362;
wire   [12:0] i_index_fu_1940_p2;
reg   [12:0] i_index_reg_3367;
reg   [12:0] ap_reg_ppstg_i_index_reg_3367_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_reg_3367_pp0_iter2;
wire   [12:0] i_index_0_1_fu_1959_p2;
reg   [12:0] i_index_0_1_reg_3373;
reg   [12:0] ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter2;
reg   [12:0] ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter3;
wire   [12:0] i_index_0_2_fu_1973_p2;
reg   [12:0] i_index_0_2_reg_3379;
reg   [12:0] ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter2;
reg   [12:0] ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter3;
wire   [12:0] i_index_1_fu_1978_p2;
reg   [12:0] i_index_1_reg_3385;
reg   [12:0] ap_reg_ppstg_i_index_1_reg_3385_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_1_reg_3385_pp0_iter2;
wire   [12:0] i_index_1_1_fu_2007_p2;
reg   [12:0] i_index_1_1_reg_3391;
reg   [12:0] ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter2;
reg   [12:0] ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter3;
wire   [12:0] i_index_1_2_fu_2021_p2;
reg   [12:0] i_index_1_2_reg_3397;
reg   [12:0] ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter2;
reg   [12:0] ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter3;
wire   [8:0] next_mul_fu_2026_p2;
reg   [8:0] next_mul_reg_3403;
wire   [12:0] tmp7_2_fu_2045_p2;
reg   [12:0] tmp7_2_reg_3408;
wire   [12:0] tmp7_2_1_fu_2054_p2;
reg   [12:0] tmp7_2_1_reg_3413;
wire   [12:0] i_index_2_fu_2059_p2;
reg   [12:0] i_index_2_reg_3418;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_9;
reg    ap_sig_603;
reg   [12:0] ap_reg_ppstg_i_index_2_reg_3418_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_2_reg_3418_pp0_iter2;
wire   [12:0] i_index_2_1_fu_2069_p2;
reg   [12:0] i_index_2_1_reg_3424;
reg   [12:0] ap_reg_ppstg_i_index_2_1_reg_3424_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_2_1_reg_3424_pp0_iter2;
wire   [12:0] i_index_2_2_fu_2088_p2;
reg   [12:0] i_index_2_2_reg_3430;
reg   [12:0] ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter1;
reg   [12:0] ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter2;
reg   [12:0] ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter3;
wire   [12:0] tmp_35_fu_2112_p2;
reg   [12:0] tmp_35_reg_3436;
reg   [4:0] tmp_56_reg_3467;
reg   [4:0] tmp_59_reg_3502;
reg   [4:0] tmp_57_reg_3557;
reg   [4:0] tmp_58_reg_3562;
wire   [0:0] p_pn_in_fu_2287_p2;
wire   [0:0] tmp_45_fu_2324_p10;
reg   [0:0] tmp_45_reg_3732;
reg   [4:0] tmp_60_reg_3737;
reg   [4:0] tmp_61_reg_3752;
wire   [1:0] one_out_3_cast_fu_2392_p1;
wire   [1:0] mac_num_2_cast_fu_2396_p1;
wire   [1:0] one_out_2_0_1_fu_2445_p2;
wire   [1:0] mac_num_3_0_1_fu_2451_p3;
wire   [0:0] tmp_44_fu_2466_p10;
reg   [0:0] tmp_44_reg_3807;
reg   [4:0] tmp_62_reg_3892;
reg   [4:0] tmp_63_reg_3907;
wire   [1:0] one_out_2_0_2_fu_2562_p2;
wire   [1:0] mac_num_3_0_2_fu_2568_p2;
wire   [0:0] tmp_46_fu_2581_p10;
reg   [0:0] tmp_46_reg_3942;
wire   [0:0] tmp_47_fu_2610_p10;
reg   [0:0] tmp_47_reg_3947;
reg   [4:0] tmp_64_reg_4032;
wire   [2:0] one_out_2_1_1_fu_2722_p2;
wire   [2:0] mac_num_3_1_1_fu_2728_p2;
wire   [0:0] tmp_48_fu_2741_p10;
reg   [0:0] tmp_48_reg_4057;
wire   [0:0] tmp_49_fu_2770_p10;
reg   [0:0] tmp_49_reg_4062;
wire   [3:0] one_out_3_2_cast_fu_2862_p1;
wire   [3:0] mac_num_2_2_cast_fu_2866_p1;
wire   [3:0] one_out_2_2_1_fu_2885_p2;
reg   [3:0] one_out_2_2_1_reg_4117;
wire   [3:0] mac_num_3_2_1_fu_2891_p2;
reg   [3:0] mac_num_3_2_1_reg_4122;
wire   [0:0] tmp_50_fu_2904_p10;
reg   [0:0] tmp_50_reg_4127;
wire   [31:0] sum_1_fu_2977_p2;
reg   [4:0] tmp_55_reg_4137;
reg    ap_sig_cseq_ST_st30_fsm_10;
reg    ap_sig_1015;
wire   [63:0] newIndex6_fu_3000_p1;
reg   [63:0] newIndex6_reg_4142;
reg    ap_sig_cseq_ST_st46_fsm_26;
reg    ap_sig_1024;
wire  signed [12:0] arrayNo1_fu_3012_p1;
reg  signed [12:0] arrayNo1_reg_4194;
reg    ap_sig_cseq_ST_st47_fsm_27;
reg    ap_sig_1049;
wire   [0:0] tmp_37_fu_3045_p2;
reg   [0:0] tmp_37_reg_4198;
reg   [9:0] output_0_addr_reg_4210;
reg   [9:0] output_1_addr_reg_4215;
reg   [9:0] output_2_addr_reg_4220;
reg   [9:0] output_3_addr_reg_4225;
reg   [9:0] output_4_addr_reg_4230;
reg   [9:0] output_5_addr_reg_4235;
reg   [9:0] output_6_addr_reg_4240;
reg   [9:0] output_7_addr_reg_4245;
reg   [5:0] n_reg_1170;
reg   [4:0] x_assign_reg_1181;
reg   [4:0] y_assign_reg_1192;
reg    ap_sig_cseq_ST_st49_fsm_29;
reg    ap_sig_1090;
reg   [4:0] m_phi_fu_1219_p4;
reg   [8:0] phi_mul_phi_fu_1230_p4;
reg   [8:0] phi_mul1_phi_fu_1242_p4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it3;
wire   [0:0] ap_reg_phiprechg_one_out_3_reg_1258pp0_it2;
reg   [0:0] ap_reg_phiprechg_one_out_3_reg_1258pp0_it3;
wire   [0:0] ap_reg_phiprechg_mac_num_2_reg_1269pp0_it2;
reg   [0:0] ap_reg_phiprechg_mac_num_2_reg_1269pp0_it3;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it3;
wire   [1:0] ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it3;
reg   [1:0] ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it4;
wire   [1:0] ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it3;
reg   [1:0] ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it4;
wire   [1:0] ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it3;
reg   [1:0] ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it4;
wire   [1:0] ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it3;
reg   [1:0] ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it4;
wire   [2:0] one_out_2_1_fu_2693_p2;
wire   [2:0] ap_reg_phiprechg_one_out_3_1_reg_1349pp0_it3;
reg   [2:0] ap_reg_phiprechg_one_out_3_1_reg_1349pp0_it4;
reg   [2:0] one_out_3_1_phi_fu_1352_p4;
wire   [2:0] one_out_3_0_2_cast_fu_2668_p1;
wire   [2:0] mac_num_3_1_fu_2700_p2;
wire   [2:0] ap_reg_phiprechg_mac_num_2_1_reg_1359pp0_it3;
reg   [2:0] ap_reg_phiprechg_mac_num_2_1_reg_1359pp0_it4;
reg   [2:0] mac_num_2_1_phi_fu_1362_p4;
wire   [2:0] mac_num_2_0_2_cast_fu_2673_p1;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it4;
wire   [2:0] ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it3;
reg   [2:0] ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it4;
wire   [2:0] ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it3;
reg   [2:0] ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it2;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it4;
wire   [2:0] one_out_2_1_2_fu_2819_p2;
wire   [2:0] ap_reg_phiprechg_one_out_3_1_2_reg_1407pp0_it3;
reg   [2:0] ap_reg_phiprechg_one_out_3_1_2_reg_1407pp0_it4;
reg   [2:0] one_out_3_1_2_phi_fu_1410_p4;
wire   [2:0] mac_num_3_1_2_fu_2826_p2;
wire   [2:0] ap_reg_phiprechg_mac_num_2_1_2_reg_1417pp0_it3;
reg   [2:0] ap_reg_phiprechg_mac_num_2_1_2_reg_1417pp0_it4;
reg   [2:0] mac_num_2_1_2_phi_fu_1420_p4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it4;
wire   [2:0] one_out_2_2_fu_2848_p2;
wire   [2:0] ap_reg_phiprechg_one_out_3_2_reg_1436pp0_it3;
reg   [2:0] ap_reg_phiprechg_one_out_3_2_reg_1436pp0_it4;
reg   [2:0] one_out_3_2_phi_fu_1439_p4;
wire   [2:0] mac_num_3_2_fu_2855_p2;
wire   [2:0] ap_reg_phiprechg_mac_num_2_2_reg_1446pp0_it3;
reg   [2:0] ap_reg_phiprechg_mac_num_2_2_reg_1446pp0_it4;
reg   [2:0] mac_num_2_2_phi_fu_1449_p4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it4;
wire   [3:0] ap_reg_phiprechg_one_out_3_2_1_reg_1465pp0_it3;
reg   [3:0] ap_reg_phiprechg_one_out_3_2_1_reg_1465pp0_it4;
reg   [3:0] one_out_3_2_1_phi_fu_1468_p4;
wire   [3:0] ap_reg_phiprechg_mac_num_2_2_1_reg_1474pp0_it3;
reg   [3:0] ap_reg_phiprechg_mac_num_2_2_1_reg_1474pp0_it4;
reg   [3:0] mac_num_2_2_1_phi_fu_1477_p4;
wire   [0:0] ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it3;
reg   [0:0] ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it4;
wire   [3:0] one_out_2_2_2_fu_2941_p2;
wire   [3:0] ap_reg_phiprechg_one_out_3_2_2_reg_1492pp0_it3;
reg   [3:0] ap_reg_phiprechg_one_out_3_2_2_reg_1492pp0_it4;
reg   [3:0] one_out_3_2_2_phi_fu_1495_p4;
wire   [3:0] mac_num_3_2_2_fu_2948_p2;
wire   [3:0] ap_reg_phiprechg_mac_num_2_2_2_reg_1502pp0_it3;
reg   [3:0] ap_reg_phiprechg_mac_num_2_2_2_reg_1502pp0_it4;
reg   [3:0] mac_num_2_2_2_phi_fu_1505_p4;
wire   [63:0] tmp_42_fu_2118_p1;
wire   [63:0] tmp_60_0_1_fu_2130_p1;
wire   [63:0] tmp_60_0_2_fu_2153_p1;
wire   [63:0] tmp_60_1_fu_2176_p1;
wire   [63:0] newIndex8_fu_2182_p1;
wire   [63:0] newIndex10_fu_2218_p1;
wire   [63:0] tmp_60_1_1_fu_2235_p1;
wire   [63:0] tmp_60_1_2_fu_2246_p1;
wire   [63:0] newIndex2_fu_2293_p1;
wire   [63:0] newIndex4_fu_2305_p1;
wire   [63:0] tmp_60_2_fu_2375_p1;
wire   [63:0] tmp_60_2_1_fu_2386_p1;
wire   [63:0] newIndex12_fu_2488_p1;
wire   [63:0] newIndex14_fu_2500_p1;
wire   [63:0] tmp_60_2_2_fu_2541_p1;
wire   [63:0] newIndex16_fu_2632_p1;
wire   [63:0] newIndex18_fu_2644_p1;
wire   [63:0] newIndex19_fu_2792_p1;
reg    ap_sig_cseq_ST_st48_fsm_28;
reg    ap_sig_1293;
reg   [8:0] grp_fu_1512_p0;
reg   [8:0] grp_fu_1518_p0;
wire   [8:0] grp_fu_1518_p2;
reg   [8:0] grp_fu_1530_p0;
wire   [8:0] grp_fu_1530_p2;
wire   [4:0] tmp_53_fu_1550_p1;
wire   [6:0] n_cast_fu_1590_p1;
wire   [5:0] tmp_s_fu_1609_p0;
wire   [4:0] tmp_s_fu_1609_p1;
wire   [4:0] x_assign_2_fu_1633_p2;
wire   [8:0] tmp4_fu_1691_p2;
wire   [8:0] tmp5_fu_1700_p0;
wire   [4:0] tmp5_fu_1700_p1;
wire   [0:0] notrhs_i_fu_1711_p2;
wire   [0:0] tmp_5_i_fu_1717_p2;
wire   [0:0] tmp36_fu_1727_p2;
wire   [0:0] tmp35_fu_1722_p2;
wire   [0:0] notrhs_i3_fu_1738_p2;
wire   [0:0] tmp_5_i5_fu_1744_p2;
wire   [0:0] tmp38_fu_1754_p2;
wire   [0:0] tmp37_fu_1749_p2;
wire   [4:0] y_assign_2_fu_1705_p2;
wire   [0:0] notrhs_i1_fu_1765_p2;
wire   [0:0] tmp_5_i1_fu_1771_p2;
wire   [0:0] tmp40_fu_1781_p2;
wire   [0:0] tmp39_fu_1776_p2;
wire   [0:0] tmp42_fu_1797_p2;
wire   [0:0] tmp41_fu_1792_p2;
wire   [0:0] tmp44_fu_1813_p2;
wire   [0:0] tmp43_fu_1808_p2;
wire   [0:0] tmp46_fu_1829_p2;
wire   [0:0] tmp45_fu_1824_p2;
wire   [0:0] tmp49_fu_1845_p2;
wire   [0:0] tmp47_fu_1840_p2;
wire   [0:0] tmp51_fu_1861_p2;
wire   [0:0] tmp50_fu_1856_p2;
wire   [0:0] tmp54_fu_1877_p2;
wire   [0:0] tmp52_fu_1872_p2;
wire   [5:0] m_cast_fu_1892_p1;
wire   [8:0] grp_fu_1512_p2;
wire   [5:0] tmp7_fu_1921_p0;
wire   [8:0] tmp7_fu_1921_p1;
wire   [8:0] tmp6_1_fu_1926_p2;
wire   [5:0] tmp7_1_fu_1935_p0;
wire   [8:0] tmp7_1_fu_1935_p1;
wire   [12:0] grp_fu_1944_p0;
wire   [10:0] grp_fu_1944_p1;
wire   [5:0] tmp7_0_1_fu_1954_p0;
wire   [8:0] tmp7_0_1_fu_1954_p1;
wire   [12:0] tmp7_0_1_fu_1954_p2;
wire   [5:0] tmp7_0_2_fu_1968_p0;
wire   [8:0] tmp7_0_2_fu_1968_p1;
wire   [12:0] tmp7_0_2_fu_1968_p2;
wire   [12:0] grp_fu_1982_p0;
wire   [10:0] grp_fu_1982_p1;
wire   [10:0] grp_fu_1988_p1;
wire   [10:0] grp_fu_1993_p1;
wire   [5:0] tmp7_1_1_fu_2002_p0;
wire   [8:0] tmp7_1_1_fu_2002_p1;
wire   [12:0] tmp7_1_1_fu_2002_p2;
wire   [5:0] tmp7_1_2_fu_2016_p0;
wire   [8:0] tmp7_1_2_fu_2016_p1;
wire   [12:0] tmp7_1_2_fu_2016_p2;
wire   [10:0] grp_fu_2031_p1;
wire   [10:0] grp_fu_2036_p1;
wire   [5:0] tmp7_2_fu_2045_p0;
wire   [8:0] tmp7_2_fu_2045_p1;
wire   [5:0] tmp7_2_1_fu_2054_p0;
wire   [8:0] tmp7_2_1_fu_2054_p1;
wire   [12:0] grp_fu_2063_p0;
wire   [10:0] grp_fu_2063_p1;
wire   [12:0] grp_fu_2073_p0;
wire   [10:0] grp_fu_2073_p1;
wire   [5:0] tmp7_2_2_fu_2083_p0;
wire   [8:0] tmp7_2_2_fu_2083_p1;
wire   [12:0] tmp7_2_2_fu_2083_p2;
wire   [10:0] grp_fu_2093_p1;
wire   [11:0] p_shl_fu_2101_p3;
wire   [12:0] p_shl_cast_fu_2108_p1;
wire   [12:0] tmp_34_cast1_fu_2098_p1;
wire   [12:0] w_index_0_1_fu_2124_p2;
wire   [27:0] mul_fu_3107_p2;
wire   [12:0] w_index_0_2_fu_2148_p2;
wire   [27:0] mul8_fu_3086_p2;
wire   [12:0] w_index_1_fu_2159_p2;
wire   [12:0] grp_fu_1944_p2;
wire   [27:0] mul2_fu_3114_p2;
wire   [27:0] mul5_fu_3079_p2;
wire   [12:0] grp_fu_1982_p2;
wire   [12:0] w_index_1_1_fu_2230_p2;
wire   [12:0] w_index_1_2_fu_2241_p2;
wire  signed [12:0] arrayNo3_fu_2252_p1;
wire   [31:0] tmp_41_fu_2259_p9;
wire   [0:0] tmp_41_fu_2259_p10;
wire   [0:0] p_pn_in_in_fu_2281_p2;
wire   [12:0] grp_fu_1988_p2;
wire   [12:0] grp_fu_1993_p2;
wire  signed [12:0] arrayNo9_fu_2317_p1;
wire   [31:0] tmp_45_fu_2324_p9;
wire   [27:0] mul4_fu_3093_p2;
wire   [27:0] mul6_fu_3100_p2;
wire   [12:0] w_index_2_fu_2370_p2;
wire   [12:0] w_index_2_1_fu_2381_p2;
wire  signed [12:0] arrayNo5_fu_2400_p1;
wire   [31:0] tmp_43_fu_2407_p9;
wire   [0:0] tmp_43_fu_2407_p10;
wire   [0:0] p_pn_in_in_0_1_fu_2429_p2;
wire   [0:0] p_pn_in_0_1_fu_2435_p2;
wire   [1:0] p_pn_0_1_cast_fu_2441_p1;
wire  signed [12:0] arrayNo7_fu_2459_p1;
wire   [31:0] tmp_44_fu_2466_p9;
wire   [12:0] grp_fu_2031_p2;
wire   [12:0] grp_fu_2036_p2;
wire   [27:0] mul7_fu_3058_p2;
wire   [27:0] mul9_fu_3072_p2;
wire   [12:0] w_index_2_2_fu_2536_p2;
wire   [0:0] p_pn_in_in_0_2_fu_2547_p2;
wire   [0:0] p_pn_in_0_2_fu_2552_p2;
wire   [1:0] p_pn_0_2_cast_fu_2558_p1;
wire  signed [12:0] arrayNo2_fu_2574_p1;
wire   [31:0] tmp_46_fu_2581_p9;
wire  signed [12:0] arrayNo4_fu_2603_p1;
wire   [31:0] tmp_47_fu_2610_p9;
wire   [12:0] grp_fu_2063_p2;
wire   [12:0] grp_fu_2073_p2;
wire   [27:0] mul1_fu_3065_p2;
wire   [0:0] p_pn_in_in_1_fu_2678_p2;
wire   [0:0] p_pn_in_1_fu_2683_p2;
wire   [2:0] p_pn_1_cast_fu_2689_p1;
wire   [0:0] p_pn_in_in_1_1_fu_2707_p2;
wire   [0:0] p_pn_in_1_1_fu_2712_p2;
wire   [2:0] p_pn_1_1_cast_fu_2718_p1;
wire  signed [12:0] arrayNo6_fu_2734_p1;
wire   [31:0] tmp_48_fu_2741_p9;
wire  signed [12:0] arrayNo8_fu_2763_p1;
wire   [31:0] tmp_49_fu_2770_p9;
wire   [12:0] grp_fu_2093_p2;
wire   [0:0] p_pn_in_in_1_2_fu_2804_p2;
wire   [0:0] p_pn_in_1_2_fu_2809_p2;
wire   [2:0] p_pn_1_2_cast_fu_2815_p1;
wire   [0:0] p_pn_in_in_2_fu_2833_p2;
wire   [0:0] p_pn_in_2_fu_2838_p2;
wire   [2:0] p_pn_2_cast_fu_2844_p1;
wire   [0:0] p_pn_in_in_2_1_fu_2870_p2;
wire   [0:0] p_pn_in_2_1_fu_2875_p2;
wire   [3:0] p_pn_2_1_cast_fu_2881_p1;
wire  signed [12:0] arrayNo_fu_2897_p1;
wire   [31:0] tmp_50_fu_2904_p9;
wire   [0:0] p_pn_in_in_2_2_fu_2926_p2;
wire   [0:0] p_pn_in_2_2_fu_2931_p2;
wire   [3:0] p_pn_2_2_cast_fu_2937_p1;
wire   [4:0] tmp_38_fu_2959_p3;
wire   [31:0] mac_num_2_2_2_cast_fu_2955_p1;
wire   [31:0] tmp_38_cast_fu_2967_p1;
wire   [31:0] tmp_39_fu_2971_p2;
wire   [27:0] mul3_fu_3051_p2;
wire   [10:0] grp_fu_2995_p1;
wire   [12:0] grp_fu_2995_p2;
wire   [31:0] tmp_40_fu_3019_p9;
wire   [7:0] tmp_40_fu_3019_p10;
wire  signed [31:0] tmp_36_fu_3041_p1;
wire   [12:0] mul3_fu_3051_p0;
wire   [14:0] mul3_fu_3051_p1;
wire   [12:0] mul7_fu_3058_p0;
wire   [14:0] mul7_fu_3058_p1;
wire   [12:0] mul1_fu_3065_p0;
wire   [14:0] mul1_fu_3065_p1;
wire   [12:0] mul9_fu_3072_p0;
wire   [14:0] mul9_fu_3072_p1;
wire   [12:0] mul5_fu_3079_p0;
wire   [14:0] mul5_fu_3079_p1;
wire   [12:0] mul8_fu_3086_p0;
wire   [14:0] mul8_fu_3086_p1;
wire   [12:0] mul4_fu_3093_p0;
wire   [14:0] mul4_fu_3093_p1;
wire   [12:0] mul6_fu_3100_p0;
wire   [14:0] mul6_fu_3100_p1;
wire   [12:0] mul_fu_3107_p0;
wire   [14:0] mul_fu_3107_p1;
wire   [12:0] mul2_fu_3114_p0;
wire   [14:0] mul2_fu_3114_p1;
reg   [29:0] ap_NS_fsm;
wire   [27:0] mul1_fu_3065_p00;
wire   [27:0] mul2_fu_3114_p00;
wire   [27:0] mul3_fu_3051_p00;
wire   [27:0] mul4_fu_3093_p00;
wire   [27:0] mul5_fu_3079_p00;
wire   [27:0] mul6_fu_3100_p00;
wire   [27:0] mul7_fu_3058_p00;
wire   [27:0] mul8_fu_3086_p00;
wire   [27:0] mul9_fu_3072_p00;
wire   [27:0] mul_fu_3107_p00;
wire   [12:0] tmp5_fu_1700_p00;
wire   [12:0] tmp7_0_1_fu_1954_p10;
wire   [12:0] tmp7_0_2_fu_1968_p10;
wire   [12:0] tmp7_1_1_fu_2002_p10;
wire   [12:0] tmp7_1_2_fu_2016_p10;
wire   [12:0] tmp7_1_fu_1935_p10;
wire   [12:0] tmp7_2_1_fu_2054_p10;
wire   [12:0] tmp7_2_2_fu_2083_p10;
wire   [12:0] tmp7_2_fu_2045_p10;
wire   [12:0] tmp7_fu_1921_p10;
wire   [8:0] tmp_s_fu_1609_p00;
reg    ap_sig_711;
reg    ap_sig_1126;
reg    ap_sig_884;
reg    ap_sig_818;
reg    ap_sig_822;
reg    ap_sig_826;
reg    ap_sig_830;
reg    ap_sig_2422;
reg    ap_sig_2424;
reg    ap_sig_1008;

// power-on initialization
initial begin
#0 ap_CS_fsm = 30'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
end

dut_conv_w_conv1 #(
    .DataWidth( 1 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
w_conv1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_conv1_address0),
    .ce0(w_conv1_ce0),
    .q0(w_conv1_q0),
    .address1(w_conv1_address1),
    .ce1(w_conv1_ce1),
    .q1(w_conv1_q1)
);

dut_conv_w_conv2 #(
    .DataWidth( 1 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
w_conv2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_conv2_address0),
    .ce0(w_conv2_ce0),
    .q0(w_conv2_q0),
    .address1(w_conv2_address1),
    .ce1(w_conv2_ce1),
    .q1(w_conv2_q1)
);

dut_urem_13ns_11ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_11ns_13_17_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1944_p0),
    .din1(grp_fu_1944_p1),
    .ce(1'b1),
    .dout(grp_fu_1944_p2)
);

dut_urem_13ns_11ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_11ns_13_17_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1982_p0),
    .din1(grp_fu_1982_p1),
    .ce(1'b1),
    .dout(grp_fu_1982_p2)
);

dut_urem_13ns_11ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_11ns_13_17_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_0_1_reg_3373),
    .din1(grp_fu_1988_p1),
    .ce(1'b1),
    .dout(grp_fu_1988_p2)
);

dut_urem_13ns_11ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_11ns_13_17_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_0_2_reg_3379),
    .din1(grp_fu_1993_p1),
    .ce(1'b1),
    .dout(grp_fu_1993_p2)
);

dut_urem_13ns_11ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_11ns_13_17_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_1_1_reg_3391),
    .din1(grp_fu_2031_p1),
    .ce(1'b1),
    .dout(grp_fu_2031_p2)
);

dut_urem_13ns_11ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_11ns_13_17_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_1_2_reg_3397),
    .din1(grp_fu_2036_p1),
    .ce(1'b1),
    .dout(grp_fu_2036_p2)
);

dut_urem_13ns_11ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_11ns_13_17_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2063_p0),
    .din1(grp_fu_2063_p1),
    .ce(1'b1),
    .dout(grp_fu_2063_p2)
);

dut_urem_13ns_11ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_11ns_13_17_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2073_p0),
    .din1(grp_fu_2073_p1),
    .ce(1'b1),
    .dout(grp_fu_2073_p2)
);

dut_urem_13ns_11ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_11ns_13_17_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_2_2_reg_3430),
    .din1(grp_fu_2093_p1),
    .ce(1'b1),
    .dout(grp_fu_2093_p2)
);

dut_mux_8to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_8to1_sel32_1_1_U33(
    .din1(input_0_q1),
    .din2(input_1_q1),
    .din3(input_2_q1),
    .din4(input_3_q1),
    .din5(input_4_q1),
    .din6(input_5_q1),
    .din7(input_6_q1),
    .din8(input_7_q1),
    .din9(tmp_41_fu_2259_p9),
    .dout(tmp_41_fu_2259_p10)
);

dut_mux_8to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_8to1_sel32_1_1_U34(
    .din1(input_0_q0),
    .din2(input_1_q0),
    .din3(input_2_q0),
    .din4(input_3_q0),
    .din5(input_4_q0),
    .din6(input_5_q0),
    .din7(input_6_q0),
    .din8(input_7_q0),
    .din9(tmp_45_fu_2324_p9),
    .dout(tmp_45_fu_2324_p10)
);

dut_mux_8to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_8to1_sel32_1_1_U35(
    .din1(input_0_q1),
    .din2(input_1_q1),
    .din3(input_2_q1),
    .din4(input_3_q1),
    .din5(input_4_q1),
    .din6(input_5_q1),
    .din7(input_6_q1),
    .din8(input_7_q1),
    .din9(tmp_43_fu_2407_p9),
    .dout(tmp_43_fu_2407_p10)
);

dut_mux_8to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_8to1_sel32_1_1_U36(
    .din1(input_0_q0),
    .din2(input_1_q0),
    .din3(input_2_q0),
    .din4(input_3_q0),
    .din5(input_4_q0),
    .din6(input_5_q0),
    .din7(input_6_q0),
    .din8(input_7_q0),
    .din9(tmp_44_fu_2466_p9),
    .dout(tmp_44_fu_2466_p10)
);

dut_mux_8to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_8to1_sel32_1_1_U37(
    .din1(input_0_q1),
    .din2(input_1_q1),
    .din3(input_2_q1),
    .din4(input_3_q1),
    .din5(input_4_q1),
    .din6(input_5_q1),
    .din7(input_6_q1),
    .din8(input_7_q1),
    .din9(tmp_46_fu_2581_p9),
    .dout(tmp_46_fu_2581_p10)
);

dut_mux_8to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_8to1_sel32_1_1_U38(
    .din1(input_0_q0),
    .din2(input_1_q0),
    .din3(input_2_q0),
    .din4(input_3_q0),
    .din5(input_4_q0),
    .din6(input_5_q0),
    .din7(input_6_q0),
    .din8(input_7_q0),
    .din9(tmp_47_fu_2610_p9),
    .dout(tmp_47_fu_2610_p10)
);

dut_mux_8to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_8to1_sel32_1_1_U39(
    .din1(input_0_q0),
    .din2(input_1_q0),
    .din3(input_2_q0),
    .din4(input_3_q0),
    .din5(input_4_q0),
    .din6(input_5_q0),
    .din7(input_6_q0),
    .din8(input_7_q0),
    .din9(tmp_48_fu_2741_p9),
    .dout(tmp_48_fu_2741_p10)
);

dut_mux_8to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_8to1_sel32_1_1_U40(
    .din1(input_0_q1),
    .din2(input_1_q1),
    .din3(input_2_q1),
    .din4(input_3_q1),
    .din5(input_4_q1),
    .din6(input_5_q1),
    .din7(input_6_q1),
    .din8(input_7_q1),
    .din9(tmp_49_fu_2770_p9),
    .dout(tmp_49_fu_2770_p10)
);

dut_mux_8to1_sel32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_mux_8to1_sel32_1_1_U41(
    .din1(input_0_q0),
    .din2(input_1_q0),
    .din3(input_2_q0),
    .din4(input_3_q0),
    .din5(input_4_q0),
    .din6(input_5_q0),
    .din7(input_6_q0),
    .din8(input_7_q0),
    .din9(tmp_50_fu_2904_p9),
    .dout(tmp_50_fu_2904_p10)
);

dut_urem_13ns_11ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_11ns_13_17_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(o_index_reg_3331),
    .din1(grp_fu_2995_p1),
    .ce(1'b1),
    .dout(grp_fu_2995_p2)
);

dut_mux_8to1_sel32_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 32 ),
    .dout_WIDTH( 8 ))
dut_mux_8to1_sel32_8_1_U43(
    .din1(threshold_0_V_q0),
    .din2(threshold_1_V_q0),
    .din3(threshold_2_V_q0),
    .din4(threshold_3_V_q0),
    .din5(threshold_4_V_q0),
    .din6(threshold_5_V_q0),
    .din7(threshold_6_V_q0),
    .din8(threshold_7_V_q0),
    .din9(tmp_40_fu_3019_p9),
    .dout(tmp_40_fu_3019_p10)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U44(
    .din0(mul3_fu_3051_p0),
    .din1(mul3_fu_3051_p1),
    .dout(mul3_fu_3051_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U45(
    .din0(mul7_fu_3058_p0),
    .din1(mul7_fu_3058_p1),
    .dout(mul7_fu_3058_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U46(
    .din0(mul1_fu_3065_p0),
    .din1(mul1_fu_3065_p1),
    .dout(mul1_fu_3065_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U47(
    .din0(mul9_fu_3072_p0),
    .din1(mul9_fu_3072_p1),
    .dout(mul9_fu_3072_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U48(
    .din0(mul5_fu_3079_p0),
    .din1(mul5_fu_3079_p1),
    .dout(mul5_fu_3079_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U49(
    .din0(mul8_fu_3086_p0),
    .din1(mul8_fu_3086_p1),
    .dout(mul8_fu_3086_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U50(
    .din0(mul4_fu_3093_p0),
    .din1(mul4_fu_3093_p1),
    .dout(mul4_fu_3093_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U51(
    .din0(mul6_fu_3100_p0),
    .din1(mul6_fu_3100_p1),
    .dout(mul6_fu_3100_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U52(
    .din0(mul_fu_3107_p0),
    .din1(mul_fu_3107_p1),
    .dout(mul_fu_3107_p2)
);

dut_mul_mul_13ns_15ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_13ns_15ns_28_1_U53(
    .din0(mul2_fu_3114_p0),
    .din1(mul2_fu_3114_p1),
    .dout(mul2_fu_3114_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (tmp_31_fu_1896_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if ((~(1'b0 == tmp_31_reg_3337) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | ((1'b0 == tmp_31_reg_3337) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            ap_reg_ppiten_pp0_it4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_884) begin
        if (ap_sig_1126) begin
            ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it4 <= mac_num_2_cast_fu_2396_p1;
        end else if (ap_sig_711) begin
            ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it4 <= mac_num_3_0_1_fu_2451_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it4 <= ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == sel_tmp1_i1_reg_3303) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it4 <= ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it4;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i1_reg_3303) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it4 <= mac_num_3_0_2_fu_2568_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it4 <= ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & (1'b0 == sel_tmp1_i3_reg_3311) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4))) begin
        ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it4 <= mac_num_2_1_phi_fu_1362_p4;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i3_reg_3311) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4))) begin
        ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it4 <= mac_num_3_1_1_fu_2728_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it4 <= ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & (1'b0 == sel_tmp1_i6_reg_3323) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4))) begin
        ap_reg_phiprechg_mac_num_2_2_1_reg_1474pp0_it4 <= mac_num_2_2_cast_fu_2866_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_mac_num_2_2_1_reg_1474pp0_it4 <= ap_reg_phiprechg_mac_num_2_2_1_reg_1474pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == sel_tmp1_i_reg_3295) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_mac_num_2_reg_1269pp0_it3 <= 1'b1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_mac_num_2_reg_1269pp0_it3 <= ap_reg_phiprechg_mac_num_2_reg_1269pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_884) begin
        if (ap_sig_1126) begin
            ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it4 <= one_out_3_cast_fu_2392_p1;
        end else if (ap_sig_711) begin
            ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it4 <= one_out_2_0_1_fu_2445_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it4 <= ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == sel_tmp1_i1_reg_3303) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it4 <= ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it4;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i1_reg_3303) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it4 <= one_out_2_0_2_fu_2562_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it4 <= ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & (1'b0 == sel_tmp1_i3_reg_3311) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4))) begin
        ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it4 <= one_out_3_1_phi_fu_1352_p4;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i3_reg_3311) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4))) begin
        ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it4 <= one_out_2_1_1_fu_2722_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it4 <= ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & (1'b0 == sel_tmp1_i6_reg_3323) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4))) begin
        ap_reg_phiprechg_one_out_3_2_1_reg_1465pp0_it4 <= one_out_3_2_cast_fu_2862_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_one_out_3_2_1_reg_1465pp0_it4 <= ap_reg_phiprechg_one_out_3_2_1_reg_1465pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == sel_tmp1_i_reg_3295) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_one_out_3_reg_1258pp0_it3 <= p_pn_in_fu_2287_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_one_out_3_reg_1258pp0_it3 <= ap_reg_phiprechg_one_out_3_reg_1258pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i8_reg_3299) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it3 <= w_conv2_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i8_reg_3299) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & (1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it3 <= w_conv1_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it3 <= ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i1_reg_3303) & ~(1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it3 <= w_conv2_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i1_reg_3303) & (1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it3 <= w_conv1_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it3 <= ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i2_reg_3307) & ~(1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it3 <= w_conv2_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i2_reg_3307) & (1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it3 <= w_conv1_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it3 <= ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i3_reg_3311) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it3 <= w_conv2_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i3_reg_3311) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & (1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it3 <= w_conv1_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it3 <= ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i4_reg_3315) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it3 <= w_conv2_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == sel_tmp1_i4_reg_3315) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & (1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it3 <= w_conv1_q1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it3 <= ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_884) begin
        if (ap_sig_822) begin
            ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it4 <= w_conv2_q0;
        end else if (ap_sig_818) begin
            ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it4 <= w_conv1_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it4 <= ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_884) begin
        if (ap_sig_830) begin
            ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it4 <= w_conv2_q1;
        end else if (ap_sig_826) begin
            ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it4 <= w_conv1_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it4 <= ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i7_reg_3327) & ~(1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it4 <= w_conv2_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i7_reg_3327) & (1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it4 <= w_conv1_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it4 <= ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i_reg_3295) & ~(1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it3 <= w_conv2_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i_reg_3295) & (1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it3 <= w_conv1_q0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it3 <= ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_31_reg_3337))) begin
        m_reg_1215 <= m_4_reg_3341;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        m_reg_1215 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == exitcond_fu_1614_p2))) begin
        n_reg_1170 <= n_2_reg_3187;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        n_reg_1170 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_31_reg_3337))) begin
        phi_mul1_reg_1238 <= next_mul1_reg_3346;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        phi_mul1_reg_1238 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_31_reg_3337))) begin
        phi_mul_reg_1226 <= next_mul_reg_3403;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        phi_mul_reg_1226 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4))) begin
        sum_reg_1203 <= sum_1_fu_2977_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        sum_reg_1203 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond3_fu_1676_p2))) begin
        x_assign_reg_1181 <= x_reg_3205;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_28_fu_1594_p2))) begin
        x_assign_reg_1181 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st49_fsm_29)) begin
        y_assign_reg_1192 <= y_reg_3277;
    end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond_fu_1614_p2))) begin
        y_assign_reg_1192 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        I_cast5_reg_3151[5 : 0] <= I_cast5_fu_1572_p1[5 : 0];
        I_cast7_reg_3171[5 : 0] <= I_cast7_fu_1586_p1[5 : 0];
        N_cast_reg_3156[6 : 0] <= N_cast_fu_1576_p1[6 : 0];
        O_cast105_cast_reg_3141[4 : 0] <= O_cast105_cast_fu_1564_p1[4 : 0];
        O_cast106_cast_reg_3136[4 : 0] <= O_cast106_cast_fu_1560_p1[4 : 0];
        O_reg_3130 <= O_fu_1554_p2;
        tmp_54_reg_3146 <= tmp_54_fu_1568_p1;
        tmp_i_reg_3161 <= tmp_i_fu_1580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        ap_reg_phiprechg_mac_num_2_1_2_reg_1417pp0_it4 <= ap_reg_phiprechg_mac_num_2_1_2_reg_1417pp0_it3;
        ap_reg_phiprechg_mac_num_2_1_reg_1359pp0_it4 <= ap_reg_phiprechg_mac_num_2_1_reg_1359pp0_it3;
        ap_reg_phiprechg_mac_num_2_2_2_reg_1502pp0_it4 <= ap_reg_phiprechg_mac_num_2_2_2_reg_1502pp0_it3;
        ap_reg_phiprechg_mac_num_2_2_reg_1446pp0_it4 <= ap_reg_phiprechg_mac_num_2_2_reg_1446pp0_it3;
        ap_reg_phiprechg_one_out_3_1_2_reg_1407pp0_it4 <= ap_reg_phiprechg_one_out_3_1_2_reg_1407pp0_it3;
        ap_reg_phiprechg_one_out_3_1_reg_1349pp0_it4 <= ap_reg_phiprechg_one_out_3_1_reg_1349pp0_it3;
        ap_reg_phiprechg_one_out_3_2_2_reg_1492pp0_it4 <= ap_reg_phiprechg_one_out_3_2_2_reg_1492pp0_it3;
        ap_reg_phiprechg_one_out_3_2_reg_1436pp0_it4 <= ap_reg_phiprechg_one_out_3_2_reg_1436pp0_it3;
        ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it4 <= ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it3;
        ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it4 <= ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it3;
        ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it4 <= ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it3;
        ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it4 <= ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) begin
        ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter1 <= i_index_0_1_reg_3373;
        ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter2 <= ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter1;
        ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter3 <= ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter2;
        ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter1 <= i_index_0_2_reg_3379;
        ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter2 <= ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter1;
        ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter3 <= ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter2;
        ap_reg_ppstg_i_index_1_reg_3385_pp0_iter1 <= i_index_1_reg_3385;
        ap_reg_ppstg_i_index_1_reg_3385_pp0_iter2 <= ap_reg_ppstg_i_index_1_reg_3385_pp0_iter1;
        ap_reg_ppstg_i_index_reg_3367_pp0_iter1 <= i_index_reg_3367;
        ap_reg_ppstg_i_index_reg_3367_pp0_iter2 <= ap_reg_ppstg_i_index_reg_3367_pp0_iter1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) begin
        ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter1 <= i_index_1_1_reg_3391;
        ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter2 <= ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter1;
        ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter3 <= ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter2;
        ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter1 <= i_index_1_2_reg_3397;
        ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter2 <= ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter1;
        ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter3 <= ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
        ap_reg_ppstg_i_index_2_1_reg_3424_pp0_iter1 <= i_index_2_1_reg_3424;
        ap_reg_ppstg_i_index_2_1_reg_3424_pp0_iter2 <= ap_reg_ppstg_i_index_2_1_reg_3424_pp0_iter1;
        ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter1 <= i_index_2_2_reg_3430;
        ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter2 <= ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter1;
        ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter3 <= ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter2;
        ap_reg_ppstg_i_index_2_reg_3418_pp0_iter1 <= i_index_2_reg_3418;
        ap_reg_ppstg_i_index_2_reg_3418_pp0_iter2 <= ap_reg_ppstg_i_index_2_reg_3418_pp0_iter1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
        ap_reg_ppstg_tmp_31_reg_3337_pp0_iter1 <= tmp_31_reg_3337;
        ap_reg_ppstg_tmp_31_reg_3337_pp0_iter2 <= ap_reg_ppstg_tmp_31_reg_3337_pp0_iter1;
        ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3 <= ap_reg_ppstg_tmp_31_reg_3337_pp0_iter2;
        ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4 <= ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3;
        ap_reg_ppstg_tmp_34_reg_3351_pp0_iter1 <= tmp_34_reg_3351;
        ap_reg_ppstg_tmp_34_reg_3351_pp0_iter2 <= ap_reg_ppstg_tmp_34_reg_3351_pp0_iter1;
        tmp_31_reg_3337 <= tmp_31_fu_1896_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st47_fsm_27)) begin
        arrayNo1_reg_4194 <= arrayNo1_fu_3012_p1;
        output_0_addr_reg_4210 <= newIndex6_reg_4142;
        output_1_addr_reg_4215 <= newIndex6_reg_4142;
        output_2_addr_reg_4220 <= newIndex6_reg_4142;
        output_3_addr_reg_4225 <= newIndex6_reg_4142;
        output_4_addr_reg_4230 <= newIndex6_reg_4142;
        output_5_addr_reg_4235 <= newIndex6_reg_4142;
        output_6_addr_reg_4240 <= newIndex6_reg_4142;
        output_7_addr_reg_4245 <= newIndex6_reg_4142;
        tmp_37_reg_4198 <= tmp_37_fu_3045_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i8_reg_3299) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_31_reg_3337))) begin
        i_index_0_1_reg_3373 <= i_index_0_1_fu_1959_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_31_reg_3337) & ~(1'b0 == sel_tmp1_i1_reg_3303))) begin
        i_index_0_2_reg_3379 <= i_index_0_2_fu_1973_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_31_reg_3337) & ~(1'b0 == sel_tmp1_i3_reg_3311) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        i_index_1_1_reg_3391 <= i_index_1_1_fu_2007_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_31_reg_3337) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i4_reg_3315))) begin
        i_index_1_2_reg_3397 <= i_index_1_2_fu_2021_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_31_reg_3337) & ~(1'b0 == sel_tmp1_i2_reg_3307))) begin
        i_index_1_reg_3385 <= i_index_1_fu_1978_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_31_reg_3337) & ~(1'b0 == sel_tmp1_i6_reg_3323) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        i_index_2_1_reg_3424 <= i_index_2_1_fu_2069_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_31_reg_3337) & ~(1'b0 == sel_tmp1_i7_reg_3327) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        i_index_2_2_reg_3430 <= i_index_2_2_fu_2088_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_31_reg_3337) & ~(1'b0 == sel_tmp1_i5_reg_3319) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        i_index_2_reg_3418 <= i_index_2_fu_2059_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_31_reg_3337) & ~(1'b0 == sel_tmp1_i_reg_3295))) begin
        i_index_reg_3367 <= i_index_fu_1940_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        m_4_reg_3341 <= m_4_fu_1901_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i6_reg_3323) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4))) begin
        mac_num_3_2_1_reg_4122 <= mac_num_3_2_1_fu_2891_p2;
        one_out_2_2_1_reg_4117 <= one_out_2_2_1_fu_2885_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        n_2_reg_3187 <= n_2_fu_1599_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_28_fu_1594_p2))) begin
        n_cast1_reg_3192[5 : 0] <= n_cast1_fu_1605_p1[5 : 0];
        tmp_s_reg_3197 <= tmp_s_fu_1609_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        newIndex6_reg_4142[12 : 0] <= newIndex6_fu_3000_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(tmp_31_fu_1896_p2 == 1'b0))) begin
        next_mul1_reg_3346 <= next_mul1_fu_1907_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_31_reg_3337) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        next_mul_reg_3403 <= next_mul_fu_2026_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond_fu_1614_p2))) begin
        notlhs_i3_reg_3246 <= notlhs_i3_fu_1654_p2;
        notlhs_i6_reg_3260 <= notlhs_i6_fu_1665_p2;
        notlhs_i_reg_3232 <= notlhs_i_fu_1643_p2;
        sel_tmp_i2_reg_3253 <= sel_tmp_i2_fu_1659_p2;
        sel_tmp_i5_reg_3267 <= sel_tmp_i5_fu_1670_p2;
        sel_tmp_i_reg_3239 <= sel_tmp_i_fu_1648_p2;
        tmp_51_1_cast1_reg_3218[4 : 0] <= tmp_51_1_cast1_fu_1629_p1[4 : 0];
        tmp_51_2_cast1_reg_3225[4 : 0] <= tmp_51_2_cast1_fu_1639_p1[4 : 0];
        x_cast_reg_3210[4 : 0] <= x_cast_fu_1625_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        o_index_reg_3331 <= o_index_fu_1888_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(tmp_31_fu_1896_p2 == 1'b0) & ~(1'b0 == sel_tmp1_i8_reg_3299)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_31_reg_3337) & ~(1'b0 == sel_tmp1_i3_reg_3311)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_31_reg_3337) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i6_reg_3323)))) begin
        reg_1542 <= grp_fu_1525_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(tmp_31_fu_1896_p2 == 1'b0) & ~(1'b0 == sel_tmp1_i1_reg_3303)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == tmp_31_reg_3337) & ~(1'b0 == sel_tmp1_i4_reg_3315)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_31_reg_3337) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == sel_tmp1_i7_reg_3327)))) begin
        reg_1546 <= grp_fu_1537_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond3_fu_1676_p2))) begin
        sel_tmp1_i1_reg_3303 <= sel_tmp1_i1_fu_1786_p2;
        sel_tmp1_i2_reg_3307 <= sel_tmp1_i2_fu_1802_p2;
        sel_tmp1_i3_reg_3311 <= sel_tmp1_i3_fu_1818_p2;
        sel_tmp1_i4_reg_3315 <= sel_tmp1_i4_fu_1834_p2;
        sel_tmp1_i5_reg_3319 <= sel_tmp1_i5_fu_1850_p2;
        sel_tmp1_i6_reg_3323 <= sel_tmp1_i6_fu_1866_p2;
        sel_tmp1_i7_reg_3327 <= sel_tmp1_i7_fu_1882_p2;
        sel_tmp1_i8_reg_3299 <= sel_tmp1_i8_fu_1759_p2;
        sel_tmp1_i_reg_3295 <= sel_tmp1_i_fu_1732_p2;
        tmp5_reg_3290 <= tmp5_fu_1700_p2;
        y_cast_reg_3282[4 : 0] <= y_cast_fu_1687_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(tmp_31_fu_1896_p2 == 1'b0) & ~(1'b0 == sel_tmp1_i2_reg_3307))) begin
        tmp7_1_reg_3362 <= tmp7_1_fu_1935_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_31_reg_3337) & ~(1'b0 == sel_tmp1_i6_reg_3323) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        tmp7_2_1_reg_3413 <= tmp7_2_1_fu_2054_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_31_reg_3337) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == sel_tmp1_i5_reg_3319))) begin
        tmp7_2_reg_3408 <= tmp7_2_fu_2045_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(tmp_31_fu_1896_p2 == 1'b0) & ~(1'b0 == sel_tmp1_i_reg_3295))) begin
        tmp7_reg_3357 <= tmp7_fu_1921_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(tmp_31_fu_1896_p2 == 1'b0))) begin
        tmp_34_reg_3351 <= tmp_34_fu_1912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter2))) begin
        tmp_35_reg_3436 <= tmp_35_fu_2112_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i1_reg_3303) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        tmp_44_reg_3807 <= tmp_44_fu_2466_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == sel_tmp1_i2_reg_3307) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        tmp_45_reg_3732 <= tmp_45_fu_2324_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(1'b0 == sel_tmp1_i3_reg_3311) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        tmp_46_reg_3942 <= tmp_46_fu_2581_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(1'b0 == sel_tmp1_i4_reg_3315) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        tmp_47_reg_3947 <= tmp_47_fu_2610_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i5_reg_3319) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4))) begin
        tmp_48_reg_4057 <= tmp_48_fu_2741_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i6_reg_3323) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4))) begin
        tmp_49_reg_4062 <= tmp_49_fu_2770_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i7_reg_3327) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4))) begin
        tmp_50_reg_4127 <= tmp_50_fu_2904_p10;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st30_fsm_10)) begin
        tmp_55_reg_4137 <= {{mul3_fu_3051_p2[ap_const_lv32_1B : ap_const_lv32_17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i_reg_3295) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        tmp_56_reg_3467 <= {{mul_fu_3107_p2[ap_const_lv32_1B : ap_const_lv32_17]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i8_reg_3299) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        tmp_57_reg_3557 <= {{mul2_fu_3114_p2[ap_const_lv32_1B : ap_const_lv32_17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == sel_tmp1_i1_reg_3303) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        tmp_58_reg_3562 <= {{mul5_fu_3079_p2[ap_const_lv32_1B : ap_const_lv32_17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == sel_tmp1_i2_reg_3307) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        tmp_59_reg_3502 <= {{mul8_fu_3086_p2[ap_const_lv32_1B : ap_const_lv32_17]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i3_reg_3311) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        tmp_60_reg_3737 <= {{mul4_fu_3093_p2[ap_const_lv32_1B : ap_const_lv32_17]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i4_reg_3315) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        tmp_61_reg_3752 <= {{mul6_fu_3100_p2[ap_const_lv32_1B : ap_const_lv32_17]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i5_reg_3319) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        tmp_62_reg_3892 <= {{mul7_fu_3058_p2[ap_const_lv32_1B : ap_const_lv32_17]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == sel_tmp1_i6_reg_3323) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        tmp_63_reg_3907 <= {{mul9_fu_3072_p2[ap_const_lv32_1B : ap_const_lv32_17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(1'b0 == sel_tmp1_i7_reg_3327) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3))) begin
        tmp_64_reg_4032 <= {{mul1_fu_3065_p2[ap_const_lv32_1B : ap_const_lv32_17]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        x_reg_3205 <= x_fu_1619_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        y_reg_3277 <= y_fu_1681_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_28_fu_1594_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_28_fu_1594_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_323) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_350) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_367) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_394) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_603) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_47) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_433) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1015) begin
        ap_sig_cseq_ST_st30_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_450) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1024) begin
        ap_sig_cseq_ST_st46_fsm_26 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st46_fsm_26 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1049) begin
        ap_sig_cseq_ST_st47_fsm_27 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_27 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1293) begin
        ap_sig_cseq_ST_st48_fsm_28 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st48_fsm_28 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1090) begin
        ap_sig_cseq_ST_st49_fsm_29 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st49_fsm_29 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_480) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_508) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) begin
            grp_fu_1512_p0 = phi_mul_reg_1226;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            grp_fu_1512_p0 = phi_mul_phi_fu_1230_p4;
        end else begin
            grp_fu_1512_p0 = 'bx;
        end
    end else begin
        grp_fu_1512_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)))) begin
        grp_fu_1518_p0 = phi_mul_reg_1226;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        grp_fu_1518_p0 = phi_mul_phi_fu_1230_p4;
    end else begin
        grp_fu_1518_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)))) begin
        grp_fu_1530_p0 = phi_mul_reg_1226;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        grp_fu_1530_p0 = phi_mul_phi_fu_1230_p4;
    end else begin
        grp_fu_1530_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_0_address0 = newIndex19_fu_2792_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_0_address0 = newIndex16_fu_2632_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_0_address0 = newIndex14_fu_2500_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_0_address0 = newIndex4_fu_2305_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_0_address0 = newIndex10_fu_2218_p1;
    end else begin
        input_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_0_address1 = newIndex18_fu_2644_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_0_address1 = newIndex12_fu_2488_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_0_address1 = newIndex2_fu_2293_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_0_address1 = newIndex8_fu_2182_p1;
    end else begin
        input_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_0_ce0 = 1'b1;
    end else begin
        input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_0_ce1 = 1'b1;
    end else begin
        input_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_1_address0 = newIndex19_fu_2792_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_1_address0 = newIndex16_fu_2632_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_1_address0 = newIndex14_fu_2500_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_1_address0 = newIndex4_fu_2305_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_1_address0 = newIndex10_fu_2218_p1;
    end else begin
        input_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_1_address1 = newIndex18_fu_2644_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_1_address1 = newIndex12_fu_2488_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_1_address1 = newIndex2_fu_2293_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_1_address1 = newIndex8_fu_2182_p1;
    end else begin
        input_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_1_ce0 = 1'b1;
    end else begin
        input_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_1_ce1 = 1'b1;
    end else begin
        input_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_2_address0 = newIndex19_fu_2792_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_2_address0 = newIndex16_fu_2632_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_2_address0 = newIndex14_fu_2500_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_2_address0 = newIndex4_fu_2305_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_2_address0 = newIndex10_fu_2218_p1;
    end else begin
        input_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_2_address1 = newIndex18_fu_2644_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_2_address1 = newIndex12_fu_2488_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_2_address1 = newIndex2_fu_2293_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_2_address1 = newIndex8_fu_2182_p1;
    end else begin
        input_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_2_ce0 = 1'b1;
    end else begin
        input_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_2_ce1 = 1'b1;
    end else begin
        input_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_3_address0 = newIndex19_fu_2792_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_3_address0 = newIndex16_fu_2632_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_3_address0 = newIndex14_fu_2500_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_3_address0 = newIndex4_fu_2305_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_3_address0 = newIndex10_fu_2218_p1;
    end else begin
        input_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_3_address1 = newIndex18_fu_2644_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_3_address1 = newIndex12_fu_2488_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_3_address1 = newIndex2_fu_2293_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_3_address1 = newIndex8_fu_2182_p1;
    end else begin
        input_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_3_ce0 = 1'b1;
    end else begin
        input_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_3_ce1 = 1'b1;
    end else begin
        input_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_4_address0 = newIndex19_fu_2792_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_4_address0 = newIndex16_fu_2632_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_4_address0 = newIndex14_fu_2500_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_4_address0 = newIndex4_fu_2305_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_4_address0 = newIndex10_fu_2218_p1;
    end else begin
        input_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_4_address1 = newIndex18_fu_2644_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_4_address1 = newIndex12_fu_2488_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_4_address1 = newIndex2_fu_2293_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_4_address1 = newIndex8_fu_2182_p1;
    end else begin
        input_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_4_ce0 = 1'b1;
    end else begin
        input_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_4_ce1 = 1'b1;
    end else begin
        input_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_5_address0 = newIndex19_fu_2792_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_5_address0 = newIndex16_fu_2632_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_5_address0 = newIndex14_fu_2500_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_5_address0 = newIndex4_fu_2305_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_5_address0 = newIndex10_fu_2218_p1;
    end else begin
        input_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_5_address1 = newIndex18_fu_2644_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_5_address1 = newIndex12_fu_2488_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_5_address1 = newIndex2_fu_2293_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_5_address1 = newIndex8_fu_2182_p1;
    end else begin
        input_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_5_ce0 = 1'b1;
    end else begin
        input_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_5_ce1 = 1'b1;
    end else begin
        input_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_6_address0 = newIndex19_fu_2792_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_6_address0 = newIndex16_fu_2632_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_6_address0 = newIndex14_fu_2500_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_6_address0 = newIndex4_fu_2305_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_6_address0 = newIndex10_fu_2218_p1;
    end else begin
        input_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_6_address1 = newIndex18_fu_2644_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_6_address1 = newIndex12_fu_2488_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_6_address1 = newIndex2_fu_2293_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_6_address1 = newIndex8_fu_2182_p1;
    end else begin
        input_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_6_ce0 = 1'b1;
    end else begin
        input_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_6_ce1 = 1'b1;
    end else begin
        input_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6))) begin
        input_7_address0 = newIndex19_fu_2792_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_7_address0 = newIndex16_fu_2632_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_7_address0 = newIndex14_fu_2500_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_7_address0 = newIndex4_fu_2305_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_7_address0 = newIndex10_fu_2218_p1;
    end else begin
        input_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4))) begin
        input_7_address1 = newIndex18_fu_2644_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9))) begin
        input_7_address1 = newIndex12_fu_2488_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8))) begin
        input_7_address1 = newIndex2_fu_2293_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7))) begin
        input_7_address1 = newIndex8_fu_2182_p1;
    end else begin
        input_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)))) begin
        input_7_ce0 = 1'b1;
    end else begin
        input_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it4)))) begin
        input_7_ce1 = 1'b1;
    end else begin
        input_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_31_reg_3337))) begin
        m_phi_fu_1219_p4 = m_4_reg_3341;
    end else begin
        m_phi_fu_1219_p4 = m_reg_1215;
    end
end

always @ (*) begin
    if (ap_sig_2422) begin
        if ((1'b0 == sel_tmp1_i4_reg_3315)) begin
            mac_num_2_1_2_phi_fu_1420_p4 = ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it4;
        end else if (~(1'b0 == sel_tmp1_i4_reg_3315)) begin
            mac_num_2_1_2_phi_fu_1420_p4 = mac_num_3_1_2_fu_2826_p2;
        end else begin
            mac_num_2_1_2_phi_fu_1420_p4 = ap_reg_phiprechg_mac_num_2_1_2_reg_1417pp0_it4;
        end
    end else begin
        mac_num_2_1_2_phi_fu_1420_p4 = ap_reg_phiprechg_mac_num_2_1_2_reg_1417pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_2424) begin
        if ((1'b0 == sel_tmp1_i2_reg_3307)) begin
            mac_num_2_1_phi_fu_1362_p4 = mac_num_2_0_2_cast_fu_2673_p1;
        end else if (~(1'b0 == sel_tmp1_i2_reg_3307)) begin
            mac_num_2_1_phi_fu_1362_p4 = mac_num_3_1_fu_2700_p2;
        end else begin
            mac_num_2_1_phi_fu_1362_p4 = ap_reg_phiprechg_mac_num_2_1_reg_1359pp0_it4;
        end
    end else begin
        mac_num_2_1_phi_fu_1362_p4 = ap_reg_phiprechg_mac_num_2_1_reg_1359pp0_it4;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i6_reg_3323) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4))) begin
        mac_num_2_2_1_phi_fu_1477_p4 = mac_num_3_2_1_reg_4122;
    end else begin
        mac_num_2_2_1_phi_fu_1477_p4 = ap_reg_phiprechg_mac_num_2_2_1_reg_1474pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_1008) begin
        if ((1'b0 == sel_tmp1_i7_reg_3327)) begin
            mac_num_2_2_2_phi_fu_1505_p4 = mac_num_2_2_1_phi_fu_1477_p4;
        end else if (~(1'b0 == sel_tmp1_i7_reg_3327)) begin
            mac_num_2_2_2_phi_fu_1505_p4 = mac_num_3_2_2_fu_2948_p2;
        end else begin
            mac_num_2_2_2_phi_fu_1505_p4 = ap_reg_phiprechg_mac_num_2_2_2_reg_1502pp0_it4;
        end
    end else begin
        mac_num_2_2_2_phi_fu_1505_p4 = ap_reg_phiprechg_mac_num_2_2_2_reg_1502pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_2422) begin
        if ((1'b0 == sel_tmp1_i5_reg_3319)) begin
            mac_num_2_2_phi_fu_1449_p4 = mac_num_2_1_2_phi_fu_1420_p4;
        end else if (~(1'b0 == sel_tmp1_i5_reg_3319)) begin
            mac_num_2_2_phi_fu_1449_p4 = mac_num_3_2_fu_2855_p2;
        end else begin
            mac_num_2_2_phi_fu_1449_p4 = ap_reg_phiprechg_mac_num_2_2_reg_1446pp0_it4;
        end
    end else begin
        mac_num_2_2_phi_fu_1449_p4 = ap_reg_phiprechg_mac_num_2_2_reg_1446pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_2422) begin
        if ((1'b0 == sel_tmp1_i4_reg_3315)) begin
            one_out_3_1_2_phi_fu_1410_p4 = ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it4;
        end else if (~(1'b0 == sel_tmp1_i4_reg_3315)) begin
            one_out_3_1_2_phi_fu_1410_p4 = one_out_2_1_2_fu_2819_p2;
        end else begin
            one_out_3_1_2_phi_fu_1410_p4 = ap_reg_phiprechg_one_out_3_1_2_reg_1407pp0_it4;
        end
    end else begin
        one_out_3_1_2_phi_fu_1410_p4 = ap_reg_phiprechg_one_out_3_1_2_reg_1407pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_2424) begin
        if ((1'b0 == sel_tmp1_i2_reg_3307)) begin
            one_out_3_1_phi_fu_1352_p4 = one_out_3_0_2_cast_fu_2668_p1;
        end else if (~(1'b0 == sel_tmp1_i2_reg_3307)) begin
            one_out_3_1_phi_fu_1352_p4 = one_out_2_1_fu_2693_p2;
        end else begin
            one_out_3_1_phi_fu_1352_p4 = ap_reg_phiprechg_one_out_3_1_reg_1349pp0_it4;
        end
    end else begin
        one_out_3_1_phi_fu_1352_p4 = ap_reg_phiprechg_one_out_3_1_reg_1349pp0_it4;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == sel_tmp1_i6_reg_3323) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4))) begin
        one_out_3_2_1_phi_fu_1468_p4 = one_out_2_2_1_reg_4117;
    end else begin
        one_out_3_2_1_phi_fu_1468_p4 = ap_reg_phiprechg_one_out_3_2_1_reg_1465pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_1008) begin
        if ((1'b0 == sel_tmp1_i7_reg_3327)) begin
            one_out_3_2_2_phi_fu_1495_p4 = one_out_3_2_1_phi_fu_1468_p4;
        end else if (~(1'b0 == sel_tmp1_i7_reg_3327)) begin
            one_out_3_2_2_phi_fu_1495_p4 = one_out_2_2_2_fu_2941_p2;
        end else begin
            one_out_3_2_2_phi_fu_1495_p4 = ap_reg_phiprechg_one_out_3_2_2_reg_1492pp0_it4;
        end
    end else begin
        one_out_3_2_2_phi_fu_1495_p4 = ap_reg_phiprechg_one_out_3_2_2_reg_1492pp0_it4;
    end
end

always @ (*) begin
    if (ap_sig_2422) begin
        if ((1'b0 == sel_tmp1_i5_reg_3319)) begin
            one_out_3_2_phi_fu_1439_p4 = one_out_3_1_2_phi_fu_1410_p4;
        end else if (~(1'b0 == sel_tmp1_i5_reg_3319)) begin
            one_out_3_2_phi_fu_1439_p4 = one_out_2_2_fu_2848_p2;
        end else begin
            one_out_3_2_phi_fu_1439_p4 = ap_reg_phiprechg_one_out_3_2_reg_1436pp0_it4;
        end
    end else begin
        one_out_3_2_phi_fu_1439_p4 = ap_reg_phiprechg_one_out_3_2_reg_1436pp0_it4;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_0_ce0 = 1'b1;
    end else begin
        output_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_4194 == ap_const_lv13_0))) begin
        output_0_we0 = 1'b1;
    end else begin
        output_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_1_ce0 = 1'b1;
    end else begin
        output_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_4194 == ap_const_lv13_1))) begin
        output_1_we0 = 1'b1;
    end else begin
        output_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_2_ce0 = 1'b1;
    end else begin
        output_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_4194 == ap_const_lv13_2))) begin
        output_2_we0 = 1'b1;
    end else begin
        output_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_3_ce0 = 1'b1;
    end else begin
        output_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_4194 == ap_const_lv13_3))) begin
        output_3_we0 = 1'b1;
    end else begin
        output_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_4_ce0 = 1'b1;
    end else begin
        output_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_4194 == ap_const_lv13_4))) begin
        output_4_we0 = 1'b1;
    end else begin
        output_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_5_ce0 = 1'b1;
    end else begin
        output_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_4194 == ap_const_lv13_5))) begin
        output_5_we0 = 1'b1;
    end else begin
        output_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_6_ce0 = 1'b1;
    end else begin
        output_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & (arrayNo1_reg_4194 == ap_const_lv13_6))) begin
        output_6_we0 = 1'b1;
    end else begin
        output_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st48_fsm_28)) begin
        output_7_ce0 = 1'b1;
    end else begin
        output_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st48_fsm_28) & ~(arrayNo1_reg_4194 == ap_const_lv13_0) & ~(arrayNo1_reg_4194 == ap_const_lv13_1) & ~(arrayNo1_reg_4194 == ap_const_lv13_2) & ~(arrayNo1_reg_4194 == ap_const_lv13_3) & ~(arrayNo1_reg_4194 == ap_const_lv13_4) & ~(arrayNo1_reg_4194 == ap_const_lv13_5) & ~(arrayNo1_reg_4194 == ap_const_lv13_6))) begin
        output_7_we0 = 1'b1;
    end else begin
        output_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_31_reg_3337))) begin
        phi_mul1_phi_fu_1242_p4 = next_mul1_reg_3346;
    end else begin
        phi_mul1_phi_fu_1242_p4 = phi_mul1_reg_1238;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b0 == tmp_31_reg_3337))) begin
        phi_mul_phi_fu_1230_p4 = next_mul_reg_3403;
    end else begin
        phi_mul_phi_fu_1230_p4 = phi_mul_reg_1226;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_0_V_ce0 = 1'b1;
    end else begin
        threshold_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_1_V_ce0 = 1'b1;
    end else begin
        threshold_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_2_V_ce0 = 1'b1;
    end else begin
        threshold_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_3_V_ce0 = 1'b1;
    end else begin
        threshold_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_4_V_ce0 = 1'b1;
    end else begin
        threshold_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_5_V_ce0 = 1'b1;
    end else begin
        threshold_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_6_V_ce0 = 1'b1;
    end else begin
        threshold_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st46_fsm_26)) begin
        threshold_7_V_ce0 = 1'b1;
    end else begin
        threshold_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
            w_conv1_address0 = tmp_60_2_2_fu_2541_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) begin
            w_conv1_address0 = tmp_60_2_fu_2375_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) begin
            w_conv1_address0 = tmp_60_1_1_fu_2235_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) begin
            w_conv1_address0 = tmp_60_0_2_fu_2153_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            w_conv1_address0 = tmp_42_fu_2118_p1;
        end else begin
            w_conv1_address0 = 'bx;
        end
    end else begin
        w_conv1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) begin
            w_conv1_address1 = tmp_60_2_1_fu_2386_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) begin
            w_conv1_address1 = tmp_60_1_2_fu_2246_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) begin
            w_conv1_address1 = tmp_60_1_fu_2176_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            w_conv1_address1 = tmp_60_0_1_fu_2130_p1;
        end else begin
            w_conv1_address1 = 'bx;
        end
    end else begin
        w_conv1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it3)))) begin
        w_conv1_ce0 = 1'b1;
    end else begin
        w_conv1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it3)))) begin
        w_conv1_ce1 = 1'b1;
    end else begin
        w_conv1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) begin
            w_conv2_address0 = tmp_60_2_2_fu_2541_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) begin
            w_conv2_address0 = tmp_60_2_fu_2375_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) begin
            w_conv2_address0 = tmp_60_1_1_fu_2235_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) begin
            w_conv2_address0 = tmp_60_0_2_fu_2153_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            w_conv2_address0 = tmp_42_fu_2118_p1;
        end else begin
            w_conv2_address0 = 'bx;
        end
    end else begin
        w_conv2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) begin
            w_conv2_address1 = tmp_60_2_1_fu_2386_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) begin
            w_conv2_address1 = tmp_60_1_2_fu_2246_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) begin
            w_conv2_address1 = tmp_60_1_fu_2176_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            w_conv2_address1 = tmp_60_0_1_fu_2130_p1;
        end else begin
            w_conv2_address1 = 'bx;
        end
    end else begin
        w_conv2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it3)))) begin
        w_conv2_ce0 = 1'b1;
    end else begin
        w_conv2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it3)))) begin
        w_conv2_ce1 = 1'b1;
    end else begin
        w_conv2_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((1'b0 == tmp_28_fu_1594_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if (~(1'b0 == exitcond_fu_1614_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : begin
            if (~(1'b0 == exitcond3_fu_1676_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
        end
        ap_ST_pp0_stg0_fsm_5 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (tmp_31_fu_1896_p2 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st30_fsm_10;
            end
        end
        ap_ST_pp0_stg1_fsm_6 : begin
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_7;
        end
        ap_ST_pp0_stg2_fsm_7 : begin
            ap_NS_fsm = ap_ST_pp0_stg3_fsm_8;
        end
        ap_ST_pp0_stg3_fsm_8 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b1 == ap_reg_ppiten_pp0_it3))) begin
                ap_NS_fsm = ap_ST_pp0_stg4_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st30_fsm_10;
            end
        end
        ap_ST_pp0_stg4_fsm_9 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
        end
        ap_ST_st30_fsm_10 : begin
            ap_NS_fsm = ap_ST_st31_fsm_11;
        end
        ap_ST_st31_fsm_11 : begin
            ap_NS_fsm = ap_ST_st32_fsm_12;
        end
        ap_ST_st32_fsm_12 : begin
            ap_NS_fsm = ap_ST_st33_fsm_13;
        end
        ap_ST_st33_fsm_13 : begin
            ap_NS_fsm = ap_ST_st34_fsm_14;
        end
        ap_ST_st34_fsm_14 : begin
            ap_NS_fsm = ap_ST_st35_fsm_15;
        end
        ap_ST_st35_fsm_15 : begin
            ap_NS_fsm = ap_ST_st36_fsm_16;
        end
        ap_ST_st36_fsm_16 : begin
            ap_NS_fsm = ap_ST_st37_fsm_17;
        end
        ap_ST_st37_fsm_17 : begin
            ap_NS_fsm = ap_ST_st38_fsm_18;
        end
        ap_ST_st38_fsm_18 : begin
            ap_NS_fsm = ap_ST_st39_fsm_19;
        end
        ap_ST_st39_fsm_19 : begin
            ap_NS_fsm = ap_ST_st40_fsm_20;
        end
        ap_ST_st40_fsm_20 : begin
            ap_NS_fsm = ap_ST_st41_fsm_21;
        end
        ap_ST_st41_fsm_21 : begin
            ap_NS_fsm = ap_ST_st42_fsm_22;
        end
        ap_ST_st42_fsm_22 : begin
            ap_NS_fsm = ap_ST_st43_fsm_23;
        end
        ap_ST_st43_fsm_23 : begin
            ap_NS_fsm = ap_ST_st44_fsm_24;
        end
        ap_ST_st44_fsm_24 : begin
            ap_NS_fsm = ap_ST_st45_fsm_25;
        end
        ap_ST_st45_fsm_25 : begin
            ap_NS_fsm = ap_ST_st46_fsm_26;
        end
        ap_ST_st46_fsm_26 : begin
            ap_NS_fsm = ap_ST_st47_fsm_27;
        end
        ap_ST_st47_fsm_27 : begin
            ap_NS_fsm = ap_ST_st48_fsm_28;
        end
        ap_ST_st48_fsm_28 : begin
            ap_NS_fsm = ap_ST_st49_fsm_29;
        end
        ap_ST_st49_fsm_29 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign I_cast5_fu_1572_p1 = I;

assign I_cast7_fu_1586_p1 = I;

assign L_read_read_fu_172_p2 = L;

assign N_cast_fu_1576_p1 = N;

assign O_cast105_cast_fu_1564_p1 = O_fu_1554_p2;

assign O_cast106_cast_fu_1560_p1 = O_fu_1554_p2;

assign O_fu_1554_p2 = ($signed(ap_const_lv5_1E) + $signed(tmp_53_fu_1550_p1));

assign ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_1_2_reg_1417pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_1_reg_1359pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_2_1_reg_1474pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_2_2_reg_1502pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_2_reg_1446pp0_it3 = 'bx;

assign ap_reg_phiprechg_mac_num_2_reg_1269pp0_it2 = 1'b0;

assign ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_1_2_reg_1407pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_1_reg_1349pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_2_1_reg_1465pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_2_2_reg_1492pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_2_reg_1436pp0_it3 = 'bx;

assign ap_reg_phiprechg_one_out_3_reg_1258pp0_it2 = 1'b0;

assign ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it2 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it2 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it2 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it2 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it2 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it3 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it3 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it3 = 'bx;

assign ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it2 = 'bx;

always @ (*) begin
    ap_sig_1008 = ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_8) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4));
end

always @ (*) begin
    ap_sig_1015 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_1024 = (1'b1 == ap_CS_fsm[ap_const_lv32_1A]);
end

always @ (*) begin
    ap_sig_1049 = (1'b1 == ap_CS_fsm[ap_const_lv32_1B]);
end

always @ (*) begin
    ap_sig_1090 = (1'b1 == ap_CS_fsm[ap_const_lv32_1D]);
end

always @ (*) begin
    ap_sig_1126 = ((1'b0 == sel_tmp1_i8_reg_3299) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3));
end

always @ (*) begin
    ap_sig_1293 = (1'b1 == ap_CS_fsm[ap_const_lv32_1C]);
end

always @ (*) begin
    ap_sig_2422 = ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_7) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4));
end

always @ (*) begin
    ap_sig_2424 = ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_6) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter4));
end

always @ (*) begin
    ap_sig_323 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_350 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_367 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_394 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_433 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_450 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_47 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_480 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_508 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_603 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_711 = (~(1'b0 == sel_tmp1_i8_reg_3299) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3));
end

always @ (*) begin
    ap_sig_818 = (~(1'b0 == sel_tmp1_i5_reg_3319) & (1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3));
end

always @ (*) begin
    ap_sig_822 = (~(1'b0 == sel_tmp1_i5_reg_3319) & ~(1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3));
end

always @ (*) begin
    ap_sig_826 = (~(1'b0 == sel_tmp1_i6_reg_3323) & (1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3));
end

always @ (*) begin
    ap_sig_830 = (~(1'b0 == sel_tmp1_i6_reg_3323) & ~(1'b0 == L_read_read_fu_172_p2) & ~(1'b0 == ap_reg_ppstg_tmp_31_reg_3337_pp0_iter3));
end

always @ (*) begin
    ap_sig_884 = ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_9));
end

assign arrayNo1_fu_3012_p1 = $signed(tmp_55_reg_4137);

assign arrayNo2_fu_2574_p1 = $signed(tmp_60_reg_3737);

assign arrayNo3_fu_2252_p1 = $signed(tmp_56_reg_3467);

assign arrayNo4_fu_2603_p1 = $signed(tmp_61_reg_3752);

assign arrayNo5_fu_2400_p1 = $signed(tmp_57_reg_3557);

assign arrayNo6_fu_2734_p1 = $signed(tmp_62_reg_3892);

assign arrayNo7_fu_2459_p1 = $signed(tmp_58_reg_3562);

assign arrayNo8_fu_2763_p1 = $signed(tmp_63_reg_3907);

assign arrayNo9_fu_2317_p1 = $signed(tmp_59_reg_3502);

assign arrayNo_fu_2897_p1 = $signed(tmp_64_reg_4032);

assign exitcond3_fu_1676_p2 = ((y_assign_reg_1192 == O_reg_3130) ? 1'b1 : 1'b0);

assign exitcond_fu_1614_p2 = ((x_assign_reg_1181 == O_reg_3130) ? 1'b1 : 1'b0);

assign grp_fu_1512_p2 = (grp_fu_1512_p0 + y_cast_reg_3282);

assign grp_fu_1518_p2 = (grp_fu_1518_p0 + ap_const_lv9_1);

assign grp_fu_1525_p2 = (y_cast_reg_3282 + grp_fu_1518_p2);

assign grp_fu_1530_p2 = (grp_fu_1530_p0 + ap_const_lv9_2);

assign grp_fu_1537_p2 = (y_cast_reg_3282 + grp_fu_1530_p2);

assign grp_fu_1944_p0 = (tmp7_reg_3357 + x_cast_reg_3210);

assign grp_fu_1944_p1 = ap_const_lv13_288;

assign grp_fu_1982_p0 = (tmp7_1_reg_3362 + tmp_51_1_cast1_reg_3218);

assign grp_fu_1982_p1 = ap_const_lv13_288;

assign grp_fu_1988_p1 = ap_const_lv13_288;

assign grp_fu_1993_p1 = ap_const_lv13_288;

assign grp_fu_2031_p1 = ap_const_lv13_288;

assign grp_fu_2036_p1 = ap_const_lv13_288;

assign grp_fu_2063_p0 = (tmp7_2_reg_3408 + tmp_51_2_cast1_reg_3225);

assign grp_fu_2063_p1 = ap_const_lv13_288;

assign grp_fu_2073_p0 = (tmp7_2_1_reg_3413 + tmp_51_2_cast1_reg_3225);

assign grp_fu_2073_p1 = ap_const_lv13_288;

assign grp_fu_2093_p1 = ap_const_lv13_288;

assign grp_fu_2995_p1 = ap_const_lv13_288;

assign i_index_0_1_fu_1959_p2 = (tmp7_0_1_fu_1954_p2 + x_cast_reg_3210);

assign i_index_0_2_fu_1973_p2 = (tmp7_0_2_fu_1968_p2 + x_cast_reg_3210);

assign i_index_1_1_fu_2007_p2 = (tmp7_1_1_fu_2002_p2 + tmp_51_1_cast1_reg_3218);

assign i_index_1_2_fu_2021_p2 = (tmp7_1_2_fu_2016_p2 + tmp_51_1_cast1_reg_3218);

assign i_index_1_fu_1978_p2 = (tmp7_1_reg_3362 + tmp_51_1_cast1_reg_3218);

assign i_index_2_1_fu_2069_p2 = (tmp7_2_1_reg_3413 + tmp_51_2_cast1_reg_3225);

assign i_index_2_2_fu_2088_p2 = (tmp7_2_2_fu_2083_p2 + tmp_51_2_cast1_reg_3225);

assign i_index_2_fu_2059_p2 = (tmp7_2_reg_3408 + tmp_51_2_cast1_reg_3225);

assign i_index_fu_1940_p2 = (tmp7_reg_3357 + x_cast_reg_3210);

assign m_4_fu_1901_p2 = (m_phi_fu_1219_p4 + ap_const_lv5_1);

assign m_cast_fu_1892_p1 = m_phi_fu_1219_p4;

assign mac_num_2_0_2_cast_fu_2673_p1 = ap_reg_phiprechg_mac_num_2_0_2_reg_1330pp0_it4;

assign mac_num_2_2_2_cast_fu_2955_p1 = mac_num_2_2_2_phi_fu_1505_p4;

assign mac_num_2_2_cast_fu_2866_p1 = mac_num_2_2_phi_fu_1449_p4;

assign mac_num_2_cast_fu_2396_p1 = ap_reg_phiprechg_mac_num_2_reg_1269pp0_it3;

assign mac_num_3_0_1_fu_2451_p3 = ((ap_reg_phiprechg_mac_num_2_reg_1269pp0_it3[0:0] === 1'b1) ? ap_const_lv2_2 : ap_const_lv2_1);

assign mac_num_3_0_2_fu_2568_p2 = (ap_reg_phiprechg_mac_num_2_0_1_reg_1301pp0_it4 + ap_const_lv2_1);

assign mac_num_3_1_1_fu_2728_p2 = (mac_num_2_1_phi_fu_1362_p4 + ap_const_lv3_1);

assign mac_num_3_1_2_fu_2826_p2 = (ap_reg_phiprechg_mac_num_2_1_1_reg_1388pp0_it4 + ap_const_lv3_1);

assign mac_num_3_1_fu_2700_p2 = (mac_num_2_0_2_cast_fu_2673_p1 + ap_const_lv3_1);

assign mac_num_3_2_1_fu_2891_p2 = (mac_num_2_2_cast_fu_2866_p1 + ap_const_lv4_1);

assign mac_num_3_2_2_fu_2948_p2 = (mac_num_2_2_1_phi_fu_1477_p4 + ap_const_lv4_1);

assign mac_num_3_2_fu_2855_p2 = (mac_num_2_1_2_phi_fu_1420_p4 + ap_const_lv3_1);

assign mul1_fu_3065_p0 = mul1_fu_3065_p00;

assign mul1_fu_3065_p00 = ap_reg_ppstg_i_index_2_2_reg_3430_pp0_iter3;

assign mul1_fu_3065_p1 = ap_const_lv28_3292;

assign mul2_fu_3114_p0 = mul2_fu_3114_p00;

assign mul2_fu_3114_p00 = ap_reg_ppstg_i_index_0_1_reg_3373_pp0_iter3;

assign mul2_fu_3114_p1 = ap_const_lv28_3292;

assign mul3_fu_3051_p0 = mul3_fu_3051_p00;

assign mul3_fu_3051_p00 = o_index_reg_3331;

assign mul3_fu_3051_p1 = ap_const_lv28_3292;

assign mul4_fu_3093_p0 = mul4_fu_3093_p00;

assign mul4_fu_3093_p00 = ap_reg_ppstg_i_index_1_1_reg_3391_pp0_iter3;

assign mul4_fu_3093_p1 = ap_const_lv28_3292;

assign mul5_fu_3079_p0 = mul5_fu_3079_p00;

assign mul5_fu_3079_p00 = ap_reg_ppstg_i_index_0_2_reg_3379_pp0_iter3;

assign mul5_fu_3079_p1 = ap_const_lv28_3292;

assign mul6_fu_3100_p0 = mul6_fu_3100_p00;

assign mul6_fu_3100_p00 = ap_reg_ppstg_i_index_1_2_reg_3397_pp0_iter3;

assign mul6_fu_3100_p1 = ap_const_lv28_3292;

assign mul7_fu_3058_p0 = mul7_fu_3058_p00;

assign mul7_fu_3058_p00 = ap_reg_ppstg_i_index_2_reg_3418_pp0_iter2;

assign mul7_fu_3058_p1 = ap_const_lv28_3292;

assign mul8_fu_3086_p0 = mul8_fu_3086_p00;

assign mul8_fu_3086_p00 = ap_reg_ppstg_i_index_1_reg_3385_pp0_iter2;

assign mul8_fu_3086_p1 = ap_const_lv28_3292;

assign mul9_fu_3072_p0 = mul9_fu_3072_p00;

assign mul9_fu_3072_p00 = ap_reg_ppstg_i_index_2_1_reg_3424_pp0_iter2;

assign mul9_fu_3072_p1 = ap_const_lv28_3292;

assign mul_fu_3107_p0 = mul_fu_3107_p00;

assign mul_fu_3107_p00 = ap_reg_ppstg_i_index_reg_3367_pp0_iter2;

assign mul_fu_3107_p1 = ap_const_lv28_3292;

assign n_2_fu_1599_p2 = (n_reg_1170 + ap_const_lv6_1);

assign n_cast1_fu_1605_p1 = n_reg_1170;

assign n_cast_fu_1590_p1 = n_reg_1170;

assign newIndex10_fu_2218_p1 = grp_fu_1982_p2;

assign newIndex12_fu_2488_p1 = grp_fu_2031_p2;

assign newIndex14_fu_2500_p1 = grp_fu_2036_p2;

assign newIndex16_fu_2632_p1 = grp_fu_2063_p2;

assign newIndex18_fu_2644_p1 = grp_fu_2073_p2;

assign newIndex19_fu_2792_p1 = grp_fu_2093_p2;

assign newIndex2_fu_2293_p1 = grp_fu_1988_p2;

assign newIndex4_fu_2305_p1 = grp_fu_1993_p2;

assign newIndex6_fu_3000_p1 = grp_fu_2995_p2;

assign newIndex8_fu_2182_p1 = grp_fu_1944_p2;

assign next_mul1_fu_1907_p2 = (phi_mul1_phi_fu_1242_p4 + N_cast_reg_3156);

assign next_mul_fu_2026_p2 = (phi_mul_reg_1226 + I_cast5_reg_3151);

assign notlhs_i3_fu_1654_p2 = ((tmp_i_reg_3161 > x_fu_1619_p2) ? 1'b1 : 1'b0);

assign notlhs_i6_fu_1665_p2 = ((tmp_i_reg_3161 > x_assign_2_fu_1633_p2) ? 1'b1 : 1'b0);

assign notlhs_i_fu_1643_p2 = ((tmp_i_reg_3161 > x_assign_reg_1181) ? 1'b1 : 1'b0);

assign notrhs_i1_fu_1765_p2 = ((y_assign_2_fu_1705_p2 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign notrhs_i3_fu_1738_p2 = ((y_fu_1681_p2 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign notrhs_i_fu_1711_p2 = ((y_assign_reg_1192 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign o_index_fu_1888_p2 = (tmp5_reg_3290 + x_cast_reg_3210);

assign one_out_2_0_1_fu_2445_p2 = (one_out_3_cast_fu_2392_p1 + p_pn_0_1_cast_fu_2441_p1);

assign one_out_2_0_2_fu_2562_p2 = (ap_reg_phiprechg_one_out_3_0_1_reg_1291pp0_it4 + p_pn_0_2_cast_fu_2558_p1);

assign one_out_2_1_1_fu_2722_p2 = (one_out_3_1_phi_fu_1352_p4 + p_pn_1_1_cast_fu_2718_p1);

assign one_out_2_1_2_fu_2819_p2 = (ap_reg_phiprechg_one_out_3_1_1_reg_1378pp0_it4 + p_pn_1_2_cast_fu_2815_p1);

assign one_out_2_1_fu_2693_p2 = (one_out_3_0_2_cast_fu_2668_p1 + p_pn_1_cast_fu_2689_p1);

assign one_out_2_2_1_fu_2885_p2 = (one_out_3_2_cast_fu_2862_p1 + p_pn_2_1_cast_fu_2881_p1);

assign one_out_2_2_2_fu_2941_p2 = (one_out_3_2_1_phi_fu_1468_p4 + p_pn_2_2_cast_fu_2937_p1);

assign one_out_2_2_fu_2848_p2 = (one_out_3_1_2_phi_fu_1410_p4 + p_pn_2_cast_fu_2844_p1);

assign one_out_3_0_2_cast_fu_2668_p1 = ap_reg_phiprechg_one_out_3_0_2_reg_1320pp0_it4;

assign one_out_3_2_cast_fu_2862_p1 = one_out_3_2_phi_fu_1439_p4;

assign one_out_3_cast_fu_2392_p1 = ap_reg_phiprechg_one_out_3_reg_1258pp0_it3;

assign output_0_address0 = output_0_addr_reg_4210;

assign output_0_d0 = tmp_37_reg_4198;

assign output_1_address0 = output_1_addr_reg_4215;

assign output_1_d0 = tmp_37_reg_4198;

assign output_2_address0 = output_2_addr_reg_4220;

assign output_2_d0 = tmp_37_reg_4198;

assign output_3_address0 = output_3_addr_reg_4225;

assign output_3_d0 = tmp_37_reg_4198;

assign output_4_address0 = output_4_addr_reg_4230;

assign output_4_d0 = tmp_37_reg_4198;

assign output_5_address0 = output_5_addr_reg_4235;

assign output_5_d0 = tmp_37_reg_4198;

assign output_6_address0 = output_6_addr_reg_4240;

assign output_6_d0 = tmp_37_reg_4198;

assign output_7_address0 = output_7_addr_reg_4245;

assign output_7_d0 = tmp_37_reg_4198;

assign p_pn_0_1_cast_fu_2441_p1 = p_pn_in_0_1_fu_2435_p2;

assign p_pn_0_2_cast_fu_2558_p1 = p_pn_in_0_2_fu_2552_p2;

assign p_pn_1_1_cast_fu_2718_p1 = p_pn_in_1_1_fu_2712_p2;

assign p_pn_1_2_cast_fu_2815_p1 = p_pn_in_1_2_fu_2809_p2;

assign p_pn_1_cast_fu_2689_p1 = p_pn_in_1_fu_2683_p2;

assign p_pn_2_1_cast_fu_2881_p1 = p_pn_in_2_1_fu_2875_p2;

assign p_pn_2_2_cast_fu_2937_p1 = p_pn_in_2_2_fu_2931_p2;

assign p_pn_2_cast_fu_2844_p1 = p_pn_in_2_fu_2838_p2;

assign p_pn_in_0_1_fu_2435_p2 = (p_pn_in_in_0_1_fu_2429_p2 ^ 1'b1);

assign p_pn_in_0_2_fu_2552_p2 = (p_pn_in_in_0_2_fu_2547_p2 ^ 1'b1);

assign p_pn_in_1_1_fu_2712_p2 = (p_pn_in_in_1_1_fu_2707_p2 ^ 1'b1);

assign p_pn_in_1_2_fu_2809_p2 = (p_pn_in_in_1_2_fu_2804_p2 ^ 1'b1);

assign p_pn_in_1_fu_2683_p2 = (p_pn_in_in_1_fu_2678_p2 ^ 1'b1);

assign p_pn_in_2_1_fu_2875_p2 = (p_pn_in_in_2_1_fu_2870_p2 ^ 1'b1);

assign p_pn_in_2_2_fu_2931_p2 = (p_pn_in_in_2_2_fu_2926_p2 ^ 1'b1);

assign p_pn_in_2_fu_2838_p2 = (p_pn_in_in_2_fu_2833_p2 ^ 1'b1);

assign p_pn_in_fu_2287_p2 = (p_pn_in_in_fu_2281_p2 ^ 1'b1);

assign p_pn_in_in_0_1_fu_2429_p2 = (ap_reg_phiprechg_w_conv1_load_1_pn_reg_1282pp0_it3 ^ tmp_43_fu_2407_p10);

assign p_pn_in_in_0_2_fu_2547_p2 = (ap_reg_phiprechg_w_conv1_load_2_pn_reg_1311pp0_it4 ^ tmp_44_reg_3807);

assign p_pn_in_in_1_1_fu_2707_p2 = (ap_reg_phiprechg_w_conv1_load_4_pn_reg_1369pp0_it4 ^ tmp_46_reg_3942);

assign p_pn_in_in_1_2_fu_2804_p2 = (ap_reg_phiprechg_w_conv1_load_5_pn_reg_1398pp0_it4 ^ tmp_47_reg_3947);

assign p_pn_in_in_1_fu_2678_p2 = (ap_reg_phiprechg_w_conv1_load_3_pn_reg_1340pp0_it4 ^ tmp_45_reg_3732);

assign p_pn_in_in_2_1_fu_2870_p2 = (ap_reg_phiprechg_w_conv1_load_7_pn_reg_1456pp0_it4 ^ tmp_49_reg_4062);

assign p_pn_in_in_2_2_fu_2926_p2 = (ap_reg_phiprechg_w_conv1_load_8_pn_reg_1483pp0_it4 ^ tmp_50_reg_4127);

assign p_pn_in_in_2_fu_2833_p2 = (ap_reg_phiprechg_w_conv1_load_6_pn_reg_1427pp0_it4 ^ tmp_48_reg_4057);

assign p_pn_in_in_fu_2281_p2 = (ap_reg_phiprechg_w_conv1_load_pn_reg_1249pp0_it3 ^ tmp_41_fu_2259_p10);

assign p_shl_cast_fu_2108_p1 = p_shl_fu_2101_p3;

assign p_shl_fu_2101_p3 = {{ap_reg_ppstg_tmp_34_reg_3351_pp0_iter2}, {ap_const_lv3_0}};

assign sel_tmp1_i1_fu_1786_p2 = (tmp40_fu_1781_p2 & tmp39_fu_1776_p2);

assign sel_tmp1_i2_fu_1802_p2 = (tmp42_fu_1797_p2 & tmp41_fu_1792_p2);

assign sel_tmp1_i3_fu_1818_p2 = (tmp44_fu_1813_p2 & tmp43_fu_1808_p2);

assign sel_tmp1_i4_fu_1834_p2 = (tmp46_fu_1829_p2 & tmp45_fu_1824_p2);

assign sel_tmp1_i5_fu_1850_p2 = (tmp49_fu_1845_p2 & tmp47_fu_1840_p2);

assign sel_tmp1_i6_fu_1866_p2 = (tmp51_fu_1861_p2 & tmp50_fu_1856_p2);

assign sel_tmp1_i7_fu_1882_p2 = (tmp54_fu_1877_p2 & tmp52_fu_1872_p2);

assign sel_tmp1_i8_fu_1759_p2 = (tmp38_fu_1754_p2 & tmp37_fu_1749_p2);

assign sel_tmp1_i_fu_1732_p2 = (tmp36_fu_1727_p2 & tmp35_fu_1722_p2);

assign sel_tmp_i2_fu_1659_p2 = ((x_fu_1619_p2 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign sel_tmp_i5_fu_1670_p2 = ((x_assign_2_fu_1633_p2 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign sel_tmp_i_fu_1648_p2 = ((x_assign_reg_1181 != ap_const_lv5_0) ? 1'b1 : 1'b0);

assign sum_1_fu_2977_p2 = (tmp_38_cast_fu_2967_p1 + tmp_39_fu_2971_p2);

assign threshold_0_V_address0 = newIndex6_fu_3000_p1;

assign threshold_1_V_address0 = newIndex6_fu_3000_p1;

assign threshold_2_V_address0 = newIndex6_fu_3000_p1;

assign threshold_3_V_address0 = newIndex6_fu_3000_p1;

assign threshold_4_V_address0 = newIndex6_fu_3000_p1;

assign threshold_5_V_address0 = newIndex6_fu_3000_p1;

assign threshold_6_V_address0 = newIndex6_fu_3000_p1;

assign threshold_7_V_address0 = newIndex6_fu_3000_p1;

assign tmp35_fu_1722_p2 = (notrhs_i_fu_1711_p2 & notlhs_i_reg_3232);

assign tmp36_fu_1727_p2 = (tmp_5_i_fu_1717_p2 & sel_tmp_i_reg_3239);

assign tmp37_fu_1749_p2 = (notrhs_i3_fu_1738_p2 & notlhs_i_reg_3232);

assign tmp38_fu_1754_p2 = (tmp_5_i5_fu_1744_p2 & sel_tmp_i_reg_3239);

assign tmp39_fu_1776_p2 = (notrhs_i1_fu_1765_p2 & notlhs_i_reg_3232);

assign tmp40_fu_1781_p2 = (tmp_5_i1_fu_1771_p2 & sel_tmp_i_reg_3239);

assign tmp41_fu_1792_p2 = (notrhs_i_fu_1711_p2 & notlhs_i3_reg_3246);

assign tmp42_fu_1797_p2 = (tmp_5_i_fu_1717_p2 & sel_tmp_i2_reg_3253);

assign tmp43_fu_1808_p2 = (notrhs_i3_fu_1738_p2 & notlhs_i3_reg_3246);

assign tmp44_fu_1813_p2 = (tmp_5_i5_fu_1744_p2 & sel_tmp_i2_reg_3253);

assign tmp45_fu_1824_p2 = (notrhs_i1_fu_1765_p2 & notlhs_i3_reg_3246);

assign tmp46_fu_1829_p2 = (tmp_5_i1_fu_1771_p2 & sel_tmp_i2_reg_3253);

assign tmp47_fu_1840_p2 = (notrhs_i_fu_1711_p2 & notlhs_i6_reg_3260);

assign tmp49_fu_1845_p2 = (tmp_5_i_fu_1717_p2 & sel_tmp_i5_reg_3267);

assign tmp4_fu_1691_p2 = (y_cast_fu_1687_p1 + tmp_s_reg_3197);

assign tmp50_fu_1856_p2 = (notrhs_i3_fu_1738_p2 & notlhs_i6_reg_3260);

assign tmp51_fu_1861_p2 = (tmp_5_i5_fu_1744_p2 & sel_tmp_i5_reg_3267);

assign tmp52_fu_1872_p2 = (notrhs_i1_fu_1765_p2 & notlhs_i6_reg_3260);

assign tmp54_fu_1877_p2 = (tmp_5_i1_fu_1771_p2 & sel_tmp_i5_reg_3267);

assign tmp5_fu_1700_p0 = tmp5_fu_1700_p00;

assign tmp5_fu_1700_p00 = tmp4_fu_1691_p2;

assign tmp5_fu_1700_p1 = O_cast106_cast_reg_3136;

assign tmp5_fu_1700_p2 = (tmp5_fu_1700_p0 * tmp5_fu_1700_p1);

assign tmp6_1_fu_1926_p2 = (phi_mul_phi_fu_1230_p4 + y_cast_reg_3282);

assign tmp7_0_1_fu_1954_p0 = I_cast7_reg_3171;

assign tmp7_0_1_fu_1954_p1 = tmp7_0_1_fu_1954_p10;

assign tmp7_0_1_fu_1954_p10 = reg_1542;

assign tmp7_0_1_fu_1954_p2 = (tmp7_0_1_fu_1954_p0 * tmp7_0_1_fu_1954_p1);

assign tmp7_0_2_fu_1968_p0 = I_cast7_reg_3171;

assign tmp7_0_2_fu_1968_p1 = tmp7_0_2_fu_1968_p10;

assign tmp7_0_2_fu_1968_p10 = reg_1546;

assign tmp7_0_2_fu_1968_p2 = (tmp7_0_2_fu_1968_p0 * tmp7_0_2_fu_1968_p1);

assign tmp7_1_1_fu_2002_p0 = I_cast7_reg_3171;

assign tmp7_1_1_fu_2002_p1 = tmp7_1_1_fu_2002_p10;

assign tmp7_1_1_fu_2002_p10 = reg_1542;

assign tmp7_1_1_fu_2002_p2 = (tmp7_1_1_fu_2002_p0 * tmp7_1_1_fu_2002_p1);

assign tmp7_1_2_fu_2016_p0 = I_cast7_reg_3171;

assign tmp7_1_2_fu_2016_p1 = tmp7_1_2_fu_2016_p10;

assign tmp7_1_2_fu_2016_p10 = reg_1546;

assign tmp7_1_2_fu_2016_p2 = (tmp7_1_2_fu_2016_p0 * tmp7_1_2_fu_2016_p1);

assign tmp7_1_fu_1935_p0 = I_cast7_reg_3171;

assign tmp7_1_fu_1935_p1 = tmp7_1_fu_1935_p10;

assign tmp7_1_fu_1935_p10 = tmp6_1_fu_1926_p2;

assign tmp7_1_fu_1935_p2 = (tmp7_1_fu_1935_p0 * tmp7_1_fu_1935_p1);

assign tmp7_2_1_fu_2054_p0 = I_cast7_reg_3171;

assign tmp7_2_1_fu_2054_p1 = tmp7_2_1_fu_2054_p10;

assign tmp7_2_1_fu_2054_p10 = reg_1542;

assign tmp7_2_1_fu_2054_p2 = (tmp7_2_1_fu_2054_p0 * tmp7_2_1_fu_2054_p1);

assign tmp7_2_2_fu_2083_p0 = I_cast7_reg_3171;

assign tmp7_2_2_fu_2083_p1 = tmp7_2_2_fu_2083_p10;

assign tmp7_2_2_fu_2083_p10 = reg_1546;

assign tmp7_2_2_fu_2083_p2 = (tmp7_2_2_fu_2083_p0 * tmp7_2_2_fu_2083_p1);

assign tmp7_2_fu_2045_p0 = I_cast7_reg_3171;

assign tmp7_2_fu_2045_p1 = tmp7_2_fu_2045_p10;

assign tmp7_2_fu_2045_p10 = grp_fu_1512_p2;

assign tmp7_2_fu_2045_p2 = (tmp7_2_fu_2045_p0 * tmp7_2_fu_2045_p1);

assign tmp7_fu_1921_p0 = I_cast7_reg_3171;

assign tmp7_fu_1921_p1 = tmp7_fu_1921_p10;

assign tmp7_fu_1921_p10 = grp_fu_1512_p2;

assign tmp7_fu_1921_p2 = (tmp7_fu_1921_p0 * tmp7_fu_1921_p1);

assign tmp_28_fu_1594_p2 = (($signed(n_cast_fu_1590_p1) < $signed(N)) ? 1'b1 : 1'b0);

assign tmp_31_fu_1896_p2 = (($signed(m_cast_fu_1892_p1) < $signed(tmp_54_reg_3146)) ? 1'b1 : 1'b0);

assign tmp_34_cast1_fu_2098_p1 = ap_reg_ppstg_tmp_34_reg_3351_pp0_iter2;

assign tmp_34_fu_1912_p2 = (n_cast1_reg_3192 + phi_mul1_phi_fu_1242_p4);

assign tmp_35_fu_2112_p2 = (p_shl_cast_fu_2108_p1 + tmp_34_cast1_fu_2098_p1);

assign tmp_36_fu_3041_p1 = $signed(tmp_40_fu_3019_p10);

assign tmp_37_fu_3045_p2 = (($signed(sum_reg_1203) > $signed(tmp_36_fu_3041_p1)) ? 1'b1 : 1'b0);

assign tmp_38_cast_fu_2967_p1 = tmp_38_fu_2959_p3;

assign tmp_38_fu_2959_p3 = {{one_out_3_2_2_phi_fu_1495_p4}, {1'b0}};

assign tmp_39_fu_2971_p2 = (sum_reg_1203 - mac_num_2_2_2_cast_fu_2955_p1);

assign tmp_40_fu_3019_p9 = $unsigned(arrayNo1_fu_3012_p1);

assign tmp_41_fu_2259_p9 = $unsigned(arrayNo3_fu_2252_p1);

assign tmp_42_fu_2118_p1 = tmp_35_fu_2112_p2;

assign tmp_43_fu_2407_p9 = $unsigned(arrayNo5_fu_2400_p1);

assign tmp_44_fu_2466_p9 = $unsigned(arrayNo7_fu_2459_p1);

assign tmp_45_fu_2324_p9 = $unsigned(arrayNo9_fu_2317_p1);

assign tmp_46_fu_2581_p9 = $unsigned(arrayNo2_fu_2574_p1);

assign tmp_47_fu_2610_p9 = $unsigned(arrayNo4_fu_2603_p1);

assign tmp_48_fu_2741_p9 = $unsigned(arrayNo6_fu_2734_p1);

assign tmp_49_fu_2770_p9 = $unsigned(arrayNo8_fu_2763_p1);

assign tmp_50_fu_2904_p9 = $unsigned(arrayNo_fu_2897_p1);

assign tmp_51_1_cast1_fu_1629_p1 = x_fu_1619_p2;

assign tmp_51_2_cast1_fu_1639_p1 = x_assign_2_fu_1633_p2;

assign tmp_53_fu_1550_p1 = I[4:0];

assign tmp_54_fu_1568_p1 = M[5:0];

assign tmp_5_i1_fu_1771_p2 = ((tmp_i_reg_3161 > y_assign_2_fu_1705_p2) ? 1'b1 : 1'b0);

assign tmp_5_i5_fu_1744_p2 = ((tmp_i_reg_3161 > y_fu_1681_p2) ? 1'b1 : 1'b0);

assign tmp_5_i_fu_1717_p2 = ((tmp_i_reg_3161 > y_assign_reg_1192) ? 1'b1 : 1'b0);

assign tmp_60_0_1_fu_2130_p1 = w_index_0_1_fu_2124_p2;

assign tmp_60_0_2_fu_2153_p1 = w_index_0_2_fu_2148_p2;

assign tmp_60_1_1_fu_2235_p1 = w_index_1_1_fu_2230_p2;

assign tmp_60_1_2_fu_2246_p1 = w_index_1_2_fu_2241_p2;

assign tmp_60_1_fu_2176_p1 = w_index_1_fu_2159_p2;

assign tmp_60_2_1_fu_2386_p1 = w_index_2_1_fu_2381_p2;

assign tmp_60_2_2_fu_2541_p1 = w_index_2_2_fu_2536_p2;

assign tmp_60_2_fu_2375_p1 = w_index_2_fu_2370_p2;

assign tmp_i_fu_1580_p2 = ($signed(ap_const_lv5_1F) + $signed(tmp_53_fu_1550_p1));

assign tmp_s_fu_1609_p0 = tmp_s_fu_1609_p00;

assign tmp_s_fu_1609_p00 = n_reg_1170;

assign tmp_s_fu_1609_p1 = O_cast105_cast_reg_3141;

assign tmp_s_fu_1609_p2 = (tmp_s_fu_1609_p0 * tmp_s_fu_1609_p1);

assign w_index_0_1_fu_2124_p2 = (tmp_35_fu_2112_p2 + ap_const_lv13_3);

assign w_index_0_2_fu_2148_p2 = (tmp_35_reg_3436 + ap_const_lv13_6);

assign w_index_1_1_fu_2230_p2 = (tmp_35_reg_3436 + ap_const_lv13_4);

assign w_index_1_2_fu_2241_p2 = (tmp_35_reg_3436 + ap_const_lv13_7);

assign w_index_1_fu_2159_p2 = (tmp_35_reg_3436 + ap_const_lv13_1);

assign w_index_2_1_fu_2381_p2 = (tmp_35_reg_3436 + ap_const_lv13_5);

assign w_index_2_2_fu_2536_p2 = (tmp_35_reg_3436 + ap_const_lv13_8);

assign w_index_2_fu_2370_p2 = (tmp_35_reg_3436 + ap_const_lv13_2);

assign x_assign_2_fu_1633_p2 = (x_assign_reg_1181 + ap_const_lv5_2);

assign x_cast_fu_1625_p1 = x_assign_reg_1181;

assign x_fu_1619_p2 = (x_assign_reg_1181 + ap_const_lv5_1);

assign y_assign_2_fu_1705_p2 = (y_assign_reg_1192 + ap_const_lv5_2);

assign y_cast_fu_1687_p1 = y_assign_reg_1192;

assign y_fu_1681_p2 = (y_assign_reg_1192 + ap_const_lv5_1);

always @ (posedge ap_clk) begin
    O_cast106_cast_reg_3136[12:5] <= 8'b00000000;
    O_cast105_cast_reg_3141[8:5] <= 4'b0000;
    I_cast5_reg_3151[8:6] <= 3'b000;
    N_cast_reg_3156[8:7] <= 2'b00;
    I_cast7_reg_3171[12:6] <= 7'b0000000;
    n_cast1_reg_3192[8:6] <= 3'b000;
    x_cast_reg_3210[12:5] <= 8'b00000000;
    tmp_51_1_cast1_reg_3218[12:5] <= 8'b00000000;
    tmp_51_2_cast1_reg_3225[12:5] <= 8'b00000000;
    y_cast_reg_3282[8:5] <= 4'b0000;
    newIndex6_reg_4142[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
end

endmodule //dut_conv
