Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 430ab249bcc7415194540e10ba24fc7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FFT_SDF_Radix4_64point_tb1_behav xil_defaultlib.FFT_SDF_Radix4_64point_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2to1_complex_15bits
Compiling module xil_defaultlib.Shift_Regisiter_16
Compiling module xil_defaultlib.MUX_4to1_complex_15bits
Compiling module xil_defaultlib.Butterfly_64pt
Compiling module xil_defaultlib.ROM_64
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module xil_defaultlib.MUX_2to1_complex_17bits
Compiling module xil_defaultlib.Shift_Regisiter_4
Compiling module xil_defaultlib.MUX_4to1_complex_17bits
Compiling module xil_defaultlib.Butterfly_16pt
Compiling module xil_defaultlib.ROM_16
Compiling module xil_defaultlib.multiplier_17bits
Compiling module xil_defaultlib.Complex_multiplier_16pt
Compiling module xil_defaultlib.MUX_2to1_complex_19bits
Compiling module xil_defaultlib.Shift_Regisiter_1
Compiling module xil_defaultlib.MUX_4to1_complex_19bits
Compiling module xil_defaultlib.Butterfly_4pt
Compiling module xil_defaultlib.FFT_SDF_Radix4_64point
Compiling module xil_defaultlib.FFT_SDF_Radix4_64point_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot FFT_SDF_Radix4_64point_tb1_behav
