<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::MipsSETargetLowering Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1MipsSETargetLowering.html">MipsSETargetLowering</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::MipsSETargetLowering Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::MipsSETargetLowering" --><!-- doxytag: inherits="llvm::MipsTargetLowering" -->
<p><code>#include &lt;<a class="el" href="MipsSEISelLowering_8h_source.html">MipsSEISelLowering.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::MipsSETargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1MipsSETargetLowering__inherit__graph.png" border="0" usemap="#llvm_1_1MipsSETargetLowering_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1MipsSETargetLowering_inherit__map" id="llvm_1_1MipsSETargetLowering_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1MipsTargetLowering.html" title="llvm::MipsTargetLowering" alt="" coords="15,160,193,189"/><area shape="rect" id="node4" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="29,83,179,112"/><area shape="rect" id="node6" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="13,5,195,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::MipsSETargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1MipsSETargetLowering__coll__graph.png" border="0" usemap="#llvm_1_1MipsSETargetLowering_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1MipsSETargetLowering_coll__map" id="llvm_1_1MipsSETargetLowering_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1MipsTargetLowering.html" title="llvm::MipsTargetLowering" alt="" coords="245,379,424,408"/><area shape="rect" id="node4" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="81,283,231,312"/><area shape="rect" id="node6" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="52,187,233,216"/><area shape="rect" id="node8" href="classbool.html" title="bool" alt="" coords="5,5,53,35"/><area shape="rect" id="node10" href="classunsigned.html" title="unsigned" alt="" coords="217,5,297,35"/><area shape="rect" id="node12" href="classllvm_1_1MipsSubtarget.html" title="llvm::MipsSubtarget" alt="" coords="260,283,409,312"/><area shape="rect" id="node14" href="classMipsGenSubtargetInfo.html" title="MipsGenSubtargetInfo" alt="" coords="257,187,420,216"/><area shape="rect" id="node16" href="classllvm_1_1MipsABIInfo.html" title="llvm::MipsABIInfo" alt="" coords="433,283,561,312"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1MipsSETargetLowering-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsSETargetLowering.html#ae4a45998b3e29ffba3a1281d59f5fd44">MipsSETargetLowering</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsTargetMachine.html">MipsTargetMachine</a> &amp;TM, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsSETargetLowering.html#a5ba3eb88ab4bdfd93254ac0409c8a670">addMSAIntType</a> (<a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">MVT::SimpleValueType</a> Ty, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MSA support for the given integer type and Register class.  <a href="#a5ba3eb88ab4bdfd93254ac0409c8a670"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsSETargetLowering.html#a55f86d5b3a2b0199ffc49673883415a0">addMSAFloatType</a> (<a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">MVT::SimpleValueType</a> Ty, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MSA support for the given floating-point type and Register class.  <a href="#a55f86d5b3a2b0199ffc49673883415a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsSETargetLowering.html#aa9d4a0558370a22a13d212ba146c6c46">allowsMisalignedMemoryAccesses</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> AS=0, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ARMSubtarget_8cpp.html#a10b9c760b4e80cab708ddbc48dd86144">Align</a>=1, <a class="el" href="classbool.html">bool</a> *Fast=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if the target supports unaligned memory accesses.  <a href="#aa9d4a0558370a22a13d212ba146c6c46"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsSETargetLowering.html#acd35968c6214497c6865b65b151a2e5b">LowerOperation</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">LowerOperation - Provide custom lowering hooks for some operations.  <a href="#acd35968c6214497c6865b65b151a2e5b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsSETargetLowering.html#a23c69653370af251e721680e01303967">PerformDAGCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for.  <a href="#a23c69653370af251e721680e01303967"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsSETargetLowering.html#a67f3a3e11cfc1fdc9e74bef4266247ed">EmitInstrWithCustomInserter</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag.  <a href="#a67f3a3e11cfc1fdc9e74bef4266247ed"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsSETargetLowering.html#a35b04e62a7ddeae31a6a372e97fa1df9">isShuffleMaskLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classint.html">int</a> &gt; &amp;Mask, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Targets can use this to indicate that they only support *some* VECTOR_SHUFFLE operations, those with specific masks.  <a href="#a35b04e62a7ddeae31a6a372e97fa1df9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsSETargetLowering.html#ab172c1a0e52cc32af5d786bcafa276b9">getRepRegClassFor</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the 'representative' register class for the specified value type.  <a href="#ab172c1a0e52cc32af5d786bcafa276b9"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="MipsSEISelLowering_8h_source.html#l00021">21</a> of file <a class="el" href="MipsSEISelLowering_8h_source.html">MipsSEISelLowering.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ae4a45998b3e29ffba3a1281d59f5fd44"></a><!-- doxytag: member="llvm::MipsSETargetLowering::MipsSETargetLowering" ref="ae4a45998b3e29ffba3a1281d59f5fd44" args="(const MipsTargetMachine &amp;TM, const MipsSubtarget &amp;STI)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MipsSETargetLowering.html#ae4a45998b3e29ffba3a1281d59f5fd44">MipsSETargetLowering::MipsSETargetLowering</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsTargetMachine.html">MipsTargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [explicit]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00038">38</a> of file <a class="el" href="MipsSEISelLowering_8cpp_source.html">MipsSEISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::ADDE</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00295">addMSAFloatType()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00246">addMSAIntType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01271">llvm::TargetLoweringBase::addRegisterClass()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="STLExtras_8h_source.html#l00247">llvm::array_lengthof()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00655">llvm::ISD::ATOMIC_FENCE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00545">llvm::ISD::BRCOND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00721">llvm::ISD::BUILTIN_OP_END</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01199">llvm::TargetLoweringBase::computeRegisterProperties()</a>, <a class="el" href="TargetLowering_8h_source.html#l00090">llvm::TargetLoweringBase::Custom</a>, <a class="el" href="TargetLowering_8h_source.html#l00089">llvm::TargetLoweringBase::Expand</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00779">llvm::ISD::EXTLOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00285">llvm::MipsSubtarget::getRegisterInfo()</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00204">llvm::MipsSubtarget::hasCnMips()</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00231">llvm::MipsSubtarget::hasDSP()</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00232">llvm::MipsSubtarget::hasDSPR2()</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00194">llvm::MipsSubtarget::hasMips32r6()</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00202">llvm::MipsSubtarget::hasMips64r6()</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00233">llvm::MipsSubtarget::hasMSA()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00147">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00209">llvm::MipsSubtarget::isFP64bit()</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00213">llvm::MipsSubtarget::isGP64bit()</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00216">llvm::MipsSubtarget::isSingleFloat()</a>, <a class="el" href="TargetLowering_8h_source.html#l00087">llvm::TargetLoweringBase::Legal</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::MULHU</a>, <a class="el" href="MipsSEISelLowering_8cpp.html#a39acf33cb52f65bf920312a7b7a0bc3a">NoDPLoadStore</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::SDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00339">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00354">llvm::ISD::SELECT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="TargetLowering_8h_source.html#l01352">llvm::TargetLoweringBase::setCondCodeAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01307">llvm::TargetLoweringBase::setLoadExtAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00806">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00805">llvm::ISD::SETOGT</a>, <a class="el" href="TargetLowering_8h_source.html#l01299">llvm::TargetLoweringBase::setOperationAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01375">llvm::TargetLoweringBase::setTargetDAGCombine()</a>, <a class="el" href="TargetLowering_8h_source.html#l01316">llvm::TargetLoweringBase::setTruncStoreAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00814">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00813">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00193">llvm::ISD::SMUL_LOHI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::SUBE</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00364">llvm::MipsTargetLowering::Subtarget</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::UDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00193">llvm::ISD::UMUL_LOHI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UREM</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00238">llvm::MipsSubtarget::useSoftFloat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00068">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00630">llvm::MVT::vector_valuetypes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00348">llvm::ISD::VSELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::ZEXTLOAD</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a55f86d5b3a2b0199ffc49673883415a0"></a><!-- doxytag: member="llvm::MipsSETargetLowering::addMSAFloatType" ref="a55f86d5b3a2b0199ffc49673883415a0" args="(MVT::SimpleValueType Ty, const TargetRegisterClass *RC)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MipsSETargetLowering.html#a55f86d5b3a2b0199ffc49673883415a0">MipsSETargetLowering::addMSAFloatType</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">MVT::SimpleValueType</a>&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable MSA support for the given floating-point type and Register class. </p>

<p>Definition at line <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00295">295</a> of file <a class="el" href="MipsSEISelLowering_8cpp_source.html">MipsSEISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l01271">llvm::TargetLoweringBase::addRegisterClass()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00721">llvm::ISD::BUILTIN_OP_END</a>, <a class="el" href="TargetLowering_8h_source.html#l00090">llvm::TargetLoweringBase::Custom</a>, <a class="el" href="TargetLowering_8h_source.html#l00089">llvm::TargetLoweringBase::Expand</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FEXP2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FLOG2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00237">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00264">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="TargetLowering_8h_source.html#l00087">llvm::TargetLoweringBase::Legal</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="TargetLowering_8h_source.html#l01352">llvm::TargetLoweringBase::setCondCodeAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00823">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00822">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00806">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00805">llvm::ISD::SETOGT</a>, <a class="el" href="TargetLowering_8h_source.html#l01299">llvm::TargetLoweringBase::setOperationAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00814">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00813">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v8f16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00348">llvm::ISD::VSELECT</a>.</p>

<p>Referenced by <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00038">MipsSETargetLowering()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ba3eb88ab4bdfd93254ac0409c8a670"></a><!-- doxytag: member="llvm::MipsSETargetLowering::addMSAIntType" ref="a5ba3eb88ab4bdfd93254ac0409c8a670" args="(MVT::SimpleValueType Ty, const TargetRegisterClass *RC)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MipsSETargetLowering.html#a5ba3eb88ab4bdfd93254ac0409c8a670">MipsSETargetLowering::addMSAIntType</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">MVT::SimpleValueType</a>&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable MSA support for the given integer type and Register class. </p>

<p>Definition at line <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00246">246</a> of file <a class="el" href="MipsSEISelLowering_8cpp_source.html">MipsSEISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="TargetLowering_8h_source.html#l01271">llvm::TargetLoweringBase::addRegisterClass()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00721">llvm::ISD::BUILTIN_OP_END</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTLZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTPOP</a>, <a class="el" href="TargetLowering_8h_source.html#l00090">llvm::TargetLoweringBase::Custom</a>, <a class="el" href="TargetLowering_8h_source.html#l00089">llvm::TargetLoweringBase::Expand</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00264">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="TargetLowering_8h_source.html#l00087">llvm::TargetLoweringBase::Legal</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="TargetLowering_8h_source.html#l01352">llvm::TargetLoweringBase::setCondCodeAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00823">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00822">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00826">llvm::ISD::SETNE</a>, <a class="el" href="TargetLowering_8h_source.html#l01299">llvm::TargetLoweringBase::setOperationAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00814">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00813">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UREM</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00298">llvm::ISD::VECTOR_SHUFFLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00348">llvm::ISD::VSELECT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::XOR</a>.</p>

<p>Referenced by <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00038">MipsSETargetLowering()</a>.</p>

</div>
</div>
<a class="anchor" id="aa9d4a0558370a22a13d212ba146c6c46"></a><!-- doxytag: member="llvm::MipsSETargetLowering::allowsMisalignedMemoryAccesses" ref="aa9d4a0558370a22a13d212ba146c6c46" args="(EVT VT, unsigned AS=0, unsigned Align=1, bool *Fast=nullptr) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MipsSETargetLowering.html#aa9d4a0558370a22a13d212ba146c6c46">MipsSETargetLowering::allowsMisalignedMemoryAccesses</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AddrSpace</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Align</em> = <code>1</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> *&#160;</td>
          <td class="paramname"> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Determine if the target supports unaligned memory accesses. </p>
<p>This function returns true if the target allows unaligned memory accesses of the specified type in the given address space. If true, it also returns whether the unaligned memory access is "fast" in the last argument by reference. This is used, for example, in situations where an array copy/move/set is converted to a sequence of store operations. Its use helps to ensure that such replacements don't generate code that causes an alignment error (trap) on the target machine. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6753690add932a51a27a1249499afa7c">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00333">333</a> of file <a class="el" href="MipsSEISelLowering_8cpp_source.html">MipsSEISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00163">llvm::MVT::SimpleTy</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00364">llvm::MipsTargetLowering::Subtarget</a>, and <a class="el" href="MipsSubtarget_8h_source.html#l00272">llvm::MipsSubtarget::systemSupportsUnalignedAccess()</a>.</p>

</div>
</div>
<a class="anchor" id="a67f3a3e11cfc1fdc9e74bef4266247ed"></a><!-- doxytag: member="llvm::MipsSETargetLowering::EmitInstrWithCustomInserter" ref="a67f3a3e11cfc1fdc9e74bef4266247ed" args="(MachineInstr *MI, MachineBasicBlock *MBB) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="el" href="classllvm_1_1MipsSETargetLowering.html#a67f3a3e11cfc1fdc9e74bef4266247ed">MipsSETargetLowering::EmitInstrWithCustomInserter</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag. </p>
<p>These instructions are special in various ways, which require special support to insert. The specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> is created but not inserted into any basic blocks, and this method is called to expand it into a sequence of instructions, potentially also creating new basic blocks and control flow. As long as the returned basic block is different (i.e., we created a new one), the custom inserter is free to modify the rest of <code>MBB</code>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MipsTargetLowering.html#a1b68fcb69c06f0911ee5625a9f72c21f">llvm::MipsTargetLowering</a>.</p>

<p>Definition at line <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01113">1113</a> of file <a class="el" href="MipsSEISelLowering_8cpp_source.html">MipsSEISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="ab172c1a0e52cc32af5d786bcafa276b9"></a><!-- doxytag: member="llvm::MipsSETargetLowering::getRepRegClassFor" ref="ab172c1a0e52cc32af5d786bcafa276b9" args="(MVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="el" href="classllvm_1_1MipsSETargetLowering.html#ab172c1a0e52cc32af5d786bcafa276b9">MipsSETargetLowering::getRepRegClassFor</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the 'representative' register class for the specified value type. </p>
<p>The 'representative' register class is the largest legal super-reg register class for the register class of the value type. For example, on i386 the rep register class for i8, i16, and i32 are GR32; while the rep register class is GR64 on x86_64. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#abfe348b051b61449a611f0194761fccf">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00237">237</a> of file <a class="el" href="MipsSEISelLowering_8cpp_source.html">MipsSEISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MipsSubtarget_8h_source.html#l00231">llvm::MipsSubtarget::hasDSP()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00364">llvm::MipsTargetLowering::Subtarget</a>, and <a class="el" href="MachineValueType_8h_source.html#l00119">llvm::MVT::Untyped</a>.</p>

</div>
</div>
<a class="anchor" id="a35b04e62a7ddeae31a6a372e97fa1df9"></a><!-- doxytag: member="llvm::MipsSETargetLowering::isShuffleMaskLegal" ref="a35b04e62a7ddeae31a6a372e97fa1df9" args="(const SmallVectorImpl&lt; int &gt; &amp;Mask, EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MipsSETargetLowering.html#a35b04e62a7ddeae31a6a372e97fa1df9">llvm::MipsSETargetLowering::isShuffleMaskLegal</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classint.html">int</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Targets can use this to indicate that they only support *some* VECTOR_SHUFFLE operations, those with specific masks. </p>
<p>By default, if a target supports the VECTOR_SHUFFLE node, all mask values are assumed to be legal. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a4b6d7bad7a605a9b0dd78978ee82ddab">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="MipsSEISelLowering_8h_source.html#l00046">46</a> of file <a class="el" href="MipsSEISelLowering_8h_source.html">MipsSEISelLowering.h</a>.</p>

</div>
</div>
<a class="anchor" id="acd35968c6214497c6865b65b151a2e5b"></a><!-- doxytag: member="llvm::MipsSETargetLowering::LowerOperation" ref="acd35968c6214497c6865b65b151a2e5b" args="(SDValue Op, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1MipsSETargetLowering.html#acd35968c6214497c6865b65b151a2e5b">MipsSETargetLowering::LowerOperation</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>LowerOperation - Provide custom lowering hooks for some operations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MipsTargetLowering.html#a9935c00eaf6557ca6bfdb6ced9c377f6">llvm::MipsTargetLowering</a>.</p>

<p>Definition at line <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00360">360</a> of file <a class="el" href="MipsSEISelLowering_8cpp_source.html">MipsSEISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00090">llvm::MipsISD::DivRem</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00091">llvm::MipsISD::DivRemU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00147">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::MULHU</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00080">llvm::MipsISD::Mult</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00081">llvm::MipsISD::Multu</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::SDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00193">llvm::ISD::SMUL_LOHI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::UDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00193">llvm::ISD::UMUL_LOHI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00298">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

</div>
</div>
<a class="anchor" id="a23c69653370af251e721680e01303967"></a><!-- doxytag: member="llvm::MipsSETargetLowering::PerformDAGCombine" ref="a23c69653370af251e721680e01303967" args="(SDNode *N, DAGCombinerInfo &amp;DCI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1MipsSETargetLowering.html#a23c69653370af251e721680e01303967">MipsSETargetLowering::PerformDAGCombine</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for. </p>
<p>The semantics are as follows: Return <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a>: SDValue.Val == 0 - No change was made SDValue.Val == N - N was replaced, is dead, and is already handled. otherwise - N should be replaced by the returned Operand.</p>
<p>In addition, methods provided by DAGCombinerInfo may be used to perform more complex transformations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MipsTargetLowering.html#a6b3ae019ac2faf4a810a9b8fa80b747d">llvm::MipsTargetLowering</a>.</p>

<p>Definition at line <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01067">1067</a> of file <a class="el" href="MipsSEISelLowering_8cpp_source.html">MipsSEISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::ADDE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="TargetLowering_8h_source.html#l02136">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00528">performADDECombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00548">performANDCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00834">performMULCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00663">performORCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00970">performSETCCCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00872">performSHLCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00895">performSRACombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00941">performSRLCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00783">performSUBECombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00983">performVSELECTCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01039">performXORCombine()</a>, <a class="el" href="SelectionDAGDumper_8cpp_source.html#l00649">llvm::SDNode::printrWithDepth()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::SUBE</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00364">llvm::MipsTargetLowering::Subtarget</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00348">llvm::ISD::VSELECT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::XOR</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="MipsSEISelLowering_8h_source.html">MipsSEISelLowering.h</a></li>
<li><a class="el" href="MipsSEISelLowering_8cpp_source.html">MipsSEISelLowering.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:41:11 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
