#define PM_FLASH_BUFFERS 4
#ifndef PM_LESC_ENABLED
#define PM_LESC_ENABLED 0
#ifndef PM_RA_PROTECTION_ENABLED
#define PM_RA_PROTECTION_ENABLED 0
#ifndef PM_RA_PROTECTION_TRACKED_PEERS_NUM
#define PM_RA_PROTECTION_TRACKED_PEERS_NUM 8
#ifndef PM_RA_PROTECTION_MIN_WAIT_INTERVAL
#define PM_RA_PROTECTION_MIN_WAIT_INTERVAL 4000
#ifndef PM_RA_PROTECTION_MAX_WAIT_INTERVAL
#define PM_RA_PROTECTION_MAX_WAIT_INTERVAL 64000
#ifndef PM_RA_PROTECTION_REWARD_PERIOD
#define PM_RA_PROTECTION_REWARD_PERIOD 10000
#ifndef PM_HANDLER_SEC_DELAY_MS
#define PM_HANDLER_SEC_DELAY_MS 0
#define BLE_NUS_CONFIG_LOG_ENABLED 0
#ifndef NRF_MPU_LIB_ENABLED
#define NRF_MPU_LIB_ENABLED 0
#ifndef NRF_MPU_LIB_CLI_CMDS
#define NRF_MPU_LIB_CLI_CMDS 0
#ifndef NRF_CRYPTO_BACKEND_CC310_BL_INTERRUPTS_ENABLED
#define NRF_CRYPTO_BACKEND_CC310_BL_INTERRUPTS_ENABLED 1
#ifndef NRF_CRYPTO_BACKEND_CC310_ECC_CURVE25519_ENABLED
#define NRF_CRYPTO_BACKEND_CC310_ECC_CURVE25519_ENABLED 1
#ifndef NRF_CRYPTO_BACKEND_CC310_ECC_ED25519_ENABLED
#define NRF_CRYPTO_BACKEND_CC310_ECC_ED25519_ENABLED 1
#ifndef NRF_CRYPTO_BACKEND_CC310_INTERRUPTS_ENABLED
#define NRF_CRYPTO_BACKEND_CC310_INTERRUPTS_ENABLED 1
#ifndef NRF_CRYPTO_BACKEND_OPTIGA_ENABLED
#define NRF_CRYPTO_BACKEND_OPTIGA_ENABLED 0
#ifndef NRF_CRYPTO_BACKEND_OPTIGA_RNG_ENABLED
#define NRF_CRYPTO_BACKEND_OPTIGA_RNG_ENABLED 0
#ifndef NRF_CRYPTO_BACKEND_OPTIGA_ECC_SECP256R1_ENABLED
#define NRF_CRYPTO_BACKEND_OPTIGA_ECC_SECP256R1_ENABLED 1
#ifndef NRF_CRYPTO_CURVE25519_BIG_ENDIAN_ENABLED
#define NRF_CRYPTO_CURVE25519_BIG_ENDIAN_ENABLED 0
#define COMP_CONFIG_IRQ_PRIORITY 6
#define GPIOTE_CONFIG_IRQ_PRIORITY 6
#define I2S_ENABLED 0
#define I2S_CONFIG_SDOUT_PIN 29
#define I2S_CONFIG_ALIGN 0
#define I2S_CONFIG_SWIDTH 1
#define I2S_CONFIG_MCK_SETUP 536870912
#define I2S_CONFIG_IRQ_PRIORITY 6
#define LPCOMP_CONFIG_IRQ_PRIORITY 6
#define NRFX_CLOCK_CONFIG_IRQ_PRIORITY 6
#define NRFX_COMP_CONFIG_IRQ_PRIORITY 6
#define NRFX_GPIOTE_CONFIG_IRQ_PRIORITY 6
#define NRFX_I2S_ENABLED 0
#define NRFX_I2S_CONFIG_IRQ_PRIORITY 6
#define NRFX_LPCOMP_CONFIG_IRQ_PRIORITY 6
#define NRFX_PDM_CONFIG_IRQ_PRIORITY 6
#define NRFX_POWER_CONFIG_IRQ_PRIORITY 6
#define NRFX_PWM_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define NRFX_QDEC_CONFIG_IRQ_PRIORITY 6
#define NRFX_QSPI_CONFIG_IRQ_PRIORITY 6
#define NRFX_RNG_CONFIG_IRQ_PRIORITY 6
#define NRFX_RTC_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define NRFX_SPIM_ENABLED 0
#define NRFX_SPIM2_ENABLED 0
#define NRFX_SPIM_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define NRFX_SPIS_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define NRFX_SPI_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define NRFX_TIMER_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define NRFX_TWIM_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define NRFX_TWIM_CONFIG_LOG_LEVEL 3
#define NRFX_TWIS_ENABLED 0
#define NRFX_TWIS1_ENABLED 0
#define NRFX_TWIS_NO_SYNC_MODE 0
#define NRFX_TWIS_DEFAULT_CONFIG_IRQ_PRIORITY 6
//#define NRFX_TWI_ENABLED 1
//#define NRFX_TWI0_ENABLED 1
#define NRFX_TWI_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define NRFX_UARTE_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define NRFX_UART_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define NRFX_WDT_CONFIG_RELOAD_VALUE 3000
#ifndef NRFX_WDT_CONFIG_NO_IRQ
#define NRFX_WDT_CONFIG_NO_IRQ 0
#define NRFX_WDT_CONFIG_IRQ_PRIORITY 6
#define PDM_CONFIG_IRQ_PRIORITY 6
#define POWER_CONFIG_IRQ_PRIORITY 6
//#define POWER_CONFIG_DEFAULT_DCDCEN 1
//#ifndef PWM_ENABLED
//#define PWM_ENABLED 1
#ifndef PWM_DEFAULT_CONFIG_OUT0_PIN
#define PWM_DEFAULT_CONFIG_OUT0_PIN 31
#ifndef PWM_DEFAULT_CONFIG_OUT1_PIN
#define PWM_DEFAULT_CONFIG_OUT1_PIN 31
#ifndef PWM_DEFAULT_CONFIG_OUT2_PIN
#define PWM_DEFAULT_CONFIG_OUT2_PIN 31
#ifndef PWM_DEFAULT_CONFIG_OUT3_PIN
#define PWM_DEFAULT_CONFIG_OUT3_PIN 31
#ifndef PWM_DEFAULT_CONFIG_BASE_CLOCK
#define PWM_DEFAULT_CONFIG_BASE_CLOCK 0
#ifndef PWM_DEFAULT_CONFIG_COUNT_MODE
#define PWM_DEFAULT_CONFIG_COUNT_MODE 0
#ifndef PWM_DEFAULT_CONFIG_TOP_VALUE
#define PWM_DEFAULT_CONFIG_TOP_VALUE 1000
#ifndef PWM_DEFAULT_CONFIG_LOAD_MODE
#define PWM_DEFAULT_CONFIG_LOAD_MODE 0
#ifndef PWM_DEFAULT_CONFIG_STEP_MODE
#define PWM_DEFAULT_CONFIG_STEP_MODE 0
#ifndef PWM_DEFAULT_CONFIG_IRQ_PRIORITY
#define PWM_DEFAULT_CONFIG_IRQ_PRIORITY 6
//#ifndef PWM0_ENABLED
//#define PWM0_ENABLED 1
#ifndef PWM1_ENABLED
#define PWM1_ENABLED 0
#ifndef PWM2_ENABLED
#define PWM2_ENABLED 0
#ifndef PWM3_ENABLED
#define PWM3_ENABLED 0
#define QDEC_CONFIG_IRQ_PRIORITY 6
#define QSPI_CONFIG_IRQ_PRIORITY 6
#define RNG_CONFIG_IRQ_PRIORITY 6
#define RTC_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define SAADC_CONFIG_RESOLUTION 0
#define SPIS_DEFAULT_CONFIG_IRQ_PRIORITY 6
#ifndef SPI_ENABLED
#define SPI_ENABLED 0
#ifndef SPI_DEFAULT_CONFIG_IRQ_PRIORITY
#define SPI_DEFAULT_CONFIG_IRQ_PRIORITY 6
#ifndef NRF_SPI_DRV_MISO_PULLUP_CFG
#define NRF_SPI_DRV_MISO_PULLUP_CFG 1
#ifndef SPI0_ENABLED
#define SPI0_ENABLED 0
#ifndef SPI0_USE_EASY_DMA
#define SPI0_USE_EASY_DMA 1
#ifndef SPI1_ENABLED
#define SPI1_ENABLED 0
#ifndef SPI1_USE_EASY_DMA
#define SPI1_USE_EASY_DMA 1
#ifndef SPI2_ENABLED
#define SPI2_ENABLED 0
#ifndef SPI2_USE_EASY_DMA
#define SPI2_USE_EASY_DMA 1
#define TIMER_DEFAULT_CONFIG_IRQ_PRIORITY 6
#ifndef TWIS_ENABLED
#define TWIS_ENABLED 0
#ifndef TWIS0_ENABLED
#define TWIS0_ENABLED 0
#ifndef TWIS1_ENABLED
#define TWIS1_ENABLED 0
#ifndef TWIS_ASSUME_INIT_AFTER_RESET_ONLY
#define TWIS_ASSUME_INIT_AFTER_RESET_ONLY 0
#ifndef TWIS_NO_SYNC_MODE
#define TWIS_NO_SYNC_MODE 0
#ifndef TWIS_DEFAULT_CONFIG_ADDR0
#define TWIS_DEFAULT_CONFIG_ADDR0 0
#ifndef TWIS_DEFAULT_CONFIG_ADDR1
#define TWIS_DEFAULT_CONFIG_ADDR1 0
#ifndef TWIS_DEFAULT_CONFIG_SCL_PULL
#define TWIS_DEFAULT_CONFIG_SCL_PULL 0
#ifndef TWIS_DEFAULT_CONFIG_SDA_PULL
#define TWIS_DEFAULT_CONFIG_SDA_PULL 0
#ifndef TWIS_DEFAULT_CONFIG_IRQ_PRIORITY
#define TWIS_DEFAULT_CONFIG_IRQ_PRIORITY 6
//#ifndef TWI_ENABLED
//#define TWI_ENABLED 1
//#ifndef TWI_DEFAULT_CONFIG_FREQUENCY
//#define TWI_DEFAULT_CONFIG_FREQUENCY 26738688
//#ifndef TWI_DEFAULT_CONFIG_CLR_BUS_INIT
//#define TWI_DEFAULT_CONFIG_CLR_BUS_INIT 1
//#ifndef TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT
//#define TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT 0
//#ifndef TWI_DEFAULT_CONFIG_IRQ_PRIORITY
//#define TWI_DEFAULT_CONFIG_IRQ_PRIORITY 6
//#ifndef TWI0_ENABLED
//#define TWI0_ENABLED 1
//#ifndef TWI0_USE_EASY_DMA
//#define TWI0_USE_EASY_DMA 1
//#ifndef TWI1_ENABLED
//#define TWI1_ENABLED 0
//#ifndef TWI1_USE_EASY_DMA
//#define TWI1_USE_EASY_DMA 0
#define UART_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define USBD_CONFIG_IRQ_PRIORITY 6
#ifndef USBD_CONFIG_DMASCHEDULER_ISO_BOOST
#define USBD_CONFIG_DMASCHEDULER_ISO_BOOST 1
#ifndef USBD_CONFIG_ISO_IN_ZLP
#define USBD_CONFIG_ISO_IN_ZLP 0
#define WDT_ENABLED 1
#define WDT_CONFIG_RELOAD_VALUE 3000
#define WDT_CONFIG_IRQ_PRIORITY 6
#define APP_TIMER_CONFIG_IRQ_PRIORITY 6
#define APP_TIMER_CONFIG_OP_QUEUE_SIZE 10
#ifndef APP_TIMER_SAFE_WINDOW_MS
#define APP_TIMER_SAFE_WINDOW_MS 300000
#define APP_USBD_HID_KBD_ENABLED 0
#define APP_USBD_HID_MOUSE_ENABLED 0
#define FDS_VIRTUAL_PAGES 3
#define APP_USBD_CDC_ACM_ENABLED 0
#ifndef NRF_CLI_METAKEYS_ENABLED
#define NRF_CLI_METAKEYS_ENABLED 0
#ifndef NRF_FPRINTF_FLAG_AUTOMATIC_CR_ON_LF_ENABLED
#define NRF_FPRINTF_FLAG_AUTOMATIC_CR_ON_LF_ENABLED 1
#define NRF_LOG_BACKEND_RTT_ENABLED 1
#define NRF_LOG_BACKEND_UART_ENABLED 0
#define NRF_LOG_BACKEND_UART_TX_PIN 6
#define NRF_LOG_DEFERRED 0
#define NRF_LOG_TIMESTAMP_DEFAULT_FREQUENCY 0
#ifndef NRF_MPU_LIB_CONFIG_LOG_ENABLED
#define NRF_MPU_LIB_CONFIG_LOG_ENABLED 0
#ifndef NRF_MPU_LIB_CONFIG_LOG_LEVEL
#define NRF_MPU_LIB_CONFIG_LOG_LEVEL 3
#ifndef NRF_MPU_LIB_CONFIG_INFO_COLOR
#define NRF_MPU_LIB_CONFIG_INFO_COLOR 0
#ifndef NRF_MPU_LIB_CONFIG_DEBUG_COLOR
#define NRF_MPU_LIB_CONFIG_DEBUG_COLOR 0
#ifndef MAX3421E_HOST_CONFIG_LOG_ENABLED
#define MAX3421E_HOST_CONFIG_LOG_ENABLED 0
#ifndef MAX3421E_HOST_CONFIG_LOG_LEVEL
#define MAX3421E_HOST_CONFIG_LOG_LEVEL 3
#ifndef MAX3421E_HOST_CONFIG_INFO_COLOR
#define MAX3421E_HOST_CONFIG_INFO_COLOR 0
#ifndef MAX3421E_HOST_CONFIG_DEBUG_COLOR
#define MAX3421E_HOST_CONFIG_DEBUG_COLOR 0
#define USBD_CONFIG_LOG_ENABLED 0
#ifndef NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_ENABLED
#define NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_ENABLED 0
#ifndef NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_LEVEL
#define NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_LEVEL 3
#ifndef NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_INIT_FILTER_LEVEL
#define NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_INIT_FILTER_LEVEL 3
#ifndef NRF_BLOCK_DEV_EMPTY_CONFIG_INFO_COLOR
#define NRF_BLOCK_DEV_EMPTY_CONFIG_INFO_COLOR 0
#ifndef NRF_BLOCK_DEV_EMPTY_CONFIG_DEBUG_COLOR
#define NRF_BLOCK_DEV_EMPTY_CONFIG_DEBUG_COLOR 0
#ifndef NRF_BLOCK_DEV_QSPI_CONFIG_LOG_ENABLED
#define NRF_BLOCK_DEV_QSPI_CONFIG_LOG_ENABLED 0
#ifndef NRF_BLOCK_DEV_QSPI_CONFIG_LOG_LEVEL
#define NRF_BLOCK_DEV_QSPI_CONFIG_LOG_LEVEL 3
#ifndef NRF_BLOCK_DEV_QSPI_CONFIG_LOG_INIT_FILTER_LEVEL
#define NRF_BLOCK_DEV_QSPI_CONFIG_LOG_INIT_FILTER_LEVEL 3
#ifndef NRF_BLOCK_DEV_QSPI_CONFIG_INFO_COLOR
#define NRF_BLOCK_DEV_QSPI_CONFIG_INFO_COLOR 0
#ifndef NRF_BLOCK_DEV_QSPI_CONFIG_DEBUG_COLOR
#define NRF_BLOCK_DEV_QSPI_CONFIG_DEBUG_COLOR 0
#ifndef NRF_BLOCK_DEV_RAM_CONFIG_LOG_ENABLED
#define NRF_BLOCK_DEV_RAM_CONFIG_LOG_ENABLED 0
#ifndef NRF_BLOCK_DEV_RAM_CONFIG_LOG_LEVEL
#define NRF_BLOCK_DEV_RAM_CONFIG_LOG_LEVEL 3
#ifndef NRF_BLOCK_DEV_RAM_CONFIG_LOG_INIT_FILTER_LEVEL
#define NRF_BLOCK_DEV_RAM_CONFIG_LOG_INIT_FILTER_LEVEL 3
#ifndef NRF_BLOCK_DEV_RAM_CONFIG_INFO_COLOR
#define NRF_BLOCK_DEV_RAM_CONFIG_INFO_COLOR 0
#ifndef NRF_BLOCK_DEV_RAM_CONFIG_DEBUG_COLOR
#define NRF_BLOCK_DEV_RAM_CONFIG_DEBUG_COLOR 0
#ifndef PM_LOG_ENABLED
#define PM_LOG_ENABLED 1
#ifndef PM_LOG_LEVEL
#define PM_LOG_LEVEL 3
#ifndef PM_LOG_INFO_COLOR
#define PM_LOG_INFO_COLOR 0
#ifndef PM_LOG_DEBUG_COLOR
#define PM_LOG_DEBUG_COLOR 0
#define NRF_SDH_BLE_GATT_MAX_MTU_SIZE 247
#define NRF_SDH_BLE_GATTS_ATTR_TAB_SIZE 2048
#define NRF_SDH_BLE_VS_UUID_COUNT 10
#define NRF_SDH_BLE_SERVICE_CHANGED 1
#ifndef NRF_BLE_SCAN_OBSERVER_PRIO
#define NRF_BLE_SCAN_OBSERVER_PRIO 1
#define NRF_SDH_CLOCK_LF_SRC 1
#define NRF_SDH_CLOCK_LF_RC_CTIV 0
#define NRF_SDH_CLOCK_LF_RC_TEMP_CTIV 0
#define NRF_SDH_CLOCK_LF_ACCURACY 7
