# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 56
attribute \cells_not_processed 1
attribute \src "dut.sv:7.1-41.10"
attribute \dynports 1
module \macc
  parameter \SIZEIN 16
  parameter \SIZEOUT 40
  attribute \src "dut.sv:8.8-8.11"
  wire input 1 \clk
  attribute \src "dut.sv:8.13-8.15"
  wire input 2 \ce
  attribute \src "dut.sv:8.17-8.22"
  wire input 3 \sload
  attribute \src "dut.sv:9.28-9.29"
  wire width 16 input 4 signed \a
  attribute \src "dut.sv:9.31-9.32"
  wire width 16 input 5 signed \b
  attribute \src "dut.sv:10.30-10.39"
  wire width 40 output 6 signed \accum_out
  attribute \src "dut.sv:13.25-13.34"
  attribute \reg 1
  wire width 16 signed \a_reg
  attribute \src "dut.sv:13.36-13.45"
  attribute \reg 1
  wire width 16 signed \b_reg
  attribute \src "dut.sv:14.5-14.18"
  attribute \reg 1
  wire \sload_reg
  attribute \src "dut.sv:15.27-15.39"
  attribute \reg 1
  wire width 32 signed \mult_reg
  attribute \src "dut.sv:16.26-16.39"
  attribute \reg 1
  wire width 40 signed \adder_out
  attribute \src "dut.sv:16.41-16.51"
  attribute \reg 1
  wire width 40 signed \old_result
  wire width 16 $auto$module.cpp:696:import_continuous_assign$2
  wire width 16 $auto$module.cpp:696:import_continuous_assign$4
  wire $auto$module.cpp:696:import_continuous_assign$6
  wire width 32 $auto$module.cpp:696:import_continuous_assign$8
  wire width 40 $auto$module.cpp:696:import_continuous_assign$10
  attribute \src "dut.sv:17.1-25.4"
  wire width 40 $0\old_result
  attribute \src "dut.sv:27.1-36.5"
  wire width 16 $0\a_reg[15:0]
  attribute \src "dut.sv:27.1-36.5"
  wire width 40 $0\adder_out[39:0]
  attribute \src "dut.sv:27.1-36.5"
  wire width 16 $0\b_reg[15:0]
  attribute \src "dut.sv:27.1-36.5"
  wire width 32 $0\mult_reg[31:0]
  attribute \src "dut.sv:27.1-36.5"
  wire $0\sload_reg[0:0]
  wire width 32 $auto$expression.cpp:2127:import_operation$13
  wire width 40 $auto$expression.cpp:2055:import_operation$15
  cell $mul $mul$dut.sv:32$14
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 16
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \a_reg
    connect \B \b_reg
    connect \Y $auto$expression.cpp:2127:import_operation$13
  end
  cell $add $add$dut.sv:35$16
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 40
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 40
    connect \A \old_result
    connect \B \mult_reg
    connect \Y $auto$expression.cpp:2055:import_operation$15
  end
  attribute \src "dut.sv:13.25-13.30"
  process $proc$dut.sv:13$1
    assign $auto$module.cpp:696:import_continuous_assign$2 16'0000000000000000
    sync always
    sync init
      update \a_reg $auto$module.cpp:696:import_continuous_assign$2
  end
  attribute \src "dut.sv:13.36-13.41"
  process $proc$dut.sv:13$3
    assign $auto$module.cpp:696:import_continuous_assign$4 16'0000000000000000
    sync always
    sync init
      update \b_reg $auto$module.cpp:696:import_continuous_assign$4
  end
  attribute \src "dut.sv:14.5-14.14"
  process $proc$dut.sv:14$5
    assign $auto$module.cpp:696:import_continuous_assign$6 1'0
    sync always
    sync init
      update \sload_reg $auto$module.cpp:696:import_continuous_assign$6
  end
  attribute \src "dut.sv:15.27-15.35"
  process $proc$dut.sv:15$7
    assign $auto$module.cpp:696:import_continuous_assign$8 0
    sync always
    sync init
      update \mult_reg $auto$module.cpp:696:import_continuous_assign$8
  end
  attribute \src "dut.sv:16.26-16.35"
  process $proc$dut.sv:16$9
    assign $auto$module.cpp:696:import_continuous_assign$10 40'0000000000000000000000000000000000000000
    sync always
    sync init
      update \adder_out $auto$module.cpp:696:import_continuous_assign$10
  end
  attribute \src "dut.sv:17.1-25.4"
  process $proc$dut.sv:17$11
    assign $0\old_result \old_result
    attribute \src "dut.sv:18.2-24.27"
    switch \sload_reg
    attribute \src "dut.sv:18.2-24.27"
      case 1'1
        assign $0\old_result 40'0000000000000000000000000000000000000000
    attribute \src "dut.sv:18.2-24.27"
      case 
        assign $0\old_result \adder_out
    end
    sync always
      update \old_result $0\old_result
  end
  attribute \src "dut.sv:27.1-36.5"
  attribute \always_ff 1
  process $proc$dut.sv:27$12
    assign $0\a_reg[15:0] \a_reg
    assign $0\adder_out[39:0] \adder_out
    assign $0\b_reg[15:0] \b_reg
    assign $0\mult_reg[31:0] \mult_reg
    assign $0\sload_reg[0:0] \sload_reg
    attribute \src "dut.sv:28.2-36.5"
    switch \ce
    attribute \src "dut.sv:29.2-36.5"
      case 1'1
        assign $0\a_reg[15:0] \a
        assign $0\b_reg[15:0] \b
        assign $0\mult_reg[31:0] $auto$expression.cpp:2127:import_operation$13
        assign $0\sload_reg[0:0] \sload
        assign $0\adder_out[39:0] $auto$expression.cpp:2055:import_operation$15
      case 
    end
    sync posedge \clk
      update \a_reg $0\a_reg[15:0]
      update \adder_out $0\adder_out[39:0]
      update \b_reg $0\b_reg[15:0]
      update \mult_reg $0\mult_reg[31:0]
      update \sload_reg $0\sload_reg[0:0]
  end
  connect \accum_out \adder_out
end
attribute \cells_not_processed 1
attribute \src "dut.sv:44.1-84.10"
attribute \dynports 1
module \macc2
  parameter \SIZEIN 16
  parameter \SIZEOUT 40
  attribute \src "dut.sv:45.8-45.11"
  wire input 1 \clk
  attribute \src "dut.sv:46.8-46.10"
  wire input 2 \ce
  attribute \src "dut.sv:47.8-47.11"
  wire input 3 \rst
  attribute \src "dut.sv:48.28-48.29"
  wire width 16 input 4 signed \a
  attribute \src "dut.sv:48.31-48.32"
  wire width 16 input 5 signed \b
  attribute \src "dut.sv:49.30-49.39"
  wire width 40 output 6 signed \accum_out
  attribute \src "dut.sv:50.9-50.17"
  wire output 7 \overflow
  attribute \src "dut.sv:53.25-53.34"
  attribute \reg 1
  wire width 16 signed \a_reg
  attribute \src "dut.sv:53.36-53.45"
  attribute \reg 1
  wire width 16 signed \b_reg
  attribute \src "dut.sv:53.47-53.57"
  attribute \reg 1
  wire width 16 signed \a_reg2
  attribute \src "dut.sv:53.59-53.69"
  attribute \reg 1
  wire width 16 signed \b_reg2
  attribute \src "dut.sv:54.27-54.39"
  attribute \reg 1
  wire width 32 signed \mult_reg
  attribute \src "dut.sv:55.24-55.37"
  attribute \reg 1
  wire width 41 signed \adder_out
  attribute \src "dut.sv:56.5-56.21"
  attribute \reg 1
  wire \overflow_reg
  wire width 16 $auto$module.cpp:696:import_continuous_assign$18
  wire width 16 $auto$module.cpp:696:import_continuous_assign$20
  wire width 16 $auto$module.cpp:696:import_continuous_assign$22
  wire width 16 $auto$module.cpp:696:import_continuous_assign$24
  wire width 32 $auto$module.cpp:696:import_continuous_assign$26
  wire width 41 $auto$module.cpp:696:import_continuous_assign$28
  wire $auto$module.cpp:696:import_continuous_assign$30
  wire $auto$rtlil.cc:3397:Ge$32
  wire $auto$rtlil.cc:3387:Or$34
  wire width 64 signed $auto$rtlil.cc:3474:Mux$36
  wire width 32 $auto$expression.cpp:2127:import_operation$38
  wire width 41 $auto$expression.cpp:2055:import_operation$40
  attribute \src "dut.sv:70.3-70.13"
  wire width 16 $auto$process.cpp:4641:import_assignment_sync$42
  attribute \src "dut.sv:71.3-71.14"
  wire width 16 $auto$process.cpp:4641:import_assignment_sync$44
  attribute \src "dut.sv:72.3-72.13"
  wire width 16 $auto$process.cpp:4641:import_assignment_sync$46
  attribute \src "dut.sv:73.3-73.14"
  wire width 16 $auto$process.cpp:4641:import_assignment_sync$48
  attribute \src "dut.sv:74.3-74.16"
  wire width 32 $auto$process.cpp:4641:import_assignment_sync$50
  attribute \src "dut.sv:75.3-75.17"
  wire width 41 $auto$process.cpp:4641:import_assignment_sync$52
  attribute \src "dut.sv:76.3-76.23"
  wire $auto$process.cpp:4641:import_assignment_sync$54
  cell $ge $ge$dut.sv:79$31
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 41
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \adder_out
    connect \B 64'0000000000000000000000001000000000000000000000000000000000000000
    connect \Y $auto$rtlil.cc:3397:Ge$32
  end
  cell $or $or$dut.sv:79$33
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3397:Ge$32
    connect \B \overflow_reg
    connect \Y $auto$rtlil.cc:3387:Or$34
  end
  cell $mux $mux$dut.sv:82$35
    parameter \WIDTH 64
    connect \A { \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out [40] \adder_out }
    connect \B 64'0000000000000000000000000111111111111111111111111111111111111111
    connect \S \overflow
    connect \Y $auto$rtlil.cc:3474:Mux$36
  end
  cell $mul $mul$dut.sv:64$39
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 16
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \a_reg2
    connect \B \b_reg2
    connect \Y $auto$expression.cpp:2127:import_operation$38
  end
  cell $add $add$dut.sv:66$41
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 41
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 41
    connect \A \adder_out
    connect \B \mult_reg
    connect \Y $auto$expression.cpp:2055:import_operation$40
  end
  attribute \src "dut.sv:70.3-70.13"
  cell $mux $auto$process.cpp:4643:import_assignment_sync$43
    parameter \WIDTH 16
    connect \A \a
    connect \B 16'0000000000000000
    connect \S \rst
    connect \Y $auto$process.cpp:4641:import_assignment_sync$42
  end
  attribute \src "dut.sv:71.3-71.14"
  cell $mux $auto$process.cpp:4643:import_assignment_sync$45
    parameter \WIDTH 16
    connect \A \a_reg
    connect \B 16'0000000000000000
    connect \S \rst
    connect \Y $auto$process.cpp:4641:import_assignment_sync$44
  end
  attribute \src "dut.sv:72.3-72.13"
  cell $mux $auto$process.cpp:4643:import_assignment_sync$47
    parameter \WIDTH 16
    connect \A \b
    connect \B 16'0000000000000000
    connect \S \rst
    connect \Y $auto$process.cpp:4641:import_assignment_sync$46
  end
  attribute \src "dut.sv:73.3-73.14"
  cell $mux $auto$process.cpp:4643:import_assignment_sync$49
    parameter \WIDTH 16
    connect \A \b_reg
    connect \B 16'0000000000000000
    connect \S \rst
    connect \Y $auto$process.cpp:4641:import_assignment_sync$48
  end
  attribute \src "dut.sv:74.3-74.16"
  cell $mux $auto$process.cpp:4643:import_assignment_sync$51
    parameter \WIDTH 32
    connect \A $auto$expression.cpp:2127:import_operation$38
    connect \B 0
    connect \S \rst
    connect \Y $auto$process.cpp:4641:import_assignment_sync$50
  end
  attribute \src "dut.sv:75.3-75.17"
  cell $mux $auto$process.cpp:4643:import_assignment_sync$53
    parameter \WIDTH 41
    connect \A $auto$expression.cpp:2055:import_operation$40
    connect \B 41'00000000000000000000000000000000000000000
    connect \S \rst
    connect \Y $auto$process.cpp:4641:import_assignment_sync$52
  end
  attribute \src "dut.sv:76.3-76.23"
  cell $mux $auto$process.cpp:4643:import_assignment_sync$55
    parameter \WIDTH 1
    connect \A \overflow
    connect \B 1'0
    connect \S \rst
    connect \Y $auto$process.cpp:4641:import_assignment_sync$54
  end
  attribute \src "dut.sv:53.25-53.30"
  process $proc$dut.sv:53$17
    assign $auto$module.cpp:696:import_continuous_assign$18 16'0000000000000000
    sync always
    sync init
      update \a_reg $auto$module.cpp:696:import_continuous_assign$18
  end
  attribute \src "dut.sv:53.36-53.41"
  process $proc$dut.sv:53$19
    assign $auto$module.cpp:696:import_continuous_assign$20 16'0000000000000000
    sync always
    sync init
      update \b_reg $auto$module.cpp:696:import_continuous_assign$20
  end
  attribute \src "dut.sv:53.47-53.53"
  process $proc$dut.sv:53$21
    assign $auto$module.cpp:696:import_continuous_assign$22 16'0000000000000000
    sync always
    sync init
      update \a_reg2 $auto$module.cpp:696:import_continuous_assign$22
  end
  attribute \src "dut.sv:53.59-53.65"
  process $proc$dut.sv:53$23
    assign $auto$module.cpp:696:import_continuous_assign$24 16'0000000000000000
    sync always
    sync init
      update \b_reg2 $auto$module.cpp:696:import_continuous_assign$24
  end
  attribute \src "dut.sv:54.27-54.35"
  process $proc$dut.sv:54$25
    assign $auto$module.cpp:696:import_continuous_assign$26 0
    sync always
    sync init
      update \mult_reg $auto$module.cpp:696:import_continuous_assign$26
  end
  attribute \src "dut.sv:55.24-55.33"
  process $proc$dut.sv:55$27
    assign $auto$module.cpp:696:import_continuous_assign$28 41'00000000000000000000000000000000000000000
    sync always
    sync init
      update \adder_out $auto$module.cpp:696:import_continuous_assign$28
  end
  attribute \src "dut.sv:56.5-56.17"
  process $proc$dut.sv:56$29
    assign $auto$module.cpp:696:import_continuous_assign$30 1'0
    sync always
    sync init
      update \overflow_reg $auto$module.cpp:696:import_continuous_assign$30
  end
  attribute \src "dut.sv:57.1-78.4"
  attribute \always_ff 1
  process $proc$dut.sv:57$37
    sync posedge \clk
      update \overflow_reg $auto$process.cpp:4641:import_assignment_sync$54
      update \a_reg $auto$process.cpp:4641:import_assignment_sync$42
      update \b_reg $auto$process.cpp:4641:import_assignment_sync$46
      update \a_reg2 $auto$process.cpp:4641:import_assignment_sync$44
      update \b_reg2 $auto$process.cpp:4641:import_assignment_sync$48
      update \mult_reg $auto$process.cpp:4641:import_assignment_sync$50
      update \adder_out $auto$process.cpp:4641:import_assignment_sync$52
  end
  connect \overflow $auto$rtlil.cc:3387:Or$34
  connect \accum_out $auto$rtlil.cc:3474:Mux$36 [39:0]
end
