Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_yolo_conv_top_top glbl -Oenable_linking_all_libraries -prj yolo_conv_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s yolo_conv_top 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_yolo_conv_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/AESL_axi_s_inStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/AESL_axi_s_outStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/AESL_axi_slave_CTRL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/AESL_deadlock_idx2_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx2_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_slide_window.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_slide_window
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_window_macc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_window_macc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_post_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_post_process
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_write_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_write_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_out_stream_merge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_out_stream_merge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_regslice_both
INFO: [VRFC 10-311] analyzing module yolo_conv_top_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_mul_3ns_10ns_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_mul_3ns_10ns_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_mul_6ns_3ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_mul_6ns_3ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_mul_6ns_9ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_mul_6ns_9ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_mul_9ns_4ns_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_mul_9ns_4ns_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_local_mem_group_data_V_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_local_mem_group_data_V_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_fifo_w16_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_fifo_w16_d2_S
INFO: [VRFC 10-311] analyzing module yolo_conv_top_fifo_w16_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_mul_mul_16s_16s_32_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0
INFO: [VRFC 10-311] analyzing module yolo_conv_top_mul_mul_16s_16s_32_4_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1
INFO: [VRFC 10-311] analyzing module yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2
INFO: [VRFC 10-311] analyzing module yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/yolo_conv_top_CTRL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_conv_top_CTRL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_conv/yolo_conv_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.yolo_conv_top_line_buff_group_0_...
Compiling module xil_defaultlib.yolo_conv_top_local_mem_group_da...
Compiling module xil_defaultlib.yolo_conv_top_flow_control_loop_...
Compiling module xil_defaultlib.yolo_conv_top_yolo_conv_top_Pipe...
Compiling module xil_defaultlib.yolo_conv_top_mul_3ns_10ns_12_1_...
Compiling module xil_defaultlib.yolo_conv_top_slide_window
Compiling module xil_defaultlib.yolo_conv_top_mul_mul_16s_16s_32...
Compiling module xil_defaultlib.yolo_conv_top_mul_mul_16s_16s_32...
Compiling module xil_defaultlib.yolo_conv_top_mac_muladd_16s_16s...
Compiling module xil_defaultlib.yolo_conv_top_mac_muladd_16s_16s...
Compiling module xil_defaultlib.yolo_conv_top_mac_muladd_16s_16s...
Compiling module xil_defaultlib.yolo_conv_top_mac_muladd_16s_16s...
Compiling module xil_defaultlib.yolo_conv_top_window_macc
Compiling module xil_defaultlib.yolo_conv_top_post_process
Compiling module xil_defaultlib.yolo_conv_top_write_output
Compiling module xil_defaultlib.yolo_conv_top_out_stream_merge
Compiling module xil_defaultlib.yolo_conv_top_mac_muladd_4ns_9ns...
Compiling module xil_defaultlib.yolo_conv_top_mac_muladd_4ns_9ns...
Compiling module xil_defaultlib.yolo_conv_top_yolo_conv_top_Pipe...
Compiling module xil_defaultlib.yolo_conv_top_CTRL_BUS_s_axi
Compiling module xil_defaultlib.yolo_conv_top_mul_6ns_3ns_9_1_1(...
Compiling module xil_defaultlib.yolo_conv_top_mul_6ns_9ns_15_1_1...
Compiling module xil_defaultlib.yolo_conv_top_mul_9ns_4ns_13_1_1...
Compiling module xil_defaultlib.yolo_conv_top_am_addmul_9ns_1ns_...
Compiling module xil_defaultlib.yolo_conv_top_am_addmul_9ns_1ns_...
Compiling module xil_defaultlib.yolo_conv_top_fifo_w16_d2_S_Shif...
Compiling module xil_defaultlib.yolo_conv_top_fifo_w16_d2_S
Compiling module xil_defaultlib.yolo_conv_top_regslice_both(Data...
Compiling module xil_defaultlib.yolo_conv_top_regslice_both(Data...
Compiling module xil_defaultlib.yolo_conv_top_regslice_both(Data...
Compiling module xil_defaultlib.yolo_conv_top_regslice_both(Data...
Compiling module xil_defaultlib.yolo_conv_top_regslice_both(Data...
Compiling module xil_defaultlib.yolo_conv_top_regslice_both(Data...
Compiling module xil_defaultlib.yolo_conv_top
Compiling module xil_defaultlib.fifo(DEPTH=1808,WIDTH=64)
Compiling module xil_defaultlib.fifo(DEPTH=1808)
Compiling module xil_defaultlib.fifo(DEPTH=1808,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=1808,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=1808,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=1808,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_inStream
Compiling module xil_defaultlib.fifo(DEPTH=4992,WIDTH=64)
Compiling module xil_defaultlib.fifo(DEPTH=4992)
Compiling module xil_defaultlib.fifo(DEPTH=4992,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=4992,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=4992,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=4992,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_outStream
Compiling module xil_defaultlib.AESL_axi_slave_CTRL_BUS
Compiling module xil_defaultlib.AESL_deadlock_idx2_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=11)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_yolo_conv_top_top
Compiling module work.glbl
Built simulation snapshot yolo_conv_top
