// Seed: 181101238
module module_0 (
    output tri id_0,
    output wand id_1,
    output supply1 id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input wand id_9
);
  parameter id_11 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd13,
    parameter id_9 = 32'd72
) (
    output tri id_0,
    output tri0 id_1,
    output tri0 id_2,
    output uwire id_3
    , id_13,
    output wand id_4,
    input tri0 id_5,
    input wor _id_6,
    input wire id_7,
    input supply0 id_8,
    input uwire _id_9,
    input wand id_10,
    input supply0 id_11
);
  logic [-1 : id_6] id_14[id_9 : -1];
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_7,
      id_8,
      id_3,
      id_11,
      id_5,
      id_1,
      id_7
  );
  assign modCall_1.id_4 = 0;
endmodule
