// Seed: 1273901350
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd39,
    parameter id_5 = 32'd0
) (
    input supply0 id_0,
    input supply1 id_1,
    input wire id_2,
    output supply1 id_3,
    input tri1 _id_4,
    input uwire _id_5
);
  assign id_3 = (1);
  wire [id_5  +  1  -  1 : id_5] id_7;
  wire id_8;
  assign id_3 = -1;
  wire id_9, id_10, id_11, id_12, id_13, id_14;
  wire id_15;
  ;
  logic [-1 : 1] id_16;
  initial
    @(-1 or -1) begin : LABEL_0
      assert (-1);
    end
  wire  [ -1 : -1] id_17;
  logic [1 : id_4] id_18;
  ;
  supply0 id_19;
  module_0 modCall_1 (
      id_19,
      id_11,
      id_18
  );
  assign id_19 = -1'b0;
  logic [-1 : 1] id_20;
  assign id_16 = -1;
endmodule
