{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522263918940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522263918956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 22:05:18 2018 " "Processing started: Wed Mar 28 22:05:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522263918956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263918956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pre -c pre " "Command: quartus_map --read_settings_files=on --write_settings_files=off pre -c pre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263918956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522263919486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522263919486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_value_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_value_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_value_generator " "Found entity 1: constant_value_generator" {  } { { "constant_value_generator.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/constant_value_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "decoder_2to4.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg " "Found entity 1: simple_reg" {  } { { "simple_reg.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/simple_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_reg_we.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_reg_we.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg_we " "Found entity 1: simple_reg_we" {  } { { "simple_reg_we.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/simple_reg_we.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_reg.v(7) " "Verilog HDL information at shift_reg.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "shift_reg.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/shift_reg.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522263934103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.bdf" "" { Schematic "C:/Users/user/Desktop/archlab1/lab1/registerfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer1_4 " "Found entity 1: demultiplexer1_4" {  } { { "demultiplexer1_4.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer1_2 " "Found entity 1: demultiplexer1_2" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/user/Desktop/archlab1/lab1/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file test_decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_decoder_2to4 " "Found entity 1: test_decoder_2to4" {  } { { "test_decoder_2to4.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/test_decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mux_2to1 " "Found entity 1: test_mux_2to1" {  } { { "test_mux_2to1.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/test_mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mux_4to1 " "Found entity 1: test_mux_4to1" {  } { { "test_mux_4to1.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/test_mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file test_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_alu " "Found entity 1: test_alu" {  } { { "test_alu.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/test_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_reg1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_reg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_reg1 " "Found entity 1: test_reg1" {  } { { "test_reg1.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/test_reg1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_reg2.v 1 1 " "Found 1 design units, including 1 entities, in source file test_reg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_reg2 " "Found entity 1: test_reg2" {  } { { "test_reg2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/test_reg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file test_shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_shiftreg " "Found entity 1: test_shiftreg" {  } { { "test_shiftreg.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/test_shiftreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file test_registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_registerfile " "Found entity 1: test_registerfile" {  } { { "test_registerfile.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/test_registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263934166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934166 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "registerfile.v " "Can't analyze file -- file registerfile.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1522263934166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522263934212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_reg simple_reg:inst6 " "Elaborating entity \"simple_reg\" for hierarchy \"simple_reg:inst6\"" {  } { { "datapath.bdf" "inst6" { Schematic "C:/Users/user/Desktop/archlab1/lab1/datapath.bdf" { { 64 240 424 176 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263934228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:inst119 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:inst119\"" {  } { { "datapath.bdf" "inst119" { Schematic "C:/Users/user/Desktop/archlab1/lab1/datapath.bdf" { { 80 80 192 264 "inst119" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexer1_2 demultiplexer1_2:inst44 " "Elaborating entity \"demultiplexer1_2\" for hierarchy \"demultiplexer1_2:inst44\"" {  } { { "datapath.bdf" "inst44" { Schematic "C:/Users/user/Desktop/archlab1/lab1/datapath.bdf" { { 280 696 880 360 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout2 demultiplexer1_2.v(13) " "Verilog HDL Always Construct warning at demultiplexer1_2.v(13): inferring latch(es) for variable \"dout2\", which holds its previous value in one or more paths through the always construct" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout1 demultiplexer1_2.v(13) " "Verilog HDL Always Construct warning at demultiplexer1_2.v(13): inferring latch(es) for variable \"dout1\", which holds its previous value in one or more paths through the always construct" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[0\] demultiplexer1_2.v(13) " "Inferred latch for \"dout1\[0\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[1\] demultiplexer1_2.v(13) " "Inferred latch for \"dout1\[1\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[2\] demultiplexer1_2.v(13) " "Inferred latch for \"dout1\[2\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[3\] demultiplexer1_2.v(13) " "Inferred latch for \"dout1\[3\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[4\] demultiplexer1_2.v(13) " "Inferred latch for \"dout1\[4\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[5\] demultiplexer1_2.v(13) " "Inferred latch for \"dout1\[5\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[6\] demultiplexer1_2.v(13) " "Inferred latch for \"dout1\[6\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout1\[7\] demultiplexer1_2.v(13) " "Inferred latch for \"dout1\[7\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[0\] demultiplexer1_2.v(13) " "Inferred latch for \"dout2\[0\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[1\] demultiplexer1_2.v(13) " "Inferred latch for \"dout2\[1\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[2\] demultiplexer1_2.v(13) " "Inferred latch for \"dout2\[2\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[3\] demultiplexer1_2.v(13) " "Inferred latch for \"dout2\[3\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[4\] demultiplexer1_2.v(13) " "Inferred latch for \"dout2\[4\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[5\] demultiplexer1_2.v(13) " "Inferred latch for \"dout2\[5\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[6\] demultiplexer1_2.v(13) " "Inferred latch for \"dout2\[6\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout2\[7\] demultiplexer1_2.v(13) " "Inferred latch for \"dout2\[7\]\" at demultiplexer1_2.v(13)" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/demultiplexer1_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263934244 "|datapath|demultiplexer1_2:inst44"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst " "Elaborating entity \"alu\" for hierarchy \"alu:inst\"" {  } { { "datapath.bdf" "inst" { Schematic "C:/Users/user/Desktop/archlab1/lab1/datapath.bdf" { { 224 480 672 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263934259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(15) " "Verilog HDL assignment warning at alu.v(15): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/alu.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263934259 "|datapath|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 alu.v(30) " "Verilog HDL assignment warning at alu.v(30): truncated value with size 32 to match size of target (9)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/alu.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263934259 "|datapath|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(31) " "Verilog HDL assignment warning at alu.v(31): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/alu.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263934259 "|datapath|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 alu.v(46) " "Verilog HDL assignment warning at alu.v(46): truncated value with size 32 to match size of target (9)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/alu.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263934259 "|datapath|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(47) " "Verilog HDL assignment warning at alu.v(47): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/alu.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263934259 "|datapath|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(65) " "Verilog HDL assignment warning at alu.v(65): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/alu.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263934259 "|datapath|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(77) " "Verilog HDL assignment warning at alu.v(77): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/alu.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263934259 "|datapath|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(89) " "Verilog HDL assignment warning at alu.v(89): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/alu.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263934259 "|datapath|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(101) " "Verilog HDL assignment warning at alu.v(101): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/alu.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263934259 "|datapath|alu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(113) " "Verilog HDL assignment warning at alu.v(113): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/alu.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263934259 "|datapath|alu:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator constant_value_generator:inst111 " "Elaborating entity \"constant_value_generator\" for hierarchy \"constant_value_generator:inst111\"" {  } { { "datapath.bdf" "inst111" { Schematic "C:/Users/user/Desktop/archlab1/lab1/datapath.bdf" { { 200 1272 1464 280 "inst111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263934259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (8)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263934259 "|datapath|constant_value_generator:inst111"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator constant_value_generator:inst244 " "Elaborating entity \"constant_value_generator\" for hierarchy \"constant_value_generator:inst244\"" {  } { { "datapath.bdf" "inst244" { Schematic "C:/Users/user/Desktop/archlab1/lab1/datapath.bdf" { { 280 1344 1536 360 "inst244" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263934275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (8)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263934275 "|datapath|constant_value_generator:inst244"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator constant_value_generator:inst2 " "Elaborating entity \"constant_value_generator\" for hierarchy \"constant_value_generator:inst2\"" {  } { { "datapath.bdf" "inst2" { Schematic "C:/Users/user/Desktop/archlab1/lab1/datapath.bdf" { { 224 232 424 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263934275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (3)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263934275 "|datapath|constant_value_generator:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:inst9 " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:inst9\"" {  } { { "datapath.bdf" "inst9" { Schematic "C:/Users/user/Desktop/archlab1/lab1/datapath.bdf" { { 464 664 848 608 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263934275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator constant_value_generator:inst3 " "Elaborating entity \"constant_value_generator\" for hierarchy \"constant_value_generator:inst3\"" {  } { { "datapath.bdf" "inst3" { Schematic "C:/Users/user/Desktop/archlab1/lab1/datapath.bdf" { { 440 -64 128 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263934290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (1)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263934290 "|datapath|constant_value_generator:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator constant_value_generator:inst10 " "Elaborating entity \"constant_value_generator\" for hierarchy \"constant_value_generator:inst10\"" {  } { { "datapath.bdf" "inst10" { Schematic "C:/Users/user/Desktop/archlab1/lab1/datapath.bdf" { { 768 368 560 848 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263934290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (1)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/user/Desktop/archlab1/lab1/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263934290 "|datapath|constant_value_generator:inst10"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522263934961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/archlab1/lab1/output_files/pre.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/archlab1/lab1/output_files/pre.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263935554 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522263935663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263935663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522263935694 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522263935694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522263935694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522263935694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522263935710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 28 22:05:35 2018 " "Processing ended: Wed Mar 28 22:05:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522263935710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522263935710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522263935710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263935710 ""}
