# DDCO-Lab-Project
16 bit up-down counter implemented using structural logic in Verilog
