{
  "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "tt_um_felixfeierabend": {
      "attributes": {
        "hdlname": "tt_um_felixfeierabend",
        "top": "00000000000000000000000000000001",
        "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:4.1-41.10"
      },
      "ports": {
        "ui_in": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "uo_out": {
          "direction": "output",
          "bits": [ 10, "0", "0", "0", "0", "0", "0", "0" ]
        },
        "uio_in": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ]
        },
        "uio_out": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ]
        },
        "uio_oe": {
          "direction": "output",
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "0" ]
        },
        "ena": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 21 ]
        }
      },
      "cells": {
        "$flatten\\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$10": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21.28-21.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
          }
        },
        "$flatten\\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17$8": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.17-17.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ "0", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 66 ]
          }
        },
        "$flatten\\clk_scaler.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:19$9": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:19.28-19.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 67 ],
            "Y": [ 68 ]
          }
        },
        "$flatten\\clk_scaler.$procdff$40": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-27.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 21 ],
            "CLK": [ 20 ],
            "D": [ 69 ],
            "Q": [ 67 ]
          }
        },
        "$flatten\\clk_scaler.$procdff$45": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-27.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 21 ],
            "CLK": [ 20 ],
            "D": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81 ],
            "Q": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$20": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.17-17.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.13-22.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 66 ],
            "Y": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$22": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.22-16.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.18-26.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93 ],
            "S": [ 19 ],
            "Y": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$26": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.17-17.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.13-22.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 67 ],
            "B": [ 68 ],
            "S": [ 66 ],
            "Y": [ 94 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$28": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.22-16.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.18-26.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 94 ],
            "S": [ 19 ],
            "Y": [ 69 ]
          }
        },
        "$flatten\\signal_gen.$procdff$32": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000011001000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:40.5-70.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 95 ],
            "CLK": [ 67 ],
            "D": [ 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107 ],
            "Q": [ 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ]
          }
        },
        "$flatten\\signal_gen.$procmux$14": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:54.31-54.31|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:54.17-67.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ],
            "B": [ 5, 6, 7, 8, 9, 113, 114, 115, 116, 117, 118, 119 ],
            "S": [ 120 ],
            "Y": [ 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ]
          }
        },
        "$flatten\\signal_gen.$procmux$15_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:54.31-54.31|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:54.17-67.24"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13 ],
            "Y": [ 120 ]
          }
        },
        "$flatten\\signal_gen.$procmux$16": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:53.17-53.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:53.13-68.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ],
            "B": [ 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "S": [ 2 ],
            "Y": [ 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$10": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21.28-21.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17$8": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.17-17.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144 ],
            "B": [ 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ],
            "Y": [ 177 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:19$9": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:19.28-19.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10 ],
            "Y": [ 178 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procdff$40": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-27.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 95 ],
            "CLK": [ 67 ],
            "D": [ 179 ],
            "Q": [ 10 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procdff$45": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-27.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 95 ],
            "CLK": [ 67 ],
            "D": [ 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ],
            "Q": [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$20": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.17-17.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.13-22.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 177 ],
            "Y": [ 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$22": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.22-16.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.18-26.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203 ],
            "S": [ "1" ],
            "Y": [ 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$26": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.17-17.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.13-22.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10 ],
            "B": [ 178 ],
            "S": [ 177 ],
            "Y": [ 204 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$28": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.22-16.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.18-26.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 204 ],
            "S": [ "1" ],
            "Y": [ 179 ]
          }
        },
        "$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:34$1": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:34.10-34.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21 ],
            "Y": [ 95 ]
          }
        }
      },
      "netnames": {
        "$flatten\\clk_scaler.$0\\clk_out[0:0]": {
          "hide_name": 1,
          "bits": [ 69 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-27.8"
          }
        },
        "$flatten\\clk_scaler.$0\\counter[11:0]": {
          "hide_name": 1,
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-27.8"
          }
        },
        "$flatten\\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$10_Y": {
          "hide_name": 1,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21.28-21.39",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17$8_Y": {
          "hide_name": 1,
          "bits": [ 66 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.17-17.40"
          }
        },
        "$flatten\\clk_scaler.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:19$9_Y": {
          "hide_name": 1,
          "bits": [ 68 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:19.28-19.36"
          }
        },
        "$flatten\\clk_scaler.$procmux$20_Y": {
          "hide_name": 1,
          "bits": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93 ],
          "attributes": {
          }
        },
        "$flatten\\clk_scaler.$procmux$26_Y": {
          "hide_name": 1,
          "bits": [ 94 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$0\\periodA[11:0]": {
          "hide_name": 1,
          "bits": [ 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:40.5-70.8"
          }
        },
        "$flatten\\signal_gen.$procmux$14_Y": {
          "hide_name": 1,
          "bits": [ 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$15_CMP": {
          "hide_name": 1,
          "bits": [ 120 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$0\\clk_out[0:0]": {
          "hide_name": 1,
          "bits": [ 179 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-27.8"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$0\\counter[11:0]": {
          "hide_name": 1,
          "bits": [ 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-27.8"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$10_Y": {
          "hide_name": 1,
          "bits": [ 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21.28-21.39",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17$8_Y": {
          "hide_name": 1,
          "bits": [ 177 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.17-17.40"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:19$9_Y": {
          "hide_name": 1,
          "bits": [ 178 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:19.28-19.36"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$20_Y": {
          "hide_name": 1,
          "bits": [ 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$26_Y": {
          "hide_name": 1,
          "bits": [ 204 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:11.23-11.26"
          }
        },
        "clk_scaled": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:15.6-15.16"
          }
        },
        "clk_scaler.counter": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "hdlname": "clk_scaler counter",
            "init": "000000000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8.15-8.22"
          }
        },
        "ena": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:10.23-10.26"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:12.23-12.28"
          }
        },
        "signal_bit": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:16.6-16.16"
          }
        },
        "signal_gen.periodA": {
          "hide_name": 0,
          "bits": [ 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ],
          "attributes": {
            "hdlname": "signal_gen periodA",
            "init": "000011001000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19.16-19.23"
          }
        },
        "signal_gen.rst": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "hdlname": "signal_gen rst",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:13.11-13.14"
          }
        },
        "signal_gen.tonegenA.counter": {
          "hide_name": 0,
          "bits": [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144 ],
          "attributes": {
            "hdlname": "signal_gen tonegenA counter",
            "init": "000000000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8.15-8.22"
          }
        },
        "ui_in": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:5.23-5.28"
          }
        },
        "uio_in": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:7.23-7.29"
          }
        },
        "uio_oe": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:9.23-9.29"
          }
        },
        "uio_out": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:8.23-8.30"
          }
        },
        "uo_out": {
          "hide_name": 0,
          "bits": [ 10, "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:6.23-6.29"
          }
        }
      }
    }
  }
}
