STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 1  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

   1                         stm8/     
   2                         
   0  000000                                 #include "mapping.inc"
   1                                                          ;-------------------------------
                                                                ;-----------------------
   2                                                          ; SEGMENT MAPPING FILE 
                                                                ;AUTOMATICALLY GENERATED BY 
                                                                ;STVD
   3                                                          ; SHOULD NOT BE MANUALLY 
                                                                ;MODIFIED.
   4                                                          ; CHANGES WILL BE LOST WHEN FILE
                                                                ; IS REGENERATED.
   5                                                          ;-------------------------------
                                                                ;-----------------------
   6  000000                                 #define  RAM0 1
   7  000000                                 #define  ram0_segment_start 0
   8  000000                                 #define  ram0_segment_end FF
   9  000000                                 #define  RAM1 1
  10  000000                                 #define  ram1_segment_start 100
  11  000000                                 #define  ram1_segment_end 5FF
  12  000000                                 #define  stack_segment_start 600
  13  000000                                 #define  stack_segment_end 7FF
<END_OF_INCLUSION>
   0  000000                                 #include "stm8s105k.inc"
   1                         ; STM8S105K.inc
   2                         
   3                         ; Copyright (c) 2003-2017 STMicroelectronics
   4                         
   5  000000 U                               #ifdef   __STM8S105K__
   8  000000                                 #define  __STM8S105K__ 1
   9                         
  10                         ; STM8S105K
  11                         
  12                         
  13                         ; Port A
  14                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
  15                         
  16  000000                                 EXTERN   PA_ODR.w      ; Port A data output latch 
                                                                ;register
  17                         
  18  000000                                 EXTERN   PA_IDR.w      ; Port A input pin value 
                                                                ;register
  19                         
  20  000000                                 EXTERN   PA_DDR.w      ; Port A data direction 
                                                                ;register
  21                         
  22  000000                                 EXTERN   PA_CR1.w      ; Port A control register 1
  23                         
  24  000000                                 EXTERN   PA_CR2.w      ; Port A control register 2
  25                         
  26                         ; Port B
  27                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
  28                         
  29  000000                                 EXTERN   PB_ODR.w      ; Port B data output latch 
                                                                ;register
  30                         
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 2  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

  31  000000                                 EXTERN   PB_IDR.w      ; Port B input pin value 
                                                                ;register
  32                         
  33  000000                                 EXTERN   PB_DDR.w      ; Port B data direction 
                                                                ;register
  34                         
  35  000000                                 EXTERN   PB_CR1.w      ; Port B control register 1
  36                         
  37  000000                                 EXTERN   PB_CR2.w      ; Port B control register 2
  38                         
  39                         ; Port C
  40                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
  41                         
  42  000000                                 EXTERN   PC_ODR.w      ; Port C data output latch 
                                                                ;register
  43                         
  44  000000                                 EXTERN   PC_IDR.w      ; Port C input pin value 
                                                                ;register
  45                         
  46  000000                                 EXTERN   PC_DDR.w      ; Port C data direction 
                                                                ;register
  47                         
  48  000000                                 EXTERN   PC_CR1.w      ; Port C control register 1
  49                         
  50  000000                                 EXTERN   PC_CR2.w      ; Port C control register 2
  51                         
  52                         ; Port D
  53                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
  54                         
  55  000000                                 EXTERN   PD_ODR.w      ; Port D data output latch 
                                                                ;register
  56                         
  57  000000                                 EXTERN   PD_IDR.w      ; Port D input pin value 
                                                                ;register
  58                         
  59  000000                                 EXTERN   PD_DDR.w      ; Port D data direction 
                                                                ;register
  60                         
  61  000000                                 EXTERN   PD_CR1.w      ; Port D control register 1
  62                         
  63  000000                                 EXTERN   PD_CR2.w      ; Port D control register 2
  64                         
  65                         ; Port E
  66                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
  67                         
  68  000000                                 EXTERN   PE_ODR.w      ; Port E data output latch 
                                                                ;register
  69                         
  70  000000                                 EXTERN   PE_IDR.w      ; Port E input pin value 
                                                                ;register
  71                         
  72  000000                                 EXTERN   PE_DDR.w      ; Port E data direction 
                                                                ;register
  73                         
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 3  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

  74  000000                                 EXTERN   PE_CR1.w      ; Port E control register 1
  75                         
  76  000000                                 EXTERN   PE_CR2.w      ; Port E control register 2
  77                         
  78                         ; Port F
  79                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
  80                         
  81  000000                                 EXTERN   PF_ODR.w      ; Port F data output latch 
                                                                ;register
  82                         
  83  000000                                 EXTERN   PF_IDR.w      ; Port F input pin value 
                                                                ;register
  84                         
  85  000000                                 EXTERN   PF_DDR.w      ; Port F data direction 
                                                                ;register
  86                         
  87  000000                                 EXTERN   PF_CR1.w      ; Port F control register 1
  88                         
  89  000000                                 EXTERN   PF_CR2.w      ; Port F control register 2
  90                         
  91                         ; Flash
  92                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
  93                         
  94  000000                                 EXTERN   FLASH_CR1.w   ; Flash control register 1
  95                         
  96  000000                                 EXTERN   FLASH_CR2.w   ; Flash control register 2
  97                         
  98  000000                                 EXTERN   FLASH_NCR2.w  ; Flash complementary control 
                                                                ;register 2
  99                         
 100  000000                                 EXTERN   FLASH_FPR.w   ; Flash protection register
 101                         
 102  000000                                 EXTERN   FLASH_NFPR.w  ; Flash complementary protection
                                                                ; register
 103                         
 104  000000                                 EXTERN   FLASH_IAPSR.w  ; Flash in-application 
                                                                ;programming status register
 105                         
 106  000000                                 EXTERN   FLASH_PUKR.w  ; Flash Program memory 
                                                                ;unprotection register
 107                         
 108  000000                                 EXTERN   FLASH_DUKR.w  ; Data EEPROM unprotection 
                                                                ;register
 109                         
 110                         ; External Interrupt Control Register (ITC)
 111                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 112                         
 113  000000                                 EXTERN   EXTI_CR1.w    ; External interrupt control 
                                                                ;register 1
 114                         
 115  000000                                 EXTERN   EXTI_CR2.w    ; External interrupt control 
                                                                ;register 2
 116                         
 117                         ; Reset (RST)
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 4  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

 118                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 119                         
 120  000000                                 EXTERN   RST_SR.w      ; Reset status register 1
 121                         
 122                         ; Clock Control (CLK)
 123                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 124                         
 125  000000                                 EXTERN   CLK_ICKR.w    ; Internal clock control 
                                                                ;register
 126                         
 127  000000                                 EXTERN   CLK_ECKR.w    ; External clock control 
                                                                ;register
 128                         
 129  000000                                 EXTERN   CLK_CMSR.w    ; Clock master status register
 130                         
 131  000000                                 EXTERN   CLK_SWR.w     ; Clock master switch register
 132                         
 133  000000                                 EXTERN   CLK_SWCR.w    ; Clock switch control register
 134                         
 135  000000                                 EXTERN   CLK_CKDIVR.w  ; Clock divider register
 136                         
 137  000000                                 EXTERN   CLK_PCKENR1.w  ; Peripheral clock gating 
                                                                ;register 1
 138                         
 139  000000                                 EXTERN   CLK_CSSR.w    ; Clock security system 
                                                                ;register
 140                         
 141  000000                                 EXTERN   CLK_CCOR.w    ; Configurable clock control 
                                                                ;register
 142                         
 143  000000                                 EXTERN   CLK_PCKENR2.w  ; Peripheral clock gating 
                                                                ;register 2
 144                         
 145  000000                                 EXTERN   CLK_CANCCR.w  ; CAN clock control register
 146                         
 147  000000                                 EXTERN   CLK_HSITRIMR.w  ; HSI clock calibration trimming
                                                                ; register
 148                         
 149  000000                                 EXTERN   CLK_SWIMCCR.w  ; SWIM clock control register
 150                         
 151                         ; Window Watchdog (WWDG)
 152                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 153                         
 154  000000                                 EXTERN   WWDG_CR.w     ; WWDG Control Register
 155                         
 156  000000                                 EXTERN   WWDG_WR.w     ; WWDR Window Register
 157                         
 158                         ; Independent Watchdog (IWDG)
 159                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 160                         
 161  000000                                 EXTERN   IWDG_KR.w     ; IWDG Key Register
 162                         
 163  000000                                 EXTERN   IWDG_PR.w     ; IWDG Prescaler Register
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 5  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

 164                         
 165  000000                                 EXTERN   IWDG_RLR.w    ; IWDG Reload Register
 166                         
 167                         ; Auto Wake-Up (AWU)
 168                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 169                         
 170  000000                                 EXTERN   AWU_CSR.w     ; AWU Control/Status Register
 171                         
 172  000000                                 EXTERN   AWU_APR.w     ; AWU asynchronous prescaler 
                                                                ;buffer register
 173                         
 174  000000                                 EXTERN   AWU_TBR.w     ; AWU Timebase selection 
                                                                ;register
 175                         
 176                         ; Beeper (BEEP)
 177                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 178                         
 179  000000                                 EXTERN   BEEP_CSR.w    ; BEEP Control/Status Register
 180                         
 181                         ; Serial Peripheral Interface (SPI)
 182                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 183                         
 184  000000                                 EXTERN   SPI_CR1.w     ; SPI Control Register 1
 185                         
 186  000000                                 EXTERN   SPI_CR2.w     ; SPI Control Register 2
 187                         
 188  000000                                 EXTERN   SPI_ICR.w     ; SPI Interrupt Control 
                                                                ;Register
 189                         
 190  000000                                 EXTERN   SPI_SR.w      ; SPI Status Register
 191                         
 192  000000                                 EXTERN   SPI_DR.w      ; SPI Data Register
 193                         
 194  000000                                 EXTERN   SPI_CRCPR.w   ; SPI CRC Polynomial Register
 195                         
 196  000000                                 EXTERN   SPI_RXCRCR.w  ; SPI Rx CRC Register
 197                         
 198  000000                                 EXTERN   SPI_TXCRCR.w  ; SPI Tx CRC Register
 199                         
 200                         ; I2C Bus Interface (I2C)
 201                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 202                         
 203  000000                                 EXTERN   I2C_CR1.w     ; I2C control register 1
 204                         
 205  000000                                 EXTERN   I2C_CR2.w     ; I2C control register 2
 206                         
 207  000000                                 EXTERN   I2C_FREQR.w   ; I2C frequency register
 208                         
 209  000000                                 EXTERN   I2C_OARL.w    ; I2C Own address register low
 210                         
 211  000000                                 EXTERN   I2C_OARH.w    ; I2C Own address register high
 212                         
 213  000000                                 EXTERN   I2C_DR.w      ; I2C data register
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 6  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

 214                         
 215  000000                                 EXTERN   I2C_SR1.w     ; I2C status register 1
 216                         
 217  000000                                 EXTERN   I2C_SR2.w     ; I2C status register 2
 218                         
 219  000000                                 EXTERN   I2C_SR3.w     ; I2C status register 3
 220                         
 221  000000                                 EXTERN   I2C_ITR.w     ; I2C interrupt control 
                                                                ;register
 222                         
 223  000000                                 EXTERN   I2C_CCRL.w    ; I2C Clock control register 
                                                                ;low
 224                         
 225  000000                                 EXTERN   I2C_CCRH.w    ; I2C Clock control register 
                                                                ;high
 226                         
 227  000000                                 EXTERN   I2C_TRISER.w  ; I2C TRISE register
 228                         
 229  000000                                 EXTERN   I2C_PECR.w    ; I2C packet error checking 
                                                                ;register
 230                         
 231                         ; LIN Universal asynch. receiver transmitter (UART2)
 232                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 233                         
 234  000000                                 EXTERN   UART2_SR.w    ; UART2 Status Register
 235                         
 236  000000                                 EXTERN   UART2_DR.w    ; UART2 Data Register
 237                         
 238  000000                                 EXTERN   UART2_BRR1.w  ; UART2 Baud Rate Register 1
 239                         
 240  000000                                 EXTERN   UART2_BRR2.w  ; UART2 Baud Rate Register 2
 241                         
 242  000000                                 EXTERN   UART2_CR1.w   ; UART2 Control Register 1
 243                         
 244  000000                                 EXTERN   UART2_CR2.w   ; UART2 Control Register 2
 245                         
 246  000000                                 EXTERN   UART2_CR3.w   ; UART2 Control Register 3
 247                         
 248  000000                                 EXTERN   UART2_CR4.w   ; UART2 Control Register 4
 249                         
 250  000000                                 EXTERN   UART2_CR5.w   ; UART2 Control Register 5
 251                         
 252  000000                                 EXTERN   UART2_CR6.w   ; UART2 Control Register 6
 253                         
 254  000000                                 EXTERN   UART2_GTR.w   ; UART2 Guard time Register
 255                         
 256  000000                                 EXTERN   UART2_PSCR.w  ; UART2 Prescaler Register
 257                         
 258                         ; 16-Bit Timer 1 (TIM1)
 259                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 260                         
 261  000000                                 EXTERN   TIM1_CR1.w    ; TIM1 Control register 1
 262                         
 263  000000                                 EXTERN   TIM1_CR2.w    ; TIM1 Control register 2
 264                         
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 7  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

 265  000000                                 EXTERN   TIM1_SMCR.w   ; TIM1 Slave Mode Control 
                                                                ;register
 266                         
 267  000000                                 EXTERN   TIM1_ETR.w    ; TIM1 external trigger 
                                                                ;register
 268                         
 269  000000                                 EXTERN   TIM1_IER.w    ; TIM1 Interrupt enable 
                                                                ;register
 270                         
 271  000000                                 EXTERN   TIM1_SR1.w    ; TIM1 Status register 1
 272                         
 273  000000                                 EXTERN   TIM1_SR2.w    ; TIM1 Status register 2
 274                         
 275  000000                                 EXTERN   TIM1_EGR.w    ; TIM1 Event Generation 
                                                                ;register
 276                         
 277  000000                                 EXTERN   TIM1_CCMR1.w  ; TIM1 Capture/Compare mode 
                                                                ;register 1
 278                         
 279  000000                                 EXTERN   TIM1_CCMR2.w  ; TIM1 Capture/Compare mode 
                                                                ;register 2
 280                         
 281  000000                                 EXTERN   TIM1_CCMR3.w  ; TIM1 Capture/Compare mode 
                                                                ;register 3
 282                         
 283  000000                                 EXTERN   TIM1_CCMR4.w  ; TIM1 Capture/Compare mode 
                                                                ;register 4
 284                         
 285  000000                                 EXTERN   TIM1_CCER1.w  ; TIM1 Capture/Compare enable 
                                                                ;register 1
 286                         
 287  000000                                 EXTERN   TIM1_CCER2.w  ; TIM1 Capture/Compare enable 
                                                                ;register 2
 288                         
 289  000000                                 EXTERN   TIM1_CNTRH.w  ; Data bits High
 290                         
 291  000000                                 EXTERN   TIM1_CNTRL.w  ; Data bits Low
 292                         
 293  000000                                 EXTERN   TIM1_PSCRH.w  ; Data bits High
 294                         
 295  000000                                 EXTERN   TIM1_PSCRL.w  ; Data bits Low
 296                         
 297  000000                                 EXTERN   TIM1_ARRH.w   ; Data bits High
 298                         
 299  000000                                 EXTERN   TIM1_ARRL.w   ; Data bits Low
 300                         
 301  000000                                 EXTERN   TIM1_RCR.w    ; TIM1 Repetition counter 
                                                                ;register
 302                         
 303  000000                                 EXTERN   TIM1_CCR1H.w  ; Data bits High
 304                         
 305  000000                                 EXTERN   TIM1_CCR1L.w  ; Data bits Low
 306                         
 307  000000                                 EXTERN   TIM1_CCR2H.w  ; Data bits High
 308                         
 309  000000                                 EXTERN   TIM1_CCR2L.w  ; Data bits Low
 310                         
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 8  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

 311  000000                                 EXTERN   TIM1_CCR3H.w  ; Data bits High
 312                         
 313  000000                                 EXTERN   TIM1_CCR3L.w  ; Data bits Low
 314                         
 315  000000                                 EXTERN   TIM1_CCR4H.w  ; Data bits High
 316                         
 317  000000                                 EXTERN   TIM1_CCR4L.w  ; Data bits Low
 318                         
 319  000000                                 EXTERN   TIM1_BKR.w    ; TIM1 Break register
 320                         
 321  000000                                 EXTERN   TIM1_DTR.w    ; TIM1 Dead-time register
 322                         
 323  000000                                 EXTERN   TIM1_OISR.w   ; TIM1 Output idle state 
                                                                ;register
 324                         
 325                         ; 16-Bit Timer 2 (TIM2)
 326                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 327                         
 328  000000                                 EXTERN   TIM2_CR1.w    ; TIM2 Control register 1
 329                         
 330  000000                                 EXTERN   TIM2_IER.w    ; TIM2 Interrupt enable 
                                                                ;register
 331                         
 332  000000                                 EXTERN   TIM2_SR1.w    ; TIM2 Status register 1
 333                         
 334  000000                                 EXTERN   TIM2_SR2.w    ; TIM2 Status register 2
 335                         
 336  000000                                 EXTERN   TIM2_EGR.w    ; TIM2 Event Generation 
                                                                ;register
 337                         
 338  000000                                 EXTERN   TIM2_CCMR1.w  ; TIM2 Capture/Compare mode 
                                                                ;register 1
 339                         
 340  000000                                 EXTERN   TIM2_CCMR2.w  ; TIM2 Capture/Compare mode 
                                                                ;register 2
 341                         
 342  000000                                 EXTERN   TIM2_CCMR3.w  ; TIM2 Capture/Compare mode 
                                                                ;register 3
 343                         
 344  000000                                 EXTERN   TIM2_CCER1.w  ; TIM2 Capture/Compare enable 
                                                                ;register 1
 345                         
 346  000000                                 EXTERN   TIM2_CCER2.w  ; TIM2 Capture/Compare enable 
                                                                ;register 2
 347                         
 348  000000                                 EXTERN   TIM2_CNTRH.w  ; Data bits High
 349                         
 350  000000                                 EXTERN   TIM2_CNTRL.w  ; Data bits Low
 351                         
 352  000000                                 EXTERN   TIM2_PSCR.w   ; TIM2 Prescaler register
 353                         
 354  000000                                 EXTERN   TIM2_ARRH.w   ; Data bits High
 355                         
 356  000000                                 EXTERN   TIM2_ARRL.w   ; Data bits Low
 357                         
 358  000000                                 EXTERN   TIM2_CCR1H.w  ; Data bits High
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 9  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

 359                         
 360  000000                                 EXTERN   TIM2_CCR1L.w  ; Data bits Low
 361                         
 362  000000                                 EXTERN   TIM2_CCR2H.w  ; Data bits High
 363                         
 364  000000                                 EXTERN   TIM2_CCR2L.w  ; Data bits Low
 365                         
 366  000000                                 EXTERN   TIM2_CCR3H.w  ; Data bits High
 367                         
 368  000000                                 EXTERN   TIM2_CCR3L.w  ; Data bits Low
 369                         
 370                         ; 16-Bit Timer 3 (TIM3)
 371                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 372                         
 373  000000                                 EXTERN   TIM3_CR1.w    ; TIM3 Control register 1
 374                         
 375  000000                                 EXTERN   TIM3_IER.w    ; TIM3 Interrupt enable 
                                                                ;register
 376                         
 377  000000                                 EXTERN   TIM3_SR1.w    ; TIM3 Status register 1
 378                         
 379  000000                                 EXTERN   TIM3_SR2.w    ; TIM3 Status register 2
 380                         
 381  000000                                 EXTERN   TIM3_EGR.w    ; TIM3 Event Generation 
                                                                ;register
 382                         
 383  000000                                 EXTERN   TIM3_CCMR1.w  ; TIM3 Capture/Compare mode 
                                                                ;register 1
 384                         
 385  000000                                 EXTERN   TIM3_CCMR2.w  ; TIM3 Capture/Compare mode 
                                                                ;register 2
 386                         
 387  000000                                 EXTERN   TIM3_CCER1.w  ; TIM3 Capture/Compare enable 
                                                                ;register 1
 388                         
 389  000000                                 EXTERN   TIM3_CNTRH.w  ; Data bits High
 390                         
 391  000000                                 EXTERN   TIM3_CNTRL.w  ; Data bits Low
 392                         
 393  000000                                 EXTERN   TIM3_PSCR.w   ; TIM3 Prescaler register
 394                         
 395  000000                                 EXTERN   TIM3_ARRH.w   ; Data bits High
 396                         
 397  000000                                 EXTERN   TIM3_ARRL.w   ; Data bits Low
 398                         
 399  000000                                 EXTERN   TIM3_CCR1H.w  ; Data bits High
 400                         
 401  000000                                 EXTERN   TIM3_CCR1L.w  ; Data bits Low
 402                         
 403  000000                                 EXTERN   TIM3_CCR2H.w  ; Data bits High
 404                         
 405  000000                                 EXTERN   TIM3_CCR2L.w  ; Data bits Low
 406                         
 407                         ; 8-Bit  Timer 4 (TIM4)
 408                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 10  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

 409                         
 410  000000                                 EXTERN   TIM4_CR1.w    ; TIM4 Control register 1
 411                         
 412  000000                                 EXTERN   TIM4_IER.w    ; TIM4 Interrupt enable 
                                                                ;register
 413                         
 414  000000                                 EXTERN   TIM4_SR.w     ; TIM4 Status register
 415                         
 416  000000                                 EXTERN   TIM4_EGR.w    ; TIM4 Event Generation 
                                                                ;register
 417                         
 418  000000                                 EXTERN   TIM4_CNTR.w   ; TIM4 Counter
 419                         
 420  000000                                 EXTERN   TIM4_PSCR.w   ; TIM4 Prescaler register
 421                         
 422  000000                                 EXTERN   TIM4_ARR.w    ; TIM4 Auto-reload register
 423                         
 424                         ; 10-Bit A/D Converter (ADC1)
 425                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 426                         
 427  000000                                 EXTERN   ADC_DB0RH.w   ; Data Buffer register 0 High
 428                         
 429  000000                                 EXTERN   ADC_DB0RL.w   ; Data Buffer register 0 Low
 430                         
 431  000000                                 EXTERN   ADC_DB1RH.w   ; Data Buffer register 1 High
 432                         
 433  000000                                 EXTERN   ADC_DB1RL.w   ; Data Buffer register 1 Low
 434                         
 435  000000                                 EXTERN   ADC_DB2RH.w   ; Data Buffer register 2 High
 436                         
 437  000000                                 EXTERN   ADC_DB2RL.w   ; Data Buffer register 2 Low
 438                         
 439  000000                                 EXTERN   ADC_DB3RH.w   ; Data Buffer register 3 High
 440                         
 441  000000                                 EXTERN   ADC_DB3RL.w   ; Data Buffer register 3 Low
 442                         
 443  000000                                 EXTERN   ADC_DB4RH.w   ; Data Buffer register 4 High
 444                         
 445  000000                                 EXTERN   ADC_DB4RL.w   ; Data Buffer register 4 Low
 446                         
 447  000000                                 EXTERN   ADC_DB5RH.w   ; Data Buffer register 5 High
 448                         
 449  000000                                 EXTERN   ADC_DB5RL.w   ; Data Buffer register 5 Low
 450                         
 451  000000                                 EXTERN   ADC_DB6RH.w   ; Data Buffer register 6 High
 452                         
 453  000000                                 EXTERN   ADC_DB6RL.w   ; Data Buffer register 6 Low
 454                         
 455  000000                                 EXTERN   ADC_DB7RH.w   ; Data Buffer register 7 High
 456                         
 457  000000                                 EXTERN   ADC_DB7RL.w   ; Data Buffer register 7 Low
 458                         
 459  000000                                 EXTERN   ADC_DB8RH.w   ; Data Buffer register 8 High
 460                         
 461  000000                                 EXTERN   ADC_DB8RL.w   ; Data Buffer register 8 Low
 462                         
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 11  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

 463  000000                                 EXTERN   ADC_DB9RH.w   ; Data Buffer register 9 High
 464                         
 465  000000                                 EXTERN   ADC_DB9RL.w   ; Data Buffer register 9 Low
 466                         
 467  000000                                 EXTERN   ADC_CSR.w     ; ADC Control/Status Register
 468                         
 469  000000                                 EXTERN   ADC_CR1.w     ; ADC Configuration Register 1
 470                         
 471  000000                                 EXTERN   ADC_CR2.w     ; ADC Configuration Register 2
 472                         
 473  000000                                 EXTERN   ADC_CR3.w     ; ADC Configuration Register 3
 474                         
 475  000000                                 EXTERN   ADC_DRH.w     ; Data bits High
 476                         
 477  000000                                 EXTERN   ADC_DRL.w     ; Data bits Low
 478                         
 479  000000                                 EXTERN   ADC_TDRH.w    ; Schmitt trigger disable High
 480                         
 481  000000                                 EXTERN   ADC_TDRL.w    ; Schmitt trigger disable Low
 482                         
 483  000000                                 EXTERN   ADC_HTRH.w    ; High Threshold Register High
 484                         
 485  000000                                 EXTERN   ADC_HTRL.w    ; High Threshold Register Low
 486                         
 487  000000                                 EXTERN   ADC_LTRH.w    ; Low Threshold Register High
 488                         
 489  000000                                 EXTERN   ADC_LTRL.w    ; Low Threshold Register Low
 490                         
 491  000000                                 EXTERN   ADC_AWSRH.w   ; Analog Watchdog Status 
                                                                ;register High
 492                         
 493  000000                                 EXTERN   ADC_AWSRL.w   ; Analog Watchdog Status 
                                                                ;register Low
 494                         
 495  000000                                 EXTERN   ADC_AWCRH.w   ; Analog Watchdog Control 
                                                                ;register High
 496                         
 497  000000                                 EXTERN   ADC_AWCRL.w   ; Analog Watchdog Control 
                                                                ;register Low
 498                         
 499                         ;  Global configuration register (CFG)
 500                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 501                         
 502  000000                                 EXTERN   CFG_GCR.w     ; CFG Global configuration 
                                                                ;register
 503                         
 504                         ; Interrupt Software Priority Register (ITC)
 505                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 506                         
 507  000000                                 EXTERN   ITC_SPR1.w    ; Interrupt Software priority 
                                                                ;register 1
 508                         
 509  000000                                 EXTERN   ITC_SPR2.w    ; Interrupt Software priority 
                                                                ;register 2
 510                         
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 12  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

 511  000000                                 EXTERN   ITC_SPR3.w    ; Interrupt Software priority 
                                                                ;register 3
 512                         
 513  000000                                 EXTERN   ITC_SPR4.w    ; Interrupt Software priority 
                                                                ;register 4
 514                         
 515  000000                                 EXTERN   ITC_SPR5.w    ; Interrupt Software priority 
                                                                ;register 5
 516                         
 517  000000                                 EXTERN   ITC_SPR6.w    ; Interrupt Software priority 
                                                                ;register 6
 518                         
 519  000000                                 EXTERN   ITC_SPR7.w    ; Interrupt Software priority 
                                                                ;register 7
 520                         
 521  000000                                 #endif                 ; __STM8S105K__
<END_OF_INCLUSION>
   5                         
   6                                   
   7                                   segment  'ram0'
   8  000000                       index     ds.w                   ; index for tone array.
   9  000002                       duty_cycle_MSB  ds.b                   ;is a word. for the duty cycle 
                                                                ;calculation
  10  000003                       duty_cycle_LSB  ds.b     
  11  000004                       times_played  ds.b                   ;variable to make it only play 
                                                                ;once.
  12  000005                       direction_flag  ds.b                   ; forward = 0, reverse = 1
  13                         
  14                                   segment  'rom'
  15  000000   08E007E8077606A6    
  15  000008   05EC059704FB0470    pitch     dc.W     $08e0, $07e8, $0776, $06a6, $05ec, $0597, $04fb, $0470
  16  000010   0010                FORWARD_INDEX_LIMIT  DC.W     16
  17  000012   0000                REVERSE_INDEX_LIMIT  DC.W     0
  18  000014   01                  TIMES_TO_PLAY  DC.B     1
  19                         main.l    
  20                                                          ; initialize SP
  21  000015   AE07FF                        ldw      X,#stack_end
  22  000018   94                            ldw      SP,X
  23                         
  24  000019                                 #ifdef   1             
  25                                                          ; clear RAM0
  26  000000                       ram0_start.b  EQU      $0
  27  0000FF                       ram0_end.b  EQU      $FF
  28  000019   AE0000                        ldw      X,#ram0_start
  29                         clear_ram0.l  
  30  00001C   7F                            clr      (X)
  31  00001D   5C                            incw     X
  32  00001E   A300FF                        cpw      X,#ram0_end   
  33  000021 R 23F9                          jrule    clear_ram0
  34  000023                                 #endif   
  35                         
  36  000023                                 #ifdef   1
  37                                                          ; clear RAM1
  38  000100                       ram1_start.w  EQU      $100
  39  0005FF                       ram1_end.w  EQU      $5FF          
  40  000023   AE0100                        ldw      X,#ram1_start
  41                         clear_ram1.l  
  42  000026   7F                            clr      (X)
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 13  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

  43  000027   5C                            incw     X
  44  000028   A305FF                        cpw      X,#ram1_end   
  45  00002B R 23F9                          jrule    clear_ram1
  46  00002D                                 #endif   
  47                         
  48                                                          ; clear stack
  49  000600                       stack_start.w  EQU      $600
  50  0007FF                       stack_end.w  EQU      $7FF
  51  00002D   AE0600                        ldw      X,#stack_start
  52                         clear_stack.l  
  53  000030   7F                            clr      (X)
  54  000031   5C                            incw     X
  55  000032   A307FF                        cpw      X,#stack_end  
  56  000035 R 23F9                          jrule    clear_stack
  57                         
  58                         
  59                         init      
  60                                                          ; setup of timer.
  61  000037 X 35000000                      MOV      TIM3_CR1, #%00000000   ; timer off atm.
  62  00003B X 35070000                      MOV      TIM3_PSCR, #$07   ; prescaler of 128
  63  00003F X 35000000                      MOV      TIM3_EGR, #%00000000    ; update event needs to update 
                                                                ;prescaler
  64  000043 X 35010000                      mov      TIM3_IER, #$01   ; tim3 interrupt enabled
  65  000047 X 351E0000                      MOV      TIM3_ARRH, #$1e
  66  00004B X 35840000                      MOV      TIM3_ARRL, #$84
  67  00004F X 72110000                      BRES     TIM3_SR1, #0
  68                                   
  69                                                          ; setup pwm.
  70  000053 X 72100000                      BSET     TIM2_CR1, #0   ; to enable the counter.
  71  000057 X 35000000                      MOV      TIM2_IER, #$00   ; no interrupts set up.
  72  00005B X 35600000                      MOV      TIM2_CCMR1, #%01100000   ; pwm mode 1 + cc1 set as 
                                                                ;output
  73  00005F X 72100000                      BSET     TIM2_CCER1, #0   ; enable cc1 output (do I have 
                                                                ;to do this at the start or 
                                                                ;not?? 
  74                         
  75                                                          ; init index and times_played
  76  000063   AE0000                        ldw      x, #$0
  77  000066 R CF0000                        ldw      index, x
  78  000069 R 35000000                      MOV      times_played, #$0
  79  00006D R 35000000                      MOV      direction_flag, #$0
  80                         ;	call set_tone_values
  81  000071   9A                            RIM      
  82                                   
  83                         infinite_loop  
  84                                                          ; calculate CCR value (duty 
                                                                ;cycle counter)
  85  000072 R C60000                        ld       a, times_played
  86  000075 R C10000                        cp       a, TIMES_TO_PLAY
  87  000078 R 2707                          jreq     playing_done
  88  00007A R CD0000                        call     play_tone
  89  00007D R 725C0000                      inc      times_played
  90                         playing_done  
  91  000081 R 20EF                          jra      infinite_loop
  92                                   
  93                                   
  94                         play_tone  
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 14  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

  95                                   
  96                                                          ; waiting if timer has been set 
                                                                ;already.
  97                         waiting_for_timer  
  98  000083 X C60000                        ld       a, TIM3_CR1
  99  000086   A101                          cp       a, #$01
 100  000088 R 27F9                          jreq     waiting_for_timer
 101                                                          ; pushing arr and ccr values in 
                                                                ;tim2 registers
 102  00008A R CD0000                        call     set_tone_values
 103                                                          ; check for direction flag. 
 104  00008D R CE0000                        LDW      X, index
 105  000090 R C30000                        CPW      X, FORWARD_INDEX_LIMIT
 106  000093 R 2720                          JREQ     set_direction_flag
 107                         continue  
 108                                                          ; check if index = 0 has been 
                                                                ;reached when Dflag is set.
 109  000095 R CC0000                        jp       end_sound_check
 110                         end_sound_failed  
 111                                                          ; playing the tone
 112  000098 X 72100000                      BSET     TIM3_CR1, #0
 113  00009C R 20E5                          jra      play_tone
 114                         end_sound_success  
 115  00009E X 72110000                      BRES     TIM2_CCER1, #0
 116  0000A2   81                            ret      
 117                                   
 118                         end_sound_check  
 119                                                          ; jump to end sound if index is 
                                                                ;0 and dir flag is 1.
 120  0000A3 R CE0000                        ldw      X, index
 121  0000A6 R C30000                        CPW      X, REVERSE_INDEX_LIMIT
 122  0000A9 R 26ED                          jrne     end_sound_failed
 123  0000AB R C60000                        ld       a, direction_flag
 124  0000AE   A101                          cp       a, #$01
 125  0000B0 R 27EC                          jreq     end_sound_success
 126  0000B2 R CC0000                        jp       end_sound_failed
 127                         
 128                         set_direction_flag  
 129  0000B5 R 35010000                      mov      direction_flag, #$01
 130  0000B9 R CC0000                        jp       continue
 131                                   
 132                         set_tone_values  
 133                                                          ; MSB byte.
 134  0000BC R CE0000                        ldw      x, index
 135  0000BF R D60000                        ld       A, (pitch,X)
 136  0000C2 X C70000                        ld       TIM2_ARRH, a
 137  0000C5   9095                          ld       yh, a
 138                                                          ; increment index
 139  0000C7 R CE0000                        ldw      x, index
 140  0000CA   5C                            incw     x
 141                                                          ; LST byte.
 142  0000CB R D60000                        ld       A, (pitch,X)
 143  0000CE X C70000                        ld       TIM2_ARRL, a
 144  0000D1   9097                          ld       yl, a
 145                                                          ; increment index
 146  0000D3   5C                            incw     x
 147  0000D4 R CF0000                        ldw      index, x
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 15  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

 148                                   
 149                                                          ; duty cycle calculation
 150  0000D7   9054                          SRLW     Y
 151  0000D9   909E                          ld       a, yh
 152  0000DB X C70000                        ld       TIM2_CCR1H, a
 153  0000DE   909F                          ld       a, yl
 154  0000E0 X C70000                        ld       TIM2_CCR1L, a
 155  0000E3   81                            ret      
 156                                   
 157  0000E4 R                               interrupt NonHandledInterrupt
 158                         NonHandledInterrupt.l  
 159  0000E4   80                            iret     
 160                                   
 161  0000E5 R                               interrupt timer_tone
 162                         timer_tone.l  
 163                                                          ; increment index.
 164  0000E5 R C60000                        ld       a, direction_flag
 165  0000E8   A100                          cp       a, #$0
 166  0000EA R 2703                          jreq     interrupt_continued  ;added to see if index_up is 
                                                                ;required.
 167                                                          ;jreq index_up
 168  0000EC R CC0000                        jp       index_down
 169                         interrupt_continued  
 170                                                          ; turn off counter and UIF
 171  0000EF X 72110000                      BRES     TIM3_CR1, #0
 172  0000F3 X 72110000                      BRES     TIM3_SR1, #0
 173  0000F7   80                            iret     
 174                         
 175                         ;index_up
 176                                                          ;ldw x, index
 177                                                          ;incw x
 178                                                          ;ldw index, x
 179                                                          ;jp interrupt_continued
 180                         
 181                         index_down  
 182  0000F8 R CE0000                        ldw      x, index
 183  0000FB   5A                            decw     x
 184  0000FC   5A                            decw     x
 185  0000FD   5A                            decw     x
 186  0000FE   5A                            decw     x
 187  0000FF R CF0000                        ldw      index, x
 188  000102 R CC0000                        jp       interrupt_continued
 189                         
 190                                   segment  'vectit'
 191  000000 R 00000000                      dc.l     {$82000000+main}  ; reset
 192  000004 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; trap
 193  000008 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq0
 194  00000C R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq1
 195  000010 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq2
 196  000014 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq3
 197  000018 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq4
 198  00001C R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq5
 199  000020 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq6
 200  000024 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq7
 201  000028 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq8
 202  00002C R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq9
 203  000030 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq10
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 16  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

 204  000034 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq11
 205  000038 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq12
 206  00003C R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq13
 207  000040 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq14
 208  000044 R 00000000                      dc.l     {$82000000+timer_tone}  ; irq15
 209  000048 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq16
 210  00004C R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq17
 211  000050 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq18
 212  000054 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq19
 213  000058 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq20
 214  00005C R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq21
 215  000060 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq22
 216  000064 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq23
 217  000068 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq24
 218  00006C R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq25
 219  000070 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq26
 220  000074 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq27
 221  000078 R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq28
 222  00007C R 00000000                      dc.l     {$82000000+NonHandledInterrupt}  ; irq29
 223                         
 224  000080                                 end      
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 17  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

Symbol Name                       Value     Call       Type  Scope      Rel.  Line  Privacy  Segment   Size  Bytes File

AWU_CSR                           ????????         no  WORD  External   rel    170  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
AWU_APR                           ????????         no  WORD  External   rel    172  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
AWU_TBR                           ????????         no  WORD  External   rel    174  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB0RH                         ????????         no  WORD  External   rel    427  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB0RL                         ????????         no  WORD  External   rel    429  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB1RH                         ????????         no  WORD  External   rel    431  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB1RL                         ????????         no  WORD  External   rel    433  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB2RH                         ????????         no  WORD  External   rel    435  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB2RL                         ????????         no  WORD  External   rel    437  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB3RH                         ????????         no  WORD  External   rel    439  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB3RL                         ????????         no  WORD  External   rel    441  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB4RH                         ????????         no  WORD  External   rel    443  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB4RL                         ????????         no  WORD  External   rel    445  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB5RH                         ????????         no  WORD  External   rel    447  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB5RL                         ????????         no  WORD  External   rel    449  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB6RH                         ????????         no  WORD  External   rel    451  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB6RL                         ????????         no  WORD  External   rel    453  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB7RH                         ????????         no  WORD  External   rel    455  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB7RL                         ????????         no  WORD  External   rel    457  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB8RH                         ????????         no  WORD  External   rel    459  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB8RL                         ????????         no  WORD  External   rel    461  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB9RH                         ????????         no  WORD  External   rel    463  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DB9RL                         ????????         no  WORD  External   rel    465  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_CSR                           ????????         no  WORD  External   rel    467  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_CR1                           ????????         no  WORD  External   rel    469  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_CR2                           ????????         no  WORD  External   rel    471  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_CR3                           ????????         no  WORD  External   rel    473  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DRH                           ????????         no  WORD  External   rel    475  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_DRL                           ????????         no  WORD  External   rel    477  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_TDRH                          ????????         no  WORD  External   rel    479  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_TDRL                          ????????         no  WORD  External   rel    481  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_HTRH                          ????????         no  WORD  External   rel    483  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_HTRL                          ????????         no  WORD  External   rel    485  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_LTRH                          ????????         no  WORD  External   rel    487  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_LTRL                          ????????         no  WORD  External   rel    489  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_AWSRH                         ????????         no  WORD  External   rel    491  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_AWSRL                         ????????         no  WORD  External   rel    493  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_AWCRH                         ????????         no  WORD  External   rel    495  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ADC_AWCRL                         ????????         no  WORD  External   rel    497  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc

BEEP_CSR                          ????????         no  WORD  External   rel    179  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc

CLK_ICKR                          ????????         no  WORD  External   rel    125  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
CLK_ECKR                          ????????         no  WORD  External   rel    127  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
CLK_CMSR                          ????????         no  WORD  External   rel    129  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
CLK_SWR                           ????????         no  WORD  External   rel    131  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
CLK_SWCR                          ????????         no  WORD  External   rel    133  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
CLK_CKDIVR                        ????????         no  WORD  External   rel    135  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
CLK_PCKENR1                       ????????         no  WORD  External   rel    137  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
CLK_CSSR                          ????????         no  WORD  External   rel    139  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
CLK_CCOR                          ????????         no  WORD  External   rel    141  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
CLK_PCKENR2                       ????????         no  WORD  External   rel    143  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
CLK_CANCCR                        ????????         no  WORD  External   rel    145  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
CLK_HSITRIMR                      ????????         no  WORD  External   rel    147  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
CLK_SWIMCCR                       ????????         no  WORD  External   rel    149  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 18  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

CFG_GCR                           ????????         no  WORD  External   rel    502  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc

EXTI_CR1                          ????????         no  WORD  External   rel    113  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
EXTI_CR2                          ????????         no  WORD  External   rel    115  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc

FLASH_CR1                         ????????         no  WORD  External   rel     94  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
FLASH_CR2                         ????????         no  WORD  External   rel     96  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
FLASH_NCR2                        ????????         no  WORD  External   rel     98  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
FLASH_FPR                         ????????         no  WORD  External   rel    100  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
FLASH_NFPR                        ????????         no  WORD  External   rel    102  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
FLASH_IAPSR                       ????????         no  WORD  External   rel    104  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
FLASH_PUKR                        ????????         no  WORD  External   rel    106  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
FLASH_DUKR                        ????????         no  WORD  External   rel    108  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
FORWARD_INDEX_LIMIT                   0010         no  WORD  Internal   rel     16  private  textdata     2     2  -

IWDG_KR                           ????????         no  WORD  External   rel    161  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
IWDG_PR                           ????????         no  WORD  External   rel    163  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
IWDG_RLR                          ????????         no  WORD  External   rel    165  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
I2C_CR1                           ????????         no  WORD  External   rel    203  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
I2C_CR2                           ????????         no  WORD  External   rel    205  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
I2C_FREQR                         ????????         no  WORD  External   rel    207  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
I2C_OARL                          ????????         no  WORD  External   rel    209  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
I2C_OARH                          ????????         no  WORD  External   rel    211  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
I2C_DR                            ????????         no  WORD  External   rel    213  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
I2C_SR1                           ????????         no  WORD  External   rel    215  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
I2C_SR2                           ????????         no  WORD  External   rel    217  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
I2C_SR3                           ????????         no  WORD  External   rel    219  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
I2C_ITR                           ????????         no  WORD  External   rel    221  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
I2C_CCRL                          ????????         no  WORD  External   rel    223  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
I2C_CCRH                          ????????         no  WORD  External   rel    225  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
I2C_TRISER                        ????????         no  WORD  External   rel    227  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
I2C_PECR                          ????????         no  WORD  External   rel    229  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ITC_SPR1                          ????????         no  WORD  External   rel    507  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ITC_SPR2                          ????????         no  WORD  External   rel    509  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ITC_SPR3                          ????????         no  WORD  External   rel    511  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ITC_SPR4                          ????????         no  WORD  External   rel    513  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ITC_SPR5                          ????????         no  WORD  External   rel    515  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ITC_SPR6                          ????????         no  WORD  External   rel    517  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
ITC_SPR7                          ????????         no  WORD  External   rel    519  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc

NonHandledInterrupt               000000E4  interrupt  LONG  Internal   rel    158  private  textdata     1     0  -

PA_ODR                            ????????         no  WORD  External   rel     16  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PA_IDR                            ????????         no  WORD  External   rel     18  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PA_DDR                            ????????         no  WORD  External   rel     20  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PA_CR1                            ????????         no  WORD  External   rel     22  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PA_CR2                            ????????         no  WORD  External   rel     24  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PB_ODR                            ????????         no  WORD  External   rel     29  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PB_IDR                            ????????         no  WORD  External   rel     31  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PB_DDR                            ????????         no  WORD  External   rel     33  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PB_CR1                            ????????         no  WORD  External   rel     35  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PB_CR2                            ????????         no  WORD  External   rel     37  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PC_ODR                            ????????         no  WORD  External   rel     42  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PC_IDR                            ????????         no  WORD  External   rel     44  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PC_DDR                            ????????         no  WORD  External   rel     46  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PC_CR1                            ????????         no  WORD  External   rel     48  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PC_CR2                            ????????         no  WORD  External   rel     50  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 19  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

PD_ODR                            ????????         no  WORD  External   rel     55  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PD_IDR                            ????????         no  WORD  External   rel     57  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PD_DDR                            ????????         no  WORD  External   rel     59  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PD_CR1                            ????????         no  WORD  External   rel     61  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PD_CR2                            ????????         no  WORD  External   rel     63  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PE_ODR                            ????????         no  WORD  External   rel     68  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PE_IDR                            ????????         no  WORD  External   rel     70  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PE_DDR                            ????????         no  WORD  External   rel     72  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PE_CR1                            ????????         no  WORD  External   rel     74  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PE_CR2                            ????????         no  WORD  External   rel     76  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PF_ODR                            ????????         no  WORD  External   rel     81  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PF_IDR                            ????????         no  WORD  External   rel     83  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PF_DDR                            ????????         no  WORD  External   rel     85  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PF_CR1                            ????????         no  WORD  External   rel     87  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
PF_CR2                            ????????         no  WORD  External   rel     89  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc

RST_SR                            ????????         no  WORD  External   rel    120  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
REVERSE_INDEX_LIMIT                   0012         no  WORD  Internal   rel     17  private  textdata     2     2  -

SPI_CR1                           ????????         no  WORD  External   rel    184  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
SPI_CR2                           ????????         no  WORD  External   rel    186  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
SPI_ICR                           ????????         no  WORD  External   rel    188  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
SPI_SR                            ????????         no  WORD  External   rel    190  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
SPI_DR                            ????????         no  WORD  External   rel    192  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
SPI_CRCPR                         ????????         no  WORD  External   rel    194  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
SPI_RXCRCR                        ????????         no  WORD  External   rel    196  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
SPI_TXCRCR                        ????????         no  WORD  External   rel    198  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc

TIM1_CR1                          ????????         no  WORD  External   rel    261  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CR2                          ????????         no  WORD  External   rel    263  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_SMCR                         ????????         no  WORD  External   rel    265  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_ETR                          ????????         no  WORD  External   rel    267  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_IER                          ????????         no  WORD  External   rel    269  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_SR1                          ????????         no  WORD  External   rel    271  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_SR2                          ????????         no  WORD  External   rel    273  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_EGR                          ????????         no  WORD  External   rel    275  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CCMR1                        ????????         no  WORD  External   rel    277  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CCMR2                        ????????         no  WORD  External   rel    279  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CCMR3                        ????????         no  WORD  External   rel    281  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CCMR4                        ????????         no  WORD  External   rel    283  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CCER1                        ????????         no  WORD  External   rel    285  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CCER2                        ????????         no  WORD  External   rel    287  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CNTRH                        ????????         no  WORD  External   rel    289  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CNTRL                        ????????         no  WORD  External   rel    291  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_PSCRH                        ????????         no  WORD  External   rel    293  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_PSCRL                        ????????         no  WORD  External   rel    295  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_ARRH                         ????????         no  WORD  External   rel    297  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_ARRL                         ????????         no  WORD  External   rel    299  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_RCR                          ????????         no  WORD  External   rel    301  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CCR1H                        ????????         no  WORD  External   rel    303  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CCR1L                        ????????         no  WORD  External   rel    305  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CCR2H                        ????????         no  WORD  External   rel    307  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CCR2L                        ????????         no  WORD  External   rel    309  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CCR3H                        ????????         no  WORD  External   rel    311  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CCR3L                        ????????         no  WORD  External   rel    313  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CCR4H                        ????????         no  WORD  External   rel    315  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_CCR4L                        ????????         no  WORD  External   rel    317  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 20  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

TIM1_BKR                          ????????         no  WORD  External   rel    319  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_DTR                          ????????         no  WORD  External   rel    321  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM1_OISR                         ????????         no  WORD  External   rel    323  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_CR1                          ????????         no  WORD  External   rel    328  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_IER                          ????????         no  WORD  External   rel    330  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_SR1                          ????????         no  WORD  External   rel    332  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_SR2                          ????????         no  WORD  External   rel    334  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_EGR                          ????????         no  WORD  External   rel    336  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_CCMR1                        ????????         no  WORD  External   rel    338  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_CCMR2                        ????????         no  WORD  External   rel    340  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_CCMR3                        ????????         no  WORD  External   rel    342  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_CCER1                        ????????         no  WORD  External   rel    344  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_CCER2                        ????????         no  WORD  External   rel    346  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_CNTRH                        ????????         no  WORD  External   rel    348  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_CNTRL                        ????????         no  WORD  External   rel    350  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_PSCR                         ????????         no  WORD  External   rel    352  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_ARRH                         ????????         no  WORD  External   rel    354  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_ARRL                         ????????         no  WORD  External   rel    356  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_CCR1H                        ????????         no  WORD  External   rel    358  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_CCR1L                        ????????         no  WORD  External   rel    360  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_CCR2H                        ????????         no  WORD  External   rel    362  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_CCR2L                        ????????         no  WORD  External   rel    364  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_CCR3H                        ????????         no  WORD  External   rel    366  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM2_CCR3L                        ????????         no  WORD  External   rel    368  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_CR1                          ????????         no  WORD  External   rel    373  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_IER                          ????????         no  WORD  External   rel    375  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_SR1                          ????????         no  WORD  External   rel    377  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_SR2                          ????????         no  WORD  External   rel    379  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_EGR                          ????????         no  WORD  External   rel    381  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_CCMR1                        ????????         no  WORD  External   rel    383  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_CCMR2                        ????????         no  WORD  External   rel    385  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_CCER1                        ????????         no  WORD  External   rel    387  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_CNTRH                        ????????         no  WORD  External   rel    389  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_CNTRL                        ????????         no  WORD  External   rel    391  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_PSCR                         ????????         no  WORD  External   rel    393  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_ARRH                         ????????         no  WORD  External   rel    395  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_ARRL                         ????????         no  WORD  External   rel    397  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_CCR1H                        ????????         no  WORD  External   rel    399  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_CCR1L                        ????????         no  WORD  External   rel    401  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_CCR2H                        ????????         no  WORD  External   rel    403  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM3_CCR2L                        ????????         no  WORD  External   rel    405  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM4_CR1                          ????????         no  WORD  External   rel    410  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM4_IER                          ????????         no  WORD  External   rel    412  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM4_SR                           ????????         no  WORD  External   rel    414  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM4_EGR                          ????????         no  WORD  External   rel    416  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM4_CNTR                         ????????         no  WORD  External   rel    418  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM4_PSCR                         ????????         no  WORD  External   rel    420  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIM4_ARR                          ????????         no  WORD  External   rel    422  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
TIMES_TO_PLAY                         0014         no  WORD  Internal   rel     18  private  textdata     1     1  -

UART2_SR                          ????????         no  WORD  External   rel    234  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
UART2_DR                          ????????         no  WORD  External   rel    236  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
UART2_BRR1                        ????????         no  WORD  External   rel    238  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
UART2_BRR2                        ????????         no  WORD  External   rel    240  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
UART2_CR1                         ????????         no  WORD  External   rel    242  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
UART2_CR2                         ????????         no  WORD  External   rel    244  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
UART2_CR3                         ????????         no  WORD  External   rel    246  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
STMicroelectronics assembler v4.52   (C)1987-2024   Wed May 08 13:38:35 2024
Page 21  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm

UART2_CR4                         ????????         no  WORD  External   rel    248  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
UART2_CR5                         ????????         no  WORD  External   rel    250  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
UART2_CR6                         ????????         no  WORD  External   rel    252  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
UART2_GTR                         ????????         no  WORD  External   rel    254  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
UART2_PSCR                        ????????         no  WORD  External   rel    256  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc

WWDG_CR                           ????????         no  WORD  External   rel    154  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc
WWDG_WR                           ????????         no  WORD  External   rel    156  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab3\stm8s105k.inc

clear_ram0                        0000001C         no  LONG  Internal   rel     29  private  textdata    10     0  -
clear_ram1                        00000026         no  LONG  Internal   rel     41  private  textdata    10     0  -
clear_stack                       00000030         no  LONG  Internal   rel     52  private  textdata     7     0  -
continue                              0095         no  WORD  Internal   rel    107  private  textdata     3     0  -

duty_cycle_MSB                        0002         no  WORD  Internal   rel      9  private  bss          1     1  -
duty_cycle_LSB                        0003         no  WORD  Internal   rel     10  private  bss          1     1  -
direction_flag                        0005         no  WORD  Internal   rel     12  private  bss          1     1  -

end_sound_failed                      0098         no  WORD  Internal   rel    110  private  textdata     6     0  -
end_sound_success                     009E         no  WORD  Internal   rel    114  private  textdata     5     0  -
end_sound_check                       00A3         no  WORD  Internal   rel    118  private  textdata    18     0  -

index                                 0000         no  WORD  Internal   rel      8  private  bss          2     2  -
init                                  0037         no  WORD  Internal   rel     59  private  textdata    59     0  -
infinite_loop                         0072         no  WORD  Internal   rel     83  private  textdata    15     0  -
interrupt_continued                   00EF         no  WORD  Internal   rel    169  private  textdata     9     0  -
index_down                            00F8         no  WORD  Internal   rel    181  private  textdata    13     0  -

main                              00000015         no  LONG  Internal   rel     19  private  textdata     7     0  -

pitch                                 0000         no  WORD  Internal   rel     15  private  textdata    16     2  -
playing_done                          0081         no  WORD  Internal   rel     90  private  textdata     2     0  -
play_tone                             0083         no  WORD  Internal   rel     94  private  textdata    18     0  -

ram0_start                              00         no  BYTE  Internal   ABS     26  private  textdata     0     0  -
ram0_end                                FF         no  BYTE  Internal   ABS     27  private  textdata     0     0  -
ram1_start                            0100         no  WORD  Internal   ABS     38  private  textdata     0     0  -
ram1_end                              05FF         no  WORD  Internal   ABS     39  private  textdata     0     0  -

stack_start                           0600         no  WORD  Internal   ABS     49  private  textdata     0     0  -
stack_end                             07FF         no  WORD  Internal   ABS     50  private  textdata     0     0  -
set_direction_flag                    00B5         no  WORD  Internal   rel    128  private  textdata     7     0  -
set_tone_values                       00BC         no  WORD  Internal   rel    132  private  textdata    40     0  -

times_played                          0004         no  WORD  Internal   rel     11  private  bss          1     1  -
timer_tone                        000000E5  interrupt  LONG  Internal   rel    162  private  textdata    10     0  -

waiting_for_timer                     0083         no  WORD  Internal   rel     97  private  textdata    18     0  -


252 labels
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab3\main_ex5.asm'