Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Apr 26 18:01:38 2018
| Host         : CompName running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           14 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              23 |            7 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------+-------------------------+------------------+----------------+
|      Clock Signal      |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------------+-------------------------+-------------------------+------------------+----------------+
|  ss_IBUF_BUFG          |                         |                         |                1 |              1 |
|  ss_IBUF_BUFG          |                         | reset_IBUF              |                1 |              1 |
|  c9/Q[0]               |                         |                         |                1 |              2 |
|  reg_d1_reg[3]_i_3_n_0 |                         | c10/reg_d2[0]_i_1_n_0   |                2 |              4 |
|  reg_d1_reg[3]_i_3_n_0 | c2/reg_d3[3]_i_1_n_0    |                         |                2 |              4 |
|  reg_d1_reg[3]_i_3_n_0 | c2/reg_d4[3]_i_1__0_n_0 |                         |                1 |              4 |
|  reg_d1_reg[3]_i_3_n_0 | c2/reg_d2[3]_i_2_n_0    | c2/reg_d2[3]_i_1__0_n_0 |                1 |              4 |
|  reg_d1_reg[3]_i_3_n_0 | c2/reg_d1[3]_i_1_n_0    |                         |                1 |              4 |
|  clk_IBUF_BUFG         |                         |                         |                3 |             10 |
|  reg_d1_reg[3]_i_3_n_0 |                         |                         |                9 |             12 |
|  clk_IBUF_BUFG         |                         | c1/clear                |                5 |             19 |
+------------------------+-------------------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 4      |                     5 |
| 10     |                     1 |
| 12     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


