// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_HH_
#define _conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "product_dense_ap_fixed_ap_fixed_ap_fixed_s.h"
#include "cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s.h"
#include "myproject_axi_lshr_2304ns_12ns_2304_6_1.h"
#include "myproject_axi_mux_185_32_1_1.h"
#include "conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_w4c2C.h"

namespace ap_rtl {

struct conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_s : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > data_V_V_dout;
    sc_in< sc_logic > data_V_V_empty_n;
    sc_out< sc_logic > data_V_V_read;
    sc_out< sc_lv<32> > res_V_V_din;
    sc_in< sc_logic > res_V_V_full_n;
    sc_out< sc_logic > res_V_V_write;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_s(sc_module_name name);
    SC_HAS_PROCESS(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_s);

    ~conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_s();

    sc_trace_file* mVcdFile;

    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_w4c2C* w48_V_U;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_1552;
    cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s* call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558;
    myproject_axi_lshr_2304ns_12ns_2304_6_1<1,6,1,2304,12,2304>* myproject_axi_lshr_2304ns_12ns_2304_6_1_U168;
    myproject_axi_mux_185_32_1_1<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* myproject_axi_mux_185_32_1_1_U169;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<30> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2304> > layer_in_V_17;
    sc_signal< sc_lv<32> > sX_6;
    sc_signal< sc_lv<32> > sY_6;
    sc_signal< sc_lv<32> > pY_6;
    sc_signal< sc_lv<32> > pX_6;
    sc_signal< sc_lv<11> > w48_V_address0;
    sc_signal< sc_logic > w48_V_ce0;
    sc_signal< sc_lv<15> > w48_V_q0;
    sc_signal< sc_logic > data_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > res_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_lv<1> > and_ln215_4_reg_2097;
    sc_signal< sc_lv<11> > ir1_0_i_i_i41_reg_212;
    sc_signal< sc_lv<11> > in_index_reg_223;
    sc_signal< sc_lv<32> > tmp_V_15640_reg_234;
    sc_signal< sc_lv<32> > tmp_V_15738_reg_245;
    sc_signal< sc_lv<32> > tmp_V_15836_reg_256;
    sc_signal< sc_lv<32> > tmp_V_15934_reg_267;
    sc_signal< sc_lv<32> > tmp_V_16032_reg_278;
    sc_signal< sc_lv<32> > tmp_V_16130_reg_289;
    sc_signal< sc_lv<32> > tmp_V_16228_reg_300;
    sc_signal< sc_lv<32> > tmp_V_16326_reg_311;
    sc_signal< sc_lv<32> > tmp_V_16424_reg_322;
    sc_signal< sc_lv<32> > tmp_V_16522_reg_333;
    sc_signal< sc_lv<32> > tmp_V_16620_reg_344;
    sc_signal< sc_lv<32> > tmp_V_16718_reg_355;
    sc_signal< sc_lv<32> > tmp_V_16816_reg_366;
    sc_signal< sc_lv<32> > tmp_V_16914_reg_377;
    sc_signal< sc_lv<32> > tmp_V_17012_reg_388;
    sc_signal< sc_lv<32> > tmp_V_17110_reg_399;
    sc_signal< sc_lv<32> > tmp_V_1728_reg_410;
    sc_signal< sc_lv<32> > tmp_V_1736_reg_421;
    sc_signal< sc_lv<23> > phi_mul_reg_432;
    sc_signal< sc_lv<32> > tmp_V_144_reg_443;
    sc_signal< sc_lv<32> > tmp_V_143_reg_504;
    sc_signal< sc_lv<32> > tmp_V_142_reg_565;
    sc_signal< sc_lv<32> > tmp_V_141_reg_626;
    sc_signal< sc_lv<32> > tmp_V_140_reg_687;
    sc_signal< sc_lv<32> > tmp_V_139_reg_748;
    sc_signal< sc_lv<32> > tmp_V_138_reg_809;
    sc_signal< sc_lv<32> > tmp_V_137_reg_870;
    sc_signal< sc_lv<32> > tmp_V_136_reg_931;
    sc_signal< sc_lv<32> > tmp_V_135_reg_992;
    sc_signal< sc_lv<32> > tmp_V_134_reg_1053;
    sc_signal< sc_lv<32> > tmp_V_133_reg_1114;
    sc_signal< sc_lv<32> > tmp_V_132_reg_1175;
    sc_signal< sc_lv<32> > tmp_V_131_reg_1236;
    sc_signal< sc_lv<32> > tmp_V_130_reg_1297;
    sc_signal< sc_lv<32> > tmp_V_129_reg_1358;
    sc_signal< sc_lv<32> > tmp_V_128_reg_1419;
    sc_signal< sc_lv<32> > tmp_V_127_reg_1480;
    sc_signal< sc_lv<32> > tmp_V_reg_2025;
    sc_signal< sc_lv<32> > tmp_V_120_reg_2030;
    sc_signal< sc_lv<32> > tmp_V_121_reg_2035;
    sc_signal< sc_lv<32> > tmp_V_122_reg_2040;
    sc_signal< sc_lv<32> > tmp_V_123_reg_2045;
    sc_signal< sc_lv<32> > tmp_V_124_reg_2050;
    sc_signal< sc_lv<32> > tmp_V_125_reg_2055;
    sc_signal< sc_lv<32> > tmp_V_126_reg_2060;
    sc_signal< sc_lv<32> > sX_6_load_reg_2065;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > icmp_ln215_fu_1624_p2;
    sc_signal< sc_lv<1> > icmp_ln215_reg_2070;
    sc_signal< sc_lv<32> > sY_6_load_reg_2075;
    sc_signal< sc_lv<1> > icmp_ln215_4_fu_1634_p2;
    sc_signal< sc_lv<1> > icmp_ln215_4_reg_2080;
    sc_signal< sc_lv<32> > pY_6_load_reg_2085;
    sc_signal< sc_lv<32> > pX_6_load_reg_2091;
    sc_signal< sc_lv<1> > and_ln215_4_fu_1692_p2;
    sc_signal< sc_lv<7> > i_fu_1698_p2;
    sc_signal< sc_lv<7> > i_reg_2101;
    sc_signal< sc_lv<1> > icmp_ln532_fu_1722_p2;
    sc_signal< sc_lv<1> > icmp_ln532_reg_2106;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter14;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<12> > select_ln532_4_fu_1754_p3;
    sc_signal< sc_lv<12> > select_ln532_4_reg_2111;
    sc_signal< sc_lv<12> > sub_ln532_6_fu_1762_p2;
    sc_signal< sc_lv<12> > sub_ln532_6_reg_2116;
    sc_signal< sc_lv<12> > sub_ln532_6_reg_2116_pp0_iter1_reg;
    sc_signal< sc_lv<12> > sub_ln532_6_reg_2116_pp0_iter2_reg;
    sc_signal< sc_lv<12> > sub_ln532_6_reg_2116_pp0_iter3_reg;
    sc_signal< sc_lv<12> > sub_ln532_6_reg_2116_pp0_iter4_reg;
    sc_signal< sc_lv<12> > sub_ln532_6_reg_2116_pp0_iter5_reg;
    sc_signal< sc_lv<12> > sub_ln532_6_reg_2116_pp0_iter6_reg;
    sc_signal< sc_lv<11> > ir_fu_1773_p2;
    sc_signal< sc_lv<11> > ir_reg_2126;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<11> > select_ln544_fu_1791_p3;
    sc_signal< sc_lv<11> > select_ln544_reg_2131;
    sc_signal< sc_lv<1> > icmp_ln514_fu_1799_p2;
    sc_signal< sc_lv<1> > icmp_ln514_reg_2136;
    sc_signal< sc_lv<1> > icmp_ln514_reg_2136_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_2136_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_2136_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_2136_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_2136_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_2136_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_2136_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_2136_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_2136_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_2136_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_2136_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_2136_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_2136_pp0_iter13_reg;
    sc_signal< sc_lv<15> > w48_V_load_reg_2150;
    sc_signal< sc_lv<15> > w48_V_load_reg_2150_pp0_iter2_reg;
    sc_signal< sc_lv<15> > w48_V_load_reg_2150_pp0_iter3_reg;
    sc_signal< sc_lv<15> > w48_V_load_reg_2150_pp0_iter4_reg;
    sc_signal< sc_lv<15> > w48_V_load_reg_2150_pp0_iter5_reg;
    sc_signal< sc_lv<15> > w48_V_load_reg_2150_pp0_iter6_reg;
    sc_signal< sc_lv<15> > w48_V_load_reg_2150_pp0_iter7_reg;
    sc_signal< sc_lv<2304> > grp_fu_1825_p2;
    sc_signal< sc_lv<2304> > lshr_ln532_reg_2155;
    sc_signal< sc_lv<32> > trunc_ln532_fu_1845_p1;
    sc_signal< sc_lv<32> > trunc_ln532_reg_2160;
    sc_signal< sc_lv<31> > grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_1552_ap_return;
    sc_signal< sc_lv<31> > p_0_reg_2165;
    sc_signal< sc_lv<23> > add_ln521_fu_1849_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_lv<1> > icmp_ln237_fu_1934_p2;
    sc_signal< sc_lv<1> > icmp_ln237_reg_2178;
    sc_signal< bool > ap_block_state43;
    sc_signal< sc_lv<32> > select_ln252_fu_1955_p3;
    sc_signal< sc_lv<32> > select_ln252_reg_2182;
    sc_signal< sc_lv<1> > icmp_ln241_fu_1974_p2;
    sc_signal< sc_lv<1> > icmp_ln241_reg_2187;
    sc_signal< sc_lv<32> > select_ln247_fu_1995_p3;
    sc_signal< sc_lv<32> > select_ln247_reg_2191;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_start;
    sc_signal< sc_logic > call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_done;
    sc_signal< sc_logic > call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_idle;
    sc_signal< sc_logic > call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_ready;
    sc_signal< sc_lv<256> > call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_data_V_read;
    sc_signal< sc_lv<2304> > call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_return;
    sc_signal< sc_lv<7> > i_0_i42_reg_200;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<1> > icmp_ln206_fu_2019_p2;
    sc_signal< sc_lv<11> > ap_phi_mux_ir1_0_i_i_i41_phi_fu_216_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<11> > ap_phi_mux_in_index_phi_fu_227_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_127_phi_fu_1485_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_128_phi_fu_1424_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_129_phi_fu_1363_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_130_phi_fu_1302_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_131_phi_fu_1241_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_132_phi_fu_1180_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_133_phi_fu_1119_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_134_phi_fu_1058_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_135_phi_fu_997_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_136_phi_fu_936_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_137_phi_fu_875_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_138_phi_fu_814_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_139_phi_fu_753_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_140_phi_fu_692_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_141_phi_fu_631_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_142_phi_fu_570_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_143_phi_fu_509_p36;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_144_phi_fu_448_p36;
    sc_signal< sc_lv<32> > acc_0_V_fu_1910_p2;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_144_reg_443;
    sc_signal< sc_lv<5> > trunc_ln_fu_1855_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_143_reg_504;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_142_reg_565;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_141_reg_626;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_140_reg_687;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_139_reg_748;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_138_reg_809;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_137_reg_870;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_136_reg_931;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_135_reg_992;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_134_reg_1053;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_133_reg_1114;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_132_reg_1175;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_131_reg_1236;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_130_reg_1297;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_129_reg_1358;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_128_reg_1419;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_127_reg_1480;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge_i_phi_fu_1545_p4;
    sc_signal< sc_lv<32> > storemerge_i_reg_1541;
    sc_signal< sc_lv<64> > zext_ln532_fu_1768_p1;
    sc_signal< sc_lv<32> > add_ln245_fu_1979_p2;
    sc_signal< sc_lv<32> > add_ln250_fu_1939_p2;
    sc_signal< sc_lv<31> > tmp_5_fu_1644_p4;
    sc_signal< sc_lv<31> > tmp_6_fu_1664_p4;
    sc_signal< sc_lv<1> > icmp_ln215_5_fu_1654_p2;
    sc_signal< sc_lv<1> > icmp_ln215_6_fu_1674_p2;
    sc_signal< sc_lv<1> > and_ln215_3_fu_1686_p2;
    sc_signal< sc_lv<1> > and_ln215_fu_1680_p2;
    sc_signal< sc_lv<7> > empty_198_fu_1704_p1;
    sc_signal< sc_lv<12> > tmp_s_fu_1708_p3;
    sc_signal< sc_lv<12> > empty_199_fu_1716_p2;
    sc_signal< sc_lv<12> > sub_ln532_fu_1728_p2;
    sc_signal< sc_lv<12> > sub_ln532_5_fu_1740_p2;
    sc_signal< sc_lv<12> > sub_ln532_4_fu_1734_p2;
    sc_signal< sc_lv<12> > select_ln532_fu_1746_p3;
    sc_signal< sc_lv<11> > add_ln544_fu_1779_p2;
    sc_signal< sc_lv<1> > icmp_ln544_fu_1785_p2;
    sc_signal< sc_lv<2304> > tmp_7_fu_1805_p4;
    sc_signal< sc_lv<2304> > grp_fu_1825_p0;
    sc_signal< sc_lv<2304> > grp_fu_1825_p1;
    sc_signal< sc_lv<2304> > zext_ln532_4_fu_1831_p1;
    sc_signal< sc_lv<2304> > lshr_ln532_2_fu_1834_p2;
    sc_signal< sc_lv<2304> > and_ln532_fu_1840_p2;
    sc_signal< sc_lv<5> > tmp_2_fu_1865_p19;
    sc_signal< sc_lv<32> > sext_ln703_fu_1907_p1;
    sc_signal< sc_lv<32> > tmp_2_fu_1865_p20;
    sc_signal< sc_lv<32> > add_ln252_fu_1950_p2;
    sc_signal< sc_lv<32> > add_ln247_fu_1990_p2;
    sc_signal< sc_lv<30> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_464;
    sc_signal< bool > ap_condition_473;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<30> ap_ST_fsm_state1;
    static const sc_lv<30> ap_ST_fsm_state2;
    static const sc_lv<30> ap_ST_fsm_state3;
    static const sc_lv<30> ap_ST_fsm_state4;
    static const sc_lv<30> ap_ST_fsm_state5;
    static const sc_lv<30> ap_ST_fsm_state6;
    static const sc_lv<30> ap_ST_fsm_state7;
    static const sc_lv<30> ap_ST_fsm_state8;
    static const sc_lv<30> ap_ST_fsm_state9;
    static const sc_lv<30> ap_ST_fsm_state10;
    static const sc_lv<30> ap_ST_fsm_pp0_stage0;
    static const sc_lv<30> ap_ST_fsm_state26;
    static const sc_lv<30> ap_ST_fsm_state27;
    static const sc_lv<30> ap_ST_fsm_state28;
    static const sc_lv<30> ap_ST_fsm_state29;
    static const sc_lv<30> ap_ST_fsm_state30;
    static const sc_lv<30> ap_ST_fsm_state31;
    static const sc_lv<30> ap_ST_fsm_state32;
    static const sc_lv<30> ap_ST_fsm_state33;
    static const sc_lv<30> ap_ST_fsm_state34;
    static const sc_lv<30> ap_ST_fsm_state35;
    static const sc_lv<30> ap_ST_fsm_state36;
    static const sc_lv<30> ap_ST_fsm_state37;
    static const sc_lv<30> ap_ST_fsm_state38;
    static const sc_lv<30> ap_ST_fsm_state39;
    static const sc_lv<30> ap_ST_fsm_state40;
    static const sc_lv<30> ap_ST_fsm_state41;
    static const sc_lv<30> ap_ST_fsm_state42;
    static const sc_lv<30> ap_ST_fsm_state43;
    static const sc_lv<30> ap_ST_fsm_state44;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_17;
    static const sc_lv<5> ap_const_lv5_16;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<12> ap_const_lv12_1F;
    static const sc_lv<12> ap_const_lv12_8FF;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_48;
    static const sc_lv<11> ap_const_lv11_50F;
    static const sc_lv<32> ap_const_lv32_8FF;
    static const sc_lv<2304> ap_const_lv2304_lc_3;
    static const sc_lv<23> ap_const_lv23_E39;
    static const sc_lv<7> ap_const_lv7_63;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_1910_p2();
    void thread_add_ln245_fu_1979_p2();
    void thread_add_ln247_fu_1990_p2();
    void thread_add_ln250_fu_1939_p2();
    void thread_add_ln252_fu_1950_p2();
    void thread_add_ln521_fu_1849_p2();
    void thread_add_ln544_fu_1779_p2();
    void thread_and_ln215_3_fu_1686_p2();
    void thread_and_ln215_4_fu_1692_p2();
    void thread_and_ln215_fu_1680_p2();
    void thread_and_ln532_fu_1840_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state11_pp0_stage0_iter0();
    void thread_ap_block_state12_pp0_stage0_iter1();
    void thread_ap_block_state13_pp0_stage0_iter2();
    void thread_ap_block_state14_pp0_stage0_iter3();
    void thread_ap_block_state15_pp0_stage0_iter4();
    void thread_ap_block_state16_pp0_stage0_iter5();
    void thread_ap_block_state17_pp0_stage0_iter6();
    void thread_ap_block_state18_pp0_stage0_iter7();
    void thread_ap_block_state19_pp0_stage0_iter8();
    void thread_ap_block_state20_pp0_stage0_iter9();
    void thread_ap_block_state21_pp0_stage0_iter10();
    void thread_ap_block_state22_pp0_stage0_iter11();
    void thread_ap_block_state23_pp0_stage0_iter12();
    void thread_ap_block_state24_pp0_stage0_iter13();
    void thread_ap_block_state25_pp0_stage0_iter14();
    void thread_ap_block_state43();
    void thread_ap_condition_464();
    void thread_ap_condition_473();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_in_index_phi_fu_227_p4();
    void thread_ap_phi_mux_ir1_0_i_i_i41_phi_fu_216_p4();
    void thread_ap_phi_mux_storemerge_i_phi_fu_1545_p4();
    void thread_ap_phi_mux_tmp_V_127_phi_fu_1485_p36();
    void thread_ap_phi_mux_tmp_V_128_phi_fu_1424_p36();
    void thread_ap_phi_mux_tmp_V_129_phi_fu_1363_p36();
    void thread_ap_phi_mux_tmp_V_130_phi_fu_1302_p36();
    void thread_ap_phi_mux_tmp_V_131_phi_fu_1241_p36();
    void thread_ap_phi_mux_tmp_V_132_phi_fu_1180_p36();
    void thread_ap_phi_mux_tmp_V_133_phi_fu_1119_p36();
    void thread_ap_phi_mux_tmp_V_134_phi_fu_1058_p36();
    void thread_ap_phi_mux_tmp_V_135_phi_fu_997_p36();
    void thread_ap_phi_mux_tmp_V_136_phi_fu_936_p36();
    void thread_ap_phi_mux_tmp_V_137_phi_fu_875_p36();
    void thread_ap_phi_mux_tmp_V_138_phi_fu_814_p36();
    void thread_ap_phi_mux_tmp_V_139_phi_fu_753_p36();
    void thread_ap_phi_mux_tmp_V_140_phi_fu_692_p36();
    void thread_ap_phi_mux_tmp_V_141_phi_fu_631_p36();
    void thread_ap_phi_mux_tmp_V_142_phi_fu_570_p36();
    void thread_ap_phi_mux_tmp_V_143_phi_fu_509_p36();
    void thread_ap_phi_mux_tmp_V_144_phi_fu_448_p36();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_127_reg_1480();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_128_reg_1419();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_129_reg_1358();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_130_reg_1297();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_131_reg_1236();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_132_reg_1175();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_133_reg_1114();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_134_reg_1053();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_135_reg_992();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_136_reg_931();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_137_reg_870();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_138_reg_809();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_139_reg_748();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_140_reg_687();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_141_reg_626();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_142_reg_565();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_143_reg_504();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_144_reg_443();
    void thread_ap_ready();
    void thread_call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_start();
    void thread_call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_data_V_read();
    void thread_data_V_V_blk_n();
    void thread_data_V_V_read();
    void thread_empty_198_fu_1704_p1();
    void thread_empty_199_fu_1716_p2();
    void thread_grp_fu_1825_p0();
    void thread_grp_fu_1825_p1();
    void thread_i_fu_1698_p2();
    void thread_icmp_ln206_fu_2019_p2();
    void thread_icmp_ln215_4_fu_1634_p2();
    void thread_icmp_ln215_5_fu_1654_p2();
    void thread_icmp_ln215_6_fu_1674_p2();
    void thread_icmp_ln215_fu_1624_p2();
    void thread_icmp_ln237_fu_1934_p2();
    void thread_icmp_ln241_fu_1974_p2();
    void thread_icmp_ln514_fu_1799_p2();
    void thread_icmp_ln532_fu_1722_p2();
    void thread_icmp_ln544_fu_1785_p2();
    void thread_ir_fu_1773_p2();
    void thread_lshr_ln532_2_fu_1834_p2();
    void thread_res_V_V_blk_n();
    void thread_res_V_V_din();
    void thread_res_V_V_write();
    void thread_select_ln247_fu_1995_p3();
    void thread_select_ln252_fu_1955_p3();
    void thread_select_ln532_4_fu_1754_p3();
    void thread_select_ln532_fu_1746_p3();
    void thread_select_ln544_fu_1791_p3();
    void thread_sext_ln703_fu_1907_p1();
    void thread_sub_ln532_4_fu_1734_p2();
    void thread_sub_ln532_5_fu_1740_p2();
    void thread_sub_ln532_6_fu_1762_p2();
    void thread_sub_ln532_fu_1728_p2();
    void thread_tmp_2_fu_1865_p19();
    void thread_tmp_5_fu_1644_p4();
    void thread_tmp_6_fu_1664_p4();
    void thread_tmp_7_fu_1805_p4();
    void thread_tmp_s_fu_1708_p3();
    void thread_trunc_ln532_fu_1845_p1();
    void thread_trunc_ln_fu_1855_p4();
    void thread_w48_V_address0();
    void thread_w48_V_ce0();
    void thread_zext_ln532_4_fu_1831_p1();
    void thread_zext_ln532_fu_1768_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
