{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679550737800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679550737800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 22 23:52:17 2023 " "Processing started: Wed Mar 22 23:52:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679550737800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679550737800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679550737800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679550738099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679550738099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_converter " "Found entity 1: display_converter" {  } { { "display_converter.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/display_converter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679550743854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_10to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_10to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_10to1 " "Found entity 1: mux_10to1" {  } { { "mux_10to1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/mux_10to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679550743856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file xor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_module " "Found entity 1: xor_module" {  } { { "xor_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/xor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743856 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor_gate_single " "Found entity 2: xor_gate_single" {  } { { "xor_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/xor_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679550743856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file or_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_module " "Found entity 1: or_module" {  } { { "or_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/or_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743857 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_gate_single " "Found entity 2: or_gate_single" {  } { { "or_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/or_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679550743857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file not_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_module " "Found entity 1: not_module" {  } { { "not_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/not_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743860 ""} { "Info" "ISGN_ENTITY_NAME" "2 not_gate_single " "Found entity 2: not_gate_single" {  } { { "not_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/not_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679550743860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file and_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_module " "Found entity 1: and_module" {  } { { "and_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/and_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743861 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate_single " "Found entity 2: and_gate_single" {  } { { "and_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/and_module.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679550743861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_2_3 " "Found entity 1: deco_2_3" {  } { { "deco_2_4.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/deco_2_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679550743862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nbits " "Found entity 1: adder_nbits" {  } { { "adder_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/adder_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679550743863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679550743863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679550743865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_substractor " "Found entity 1: full_substractor" {  } { { "full_substractor.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/full_substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679550743866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor_nbits " "Found entity 1: substractor_nbits" {  } { { "substractor_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/substractor_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679550743868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_nbits " "Found entity 1: shifter_nbits" {  } { { "shifter_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/shifter_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679550743869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679550743869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679550743892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_converter display_converter:hex_converter " "Elaborating entity \"display_converter\" for hierarchy \"display_converter:hex_converter\"" {  } { { "ALU.sv" "hex_converter" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550743908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_10to1 mux_10to1:muxresult " "Elaborating entity \"mux_10to1\" for hierarchy \"mux_10to1:muxresult\"" {  } { { "ALU.sv" "muxresult" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550743909 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_suma mux_10to1.sv(8) " "Verilog HDL Always Construct warning at mux_10to1.sv(8): variable \"out_suma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_10to1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/mux_10to1.sv" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679550743910 "|ALU|mux_10to1:muxresult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_rest mux_10to1.sv(9) " "Verilog HDL Always Construct warning at mux_10to1.sv(9): variable \"out_rest\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_10to1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/mux_10to1.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679550743910 "|ALU|mux_10to1:muxresult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_right_ar mux_10to1.sv(10) " "Verilog HDL Always Construct warning at mux_10to1.sv(10): variable \"out_right_ar\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_10to1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/mux_10to1.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679550743910 "|ALU|mux_10to1:muxresult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_right_lo mux_10to1.sv(11) " "Verilog HDL Always Construct warning at mux_10to1.sv(11): variable \"out_right_lo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_10to1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/mux_10to1.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679550743910 "|ALU|mux_10to1:muxresult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_left_ar mux_10to1.sv(12) " "Verilog HDL Always Construct warning at mux_10to1.sv(12): variable \"out_left_ar\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_10to1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/mux_10to1.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679550743910 "|ALU|mux_10to1:muxresult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_left_lo mux_10to1.sv(13) " "Verilog HDL Always Construct warning at mux_10to1.sv(13): variable \"out_left_lo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_10to1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/mux_10to1.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679550743910 "|ALU|mux_10to1:muxresult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_not mux_10to1.sv(14) " "Verilog HDL Always Construct warning at mux_10to1.sv(14): variable \"out_not\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_10to1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/mux_10to1.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679550743910 "|ALU|mux_10to1:muxresult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_and mux_10to1.sv(15) " "Verilog HDL Always Construct warning at mux_10to1.sv(15): variable \"out_and\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_10to1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/mux_10to1.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679550743910 "|ALU|mux_10to1:muxresult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_or mux_10to1.sv(16) " "Verilog HDL Always Construct warning at mux_10to1.sv(16): variable \"out_or\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_10to1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/mux_10to1.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679550743910 "|ALU|mux_10to1:muxresult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_xor mux_10to1.sv(17) " "Verilog HDL Always Construct warning at mux_10to1.sv(17): variable \"out_xor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_10to1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/mux_10to1.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679550743910 "|ALU|mux_10to1:muxresult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_suma mux_10to1.sv(18) " "Verilog HDL Always Construct warning at mux_10to1.sv(18): variable \"out_suma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_10to1.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/mux_10to1.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679550743910 "|ALU|mux_10to1:muxresult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nbits adder_nbits:adder " "Elaborating entity \"adder_nbits\" for hierarchy \"adder_nbits:adder\"" {  } { { "ALU.sv" "adder" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/ALU.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550743910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adder_nbits.sv(28) " "Verilog HDL assignment warning at adder_nbits.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "adder_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/adder_nbits.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679550743911 "|ALU|adder_nbits:adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adder_nbits.sv(31) " "Verilog HDL assignment warning at adder_nbits.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "adder_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/adder_nbits.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679550743911 "|ALU|adder_nbits:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_nbits:adder\|full_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"adder_nbits:adder\|full_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "adder_nbits.sv" "generate_N_bit_Adder\[0\].f" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/adder_nbits.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550743911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor_nbits substractor_nbits:substractor " "Elaborating entity \"substractor_nbits\" for hierarchy \"substractor_nbits:substractor\"" {  } { { "ALU.sv" "substractor" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/ALU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550743912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 substractor_nbits.sv(28) " "Verilog HDL assignment warning at substractor_nbits.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "substractor_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/substractor_nbits.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679550743912 "|ALU|substractor_nbits:substractor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 substractor_nbits.sv(31) " "Verilog HDL assignment warning at substractor_nbits.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "substractor_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/substractor_nbits.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679550743913 "|ALU|substractor_nbits:substractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_substractor substractor_nbits:substractor\|full_substractor:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_substractor\" for hierarchy \"substractor_nbits:substractor\|full_substractor:generate_N_bit_Adder\[0\].f\"" {  } { { "substractor_nbits.sv" "generate_N_bit_Adder\[0\].f" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/substractor_nbits.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550743913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_module not_module:notmodule " "Elaborating entity \"not_module\" for hierarchy \"not_module:notmodule\"" {  } { { "ALU.sv" "notmodule" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/ALU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550743914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate_single not_module:notmodule\|not_gate_single:generate_bit_to_bit\[0\].notgate " "Elaborating entity \"not_gate_single\" for hierarchy \"not_module:notmodule\|not_gate_single:generate_bit_to_bit\[0\].notgate\"" {  } { { "not_module.sv" "generate_bit_to_bit\[0\].notgate" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/not_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550743914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_module and_module:andmodule " "Elaborating entity \"and_module\" for hierarchy \"and_module:andmodule\"" {  } { { "ALU.sv" "andmodule" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/ALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550743916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_single and_module:andmodule\|and_gate_single:generate_bit_to_bit\[0\].gateand " "Elaborating entity \"and_gate_single\" for hierarchy \"and_module:andmodule\|and_gate_single:generate_bit_to_bit\[0\].gateand\"" {  } { { "and_module.sv" "generate_bit_to_bit\[0\].gateand" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/and_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550743917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_module or_module:ormodule " "Elaborating entity \"or_module\" for hierarchy \"or_module:ormodule\"" {  } { { "ALU.sv" "ormodule" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/ALU.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550743918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_single or_module:ormodule\|or_gate_single:generate_bit_to_bit\[0\].gateor " "Elaborating entity \"or_gate_single\" for hierarchy \"or_module:ormodule\|or_gate_single:generate_bit_to_bit\[0\].gateor\"" {  } { { "or_module.sv" "generate_bit_to_bit\[0\].gateor" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/or_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550743919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_module xor_module:xormodule " "Elaborating entity \"xor_module\" for hierarchy \"xor_module:xormodule\"" {  } { { "ALU.sv" "xormodule" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/ALU.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550743920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate_single xor_module:xormodule\|xor_gate_single:generate_bit_to_bit\[0\].gatexor " "Elaborating entity \"xor_gate_single\" for hierarchy \"xor_module:xormodule\|xor_gate_single:generate_bit_to_bit\[0\].gatexor\"" {  } { { "xor_module.sv" "generate_bit_to_bit\[0\].gatexor" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/xor_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550743920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_nbits shifter_nbits:shifter " "Elaborating entity \"shifter_nbits\" for hierarchy \"shifter_nbits:shifter\"" {  } { { "ALU.sv" "shifter" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/ALU.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550743921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 shifter_nbits.sv(52) " "Verilog HDL assignment warning at shifter_nbits.sv(52): truncated value with size 32 to match size of target (1)" {  } { { "shifter_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/shifter_nbits.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679550743921 "|shifter_nbits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_2_3 shifter_nbits:shifter\|deco_2_3:deco " "Elaborating entity \"deco_2_3\" for hierarchy \"shifter_nbits:shifter\|deco_2_3:deco\"" {  } { { "shifter_nbits.sv" "deco" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab3/Problema 1/shifter_nbits.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550743922 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679550744260 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679550744381 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679550744654 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679550744654 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679550744679 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679550744679 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679550744679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679550744679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679550744690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 22 23:52:24 2023 " "Processing ended: Wed Mar 22 23:52:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679550744690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679550744690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679550744690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679550744690 ""}
