#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Apr 14 07:27:40 2023
# Process ID: 27756
# Current directory: C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.runs/synth_1\vivado.jou
# Running On: LAPTOP-QS7C2R87, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 14888 MB
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10708
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1200.773 ; gain = 406.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'screen_display_1' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/screen_display_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'dual_matrix_11' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/dual_matrix_11.v:14]
INFO: [Synth 8-6157] synthesizing module 'led_writer_21' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/led_writer_21.v:11]
INFO: [Synth 8-6155] done synthesizing module 'led_writer_21' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/led_writer_21.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dual_matrix_11' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/dual_matrix_11.v:14]
INFO: [Synth 8-6157] synthesizing module 'player_display_12' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/player_display_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'player_display_12' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/player_display_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'branch_display_13' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/branch_display_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'branch_display_13' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/branch_display_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'screen_display_1' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/screen_display_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'rom_ish_2' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/rom_ish_2.v:7]
INFO: [Synth 8-6155] done synthesizing module 'rom_ish_2' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/rom_ish_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec_3' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/bin_to_dec_3.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec_3' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/bin_to_dec_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_4' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/reset_conditioner_4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_4' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/reset_conditioner_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_5' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_14' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/pipeline_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_14' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/pipeline_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_5' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_6' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/edge_detector_6.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_6' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/edge_detector_6.v:12]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_7' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/edge_detector_7.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_7' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/edge_detector_7.v:12]
INFO: [Synth 8-6157] synthesizing module 'player_move_8' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/player_move_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'player_move_8' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/player_move_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_9' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/multi_seven_seg_9.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_15' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/counter_15.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_15' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/counter_15.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_16' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/seven_seg_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_16' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/seven_seg_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_17' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/decoder_17.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decoder_17' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/decoder_17.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_9' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/multi_seven_seg_9.v:12]
INFO: [Synth 8-6157] synthesizing module 'main_10' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/main_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_18' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/alu_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'math_22' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/math_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'math_22' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/math_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_23' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/comparator_23.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/comparator_23.v:22]
INFO: [Synth 8-6155] done synthesizing module 'comparator_23' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/comparator_23.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/alu_18.v:34]
INFO: [Synth 8-6155] done synthesizing module 'alu_18' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/alu_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_19' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/regfile_19.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/regfile_19.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/regfile_19.v:80]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/regfile_19.v:100]
INFO: [Synth 8-6155] done synthesizing module 'regfile_19' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/regfile_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_20' [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/counter_20.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_20' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/counter_20.v:14]
INFO: [Synth 8-6155] done synthesizing module 'main_10' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/main_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (0#1) [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 0
WARNING: [Synth 8-7129] Port wd[15] in module regfile_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module regfile_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module regfile_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module regfile_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module regfile_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module regfile_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module regfile_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module regfile_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module comparator_23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module comparator_23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module comparator_23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[151] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[150] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[149] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[148] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[147] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[146] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[145] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[144] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[143] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[142] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[141] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[140] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[139] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[138] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[137] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[136] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[135] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[134] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[133] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[132] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[131] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[130] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[129] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[128] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[127] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[126] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[125] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[124] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[123] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[122] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[121] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_positions[120] in module branch_display_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module player_display_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module player_display_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[15] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[14] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[13] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[12] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[11] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[8] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1301.996 ; gain = 507.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1301.996 ; gain = 507.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1301.996 ; gain = 507.645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1301.996 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/constraint/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1408.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1408.383 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1408.383 ; gain = 614.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1408.383 ; gain = 614.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1408.383 ; gain = 614.031
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_states_q_reg' in module 'main_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            START_states |                              000 |                              000
     DISPLAY_NEXT_states |                              001 |                              011
       UPDATE_POS_states |                              010 |                              110
  COLLISION_CHECK_states |                              011 |                              001
              END_states |                              100 |                              010
     UPDATE_SCORE_states |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_states_q_reg' using encoding 'sequential' in module 'main_10'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1408.383 ; gain = 614.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 36    
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 37    
	   4 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 2     
	  10 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 3     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	  10 Input    7 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 34    
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 40    
	   7 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 21    
	   5 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP alu/math/res0, operation Mode is: A*B.
DSP Report: operator alu/math/res0 is absorbed into DSP alu/math/res0.
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 0
WARNING: [Synth 8-7129] Port rst_n in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[15] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[14] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[13] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[12] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[11] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[8] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1408.383 ; gain = 614.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|math_22     | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1408.383 ; gain = 614.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1426.570 ; gain = 632.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1426.570 ; gain = 632.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1426.570 ; gain = 632.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1426.570 ; gain = 632.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1426.570 ; gain = 632.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1426.570 ; gain = 632.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1426.570 ; gain = 632.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1426.570 ; gain = 632.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    34|
|3     |LUT1   |    14|
|4     |LUT2   |    35|
|5     |LUT3   |    44|
|6     |LUT4   |    55|
|7     |LUT5   |    73|
|8     |LUT6   |   267|
|9     |MUXF7  |    56|
|10    |MUXF8  |    22|
|11    |FDRE   |   161|
|12    |FDSE   |     8|
|13    |IBUF   |    12|
|14    |OBUF   |    46|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1426.570 ; gain = 632.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 1426.570 ; gain = 525.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1426.570 ; gain = 632.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1426.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 747159ac
INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1426.570 ; gain = 1032.492
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Documents/SUTD/term4/Computational-Structures/works man_actual/work/vivado/WORKS/WORKS.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 14 07:28:51 2023...
