#-----------------------------------------------------------
# Vivado v2020.1_AR75389_AR75502_AR75334 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May 19 10:47:09 2022
# Process ID: 9820
# Current directory: E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9564 E:\XilinxPrj\AXU2CG\course_64b\course_s2\22_ad9238_sg_dma_dp\vivado\ad9238_dma_dp.xpr
# Log file: E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/vivado.log
# Journal file: E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/repo'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_gt_if:1.0' found within IP repository 'E:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip'.
File in use: e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_gt_if.xml
File ignored: e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0' found within IP repository 'E:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip'.
File in use: e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_gt_if_rtl.xml
File ignored: e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_gt_if_rtl.xml
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XilinxVitis/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4c_uscaleplus:ext_gtcom:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4c_usp_ext_gtcom.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4c_usp_ext_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4c_uscaleplus:int_gtcom:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4c_usp_int_gtcom.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4c_usp_int_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_control:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_control.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_external_msix:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_ext_msix.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_mgmt.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_external:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_msix.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_internal:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_msix_int.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_pm:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_pm.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_status:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_status.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_drp:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_drp.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_drp.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_gt_if:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_gt_if.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pcie_id:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_pcie_id.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pl:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_pl.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_rbar:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_rbar.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4c_uscaleplus:transceiver_debug:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/transceiver_debug.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:dsc_bypass:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/dsc_bypass.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/nvme_tc_v1_0/interfaces/dsc_bypass.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_7x_transceiver_debug:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_7x_transceiver_debug.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie3_7x_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:ext_shared_logic:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_ext_shared_logic.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_ext_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie3_ultrascale:pcie3_us_gt_if:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_gt_if.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie3_ultrascale_v4_4/interfaces/pcie3_us_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:int_shared_logic:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_int_shared_logic.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie3_us_int_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_us_transceiver_debug:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_transceiver_debug.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie3_us_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_us_plus_transceiver_debug.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie4_us_plus_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_cfg_external_msix:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_debug:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie_debug.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:usr_flr:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/usr_flr.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/nvme_tc_v1_0/interfaces/usr_flr.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_debug_ports:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/xdma_debug_ports.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/xdma_debug_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_status_ports:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/xdma_status_ports.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/xdma_status_ports.xml'
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_ad9238_sample_0_0
design_1_ad9238_sample_1_0

open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1074.883 ; gain = 0.000
report_ip_status -name ip_status 
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_SG.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_1/Data_SG.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_1/Data_S2MM.
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {design_1_ad9238_sample_0_0 design_1_ad9238_sample_1_0}] -log ip_upgrade.log
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- alinx.com:user:ad9238_sample:1.0 - ad9238_sample_0
Adding component instance block -- alinx.com:user:ad9238_sample:1.0 - ad9238_sample_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_adc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_142M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_SG.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_1/Data_SG.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_1/Data_S2MM.
Successfully read diagram <design_1> from BD file <E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_ad9238_sample_0_0 (ad9238_sample_v1.0 1.0) from revision 2 to revision 3
INFO: [IP_Flow 19-3422] Upgraded design_1_ad9238_sample_1_0 (ad9238_sample_v1.0 1.0) from revision 2 to revision 3
Wrote  : <E:\XilinxPrj\AXU2CG\course_64b\course_s2\22_ad9238_sg_dma_dp\vivado\ad9238_dma_dp.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1416.949 ; gain = 32.074
export_ip_user_files -of_objects [get_ips {design_1_ad9238_sample_0_0 design_1_ad9238_sample_1_0}] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps7_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps7_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_0/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_0/xbar/M00_AXI(0)
Wrote  : <E:\XilinxPrj\AXU2CG\course_64b\course_s2\22_ad9238_sg_dma_dp\vivado\ad9238_dma_dp.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_bid'(2) to pin: '/axi_interconnect_0/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_rid'(2) to pin: '/axi_interconnect_0/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_bid'(2) to pin: '/axi_interconnect_0/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_rid'(2) to pin: '/axi_interconnect_0/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9238_sample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9238_sample_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu May 19 10:48:43 2022] Launched design_1_ad9238_sample_0_0_synth_1, design_1_ad9238_sample_1_0_synth_1, design_1_auto_us_0_synth_1, design_1_auto_us_1_synth_1, design_1_auto_us_2_synth_1, design_1_auto_us_3_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_ad9238_sample_0_0_synth_1: E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.runs/design_1_ad9238_sample_0_0_synth_1/runme.log
design_1_ad9238_sample_1_0_synth_1: E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.runs/design_1_ad9238_sample_1_0_synth_1/runme.log
design_1_auto_us_0_synth_1: E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.runs/design_1_auto_us_0_synth_1/runme.log
design_1_auto_us_1_synth_1: E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.runs/design_1_auto_us_1_synth_1/runme.log
design_1_auto_us_2_synth_1: E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.runs/design_1_auto_us_2_synth_1/runme.log
design_1_auto_us_3_synth_1: E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.runs/design_1_auto_us_3_synth_1/runme.log
design_1_auto_pc_0_synth_1: E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.runs/synth_1/runme.log
[Thu May 19 10:48:44 2022] Launched impl_1...
Run output will be captured here: E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 1540.383 ; gain = 122.250
set_property pfm_name {} [get_files -all {E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/ad9238_dma_dp.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (E:/XilinxVitis/Vivado/2020.1/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: E:/XilinxPrj/AXU2CG/course_64b/course_s2/22_ad9238_sg_dma_dp/vivado/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1747.859 ; gain = 169.684
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 19 11:23:39 2022...
