
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ayc62' on host 'en-ec-ecelinux-14.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.92.1.el7.x86_64) on Sat Nov 11 13:02:02 EST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/ayc62/ece6775/monte-carlo-xcel'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/ayc62/ece6775/monte-carlo-xcel/monte-carlo.prj'.
INFO: [HLS 200-10] Adding design file 'monte-carlo.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'monte-carlo_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/ayc62/ece6775/monte-carlo-xcel/monte-carlo.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../monte-carlo_test.cpp in release mode
   Compiling ../../../../monte-carlo.cpp in release mode
   Generating csim.exe
Testbench
Number of Paths: 10000000
Underlying:      100
Strike:          100
Risk-Free Rate:  0.05
Volatility:      0.2
Maturity:        1
Call Price:      6.18458
Put Price:       3.52818
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'monte-carlo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1473 ; free virtual = 26060
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1474 ; free virtual = 26061
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1466 ; free virtual = 26054
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'custom_abs<double>' into 'custom_sqrt<double>' (monte-carlo.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'generate_rand' into 'gaussian_box_muller' (monte-carlo.cpp:153) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_log<double>' into 'gaussian_box_muller' (monte-carlo.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'gaussian_box_muller' (monte-carlo.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:187) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_max<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:188) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1463 ; free virtual = 26051
INFO: [XFORM 203-602] Inlining function 'custom_abs<double>' into 'custom_sqrt<double>' (monte-carlo.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'generate_rand' into 'gaussian_box_muller' (monte-carlo.cpp:153) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_log<double>' into 'gaussian_box_muller' (monte-carlo.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'gaussian_box_muller' (monte-carlo.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:187) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_max<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:188) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (monte-carlo.cpp:30:1) in function 'dut'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1443 ; free virtual = 26032
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'custom_exp<double>' (monte-carlo.cpp:177:29) in function 'monte_carlo_both_price' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'custom_exp<double>' (monte-carlo.cpp:192:57) in function 'monte_carlo_both_price' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-631] Renaming function 'monte_carlo_both_price' to 'monte_carlo_both_pri' (monte-carlo.cpp:50:33)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1416 ; free virtual = 26006
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'custom_exp<double>' to 'custom_exp_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaussian_box_muller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.75 seconds; current allocated memory: 165.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 167.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'custom_exp_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 167.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 167.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'monte_carlo_both_pri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 168.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 169.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 169.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 170.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaussian_box_muller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seed' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'dut_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'dut_dadddsub_64nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dadd_64ns_64ns_64_5_full_dsp_1' to 'dut_dadd_64ns_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dmul_64ns_64ns_64_6_max_dsp_1' to 'dut_dmul_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_ddiv_64ns_64ns_64_31_1' to 'dut_ddiv_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dcmp_64ns_64ns_1_2_1' to 'dut_dcmp_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_sitodp_32s_64_6_1' to 'dut_sitodp_32s_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_sitodp_32ns_64_6_1' to 'dut_sitodp_32ns_6hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_dadd_64ns_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_dadddsub_64nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_dcmp_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_ddiv_64ns_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_dmul_64ns_64ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_sitodp_32ns_6hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_sitodp_32s_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaussian_box_muller'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 173.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'custom_exp_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_dadd_64ns_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_ddiv_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_dmul_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_sitodp_32ns_6hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'custom_exp_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 176.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'monte_carlo_both_pri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_dadddsub_64nsbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_dcmp_64ns_64nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_ddiv_64ns_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_dmul_64ns_64ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'monte_carlo_both_pri'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 178.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 181.106 MB.
