
__Oscilloscope_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b484  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  0800b618  0800b618  0001b618  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba44  0800ba44  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba44  0800ba44  0001ba44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba4c  0800ba4c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba4c  0800ba4c  0001ba4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba50  0800ba50  0001ba50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800ba54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          000096dc  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000c00  200098b8  200098b8  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a09b  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004172  00000000  00000000  0003a2a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001578  00000000  00000000  0003e419  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000013d0  00000000  00000000  0003f991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000258fd  00000000  00000000  00040d61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a6fc  00000000  00000000  0006665e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1a3c  00000000  00000000  00080d5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000c5  00000000  00000000  00152796  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006a2c  00000000  00000000  0015285c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00000d6c  00000000  00000000  00159288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b5fc 	.word	0x0800b5fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800b5fc 	.word	0x0800b5fc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <ADarr_Init>:
TFT_arr3[2][AD_Size3] = {0,},
*pTFT_arr3, *pTFT_arr_end3
;

void ADarr_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
    pAD_arr1 = AD_arr1[0];
 8000eb0:	4b30      	ldr	r3, [pc, #192]	; (8000f74 <ADarr_Init+0xc8>)
 8000eb2:	4a31      	ldr	r2, [pc, #196]	; (8000f78 <ADarr_Init+0xcc>)
 8000eb4:	601a      	str	r2, [r3, #0]
    pAD_arr_end1 = AD_arr1[1] + AD_Size1;
 8000eb6:	4a31      	ldr	r2, [pc, #196]	; (8000f7c <ADarr_Init+0xd0>)
 8000eb8:	4b31      	ldr	r3, [pc, #196]	; (8000f80 <ADarr_Init+0xd4>)
 8000eba:	601a      	str	r2, [r3, #0]
    arm_fill_f32(0,AD_arr1[0],AD_Size1);
 8000ebc:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000ec0:	482d      	ldr	r0, [pc, #180]	; (8000f78 <ADarr_Init+0xcc>)
 8000ec2:	ed9f 0a30 	vldr	s0, [pc, #192]	; 8000f84 <ADarr_Init+0xd8>
 8000ec6:	f007 fa35 	bl	8008334 <arm_fill_f32>
    arm_fill_f32(0,AD_arr1[1],AD_Size1);
 8000eca:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000ece:	482e      	ldr	r0, [pc, #184]	; (8000f88 <ADarr_Init+0xdc>)
 8000ed0:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8000f84 <ADarr_Init+0xd8>
 8000ed4:	f007 fa2e 	bl	8008334 <arm_fill_f32>

    pAD_arr2 = AD_arr2[0];
 8000ed8:	4b2c      	ldr	r3, [pc, #176]	; (8000f8c <ADarr_Init+0xe0>)
 8000eda:	4a2d      	ldr	r2, [pc, #180]	; (8000f90 <ADarr_Init+0xe4>)
 8000edc:	601a      	str	r2, [r3, #0]
    pAD_arr_end2 = AD_arr2[1] + AD_Size2;
 8000ede:	4a2d      	ldr	r2, [pc, #180]	; (8000f94 <ADarr_Init+0xe8>)
 8000ee0:	4b2d      	ldr	r3, [pc, #180]	; (8000f98 <ADarr_Init+0xec>)
 8000ee2:	601a      	str	r2, [r3, #0]
    arm_fill_f32(0,AD_arr2[0],AD_Size2);
 8000ee4:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 8000ee8:	4829      	ldr	r0, [pc, #164]	; (8000f90 <ADarr_Init+0xe4>)
 8000eea:	ed9f 0a26 	vldr	s0, [pc, #152]	; 8000f84 <ADarr_Init+0xd8>
 8000eee:	f007 fa21 	bl	8008334 <arm_fill_f32>
    arm_fill_f32(0,AD_arr2[1],AD_Size2);
 8000ef2:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 8000ef6:	4829      	ldr	r0, [pc, #164]	; (8000f9c <ADarr_Init+0xf0>)
 8000ef8:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8000f84 <ADarr_Init+0xd8>
 8000efc:	f007 fa1a 	bl	8008334 <arm_fill_f32>

    pAD_arr3 = AD_arr3[0];
 8000f00:	4b27      	ldr	r3, [pc, #156]	; (8000fa0 <ADarr_Init+0xf4>)
 8000f02:	4a28      	ldr	r2, [pc, #160]	; (8000fa4 <ADarr_Init+0xf8>)
 8000f04:	601a      	str	r2, [r3, #0]
    pAD_arr_end3 = AD_arr3[1] + AD_Size3;
 8000f06:	4a28      	ldr	r2, [pc, #160]	; (8000fa8 <ADarr_Init+0xfc>)
 8000f08:	4b28      	ldr	r3, [pc, #160]	; (8000fac <ADarr_Init+0x100>)
 8000f0a:	601a      	str	r2, [r3, #0]
    arm_fill_f32(0,AD_arr3[0],AD_Size3);
 8000f0c:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8000f10:	4824      	ldr	r0, [pc, #144]	; (8000fa4 <ADarr_Init+0xf8>)
 8000f12:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 8000f84 <ADarr_Init+0xd8>
 8000f16:	f007 fa0d 	bl	8008334 <arm_fill_f32>
    arm_fill_f32(0,AD_arr3[1],AD_Size3);
 8000f1a:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8000f1e:	4824      	ldr	r0, [pc, #144]	; (8000fb0 <ADarr_Init+0x104>)
 8000f20:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8000f84 <ADarr_Init+0xd8>
 8000f24:	f007 fa06 	bl	8008334 <arm_fill_f32>

    switch(tSys.levelSensitivity){
 8000f28:	4b22      	ldr	r3, [pc, #136]	; (8000fb4 <ADarr_Init+0x108>)
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	2b64      	cmp	r3, #100	; 0x64
 8000f2e:	d014      	beq.n	8000f5a <ADarr_Init+0xae>
 8000f30:	2b64      	cmp	r3, #100	; 0x64
 8000f32:	dc1a      	bgt.n	8000f6a <ADarr_Init+0xbe>
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d002      	beq.n	8000f3e <ADarr_Init+0x92>
 8000f38:	2b0a      	cmp	r3, #10
 8000f3a:	d007      	beq.n	8000f4c <ADarr_Init+0xa0>
 8000f3c:	e015      	b.n	8000f6a <ADarr_Init+0xbe>
		case 1:{
			TIM3->ARR = 25-1;
 8000f3e:	4b1e      	ldr	r3, [pc, #120]	; (8000fb8 <ADarr_Init+0x10c>)
 8000f40:	2218      	movs	r2, #24
 8000f42:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM3->PSC = 50-1;
 8000f44:	4b1c      	ldr	r3, [pc, #112]	; (8000fb8 <ADarr_Init+0x10c>)
 8000f46:	2231      	movs	r2, #49	; 0x31
 8000f48:	629a      	str	r2, [r3, #40]	; 0x28
		};break;
 8000f4a:	e00e      	b.n	8000f6a <ADarr_Init+0xbe>
		case 10:{
			TIM3->ARR = 25-1;
 8000f4c:	4b1a      	ldr	r3, [pc, #104]	; (8000fb8 <ADarr_Init+0x10c>)
 8000f4e:	2218      	movs	r2, #24
 8000f50:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM3->PSC = 125-1;
 8000f52:	4b19      	ldr	r3, [pc, #100]	; (8000fb8 <ADarr_Init+0x10c>)
 8000f54:	227c      	movs	r2, #124	; 0x7c
 8000f56:	629a      	str	r2, [r3, #40]	; 0x28
		};break;
 8000f58:	e007      	b.n	8000f6a <ADarr_Init+0xbe>
		case 100:{
			TIM3->ARR = 25-1;
 8000f5a:	4b17      	ldr	r3, [pc, #92]	; (8000fb8 <ADarr_Init+0x10c>)
 8000f5c:	2218      	movs	r2, #24
 8000f5e:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM3->PSC = 500-1;
 8000f60:	4b15      	ldr	r3, [pc, #84]	; (8000fb8 <ADarr_Init+0x10c>)
 8000f62:	f240 12f3 	movw	r2, #499	; 0x1f3
 8000f66:	629a      	str	r2, [r3, #40]	; 0x28
		};break;
 8000f68:	bf00      	nop
    }

    HAL_TIM_Base_Start_IT(&htim3);
 8000f6a:	4814      	ldr	r0, [pc, #80]	; (8000fbc <ADarr_Init+0x110>)
 8000f6c:	f004 fca2 	bl	80058b4 <HAL_TIM_Base_Start_IT>
}
 8000f70:	bf00      	nop
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	20000b58 	.word	0x20000b58
 8000f78:	200001f8 	.word	0x200001f8
 8000f7c:	20000b58 	.word	0x20000b58
 8000f80:	20000b5c 	.word	0x20000b5c
 8000f84:	00000000 	.word	0x00000000
 8000f88:	200006a8 	.word	0x200006a8
 8000f8c:	200030e0 	.word	0x200030e0
 8000f90:	20000b60 	.word	0x20000b60
 8000f94:	200030e0 	.word	0x200030e0
 8000f98:	200030e4 	.word	0x200030e4
 8000f9c:	20001e20 	.word	0x20001e20
 8000fa0:	20008ea8 	.word	0x20008ea8
 8000fa4:	200030e8 	.word	0x200030e8
 8000fa8:	20008ea8 	.word	0x20008ea8
 8000fac:	20008eac 	.word	0x20008eac
 8000fb0:	20005fc8 	.word	0x20005fc8
 8000fb4:	20008eb4 	.word	0x20008eb4
 8000fb8:	40000400 	.word	0x40000400
 8000fbc:	200094c4 	.word	0x200094c4

08000fc0 <Calc_array>:

/*
 * @brief 
 */
void Calc_array(ArrayParam_T *params,float* calc_addr,u32 calc_len)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	60f8      	str	r0, [r7, #12]
 8000fc8:	60b9      	str	r1, [r7, #8]
 8000fca:	607a      	str	r2, [r7, #4]
	uint32_t useless;
    //arm_offset_f32(calc_addr,-32768,calc_addr,calc_len);        		//
    //arm_scale_f32(calc_addr,AD_mV_Scale,calc_addr,calc_len);    		//V
    //FIR_calc(calc_addr); calc_addr += FIR_Shift;  calc_len = FIR_NUM-FIR_Shift;
    arm_max_f32(calc_addr,calc_len,&params->max,&useless);  			//
 8000fcc:	68fa      	ldr	r2, [r7, #12]
 8000fce:	f107 0314 	add.w	r3, r7, #20
 8000fd2:	6879      	ldr	r1, [r7, #4]
 8000fd4:	68b8      	ldr	r0, [r7, #8]
 8000fd6:	f007 fadf 	bl	8008598 <arm_max_f32>
    arm_min_f32(calc_addr,calc_len,&params->min,&useless);  			//
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	1d1a      	adds	r2, r3, #4
 8000fde:	f107 0314 	add.w	r3, r7, #20
 8000fe2:	6879      	ldr	r1, [r7, #4]
 8000fe4:	68b8      	ldr	r0, [r7, #8]
 8000fe6:	f007 fa2d 	bl	8008444 <arm_min_f32>
    params->Vpp=params->max-params->min;                   				//
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	ed93 7a00 	vldr	s14, [r3]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	edd3 7a01 	vldr	s15, [r3, #4]
 8000ff6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	edc3 7a04 	vstr	s15, [r3, #16]
    arm_mean_f32(calc_addr,calc_len,&params->Aver);    					//
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	3318      	adds	r3, #24
 8001004:	461a      	mov	r2, r3
 8001006:	6879      	ldr	r1, [r7, #4]
 8001008:	68b8      	ldr	r0, [r7, #8]
 800100a:	f007 fa87 	bl	800851c <arm_mean_f32>
    arm_rms_f32(calc_addr,calc_len,&params->Rms);      					//
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	331c      	adds	r3, #28
 8001012:	461a      	mov	r2, r3
 8001014:	6879      	ldr	r1, [r7, #4]
 8001016:	68b8      	ldr	r0, [r7, #8]
 8001018:	f007 f9b0 	bl	800837c <arm_rms_f32>
    params->rmsDivideVpp = params->Rms/params->Vpp;						//
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	edd3 6a07 	vldr	s13, [r3, #28]
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	ed93 7a04 	vldr	s14, [r3, #16]
 8001028:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
}
 8001032:	bf00      	nop
 8001034:	3718      	adds	r7, #24
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <Calc_array1>:
void Calc_array1(ArrayParam_T *params,float* calc_addr,u32 calc_len){
 800103a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800103e:	b089      	sub	sp, #36	; 0x24
 8001040:	af00      	add	r7, sp, #0
 8001042:	60f8      	str	r0, [r7, #12]
 8001044:	60b9      	str	r1, [r7, #8]
 8001046:	607a      	str	r2, [r7, #4]
 8001048:	466b      	mov	r3, sp
 800104a:	461e      	mov	r6, r3
	uint32_t useless;
	float calc_addr1[calc_len-1];
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	1e59      	subs	r1, r3, #1
 8001050:	460b      	mov	r3, r1
 8001052:	3b01      	subs	r3, #1
 8001054:	61bb      	str	r3, [r7, #24]
 8001056:	2300      	movs	r3, #0
 8001058:	4688      	mov	r8, r1
 800105a:	4699      	mov	r9, r3
 800105c:	f04f 0200 	mov.w	r2, #0
 8001060:	f04f 0300 	mov.w	r3, #0
 8001064:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8001068:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 800106c:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8001070:	2300      	movs	r3, #0
 8001072:	460c      	mov	r4, r1
 8001074:	461d      	mov	r5, r3
 8001076:	f04f 0200 	mov.w	r2, #0
 800107a:	f04f 0300 	mov.w	r3, #0
 800107e:	016b      	lsls	r3, r5, #5
 8001080:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001084:	0162      	lsls	r2, r4, #5
 8001086:	008b      	lsls	r3, r1, #2
 8001088:	3307      	adds	r3, #7
 800108a:	08db      	lsrs	r3, r3, #3
 800108c:	00db      	lsls	r3, r3, #3
 800108e:	ebad 0d03 	sub.w	sp, sp, r3
 8001092:	466b      	mov	r3, sp
 8001094:	3303      	adds	r3, #3
 8001096:	089b      	lsrs	r3, r3, #2
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	617b      	str	r3, [r7, #20]
	for(int i = 0;i<calc_len-1;i++){
 800109c:	2300      	movs	r3, #0
 800109e:	61fb      	str	r3, [r7, #28]
 80010a0:	e00d      	b.n	80010be <Calc_array1+0x84>
		calc_addr1[i] = calc_addr[i+1];
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	3301      	adds	r3, #1
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	68ba      	ldr	r2, [r7, #8]
 80010aa:	4413      	add	r3, r2
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	6979      	ldr	r1, [r7, #20]
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	440b      	add	r3, r1
 80010b6:	601a      	str	r2, [r3, #0]
	for(int i = 0;i<calc_len-1;i++){
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	3301      	adds	r3, #1
 80010bc:	61fb      	str	r3, [r7, #28]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	1e5a      	subs	r2, r3, #1
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d8ec      	bhi.n	80010a2 <Calc_array1+0x68>
	}
	arm_max_f32(calc_addr1,calc_len-1,&params->max,&useless);  			//
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	1e59      	subs	r1, r3, #1
 80010cc:	68fa      	ldr	r2, [r7, #12]
 80010ce:	f107 0310 	add.w	r3, r7, #16
 80010d2:	6978      	ldr	r0, [r7, #20]
 80010d4:	f007 fa60 	bl	8008598 <arm_max_f32>
	arm_min_f32(calc_addr1,calc_len-1,&params->min,&useless);  			//
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	1e59      	subs	r1, r3, #1
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	1d1a      	adds	r2, r3, #4
 80010e0:	f107 0310 	add.w	r3, r7, #16
 80010e4:	6978      	ldr	r0, [r7, #20]
 80010e6:	f007 f9ad 	bl	8008444 <arm_min_f32>
	params->Vpp=params->max-params->min;                   				//
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	ed93 7a00 	vldr	s14, [r3]
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	edd3 7a01 	vldr	s15, [r3, #4]
 80010f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	edc3 7a04 	vstr	s15, [r3, #16]
	arm_mean_f32(calc_addr1,calc_len-1,&params->Aver);    				//
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	1e59      	subs	r1, r3, #1
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	3318      	adds	r3, #24
 8001108:	461a      	mov	r2, r3
 800110a:	6978      	ldr	r0, [r7, #20]
 800110c:	f007 fa06 	bl	800851c <arm_mean_f32>
	arm_rms_f32(calc_addr1,calc_len-1,&params->Rms);      				//
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	1e59      	subs	r1, r3, #1
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	331c      	adds	r3, #28
 8001118:	461a      	mov	r2, r3
 800111a:	6978      	ldr	r0, [r7, #20]
 800111c:	f007 f92e 	bl	800837c <arm_rms_f32>
	params->rmsDivideVpp = params->Rms/params->Vpp;						//
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	edd3 6a07 	vldr	s13, [r3, #28]
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	ed93 7a04 	vldr	s14, [r3, #16]
 800112c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
 8001136:	46b5      	mov	sp, r6
}
 8001138:	bf00      	nop
 800113a:	3724      	adds	r7, #36	; 0x24
 800113c:	46bd      	mov	sp, r7
 800113e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08001144 <delay_init>:
//
//ucos,ucos
//SYSTICKHCLK1/8
//SYSCLK:
void delay_init(u8 SYSCLK)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	71fb      	strb	r3, [r7, #7]
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);//SysTickHCLK
 800114e:	2004      	movs	r0, #4
 8001150:	f003 f948 	bl	80043e4 <HAL_SYSTICK_CLKSourceConfig>
	fac_us=SYSCLK;		
 8001154:	4a03      	ldr	r2, [pc, #12]	; (8001164 <delay_init+0x20>)
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	7013      	strb	r3, [r2, #0]
}
 800115a:	bf00      	nop
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	20008eb0 	.word	0x20008eb0

08001168 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b08e      	sub	sp, #56	; 0x38
 800116c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001172:	2200      	movs	r2, #0
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	605a      	str	r2, [r3, #4]
 8001178:	609a      	str	r2, [r3, #8]
 800117a:	60da      	str	r2, [r3, #12]
 800117c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	623b      	str	r3, [r7, #32]
 8001182:	4b7e      	ldr	r3, [pc, #504]	; (800137c <MX_GPIO_Init+0x214>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	4a7d      	ldr	r2, [pc, #500]	; (800137c <MX_GPIO_Init+0x214>)
 8001188:	f043 0310 	orr.w	r3, r3, #16
 800118c:	6313      	str	r3, [r2, #48]	; 0x30
 800118e:	4b7b      	ldr	r3, [pc, #492]	; (800137c <MX_GPIO_Init+0x214>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	f003 0310 	and.w	r3, r3, #16
 8001196:	623b      	str	r3, [r7, #32]
 8001198:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	61fb      	str	r3, [r7, #28]
 800119e:	4b77      	ldr	r3, [pc, #476]	; (800137c <MX_GPIO_Init+0x214>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	4a76      	ldr	r2, [pc, #472]	; (800137c <MX_GPIO_Init+0x214>)
 80011a4:	f043 0304 	orr.w	r3, r3, #4
 80011a8:	6313      	str	r3, [r2, #48]	; 0x30
 80011aa:	4b74      	ldr	r3, [pc, #464]	; (800137c <MX_GPIO_Init+0x214>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ae:	f003 0304 	and.w	r3, r3, #4
 80011b2:	61fb      	str	r3, [r7, #28]
 80011b4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011b6:	2300      	movs	r3, #0
 80011b8:	61bb      	str	r3, [r7, #24]
 80011ba:	4b70      	ldr	r3, [pc, #448]	; (800137c <MX_GPIO_Init+0x214>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	4a6f      	ldr	r2, [pc, #444]	; (800137c <MX_GPIO_Init+0x214>)
 80011c0:	f043 0320 	orr.w	r3, r3, #32
 80011c4:	6313      	str	r3, [r2, #48]	; 0x30
 80011c6:	4b6d      	ldr	r3, [pc, #436]	; (800137c <MX_GPIO_Init+0x214>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	f003 0320 	and.w	r3, r3, #32
 80011ce:	61bb      	str	r3, [r7, #24]
 80011d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011d2:	2300      	movs	r3, #0
 80011d4:	617b      	str	r3, [r7, #20]
 80011d6:	4b69      	ldr	r3, [pc, #420]	; (800137c <MX_GPIO_Init+0x214>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011da:	4a68      	ldr	r2, [pc, #416]	; (800137c <MX_GPIO_Init+0x214>)
 80011dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011e0:	6313      	str	r3, [r2, #48]	; 0x30
 80011e2:	4b66      	ldr	r3, [pc, #408]	; (800137c <MX_GPIO_Init+0x214>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ea:	617b      	str	r3, [r7, #20]
 80011ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	613b      	str	r3, [r7, #16]
 80011f2:	4b62      	ldr	r3, [pc, #392]	; (800137c <MX_GPIO_Init+0x214>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f6:	4a61      	ldr	r2, [pc, #388]	; (800137c <MX_GPIO_Init+0x214>)
 80011f8:	f043 0301 	orr.w	r3, r3, #1
 80011fc:	6313      	str	r3, [r2, #48]	; 0x30
 80011fe:	4b5f      	ldr	r3, [pc, #380]	; (800137c <MX_GPIO_Init+0x214>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	613b      	str	r3, [r7, #16]
 8001208:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	60fb      	str	r3, [r7, #12]
 800120e:	4b5b      	ldr	r3, [pc, #364]	; (800137c <MX_GPIO_Init+0x214>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	4a5a      	ldr	r2, [pc, #360]	; (800137c <MX_GPIO_Init+0x214>)
 8001214:	f043 0302 	orr.w	r3, r3, #2
 8001218:	6313      	str	r3, [r2, #48]	; 0x30
 800121a:	4b58      	ldr	r3, [pc, #352]	; (800137c <MX_GPIO_Init+0x214>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	f003 0302 	and.w	r3, r3, #2
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	60bb      	str	r3, [r7, #8]
 800122a:	4b54      	ldr	r3, [pc, #336]	; (800137c <MX_GPIO_Init+0x214>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122e:	4a53      	ldr	r2, [pc, #332]	; (800137c <MX_GPIO_Init+0x214>)
 8001230:	f043 0308 	orr.w	r3, r3, #8
 8001234:	6313      	str	r3, [r2, #48]	; 0x30
 8001236:	4b51      	ldr	r3, [pc, #324]	; (800137c <MX_GPIO_Init+0x214>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	f003 0308 	and.w	r3, r3, #8
 800123e:	60bb      	str	r3, [r7, #8]
 8001240:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	607b      	str	r3, [r7, #4]
 8001246:	4b4d      	ldr	r3, [pc, #308]	; (800137c <MX_GPIO_Init+0x214>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124a:	4a4c      	ldr	r2, [pc, #304]	; (800137c <MX_GPIO_Init+0x214>)
 800124c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001250:	6313      	str	r3, [r2, #48]	; 0x30
 8001252:	4b4a      	ldr	r3, [pc, #296]	; (800137c <MX_GPIO_Init+0x214>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800125a:	607b      	str	r3, [r7, #4]
 800125c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GND_Pin|GNDE3_Pin|GNDE4_Pin|GNDE5_Pin
 800125e:	2200      	movs	r2, #0
 8001260:	217c      	movs	r1, #124	; 0x7c
 8001262:	4847      	ldr	r0, [pc, #284]	; (8001380 <MX_GPIO_Init+0x218>)
 8001264:	f003 fb08 	bl	8004878 <HAL_GPIO_WritePin>
                          |GNDE6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GNDC13_GPIO_Port, GNDC13_Pin, GPIO_PIN_RESET);
 8001268:	2200      	movs	r2, #0
 800126a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800126e:	4845      	ldr	r0, [pc, #276]	; (8001384 <MX_GPIO_Init+0x21c>)
 8001270:	f003 fb02 	bl	8004878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GNDF0_Pin|GNDF1_Pin, GPIO_PIN_RESET);
 8001274:	2200      	movs	r2, #0
 8001276:	2103      	movs	r1, #3
 8001278:	4843      	ldr	r0, [pc, #268]	; (8001388 <MX_GPIO_Init+0x220>)
 800127a:	f003 fafd 	bl	8004878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADS8688_DAISY_GPIO_Port, ADS8688_DAISY_Pin, GPIO_PIN_RESET);
 800127e:	2200      	movs	r2, #0
 8001280:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001284:	4841      	ldr	r0, [pc, #260]	; (800138c <MX_GPIO_Init+0x224>)
 8001286:	f003 faf7 	bl	8004878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ADS8688_RST_Pin|ADS8688_CS_Pin, GPIO_PIN_SET);
 800128a:	2201      	movs	r2, #1
 800128c:	210c      	movs	r1, #12
 800128e:	4840      	ldr	r0, [pc, #256]	; (8001390 <MX_GPIO_Init+0x228>)
 8001290:	f003 faf2 	bl	8004878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, PGA00_Pin|PGA01_Pin|LED0_Pin, GPIO_PIN_RESET);
 8001294:	2200      	movs	r2, #0
 8001296:	f44f 5118 	mov.w	r1, #9728	; 0x2600
 800129a:	483e      	ldr	r0, [pc, #248]	; (8001394 <MX_GPIO_Init+0x22c>)
 800129c:	f003 faec 	bl	8004878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VCC_GPIO_Port, VCC_Pin, GPIO_PIN_SET);
 80012a0:	2201      	movs	r2, #1
 80012a2:	2110      	movs	r1, #16
 80012a4:	483c      	ldr	r0, [pc, #240]	; (8001398 <MX_GPIO_Init+0x230>)
 80012a6:	f003 fae7 	bl	8004878 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = GND_Pin|GNDE3_Pin|GNDE4_Pin|GNDE5_Pin
 80012aa:	237c      	movs	r3, #124	; 0x7c
 80012ac:	627b      	str	r3, [r7, #36]	; 0x24
                          |GNDE6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ae:	2301      	movs	r3, #1
 80012b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b2:	2300      	movs	r3, #0
 80012b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b6:	2300      	movs	r3, #0
 80012b8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012be:	4619      	mov	r1, r3
 80012c0:	482f      	ldr	r0, [pc, #188]	; (8001380 <MX_GPIO_Init+0x218>)
 80012c2:	f003 f93d 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GNDC13_Pin;
 80012c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012cc:	2301      	movs	r3, #1
 80012ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d0:	2300      	movs	r3, #0
 80012d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d4:	2300      	movs	r3, #0
 80012d6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GNDC13_GPIO_Port, &GPIO_InitStruct);
 80012d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012dc:	4619      	mov	r1, r3
 80012de:	4829      	ldr	r0, [pc, #164]	; (8001384 <MX_GPIO_Init+0x21c>)
 80012e0:	f003 f92e 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = GNDF0_Pin|GNDF1_Pin;
 80012e4:	2303      	movs	r3, #3
 80012e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e8:	2301      	movs	r3, #1
 80012ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f0:	2300      	movs	r3, #0
 80012f2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012f8:	4619      	mov	r1, r3
 80012fa:	4823      	ldr	r0, [pc, #140]	; (8001388 <MX_GPIO_Init+0x220>)
 80012fc:	f003 f920 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADS8688_DAISY_Pin;
 8001300:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001304:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001306:	2301      	movs	r3, #1
 8001308:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130a:	2300      	movs	r3, #0
 800130c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800130e:	2303      	movs	r3, #3
 8001310:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ADS8688_DAISY_GPIO_Port, &GPIO_InitStruct);
 8001312:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001316:	4619      	mov	r1, r3
 8001318:	481c      	ldr	r0, [pc, #112]	; (800138c <MX_GPIO_Init+0x224>)
 800131a:	f003 f911 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = ADS8688_RST_Pin|ADS8688_CS_Pin;
 800131e:	230c      	movs	r3, #12
 8001320:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001322:	2301      	movs	r3, #1
 8001324:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001326:	2300      	movs	r3, #0
 8001328:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800132a:	2303      	movs	r3, #3
 800132c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800132e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001332:	4619      	mov	r1, r3
 8001334:	4816      	ldr	r0, [pc, #88]	; (8001390 <MX_GPIO_Init+0x228>)
 8001336:	f003 f903 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = PGA00_Pin|PGA01_Pin|LED0_Pin;
 800133a:	f44f 5318 	mov.w	r3, #9728	; 0x2600
 800133e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001340:	2301      	movs	r3, #1
 8001342:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001348:	2300      	movs	r3, #0
 800134a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800134c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001350:	4619      	mov	r1, r3
 8001352:	4810      	ldr	r0, [pc, #64]	; (8001394 <MX_GPIO_Init+0x22c>)
 8001354:	f003 f8f4 	bl	8004540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VCC_Pin;
 8001358:	2310      	movs	r3, #16
 800135a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135c:	2301      	movs	r3, #1
 800135e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001364:	2300      	movs	r3, #0
 8001366:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(VCC_GPIO_Port, &GPIO_InitStruct);
 8001368:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800136c:	4619      	mov	r1, r3
 800136e:	480a      	ldr	r0, [pc, #40]	; (8001398 <MX_GPIO_Init+0x230>)
 8001370:	f003 f8e6 	bl	8004540 <HAL_GPIO_Init>

}
 8001374:	bf00      	nop
 8001376:	3738      	adds	r7, #56	; 0x38
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40023800 	.word	0x40023800
 8001380:	40021000 	.word	0x40021000
 8001384:	40020800 	.word	0x40020800
 8001388:	40021400 	.word	0x40021400
 800138c:	40020000 	.word	0x40020000
 8001390:	40020c00 	.word	0x40020c00
 8001394:	40021800 	.word	0x40021800
 8001398:	40020400 	.word	0x40020400

0800139c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013a0:	f002 fe78 	bl	8004094 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013a4:	f000 f81a 	bl	80013dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013a8:	f7ff fede 	bl	8001168 <MX_GPIO_Init>
  MX_SPI3_Init();
 80013ac:	f002 f816 	bl	80033dc <MX_SPI3_Init>
  MX_TIM3_Init();
 80013b0:	f002 fa80 	bl	80038b4 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80013b4:	f002 fc92 	bl	8003cdc <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80013b8:	f002 fc66 	bl	8003c88 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80013bc:	f002 f9ea 	bl	8003794 <MX_TIM2_Init>
  MX_TIM7_Init();
 80013c0:	f002 fb46 	bl	8003a50 <MX_TIM7_Init>
  MX_TIM6_Init();
 80013c4:	f002 fb0e 	bl	80039e4 <MX_TIM6_Init>
  MX_TIM4_Init();
 80013c8:	f002 fac0 	bl	800394c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  delay_init(150);
 80013cc:	2096      	movs	r0, #150	; 0x96
 80013ce:	f7ff feb9 	bl	8001144 <delay_init>
  myInit();
 80013d2:	f000 f91f 	bl	8001614 <myInit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	oscilloscopeFunction();
 80013d6:	f000 f9ab 	bl	8001730 <oscilloscopeFunction>
 80013da:	e7fc      	b.n	80013d6 <main+0x3a>

080013dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b094      	sub	sp, #80	; 0x50
 80013e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013e2:	f107 0320 	add.w	r3, r7, #32
 80013e6:	2230      	movs	r2, #48	; 0x30
 80013e8:	2100      	movs	r1, #0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f007 f96e 	bl	80086cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f0:	f107 030c 	add.w	r3, r7, #12
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001400:	2300      	movs	r3, #0
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	4b28      	ldr	r3, [pc, #160]	; (80014a8 <SystemClock_Config+0xcc>)
 8001406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001408:	4a27      	ldr	r2, [pc, #156]	; (80014a8 <SystemClock_Config+0xcc>)
 800140a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800140e:	6413      	str	r3, [r2, #64]	; 0x40
 8001410:	4b25      	ldr	r3, [pc, #148]	; (80014a8 <SystemClock_Config+0xcc>)
 8001412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001414:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800141c:	2300      	movs	r3, #0
 800141e:	607b      	str	r3, [r7, #4]
 8001420:	4b22      	ldr	r3, [pc, #136]	; (80014ac <SystemClock_Config+0xd0>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a21      	ldr	r2, [pc, #132]	; (80014ac <SystemClock_Config+0xd0>)
 8001426:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800142a:	6013      	str	r3, [r2, #0]
 800142c:	4b1f      	ldr	r3, [pc, #124]	; (80014ac <SystemClock_Config+0xd0>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001434:	607b      	str	r3, [r7, #4]
 8001436:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001438:	2301      	movs	r3, #1
 800143a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800143c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001440:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001442:	2302      	movs	r3, #2
 8001444:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001446:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800144a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800144c:	2304      	movs	r3, #4
 800144e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 150;
 8001450:	2396      	movs	r3, #150	; 0x96
 8001452:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001454:	2302      	movs	r3, #2
 8001456:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001458:	2304      	movs	r3, #4
 800145a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800145c:	f107 0320 	add.w	r3, r7, #32
 8001460:	4618      	mov	r0, r3
 8001462:	f003 fa23 	bl	80048ac <HAL_RCC_OscConfig>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800146c:	f000 f820 	bl	80014b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001470:	230f      	movs	r3, #15
 8001472:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001474:	2302      	movs	r3, #2
 8001476:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001478:	2300      	movs	r3, #0
 800147a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800147c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001480:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001482:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001486:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001488:	f107 030c 	add.w	r3, r7, #12
 800148c:	2104      	movs	r1, #4
 800148e:	4618      	mov	r0, r3
 8001490:	f003 fc84 	bl	8004d9c <HAL_RCC_ClockConfig>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800149a:	f000 f809 	bl	80014b0 <Error_Handler>
  }
}
 800149e:	bf00      	nop
 80014a0:	3750      	adds	r7, #80	; 0x50
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40023800 	.word	0x40023800
 80014ac:	40007000 	.word	0x40007000

080014b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014b4:	b672      	cpsid	i
}
 80014b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014b8:	e7fe      	b.n	80014b8 <Error_Handler+0x8>
	...

080014bc <float2char>:
Sys_T tSys;
ArrayParam_T tAD_Params;
ArrayParam_T tAD_Params1;

void float2char(float slope,char*buffer,int n)  //
{
 80014bc:	b480      	push	{r7}
 80014be:	b089      	sub	sp, #36	; 0x24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	ed87 0a03 	vstr	s0, [r7, #12]
 80014c6:	60b8      	str	r0, [r7, #8]
 80014c8:	6079      	str	r1, [r7, #4]
    int temp,i,j;
    if(slope>=0)//0
 80014ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80014ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d6:	db03      	blt.n	80014e0 <float2char+0x24>
        buffer[0] = '+';
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	222b      	movs	r2, #43	; 0x2b
 80014dc:	701a      	strb	r2, [r3, #0]
 80014de:	e008      	b.n	80014f2 <float2char+0x36>
    else
    {
        buffer[0] = '-';
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	222d      	movs	r2, #45	; 0x2d
 80014e4:	701a      	strb	r2, [r3, #0]
        slope = -slope;
 80014e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80014ea:	eef1 7a67 	vneg.f32	s15, s15
 80014ee:	edc7 7a03 	vstr	s15, [r7, #12]
    }
    temp = (int)slope;//
 80014f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80014f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014fa:	ee17 3a90 	vmov	r3, s15
 80014fe:	61fb      	str	r3, [r7, #28]
    for(i=0;temp!=0;i++)//
 8001500:	2300      	movs	r3, #0
 8001502:	61bb      	str	r3, [r7, #24]
 8001504:	e00a      	b.n	800151c <float2char+0x60>
        temp /=10;
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	4a41      	ldr	r2, [pc, #260]	; (8001610 <float2char+0x154>)
 800150a:	fb82 1203 	smull	r1, r2, r2, r3
 800150e:	1092      	asrs	r2, r2, #2
 8001510:	17db      	asrs	r3, r3, #31
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	61fb      	str	r3, [r7, #28]
    for(i=0;temp!=0;i++)//
 8001516:	69bb      	ldr	r3, [r7, #24]
 8001518:	3301      	adds	r3, #1
 800151a:	61bb      	str	r3, [r7, #24]
 800151c:	69fb      	ldr	r3, [r7, #28]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d1f1      	bne.n	8001506 <float2char+0x4a>
    temp =(int)slope;
 8001522:	edd7 7a03 	vldr	s15, [r7, #12]
 8001526:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800152a:	ee17 3a90 	vmov	r3, s15
 800152e:	61fb      	str	r3, [r7, #28]
    for(j=i;j>0;j--)//
 8001530:	69bb      	ldr	r3, [r7, #24]
 8001532:	617b      	str	r3, [r7, #20]
 8001534:	e01d      	b.n	8001572 <float2char+0xb6>
    {
        buffer[j] = temp%10+'0';
 8001536:	69fa      	ldr	r2, [r7, #28]
 8001538:	4b35      	ldr	r3, [pc, #212]	; (8001610 <float2char+0x154>)
 800153a:	fb83 1302 	smull	r1, r3, r3, r2
 800153e:	1099      	asrs	r1, r3, #2
 8001540:	17d3      	asrs	r3, r2, #31
 8001542:	1ac9      	subs	r1, r1, r3
 8001544:	460b      	mov	r3, r1
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	440b      	add	r3, r1
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	1ad1      	subs	r1, r2, r3
 800154e:	b2ca      	uxtb	r2, r1
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	68b9      	ldr	r1, [r7, #8]
 8001554:	440b      	add	r3, r1
 8001556:	3230      	adds	r2, #48	; 0x30
 8001558:	b2d2      	uxtb	r2, r2
 800155a:	701a      	strb	r2, [r3, #0]
        temp /=10;
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	4a2c      	ldr	r2, [pc, #176]	; (8001610 <float2char+0x154>)
 8001560:	fb82 1203 	smull	r1, r2, r2, r3
 8001564:	1092      	asrs	r2, r2, #2
 8001566:	17db      	asrs	r3, r3, #31
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	61fb      	str	r3, [r7, #28]
    for(j=i;j>0;j--)//
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	3b01      	subs	r3, #1
 8001570:	617b      	str	r3, [r7, #20]
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	2b00      	cmp	r3, #0
 8001576:	dcde      	bgt.n	8001536 <float2char+0x7a>
    }
    buffer[i+1] = '.';
 8001578:	69bb      	ldr	r3, [r7, #24]
 800157a:	3301      	adds	r3, #1
 800157c:	68ba      	ldr	r2, [r7, #8]
 800157e:	4413      	add	r3, r2
 8001580:	222e      	movs	r2, #46	; 0x2e
 8001582:	701a      	strb	r2, [r3, #0]
    slope -=(int)slope;
 8001584:	edd7 7a03 	vldr	s15, [r7, #12]
 8001588:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800158c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001590:	ed97 7a03 	vldr	s14, [r7, #12]
 8001594:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001598:	edc7 7a03 	vstr	s15, [r7, #12]
    for(i=i+2;i<n-1;i++)//
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	3302      	adds	r3, #2
 80015a0:	61bb      	str	r3, [r7, #24]
 80015a2:	e023      	b.n	80015ec <float2char+0x130>
    {
        slope*=10;
 80015a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80015a8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80015ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015b0:	edc7 7a03 	vstr	s15, [r7, #12]
        buffer[i]=(int)slope+'0';
 80015b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80015b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015bc:	edc7 7a00 	vstr	s15, [r7]
 80015c0:	783a      	ldrb	r2, [r7, #0]
 80015c2:	69bb      	ldr	r3, [r7, #24]
 80015c4:	68b9      	ldr	r1, [r7, #8]
 80015c6:	440b      	add	r3, r1
 80015c8:	3230      	adds	r2, #48	; 0x30
 80015ca:	b2d2      	uxtb	r2, r2
 80015cc:	701a      	strb	r2, [r3, #0]
        slope-=(int)slope;
 80015ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80015d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015da:	ed97 7a03 	vldr	s14, [r7, #12]
 80015de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015e2:	edc7 7a03 	vstr	s15, [r7, #12]
    for(i=i+2;i<n-1;i++)//
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	3301      	adds	r3, #1
 80015ea:	61bb      	str	r3, [r7, #24]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	3b01      	subs	r3, #1
 80015f0:	69ba      	ldr	r2, [r7, #24]
 80015f2:	429a      	cmp	r2, r3
 80015f4:	dbd6      	blt.n	80015a4 <float2char+0xe8>
    }
    buffer[n-1] = '\0';
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	3b01      	subs	r3, #1
 80015fa:	68ba      	ldr	r2, [r7, #8]
 80015fc:	4413      	add	r3, r2
 80015fe:	2200      	movs	r2, #0
 8001600:	701a      	strb	r2, [r3, #0]
}
 8001602:	bf00      	nop
 8001604:	3724      	adds	r7, #36	; 0x24
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	66666667 	.word	0x66666667

08001614 <myInit>:
		data[i] = FAB.union_byte[i];
	}
	return data;
}

void myInit(){
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
	sysInit();
 8001618:	f000 f824 	bl	8001664 <sysInit>
	ADS8688_Init(&ads8688, &hspi3, ADS8688_CS_GPIO_Port, ADS8688_CS_Pin);
 800161c:	2308      	movs	r3, #8
 800161e:	4a0b      	ldr	r2, [pc, #44]	; (800164c <myInit+0x38>)
 8001620:	490b      	ldr	r1, [pc, #44]	; (8001650 <myInit+0x3c>)
 8001622:	480c      	ldr	r0, [pc, #48]	; (8001654 <myInit+0x40>)
 8001624:	f002 fc31 	bl	8003e8a <ADS8688_Init>
	TFT_Init();
 8001628:	f006 fe20 	bl	800826c <TFT_Init>
	HAL_TIM_Base_Start_IT(&htim6);
 800162c:	480a      	ldr	r0, [pc, #40]	; (8001658 <myInit+0x44>)
 800162e:	f004 f941 	bl	80058b4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8001632:	480a      	ldr	r0, [pc, #40]	; (800165c <myInit+0x48>)
 8001634:	f004 f93e 	bl	80058b4 <HAL_TIM_Base_Start_IT>
//	HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_1);
//	HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_2);
	HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_3);
 8001638:	2108      	movs	r1, #8
 800163a:	4809      	ldr	r0, [pc, #36]	; (8001660 <myInit+0x4c>)
 800163c:	f004 fa04 	bl	8005a48 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_4);
 8001640:	210c      	movs	r1, #12
 8001642:	4807      	ldr	r0, [pc, #28]	; (8001660 <myInit+0x4c>)
 8001644:	f004 fa00 	bl	8005a48 <HAL_TIM_IC_Start_IT>
}
 8001648:	bf00      	nop
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40020c00 	.word	0x40020c00
 8001650:	20009420 	.word	0x20009420
 8001654:	2000966c 	.word	0x2000966c
 8001658:	20009554 	.word	0x20009554
 800165c:	2000959c 	.word	0x2000959c
 8001660:	2000947c 	.word	0x2000947c

08001664 <sysInit>:

void sysInit(){
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
	tSys.channel = 0;
 8001668:	4b30      	ldr	r3, [pc, #192]	; (800172c <sysInit+0xc8>)
 800166a:	2200      	movs	r2, #0
 800166c:	801a      	strh	r2, [r3, #0]
	tSys.levelSensitivity = 1;
 800166e:	4b2f      	ldr	r3, [pc, #188]	; (800172c <sysInit+0xc8>)
 8001670:	2201      	movs	r2, #1
 8001672:	605a      	str	r2, [r3, #4]
	tSys.verticalSensitivity0 = 1;
 8001674:	4b2d      	ldr	r3, [pc, #180]	; (800172c <sysInit+0xc8>)
 8001676:	2201      	movs	r2, #1
 8001678:	609a      	str	r2, [r3, #8]
	tSys.verticalSensitivity1 = 1;
 800167a:	4b2c      	ldr	r3, [pc, #176]	; (800172c <sysInit+0xc8>)
 800167c:	2201      	movs	r2, #1
 800167e:	60da      	str	r2, [r3, #12]
	tSys.CH1out = 0;
 8001680:	4b2a      	ldr	r3, [pc, #168]	; (800172c <sysInit+0xc8>)
 8001682:	2200      	movs	r2, #0
 8001684:	611a      	str	r2, [r3, #16]
	tSys.CH2out = 0;
 8001686:	4b29      	ldr	r3, [pc, #164]	; (800172c <sysInit+0xc8>)
 8001688:	2200      	movs	r2, #0
 800168a:	615a      	str	r2, [r3, #20]
	tSys.count0 = 0;
 800168c:	4b27      	ldr	r3, [pc, #156]	; (800172c <sysInit+0xc8>)
 800168e:	2200      	movs	r2, #0
 8001690:	619a      	str	r2, [r3, #24]
	tSys.count1 = 0;
 8001692:	4b26      	ldr	r3, [pc, #152]	; (800172c <sysInit+0xc8>)
 8001694:	2200      	movs	r2, #0
 8001696:	61da      	str	r2, [r3, #28]

	tSys.freMeaNum0 = 0;
 8001698:	4b24      	ldr	r3, [pc, #144]	; (800172c <sysInit+0xc8>)
 800169a:	2200      	movs	r2, #0
 800169c:	f8c3 24d0 	str.w	r2, [r3, #1232]	; 0x4d0
	tSys.freMeaFlag0 = 0;
 80016a0:	4b22      	ldr	r3, [pc, #136]	; (800172c <sysInit+0xc8>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	f8c3 24d4 	str.w	r2, [r3, #1236]	; 0x4d4

	tSys.freMeaNum1 = 0;
 80016a8:	4b20      	ldr	r3, [pc, #128]	; (800172c <sysInit+0xc8>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	f8c3 24d8 	str.w	r2, [r3, #1240]	; 0x4d8
	tSys.freMeaFlag1 = 0;
 80016b0:	4b1e      	ldr	r3, [pc, #120]	; (800172c <sysInit+0xc8>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	f8c3 24dc 	str.w	r2, [r3, #1244]	; 0x4dc

	tSys.skewingNum = 0;
 80016b8:	4b1c      	ldr	r3, [pc, #112]	; (800172c <sysInit+0xc8>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
	tSys.skewingFlag = 0;
 80016c0:	4b1a      	ldr	r3, [pc, #104]	; (800172c <sysInit+0xc8>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
	tSys.skewingFlagTime = 0;
 80016c8:	4b18      	ldr	r3, [pc, #96]	; (800172c <sysInit+0xc8>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8

	tSys.triggerLevel = 50;
 80016d0:	4b16      	ldr	r3, [pc, #88]	; (800172c <sysInit+0xc8>)
 80016d2:	2232      	movs	r2, #50	; 0x32
 80016d4:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
	tSys.triggerStartBit = 50;
 80016d8:	4b14      	ldr	r3, [pc, #80]	; (800172c <sysInit+0xc8>)
 80016da:	2232      	movs	r2, #50	; 0x32
 80016dc:	f8c3 24f4 	str.w	r2, [r3, #1268]	; 0x4f4
	tSys.triggerSwitch = 0;
 80016e0:	4b12      	ldr	r3, [pc, #72]	; (800172c <sysInit+0xc8>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
	tSys.triggerSelect = 0;
 80016e8:	4b10      	ldr	r3, [pc, #64]	; (800172c <sysInit+0xc8>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	f883 24fc 	strb.w	r2, [r3, #1276]	; 0x4fc

	tSys.runOrStop = 0;
 80016f0:	4b0e      	ldr	r3, [pc, #56]	; (800172c <sysInit+0xc8>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
	tSys.autoSet = 0;
 80016f8:	4b0c      	ldr	r3, [pc, #48]	; (800172c <sysInit+0xc8>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
	tSys.autoSetFlag0 = 0;
 8001700:	4b0a      	ldr	r3, [pc, #40]	; (800172c <sysInit+0xc8>)
 8001702:	2200      	movs	r2, #0
 8001704:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
	tSys.autoSetFlag1 = 0;
 8001708:	4b08      	ldr	r3, [pc, #32]	; (800172c <sysInit+0xc8>)
 800170a:	2200      	movs	r2, #0
 800170c:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510

	tSys.zoomFlag0 = 0;
 8001710:	4b06      	ldr	r3, [pc, #24]	; (800172c <sysInit+0xc8>)
 8001712:	2200      	movs	r2, #0
 8001714:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	tSys.zoomFlag1 = 1;
 8001718:	4b04      	ldr	r3, [pc, #16]	; (800172c <sysInit+0xc8>)
 800171a:	2201      	movs	r2, #1
 800171c:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
 8001720:	bf00      	nop
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	20008eb4 	.word	0x20008eb4

08001730 <oscilloscopeFunction>:

//
void oscilloscopeFunction(){
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
	switch(tSys.autoSet){
 8001734:	4b08      	ldr	r3, [pc, #32]	; (8001758 <oscilloscopeFunction+0x28>)
 8001736:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800173a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800173e:	d004      	beq.n	800174a <oscilloscopeFunction+0x1a>
 8001740:	2b00      	cmp	r3, #0
 8001742:	d105      	bne.n	8001750 <oscilloscopeFunction+0x20>
		case 0:{waveDataDisplay();}break;
 8001744:	f000 f9cc 	bl	8001ae0 <waveDataDisplay>
 8001748:	e003      	b.n	8001752 <oscilloscopeFunction+0x22>
		case -1:{autoSet();}break;
 800174a:	f000 f807 	bl	800175c <autoSet>
 800174e:	e000      	b.n	8001752 <oscilloscopeFunction+0x22>
		default:break;
 8001750:	bf00      	nop
	}
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20008eb4 	.word	0x20008eb4

0800175c <autoSet>:

//
void autoSet(){
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0

	volatile int freCH1,freCH2;

	/*  */
	if(tSys.freMeaFlag0 >= 1){
 8001762:	4b9d      	ldr	r3, [pc, #628]	; (80019d8 <autoSet+0x27c>)
 8001764:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8001768:	2b00      	cmp	r3, #0
 800176a:	dd15      	ble.n	8001798 <autoSet+0x3c>
		freCH1 = tSys.freMeaNum0;
 800176c:	4b9a      	ldr	r3, [pc, #616]	; (80019d8 <autoSet+0x27c>)
 800176e:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 8001772:	607b      	str	r3, [r7, #4]
		tSys.autoSetFlag0++;
 8001774:	4b98      	ldr	r3, [pc, #608]	; (80019d8 <autoSet+0x27c>)
 8001776:	f8d3 350c 	ldr.w	r3, [r3, #1292]	; 0x50c
 800177a:	3301      	adds	r3, #1
 800177c:	4a96      	ldr	r2, [pc, #600]	; (80019d8 <autoSet+0x27c>)
 800177e:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
	    tSys.freMeaNum0 = 0;
 8001782:	4b95      	ldr	r3, [pc, #596]	; (80019d8 <autoSet+0x27c>)
 8001784:	2200      	movs	r2, #0
 8001786:	f8c3 24d0 	str.w	r2, [r3, #1232]	; 0x4d0
	    tSys.freMeaFlag0 = 0;
 800178a:	4b93      	ldr	r3, [pc, #588]	; (80019d8 <autoSet+0x27c>)
 800178c:	2200      	movs	r2, #0
 800178e:	f8c3 24d4 	str.w	r2, [r3, #1236]	; 0x4d4
	    HAL_TIM_Base_Start_IT(&htim7);
 8001792:	4892      	ldr	r0, [pc, #584]	; (80019dc <autoSet+0x280>)
 8001794:	f004 f88e 	bl	80058b4 <HAL_TIM_Base_Start_IT>
	}
	if(tSys.freMeaFlag1 >= 1){
 8001798:	4b8f      	ldr	r3, [pc, #572]	; (80019d8 <autoSet+0x27c>)
 800179a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	; 0x4dc
 800179e:	2b00      	cmp	r3, #0
 80017a0:	dd15      	ble.n	80017ce <autoSet+0x72>
		freCH2 = tSys.freMeaNum1;
 80017a2:	4b8d      	ldr	r3, [pc, #564]	; (80019d8 <autoSet+0x27c>)
 80017a4:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	; 0x4d8
 80017a8:	603b      	str	r3, [r7, #0]
		tSys.autoSetFlag1++;
 80017aa:	4b8b      	ldr	r3, [pc, #556]	; (80019d8 <autoSet+0x27c>)
 80017ac:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
 80017b0:	3301      	adds	r3, #1
 80017b2:	4a89      	ldr	r2, [pc, #548]	; (80019d8 <autoSet+0x27c>)
 80017b4:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
	    tSys.freMeaNum1 = 0;
 80017b8:	4b87      	ldr	r3, [pc, #540]	; (80019d8 <autoSet+0x27c>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	f8c3 24d8 	str.w	r2, [r3, #1240]	; 0x4d8
	    tSys.freMeaFlag1 = 0;
 80017c0:	4b85      	ldr	r3, [pc, #532]	; (80019d8 <autoSet+0x27c>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	f8c3 24dc 	str.w	r2, [r3, #1244]	; 0x4dc
	    HAL_TIM_Base_Start_IT(&htim6);
 80017c8:	4885      	ldr	r0, [pc, #532]	; (80019e0 <autoSet+0x284>)
 80017ca:	f004 f873 	bl	80058b4 <HAL_TIM_Base_Start_IT>
	}

	if(tSys.CH1out&tSys.CH2out){
 80017ce:	4b82      	ldr	r3, [pc, #520]	; (80019d8 <autoSet+0x27c>)
 80017d0:	691a      	ldr	r2, [r3, #16]
 80017d2:	4b81      	ldr	r3, [pc, #516]	; (80019d8 <autoSet+0x27c>)
 80017d4:	695b      	ldr	r3, [r3, #20]
 80017d6:	4013      	ands	r3, r2
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d02c      	beq.n	8001836 <autoSet+0xda>
		if(freCH1 > 110&&freCH2 > 110){
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2b6e      	cmp	r3, #110	; 0x6e
 80017e0:	dd0d      	ble.n	80017fe <autoSet+0xa2>
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	2b6e      	cmp	r3, #110	; 0x6e
 80017e6:	dd0a      	ble.n	80017fe <autoSet+0xa2>
			tSys.levelSensitivity = 1;
 80017e8:	4b7b      	ldr	r3, [pc, #492]	; (80019d8 <autoSet+0x27c>)
 80017ea:	2201      	movs	r2, #1
 80017ec:	605a      	str	r2, [r3, #4]
			SetTFTText(0,9,"%ld",(long)tSys.levelSensitivity);
 80017ee:	4b7a      	ldr	r3, [pc, #488]	; (80019d8 <autoSet+0x27c>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	4a7c      	ldr	r2, [pc, #496]	; (80019e4 <autoSet+0x288>)
 80017f4:	2109      	movs	r1, #9
 80017f6:	2000      	movs	r0, #0
 80017f8:	f006 f998 	bl	8007b2c <SetTFTText>
 80017fc:	e078      	b.n	80018f0 <autoSet+0x194>
		}
		else if(freCH1 < 20&&freCH2 < 20){
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2b13      	cmp	r3, #19
 8001802:	dc0d      	bgt.n	8001820 <autoSet+0xc4>
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	2b13      	cmp	r3, #19
 8001808:	dc0a      	bgt.n	8001820 <autoSet+0xc4>
			tSys.levelSensitivity = 100;
 800180a:	4b73      	ldr	r3, [pc, #460]	; (80019d8 <autoSet+0x27c>)
 800180c:	2264      	movs	r2, #100	; 0x64
 800180e:	605a      	str	r2, [r3, #4]
			SetTFTText(0,9,"%ld",(long)tSys.levelSensitivity);
 8001810:	4b71      	ldr	r3, [pc, #452]	; (80019d8 <autoSet+0x27c>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	4a73      	ldr	r2, [pc, #460]	; (80019e4 <autoSet+0x288>)
 8001816:	2109      	movs	r1, #9
 8001818:	2000      	movs	r0, #0
 800181a:	f006 f987 	bl	8007b2c <SetTFTText>
 800181e:	e067      	b.n	80018f0 <autoSet+0x194>
		}
		else{
			tSys.levelSensitivity = 10;
 8001820:	4b6d      	ldr	r3, [pc, #436]	; (80019d8 <autoSet+0x27c>)
 8001822:	220a      	movs	r2, #10
 8001824:	605a      	str	r2, [r3, #4]
			SetTFTText(0,9,"%ld",(long)tSys.levelSensitivity);
 8001826:	4b6c      	ldr	r3, [pc, #432]	; (80019d8 <autoSet+0x27c>)
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	4a6e      	ldr	r2, [pc, #440]	; (80019e4 <autoSet+0x288>)
 800182c:	2109      	movs	r1, #9
 800182e:	2000      	movs	r0, #0
 8001830:	f006 f97c 	bl	8007b2c <SetTFTText>
 8001834:	e05c      	b.n	80018f0 <autoSet+0x194>
		}
	}
	else if(tSys.CH1out&~tSys.CH2out){
 8001836:	4b68      	ldr	r3, [pc, #416]	; (80019d8 <autoSet+0x27c>)
 8001838:	691a      	ldr	r2, [r3, #16]
 800183a:	4b67      	ldr	r3, [pc, #412]	; (80019d8 <autoSet+0x27c>)
 800183c:	695b      	ldr	r3, [r3, #20]
 800183e:	43db      	mvns	r3, r3
 8001840:	4013      	ands	r3, r2
 8001842:	2b00      	cmp	r3, #0
 8001844:	d026      	beq.n	8001894 <autoSet+0x138>
		if(freCH1 > 110){
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2b6e      	cmp	r3, #110	; 0x6e
 800184a:	dd0a      	ble.n	8001862 <autoSet+0x106>
			tSys.levelSensitivity = 1;
 800184c:	4b62      	ldr	r3, [pc, #392]	; (80019d8 <autoSet+0x27c>)
 800184e:	2201      	movs	r2, #1
 8001850:	605a      	str	r2, [r3, #4]
			SetTFTText(0,9,"%ld",(long)tSys.levelSensitivity);
 8001852:	4b61      	ldr	r3, [pc, #388]	; (80019d8 <autoSet+0x27c>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	4a63      	ldr	r2, [pc, #396]	; (80019e4 <autoSet+0x288>)
 8001858:	2109      	movs	r1, #9
 800185a:	2000      	movs	r0, #0
 800185c:	f006 f966 	bl	8007b2c <SetTFTText>
 8001860:	e046      	b.n	80018f0 <autoSet+0x194>
		}
		else if(freCH1 < 20){
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2b13      	cmp	r3, #19
 8001866:	dc0a      	bgt.n	800187e <autoSet+0x122>
			tSys.levelSensitivity = 100;
 8001868:	4b5b      	ldr	r3, [pc, #364]	; (80019d8 <autoSet+0x27c>)
 800186a:	2264      	movs	r2, #100	; 0x64
 800186c:	605a      	str	r2, [r3, #4]
			SetTFTText(0,9,"%ld",(long)tSys.levelSensitivity);
 800186e:	4b5a      	ldr	r3, [pc, #360]	; (80019d8 <autoSet+0x27c>)
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	4a5c      	ldr	r2, [pc, #368]	; (80019e4 <autoSet+0x288>)
 8001874:	2109      	movs	r1, #9
 8001876:	2000      	movs	r0, #0
 8001878:	f006 f958 	bl	8007b2c <SetTFTText>
 800187c:	e038      	b.n	80018f0 <autoSet+0x194>
		}
		else{
			tSys.levelSensitivity = 10;
 800187e:	4b56      	ldr	r3, [pc, #344]	; (80019d8 <autoSet+0x27c>)
 8001880:	220a      	movs	r2, #10
 8001882:	605a      	str	r2, [r3, #4]
			SetTFTText(0,9,"%ld",(long)tSys.levelSensitivity);
 8001884:	4b54      	ldr	r3, [pc, #336]	; (80019d8 <autoSet+0x27c>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	4a56      	ldr	r2, [pc, #344]	; (80019e4 <autoSet+0x288>)
 800188a:	2109      	movs	r1, #9
 800188c:	2000      	movs	r0, #0
 800188e:	f006 f94d 	bl	8007b2c <SetTFTText>
 8001892:	e02d      	b.n	80018f0 <autoSet+0x194>
		}
	}
	else if(~tSys.CH1out&tSys.CH2out){
 8001894:	4b50      	ldr	r3, [pc, #320]	; (80019d8 <autoSet+0x27c>)
 8001896:	691b      	ldr	r3, [r3, #16]
 8001898:	43da      	mvns	r2, r3
 800189a:	4b4f      	ldr	r3, [pc, #316]	; (80019d8 <autoSet+0x27c>)
 800189c:	695b      	ldr	r3, [r3, #20]
 800189e:	4013      	ands	r3, r2
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d025      	beq.n	80018f0 <autoSet+0x194>
		if(freCH2 > 110){
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	2b6e      	cmp	r3, #110	; 0x6e
 80018a8:	dd0a      	ble.n	80018c0 <autoSet+0x164>
			tSys.levelSensitivity = 1;
 80018aa:	4b4b      	ldr	r3, [pc, #300]	; (80019d8 <autoSet+0x27c>)
 80018ac:	2201      	movs	r2, #1
 80018ae:	605a      	str	r2, [r3, #4]
			SetTFTText(0,9,"%ld",(long)tSys.levelSensitivity);
 80018b0:	4b49      	ldr	r3, [pc, #292]	; (80019d8 <autoSet+0x27c>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	4a4b      	ldr	r2, [pc, #300]	; (80019e4 <autoSet+0x288>)
 80018b6:	2109      	movs	r1, #9
 80018b8:	2000      	movs	r0, #0
 80018ba:	f006 f937 	bl	8007b2c <SetTFTText>
 80018be:	e017      	b.n	80018f0 <autoSet+0x194>
		}
		else if(freCH2 < 20){
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	2b13      	cmp	r3, #19
 80018c4:	dc0a      	bgt.n	80018dc <autoSet+0x180>
			tSys.levelSensitivity = 100;
 80018c6:	4b44      	ldr	r3, [pc, #272]	; (80019d8 <autoSet+0x27c>)
 80018c8:	2264      	movs	r2, #100	; 0x64
 80018ca:	605a      	str	r2, [r3, #4]
			SetTFTText(0,9,"%ld",(long)tSys.levelSensitivity);
 80018cc:	4b42      	ldr	r3, [pc, #264]	; (80019d8 <autoSet+0x27c>)
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	4a44      	ldr	r2, [pc, #272]	; (80019e4 <autoSet+0x288>)
 80018d2:	2109      	movs	r1, #9
 80018d4:	2000      	movs	r0, #0
 80018d6:	f006 f929 	bl	8007b2c <SetTFTText>
 80018da:	e009      	b.n	80018f0 <autoSet+0x194>
		}
		else{
			tSys.levelSensitivity = 10;
 80018dc:	4b3e      	ldr	r3, [pc, #248]	; (80019d8 <autoSet+0x27c>)
 80018de:	220a      	movs	r2, #10
 80018e0:	605a      	str	r2, [r3, #4]
			SetTFTText(0,9,"%ld",(long)tSys.levelSensitivity);
 80018e2:	4b3d      	ldr	r3, [pc, #244]	; (80019d8 <autoSet+0x27c>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	4a3f      	ldr	r2, [pc, #252]	; (80019e4 <autoSet+0x288>)
 80018e8:	2109      	movs	r1, #9
 80018ea:	2000      	movs	r0, #0
 80018ec:	f006 f91e 	bl	8007b2c <SetTFTText>
		}
	}


	/*  */
	if(tAD_Params.Vpp>1000){
 80018f0:	4b3d      	ldr	r3, [pc, #244]	; (80019e8 <autoSet+0x28c>)
 80018f2:	edd3 7a04 	vldr	s15, [r3, #16]
 80018f6:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80019ec <autoSet+0x290>
 80018fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001902:	dd0b      	ble.n	800191c <autoSet+0x1c0>
		tSys.verticalSensitivity0 = 500;
 8001904:	4b34      	ldr	r3, [pc, #208]	; (80019d8 <autoSet+0x27c>)
 8001906:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800190a:	609a      	str	r2, [r3, #8]
		SetTFTText(0,3,"%ld",(long)tSys.verticalSensitivity0);
 800190c:	4b32      	ldr	r3, [pc, #200]	; (80019d8 <autoSet+0x27c>)
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	4a34      	ldr	r2, [pc, #208]	; (80019e4 <autoSet+0x288>)
 8001912:	2103      	movs	r1, #3
 8001914:	2000      	movs	r0, #0
 8001916:	f006 f909 	bl	8007b2c <SetTFTText>
 800191a:	e047      	b.n	80019ac <autoSet+0x250>
	}
	else if(tAD_Params.Vpp <= 1000&&tAD_Params.Vpp > 100){
 800191c:	4b32      	ldr	r3, [pc, #200]	; (80019e8 <autoSet+0x28c>)
 800191e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001922:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80019ec <autoSet+0x290>
 8001926:	eef4 7ac7 	vcmpe.f32	s15, s14
 800192a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800192e:	d814      	bhi.n	800195a <autoSet+0x1fe>
 8001930:	4b2d      	ldr	r3, [pc, #180]	; (80019e8 <autoSet+0x28c>)
 8001932:	edd3 7a04 	vldr	s15, [r3, #16]
 8001936:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80019f0 <autoSet+0x294>
 800193a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800193e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001942:	dd0a      	ble.n	800195a <autoSet+0x1fe>
		tSys.verticalSensitivity0 = 100;
 8001944:	4b24      	ldr	r3, [pc, #144]	; (80019d8 <autoSet+0x27c>)
 8001946:	2264      	movs	r2, #100	; 0x64
 8001948:	609a      	str	r2, [r3, #8]
		SetTFTText(0,3,"%ld",(long)tSys.verticalSensitivity0);
 800194a:	4b23      	ldr	r3, [pc, #140]	; (80019d8 <autoSet+0x27c>)
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	4a25      	ldr	r2, [pc, #148]	; (80019e4 <autoSet+0x288>)
 8001950:	2103      	movs	r1, #3
 8001952:	2000      	movs	r0, #0
 8001954:	f006 f8ea 	bl	8007b2c <SetTFTText>
 8001958:	e028      	b.n	80019ac <autoSet+0x250>
	}
	else if(tAD_Params.Vpp <= 100&&tAD_Params.Vpp > 10){
 800195a:	4b23      	ldr	r3, [pc, #140]	; (80019e8 <autoSet+0x28c>)
 800195c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001960:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80019f0 <autoSet+0x294>
 8001964:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800196c:	d814      	bhi.n	8001998 <autoSet+0x23c>
 800196e:	4b1e      	ldr	r3, [pc, #120]	; (80019e8 <autoSet+0x28c>)
 8001970:	edd3 7a04 	vldr	s15, [r3, #16]
 8001974:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001978:	eef4 7ac7 	vcmpe.f32	s15, s14
 800197c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001980:	dd0a      	ble.n	8001998 <autoSet+0x23c>
		tSys.verticalSensitivity0 = 10;
 8001982:	4b15      	ldr	r3, [pc, #84]	; (80019d8 <autoSet+0x27c>)
 8001984:	220a      	movs	r2, #10
 8001986:	609a      	str	r2, [r3, #8]
		SetTFTText(0,3,"%ld",(long)tSys.verticalSensitivity0);
 8001988:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <autoSet+0x27c>)
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	4a15      	ldr	r2, [pc, #84]	; (80019e4 <autoSet+0x288>)
 800198e:	2103      	movs	r1, #3
 8001990:	2000      	movs	r0, #0
 8001992:	f006 f8cb 	bl	8007b2c <SetTFTText>
 8001996:	e009      	b.n	80019ac <autoSet+0x250>
	}
	else{
		tSys.verticalSensitivity0 = 1;
 8001998:	4b0f      	ldr	r3, [pc, #60]	; (80019d8 <autoSet+0x27c>)
 800199a:	2201      	movs	r2, #1
 800199c:	609a      	str	r2, [r3, #8]
		SetTFTText(0,3,"%ld",(long)tSys.verticalSensitivity0);
 800199e:	4b0e      	ldr	r3, [pc, #56]	; (80019d8 <autoSet+0x27c>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	4a10      	ldr	r2, [pc, #64]	; (80019e4 <autoSet+0x288>)
 80019a4:	2103      	movs	r1, #3
 80019a6:	2000      	movs	r0, #0
 80019a8:	f006 f8c0 	bl	8007b2c <SetTFTText>
	}

	if(tAD_Params1.Vpp>=1000){
 80019ac:	4b11      	ldr	r3, [pc, #68]	; (80019f4 <autoSet+0x298>)
 80019ae:	edd3 7a04 	vldr	s15, [r3, #16]
 80019b2:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80019ec <autoSet+0x290>
 80019b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019be:	db1b      	blt.n	80019f8 <autoSet+0x29c>
		tSys.verticalSensitivity1 = 500;
 80019c0:	4b05      	ldr	r3, [pc, #20]	; (80019d8 <autoSet+0x27c>)
 80019c2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80019c6:	60da      	str	r2, [r3, #12]
		SetTFTText(0,4,"%ld",(long)tSys.verticalSensitivity1);
 80019c8:	4b03      	ldr	r3, [pc, #12]	; (80019d8 <autoSet+0x27c>)
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	4a05      	ldr	r2, [pc, #20]	; (80019e4 <autoSet+0x288>)
 80019ce:	2104      	movs	r1, #4
 80019d0:	2000      	movs	r0, #0
 80019d2:	f006 f8ab 	bl	8007b2c <SetTFTText>
 80019d6:	e057      	b.n	8001a88 <autoSet+0x32c>
 80019d8:	20008eb4 	.word	0x20008eb4
 80019dc:	2000959c 	.word	0x2000959c
 80019e0:	20009554 	.word	0x20009554
 80019e4:	0800b618 	.word	0x0800b618
 80019e8:	200093d0 	.word	0x200093d0
 80019ec:	447a0000 	.word	0x447a0000
 80019f0:	42c80000 	.word	0x42c80000
 80019f4:	200093f8 	.word	0x200093f8
	}
	else if(tAD_Params1.Vpp <= 1000&&tAD_Params1.Vpp > 100){
 80019f8:	4b33      	ldr	r3, [pc, #204]	; (8001ac8 <autoSet+0x36c>)
 80019fa:	edd3 7a04 	vldr	s15, [r3, #16]
 80019fe:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8001acc <autoSet+0x370>
 8001a02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0a:	d814      	bhi.n	8001a36 <autoSet+0x2da>
 8001a0c:	4b2e      	ldr	r3, [pc, #184]	; (8001ac8 <autoSet+0x36c>)
 8001a0e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001a12:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001ad0 <autoSet+0x374>
 8001a16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a1e:	dd0a      	ble.n	8001a36 <autoSet+0x2da>
		tSys.verticalSensitivity1 = 100;
 8001a20:	4b2c      	ldr	r3, [pc, #176]	; (8001ad4 <autoSet+0x378>)
 8001a22:	2264      	movs	r2, #100	; 0x64
 8001a24:	60da      	str	r2, [r3, #12]
		SetTFTText(0,4,"%ld",(long)tSys.verticalSensitivity1);
 8001a26:	4b2b      	ldr	r3, [pc, #172]	; (8001ad4 <autoSet+0x378>)
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	4a2b      	ldr	r2, [pc, #172]	; (8001ad8 <autoSet+0x37c>)
 8001a2c:	2104      	movs	r1, #4
 8001a2e:	2000      	movs	r0, #0
 8001a30:	f006 f87c 	bl	8007b2c <SetTFTText>
 8001a34:	e028      	b.n	8001a88 <autoSet+0x32c>
	}
	else if(tAD_Params1.Vpp <= 100&&tAD_Params1.Vpp > 10){
 8001a36:	4b24      	ldr	r3, [pc, #144]	; (8001ac8 <autoSet+0x36c>)
 8001a38:	edd3 7a04 	vldr	s15, [r3, #16]
 8001a3c:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8001ad0 <autoSet+0x374>
 8001a40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a48:	d814      	bhi.n	8001a74 <autoSet+0x318>
 8001a4a:	4b1f      	ldr	r3, [pc, #124]	; (8001ac8 <autoSet+0x36c>)
 8001a4c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001a50:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001a54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a5c:	dd0a      	ble.n	8001a74 <autoSet+0x318>
		tSys.verticalSensitivity1 = 10;
 8001a5e:	4b1d      	ldr	r3, [pc, #116]	; (8001ad4 <autoSet+0x378>)
 8001a60:	220a      	movs	r2, #10
 8001a62:	60da      	str	r2, [r3, #12]
		SetTFTText(0,4,"%ld",(long)tSys.verticalSensitivity1);
 8001a64:	4b1b      	ldr	r3, [pc, #108]	; (8001ad4 <autoSet+0x378>)
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	4a1b      	ldr	r2, [pc, #108]	; (8001ad8 <autoSet+0x37c>)
 8001a6a:	2104      	movs	r1, #4
 8001a6c:	2000      	movs	r0, #0
 8001a6e:	f006 f85d 	bl	8007b2c <SetTFTText>
 8001a72:	e009      	b.n	8001a88 <autoSet+0x32c>
	}
	else{
		tSys.verticalSensitivity1 = 1;
 8001a74:	4b17      	ldr	r3, [pc, #92]	; (8001ad4 <autoSet+0x378>)
 8001a76:	2201      	movs	r2, #1
 8001a78:	60da      	str	r2, [r3, #12]
		SetTFTText(0,4,"%ld",(long)tSys.verticalSensitivity1);
 8001a7a:	4b16      	ldr	r3, [pc, #88]	; (8001ad4 <autoSet+0x378>)
 8001a7c:	68db      	ldr	r3, [r3, #12]
 8001a7e:	4a16      	ldr	r2, [pc, #88]	; (8001ad8 <autoSet+0x37c>)
 8001a80:	2104      	movs	r1, #4
 8001a82:	2000      	movs	r0, #0
 8001a84:	f006 f852 	bl	8007b2c <SetTFTText>
	}

	if(tSys.autoSetFlag0 >= 2&&tSys.autoSetFlag1 >= 2){
 8001a88:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <autoSet+0x378>)
 8001a8a:	f8d3 350c 	ldr.w	r3, [r3, #1292]	; 0x50c
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	dd15      	ble.n	8001abe <autoSet+0x362>
 8001a92:	4b10      	ldr	r3, [pc, #64]	; (8001ad4 <autoSet+0x378>)
 8001a94:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	dd10      	ble.n	8001abe <autoSet+0x362>
		tSys.autoSet = 0;
 8001a9c:	4b0d      	ldr	r3, [pc, #52]	; (8001ad4 <autoSet+0x378>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
		tSys.autoSetFlag0 = 0;
 8001aa4:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <autoSet+0x378>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
		tSys.autoSetFlag1 = 0;
 8001aac:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <autoSet+0x378>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
		HAL_TIM_Base_Stop(&htim3);
 8001ab4:	4809      	ldr	r0, [pc, #36]	; (8001adc <autoSet+0x380>)
 8001ab6:	f003 fed6 	bl	8005866 <HAL_TIM_Base_Stop>
		ADarr_Init();
 8001aba:	f7ff f9f7 	bl	8000eac <ADarr_Init>
	}

}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	200093f8 	.word	0x200093f8
 8001acc:	447a0000 	.word	0x447a0000
 8001ad0:	42c80000 	.word	0x42c80000
 8001ad4:	20008eb4 	.word	0x20008eb4
 8001ad8:	0800b618 	.word	0x0800b618
 8001adc:	200094c4 	.word	0x200094c4

08001ae0 <waveDataDisplay>:

//
void waveDataDisplay(){
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b088      	sub	sp, #32
 8001ae4:	af00      	add	r7, sp, #0
	switch(tSys.levelSensitivity){
 8001ae6:	4bb1      	ldr	r3, [pc, #708]	; (8001dac <waveDataDisplay+0x2cc>)
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	2b64      	cmp	r3, #100	; 0x64
 8001aec:	f000 81e8 	beq.w	8001ec0 <waveDataDisplay+0x3e0>
 8001af0:	2b64      	cmp	r3, #100	; 0x64
 8001af2:	f300 826d 	bgt.w	8001fd0 <waveDataDisplay+0x4f0>
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d003      	beq.n	8001b02 <waveDataDisplay+0x22>
 8001afa:	2b0a      	cmp	r3, #10
 8001afc:	f000 812e 	beq.w	8001d5c <waveDataDisplay+0x27c>
			}

			freAndSkewingDataDisplay();
		};break;
	}
}
 8001b00:	e266      	b.n	8001fd0 <waveDataDisplay+0x4f0>
			if(pAD_arr1 >= pAD_arr_end1){
 8001b02:	4bab      	ldr	r3, [pc, #684]	; (8001db0 <waveDataDisplay+0x2d0>)
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	4bab      	ldr	r3, [pc, #684]	; (8001db4 <waveDataDisplay+0x2d4>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	f0c0 8123 	bcc.w	8001d56 <waveDataDisplay+0x276>
				tSys.count0++;						//
 8001b10:	4ba6      	ldr	r3, [pc, #664]	; (8001dac <waveDataDisplay+0x2cc>)
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	3301      	adds	r3, #1
 8001b16:	4aa5      	ldr	r2, [pc, #660]	; (8001dac <waveDataDisplay+0x2cc>)
 8001b18:	6193      	str	r3, [r2, #24]
				if(tSys.count0 == 49){
 8001b1a:	4ba4      	ldr	r3, [pc, #656]	; (8001dac <waveDataDisplay+0x2cc>)
 8001b1c:	699b      	ldr	r3, [r3, #24]
 8001b1e:	2b31      	cmp	r3, #49	; 0x31
 8001b20:	d114      	bne.n	8001b4c <waveDataDisplay+0x6c>
					tSys.skewingFlagTime = 1;
 8001b22:	4ba2      	ldr	r3, [pc, #648]	; (8001dac <waveDataDisplay+0x2cc>)
 8001b24:	2201      	movs	r2, #1
 8001b26:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
					Calc_array(&tAD_Params,AD_arr1[0],300);
 8001b2a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001b2e:	49a2      	ldr	r1, [pc, #648]	; (8001db8 <waveDataDisplay+0x2d8>)
 8001b30:	48a2      	ldr	r0, [pc, #648]	; (8001dbc <waveDataDisplay+0x2dc>)
 8001b32:	f7ff fa45 	bl	8000fc0 <Calc_array>
					Calc_array1(&tAD_Params1,AD_arr1[1],300);
 8001b36:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001b3a:	49a1      	ldr	r1, [pc, #644]	; (8001dc0 <waveDataDisplay+0x2e0>)
 8001b3c:	48a1      	ldr	r0, [pc, #644]	; (8001dc4 <waveDataDisplay+0x2e4>)
 8001b3e:	f7ff fa7c 	bl	800103a <Calc_array1>
					tSys.count0 = 0;
 8001b42:	4b9a      	ldr	r3, [pc, #616]	; (8001dac <waveDataDisplay+0x2cc>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	619a      	str	r2, [r3, #24]
					waveAttributeDisplay();
 8001b48:	f000 fa5a 	bl	8002000 <waveAttributeDisplay>
				for(int i = 0;i<600;i++){			//
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	61fb      	str	r3, [r7, #28]
 8001b50:	e071      	b.n	8001c36 <waveDataDisplay+0x156>
					if(i%2==0){
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	f003 0301 	and.w	r3, r3, #1
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d128      	bne.n	8001bae <waveDataDisplay+0xce>
						tSys.waveData0[i] = (unsigned char)(AD_arr1[0][i/2]*200/(tSys.verticalSensitivity0*10)+101);
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	0fda      	lsrs	r2, r3, #31
 8001b60:	4413      	add	r3, r2
 8001b62:	105b      	asrs	r3, r3, #1
 8001b64:	4a94      	ldr	r2, [pc, #592]	; (8001db8 <waveDataDisplay+0x2d8>)
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	4413      	add	r3, r2
 8001b6a:	edd3 7a00 	vldr	s15, [r3]
 8001b6e:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8001dc8 <waveDataDisplay+0x2e8>
 8001b72:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001b76:	4b8d      	ldr	r3, [pc, #564]	; (8001dac <waveDataDisplay+0x2cc>)
 8001b78:	689a      	ldr	r2, [r3, #8]
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	4413      	add	r3, r2
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	ee07 3a90 	vmov	s15, r3
 8001b86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b8e:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8001dcc <waveDataDisplay+0x2ec>
 8001b92:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b9a:	edc7 7a01 	vstr	s15, [r7, #4]
 8001b9e:	793b      	ldrb	r3, [r7, #4]
 8001ba0:	b2d9      	uxtb	r1, r3
 8001ba2:	4a82      	ldr	r2, [pc, #520]	; (8001dac <waveDataDisplay+0x2cc>)
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	3320      	adds	r3, #32
 8001baa:	460a      	mov	r2, r1
 8001bac:	701a      	strb	r2, [r3, #0]
					if(i%2==1){
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	bfb8      	it	lt
 8001bb8:	425b      	neglt	r3, r3
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d138      	bne.n	8001c30 <waveDataDisplay+0x150>
						tSys.waveData0[i] = (unsigned char)((AD_arr1[0][i/2-1]+AD_arr1[0][i/2])/2 *200/(tSys.verticalSensitivity0*10)+101);
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	0fda      	lsrs	r2, r3, #31
 8001bc2:	4413      	add	r3, r2
 8001bc4:	105b      	asrs	r3, r3, #1
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	4a7b      	ldr	r2, [pc, #492]	; (8001db8 <waveDataDisplay+0x2d8>)
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	4413      	add	r3, r2
 8001bce:	ed93 7a00 	vldr	s14, [r3]
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	0fda      	lsrs	r2, r3, #31
 8001bd6:	4413      	add	r3, r2
 8001bd8:	105b      	asrs	r3, r3, #1
 8001bda:	4a77      	ldr	r2, [pc, #476]	; (8001db8 <waveDataDisplay+0x2d8>)
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	4413      	add	r3, r2
 8001be0:	edd3 7a00 	vldr	s15, [r3]
 8001be4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001be8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001bec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bf0:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8001dc8 <waveDataDisplay+0x2e8>
 8001bf4:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001bf8:	4b6c      	ldr	r3, [pc, #432]	; (8001dac <waveDataDisplay+0x2cc>)
 8001bfa:	689a      	ldr	r2, [r3, #8]
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	4413      	add	r3, r2
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	ee07 3a90 	vmov	s15, r3
 8001c08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c10:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8001dcc <waveDataDisplay+0x2ec>
 8001c14:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c1c:	edc7 7a01 	vstr	s15, [r7, #4]
 8001c20:	793b      	ldrb	r3, [r7, #4]
 8001c22:	b2d9      	uxtb	r1, r3
 8001c24:	4a61      	ldr	r2, [pc, #388]	; (8001dac <waveDataDisplay+0x2cc>)
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	4413      	add	r3, r2
 8001c2a:	3320      	adds	r3, #32
 8001c2c:	460a      	mov	r2, r1
 8001c2e:	701a      	strb	r2, [r3, #0]
				for(int i = 0;i<600;i++){			//
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	3301      	adds	r3, #1
 8001c34:	61fb      	str	r3, [r7, #28]
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001c3c:	db89      	blt.n	8001b52 <waveDataDisplay+0x72>
				for(int i = 0;i<600;i++){
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61bb      	str	r3, [r7, #24]
 8001c42:	e079      	b.n	8001d38 <waveDataDisplay+0x258>
					if(i%2==0){
 8001c44:	69bb      	ldr	r3, [r7, #24]
 8001c46:	f003 0301 	and.w	r3, r3, #1
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d12b      	bne.n	8001ca6 <waveDataDisplay+0x1c6>
						tSys.waveData1[i] = (unsigned char)(AD_arr1[1][i/2]*200/(tSys.verticalSensitivity1*10)+101);
 8001c4e:	69bb      	ldr	r3, [r7, #24]
 8001c50:	0fda      	lsrs	r2, r3, #31
 8001c52:	4413      	add	r3, r2
 8001c54:	105b      	asrs	r3, r3, #1
 8001c56:	4a58      	ldr	r2, [pc, #352]	; (8001db8 <waveDataDisplay+0x2d8>)
 8001c58:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	4413      	add	r3, r2
 8001c60:	edd3 7a00 	vldr	s15, [r3]
 8001c64:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8001dc8 <waveDataDisplay+0x2e8>
 8001c68:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001c6c:	4b4f      	ldr	r3, [pc, #316]	; (8001dac <waveDataDisplay+0x2cc>)
 8001c6e:	68da      	ldr	r2, [r3, #12]
 8001c70:	4613      	mov	r3, r2
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	4413      	add	r3, r2
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	ee07 3a90 	vmov	s15, r3
 8001c7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c84:	ed9f 7a51 	vldr	s14, [pc, #324]	; 8001dcc <waveDataDisplay+0x2ec>
 8001c88:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c90:	edc7 7a01 	vstr	s15, [r7, #4]
 8001c94:	793b      	ldrb	r3, [r7, #4]
 8001c96:	b2d9      	uxtb	r1, r3
 8001c98:	4a44      	ldr	r2, [pc, #272]	; (8001dac <waveDataDisplay+0x2cc>)
 8001c9a:	69bb      	ldr	r3, [r7, #24]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8001ca2:	460a      	mov	r2, r1
 8001ca4:	701a      	strb	r2, [r3, #0]
					if(i%2==1){
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	bfb8      	it	lt
 8001cb0:	425b      	neglt	r3, r3
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d13d      	bne.n	8001d32 <waveDataDisplay+0x252>
						tSys.waveData1[i] = (unsigned char)((AD_arr1[1][i/2-1]+AD_arr1[1][i/2])/2 *200/(tSys.verticalSensitivity1*10)+101);
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	0fda      	lsrs	r2, r3, #31
 8001cba:	4413      	add	r3, r2
 8001cbc:	105b      	asrs	r3, r3, #1
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	4a3d      	ldr	r2, [pc, #244]	; (8001db8 <waveDataDisplay+0x2d8>)
 8001cc2:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	4413      	add	r3, r2
 8001cca:	ed93 7a00 	vldr	s14, [r3]
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	0fda      	lsrs	r2, r3, #31
 8001cd2:	4413      	add	r3, r2
 8001cd4:	105b      	asrs	r3, r3, #1
 8001cd6:	4a38      	ldr	r2, [pc, #224]	; (8001db8 <waveDataDisplay+0x2d8>)
 8001cd8:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	4413      	add	r3, r2
 8001ce0:	edd3 7a00 	vldr	s15, [r3]
 8001ce4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ce8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001cec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cf0:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8001dc8 <waveDataDisplay+0x2e8>
 8001cf4:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001cf8:	4b2c      	ldr	r3, [pc, #176]	; (8001dac <waveDataDisplay+0x2cc>)
 8001cfa:	68da      	ldr	r2, [r3, #12]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	4413      	add	r3, r2
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	ee07 3a90 	vmov	s15, r3
 8001d08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d10:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001dcc <waveDataDisplay+0x2ec>
 8001d14:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d1c:	edc7 7a01 	vstr	s15, [r7, #4]
 8001d20:	793b      	ldrb	r3, [r7, #4]
 8001d22:	b2d9      	uxtb	r1, r3
 8001d24:	4a21      	ldr	r2, [pc, #132]	; (8001dac <waveDataDisplay+0x2cc>)
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	4413      	add	r3, r2
 8001d2a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8001d2e:	460a      	mov	r2, r1
 8001d30:	701a      	strb	r2, [r3, #0]
				for(int i = 0;i<600;i++){
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	3301      	adds	r3, #1
 8001d36:	61bb      	str	r3, [r7, #24]
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001d3e:	db81      	blt.n	8001c44 <waveDataDisplay+0x164>
				triggerModeAndDisplay();
 8001d40:	f000 fb5e 	bl	8002400 <triggerModeAndDisplay>
				if(tSys.count0 >= 49) tSys.count0 = 0;
 8001d44:	4b19      	ldr	r3, [pc, #100]	; (8001dac <waveDataDisplay+0x2cc>)
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	2b30      	cmp	r3, #48	; 0x30
 8001d4a:	dd02      	ble.n	8001d52 <waveDataDisplay+0x272>
 8001d4c:	4b17      	ldr	r3, [pc, #92]	; (8001dac <waveDataDisplay+0x2cc>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	619a      	str	r2, [r3, #24]
				ADarr_Init();						//AD
 8001d52:	f7ff f8ab 	bl	8000eac <ADarr_Init>
			freAndSkewingDataDisplay();
 8001d56:	f000 fab3 	bl	80022c0 <freAndSkewingDataDisplay>
		};break;
 8001d5a:	e139      	b.n	8001fd0 <waveDataDisplay+0x4f0>
			if(pAD_arr2 >= pAD_arr_end2){
 8001d5c:	4b1c      	ldr	r3, [pc, #112]	; (8001dd0 <waveDataDisplay+0x2f0>)
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	4b1c      	ldr	r3, [pc, #112]	; (8001dd4 <waveDataDisplay+0x2f4>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	f0c0 80a8 	bcc.w	8001eba <waveDataDisplay+0x3da>
				tSys.count1++;
 8001d6a:	4b10      	ldr	r3, [pc, #64]	; (8001dac <waveDataDisplay+0x2cc>)
 8001d6c:	69db      	ldr	r3, [r3, #28]
 8001d6e:	3301      	adds	r3, #1
 8001d70:	4a0e      	ldr	r2, [pc, #56]	; (8001dac <waveDataDisplay+0x2cc>)
 8001d72:	61d3      	str	r3, [r2, #28]
				if(tSys.count1 == 9){
 8001d74:	4b0d      	ldr	r3, [pc, #52]	; (8001dac <waveDataDisplay+0x2cc>)
 8001d76:	69db      	ldr	r3, [r3, #28]
 8001d78:	2b09      	cmp	r3, #9
 8001d7a:	d114      	bne.n	8001da6 <waveDataDisplay+0x2c6>
					tSys.skewingFlagTime = 1;
 8001d7c:	4b0b      	ldr	r3, [pc, #44]	; (8001dac <waveDataDisplay+0x2cc>)
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
					Calc_array(&tAD_Params,AD_arr2[0],1200);
 8001d84:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8001d88:	4913      	ldr	r1, [pc, #76]	; (8001dd8 <waveDataDisplay+0x2f8>)
 8001d8a:	480c      	ldr	r0, [pc, #48]	; (8001dbc <waveDataDisplay+0x2dc>)
 8001d8c:	f7ff f918 	bl	8000fc0 <Calc_array>
					Calc_array1(&tAD_Params1,AD_arr2[1],1200);
 8001d90:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8001d94:	4911      	ldr	r1, [pc, #68]	; (8001ddc <waveDataDisplay+0x2fc>)
 8001d96:	480b      	ldr	r0, [pc, #44]	; (8001dc4 <waveDataDisplay+0x2e4>)
 8001d98:	f7ff f94f 	bl	800103a <Calc_array1>
					tSys.count1 = 0;
 8001d9c:	4b03      	ldr	r3, [pc, #12]	; (8001dac <waveDataDisplay+0x2cc>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	61da      	str	r2, [r3, #28]
					waveAttributeDisplay();
 8001da2:	f000 f92d 	bl	8002000 <waveAttributeDisplay>
				for(int i = 0;i<600;i++){
 8001da6:	2300      	movs	r3, #0
 8001da8:	617b      	str	r3, [r7, #20]
 8001daa:	e043      	b.n	8001e34 <waveDataDisplay+0x354>
 8001dac:	20008eb4 	.word	0x20008eb4
 8001db0:	20000b58 	.word	0x20000b58
 8001db4:	20000b5c 	.word	0x20000b5c
 8001db8:	200001f8 	.word	0x200001f8
 8001dbc:	200093d0 	.word	0x200093d0
 8001dc0:	200006a8 	.word	0x200006a8
 8001dc4:	200093f8 	.word	0x200093f8
 8001dc8:	43480000 	.word	0x43480000
 8001dcc:	42ca0000 	.word	0x42ca0000
 8001dd0:	200030e0 	.word	0x200030e0
 8001dd4:	200030e4 	.word	0x200030e4
 8001dd8:	20000b60 	.word	0x20000b60
 8001ddc:	20001e20 	.word	0x20001e20
						tSys.waveData0[i] = (unsigned char)(AD_arr2[0][i*2]*200/(tSys.verticalSensitivity0*10)+101);
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	4a7c      	ldr	r2, [pc, #496]	; (8001fd8 <waveDataDisplay+0x4f8>)
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	4413      	add	r3, r2
 8001dea:	edd3 7a00 	vldr	s15, [r3]
 8001dee:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 8001fdc <waveDataDisplay+0x4fc>
 8001df2:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001df6:	4b7a      	ldr	r3, [pc, #488]	; (8001fe0 <waveDataDisplay+0x500>)
 8001df8:	689a      	ldr	r2, [r3, #8]
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	4413      	add	r3, r2
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	ee07 3a90 	vmov	s15, r3
 8001e06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e0e:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8001fe4 <waveDataDisplay+0x504>
 8001e12:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e1a:	edc7 7a01 	vstr	s15, [r7, #4]
 8001e1e:	793b      	ldrb	r3, [r7, #4]
 8001e20:	b2d9      	uxtb	r1, r3
 8001e22:	4a6f      	ldr	r2, [pc, #444]	; (8001fe0 <waveDataDisplay+0x500>)
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	4413      	add	r3, r2
 8001e28:	3320      	adds	r3, #32
 8001e2a:	460a      	mov	r2, r1
 8001e2c:	701a      	strb	r2, [r3, #0]
				for(int i = 0;i<600;i++){
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	3301      	adds	r3, #1
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001e3a:	dbd1      	blt.n	8001de0 <waveDataDisplay+0x300>
				for(int i = 0;i<600;i++){
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	613b      	str	r3, [r7, #16]
 8001e40:	e02c      	b.n	8001e9c <waveDataDisplay+0x3bc>
						tSys.waveData1[i] = (unsigned char)(AD_arr2[1][i*2]*200/(tSys.verticalSensitivity1*10)+101);
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	4a64      	ldr	r2, [pc, #400]	; (8001fd8 <waveDataDisplay+0x4f8>)
 8001e48:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	edd3 7a00 	vldr	s15, [r3]
 8001e54:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8001fdc <waveDataDisplay+0x4fc>
 8001e58:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001e5c:	4b60      	ldr	r3, [pc, #384]	; (8001fe0 <waveDataDisplay+0x500>)
 8001e5e:	68da      	ldr	r2, [r3, #12]
 8001e60:	4613      	mov	r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4413      	add	r3, r2
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	ee07 3a90 	vmov	s15, r3
 8001e6c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e74:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8001fe4 <waveDataDisplay+0x504>
 8001e78:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e80:	edc7 7a01 	vstr	s15, [r7, #4]
 8001e84:	793b      	ldrb	r3, [r7, #4]
 8001e86:	b2d9      	uxtb	r1, r3
 8001e88:	4a55      	ldr	r2, [pc, #340]	; (8001fe0 <waveDataDisplay+0x500>)
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8001e92:	460a      	mov	r2, r1
 8001e94:	701a      	strb	r2, [r3, #0]
				for(int i = 0;i<600;i++){
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	3301      	adds	r3, #1
 8001e9a:	613b      	str	r3, [r7, #16]
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001ea2:	dbce      	blt.n	8001e42 <waveDataDisplay+0x362>
				triggerModeAndDisplay();
 8001ea4:	f000 faac 	bl	8002400 <triggerModeAndDisplay>
				if(tSys.count1 >= 9) tSys.count1 = 0;
 8001ea8:	4b4d      	ldr	r3, [pc, #308]	; (8001fe0 <waveDataDisplay+0x500>)
 8001eaa:	69db      	ldr	r3, [r3, #28]
 8001eac:	2b08      	cmp	r3, #8
 8001eae:	dd02      	ble.n	8001eb6 <waveDataDisplay+0x3d6>
 8001eb0:	4b4b      	ldr	r3, [pc, #300]	; (8001fe0 <waveDataDisplay+0x500>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	61da      	str	r2, [r3, #28]
				ADarr_Init();
 8001eb6:	f7fe fff9 	bl	8000eac <ADarr_Init>
			freAndSkewingDataDisplay();
 8001eba:	f000 fa01 	bl	80022c0 <freAndSkewingDataDisplay>
		};break;
 8001ebe:	e087      	b.n	8001fd0 <waveDataDisplay+0x4f0>
			if(pAD_arr3 >= pAD_arr_end3){
 8001ec0:	4b49      	ldr	r3, [pc, #292]	; (8001fe8 <waveDataDisplay+0x508>)
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	4b49      	ldr	r3, [pc, #292]	; (8001fec <waveDataDisplay+0x50c>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d37e      	bcc.n	8001fca <waveDataDisplay+0x4ea>
				tSys.skewingFlagTime = 1;
 8001ecc:	4b44      	ldr	r3, [pc, #272]	; (8001fe0 <waveDataDisplay+0x500>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
				Calc_array(&tAD_Params,AD_arr3[0],3000);
 8001ed4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001ed8:	4945      	ldr	r1, [pc, #276]	; (8001ff0 <waveDataDisplay+0x510>)
 8001eda:	4846      	ldr	r0, [pc, #280]	; (8001ff4 <waveDataDisplay+0x514>)
 8001edc:	f7ff f870 	bl	8000fc0 <Calc_array>
				Calc_array1(&tAD_Params1,AD_arr3[1],3000);
 8001ee0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001ee4:	4944      	ldr	r1, [pc, #272]	; (8001ff8 <waveDataDisplay+0x518>)
 8001ee6:	4845      	ldr	r0, [pc, #276]	; (8001ffc <waveDataDisplay+0x51c>)
 8001ee8:	f7ff f8a7 	bl	800103a <Calc_array1>
				waveAttributeDisplay();
 8001eec:	f000 f888 	bl	8002000 <waveAttributeDisplay>
				for(int i = 0;i<600;i++){
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	60fb      	str	r3, [r7, #12]
 8001ef4:	e02b      	b.n	8001f4e <waveDataDisplay+0x46e>
						tSys.waveData0[i] = (unsigned char)(AD_arr3[0][i*5]*200/(tSys.verticalSensitivity0*10)+101);
 8001ef6:	68fa      	ldr	r2, [r7, #12]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	4413      	add	r3, r2
 8001efe:	4a3c      	ldr	r2, [pc, #240]	; (8001ff0 <waveDataDisplay+0x510>)
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	4413      	add	r3, r2
 8001f04:	edd3 7a00 	vldr	s15, [r3]
 8001f08:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8001fdc <waveDataDisplay+0x4fc>
 8001f0c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001f10:	4b33      	ldr	r3, [pc, #204]	; (8001fe0 <waveDataDisplay+0x500>)
 8001f12:	689a      	ldr	r2, [r3, #8]
 8001f14:	4613      	mov	r3, r2
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	ee07 3a90 	vmov	s15, r3
 8001f20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f28:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001fe4 <waveDataDisplay+0x504>
 8001f2c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f34:	edc7 7a01 	vstr	s15, [r7, #4]
 8001f38:	793b      	ldrb	r3, [r7, #4]
 8001f3a:	b2d9      	uxtb	r1, r3
 8001f3c:	4a28      	ldr	r2, [pc, #160]	; (8001fe0 <waveDataDisplay+0x500>)
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	4413      	add	r3, r2
 8001f42:	3320      	adds	r3, #32
 8001f44:	460a      	mov	r2, r1
 8001f46:	701a      	strb	r2, [r3, #0]
				for(int i = 0;i<600;i++){
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	60fb      	str	r3, [r7, #12]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001f54:	dbcf      	blt.n	8001ef6 <waveDataDisplay+0x416>
				for(int i = 0;i<600;i++){
 8001f56:	2300      	movs	r3, #0
 8001f58:	60bb      	str	r3, [r7, #8]
 8001f5a:	e02e      	b.n	8001fba <waveDataDisplay+0x4da>
						tSys.waveData1[i] = (unsigned char)(AD_arr3[1][i*5]*200/(tSys.verticalSensitivity1*10)+101);
 8001f5c:	68ba      	ldr	r2, [r7, #8]
 8001f5e:	4613      	mov	r3, r2
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	4413      	add	r3, r2
 8001f64:	4a22      	ldr	r2, [pc, #136]	; (8001ff0 <waveDataDisplay+0x510>)
 8001f66:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	4413      	add	r3, r2
 8001f6e:	edd3 7a00 	vldr	s15, [r3]
 8001f72:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001fdc <waveDataDisplay+0x4fc>
 8001f76:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001f7a:	4b19      	ldr	r3, [pc, #100]	; (8001fe0 <waveDataDisplay+0x500>)
 8001f7c:	68da      	ldr	r2, [r3, #12]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	4413      	add	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	ee07 3a90 	vmov	s15, r3
 8001f8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f92:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001fe4 <waveDataDisplay+0x504>
 8001f96:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f9e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001fa2:	793b      	ldrb	r3, [r7, #4]
 8001fa4:	b2d9      	uxtb	r1, r3
 8001fa6:	4a0e      	ldr	r2, [pc, #56]	; (8001fe0 <waveDataDisplay+0x500>)
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	4413      	add	r3, r2
 8001fac:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8001fb0:	460a      	mov	r2, r1
 8001fb2:	701a      	strb	r2, [r3, #0]
				for(int i = 0;i<600;i++){
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	60bb      	str	r3, [r7, #8]
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001fc0:	dbcc      	blt.n	8001f5c <waveDataDisplay+0x47c>
				triggerModeAndDisplay();
 8001fc2:	f000 fa1d 	bl	8002400 <triggerModeAndDisplay>
				ADarr_Init();
 8001fc6:	f7fe ff71 	bl	8000eac <ADarr_Init>
			freAndSkewingDataDisplay();
 8001fca:	f000 f979 	bl	80022c0 <freAndSkewingDataDisplay>
		};break;
 8001fce:	bf00      	nop
}
 8001fd0:	bf00      	nop
 8001fd2:	3720      	adds	r7, #32
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	20000b60 	.word	0x20000b60
 8001fdc:	43480000 	.word	0x43480000
 8001fe0:	20008eb4 	.word	0x20008eb4
 8001fe4:	42ca0000 	.word	0x42ca0000
 8001fe8:	20008ea8 	.word	0x20008ea8
 8001fec:	20008eac 	.word	0x20008eac
 8001ff0:	200030e8 	.word	0x200030e8
 8001ff4:	200093d0 	.word	0x200093d0
 8001ff8:	20005fc8 	.word	0x20005fc8
 8001ffc:	200093f8 	.word	0x200093f8

08002000 <waveAttributeDisplay>:

//(//)
void waveAttributeDisplay(){
 8002000:	b580      	push	{r7, lr}
 8002002:	b092      	sub	sp, #72	; 0x48
 8002004:	af00      	add	r7, sp, #0
	char VppBuffer1[7];
	char MaxBuffer1[7];
	char MinBuffer1[7];
	char AverBuffer1[7];

	tSys.waveDataMax0 = (unsigned char)(tAD_Params.max*200/(tSys.verticalSensitivity0*10)+100);
 8002006:	4ba7      	ldr	r3, [pc, #668]	; (80022a4 <waveAttributeDisplay+0x2a4>)
 8002008:	edd3 7a00 	vldr	s15, [r3]
 800200c:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 80022a8 <waveAttributeDisplay+0x2a8>
 8002010:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002014:	4ba5      	ldr	r3, [pc, #660]	; (80022ac <waveAttributeDisplay+0x2ac>)
 8002016:	689a      	ldr	r2, [r3, #8]
 8002018:	4613      	mov	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4413      	add	r3, r2
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	ee07 3a90 	vmov	s15, r3
 8002024:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002028:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800202c:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 80022b0 <waveAttributeDisplay+0x2b0>
 8002030:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002034:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002038:	edc7 7a01 	vstr	s15, [r7, #4]
 800203c:	793b      	ldrb	r3, [r7, #4]
 800203e:	b2da      	uxtb	r2, r3
 8002040:	4b9a      	ldr	r3, [pc, #616]	; (80022ac <waveAttributeDisplay+0x2ac>)
 8002042:	f883 24fd 	strb.w	r2, [r3, #1277]	; 0x4fd
	tSys.waveDataMin0 = (unsigned char)(tAD_Params.min*200/(tSys.verticalSensitivity0*10)+100);
 8002046:	4b97      	ldr	r3, [pc, #604]	; (80022a4 <waveAttributeDisplay+0x2a4>)
 8002048:	edd3 7a01 	vldr	s15, [r3, #4]
 800204c:	ed9f 7a96 	vldr	s14, [pc, #600]	; 80022a8 <waveAttributeDisplay+0x2a8>
 8002050:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002054:	4b95      	ldr	r3, [pc, #596]	; (80022ac <waveAttributeDisplay+0x2ac>)
 8002056:	689a      	ldr	r2, [r3, #8]
 8002058:	4613      	mov	r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	4413      	add	r3, r2
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	ee07 3a90 	vmov	s15, r3
 8002064:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002068:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800206c:	ed9f 7a90 	vldr	s14, [pc, #576]	; 80022b0 <waveAttributeDisplay+0x2b0>
 8002070:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002074:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002078:	edc7 7a01 	vstr	s15, [r7, #4]
 800207c:	793b      	ldrb	r3, [r7, #4]
 800207e:	b2da      	uxtb	r2, r3
 8002080:	4b8a      	ldr	r3, [pc, #552]	; (80022ac <waveAttributeDisplay+0x2ac>)
 8002082:	f883 24fe 	strb.w	r2, [r3, #1278]	; 0x4fe
	tSys.waveDataMax1 = (unsigned char)(tAD_Params1.max*200/(tSys.verticalSensitivity1*10)+100);
 8002086:	4b8b      	ldr	r3, [pc, #556]	; (80022b4 <waveAttributeDisplay+0x2b4>)
 8002088:	edd3 7a00 	vldr	s15, [r3]
 800208c:	ed9f 7a86 	vldr	s14, [pc, #536]	; 80022a8 <waveAttributeDisplay+0x2a8>
 8002090:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002094:	4b85      	ldr	r3, [pc, #532]	; (80022ac <waveAttributeDisplay+0x2ac>)
 8002096:	68da      	ldr	r2, [r3, #12]
 8002098:	4613      	mov	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	4413      	add	r3, r2
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	ee07 3a90 	vmov	s15, r3
 80020a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020ac:	ed9f 7a80 	vldr	s14, [pc, #512]	; 80022b0 <waveAttributeDisplay+0x2b0>
 80020b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80020b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020b8:	edc7 7a01 	vstr	s15, [r7, #4]
 80020bc:	793b      	ldrb	r3, [r7, #4]
 80020be:	b2da      	uxtb	r2, r3
 80020c0:	4b7a      	ldr	r3, [pc, #488]	; (80022ac <waveAttributeDisplay+0x2ac>)
 80020c2:	f883 24ff 	strb.w	r2, [r3, #1279]	; 0x4ff
	tSys.waveDataMin1 = (unsigned char)(tAD_Params1.min*200/(tSys.verticalSensitivity1*10)+100);
 80020c6:	4b7b      	ldr	r3, [pc, #492]	; (80022b4 <waveAttributeDisplay+0x2b4>)
 80020c8:	edd3 7a01 	vldr	s15, [r3, #4]
 80020cc:	ed9f 7a76 	vldr	s14, [pc, #472]	; 80022a8 <waveAttributeDisplay+0x2a8>
 80020d0:	ee67 6a87 	vmul.f32	s13, s15, s14
 80020d4:	4b75      	ldr	r3, [pc, #468]	; (80022ac <waveAttributeDisplay+0x2ac>)
 80020d6:	68da      	ldr	r2, [r3, #12]
 80020d8:	4613      	mov	r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	4413      	add	r3, r2
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	ee07 3a90 	vmov	s15, r3
 80020e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020ec:	ed9f 7a70 	vldr	s14, [pc, #448]	; 80022b0 <waveAttributeDisplay+0x2b0>
 80020f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80020f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020f8:	edc7 7a01 	vstr	s15, [r7, #4]
 80020fc:	793b      	ldrb	r3, [r7, #4]
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	4b6a      	ldr	r3, [pc, #424]	; (80022ac <waveAttributeDisplay+0x2ac>)
 8002102:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500

	if(tSys.runOrStop == 0){
 8002106:	4b69      	ldr	r3, [pc, #420]	; (80022ac <waveAttributeDisplay+0x2ac>)
 8002108:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800210c:	2b00      	cmp	r3, #0
 800210e:	f040 80c4 	bne.w	800229a <waveAttributeDisplay+0x29a>
		if(tSys.CH1out){
 8002112:	4b66      	ldr	r3, [pc, #408]	; (80022ac <waveAttributeDisplay+0x2ac>)
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d048      	beq.n	80021ac <waveAttributeDisplay+0x1ac>
			float2char(tAD_Params.Vpp,VppBuffer,7);
 800211a:	4b62      	ldr	r3, [pc, #392]	; (80022a4 <waveAttributeDisplay+0x2a4>)
 800211c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002120:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002124:	2107      	movs	r1, #7
 8002126:	4618      	mov	r0, r3
 8002128:	eeb0 0a67 	vmov.f32	s0, s15
 800212c:	f7ff f9c6 	bl	80014bc <float2char>
			SetTFTText(0,21,"%smv",VppBuffer);
 8002130:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002134:	4a60      	ldr	r2, [pc, #384]	; (80022b8 <waveAttributeDisplay+0x2b8>)
 8002136:	2115      	movs	r1, #21
 8002138:	2000      	movs	r0, #0
 800213a:	f005 fcf7 	bl	8007b2c <SetTFTText>
			float2char(tAD_Params.max,MaxBuffer,7);
 800213e:	4b59      	ldr	r3, [pc, #356]	; (80022a4 <waveAttributeDisplay+0x2a4>)
 8002140:	edd3 7a00 	vldr	s15, [r3]
 8002144:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002148:	2107      	movs	r1, #7
 800214a:	4618      	mov	r0, r3
 800214c:	eeb0 0a67 	vmov.f32	s0, s15
 8002150:	f7ff f9b4 	bl	80014bc <float2char>
			SetTFTText(0,25,"%smv",MaxBuffer);
 8002154:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002158:	4a57      	ldr	r2, [pc, #348]	; (80022b8 <waveAttributeDisplay+0x2b8>)
 800215a:	2119      	movs	r1, #25
 800215c:	2000      	movs	r0, #0
 800215e:	f005 fce5 	bl	8007b2c <SetTFTText>
			float2char(tAD_Params.min,MinBuffer,7);
 8002162:	4b50      	ldr	r3, [pc, #320]	; (80022a4 <waveAttributeDisplay+0x2a4>)
 8002164:	edd3 7a01 	vldr	s15, [r3, #4]
 8002168:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800216c:	2107      	movs	r1, #7
 800216e:	4618      	mov	r0, r3
 8002170:	eeb0 0a67 	vmov.f32	s0, s15
 8002174:	f7ff f9a2 	bl	80014bc <float2char>
			SetTFTText(0,27,"%smv",MinBuffer);
 8002178:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800217c:	4a4e      	ldr	r2, [pc, #312]	; (80022b8 <waveAttributeDisplay+0x2b8>)
 800217e:	211b      	movs	r1, #27
 8002180:	2000      	movs	r0, #0
 8002182:	f005 fcd3 	bl	8007b2c <SetTFTText>
			float2char(tAD_Params.Aver,AverBuffer,7);
 8002186:	4b47      	ldr	r3, [pc, #284]	; (80022a4 <waveAttributeDisplay+0x2a4>)
 8002188:	edd3 7a06 	vldr	s15, [r3, #24]
 800218c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002190:	2107      	movs	r1, #7
 8002192:	4618      	mov	r0, r3
 8002194:	eeb0 0a67 	vmov.f32	s0, s15
 8002198:	f7ff f990 	bl	80014bc <float2char>
			SetTFTText(0,39,"%smv",AverBuffer);
 800219c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021a0:	4a45      	ldr	r2, [pc, #276]	; (80022b8 <waveAttributeDisplay+0x2b8>)
 80021a2:	2127      	movs	r1, #39	; 0x27
 80021a4:	2000      	movs	r0, #0
 80021a6:	f005 fcc1 	bl	8007b2c <SetTFTText>
 80021aa:	e013      	b.n	80021d4 <waveAttributeDisplay+0x1d4>
		}
		else{
			SetTFTText(0,21," ");
 80021ac:	4a43      	ldr	r2, [pc, #268]	; (80022bc <waveAttributeDisplay+0x2bc>)
 80021ae:	2115      	movs	r1, #21
 80021b0:	2000      	movs	r0, #0
 80021b2:	f005 fcbb 	bl	8007b2c <SetTFTText>
			SetTFTText(0,25," ");
 80021b6:	4a41      	ldr	r2, [pc, #260]	; (80022bc <waveAttributeDisplay+0x2bc>)
 80021b8:	2119      	movs	r1, #25
 80021ba:	2000      	movs	r0, #0
 80021bc:	f005 fcb6 	bl	8007b2c <SetTFTText>
			SetTFTText(0,27," ");
 80021c0:	4a3e      	ldr	r2, [pc, #248]	; (80022bc <waveAttributeDisplay+0x2bc>)
 80021c2:	211b      	movs	r1, #27
 80021c4:	2000      	movs	r0, #0
 80021c6:	f005 fcb1 	bl	8007b2c <SetTFTText>
			SetTFTText(0,39," ");
 80021ca:	4a3c      	ldr	r2, [pc, #240]	; (80022bc <waveAttributeDisplay+0x2bc>)
 80021cc:	2127      	movs	r1, #39	; 0x27
 80021ce:	2000      	movs	r0, #0
 80021d0:	f005 fcac 	bl	8007b2c <SetTFTText>
		}
		if(tSys.CH2out){
 80021d4:	4b35      	ldr	r3, [pc, #212]	; (80022ac <waveAttributeDisplay+0x2ac>)
 80021d6:	695b      	ldr	r3, [r3, #20]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d048      	beq.n	800226e <waveAttributeDisplay+0x26e>
			float2char(tAD_Params1.Vpp,VppBuffer1,7);
 80021dc:	4b35      	ldr	r3, [pc, #212]	; (80022b4 <waveAttributeDisplay+0x2b4>)
 80021de:	edd3 7a04 	vldr	s15, [r3, #16]
 80021e2:	f107 0320 	add.w	r3, r7, #32
 80021e6:	2107      	movs	r1, #7
 80021e8:	4618      	mov	r0, r3
 80021ea:	eeb0 0a67 	vmov.f32	s0, s15
 80021ee:	f7ff f965 	bl	80014bc <float2char>
			SetTFTText(0,22,"%smv",VppBuffer1);
 80021f2:	f107 0320 	add.w	r3, r7, #32
 80021f6:	4a30      	ldr	r2, [pc, #192]	; (80022b8 <waveAttributeDisplay+0x2b8>)
 80021f8:	2116      	movs	r1, #22
 80021fa:	2000      	movs	r0, #0
 80021fc:	f005 fc96 	bl	8007b2c <SetTFTText>
			float2char(tAD_Params1.max,MaxBuffer1,7);
 8002200:	4b2c      	ldr	r3, [pc, #176]	; (80022b4 <waveAttributeDisplay+0x2b4>)
 8002202:	edd3 7a00 	vldr	s15, [r3]
 8002206:	f107 0318 	add.w	r3, r7, #24
 800220a:	2107      	movs	r1, #7
 800220c:	4618      	mov	r0, r3
 800220e:	eeb0 0a67 	vmov.f32	s0, s15
 8002212:	f7ff f953 	bl	80014bc <float2char>
			SetTFTText(0,26,"%smv",MaxBuffer1);
 8002216:	f107 0318 	add.w	r3, r7, #24
 800221a:	4a27      	ldr	r2, [pc, #156]	; (80022b8 <waveAttributeDisplay+0x2b8>)
 800221c:	211a      	movs	r1, #26
 800221e:	2000      	movs	r0, #0
 8002220:	f005 fc84 	bl	8007b2c <SetTFTText>
			float2char(tAD_Params1.min,MinBuffer1,7);
 8002224:	4b23      	ldr	r3, [pc, #140]	; (80022b4 <waveAttributeDisplay+0x2b4>)
 8002226:	edd3 7a01 	vldr	s15, [r3, #4]
 800222a:	f107 0310 	add.w	r3, r7, #16
 800222e:	2107      	movs	r1, #7
 8002230:	4618      	mov	r0, r3
 8002232:	eeb0 0a67 	vmov.f32	s0, s15
 8002236:	f7ff f941 	bl	80014bc <float2char>
			SetTFTText(0,28,"%smv",MinBuffer1);
 800223a:	f107 0310 	add.w	r3, r7, #16
 800223e:	4a1e      	ldr	r2, [pc, #120]	; (80022b8 <waveAttributeDisplay+0x2b8>)
 8002240:	211c      	movs	r1, #28
 8002242:	2000      	movs	r0, #0
 8002244:	f005 fc72 	bl	8007b2c <SetTFTText>
			float2char(tAD_Params1.Aver,AverBuffer1,7);
 8002248:	4b1a      	ldr	r3, [pc, #104]	; (80022b4 <waveAttributeDisplay+0x2b4>)
 800224a:	edd3 7a06 	vldr	s15, [r3, #24]
 800224e:	f107 0308 	add.w	r3, r7, #8
 8002252:	2107      	movs	r1, #7
 8002254:	4618      	mov	r0, r3
 8002256:	eeb0 0a67 	vmov.f32	s0, s15
 800225a:	f7ff f92f 	bl	80014bc <float2char>
			SetTFTText(0,40,"%smv",AverBuffer1);
 800225e:	f107 0308 	add.w	r3, r7, #8
 8002262:	4a15      	ldr	r2, [pc, #84]	; (80022b8 <waveAttributeDisplay+0x2b8>)
 8002264:	2128      	movs	r1, #40	; 0x28
 8002266:	2000      	movs	r0, #0
 8002268:	f005 fc60 	bl	8007b2c <SetTFTText>
 800226c:	e013      	b.n	8002296 <waveAttributeDisplay+0x296>
		}
		else{
			SetTFTText(0,22," ");
 800226e:	4a13      	ldr	r2, [pc, #76]	; (80022bc <waveAttributeDisplay+0x2bc>)
 8002270:	2116      	movs	r1, #22
 8002272:	2000      	movs	r0, #0
 8002274:	f005 fc5a 	bl	8007b2c <SetTFTText>
			SetTFTText(0,26," ");
 8002278:	4a10      	ldr	r2, [pc, #64]	; (80022bc <waveAttributeDisplay+0x2bc>)
 800227a:	211a      	movs	r1, #26
 800227c:	2000      	movs	r0, #0
 800227e:	f005 fc55 	bl	8007b2c <SetTFTText>
			SetTFTText(0,28," ");
 8002282:	4a0e      	ldr	r2, [pc, #56]	; (80022bc <waveAttributeDisplay+0x2bc>)
 8002284:	211c      	movs	r1, #28
 8002286:	2000      	movs	r0, #0
 8002288:	f005 fc50 	bl	8007b2c <SetTFTText>
			SetTFTText(0,40," ");
 800228c:	4a0b      	ldr	r2, [pc, #44]	; (80022bc <waveAttributeDisplay+0x2bc>)
 800228e:	2128      	movs	r1, #40	; 0x28
 8002290:	2000      	movs	r0, #0
 8002292:	f005 fc4b 	bl	8007b2c <SetTFTText>
		}

		waveRecognition();		//
 8002296:	f000 fd4f 	bl	8002d38 <waveRecognition>
	}
}
 800229a:	bf00      	nop
 800229c:	3748      	adds	r7, #72	; 0x48
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	200093d0 	.word	0x200093d0
 80022a8:	43480000 	.word	0x43480000
 80022ac:	20008eb4 	.word	0x20008eb4
 80022b0:	42c80000 	.word	0x42c80000
 80022b4:	200093f8 	.word	0x200093f8
 80022b8:	0800b61c 	.word	0x0800b61c
 80022bc:	0800b624 	.word	0x0800b624

080022c0 <freAndSkewingDataDisplay>:

///
void freAndSkewingDataDisplay(){
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0

	char SkewingBuffer[7];

	if(tSys.freMeaFlag0 >= 1){
 80022c6:	4b46      	ldr	r3, [pc, #280]	; (80023e0 <freAndSkewingDataDisplay+0x120>)
 80022c8:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	dd60      	ble.n	8002392 <freAndSkewingDataDisplay+0xd2>
		tSys.skewing = 360 * (tSys.skewingNum*4) / (1*1000000/tSys.freMeaNum0) % 360;		//
 80022d0:	4b43      	ldr	r3, [pc, #268]	; (80023e0 <freAndSkewingDataDisplay+0x120>)
 80022d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80022d6:	f44f 62b4 	mov.w	r2, #1440	; 0x5a0
 80022da:	fb03 f202 	mul.w	r2, r3, r2
 80022de:	4b40      	ldr	r3, [pc, #256]	; (80023e0 <freAndSkewingDataDisplay+0x120>)
 80022e0:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 80022e4:	493f      	ldr	r1, [pc, #252]	; (80023e4 <freAndSkewingDataDisplay+0x124>)
 80022e6:	fb91 f3f3 	sdiv	r3, r1, r3
 80022ea:	fb92 f3f3 	sdiv	r3, r2, r3
 80022ee:	4a3e      	ldr	r2, [pc, #248]	; (80023e8 <freAndSkewingDataDisplay+0x128>)
 80022f0:	fb82 1203 	smull	r1, r2, r2, r3
 80022f4:	441a      	add	r2, r3
 80022f6:	1211      	asrs	r1, r2, #8
 80022f8:	17da      	asrs	r2, r3, #31
 80022fa:	1a8a      	subs	r2, r1, r2
 80022fc:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8002300:	fb01 f202 	mul.w	r2, r1, r2
 8002304:	1a9a      	subs	r2, r3, r2
 8002306:	ee07 2a90 	vmov	s15, r2
 800230a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800230e:	4b34      	ldr	r3, [pc, #208]	; (80023e0 <freAndSkewingDataDisplay+0x120>)
 8002310:	f203 43ec 	addw	r3, r3, #1260	; 0x4ec
 8002314:	edc3 7a00 	vstr	s15, [r3]

		if(tSys.CH1out){
 8002318:	4b31      	ldr	r3, [pc, #196]	; (80023e0 <freAndSkewingDataDisplay+0x120>)
 800231a:	691b      	ldr	r3, [r3, #16]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d008      	beq.n	8002332 <freAndSkewingDataDisplay+0x72>
			SetTFTText(0,23,"%ldHz",(long)tSys.freMeaNum0);
 8002320:	4b2f      	ldr	r3, [pc, #188]	; (80023e0 <freAndSkewingDataDisplay+0x120>)
 8002322:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 8002326:	4a31      	ldr	r2, [pc, #196]	; (80023ec <freAndSkewingDataDisplay+0x12c>)
 8002328:	2117      	movs	r1, #23
 800232a:	2000      	movs	r0, #0
 800232c:	f005 fbfe 	bl	8007b2c <SetTFTText>
 8002330:	e004      	b.n	800233c <freAndSkewingDataDisplay+0x7c>
		}
		else{
			SetTFTText(0,23," ");
 8002332:	4a2f      	ldr	r2, [pc, #188]	; (80023f0 <freAndSkewingDataDisplay+0x130>)
 8002334:	2117      	movs	r1, #23
 8002336:	2000      	movs	r0, #0
 8002338:	f005 fbf8 	bl	8007b2c <SetTFTText>
		}

		if(tSys.CH1out != 0&&tSys.CH2out != 0){
 800233c:	4b28      	ldr	r3, [pc, #160]	; (80023e0 <freAndSkewingDataDisplay+0x120>)
 800233e:	691b      	ldr	r3, [r3, #16]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d016      	beq.n	8002372 <freAndSkewingDataDisplay+0xb2>
 8002344:	4b26      	ldr	r3, [pc, #152]	; (80023e0 <freAndSkewingDataDisplay+0x120>)
 8002346:	695b      	ldr	r3, [r3, #20]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d012      	beq.n	8002372 <freAndSkewingDataDisplay+0xb2>
			float2char(tSys.skewing,SkewingBuffer,7);
 800234c:	4b24      	ldr	r3, [pc, #144]	; (80023e0 <freAndSkewingDataDisplay+0x120>)
 800234e:	f203 43ec 	addw	r3, r3, #1260	; 0x4ec
 8002352:	edd3 7a00 	vldr	s15, [r3]
 8002356:	463b      	mov	r3, r7
 8002358:	2107      	movs	r1, #7
 800235a:	4618      	mov	r0, r3
 800235c:	eeb0 0a67 	vmov.f32	s0, s15
 8002360:	f7ff f8ac 	bl	80014bc <float2char>
			SetTFTText(0,34,"%s",SkewingBuffer);			//
 8002364:	463b      	mov	r3, r7
 8002366:	4a23      	ldr	r2, [pc, #140]	; (80023f4 <freAndSkewingDataDisplay+0x134>)
 8002368:	2122      	movs	r1, #34	; 0x22
 800236a:	2000      	movs	r0, #0
 800236c:	f005 fbde 	bl	8007b2c <SetTFTText>
 8002370:	e004      	b.n	800237c <freAndSkewingDataDisplay+0xbc>
		}
		else{
			SetTFTText(0,34," ");
 8002372:	4a1f      	ldr	r2, [pc, #124]	; (80023f0 <freAndSkewingDataDisplay+0x130>)
 8002374:	2122      	movs	r1, #34	; 0x22
 8002376:	2000      	movs	r0, #0
 8002378:	f005 fbd8 	bl	8007b2c <SetTFTText>
		}

	    tSys.freMeaNum0 = 0;
 800237c:	4b18      	ldr	r3, [pc, #96]	; (80023e0 <freAndSkewingDataDisplay+0x120>)
 800237e:	2200      	movs	r2, #0
 8002380:	f8c3 24d0 	str.w	r2, [r3, #1232]	; 0x4d0
	    tSys.freMeaFlag0 = 0;
 8002384:	4b16      	ldr	r3, [pc, #88]	; (80023e0 <freAndSkewingDataDisplay+0x120>)
 8002386:	2200      	movs	r2, #0
 8002388:	f8c3 24d4 	str.w	r2, [r3, #1236]	; 0x4d4
	    HAL_TIM_Base_Start_IT(&htim7);
 800238c:	481a      	ldr	r0, [pc, #104]	; (80023f8 <freAndSkewingDataDisplay+0x138>)
 800238e:	f003 fa91 	bl	80058b4 <HAL_TIM_Base_Start_IT>
	}
	if(tSys.freMeaFlag1 >= 1){
 8002392:	4b13      	ldr	r3, [pc, #76]	; (80023e0 <freAndSkewingDataDisplay+0x120>)
 8002394:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	; 0x4dc
 8002398:	2b00      	cmp	r3, #0
 800239a:	dd1c      	ble.n	80023d6 <freAndSkewingDataDisplay+0x116>
		if(tSys.CH2out){
 800239c:	4b10      	ldr	r3, [pc, #64]	; (80023e0 <freAndSkewingDataDisplay+0x120>)
 800239e:	695b      	ldr	r3, [r3, #20]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d008      	beq.n	80023b6 <freAndSkewingDataDisplay+0xf6>
			SetTFTText(0,24,"%ldHz",(long)tSys.freMeaNum1);
 80023a4:	4b0e      	ldr	r3, [pc, #56]	; (80023e0 <freAndSkewingDataDisplay+0x120>)
 80023a6:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	; 0x4d8
 80023aa:	4a10      	ldr	r2, [pc, #64]	; (80023ec <freAndSkewingDataDisplay+0x12c>)
 80023ac:	2118      	movs	r1, #24
 80023ae:	2000      	movs	r0, #0
 80023b0:	f005 fbbc 	bl	8007b2c <SetTFTText>
 80023b4:	e004      	b.n	80023c0 <freAndSkewingDataDisplay+0x100>
		}
		else{
			SetTFTText(0,24," ");
 80023b6:	4a0e      	ldr	r2, [pc, #56]	; (80023f0 <freAndSkewingDataDisplay+0x130>)
 80023b8:	2118      	movs	r1, #24
 80023ba:	2000      	movs	r0, #0
 80023bc:	f005 fbb6 	bl	8007b2c <SetTFTText>
		}
	    tSys.freMeaNum1 = 0;
 80023c0:	4b07      	ldr	r3, [pc, #28]	; (80023e0 <freAndSkewingDataDisplay+0x120>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	f8c3 24d8 	str.w	r2, [r3, #1240]	; 0x4d8
	    tSys.freMeaFlag1 = 0;
 80023c8:	4b05      	ldr	r3, [pc, #20]	; (80023e0 <freAndSkewingDataDisplay+0x120>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	f8c3 24dc 	str.w	r2, [r3, #1244]	; 0x4dc
	    HAL_TIM_Base_Start_IT(&htim6);
 80023d0:	480a      	ldr	r0, [pc, #40]	; (80023fc <freAndSkewingDataDisplay+0x13c>)
 80023d2:	f003 fa6f 	bl	80058b4 <HAL_TIM_Base_Start_IT>
	}
}
 80023d6:	bf00      	nop
 80023d8:	3708      	adds	r7, #8
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	20008eb4 	.word	0x20008eb4
 80023e4:	000f4240 	.word	0x000f4240
 80023e8:	b60b60b7 	.word	0xb60b60b7
 80023ec:	0800b628 	.word	0x0800b628
 80023f0:	0800b624 	.word	0x0800b624
 80023f4:	0800b630 	.word	0x0800b630
 80023f8:	2000959c 	.word	0x2000959c
 80023fc:	20009554 	.word	0x20009554

08002400 <triggerModeAndDisplay>:

//
void triggerModeAndDisplay(void){
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af02      	add	r7, sp, #8
	switch(tSys.triggerSwitch){
 8002406:	4bb8      	ldr	r3, [pc, #736]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 8002408:	f8d3 34f8 	ldr.w	r3, [r3, #1272]	; 0x4f8
 800240c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002410:	d031      	beq.n	8002476 <triggerModeAndDisplay+0x76>
 8002412:	2b00      	cmp	r3, #0
 8002414:	f040 8486 	bne.w	8002d24 <triggerModeAndDisplay+0x924>
		case 0:{
			if(tSys.runOrStop == 0){
 8002418:	4bb3      	ldr	r3, [pc, #716]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 800241a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800241e:	2b00      	cmp	r3, #0
 8002420:	f040 847d 	bne.w	8002d1e <triggerModeAndDisplay+0x91e>
				if(tSys.CH1out){					//
 8002424:	4bb0      	ldr	r3, [pc, #704]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 8002426:	691b      	ldr	r3, [r3, #16]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d009      	beq.n	8002440 <triggerModeAndDisplay+0x40>
					GraphChannelDataAdd(0,2,0,tSys.waveData0,600);
 800242c:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002430:	9300      	str	r3, [sp, #0]
 8002432:	4bae      	ldr	r3, [pc, #696]	; (80026ec <triggerModeAndDisplay+0x2ec>)
 8002434:	2200      	movs	r2, #0
 8002436:	2102      	movs	r1, #2
 8002438:	2000      	movs	r0, #0
 800243a:	f005 fe89 	bl	8008150 <GraphChannelDataAdd>
 800243e:	e004      	b.n	800244a <triggerModeAndDisplay+0x4a>
				}
				else{
					GraphChannelDataClear(0,2,0);
 8002440:	2200      	movs	r2, #0
 8002442:	2102      	movs	r1, #2
 8002444:	2000      	movs	r0, #0
 8002446:	f005 fed3 	bl	80081f0 <GraphChannelDataClear>
				}
				if(tSys.CH2out){
 800244a:	4ba7      	ldr	r3, [pc, #668]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 800244c:	695b      	ldr	r3, [r3, #20]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00a      	beq.n	8002468 <triggerModeAndDisplay+0x68>
					GraphChannelDataAdd(0,2,1,tSys.waveData1,600);
 8002452:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002456:	9300      	str	r3, [sp, #0]
 8002458:	4ba5      	ldr	r3, [pc, #660]	; (80026f0 <triggerModeAndDisplay+0x2f0>)
 800245a:	2201      	movs	r2, #1
 800245c:	2102      	movs	r1, #2
 800245e:	2000      	movs	r0, #0
 8002460:	f005 fe76 	bl	8008150 <GraphChannelDataAdd>
				else{
					GraphChannelDataClear(0,2,1);
				}
			}

		};break;
 8002464:	f000 bc5b 	b.w	8002d1e <triggerModeAndDisplay+0x91e>
					GraphChannelDataClear(0,2,1);
 8002468:	2201      	movs	r2, #1
 800246a:	2102      	movs	r1, #2
 800246c:	2000      	movs	r0, #0
 800246e:	f005 febf 	bl	80081f0 <GraphChannelDataClear>
		};break;
 8002472:	f000 bc54 	b.w	8002d1e <triggerModeAndDisplay+0x91e>
		case -1:{
			switch(tSys.triggerSelect){
 8002476:	4b9c      	ldr	r3, [pc, #624]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 8002478:	f893 34fc 	ldrb.w	r3, [r3, #1276]	; 0x4fc
 800247c:	2b07      	cmp	r3, #7
 800247e:	f200 8450 	bhi.w	8002d22 <triggerModeAndDisplay+0x922>
 8002482:	a201      	add	r2, pc, #4	; (adr r2, 8002488 <triggerModeAndDisplay+0x88>)
 8002484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002488:	080024a9 	.word	0x080024a9
 800248c:	0800257d 	.word	0x0800257d
 8002490:	0800266f 	.word	0x0800266f
 8002494:	0800277b 	.word	0x0800277b
 8002498:	080028c9 	.word	0x080028c9
 800249c:	080029ad 	.word	0x080029ad
 80024a0:	08002aab 	.word	0x08002aab
 80024a4:	08002ba9 	.word	0x08002ba9
				case 0:{		//1
					if(tSys.runOrStop == 0){
 80024a8:	4b8f      	ldr	r3, [pc, #572]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 80024aa:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f040 8427 	bne.w	8002d02 <triggerModeAndDisplay+0x902>
						if((tSys.waveData0[tSys.triggerStartBit*6] == (unsigned char)(tSys.triggerLevel*2))){
 80024b4:	4b8c      	ldr	r3, [pc, #560]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 80024b6:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 80024ba:	4613      	mov	r3, r2
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	4413      	add	r3, r2
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	461a      	mov	r2, r3
 80024c4:	4b88      	ldr	r3, [pc, #544]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 80024c6:	4413      	add	r3, r2
 80024c8:	f893 2020 	ldrb.w	r2, [r3, #32]
 80024cc:	4b86      	ldr	r3, [pc, #536]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 80024ce:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	429a      	cmp	r2, r3
 80024da:	d112      	bne.n	8002502 <triggerModeAndDisplay+0x102>
							if(tSys.CH1out){					//
 80024dc:	4b82      	ldr	r3, [pc, #520]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 80024de:	691b      	ldr	r3, [r3, #16]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d009      	beq.n	80024f8 <triggerModeAndDisplay+0xf8>
								GraphChannelDataAdd(0,2,0,tSys.waveData0,600);
 80024e4:	f44f 7316 	mov.w	r3, #600	; 0x258
 80024e8:	9300      	str	r3, [sp, #0]
 80024ea:	4b80      	ldr	r3, [pc, #512]	; (80026ec <triggerModeAndDisplay+0x2ec>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	2102      	movs	r1, #2
 80024f0:	2000      	movs	r0, #0
 80024f2:	f005 fe2d 	bl	8008150 <GraphChannelDataAdd>
 80024f6:	e004      	b.n	8002502 <triggerModeAndDisplay+0x102>
							}
							else{
								GraphChannelDataClear(0,2,0);
 80024f8:	2200      	movs	r2, #0
 80024fa:	2102      	movs	r1, #2
 80024fc:	2000      	movs	r0, #0
 80024fe:	f005 fe77 	bl	80081f0 <GraphChannelDataClear>
							}
						}
						if((tSys.waveDataMax0 < (unsigned char)(tSys.triggerLevel*2))||
 8002502:	4b79      	ldr	r3, [pc, #484]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 8002504:	f893 24fd 	ldrb.w	r2, [r3, #1277]	; 0x4fd
 8002508:	4b77      	ldr	r3, [pc, #476]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 800250a:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 800250e:	b2db      	uxtb	r3, r3
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	b2db      	uxtb	r3, r3
 8002514:	429a      	cmp	r2, r3
 8002516:	d30a      	bcc.n	800252e <triggerModeAndDisplay+0x12e>
								(tSys.waveDataMin0 > (unsigned char)(tSys.triggerLevel*2))){
 8002518:	4b73      	ldr	r3, [pc, #460]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 800251a:	f893 24fe 	ldrb.w	r2, [r3, #1278]	; 0x4fe
 800251e:	4b72      	ldr	r3, [pc, #456]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 8002520:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002524:	b2db      	uxtb	r3, r3
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	b2db      	uxtb	r3, r3
						if((tSys.waveDataMax0 < (unsigned char)(tSys.triggerLevel*2))||
 800252a:	429a      	cmp	r2, r3
 800252c:	d912      	bls.n	8002554 <triggerModeAndDisplay+0x154>
							if(tSys.CH1out){					//
 800252e:	4b6e      	ldr	r3, [pc, #440]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 8002530:	691b      	ldr	r3, [r3, #16]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d009      	beq.n	800254a <triggerModeAndDisplay+0x14a>
								GraphChannelDataAdd(0,2,0,tSys.waveData0,600);
 8002536:	f44f 7316 	mov.w	r3, #600	; 0x258
 800253a:	9300      	str	r3, [sp, #0]
 800253c:	4b6b      	ldr	r3, [pc, #428]	; (80026ec <triggerModeAndDisplay+0x2ec>)
 800253e:	2200      	movs	r2, #0
 8002540:	2102      	movs	r1, #2
 8002542:	2000      	movs	r0, #0
 8002544:	f005 fe04 	bl	8008150 <GraphChannelDataAdd>
 8002548:	e004      	b.n	8002554 <triggerModeAndDisplay+0x154>
							}
							else{
								GraphChannelDataClear(0,2,0);
 800254a:	2200      	movs	r2, #0
 800254c:	2102      	movs	r1, #2
 800254e:	2000      	movs	r0, #0
 8002550:	f005 fe4e 	bl	80081f0 <GraphChannelDataClear>
							}
						}
						if(tSys.CH2out){
 8002554:	4b64      	ldr	r3, [pc, #400]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 8002556:	695b      	ldr	r3, [r3, #20]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d009      	beq.n	8002570 <triggerModeAndDisplay+0x170>
							GraphChannelDataAdd(0,2,1,tSys.waveData1,600);
 800255c:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002560:	9300      	str	r3, [sp, #0]
 8002562:	4b63      	ldr	r3, [pc, #396]	; (80026f0 <triggerModeAndDisplay+0x2f0>)
 8002564:	2201      	movs	r2, #1
 8002566:	2102      	movs	r1, #2
 8002568:	2000      	movs	r0, #0
 800256a:	f005 fdf1 	bl	8008150 <GraphChannelDataAdd>
						}
						else{
							GraphChannelDataClear(0,2,1);
						}
					};break;
 800256e:	e3c8      	b.n	8002d02 <triggerModeAndDisplay+0x902>
							GraphChannelDataClear(0,2,1);
 8002570:	2201      	movs	r2, #1
 8002572:	2102      	movs	r1, #2
 8002574:	2000      	movs	r0, #0
 8002576:	f005 fe3b 	bl	80081f0 <GraphChannelDataClear>
					};break;
 800257a:	e3c2      	b.n	8002d02 <triggerModeAndDisplay+0x902>
					case 1:{		//1
						if((unsigned char)(tSys.triggerLevel*2) < tSys.waveData0[tSys.triggerStartBit*6]&&
 800257c:	4b5a      	ldr	r3, [pc, #360]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 800257e:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002582:	b2db      	uxtb	r3, r3
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	b2d9      	uxtb	r1, r3
 8002588:	4b57      	ldr	r3, [pc, #348]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 800258a:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 800258e:	4613      	mov	r3, r2
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	4413      	add	r3, r2
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	461a      	mov	r2, r3
 8002598:	4b53      	ldr	r3, [pc, #332]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 800259a:	4413      	add	r3, r2
 800259c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025a0:	4299      	cmp	r1, r3
 80025a2:	d227      	bcs.n	80025f4 <triggerModeAndDisplay+0x1f4>
							(unsigned char)(tSys.triggerLevel*2) > tSys.waveData0[tSys.triggerStartBit*6-1]){
 80025a4:	4b50      	ldr	r3, [pc, #320]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 80025a6:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	b2d9      	uxtb	r1, r3
 80025b0:	4b4d      	ldr	r3, [pc, #308]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 80025b2:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 80025b6:	4613      	mov	r3, r2
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	4413      	add	r3, r2
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	3b01      	subs	r3, #1
 80025c0:	4a49      	ldr	r2, [pc, #292]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 80025c2:	4413      	add	r3, r2
 80025c4:	f893 3020 	ldrb.w	r3, [r3, #32]
						if((unsigned char)(tSys.triggerLevel*2) < tSys.waveData0[tSys.triggerStartBit*6]&&
 80025c8:	4299      	cmp	r1, r3
 80025ca:	d913      	bls.n	80025f4 <triggerModeAndDisplay+0x1f4>
							if(tSys.CH1out){					//
 80025cc:	4b46      	ldr	r3, [pc, #280]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 80025ce:	691b      	ldr	r3, [r3, #16]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d009      	beq.n	80025e8 <triggerModeAndDisplay+0x1e8>
								GraphChannelDataAdd(0,2,0,tSys.waveData0,600);
 80025d4:	f44f 7316 	mov.w	r3, #600	; 0x258
 80025d8:	9300      	str	r3, [sp, #0]
 80025da:	4b44      	ldr	r3, [pc, #272]	; (80026ec <triggerModeAndDisplay+0x2ec>)
 80025dc:	2200      	movs	r2, #0
 80025de:	2102      	movs	r1, #2
 80025e0:	2000      	movs	r0, #0
 80025e2:	f005 fdb5 	bl	8008150 <GraphChannelDataAdd>
							if(tSys.CH1out){					//
 80025e6:	e02e      	b.n	8002646 <triggerModeAndDisplay+0x246>
							}
							else{
								GraphChannelDataClear(0,2,0);
 80025e8:	2200      	movs	r2, #0
 80025ea:	2102      	movs	r1, #2
 80025ec:	2000      	movs	r0, #0
 80025ee:	f005 fdff 	bl	80081f0 <GraphChannelDataClear>
							if(tSys.CH1out){					//
 80025f2:	e028      	b.n	8002646 <triggerModeAndDisplay+0x246>
							}
						}
						else if((tSys.waveDataMax0 < (unsigned char)(tSys.triggerLevel*2))||
 80025f4:	4b3c      	ldr	r3, [pc, #240]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 80025f6:	f893 24fd 	ldrb.w	r2, [r3, #1277]	; 0x4fd
 80025fa:	4b3b      	ldr	r3, [pc, #236]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 80025fc:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002600:	b2db      	uxtb	r3, r3
 8002602:	005b      	lsls	r3, r3, #1
 8002604:	b2db      	uxtb	r3, r3
 8002606:	429a      	cmp	r2, r3
 8002608:	d30a      	bcc.n	8002620 <triggerModeAndDisplay+0x220>
								(tSys.waveDataMin0 > (unsigned char)(tSys.triggerLevel*2))){
 800260a:	4b37      	ldr	r3, [pc, #220]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 800260c:	f893 24fe 	ldrb.w	r2, [r3, #1278]	; 0x4fe
 8002610:	4b35      	ldr	r3, [pc, #212]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 8002612:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002616:	b2db      	uxtb	r3, r3
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	b2db      	uxtb	r3, r3
						else if((tSys.waveDataMax0 < (unsigned char)(tSys.triggerLevel*2))||
 800261c:	429a      	cmp	r2, r3
 800261e:	d912      	bls.n	8002646 <triggerModeAndDisplay+0x246>
							if(tSys.CH1out){					//
 8002620:	4b31      	ldr	r3, [pc, #196]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 8002622:	691b      	ldr	r3, [r3, #16]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d009      	beq.n	800263c <triggerModeAndDisplay+0x23c>
								GraphChannelDataAdd(0,2,0,tSys.waveData0,600);
 8002628:	f44f 7316 	mov.w	r3, #600	; 0x258
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	4b2f      	ldr	r3, [pc, #188]	; (80026ec <triggerModeAndDisplay+0x2ec>)
 8002630:	2200      	movs	r2, #0
 8002632:	2102      	movs	r1, #2
 8002634:	2000      	movs	r0, #0
 8002636:	f005 fd8b 	bl	8008150 <GraphChannelDataAdd>
 800263a:	e004      	b.n	8002646 <triggerModeAndDisplay+0x246>
							}
							else{
								GraphChannelDataClear(0,2,0);
 800263c:	2200      	movs	r2, #0
 800263e:	2102      	movs	r1, #2
 8002640:	2000      	movs	r0, #0
 8002642:	f005 fdd5 	bl	80081f0 <GraphChannelDataClear>
							}
						}
						if(tSys.CH2out){
 8002646:	4b28      	ldr	r3, [pc, #160]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d009      	beq.n	8002662 <triggerModeAndDisplay+0x262>
							GraphChannelDataAdd(0,2,1,tSys.waveData1,600);
 800264e:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002652:	9300      	str	r3, [sp, #0]
 8002654:	4b26      	ldr	r3, [pc, #152]	; (80026f0 <triggerModeAndDisplay+0x2f0>)
 8002656:	2201      	movs	r2, #1
 8002658:	2102      	movs	r1, #2
 800265a:	2000      	movs	r0, #0
 800265c:	f005 fd78 	bl	8008150 <GraphChannelDataAdd>
						}
						else{
							GraphChannelDataClear(0,2,1);
						}
					}
				};break;
 8002660:	e35c      	b.n	8002d1c <triggerModeAndDisplay+0x91c>
							GraphChannelDataClear(0,2,1);
 8002662:	2201      	movs	r2, #1
 8002664:	2102      	movs	r1, #2
 8002666:	2000      	movs	r0, #0
 8002668:	f005 fdc2 	bl	80081f0 <GraphChannelDataClear>
				};break;
 800266c:	e356      	b.n	8002d1c <triggerModeAndDisplay+0x91c>
				case 2:{		//1
					if(tSys.runOrStop == 0){
 800266e:	4b1e      	ldr	r3, [pc, #120]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 8002670:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8002674:	2b00      	cmp	r3, #0
 8002676:	f040 8346 	bne.w	8002d06 <triggerModeAndDisplay+0x906>
						if((unsigned char)(tSys.triggerLevel*2) > tSys.waveData0[tSys.triggerStartBit*6]&&
 800267a:	4b1b      	ldr	r3, [pc, #108]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 800267c:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002680:	b2db      	uxtb	r3, r3
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	b2d9      	uxtb	r1, r3
 8002686:	4b18      	ldr	r3, [pc, #96]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 8002688:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 800268c:	4613      	mov	r3, r2
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	4413      	add	r3, r2
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	461a      	mov	r2, r3
 8002696:	4b14      	ldr	r3, [pc, #80]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 8002698:	4413      	add	r3, r2
 800269a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800269e:	4299      	cmp	r1, r3
 80026a0:	d92e      	bls.n	8002700 <triggerModeAndDisplay+0x300>
							(unsigned char)(tSys.triggerLevel*2) < tSys.waveData0[tSys.triggerStartBit*6-1]){
 80026a2:	4b11      	ldr	r3, [pc, #68]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 80026a4:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	b2d9      	uxtb	r1, r3
 80026ae:	4b0e      	ldr	r3, [pc, #56]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 80026b0:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 80026b4:	4613      	mov	r3, r2
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	4413      	add	r3, r2
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	3b01      	subs	r3, #1
 80026be:	4a0a      	ldr	r2, [pc, #40]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 80026c0:	4413      	add	r3, r2
 80026c2:	f893 3020 	ldrb.w	r3, [r3, #32]
						if((unsigned char)(tSys.triggerLevel*2) > tSys.waveData0[tSys.triggerStartBit*6]&&
 80026c6:	4299      	cmp	r1, r3
 80026c8:	d21a      	bcs.n	8002700 <triggerModeAndDisplay+0x300>
							if(tSys.CH1out){					//
 80026ca:	4b07      	ldr	r3, [pc, #28]	; (80026e8 <triggerModeAndDisplay+0x2e8>)
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d010      	beq.n	80026f4 <triggerModeAndDisplay+0x2f4>
								GraphChannelDataAdd(0,2,0,tSys.waveData0,600);
 80026d2:	f44f 7316 	mov.w	r3, #600	; 0x258
 80026d6:	9300      	str	r3, [sp, #0]
 80026d8:	4b04      	ldr	r3, [pc, #16]	; (80026ec <triggerModeAndDisplay+0x2ec>)
 80026da:	2200      	movs	r2, #0
 80026dc:	2102      	movs	r1, #2
 80026de:	2000      	movs	r0, #0
 80026e0:	f005 fd36 	bl	8008150 <GraphChannelDataAdd>
							if(tSys.CH1out){					//
 80026e4:	e035      	b.n	8002752 <triggerModeAndDisplay+0x352>
 80026e6:	bf00      	nop
 80026e8:	20008eb4 	.word	0x20008eb4
 80026ec:	20008ed4 	.word	0x20008ed4
 80026f0:	2000912c 	.word	0x2000912c
							}
							else{
								GraphChannelDataClear(0,2,0);
 80026f4:	2200      	movs	r2, #0
 80026f6:	2102      	movs	r1, #2
 80026f8:	2000      	movs	r0, #0
 80026fa:	f005 fd79 	bl	80081f0 <GraphChannelDataClear>
							if(tSys.CH1out){					//
 80026fe:	e028      	b.n	8002752 <triggerModeAndDisplay+0x352>
							}
						}
						else if((tSys.waveDataMax0 < (unsigned char)(tSys.triggerLevel*2))||
 8002700:	4ba7      	ldr	r3, [pc, #668]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 8002702:	f893 24fd 	ldrb.w	r2, [r3, #1277]	; 0x4fd
 8002706:	4ba6      	ldr	r3, [pc, #664]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 8002708:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 800270c:	b2db      	uxtb	r3, r3
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	b2db      	uxtb	r3, r3
 8002712:	429a      	cmp	r2, r3
 8002714:	d30a      	bcc.n	800272c <triggerModeAndDisplay+0x32c>
								(tSys.waveDataMin0 > (unsigned char)(tSys.triggerLevel*2))){
 8002716:	4ba2      	ldr	r3, [pc, #648]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 8002718:	f893 24fe 	ldrb.w	r2, [r3, #1278]	; 0x4fe
 800271c:	4ba0      	ldr	r3, [pc, #640]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 800271e:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002722:	b2db      	uxtb	r3, r3
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	b2db      	uxtb	r3, r3
						else if((tSys.waveDataMax0 < (unsigned char)(tSys.triggerLevel*2))||
 8002728:	429a      	cmp	r2, r3
 800272a:	d912      	bls.n	8002752 <triggerModeAndDisplay+0x352>
							if(tSys.CH1out){					//
 800272c:	4b9c      	ldr	r3, [pc, #624]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 800272e:	691b      	ldr	r3, [r3, #16]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d009      	beq.n	8002748 <triggerModeAndDisplay+0x348>
								GraphChannelDataAdd(0,2,0,tSys.waveData0,600);
 8002734:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002738:	9300      	str	r3, [sp, #0]
 800273a:	4b9a      	ldr	r3, [pc, #616]	; (80029a4 <triggerModeAndDisplay+0x5a4>)
 800273c:	2200      	movs	r2, #0
 800273e:	2102      	movs	r1, #2
 8002740:	2000      	movs	r0, #0
 8002742:	f005 fd05 	bl	8008150 <GraphChannelDataAdd>
 8002746:	e004      	b.n	8002752 <triggerModeAndDisplay+0x352>
							}
							else{
								GraphChannelDataClear(0,2,0);
 8002748:	2200      	movs	r2, #0
 800274a:	2102      	movs	r1, #2
 800274c:	2000      	movs	r0, #0
 800274e:	f005 fd4f 	bl	80081f0 <GraphChannelDataClear>
							}
						}
						if(tSys.CH2out){
 8002752:	4b93      	ldr	r3, [pc, #588]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d009      	beq.n	800276e <triggerModeAndDisplay+0x36e>
							GraphChannelDataAdd(0,2,1,tSys.waveData1,600);
 800275a:	f44f 7316 	mov.w	r3, #600	; 0x258
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	4b91      	ldr	r3, [pc, #580]	; (80029a8 <triggerModeAndDisplay+0x5a8>)
 8002762:	2201      	movs	r2, #1
 8002764:	2102      	movs	r1, #2
 8002766:	2000      	movs	r0, #0
 8002768:	f005 fcf2 	bl	8008150 <GraphChannelDataAdd>
						}
						else{
							GraphChannelDataClear(0,2,1);
						}
					}
				};break;
 800276c:	e2cb      	b.n	8002d06 <triggerModeAndDisplay+0x906>
							GraphChannelDataClear(0,2,1);
 800276e:	2201      	movs	r2, #1
 8002770:	2102      	movs	r1, #2
 8002772:	2000      	movs	r0, #0
 8002774:	f005 fd3c 	bl	80081f0 <GraphChannelDataClear>
				};break;
 8002778:	e2c5      	b.n	8002d06 <triggerModeAndDisplay+0x906>
				case 3:{		//1
					if(tSys.runOrStop == 0){
 800277a:	4b89      	ldr	r3, [pc, #548]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 800277c:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8002780:	2b00      	cmp	r3, #0
 8002782:	f040 82c2 	bne.w	8002d0a <triggerModeAndDisplay+0x90a>
						if(((unsigned char)(tSys.triggerLevel*2) > tSys.waveData0[tSys.triggerStartBit*6]&&
 8002786:	4b86      	ldr	r3, [pc, #536]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 8002788:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 800278c:	b2db      	uxtb	r3, r3
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	b2d9      	uxtb	r1, r3
 8002792:	4b83      	ldr	r3, [pc, #524]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 8002794:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 8002798:	4613      	mov	r3, r2
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	4413      	add	r3, r2
 800279e:	005b      	lsls	r3, r3, #1
 80027a0:	461a      	mov	r2, r3
 80027a2:	4b7f      	ldr	r3, [pc, #508]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 80027a4:	4413      	add	r3, r2
 80027a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027aa:	4299      	cmp	r1, r3
 80027ac:	d913      	bls.n	80027d6 <triggerModeAndDisplay+0x3d6>
							(unsigned char)(tSys.triggerLevel*2) < tSys.waveData0[tSys.triggerStartBit*6-1])||
 80027ae:	4b7c      	ldr	r3, [pc, #496]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 80027b0:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	b2d9      	uxtb	r1, r3
 80027ba:	4b79      	ldr	r3, [pc, #484]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 80027bc:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 80027c0:	4613      	mov	r3, r2
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	4413      	add	r3, r2
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	3b01      	subs	r3, #1
 80027ca:	4a75      	ldr	r2, [pc, #468]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 80027cc:	4413      	add	r3, r2
 80027ce:	f893 3020 	ldrb.w	r3, [r3, #32]
						if(((unsigned char)(tSys.triggerLevel*2) > tSys.waveData0[tSys.triggerStartBit*6]&&
 80027d2:	4299      	cmp	r1, r3
 80027d4:	d327      	bcc.n	8002826 <triggerModeAndDisplay+0x426>
								((unsigned char)(tSys.triggerLevel*2) < tSys.waveData0[tSys.triggerStartBit*6]&&
 80027d6:	4b72      	ldr	r3, [pc, #456]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 80027d8:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	b2d9      	uxtb	r1, r3
 80027e2:	4b6f      	ldr	r3, [pc, #444]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 80027e4:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 80027e8:	4613      	mov	r3, r2
 80027ea:	005b      	lsls	r3, r3, #1
 80027ec:	4413      	add	r3, r2
 80027ee:	005b      	lsls	r3, r3, #1
 80027f0:	461a      	mov	r2, r3
 80027f2:	4b6b      	ldr	r3, [pc, #428]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 80027f4:	4413      	add	r3, r2
 80027f6:	f893 3020 	ldrb.w	r3, [r3, #32]
							(unsigned char)(tSys.triggerLevel*2) < tSys.waveData0[tSys.triggerStartBit*6-1])||
 80027fa:	4299      	cmp	r1, r3
 80027fc:	d227      	bcs.n	800284e <triggerModeAndDisplay+0x44e>
								(unsigned char)(tSys.triggerLevel*2) > tSys.waveData0[tSys.triggerStartBit*6-1])){
 80027fe:	4b68      	ldr	r3, [pc, #416]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 8002800:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002804:	b2db      	uxtb	r3, r3
 8002806:	005b      	lsls	r3, r3, #1
 8002808:	b2d9      	uxtb	r1, r3
 800280a:	4b65      	ldr	r3, [pc, #404]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 800280c:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 8002810:	4613      	mov	r3, r2
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	4413      	add	r3, r2
 8002816:	005b      	lsls	r3, r3, #1
 8002818:	3b01      	subs	r3, #1
 800281a:	4a61      	ldr	r2, [pc, #388]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 800281c:	4413      	add	r3, r2
 800281e:	f893 3020 	ldrb.w	r3, [r3, #32]
								((unsigned char)(tSys.triggerLevel*2) < tSys.waveData0[tSys.triggerStartBit*6]&&
 8002822:	4299      	cmp	r1, r3
 8002824:	d913      	bls.n	800284e <triggerModeAndDisplay+0x44e>
							if(tSys.CH1out){					//
 8002826:	4b5e      	ldr	r3, [pc, #376]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d009      	beq.n	8002842 <triggerModeAndDisplay+0x442>
								GraphChannelDataAdd(0,2,0,tSys.waveData0,600);
 800282e:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002832:	9300      	str	r3, [sp, #0]
 8002834:	4b5b      	ldr	r3, [pc, #364]	; (80029a4 <triggerModeAndDisplay+0x5a4>)
 8002836:	2200      	movs	r2, #0
 8002838:	2102      	movs	r1, #2
 800283a:	2000      	movs	r0, #0
 800283c:	f005 fc88 	bl	8008150 <GraphChannelDataAdd>
							if(tSys.CH1out){					//
 8002840:	e02e      	b.n	80028a0 <triggerModeAndDisplay+0x4a0>
							}
							else{
								GraphChannelDataClear(0,2,0);
 8002842:	2200      	movs	r2, #0
 8002844:	2102      	movs	r1, #2
 8002846:	2000      	movs	r0, #0
 8002848:	f005 fcd2 	bl	80081f0 <GraphChannelDataClear>
							if(tSys.CH1out){					//
 800284c:	e028      	b.n	80028a0 <triggerModeAndDisplay+0x4a0>
							}
						}
						else if((tSys.waveDataMax0 < (unsigned char)(tSys.triggerLevel*2))||
 800284e:	4b54      	ldr	r3, [pc, #336]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 8002850:	f893 24fd 	ldrb.w	r2, [r3, #1277]	; 0x4fd
 8002854:	4b52      	ldr	r3, [pc, #328]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 8002856:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 800285a:	b2db      	uxtb	r3, r3
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	b2db      	uxtb	r3, r3
 8002860:	429a      	cmp	r2, r3
 8002862:	d30a      	bcc.n	800287a <triggerModeAndDisplay+0x47a>
								(tSys.waveDataMin0 > (unsigned char)(tSys.triggerLevel*2))){
 8002864:	4b4e      	ldr	r3, [pc, #312]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 8002866:	f893 24fe 	ldrb.w	r2, [r3, #1278]	; 0x4fe
 800286a:	4b4d      	ldr	r3, [pc, #308]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 800286c:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002870:	b2db      	uxtb	r3, r3
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	b2db      	uxtb	r3, r3
						else if((tSys.waveDataMax0 < (unsigned char)(tSys.triggerLevel*2))||
 8002876:	429a      	cmp	r2, r3
 8002878:	d912      	bls.n	80028a0 <triggerModeAndDisplay+0x4a0>
							if(tSys.CH1out){					//
 800287a:	4b49      	ldr	r3, [pc, #292]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 800287c:	691b      	ldr	r3, [r3, #16]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d009      	beq.n	8002896 <triggerModeAndDisplay+0x496>
								GraphChannelDataAdd(0,2,0,tSys.waveData0,600);
 8002882:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002886:	9300      	str	r3, [sp, #0]
 8002888:	4b46      	ldr	r3, [pc, #280]	; (80029a4 <triggerModeAndDisplay+0x5a4>)
 800288a:	2200      	movs	r2, #0
 800288c:	2102      	movs	r1, #2
 800288e:	2000      	movs	r0, #0
 8002890:	f005 fc5e 	bl	8008150 <GraphChannelDataAdd>
 8002894:	e004      	b.n	80028a0 <triggerModeAndDisplay+0x4a0>
							}
							else{
								GraphChannelDataClear(0,2,0);
 8002896:	2200      	movs	r2, #0
 8002898:	2102      	movs	r1, #2
 800289a:	2000      	movs	r0, #0
 800289c:	f005 fca8 	bl	80081f0 <GraphChannelDataClear>
							}
						}
						if(tSys.CH2out){
 80028a0:	4b3f      	ldr	r3, [pc, #252]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 80028a2:	695b      	ldr	r3, [r3, #20]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d009      	beq.n	80028bc <triggerModeAndDisplay+0x4bc>
							GraphChannelDataAdd(0,2,1,tSys.waveData1,600);
 80028a8:	f44f 7316 	mov.w	r3, #600	; 0x258
 80028ac:	9300      	str	r3, [sp, #0]
 80028ae:	4b3e      	ldr	r3, [pc, #248]	; (80029a8 <triggerModeAndDisplay+0x5a8>)
 80028b0:	2201      	movs	r2, #1
 80028b2:	2102      	movs	r1, #2
 80028b4:	2000      	movs	r0, #0
 80028b6:	f005 fc4b 	bl	8008150 <GraphChannelDataAdd>
						}
						else{
							GraphChannelDataClear(0,2,1);
						}
					}
				};break;
 80028ba:	e226      	b.n	8002d0a <triggerModeAndDisplay+0x90a>
							GraphChannelDataClear(0,2,1);
 80028bc:	2201      	movs	r2, #1
 80028be:	2102      	movs	r1, #2
 80028c0:	2000      	movs	r0, #0
 80028c2:	f005 fc95 	bl	80081f0 <GraphChannelDataClear>
				};break;
 80028c6:	e220      	b.n	8002d0a <triggerModeAndDisplay+0x90a>
				case 4:{		//2
					if(tSys.runOrStop == 0){
 80028c8:	4b35      	ldr	r3, [pc, #212]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 80028ca:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	f040 821d 	bne.w	8002d0e <triggerModeAndDisplay+0x90e>
						if((tSys.waveData1[tSys.triggerStartBit*6] == (unsigned char)(tSys.triggerLevel*2))){
 80028d4:	4b32      	ldr	r3, [pc, #200]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 80028d6:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 80028da:	4613      	mov	r3, r2
 80028dc:	005b      	lsls	r3, r3, #1
 80028de:	4413      	add	r3, r2
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	461a      	mov	r2, r3
 80028e4:	4b2e      	ldr	r3, [pc, #184]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 80028e6:	4413      	add	r3, r2
 80028e8:	f893 2278 	ldrb.w	r2, [r3, #632]	; 0x278
 80028ec:	4b2c      	ldr	r3, [pc, #176]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 80028ee:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	005b      	lsls	r3, r3, #1
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d113      	bne.n	8002924 <triggerModeAndDisplay+0x524>
							if(tSys.CH2out){					//
 80028fc:	4b28      	ldr	r3, [pc, #160]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 80028fe:	695b      	ldr	r3, [r3, #20]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d009      	beq.n	8002918 <triggerModeAndDisplay+0x518>
								GraphChannelDataAdd(0,2,1,tSys.waveData1,600);
 8002904:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002908:	9300      	str	r3, [sp, #0]
 800290a:	4b27      	ldr	r3, [pc, #156]	; (80029a8 <triggerModeAndDisplay+0x5a8>)
 800290c:	2201      	movs	r2, #1
 800290e:	2102      	movs	r1, #2
 8002910:	2000      	movs	r0, #0
 8002912:	f005 fc1d 	bl	8008150 <GraphChannelDataAdd>
 8002916:	e02e      	b.n	8002976 <triggerModeAndDisplay+0x576>
							}
							else{
								GraphChannelDataClear(0,2,1);
 8002918:	2201      	movs	r2, #1
 800291a:	2102      	movs	r1, #2
 800291c:	2000      	movs	r0, #0
 800291e:	f005 fc67 	bl	80081f0 <GraphChannelDataClear>
 8002922:	e028      	b.n	8002976 <triggerModeAndDisplay+0x576>
							}
						}
						else if((tSys.waveDataMax1 < (unsigned char)(tSys.triggerLevel*2))||
 8002924:	4b1e      	ldr	r3, [pc, #120]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 8002926:	f893 24ff 	ldrb.w	r2, [r3, #1279]	; 0x4ff
 800292a:	4b1d      	ldr	r3, [pc, #116]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 800292c:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002930:	b2db      	uxtb	r3, r3
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	b2db      	uxtb	r3, r3
 8002936:	429a      	cmp	r2, r3
 8002938:	d30a      	bcc.n	8002950 <triggerModeAndDisplay+0x550>
								(tSys.waveDataMin1 > (unsigned char)(tSys.triggerLevel*2))){
 800293a:	4b19      	ldr	r3, [pc, #100]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 800293c:	f893 2500 	ldrb.w	r2, [r3, #1280]	; 0x500
 8002940:	4b17      	ldr	r3, [pc, #92]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 8002942:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002946:	b2db      	uxtb	r3, r3
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	b2db      	uxtb	r3, r3
						else if((tSys.waveDataMax1 < (unsigned char)(tSys.triggerLevel*2))||
 800294c:	429a      	cmp	r2, r3
 800294e:	d912      	bls.n	8002976 <triggerModeAndDisplay+0x576>
							if(tSys.CH2out){					//
 8002950:	4b13      	ldr	r3, [pc, #76]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 8002952:	695b      	ldr	r3, [r3, #20]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d009      	beq.n	800296c <triggerModeAndDisplay+0x56c>
								GraphChannelDataAdd(0,2,1,tSys.waveData1,600);
 8002958:	f44f 7316 	mov.w	r3, #600	; 0x258
 800295c:	9300      	str	r3, [sp, #0]
 800295e:	4b12      	ldr	r3, [pc, #72]	; (80029a8 <triggerModeAndDisplay+0x5a8>)
 8002960:	2201      	movs	r2, #1
 8002962:	2102      	movs	r1, #2
 8002964:	2000      	movs	r0, #0
 8002966:	f005 fbf3 	bl	8008150 <GraphChannelDataAdd>
 800296a:	e004      	b.n	8002976 <triggerModeAndDisplay+0x576>
							}
							else{
								GraphChannelDataClear(0,2,1);
 800296c:	2201      	movs	r2, #1
 800296e:	2102      	movs	r1, #2
 8002970:	2000      	movs	r0, #0
 8002972:	f005 fc3d 	bl	80081f0 <GraphChannelDataClear>
							}
						}
						if(tSys.CH1out){
 8002976:	4b0a      	ldr	r3, [pc, #40]	; (80029a0 <triggerModeAndDisplay+0x5a0>)
 8002978:	691b      	ldr	r3, [r3, #16]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d009      	beq.n	8002992 <triggerModeAndDisplay+0x592>
							GraphChannelDataAdd(0,2,0,tSys.waveData0,600);
 800297e:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002982:	9300      	str	r3, [sp, #0]
 8002984:	4b07      	ldr	r3, [pc, #28]	; (80029a4 <triggerModeAndDisplay+0x5a4>)
 8002986:	2200      	movs	r2, #0
 8002988:	2102      	movs	r1, #2
 800298a:	2000      	movs	r0, #0
 800298c:	f005 fbe0 	bl	8008150 <GraphChannelDataAdd>
						}
						else{
							GraphChannelDataClear(0,2,0);
						}
					}
				};break;
 8002990:	e1bd      	b.n	8002d0e <triggerModeAndDisplay+0x90e>
							GraphChannelDataClear(0,2,0);
 8002992:	2200      	movs	r2, #0
 8002994:	2102      	movs	r1, #2
 8002996:	2000      	movs	r0, #0
 8002998:	f005 fc2a 	bl	80081f0 <GraphChannelDataClear>
				};break;
 800299c:	e1b7      	b.n	8002d0e <triggerModeAndDisplay+0x90e>
 800299e:	bf00      	nop
 80029a0:	20008eb4 	.word	0x20008eb4
 80029a4:	20008ed4 	.word	0x20008ed4
 80029a8:	2000912c 	.word	0x2000912c
				case 5:{		//2
					if(tSys.runOrStop == 0){
 80029ac:	4bb3      	ldr	r3, [pc, #716]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 80029ae:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	f040 81ad 	bne.w	8002d12 <triggerModeAndDisplay+0x912>
						if((unsigned char)(tSys.triggerLevel*2) < tSys.waveData1[tSys.triggerStartBit*6]&&
 80029b8:	4bb0      	ldr	r3, [pc, #704]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 80029ba:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	b2d9      	uxtb	r1, r3
 80029c4:	4bad      	ldr	r3, [pc, #692]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 80029c6:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 80029ca:	4613      	mov	r3, r2
 80029cc:	005b      	lsls	r3, r3, #1
 80029ce:	4413      	add	r3, r2
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	461a      	mov	r2, r3
 80029d4:	4ba9      	ldr	r3, [pc, #676]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 80029d6:	4413      	add	r3, r2
 80029d8:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 80029dc:	4299      	cmp	r1, r3
 80029de:	d227      	bcs.n	8002a30 <triggerModeAndDisplay+0x630>
							(unsigned char)(tSys.triggerLevel*2) > tSys.waveData1[tSys.triggerStartBit*6-1]){
 80029e0:	4ba6      	ldr	r3, [pc, #664]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 80029e2:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	b2d9      	uxtb	r1, r3
 80029ec:	4ba3      	ldr	r3, [pc, #652]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 80029ee:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 80029f2:	4613      	mov	r3, r2
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	4413      	add	r3, r2
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	3b01      	subs	r3, #1
 80029fc:	4a9f      	ldr	r2, [pc, #636]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 80029fe:	4413      	add	r3, r2
 8002a00:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
						if((unsigned char)(tSys.triggerLevel*2) < tSys.waveData1[tSys.triggerStartBit*6]&&
 8002a04:	4299      	cmp	r1, r3
 8002a06:	d913      	bls.n	8002a30 <triggerModeAndDisplay+0x630>
							if(tSys.CH2out){					//
 8002a08:	4b9c      	ldr	r3, [pc, #624]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002a0a:	695b      	ldr	r3, [r3, #20]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d009      	beq.n	8002a24 <triggerModeAndDisplay+0x624>
								GraphChannelDataAdd(0,2,1,tSys.waveData1,600);
 8002a10:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002a14:	9300      	str	r3, [sp, #0]
 8002a16:	4b9a      	ldr	r3, [pc, #616]	; (8002c80 <triggerModeAndDisplay+0x880>)
 8002a18:	2201      	movs	r2, #1
 8002a1a:	2102      	movs	r1, #2
 8002a1c:	2000      	movs	r0, #0
 8002a1e:	f005 fb97 	bl	8008150 <GraphChannelDataAdd>
							if(tSys.CH2out){					//
 8002a22:	e02e      	b.n	8002a82 <triggerModeAndDisplay+0x682>
							}
							else{
								GraphChannelDataClear(0,2,1);
 8002a24:	2201      	movs	r2, #1
 8002a26:	2102      	movs	r1, #2
 8002a28:	2000      	movs	r0, #0
 8002a2a:	f005 fbe1 	bl	80081f0 <GraphChannelDataClear>
							if(tSys.CH2out){					//
 8002a2e:	e028      	b.n	8002a82 <triggerModeAndDisplay+0x682>
							}
						}
						else if((tSys.waveDataMax1 < (unsigned char)(tSys.triggerLevel*2))||
 8002a30:	4b92      	ldr	r3, [pc, #584]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002a32:	f893 24ff 	ldrb.w	r2, [r3, #1279]	; 0x4ff
 8002a36:	4b91      	ldr	r3, [pc, #580]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002a38:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d30a      	bcc.n	8002a5c <triggerModeAndDisplay+0x65c>
								(tSys.waveDataMin1 > (unsigned char)(tSys.triggerLevel*2))){
 8002a46:	4b8d      	ldr	r3, [pc, #564]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002a48:	f893 2500 	ldrb.w	r2, [r3, #1280]	; 0x500
 8002a4c:	4b8b      	ldr	r3, [pc, #556]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002a4e:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	b2db      	uxtb	r3, r3
						else if((tSys.waveDataMax1 < (unsigned char)(tSys.triggerLevel*2))||
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d912      	bls.n	8002a82 <triggerModeAndDisplay+0x682>
							if(tSys.CH2out){					//
 8002a5c:	4b87      	ldr	r3, [pc, #540]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002a5e:	695b      	ldr	r3, [r3, #20]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d009      	beq.n	8002a78 <triggerModeAndDisplay+0x678>
								GraphChannelDataAdd(0,2,1,tSys.waveData1,600);
 8002a64:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	4b85      	ldr	r3, [pc, #532]	; (8002c80 <triggerModeAndDisplay+0x880>)
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	2102      	movs	r1, #2
 8002a70:	2000      	movs	r0, #0
 8002a72:	f005 fb6d 	bl	8008150 <GraphChannelDataAdd>
 8002a76:	e004      	b.n	8002a82 <triggerModeAndDisplay+0x682>
							}
							else{
								GraphChannelDataClear(0,2,1);
 8002a78:	2201      	movs	r2, #1
 8002a7a:	2102      	movs	r1, #2
 8002a7c:	2000      	movs	r0, #0
 8002a7e:	f005 fbb7 	bl	80081f0 <GraphChannelDataClear>
							}
						}
						if(tSys.CH1out){
 8002a82:	4b7e      	ldr	r3, [pc, #504]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002a84:	691b      	ldr	r3, [r3, #16]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d009      	beq.n	8002a9e <triggerModeAndDisplay+0x69e>
							GraphChannelDataAdd(0,2,0,tSys.waveData0,600);
 8002a8a:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002a8e:	9300      	str	r3, [sp, #0]
 8002a90:	4b7c      	ldr	r3, [pc, #496]	; (8002c84 <triggerModeAndDisplay+0x884>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	2102      	movs	r1, #2
 8002a96:	2000      	movs	r0, #0
 8002a98:	f005 fb5a 	bl	8008150 <GraphChannelDataAdd>
						}
						else{
							GraphChannelDataClear(0,2,0);
						}
					}
				};break;
 8002a9c:	e139      	b.n	8002d12 <triggerModeAndDisplay+0x912>
							GraphChannelDataClear(0,2,0);
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	2102      	movs	r1, #2
 8002aa2:	2000      	movs	r0, #0
 8002aa4:	f005 fba4 	bl	80081f0 <GraphChannelDataClear>
				};break;
 8002aa8:	e133      	b.n	8002d12 <triggerModeAndDisplay+0x912>
				case 6:{		//2
					if(tSys.runOrStop == 0){
 8002aaa:	4b74      	ldr	r3, [pc, #464]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002aac:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	f040 8130 	bne.w	8002d16 <triggerModeAndDisplay+0x916>
						if((unsigned char)(tSys.triggerLevel*2) > tSys.waveData1[tSys.triggerStartBit*6]&&
 8002ab6:	4b71      	ldr	r3, [pc, #452]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002ab8:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	b2d9      	uxtb	r1, r3
 8002ac2:	4b6e      	ldr	r3, [pc, #440]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002ac4:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 8002ac8:	4613      	mov	r3, r2
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	4413      	add	r3, r2
 8002ace:	005b      	lsls	r3, r3, #1
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	4b6a      	ldr	r3, [pc, #424]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002ad4:	4413      	add	r3, r2
 8002ad6:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 8002ada:	4299      	cmp	r1, r3
 8002adc:	d927      	bls.n	8002b2e <triggerModeAndDisplay+0x72e>
							(unsigned char)(tSys.triggerLevel*2) < tSys.waveData1[tSys.triggerStartBit*6-1]){
 8002ade:	4b67      	ldr	r3, [pc, #412]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002ae0:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	b2d9      	uxtb	r1, r3
 8002aea:	4b64      	ldr	r3, [pc, #400]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002aec:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 8002af0:	4613      	mov	r3, r2
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	4413      	add	r3, r2
 8002af6:	005b      	lsls	r3, r3, #1
 8002af8:	3b01      	subs	r3, #1
 8002afa:	4a60      	ldr	r2, [pc, #384]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002afc:	4413      	add	r3, r2
 8002afe:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
						if((unsigned char)(tSys.triggerLevel*2) > tSys.waveData1[tSys.triggerStartBit*6]&&
 8002b02:	4299      	cmp	r1, r3
 8002b04:	d213      	bcs.n	8002b2e <triggerModeAndDisplay+0x72e>
							if(tSys.CH2out){					//
 8002b06:	4b5d      	ldr	r3, [pc, #372]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002b08:	695b      	ldr	r3, [r3, #20]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d009      	beq.n	8002b22 <triggerModeAndDisplay+0x722>
								GraphChannelDataAdd(0,2,1,tSys.waveData1,600);
 8002b0e:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002b12:	9300      	str	r3, [sp, #0]
 8002b14:	4b5a      	ldr	r3, [pc, #360]	; (8002c80 <triggerModeAndDisplay+0x880>)
 8002b16:	2201      	movs	r2, #1
 8002b18:	2102      	movs	r1, #2
 8002b1a:	2000      	movs	r0, #0
 8002b1c:	f005 fb18 	bl	8008150 <GraphChannelDataAdd>
							if(tSys.CH2out){					//
 8002b20:	e02e      	b.n	8002b80 <triggerModeAndDisplay+0x780>
							}
							else{
								GraphChannelDataClear(0,2,1);
 8002b22:	2201      	movs	r2, #1
 8002b24:	2102      	movs	r1, #2
 8002b26:	2000      	movs	r0, #0
 8002b28:	f005 fb62 	bl	80081f0 <GraphChannelDataClear>
							if(tSys.CH2out){					//
 8002b2c:	e028      	b.n	8002b80 <triggerModeAndDisplay+0x780>
							}
						}
						else if((tSys.waveDataMax1 < (unsigned char)(tSys.triggerLevel*2))||
 8002b2e:	4b53      	ldr	r3, [pc, #332]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002b30:	f893 24ff 	ldrb.w	r2, [r3, #1279]	; 0x4ff
 8002b34:	4b51      	ldr	r3, [pc, #324]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002b36:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d30a      	bcc.n	8002b5a <triggerModeAndDisplay+0x75a>
								(tSys.waveDataMin1 > (unsigned char)(tSys.triggerLevel*2))){
 8002b44:	4b4d      	ldr	r3, [pc, #308]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002b46:	f893 2500 	ldrb.w	r2, [r3, #1280]	; 0x500
 8002b4a:	4b4c      	ldr	r3, [pc, #304]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002b4c:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	b2db      	uxtb	r3, r3
						else if((tSys.waveDataMax1 < (unsigned char)(tSys.triggerLevel*2))||
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d912      	bls.n	8002b80 <triggerModeAndDisplay+0x780>
							if(tSys.CH2out){					//
 8002b5a:	4b48      	ldr	r3, [pc, #288]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002b5c:	695b      	ldr	r3, [r3, #20]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d009      	beq.n	8002b76 <triggerModeAndDisplay+0x776>
								GraphChannelDataAdd(0,2,1,tSys.waveData1,600);
 8002b62:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002b66:	9300      	str	r3, [sp, #0]
 8002b68:	4b45      	ldr	r3, [pc, #276]	; (8002c80 <triggerModeAndDisplay+0x880>)
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	2102      	movs	r1, #2
 8002b6e:	2000      	movs	r0, #0
 8002b70:	f005 faee 	bl	8008150 <GraphChannelDataAdd>
 8002b74:	e004      	b.n	8002b80 <triggerModeAndDisplay+0x780>
							}
							else{
								GraphChannelDataClear(0,2,1);
 8002b76:	2201      	movs	r2, #1
 8002b78:	2102      	movs	r1, #2
 8002b7a:	2000      	movs	r0, #0
 8002b7c:	f005 fb38 	bl	80081f0 <GraphChannelDataClear>
							}
						}
						if(tSys.CH1out){
 8002b80:	4b3e      	ldr	r3, [pc, #248]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002b82:	691b      	ldr	r3, [r3, #16]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d009      	beq.n	8002b9c <triggerModeAndDisplay+0x79c>
							GraphChannelDataAdd(0,2,0,tSys.waveData0,600);
 8002b88:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002b8c:	9300      	str	r3, [sp, #0]
 8002b8e:	4b3d      	ldr	r3, [pc, #244]	; (8002c84 <triggerModeAndDisplay+0x884>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	2102      	movs	r1, #2
 8002b94:	2000      	movs	r0, #0
 8002b96:	f005 fadb 	bl	8008150 <GraphChannelDataAdd>
						}
						else{
							GraphChannelDataClear(0,2,0);
						}
					}
				};break;
 8002b9a:	e0bc      	b.n	8002d16 <triggerModeAndDisplay+0x916>
							GraphChannelDataClear(0,2,0);
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	2102      	movs	r1, #2
 8002ba0:	2000      	movs	r0, #0
 8002ba2:	f005 fb25 	bl	80081f0 <GraphChannelDataClear>
				};break;
 8002ba6:	e0b6      	b.n	8002d16 <triggerModeAndDisplay+0x916>
				case 7:{		//2
					if(tSys.runOrStop == 0){
 8002ba8:	4b34      	ldr	r3, [pc, #208]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002baa:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	f040 80b3 	bne.w	8002d1a <triggerModeAndDisplay+0x91a>
						if(((unsigned char)(tSys.triggerLevel*2) > tSys.waveData1[tSys.triggerStartBit*6]&&
 8002bb4:	4b31      	ldr	r3, [pc, #196]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002bb6:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	005b      	lsls	r3, r3, #1
 8002bbe:	b2d9      	uxtb	r1, r3
 8002bc0:	4b2e      	ldr	r3, [pc, #184]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002bc2:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	4413      	add	r3, r2
 8002bcc:	005b      	lsls	r3, r3, #1
 8002bce:	461a      	mov	r2, r3
 8002bd0:	4b2a      	ldr	r3, [pc, #168]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002bd2:	4413      	add	r3, r2
 8002bd4:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 8002bd8:	4299      	cmp	r1, r3
 8002bda:	d913      	bls.n	8002c04 <triggerModeAndDisplay+0x804>
							(unsigned char)(tSys.triggerLevel*2) < tSys.waveData1[tSys.triggerStartBit*6-1])||
 8002bdc:	4b27      	ldr	r3, [pc, #156]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002bde:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	005b      	lsls	r3, r3, #1
 8002be6:	b2d9      	uxtb	r1, r3
 8002be8:	4b24      	ldr	r3, [pc, #144]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002bea:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 8002bee:	4613      	mov	r3, r2
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	4413      	add	r3, r2
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	4a20      	ldr	r2, [pc, #128]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002bfa:	4413      	add	r3, r2
 8002bfc:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
						if(((unsigned char)(tSys.triggerLevel*2) > tSys.waveData1[tSys.triggerStartBit*6]&&
 8002c00:	4299      	cmp	r1, r3
 8002c02:	d327      	bcc.n	8002c54 <triggerModeAndDisplay+0x854>
								((unsigned char)(tSys.triggerLevel*2) < tSys.waveData1[tSys.triggerStartBit*6]&&
 8002c04:	4b1d      	ldr	r3, [pc, #116]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002c06:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	005b      	lsls	r3, r3, #1
 8002c0e:	b2d9      	uxtb	r1, r3
 8002c10:	4b1a      	ldr	r3, [pc, #104]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002c12:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 8002c16:	4613      	mov	r3, r2
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	4413      	add	r3, r2
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	461a      	mov	r2, r3
 8002c20:	4b16      	ldr	r3, [pc, #88]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002c22:	4413      	add	r3, r2
 8002c24:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
							(unsigned char)(tSys.triggerLevel*2) < tSys.waveData1[tSys.triggerStartBit*6-1])||
 8002c28:	4299      	cmp	r1, r3
 8002c2a:	d22d      	bcs.n	8002c88 <triggerModeAndDisplay+0x888>
								(unsigned char)(tSys.triggerLevel*2) > tSys.waveData1[tSys.triggerStartBit*6-1])){
 8002c2c:	4b13      	ldr	r3, [pc, #76]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002c2e:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	b2d9      	uxtb	r1, r3
 8002c38:	4b10      	ldr	r3, [pc, #64]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002c3a:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 8002c3e:	4613      	mov	r3, r2
 8002c40:	005b      	lsls	r3, r3, #1
 8002c42:	4413      	add	r3, r2
 8002c44:	005b      	lsls	r3, r3, #1
 8002c46:	3b01      	subs	r3, #1
 8002c48:	4a0c      	ldr	r2, [pc, #48]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002c4a:	4413      	add	r3, r2
 8002c4c:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
								((unsigned char)(tSys.triggerLevel*2) < tSys.waveData1[tSys.triggerStartBit*6]&&
 8002c50:	4299      	cmp	r1, r3
 8002c52:	d919      	bls.n	8002c88 <triggerModeAndDisplay+0x888>
							if(tSys.CH2out){					//
 8002c54:	4b09      	ldr	r3, [pc, #36]	; (8002c7c <triggerModeAndDisplay+0x87c>)
 8002c56:	695b      	ldr	r3, [r3, #20]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d009      	beq.n	8002c70 <triggerModeAndDisplay+0x870>
								GraphChannelDataAdd(0,2,1,tSys.waveData1,600);
 8002c5c:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002c60:	9300      	str	r3, [sp, #0]
 8002c62:	4b07      	ldr	r3, [pc, #28]	; (8002c80 <triggerModeAndDisplay+0x880>)
 8002c64:	2201      	movs	r2, #1
 8002c66:	2102      	movs	r1, #2
 8002c68:	2000      	movs	r0, #0
 8002c6a:	f005 fa71 	bl	8008150 <GraphChannelDataAdd>
							if(tSys.CH2out){					//
 8002c6e:	e034      	b.n	8002cda <triggerModeAndDisplay+0x8da>
							}
							else{
								GraphChannelDataClear(0,2,1);
 8002c70:	2201      	movs	r2, #1
 8002c72:	2102      	movs	r1, #2
 8002c74:	2000      	movs	r0, #0
 8002c76:	f005 fabb 	bl	80081f0 <GraphChannelDataClear>
							if(tSys.CH2out){					//
 8002c7a:	e02e      	b.n	8002cda <triggerModeAndDisplay+0x8da>
 8002c7c:	20008eb4 	.word	0x20008eb4
 8002c80:	2000912c 	.word	0x2000912c
 8002c84:	20008ed4 	.word	0x20008ed4
							}
						}
						else if((tSys.waveDataMax1 < (unsigned char)(tSys.triggerLevel*2))||
 8002c88:	4b28      	ldr	r3, [pc, #160]	; (8002d2c <triggerModeAndDisplay+0x92c>)
 8002c8a:	f893 24ff 	ldrb.w	r2, [r3, #1279]	; 0x4ff
 8002c8e:	4b27      	ldr	r3, [pc, #156]	; (8002d2c <triggerModeAndDisplay+0x92c>)
 8002c90:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d30a      	bcc.n	8002cb4 <triggerModeAndDisplay+0x8b4>
								(tSys.waveDataMin1 > (unsigned char)(tSys.triggerLevel*2))){
 8002c9e:	4b23      	ldr	r3, [pc, #140]	; (8002d2c <triggerModeAndDisplay+0x92c>)
 8002ca0:	f893 2500 	ldrb.w	r2, [r3, #1280]	; 0x500
 8002ca4:	4b21      	ldr	r3, [pc, #132]	; (8002d2c <triggerModeAndDisplay+0x92c>)
 8002ca6:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	b2db      	uxtb	r3, r3
						else if((tSys.waveDataMax1 < (unsigned char)(tSys.triggerLevel*2))||
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d912      	bls.n	8002cda <triggerModeAndDisplay+0x8da>
							if(tSys.CH2out){					//
 8002cb4:	4b1d      	ldr	r3, [pc, #116]	; (8002d2c <triggerModeAndDisplay+0x92c>)
 8002cb6:	695b      	ldr	r3, [r3, #20]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d009      	beq.n	8002cd0 <triggerModeAndDisplay+0x8d0>
								GraphChannelDataAdd(0,2,1,tSys.waveData1,600);
 8002cbc:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002cc0:	9300      	str	r3, [sp, #0]
 8002cc2:	4b1b      	ldr	r3, [pc, #108]	; (8002d30 <triggerModeAndDisplay+0x930>)
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	2102      	movs	r1, #2
 8002cc8:	2000      	movs	r0, #0
 8002cca:	f005 fa41 	bl	8008150 <GraphChannelDataAdd>
 8002cce:	e004      	b.n	8002cda <triggerModeAndDisplay+0x8da>
							}
							else{
								GraphChannelDataClear(0,2,1);
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	2102      	movs	r1, #2
 8002cd4:	2000      	movs	r0, #0
 8002cd6:	f005 fa8b 	bl	80081f0 <GraphChannelDataClear>
							}
						}
						if(tSys.CH1out){
 8002cda:	4b14      	ldr	r3, [pc, #80]	; (8002d2c <triggerModeAndDisplay+0x92c>)
 8002cdc:	691b      	ldr	r3, [r3, #16]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d009      	beq.n	8002cf6 <triggerModeAndDisplay+0x8f6>
							GraphChannelDataAdd(0,2,0,tSys.waveData0,600);
 8002ce2:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002ce6:	9300      	str	r3, [sp, #0]
 8002ce8:	4b12      	ldr	r3, [pc, #72]	; (8002d34 <triggerModeAndDisplay+0x934>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	2102      	movs	r1, #2
 8002cee:	2000      	movs	r0, #0
 8002cf0:	f005 fa2e 	bl	8008150 <GraphChannelDataAdd>
						}
						else{
							GraphChannelDataClear(0,2,0);
						}
					}
				};break;
 8002cf4:	e011      	b.n	8002d1a <triggerModeAndDisplay+0x91a>
							GraphChannelDataClear(0,2,0);
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	2102      	movs	r1, #2
 8002cfa:	2000      	movs	r0, #0
 8002cfc:	f005 fa78 	bl	80081f0 <GraphChannelDataClear>
				};break;
 8002d00:	e00b      	b.n	8002d1a <triggerModeAndDisplay+0x91a>
					};break;
 8002d02:	bf00      	nop
 8002d04:	e00d      	b.n	8002d22 <triggerModeAndDisplay+0x922>
				};break;
 8002d06:	bf00      	nop
 8002d08:	e00b      	b.n	8002d22 <triggerModeAndDisplay+0x922>
				};break;
 8002d0a:	bf00      	nop
 8002d0c:	e009      	b.n	8002d22 <triggerModeAndDisplay+0x922>
				};break;
 8002d0e:	bf00      	nop
 8002d10:	e007      	b.n	8002d22 <triggerModeAndDisplay+0x922>
				};break;
 8002d12:	bf00      	nop
 8002d14:	e005      	b.n	8002d22 <triggerModeAndDisplay+0x922>
				};break;
 8002d16:	bf00      	nop
 8002d18:	e003      	b.n	8002d22 <triggerModeAndDisplay+0x922>
				};break;
 8002d1a:	bf00      	nop
			}
		};break;
 8002d1c:	e001      	b.n	8002d22 <triggerModeAndDisplay+0x922>
		};break;
 8002d1e:	bf00      	nop
 8002d20:	e000      	b.n	8002d24 <triggerModeAndDisplay+0x924>
		};break;
 8002d22:	bf00      	nop
	}
}
 8002d24:	bf00      	nop
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	20008eb4 	.word	0x20008eb4
 8002d30:	2000912c 	.word	0x2000912c
 8002d34:	20008ed4 	.word	0x20008ed4

08002d38 <waveRecognition>:

//
void waveRecognition(){
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
	if(tSys.CH1out){
 8002d3c:	4b76      	ldr	r3, [pc, #472]	; (8002f18 <waveRecognition+0x1e0>)
 8002d3e:	691b      	ldr	r3, [r3, #16]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d05f      	beq.n	8002e04 <waveRecognition+0xcc>
		if(tAD_Params.rmsDivideVpp < 0.32&&tAD_Params.rmsDivideVpp > 0.27){			//
 8002d44:	4b75      	ldr	r3, [pc, #468]	; (8002f1c <waveRecognition+0x1e4>)
 8002d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7fd fbfd 	bl	8000548 <__aeabi_f2d>
 8002d4e:	a368      	add	r3, pc, #416	; (adr r3, 8002ef0 <waveRecognition+0x1b8>)
 8002d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d54:	f7fd fec2 	bl	8000adc <__aeabi_dcmplt>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d012      	beq.n	8002d84 <waveRecognition+0x4c>
 8002d5e:	4b6f      	ldr	r3, [pc, #444]	; (8002f1c <waveRecognition+0x1e4>)
 8002d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7fd fbf0 	bl	8000548 <__aeabi_f2d>
 8002d68:	a363      	add	r3, pc, #396	; (adr r3, 8002ef8 <waveRecognition+0x1c0>)
 8002d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d6e:	f7fd fed3 	bl	8000b18 <__aeabi_dcmpgt>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d005      	beq.n	8002d84 <waveRecognition+0x4c>
			SetTFTText(0,31,"Triangle");
 8002d78:	4a69      	ldr	r2, [pc, #420]	; (8002f20 <waveRecognition+0x1e8>)
 8002d7a:	211f      	movs	r1, #31
 8002d7c:	2000      	movs	r0, #0
 8002d7e:	f004 fed5 	bl	8007b2c <SetTFTText>
 8002d82:	e044      	b.n	8002e0e <waveRecognition+0xd6>
		}
		else if(tAD_Params.rmsDivideVpp < 0.38&&tAD_Params.rmsDivideVpp > 0.32){	//
 8002d84:	4b65      	ldr	r3, [pc, #404]	; (8002f1c <waveRecognition+0x1e4>)
 8002d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7fd fbdd 	bl	8000548 <__aeabi_f2d>
 8002d8e:	a35c      	add	r3, pc, #368	; (adr r3, 8002f00 <waveRecognition+0x1c8>)
 8002d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d94:	f7fd fea2 	bl	8000adc <__aeabi_dcmplt>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d012      	beq.n	8002dc4 <waveRecognition+0x8c>
 8002d9e:	4b5f      	ldr	r3, [pc, #380]	; (8002f1c <waveRecognition+0x1e4>)
 8002da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7fd fbd0 	bl	8000548 <__aeabi_f2d>
 8002da8:	a351      	add	r3, pc, #324	; (adr r3, 8002ef0 <waveRecognition+0x1b8>)
 8002daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dae:	f7fd feb3 	bl	8000b18 <__aeabi_dcmpgt>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d005      	beq.n	8002dc4 <waveRecognition+0x8c>
			SetTFTText(0,31,"Sine");
 8002db8:	4a5a      	ldr	r2, [pc, #360]	; (8002f24 <waveRecognition+0x1ec>)
 8002dba:	211f      	movs	r1, #31
 8002dbc:	2000      	movs	r0, #0
 8002dbe:	f004 feb5 	bl	8007b2c <SetTFTText>
 8002dc2:	e024      	b.n	8002e0e <waveRecognition+0xd6>
		}
		else if(tAD_Params.rmsDivideVpp < 0.53&&tAD_Params.rmsDivideVpp > 0.47){	//
 8002dc4:	4b55      	ldr	r3, [pc, #340]	; (8002f1c <waveRecognition+0x1e4>)
 8002dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f7fd fbbd 	bl	8000548 <__aeabi_f2d>
 8002dce:	a34e      	add	r3, pc, #312	; (adr r3, 8002f08 <waveRecognition+0x1d0>)
 8002dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd4:	f7fd fe82 	bl	8000adc <__aeabi_dcmplt>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d017      	beq.n	8002e0e <waveRecognition+0xd6>
 8002dde:	4b4f      	ldr	r3, [pc, #316]	; (8002f1c <waveRecognition+0x1e4>)
 8002de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7fd fbb0 	bl	8000548 <__aeabi_f2d>
 8002de8:	a349      	add	r3, pc, #292	; (adr r3, 8002f10 <waveRecognition+0x1d8>)
 8002dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dee:	f7fd fe93 	bl	8000b18 <__aeabi_dcmpgt>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d00a      	beq.n	8002e0e <waveRecognition+0xd6>
			SetTFTText(0,31,"Square");
 8002df8:	4a4b      	ldr	r2, [pc, #300]	; (8002f28 <waveRecognition+0x1f0>)
 8002dfa:	211f      	movs	r1, #31
 8002dfc:	2000      	movs	r0, #0
 8002dfe:	f004 fe95 	bl	8007b2c <SetTFTText>
 8002e02:	e004      	b.n	8002e0e <waveRecognition+0xd6>
		}
	}
	else{
		SetTFTText(0,31," ");
 8002e04:	4a49      	ldr	r2, [pc, #292]	; (8002f2c <waveRecognition+0x1f4>)
 8002e06:	211f      	movs	r1, #31
 8002e08:	2000      	movs	r0, #0
 8002e0a:	f004 fe8f 	bl	8007b2c <SetTFTText>
	}

	if(tSys.CH2out){
 8002e0e:	4b42      	ldr	r3, [pc, #264]	; (8002f18 <waveRecognition+0x1e0>)
 8002e10:	695b      	ldr	r3, [r3, #20]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d061      	beq.n	8002eda <waveRecognition+0x1a2>
		if(tAD_Params1.rmsDivideVpp < 0.32&&tAD_Params1.rmsDivideVpp > 0.27){			//
 8002e16:	4b46      	ldr	r3, [pc, #280]	; (8002f30 <waveRecognition+0x1f8>)
 8002e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7fd fb94 	bl	8000548 <__aeabi_f2d>
 8002e20:	a333      	add	r3, pc, #204	; (adr r3, 8002ef0 <waveRecognition+0x1b8>)
 8002e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e26:	f7fd fe59 	bl	8000adc <__aeabi_dcmplt>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d012      	beq.n	8002e56 <waveRecognition+0x11e>
 8002e30:	4b3f      	ldr	r3, [pc, #252]	; (8002f30 <waveRecognition+0x1f8>)
 8002e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e34:	4618      	mov	r0, r3
 8002e36:	f7fd fb87 	bl	8000548 <__aeabi_f2d>
 8002e3a:	a32f      	add	r3, pc, #188	; (adr r3, 8002ef8 <waveRecognition+0x1c0>)
 8002e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e40:	f7fd fe6a 	bl	8000b18 <__aeabi_dcmpgt>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d005      	beq.n	8002e56 <waveRecognition+0x11e>
			SetTFTText(0,32,"Triangle");
 8002e4a:	4a35      	ldr	r2, [pc, #212]	; (8002f20 <waveRecognition+0x1e8>)
 8002e4c:	2120      	movs	r1, #32
 8002e4e:	2000      	movs	r0, #0
 8002e50:	f004 fe6c 	bl	8007b2c <SetTFTText>
 8002e54:	e047      	b.n	8002ee6 <waveRecognition+0x1ae>
		}
		else if(tAD_Params1.rmsDivideVpp < 0.38&&tAD_Params1.rmsDivideVpp > 0.32){		//
 8002e56:	4b36      	ldr	r3, [pc, #216]	; (8002f30 <waveRecognition+0x1f8>)
 8002e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7fd fb74 	bl	8000548 <__aeabi_f2d>
 8002e60:	a327      	add	r3, pc, #156	; (adr r3, 8002f00 <waveRecognition+0x1c8>)
 8002e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e66:	f7fd fe39 	bl	8000adc <__aeabi_dcmplt>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d012      	beq.n	8002e96 <waveRecognition+0x15e>
 8002e70:	4b2f      	ldr	r3, [pc, #188]	; (8002f30 <waveRecognition+0x1f8>)
 8002e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e74:	4618      	mov	r0, r3
 8002e76:	f7fd fb67 	bl	8000548 <__aeabi_f2d>
 8002e7a:	a31d      	add	r3, pc, #116	; (adr r3, 8002ef0 <waveRecognition+0x1b8>)
 8002e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e80:	f7fd fe4a 	bl	8000b18 <__aeabi_dcmpgt>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d005      	beq.n	8002e96 <waveRecognition+0x15e>
			SetTFTText(0,32,"Sine");
 8002e8a:	4a26      	ldr	r2, [pc, #152]	; (8002f24 <waveRecognition+0x1ec>)
 8002e8c:	2120      	movs	r1, #32
 8002e8e:	2000      	movs	r0, #0
 8002e90:	f004 fe4c 	bl	8007b2c <SetTFTText>
 8002e94:	e027      	b.n	8002ee6 <waveRecognition+0x1ae>
		}
		else if(tAD_Params1.rmsDivideVpp < 0.53&&tAD_Params1.rmsDivideVpp > 0.47){		//
 8002e96:	4b26      	ldr	r3, [pc, #152]	; (8002f30 <waveRecognition+0x1f8>)
 8002e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f7fd fb54 	bl	8000548 <__aeabi_f2d>
 8002ea0:	a319      	add	r3, pc, #100	; (adr r3, 8002f08 <waveRecognition+0x1d0>)
 8002ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea6:	f7fd fe19 	bl	8000adc <__aeabi_dcmplt>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d100      	bne.n	8002eb2 <waveRecognition+0x17a>
		}
	}
	else{
		SetTFTText(0,32," ");
	}
}
 8002eb0:	e019      	b.n	8002ee6 <waveRecognition+0x1ae>
		else if(tAD_Params1.rmsDivideVpp < 0.53&&tAD_Params1.rmsDivideVpp > 0.47){		//
 8002eb2:	4b1f      	ldr	r3, [pc, #124]	; (8002f30 <waveRecognition+0x1f8>)
 8002eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7fd fb46 	bl	8000548 <__aeabi_f2d>
 8002ebc:	a314      	add	r3, pc, #80	; (adr r3, 8002f10 <waveRecognition+0x1d8>)
 8002ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec2:	f7fd fe29 	bl	8000b18 <__aeabi_dcmpgt>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d100      	bne.n	8002ece <waveRecognition+0x196>
}
 8002ecc:	e00b      	b.n	8002ee6 <waveRecognition+0x1ae>
			SetTFTText(0,32,"Square");
 8002ece:	4a16      	ldr	r2, [pc, #88]	; (8002f28 <waveRecognition+0x1f0>)
 8002ed0:	2120      	movs	r1, #32
 8002ed2:	2000      	movs	r0, #0
 8002ed4:	f004 fe2a 	bl	8007b2c <SetTFTText>
}
 8002ed8:	e005      	b.n	8002ee6 <waveRecognition+0x1ae>
		SetTFTText(0,32," ");
 8002eda:	4a14      	ldr	r2, [pc, #80]	; (8002f2c <waveRecognition+0x1f4>)
 8002edc:	2120      	movs	r1, #32
 8002ede:	2000      	movs	r0, #0
 8002ee0:	f004 fe24 	bl	8007b2c <SetTFTText>
}
 8002ee4:	e7ff      	b.n	8002ee6 <waveRecognition+0x1ae>
 8002ee6:	bf00      	nop
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	f3af 8000 	nop.w
 8002ef0:	47ae147b 	.word	0x47ae147b
 8002ef4:	3fd47ae1 	.word	0x3fd47ae1
 8002ef8:	147ae148 	.word	0x147ae148
 8002efc:	3fd147ae 	.word	0x3fd147ae
 8002f00:	851eb852 	.word	0x851eb852
 8002f04:	3fd851eb 	.word	0x3fd851eb
 8002f08:	8f5c28f6 	.word	0x8f5c28f6
 8002f0c:	3fe0f5c2 	.word	0x3fe0f5c2
 8002f10:	e147ae14 	.word	0xe147ae14
 8002f14:	3fde147a 	.word	0x3fde147a
 8002f18:	20008eb4 	.word	0x20008eb4
 8002f1c:	200093d0 	.word	0x200093d0
 8002f20:	0800b634 	.word	0x0800b634
 8002f24:	0800b640 	.word	0x0800b640
 8002f28:	0800b648 	.word	0x0800b648
 8002f2c:	0800b624 	.word	0x0800b624
 8002f30:	200093f8 	.word	0x200093f8

08002f34 <HAL_TIM_IC_CaptureCallback>:
 * @tim2:
 * @tim3:ADS8686
 * @tim4:
 * @tim6/tim7:tim2
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f44:	d167      	bne.n	8003016 <HAL_TIM_IC_CaptureCallback+0xe2>
		if(htim->Channel==HAL_TIM_ACTIVE_CHANNEL_3){
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	7f1b      	ldrb	r3, [r3, #28]
 8002f4a:	2b04      	cmp	r3, #4
 8002f4c:	d12f      	bne.n	8002fae <HAL_TIM_IC_CaptureCallback+0x7a>
			tSys.freMeaNum0 ++;
 8002f4e:	4b34      	ldr	r3, [pc, #208]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002f50:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 8002f54:	3301      	adds	r3, #1
 8002f56:	4a32      	ldr	r2, [pc, #200]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002f58:	f8c2 34d0 	str.w	r3, [r2, #1232]	; 0x4d0
			if(tSys.freMeaNum0 > 10000000){
 8002f5c:	4b30      	ldr	r3, [pc, #192]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002f5e:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 8002f62:	4a30      	ldr	r2, [pc, #192]	; (8003024 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	dd03      	ble.n	8002f70 <HAL_TIM_IC_CaptureCallback+0x3c>
				tSys.freMeaNum0 = 0;
 8002f68:	4b2d      	ldr	r3, [pc, #180]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f8c3 24d0 	str.w	r2, [r3, #1232]	; 0x4d0
			}

			if(tSys.CH1out == -1&&tSys.CH2out == -1&&tSys.skewingFlagTime&&tSys.skewingFlag == 0){		//,
 8002f70:	4b2b      	ldr	r3, [pc, #172]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f78:	d119      	bne.n	8002fae <HAL_TIM_IC_CaptureCallback+0x7a>
 8002f7a:	4b29      	ldr	r3, [pc, #164]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f82:	d114      	bne.n	8002fae <HAL_TIM_IC_CaptureCallback+0x7a>
 8002f84:	4b26      	ldr	r3, [pc, #152]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002f86:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d00f      	beq.n	8002fae <HAL_TIM_IC_CaptureCallback+0x7a>
 8002f8e:	4b24      	ldr	r3, [pc, #144]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002f90:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d10a      	bne.n	8002fae <HAL_TIM_IC_CaptureCallback+0x7a>
				tSys.skewingNum = 0;
 8002f98:	4b21      	ldr	r3, [pc, #132]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
				HAL_TIM_Base_Start_IT(&htim4);
 8002fa0:	4821      	ldr	r0, [pc, #132]	; (8003028 <HAL_TIM_IC_CaptureCallback+0xf4>)
 8002fa2:	f002 fc87 	bl	80058b4 <HAL_TIM_Base_Start_IT>
				tSys.skewingFlag = 1;
 8002fa6:	4b1e      	ldr	r3, [pc, #120]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
			}
		}
		if(htim->Channel==HAL_TIM_ACTIVE_CHANNEL_4){
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	7f1b      	ldrb	r3, [r3, #28]
 8002fb2:	2b08      	cmp	r3, #8
 8002fb4:	d12f      	bne.n	8003016 <HAL_TIM_IC_CaptureCallback+0xe2>
			tSys.freMeaNum1 ++;
 8002fb6:	4b1a      	ldr	r3, [pc, #104]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002fb8:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	; 0x4d8
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	4a18      	ldr	r2, [pc, #96]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002fc0:	f8c2 34d8 	str.w	r3, [r2, #1240]	; 0x4d8
			if(tSys.freMeaNum1 > 10000000){
 8002fc4:	4b16      	ldr	r3, [pc, #88]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002fc6:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	; 0x4d8
 8002fca:	4a16      	ldr	r2, [pc, #88]	; (8003024 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	dd03      	ble.n	8002fd8 <HAL_TIM_IC_CaptureCallback+0xa4>
				tSys.freMeaNum1 = 0;
 8002fd0:	4b13      	ldr	r3, [pc, #76]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f8c3 24d8 	str.w	r2, [r3, #1240]	; 0x4d8
			}

			if(tSys.CH1out == -1&&tSys.CH2out == -1&&tSys.skewingFlag&&tSys.skewingFlagTime){
 8002fd8:	4b11      	ldr	r3, [pc, #68]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe0:	d119      	bne.n	8003016 <HAL_TIM_IC_CaptureCallback+0xe2>
 8002fe2:	4b0f      	ldr	r3, [pc, #60]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fea:	d114      	bne.n	8003016 <HAL_TIM_IC_CaptureCallback+0xe2>
 8002fec:	4b0c      	ldr	r3, [pc, #48]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002fee:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d00f      	beq.n	8003016 <HAL_TIM_IC_CaptureCallback+0xe2>
 8002ff6:	4b0a      	ldr	r3, [pc, #40]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8002ff8:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d00a      	beq.n	8003016 <HAL_TIM_IC_CaptureCallback+0xe2>
				HAL_TIM_Base_Stop(&htim4);
 8003000:	4809      	ldr	r0, [pc, #36]	; (8003028 <HAL_TIM_IC_CaptureCallback+0xf4>)
 8003002:	f002 fc30 	bl	8005866 <HAL_TIM_Base_Stop>
				tSys.skewingFlag = 0;
 8003006:	4b06      	ldr	r3, [pc, #24]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8003008:	2200      	movs	r2, #0
 800300a:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
				tSys.skewingFlagTime = 0;
 800300e:	4b04      	ldr	r3, [pc, #16]	; (8003020 <HAL_TIM_IC_CaptureCallback+0xec>)
 8003010:	2200      	movs	r2, #0
 8003012:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
			}
		}
	}
}
 8003016:	bf00      	nop
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	20008eb4 	.word	0x20008eb4
 8003024:	00989680 	.word	0x00989680
 8003028:	2000950c 	.word	0x2000950c

0800302c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b086      	sub	sp, #24
 8003030:	af02      	add	r7, sp, #8
 8003032:	6078      	str	r0, [r7, #4]
	if(htim == &htim4){
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	4aa9      	ldr	r2, [pc, #676]	; (80032dc <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d110      	bne.n	800305e <HAL_TIM_PeriodElapsedCallback+0x32>
		tSys.skewingNum++;
 800303c:	4ba8      	ldr	r3, [pc, #672]	; (80032e0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800303e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003042:	3301      	adds	r3, #1
 8003044:	4aa6      	ldr	r2, [pc, #664]	; (80032e0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8003046:	f8c2 34e0 	str.w	r3, [r2, #1248]	; 0x4e0
		if(tSys.skewingNum > 10000000){
 800304a:	4ba5      	ldr	r3, [pc, #660]	; (80032e0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800304c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003050:	4aa4      	ldr	r2, [pc, #656]	; (80032e4 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8003052:	4293      	cmp	r3, r2
 8003054:	dd03      	ble.n	800305e <HAL_TIM_PeriodElapsedCallback+0x32>
			tSys.skewingNum = 0;
 8003056:	4ba2      	ldr	r3, [pc, #648]	; (80032e0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8003058:	2200      	movs	r2, #0
 800305a:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
		}
	}
    if(htim == &htim3){
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4aa1      	ldr	r2, [pc, #644]	; (80032e8 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8003062:	4293      	cmp	r3, r2
 8003064:	f040 8186 	bne.w	8003374 <HAL_TIM_PeriodElapsedCallback+0x348>
    	uint8_t rxbuf[4] = {0};
 8003068:	2300      	movs	r3, #0
 800306a:	60fb      	str	r3, [r7, #12]
    	uint8_t txbuf=0;
 800306c:	2300      	movs	r3, #0
 800306e:	72fb      	strb	r3, [r7, #11]
    	switch(tSys.levelSensitivity){
 8003070:	4b9b      	ldr	r3, [pc, #620]	; (80032e0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	2b64      	cmp	r3, #100	; 0x64
 8003076:	f000 80ef 	beq.w	8003258 <HAL_TIM_PeriodElapsedCallback+0x22c>
 800307a:	2b64      	cmp	r3, #100	; 0x64
 800307c:	f300 817a 	bgt.w	8003374 <HAL_TIM_PeriodElapsedCallback+0x348>
 8003080:	2b01      	cmp	r3, #1
 8003082:	d002      	beq.n	800308a <HAL_TIM_PeriodElapsedCallback+0x5e>
 8003084:	2b0a      	cmp	r3, #10
 8003086:	d073      	beq.n	8003170 <HAL_TIM_PeriodElapsedCallback+0x144>
 8003088:	e174      	b.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x348>
			case 1:{
				if(pAD_arr1 < pAD_arr_end1){
 800308a:	4b98      	ldr	r3, [pc, #608]	; (80032ec <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	4b98      	ldr	r3, [pc, #608]	; (80032f0 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	429a      	cmp	r2, r3
 8003094:	d267      	bcs.n	8003166 <HAL_TIM_PeriodElapsedCallback+0x13a>
					SAMPLE_END;		//GPIO
 8003096:	2201      	movs	r2, #1
 8003098:	2108      	movs	r1, #8
 800309a:	4896      	ldr	r0, [pc, #600]	; (80032f4 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800309c:	f001 fbec 	bl	8004878 <HAL_GPIO_WritePin>
					SAMPLE_BEGIN;
 80030a0:	2200      	movs	r2, #0
 80030a2:	2108      	movs	r1, #8
 80030a4:	4893      	ldr	r0, [pc, #588]	; (80032f4 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80030a6:	f001 fbe7 	bl	8004878 <HAL_GPIO_WritePin>
					HAL_SPI_TransmitReceive(&hspi3, &txbuf, rxbuf, 2,2);
 80030aa:	f107 020c 	add.w	r2, r7, #12
 80030ae:	f107 010b 	add.w	r1, r7, #11
 80030b2:	2302      	movs	r3, #2
 80030b4:	9300      	str	r3, [sp, #0]
 80030b6:	2302      	movs	r3, #2
 80030b8:	488f      	ldr	r0, [pc, #572]	; (80032f8 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80030ba:	f002 f918 	bl	80052ee <HAL_SPI_TransmitReceive>
					switch(tSys.channel){
 80030be:	4b88      	ldr	r3, [pc, #544]	; (80032e0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80030c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d002      	beq.n	80030ce <HAL_TIM_PeriodElapsedCallback+0xa2>
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d01e      	beq.n	800310a <HAL_TIM_PeriodElapsedCallback+0xde>
 80030cc:	e03b      	b.n	8003146 <HAL_TIM_PeriodElapsedCallback+0x11a>
						case 0:{
							*pAD_arr1 = (*(u16*)(&rxbuf[2])-ADS8688_ZERO)*AD_mV_Scale/4;
 80030ce:	f107 030c 	add.w	r3, r7, #12
 80030d2:	3302      	adds	r3, #2
 80030d4:	881b      	ldrh	r3, [r3, #0]
 80030d6:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 80030da:	3b7f      	subs	r3, #127	; 0x7f
 80030dc:	ee07 3a90 	vmov	s15, r3
 80030e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030e4:	eeb5 7a04 	vmov.f32	s14, #84	; 0x3ea00000  0.3125000
 80030e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030ec:	4b7f      	ldr	r3, [pc, #508]	; (80032ec <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80030f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030f8:	edc3 7a00 	vstr	s15, [r3]
							pAD_arr1 += AD_Size1;
 80030fc:	4b7b      	ldr	r3, [pc, #492]	; (80032ec <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 8003104:	4a79      	ldr	r2, [pc, #484]	; (80032ec <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003106:	6013      	str	r3, [r2, #0]
						};break;
 8003108:	e01d      	b.n	8003146 <HAL_TIM_PeriodElapsedCallback+0x11a>
						case 1:{
							*pAD_arr1 = (*(u16*)(&rxbuf[2])-ADS8688_ZERO)*AD_mV_Scale/4;
 800310a:	f107 030c 	add.w	r3, r7, #12
 800310e:	3302      	adds	r3, #2
 8003110:	881b      	ldrh	r3, [r3, #0]
 8003112:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 8003116:	3b7f      	subs	r3, #127	; 0x7f
 8003118:	ee07 3a90 	vmov	s15, r3
 800311c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003120:	eeb5 7a04 	vmov.f32	s14, #84	; 0x3ea00000  0.3125000
 8003124:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003128:	4b70      	ldr	r3, [pc, #448]	; (80032ec <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8003130:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003134:	edc3 7a00 	vstr	s15, [r3]
							pAD_arr1 -= AD_Size1 - 1;
 8003138:	4b6c      	ldr	r3, [pc, #432]	; (80032ec <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f2a3 43ac 	subw	r3, r3, #1196	; 0x4ac
 8003140:	4a6a      	ldr	r2, [pc, #424]	; (80032ec <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003142:	6013      	str	r3, [r2, #0]
						};break;
 8003144:	bf00      	nop
					}
					switch(tSys.channel){
 8003146:	4b66      	ldr	r3, [pc, #408]	; (80032e0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8003148:	f9b3 3000 	ldrsh.w	r3, [r3]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d002      	beq.n	8003156 <HAL_TIM_PeriodElapsedCallback+0x12a>
 8003150:	2b01      	cmp	r3, #1
 8003152:	d004      	beq.n	800315e <HAL_TIM_PeriodElapsedCallback+0x132>
						case 1:tSys.channel = 0;break;
					}
				}else{
					HAL_TIM_Base_Stop(&htim3);
				}
			};break;
 8003154:	e10e      	b.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x348>
						case 0:tSys.channel = 1;break;
 8003156:	4b62      	ldr	r3, [pc, #392]	; (80032e0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8003158:	2201      	movs	r2, #1
 800315a:	801a      	strh	r2, [r3, #0]
 800315c:	e007      	b.n	800316e <HAL_TIM_PeriodElapsedCallback+0x142>
						case 1:tSys.channel = 0;break;
 800315e:	4b60      	ldr	r3, [pc, #384]	; (80032e0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8003160:	2200      	movs	r2, #0
 8003162:	801a      	strh	r2, [r3, #0]
 8003164:	e003      	b.n	800316e <HAL_TIM_PeriodElapsedCallback+0x142>
					HAL_TIM_Base_Stop(&htim3);
 8003166:	4860      	ldr	r0, [pc, #384]	; (80032e8 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8003168:	f002 fb7d 	bl	8005866 <HAL_TIM_Base_Stop>
			};break;
 800316c:	e102      	b.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x348>
 800316e:	e101      	b.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x348>
			case 10:{
				if(pAD_arr2 < pAD_arr_end2){
 8003170:	4b62      	ldr	r3, [pc, #392]	; (80032fc <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	4b62      	ldr	r3, [pc, #392]	; (8003300 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	429a      	cmp	r2, r3
 800317a:	d268      	bcs.n	800324e <HAL_TIM_PeriodElapsedCallback+0x222>
					SAMPLE_END;
 800317c:	2201      	movs	r2, #1
 800317e:	2108      	movs	r1, #8
 8003180:	485c      	ldr	r0, [pc, #368]	; (80032f4 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003182:	f001 fb79 	bl	8004878 <HAL_GPIO_WritePin>
					SAMPLE_BEGIN;
 8003186:	2200      	movs	r2, #0
 8003188:	2108      	movs	r1, #8
 800318a:	485a      	ldr	r0, [pc, #360]	; (80032f4 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800318c:	f001 fb74 	bl	8004878 <HAL_GPIO_WritePin>
					HAL_SPI_TransmitReceive(&hspi3, &txbuf, rxbuf, 2,2);
 8003190:	f107 020c 	add.w	r2, r7, #12
 8003194:	f107 010b 	add.w	r1, r7, #11
 8003198:	2302      	movs	r3, #2
 800319a:	9300      	str	r3, [sp, #0]
 800319c:	2302      	movs	r3, #2
 800319e:	4856      	ldr	r0, [pc, #344]	; (80032f8 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80031a0:	f002 f8a5 	bl	80052ee <HAL_SPI_TransmitReceive>
					switch(tSys.channel){
 80031a4:	4b4e      	ldr	r3, [pc, #312]	; (80032e0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80031a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d002      	beq.n	80031b4 <HAL_TIM_PeriodElapsedCallback+0x188>
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d01e      	beq.n	80031f0 <HAL_TIM_PeriodElapsedCallback+0x1c4>
 80031b2:	e03c      	b.n	800322e <HAL_TIM_PeriodElapsedCallback+0x202>
						case 0:{
							*pAD_arr2 = (*(u16*)(&rxbuf[2])-ADS8688_ZERO)*AD_mV_Scale/4;
 80031b4:	f107 030c 	add.w	r3, r7, #12
 80031b8:	3302      	adds	r3, #2
 80031ba:	881b      	ldrh	r3, [r3, #0]
 80031bc:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 80031c0:	3b7f      	subs	r3, #127	; 0x7f
 80031c2:	ee07 3a90 	vmov	s15, r3
 80031c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031ca:	eeb5 7a04 	vmov.f32	s14, #84	; 0x3ea00000  0.3125000
 80031ce:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031d2:	4b4a      	ldr	r3, [pc, #296]	; (80032fc <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80031da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031de:	edc3 7a00 	vstr	s15, [r3]
							pAD_arr2 += AD_Size2;
 80031e2:	4b46      	ldr	r3, [pc, #280]	; (80032fc <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f503 5396 	add.w	r3, r3, #4800	; 0x12c0
 80031ea:	4a44      	ldr	r2, [pc, #272]	; (80032fc <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80031ec:	6013      	str	r3, [r2, #0]
						};break;
 80031ee:	e01e      	b.n	800322e <HAL_TIM_PeriodElapsedCallback+0x202>
						case 1:{
							*pAD_arr2 = (*(u16*)(&rxbuf[2])-ADS8688_ZERO)*AD_mV_Scale/4;
 80031f0:	f107 030c 	add.w	r3, r7, #12
 80031f4:	3302      	adds	r3, #2
 80031f6:	881b      	ldrh	r3, [r3, #0]
 80031f8:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 80031fc:	3b7f      	subs	r3, #127	; 0x7f
 80031fe:	ee07 3a90 	vmov	s15, r3
 8003202:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003206:	eeb5 7a04 	vmov.f32	s14, #84	; 0x3ea00000  0.3125000
 800320a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800320e:	4b3b      	ldr	r3, [pc, #236]	; (80032fc <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8003216:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800321a:	edc3 7a00 	vstr	s15, [r3]
							pAD_arr2 -= AD_Size2 - 1;
 800321e:	4b37      	ldr	r3, [pc, #220]	; (80032fc <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f5a3 5395 	sub.w	r3, r3, #4768	; 0x12a0
 8003226:	3b1c      	subs	r3, #28
 8003228:	4a34      	ldr	r2, [pc, #208]	; (80032fc <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800322a:	6013      	str	r3, [r2, #0]
						};break;
 800322c:	bf00      	nop
					}
					switch(tSys.channel){
 800322e:	4b2c      	ldr	r3, [pc, #176]	; (80032e0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8003230:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d002      	beq.n	800323e <HAL_TIM_PeriodElapsedCallback+0x212>
 8003238:	2b01      	cmp	r3, #1
 800323a:	d004      	beq.n	8003246 <HAL_TIM_PeriodElapsedCallback+0x21a>
						case 1:tSys.channel = 0;break;
					}
				}else{
					HAL_TIM_Base_Stop(&htim3);
				}
			};break;
 800323c:	e09a      	b.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x348>
						case 0:tSys.channel = 1;break;
 800323e:	4b28      	ldr	r3, [pc, #160]	; (80032e0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8003240:	2201      	movs	r2, #1
 8003242:	801a      	strh	r2, [r3, #0]
 8003244:	e007      	b.n	8003256 <HAL_TIM_PeriodElapsedCallback+0x22a>
						case 1:tSys.channel = 0;break;
 8003246:	4b26      	ldr	r3, [pc, #152]	; (80032e0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8003248:	2200      	movs	r2, #0
 800324a:	801a      	strh	r2, [r3, #0]
 800324c:	e003      	b.n	8003256 <HAL_TIM_PeriodElapsedCallback+0x22a>
					HAL_TIM_Base_Stop(&htim3);
 800324e:	4826      	ldr	r0, [pc, #152]	; (80032e8 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8003250:	f002 fb09 	bl	8005866 <HAL_TIM_Base_Stop>
			};break;
 8003254:	e08e      	b.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x348>
 8003256:	e08d      	b.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x348>
			case 100:{
				if(pAD_arr3 < pAD_arr_end3){
 8003258:	4b2a      	ldr	r3, [pc, #168]	; (8003304 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	4b2a      	ldr	r3, [pc, #168]	; (8003308 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	429a      	cmp	r2, r3
 8003262:	f080 8082 	bcs.w	800336a <HAL_TIM_PeriodElapsedCallback+0x33e>
					SAMPLE_END;
 8003266:	2201      	movs	r2, #1
 8003268:	2108      	movs	r1, #8
 800326a:	4822      	ldr	r0, [pc, #136]	; (80032f4 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800326c:	f001 fb04 	bl	8004878 <HAL_GPIO_WritePin>
					SAMPLE_BEGIN;
 8003270:	2200      	movs	r2, #0
 8003272:	2108      	movs	r1, #8
 8003274:	481f      	ldr	r0, [pc, #124]	; (80032f4 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003276:	f001 faff 	bl	8004878 <HAL_GPIO_WritePin>
					HAL_SPI_TransmitReceive(&hspi3, &txbuf, rxbuf, 2,2);
 800327a:	f107 020c 	add.w	r2, r7, #12
 800327e:	f107 010b 	add.w	r1, r7, #11
 8003282:	2302      	movs	r3, #2
 8003284:	9300      	str	r3, [sp, #0]
 8003286:	2302      	movs	r3, #2
 8003288:	481b      	ldr	r0, [pc, #108]	; (80032f8 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 800328a:	f002 f830 	bl	80052ee <HAL_SPI_TransmitReceive>
					switch(tSys.channel){
 800328e:	4b14      	ldr	r3, [pc, #80]	; (80032e0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8003290:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d002      	beq.n	800329e <HAL_TIM_PeriodElapsedCallback+0x272>
 8003298:	2b01      	cmp	r3, #1
 800329a:	d037      	beq.n	800330c <HAL_TIM_PeriodElapsedCallback+0x2e0>
 800329c:	e055      	b.n	800334a <HAL_TIM_PeriodElapsedCallback+0x31e>
						case 0:{
							*pAD_arr3 = (*(u16*)(&rxbuf[2])-ADS8688_ZERO)*AD_mV_Scale/4;
 800329e:	f107 030c 	add.w	r3, r7, #12
 80032a2:	3302      	adds	r3, #2
 80032a4:	881b      	ldrh	r3, [r3, #0]
 80032a6:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 80032aa:	3b7f      	subs	r3, #127	; 0x7f
 80032ac:	ee07 3a90 	vmov	s15, r3
 80032b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032b4:	eeb5 7a04 	vmov.f32	s14, #84	; 0x3ea00000  0.3125000
 80032b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80032bc:	4b11      	ldr	r3, [pc, #68]	; (8003304 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80032c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80032c8:	edc3 7a00 	vstr	s15, [r3]
							pAD_arr3 += AD_Size3;
 80032cc:	4b0d      	ldr	r3, [pc, #52]	; (8003304 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 80032d4:	3320      	adds	r3, #32
 80032d6:	4a0b      	ldr	r2, [pc, #44]	; (8003304 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80032d8:	6013      	str	r3, [r2, #0]
						};break;
 80032da:	e036      	b.n	800334a <HAL_TIM_PeriodElapsedCallback+0x31e>
 80032dc:	2000950c 	.word	0x2000950c
 80032e0:	20008eb4 	.word	0x20008eb4
 80032e4:	00989680 	.word	0x00989680
 80032e8:	200094c4 	.word	0x200094c4
 80032ec:	20000b58 	.word	0x20000b58
 80032f0:	20000b5c 	.word	0x20000b5c
 80032f4:	40020c00 	.word	0x40020c00
 80032f8:	20009420 	.word	0x20009420
 80032fc:	200030e0 	.word	0x200030e0
 8003300:	200030e4 	.word	0x200030e4
 8003304:	20008ea8 	.word	0x20008ea8
 8003308:	20008eac 	.word	0x20008eac
						case 1:{
							*pAD_arr3 = (*(u16*)(&rxbuf[2])-ADS8688_ZERO)*AD_mV_Scale/4;
 800330c:	f107 030c 	add.w	r3, r7, #12
 8003310:	3302      	adds	r3, #2
 8003312:	881b      	ldrh	r3, [r3, #0]
 8003314:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 8003318:	3b7f      	subs	r3, #127	; 0x7f
 800331a:	ee07 3a90 	vmov	s15, r3
 800331e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003322:	eeb5 7a04 	vmov.f32	s14, #84	; 0x3ea00000  0.3125000
 8003326:	ee27 7a87 	vmul.f32	s14, s15, s14
 800332a:	4b27      	ldr	r3, [pc, #156]	; (80033c8 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8003332:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003336:	edc3 7a00 	vstr	s15, [r3]
							pAD_arr3 -= AD_Size3 - 1;
 800333a:	4b23      	ldr	r3, [pc, #140]	; (80033c8 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f5a3 533b 	sub.w	r3, r3, #11968	; 0x2ec0
 8003342:	3b1c      	subs	r3, #28
 8003344:	4a20      	ldr	r2, [pc, #128]	; (80033c8 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8003346:	6013      	str	r3, [r2, #0]
						};break;
 8003348:	bf00      	nop
					}
					switch(tSys.channel){
 800334a:	4b20      	ldr	r3, [pc, #128]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 800334c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d002      	beq.n	800335a <HAL_TIM_PeriodElapsedCallback+0x32e>
 8003354:	2b01      	cmp	r3, #1
 8003356:	d004      	beq.n	8003362 <HAL_TIM_PeriodElapsedCallback+0x336>
						case 1:tSys.channel = 0;break;
					}
				}else{
					HAL_TIM_Base_Stop(&htim3);
				}
			};break;
 8003358:	e00b      	b.n	8003372 <HAL_TIM_PeriodElapsedCallback+0x346>
						case 0:tSys.channel = 1;break;
 800335a:	4b1c      	ldr	r3, [pc, #112]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 800335c:	2201      	movs	r2, #1
 800335e:	801a      	strh	r2, [r3, #0]
 8003360:	e007      	b.n	8003372 <HAL_TIM_PeriodElapsedCallback+0x346>
						case 1:tSys.channel = 0;break;
 8003362:	4b1a      	ldr	r3, [pc, #104]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8003364:	2200      	movs	r2, #0
 8003366:	801a      	strh	r2, [r3, #0]
 8003368:	e003      	b.n	8003372 <HAL_TIM_PeriodElapsedCallback+0x346>
					HAL_TIM_Base_Stop(&htim3);
 800336a:	4819      	ldr	r0, [pc, #100]	; (80033d0 <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 800336c:	f002 fa7b 	bl	8005866 <HAL_TIM_Base_Stop>
			};break;
 8003370:	e7ff      	b.n	8003372 <HAL_TIM_PeriodElapsedCallback+0x346>
 8003372:	bf00      	nop
    	}
    }
    if(htim == &htim7){
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a17      	ldr	r2, [pc, #92]	; (80033d4 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d10e      	bne.n	800339a <HAL_TIM_PeriodElapsedCallback+0x36e>
       	tSys.freMeaFlag0++;
 800337c:	4b13      	ldr	r3, [pc, #76]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 800337e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8003382:	3301      	adds	r3, #1
 8003384:	4a11      	ldr	r2, [pc, #68]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8003386:	f8c2 34d4 	str.w	r3, [r2, #1236]	; 0x4d4
       	if(tSys.freMeaFlag0 >= 1){
 800338a:	4b10      	ldr	r3, [pc, #64]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 800338c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8003390:	2b00      	cmp	r3, #0
 8003392:	dd02      	ble.n	800339a <HAL_TIM_PeriodElapsedCallback+0x36e>
       		HAL_TIM_Base_Stop(&htim7);
 8003394:	480f      	ldr	r0, [pc, #60]	; (80033d4 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8003396:	f002 fa66 	bl	8005866 <HAL_TIM_Base_Stop>
       	}
    }
    if(htim == &htim6){
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a0e      	ldr	r2, [pc, #56]	; (80033d8 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d10e      	bne.n	80033c0 <HAL_TIM_PeriodElapsedCallback+0x394>
       	tSys.freMeaFlag1++;
 80033a2:	4b0a      	ldr	r3, [pc, #40]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 80033a4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	; 0x4dc
 80033a8:	3301      	adds	r3, #1
 80033aa:	4a08      	ldr	r2, [pc, #32]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 80033ac:	f8c2 34dc 	str.w	r3, [r2, #1244]	; 0x4dc
       	if(tSys.freMeaFlag1 >= 1){
 80033b0:	4b06      	ldr	r3, [pc, #24]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 80033b2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	; 0x4dc
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	dd02      	ble.n	80033c0 <HAL_TIM_PeriodElapsedCallback+0x394>
       		HAL_TIM_Base_Stop(&htim6);
 80033ba:	4807      	ldr	r0, [pc, #28]	; (80033d8 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 80033bc:	f002 fa53 	bl	8005866 <HAL_TIM_Base_Stop>
       	}
    }
}
 80033c0:	bf00      	nop
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	20008ea8 	.word	0x20008ea8
 80033cc:	20008eb4 	.word	0x20008eb4
 80033d0:	200094c4 	.word	0x200094c4
 80033d4:	2000959c 	.word	0x2000959c
 80033d8:	20009554 	.word	0x20009554

080033dc <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80033e0:	4b18      	ldr	r3, [pc, #96]	; (8003444 <MX_SPI3_Init+0x68>)
 80033e2:	4a19      	ldr	r2, [pc, #100]	; (8003448 <MX_SPI3_Init+0x6c>)
 80033e4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80033e6:	4b17      	ldr	r3, [pc, #92]	; (8003444 <MX_SPI3_Init+0x68>)
 80033e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80033ec:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80033ee:	4b15      	ldr	r3, [pc, #84]	; (8003444 <MX_SPI3_Init+0x68>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 80033f4:	4b13      	ldr	r3, [pc, #76]	; (8003444 <MX_SPI3_Init+0x68>)
 80033f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80033fa:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80033fc:	4b11      	ldr	r3, [pc, #68]	; (8003444 <MX_SPI3_Init+0x68>)
 80033fe:	2200      	movs	r2, #0
 8003400:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003402:	4b10      	ldr	r3, [pc, #64]	; (8003444 <MX_SPI3_Init+0x68>)
 8003404:	2201      	movs	r2, #1
 8003406:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003408:	4b0e      	ldr	r3, [pc, #56]	; (8003444 <MX_SPI3_Init+0x68>)
 800340a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800340e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003410:	4b0c      	ldr	r3, [pc, #48]	; (8003444 <MX_SPI3_Init+0x68>)
 8003412:	2200      	movs	r2, #0
 8003414:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003416:	4b0b      	ldr	r3, [pc, #44]	; (8003444 <MX_SPI3_Init+0x68>)
 8003418:	2200      	movs	r2, #0
 800341a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800341c:	4b09      	ldr	r3, [pc, #36]	; (8003444 <MX_SPI3_Init+0x68>)
 800341e:	2200      	movs	r2, #0
 8003420:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003422:	4b08      	ldr	r3, [pc, #32]	; (8003444 <MX_SPI3_Init+0x68>)
 8003424:	2200      	movs	r2, #0
 8003426:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003428:	4b06      	ldr	r3, [pc, #24]	; (8003444 <MX_SPI3_Init+0x68>)
 800342a:	220a      	movs	r2, #10
 800342c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800342e:	4805      	ldr	r0, [pc, #20]	; (8003444 <MX_SPI3_Init+0x68>)
 8003430:	f001 fed4 	bl	80051dc <HAL_SPI_Init>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d001      	beq.n	800343e <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 800343a:	f7fe f839 	bl	80014b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800343e:	bf00      	nop
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	20009420 	.word	0x20009420
 8003448:	40003c00 	.word	0x40003c00

0800344c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b08a      	sub	sp, #40	; 0x28
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003454:	f107 0314 	add.w	r3, r7, #20
 8003458:	2200      	movs	r2, #0
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	605a      	str	r2, [r3, #4]
 800345e:	609a      	str	r2, [r3, #8]
 8003460:	60da      	str	r2, [r3, #12]
 8003462:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a19      	ldr	r2, [pc, #100]	; (80034d0 <HAL_SPI_MspInit+0x84>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d12c      	bne.n	80034c8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800346e:	2300      	movs	r3, #0
 8003470:	613b      	str	r3, [r7, #16]
 8003472:	4b18      	ldr	r3, [pc, #96]	; (80034d4 <HAL_SPI_MspInit+0x88>)
 8003474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003476:	4a17      	ldr	r2, [pc, #92]	; (80034d4 <HAL_SPI_MspInit+0x88>)
 8003478:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800347c:	6413      	str	r3, [r2, #64]	; 0x40
 800347e:	4b15      	ldr	r3, [pc, #84]	; (80034d4 <HAL_SPI_MspInit+0x88>)
 8003480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003482:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003486:	613b      	str	r3, [r7, #16]
 8003488:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800348a:	2300      	movs	r3, #0
 800348c:	60fb      	str	r3, [r7, #12]
 800348e:	4b11      	ldr	r3, [pc, #68]	; (80034d4 <HAL_SPI_MspInit+0x88>)
 8003490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003492:	4a10      	ldr	r2, [pc, #64]	; (80034d4 <HAL_SPI_MspInit+0x88>)
 8003494:	f043 0304 	orr.w	r3, r3, #4
 8003498:	6313      	str	r3, [r2, #48]	; 0x30
 800349a:	4b0e      	ldr	r3, [pc, #56]	; (80034d4 <HAL_SPI_MspInit+0x88>)
 800349c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800349e:	f003 0304 	and.w	r3, r3, #4
 80034a2:	60fb      	str	r3, [r7, #12]
 80034a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = ADS8688_SCK_Pin|ADS8688_MISO_Pin|ADS8688_MOSI_Pin;
 80034a6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80034aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ac:	2302      	movs	r3, #2
 80034ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b0:	2300      	movs	r3, #0
 80034b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034b4:	2303      	movs	r3, #3
 80034b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80034b8:	2306      	movs	r3, #6
 80034ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034bc:	f107 0314 	add.w	r3, r7, #20
 80034c0:	4619      	mov	r1, r3
 80034c2:	4805      	ldr	r0, [pc, #20]	; (80034d8 <HAL_SPI_MspInit+0x8c>)
 80034c4:	f001 f83c 	bl	8004540 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80034c8:	bf00      	nop
 80034ca:	3728      	adds	r7, #40	; 0x28
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	40003c00 	.word	0x40003c00
 80034d4:	40023800 	.word	0x40023800
 80034d8:	40020800 	.word	0x40020800

080034dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034e2:	2300      	movs	r3, #0
 80034e4:	607b      	str	r3, [r7, #4]
 80034e6:	4b10      	ldr	r3, [pc, #64]	; (8003528 <HAL_MspInit+0x4c>)
 80034e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ea:	4a0f      	ldr	r2, [pc, #60]	; (8003528 <HAL_MspInit+0x4c>)
 80034ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034f0:	6453      	str	r3, [r2, #68]	; 0x44
 80034f2:	4b0d      	ldr	r3, [pc, #52]	; (8003528 <HAL_MspInit+0x4c>)
 80034f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034fa:	607b      	str	r3, [r7, #4]
 80034fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80034fe:	2300      	movs	r3, #0
 8003500:	603b      	str	r3, [r7, #0]
 8003502:	4b09      	ldr	r3, [pc, #36]	; (8003528 <HAL_MspInit+0x4c>)
 8003504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003506:	4a08      	ldr	r2, [pc, #32]	; (8003528 <HAL_MspInit+0x4c>)
 8003508:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800350c:	6413      	str	r3, [r2, #64]	; 0x40
 800350e:	4b06      	ldr	r3, [pc, #24]	; (8003528 <HAL_MspInit+0x4c>)
 8003510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003516:	603b      	str	r3, [r7, #0]
 8003518:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800351a:	bf00      	nop
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop
 8003528:	40023800 	.word	0x40023800

0800352c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800352c:	b480      	push	{r7}
 800352e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003530:	e7fe      	b.n	8003530 <NMI_Handler+0x4>

08003532 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003532:	b480      	push	{r7}
 8003534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003536:	e7fe      	b.n	8003536 <HardFault_Handler+0x4>

08003538 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003538:	b480      	push	{r7}
 800353a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800353c:	e7fe      	b.n	800353c <MemManage_Handler+0x4>

0800353e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800353e:	b480      	push	{r7}
 8003540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003542:	e7fe      	b.n	8003542 <BusFault_Handler+0x4>

08003544 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003544:	b480      	push	{r7}
 8003546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003548:	e7fe      	b.n	8003548 <UsageFault_Handler+0x4>

0800354a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800354a:	b480      	push	{r7}
 800354c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800354e:	bf00      	nop
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr

08003558 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800355c:	bf00      	nop
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr

08003566 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003566:	b480      	push	{r7}
 8003568:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800356a:	bf00      	nop
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003578:	f000 fdde 	bl	8004138 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800357c:	bf00      	nop
 800357e:	bd80      	pop	{r7, pc}

08003580 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003584:	4802      	ldr	r0, [pc, #8]	; (8003590 <TIM2_IRQHandler+0x10>)
 8003586:	f002 fb87 	bl	8005c98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800358a:	bf00      	nop
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	2000947c 	.word	0x2000947c

08003594 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003598:	4802      	ldr	r0, [pc, #8]	; (80035a4 <TIM3_IRQHandler+0x10>)
 800359a:	f002 fb7d 	bl	8005c98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800359e:	bf00      	nop
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	200094c4 	.word	0x200094c4

080035a8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80035ac:	4802      	ldr	r0, [pc, #8]	; (80035b8 <TIM4_IRQHandler+0x10>)
 80035ae:	f002 fb73 	bl	8005c98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80035b2:	bf00      	nop
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	2000950c 	.word	0x2000950c

080035bc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80035c0:	4802      	ldr	r0, [pc, #8]	; (80035cc <TIM6_DAC_IRQHandler+0x10>)
 80035c2:	f002 fb69 	bl	8005c98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80035c6:	bf00      	nop
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	20009554 	.word	0x20009554

080035d0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80035d4:	4802      	ldr	r0, [pc, #8]	; (80035e0 <TIM7_IRQHandler+0x10>)
 80035d6:	f002 fb5f 	bl	8005c98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80035da:	bf00      	nop
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	2000959c 	.word	0x2000959c

080035e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80035e4:	b480      	push	{r7}
 80035e6:	af00      	add	r7, sp, #0
	return 1;
 80035e8:	2301      	movs	r3, #1
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr

080035f4 <_kill>:

int _kill(int pid, int sig)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80035fe:	f005 f83b 	bl	8008678 <__errno>
 8003602:	4603      	mov	r3, r0
 8003604:	2216      	movs	r2, #22
 8003606:	601a      	str	r2, [r3, #0]
	return -1;
 8003608:	f04f 33ff 	mov.w	r3, #4294967295
}
 800360c:	4618      	mov	r0, r3
 800360e:	3708      	adds	r7, #8
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}

08003614 <_exit>:

void _exit (int status)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800361c:	f04f 31ff 	mov.w	r1, #4294967295
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f7ff ffe7 	bl	80035f4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003626:	e7fe      	b.n	8003626 <_exit+0x12>

08003628 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b086      	sub	sp, #24
 800362c:	af00      	add	r7, sp, #0
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003634:	2300      	movs	r3, #0
 8003636:	617b      	str	r3, [r7, #20]
 8003638:	e00a      	b.n	8003650 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800363a:	f3af 8000 	nop.w
 800363e:	4601      	mov	r1, r0
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	1c5a      	adds	r2, r3, #1
 8003644:	60ba      	str	r2, [r7, #8]
 8003646:	b2ca      	uxtb	r2, r1
 8003648:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	3301      	adds	r3, #1
 800364e:	617b      	str	r3, [r7, #20]
 8003650:	697a      	ldr	r2, [r7, #20]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	429a      	cmp	r2, r3
 8003656:	dbf0      	blt.n	800363a <_read+0x12>
	}

return len;
 8003658:	687b      	ldr	r3, [r7, #4]
}
 800365a:	4618      	mov	r0, r3
 800365c:	3718      	adds	r7, #24
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b086      	sub	sp, #24
 8003666:	af00      	add	r7, sp, #0
 8003668:	60f8      	str	r0, [r7, #12]
 800366a:	60b9      	str	r1, [r7, #8]
 800366c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800366e:	2300      	movs	r3, #0
 8003670:	617b      	str	r3, [r7, #20]
 8003672:	e009      	b.n	8003688 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	1c5a      	adds	r2, r3, #1
 8003678:	60ba      	str	r2, [r7, #8]
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	4618      	mov	r0, r3
 800367e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	3301      	adds	r3, #1
 8003686:	617b      	str	r3, [r7, #20]
 8003688:	697a      	ldr	r2, [r7, #20]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	429a      	cmp	r2, r3
 800368e:	dbf1      	blt.n	8003674 <_write+0x12>
	}
	return len;
 8003690:	687b      	ldr	r3, [r7, #4]
}
 8003692:	4618      	mov	r0, r3
 8003694:	3718      	adds	r7, #24
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}

0800369a <_close>:

int _close(int file)
{
 800369a:	b480      	push	{r7}
 800369c:	b083      	sub	sp, #12
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
	return -1;
 80036a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	370c      	adds	r7, #12
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr

080036b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80036b2:	b480      	push	{r7}
 80036b4:	b083      	sub	sp, #12
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	6078      	str	r0, [r7, #4]
 80036ba:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80036c2:	605a      	str	r2, [r3, #4]
	return 0;
 80036c4:	2300      	movs	r3, #0
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	370c      	adds	r7, #12
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr

080036d2 <_isatty>:

int _isatty(int file)
{
 80036d2:	b480      	push	{r7}
 80036d4:	b083      	sub	sp, #12
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
	return 1;
 80036da:	2301      	movs	r3, #1
}
 80036dc:	4618      	mov	r0, r3
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b085      	sub	sp, #20
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]
	return 0;
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3714      	adds	r7, #20
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
	...

08003704 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b086      	sub	sp, #24
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800370c:	4a14      	ldr	r2, [pc, #80]	; (8003760 <_sbrk+0x5c>)
 800370e:	4b15      	ldr	r3, [pc, #84]	; (8003764 <_sbrk+0x60>)
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003718:	4b13      	ldr	r3, [pc, #76]	; (8003768 <_sbrk+0x64>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d102      	bne.n	8003726 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003720:	4b11      	ldr	r3, [pc, #68]	; (8003768 <_sbrk+0x64>)
 8003722:	4a12      	ldr	r2, [pc, #72]	; (800376c <_sbrk+0x68>)
 8003724:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003726:	4b10      	ldr	r3, [pc, #64]	; (8003768 <_sbrk+0x64>)
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4413      	add	r3, r2
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	429a      	cmp	r2, r3
 8003732:	d207      	bcs.n	8003744 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003734:	f004 ffa0 	bl	8008678 <__errno>
 8003738:	4603      	mov	r3, r0
 800373a:	220c      	movs	r2, #12
 800373c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800373e:	f04f 33ff 	mov.w	r3, #4294967295
 8003742:	e009      	b.n	8003758 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003744:	4b08      	ldr	r3, [pc, #32]	; (8003768 <_sbrk+0x64>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800374a:	4b07      	ldr	r3, [pc, #28]	; (8003768 <_sbrk+0x64>)
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4413      	add	r3, r2
 8003752:	4a05      	ldr	r2, [pc, #20]	; (8003768 <_sbrk+0x64>)
 8003754:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003756:	68fb      	ldr	r3, [r7, #12]
}
 8003758:	4618      	mov	r0, r3
 800375a:	3718      	adds	r7, #24
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	20020000 	.word	0x20020000
 8003764:	00000800 	.word	0x00000800
 8003768:	20009478 	.word	0x20009478
 800376c:	200098b8 	.word	0x200098b8

08003770 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003770:	b480      	push	{r7}
 8003772:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003774:	4b06      	ldr	r3, [pc, #24]	; (8003790 <SystemInit+0x20>)
 8003776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800377a:	4a05      	ldr	r2, [pc, #20]	; (8003790 <SystemInit+0x20>)
 800377c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003780:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003784:	bf00      	nop
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	e000ed00 	.word	0xe000ed00

08003794 <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b08a      	sub	sp, #40	; 0x28
 8003798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800379a:	f107 0318 	add.w	r3, r7, #24
 800379e:	2200      	movs	r2, #0
 80037a0:	601a      	str	r2, [r3, #0]
 80037a2:	605a      	str	r2, [r3, #4]
 80037a4:	609a      	str	r2, [r3, #8]
 80037a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037a8:	f107 0310 	add.w	r3, r7, #16
 80037ac:	2200      	movs	r2, #0
 80037ae:	601a      	str	r2, [r3, #0]
 80037b0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80037b2:	463b      	mov	r3, r7
 80037b4:	2200      	movs	r2, #0
 80037b6:	601a      	str	r2, [r3, #0]
 80037b8:	605a      	str	r2, [r3, #4]
 80037ba:	609a      	str	r2, [r3, #8]
 80037bc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80037be:	4b3c      	ldr	r3, [pc, #240]	; (80038b0 <MX_TIM2_Init+0x11c>)
 80037c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80037c4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80037c6:	4b3a      	ldr	r3, [pc, #232]	; (80038b0 <MX_TIM2_Init+0x11c>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037cc:	4b38      	ldr	r3, [pc, #224]	; (80038b0 <MX_TIM2_Init+0x11c>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80037d2:	4b37      	ldr	r3, [pc, #220]	; (80038b0 <MX_TIM2_Init+0x11c>)
 80037d4:	f04f 32ff 	mov.w	r2, #4294967295
 80037d8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037da:	4b35      	ldr	r3, [pc, #212]	; (80038b0 <MX_TIM2_Init+0x11c>)
 80037dc:	2200      	movs	r2, #0
 80037de:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037e0:	4b33      	ldr	r3, [pc, #204]	; (80038b0 <MX_TIM2_Init+0x11c>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80037e6:	4832      	ldr	r0, [pc, #200]	; (80038b0 <MX_TIM2_Init+0x11c>)
 80037e8:	f001 ffee 	bl	80057c8 <HAL_TIM_Base_Init>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80037f2:	f7fd fe5d 	bl	80014b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037fa:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80037fc:	f107 0318 	add.w	r3, r7, #24
 8003800:	4619      	mov	r1, r3
 8003802:	482b      	ldr	r0, [pc, #172]	; (80038b0 <MX_TIM2_Init+0x11c>)
 8003804:	f002 fbec 	bl	8005fe0 <HAL_TIM_ConfigClockSource>
 8003808:	4603      	mov	r3, r0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d001      	beq.n	8003812 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800380e:	f7fd fe4f 	bl	80014b0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8003812:	4827      	ldr	r0, [pc, #156]	; (80038b0 <MX_TIM2_Init+0x11c>)
 8003814:	f002 f8be 	bl	8005994 <HAL_TIM_IC_Init>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800381e:	f7fd fe47 	bl	80014b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003822:	2300      	movs	r3, #0
 8003824:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003826:	2300      	movs	r3, #0
 8003828:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800382a:	f107 0310 	add.w	r3, r7, #16
 800382e:	4619      	mov	r1, r3
 8003830:	481f      	ldr	r0, [pc, #124]	; (80038b0 <MX_TIM2_Init+0x11c>)
 8003832:	f002 ff45 	bl	80066c0 <HAL_TIMEx_MasterConfigSynchronization>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d001      	beq.n	8003840 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 800383c:	f7fd fe38 	bl	80014b0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003840:	2300      	movs	r3, #0
 8003842:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003844:	2301      	movs	r3, #1
 8003846:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003848:	2300      	movs	r3, #0
 800384a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800384c:	2300      	movs	r3, #0
 800384e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003850:	463b      	mov	r3, r7
 8003852:	2200      	movs	r2, #0
 8003854:	4619      	mov	r1, r3
 8003856:	4816      	ldr	r0, [pc, #88]	; (80038b0 <MX_TIM2_Init+0x11c>)
 8003858:	f002 fb26 	bl	8005ea8 <HAL_TIM_IC_ConfigChannel>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8003862:	f7fd fe25 	bl	80014b0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003866:	463b      	mov	r3, r7
 8003868:	2204      	movs	r2, #4
 800386a:	4619      	mov	r1, r3
 800386c:	4810      	ldr	r0, [pc, #64]	; (80038b0 <MX_TIM2_Init+0x11c>)
 800386e:	f002 fb1b 	bl	8005ea8 <HAL_TIM_IC_ConfigChannel>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8003878:	f7fd fe1a 	bl	80014b0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800387c:	463b      	mov	r3, r7
 800387e:	2208      	movs	r2, #8
 8003880:	4619      	mov	r1, r3
 8003882:	480b      	ldr	r0, [pc, #44]	; (80038b0 <MX_TIM2_Init+0x11c>)
 8003884:	f002 fb10 	bl	8005ea8 <HAL_TIM_IC_ConfigChannel>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <MX_TIM2_Init+0xfe>
  {
    Error_Handler();
 800388e:	f7fd fe0f 	bl	80014b0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003892:	463b      	mov	r3, r7
 8003894:	220c      	movs	r2, #12
 8003896:	4619      	mov	r1, r3
 8003898:	4805      	ldr	r0, [pc, #20]	; (80038b0 <MX_TIM2_Init+0x11c>)
 800389a:	f002 fb05 	bl	8005ea8 <HAL_TIM_IC_ConfigChannel>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d001      	beq.n	80038a8 <MX_TIM2_Init+0x114>
  {
    Error_Handler();
 80038a4:	f7fd fe04 	bl	80014b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80038a8:	bf00      	nop
 80038aa:	3728      	adds	r7, #40	; 0x28
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	2000947c 	.word	0x2000947c

080038b4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b086      	sub	sp, #24
 80038b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038ba:	f107 0308 	add.w	r3, r7, #8
 80038be:	2200      	movs	r2, #0
 80038c0:	601a      	str	r2, [r3, #0]
 80038c2:	605a      	str	r2, [r3, #4]
 80038c4:	609a      	str	r2, [r3, #8]
 80038c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038c8:	463b      	mov	r3, r7
 80038ca:	2200      	movs	r2, #0
 80038cc:	601a      	str	r2, [r3, #0]
 80038ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80038d0:	4b1c      	ldr	r3, [pc, #112]	; (8003944 <MX_TIM3_Init+0x90>)
 80038d2:	4a1d      	ldr	r2, [pc, #116]	; (8003948 <MX_TIM3_Init+0x94>)
 80038d4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50-1;
 80038d6:	4b1b      	ldr	r3, [pc, #108]	; (8003944 <MX_TIM3_Init+0x90>)
 80038d8:	2231      	movs	r2, #49	; 0x31
 80038da:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038dc:	4b19      	ldr	r3, [pc, #100]	; (8003944 <MX_TIM3_Init+0x90>)
 80038de:	2200      	movs	r2, #0
 80038e0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 25-1;
 80038e2:	4b18      	ldr	r3, [pc, #96]	; (8003944 <MX_TIM3_Init+0x90>)
 80038e4:	2218      	movs	r2, #24
 80038e6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038e8:	4b16      	ldr	r3, [pc, #88]	; (8003944 <MX_TIM3_Init+0x90>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038ee:	4b15      	ldr	r3, [pc, #84]	; (8003944 <MX_TIM3_Init+0x90>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80038f4:	4813      	ldr	r0, [pc, #76]	; (8003944 <MX_TIM3_Init+0x90>)
 80038f6:	f001 ff67 	bl	80057c8 <HAL_TIM_Base_Init>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d001      	beq.n	8003904 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8003900:	f7fd fdd6 	bl	80014b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003904:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003908:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800390a:	f107 0308 	add.w	r3, r7, #8
 800390e:	4619      	mov	r1, r3
 8003910:	480c      	ldr	r0, [pc, #48]	; (8003944 <MX_TIM3_Init+0x90>)
 8003912:	f002 fb65 	bl	8005fe0 <HAL_TIM_ConfigClockSource>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d001      	beq.n	8003920 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 800391c:	f7fd fdc8 	bl	80014b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003920:	2300      	movs	r3, #0
 8003922:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003924:	2300      	movs	r3, #0
 8003926:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003928:	463b      	mov	r3, r7
 800392a:	4619      	mov	r1, r3
 800392c:	4805      	ldr	r0, [pc, #20]	; (8003944 <MX_TIM3_Init+0x90>)
 800392e:	f002 fec7 	bl	80066c0 <HAL_TIMEx_MasterConfigSynchronization>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d001      	beq.n	800393c <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8003938:	f7fd fdba 	bl	80014b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800393c:	bf00      	nop
 800393e:	3718      	adds	r7, #24
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	200094c4 	.word	0x200094c4
 8003948:	40000400 	.word	0x40000400

0800394c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003952:	f107 0308 	add.w	r3, r7, #8
 8003956:	2200      	movs	r2, #0
 8003958:	601a      	str	r2, [r3, #0]
 800395a:	605a      	str	r2, [r3, #4]
 800395c:	609a      	str	r2, [r3, #8]
 800395e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003960:	463b      	mov	r3, r7
 8003962:	2200      	movs	r2, #0
 8003964:	601a      	str	r2, [r3, #0]
 8003966:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003968:	4b1c      	ldr	r3, [pc, #112]	; (80039dc <MX_TIM4_Init+0x90>)
 800396a:	4a1d      	ldr	r2, [pc, #116]	; (80039e0 <MX_TIM4_Init+0x94>)
 800396c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3-1;
 800396e:	4b1b      	ldr	r3, [pc, #108]	; (80039dc <MX_TIM4_Init+0x90>)
 8003970:	2202      	movs	r2, #2
 8003972:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003974:	4b19      	ldr	r3, [pc, #100]	; (80039dc <MX_TIM4_Init+0x90>)
 8003976:	2200      	movs	r2, #0
 8003978:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 250-1;
 800397a:	4b18      	ldr	r3, [pc, #96]	; (80039dc <MX_TIM4_Init+0x90>)
 800397c:	22f9      	movs	r2, #249	; 0xf9
 800397e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003980:	4b16      	ldr	r3, [pc, #88]	; (80039dc <MX_TIM4_Init+0x90>)
 8003982:	2200      	movs	r2, #0
 8003984:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003986:	4b15      	ldr	r3, [pc, #84]	; (80039dc <MX_TIM4_Init+0x90>)
 8003988:	2200      	movs	r2, #0
 800398a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800398c:	4813      	ldr	r0, [pc, #76]	; (80039dc <MX_TIM4_Init+0x90>)
 800398e:	f001 ff1b 	bl	80057c8 <HAL_TIM_Base_Init>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8003998:	f7fd fd8a 	bl	80014b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800399c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80039a2:	f107 0308 	add.w	r3, r7, #8
 80039a6:	4619      	mov	r1, r3
 80039a8:	480c      	ldr	r0, [pc, #48]	; (80039dc <MX_TIM4_Init+0x90>)
 80039aa:	f002 fb19 	bl	8005fe0 <HAL_TIM_ConfigClockSource>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d001      	beq.n	80039b8 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 80039b4:	f7fd fd7c 	bl	80014b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039b8:	2300      	movs	r3, #0
 80039ba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039bc:	2300      	movs	r3, #0
 80039be:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80039c0:	463b      	mov	r3, r7
 80039c2:	4619      	mov	r1, r3
 80039c4:	4805      	ldr	r0, [pc, #20]	; (80039dc <MX_TIM4_Init+0x90>)
 80039c6:	f002 fe7b 	bl	80066c0 <HAL_TIMEx_MasterConfigSynchronization>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d001      	beq.n	80039d4 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 80039d0:	f7fd fd6e 	bl	80014b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80039d4:	bf00      	nop
 80039d6:	3718      	adds	r7, #24
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	2000950c 	.word	0x2000950c
 80039e0:	40000800 	.word	0x40000800

080039e4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039ea:	463b      	mov	r3, r7
 80039ec:	2200      	movs	r2, #0
 80039ee:	601a      	str	r2, [r3, #0]
 80039f0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80039f2:	4b15      	ldr	r3, [pc, #84]	; (8003a48 <MX_TIM6_Init+0x64>)
 80039f4:	4a15      	ldr	r2, [pc, #84]	; (8003a4c <MX_TIM6_Init+0x68>)
 80039f6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7500-1;
 80039f8:	4b13      	ldr	r3, [pc, #76]	; (8003a48 <MX_TIM6_Init+0x64>)
 80039fa:	f641 524b 	movw	r2, #7499	; 0x1d4b
 80039fe:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a00:	4b11      	ldr	r3, [pc, #68]	; (8003a48 <MX_TIM6_Init+0x64>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8003a06:	4b10      	ldr	r3, [pc, #64]	; (8003a48 <MX_TIM6_Init+0x64>)
 8003a08:	f242 720f 	movw	r2, #9999	; 0x270f
 8003a0c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a0e:	4b0e      	ldr	r3, [pc, #56]	; (8003a48 <MX_TIM6_Init+0x64>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003a14:	480c      	ldr	r0, [pc, #48]	; (8003a48 <MX_TIM6_Init+0x64>)
 8003a16:	f001 fed7 	bl	80057c8 <HAL_TIM_Base_Init>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d001      	beq.n	8003a24 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003a20:	f7fd fd46 	bl	80014b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a24:	2300      	movs	r3, #0
 8003a26:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003a2c:	463b      	mov	r3, r7
 8003a2e:	4619      	mov	r1, r3
 8003a30:	4805      	ldr	r0, [pc, #20]	; (8003a48 <MX_TIM6_Init+0x64>)
 8003a32:	f002 fe45 	bl	80066c0 <HAL_TIMEx_MasterConfigSynchronization>
 8003a36:	4603      	mov	r3, r0
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d001      	beq.n	8003a40 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003a3c:	f7fd fd38 	bl	80014b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003a40:	bf00      	nop
 8003a42:	3708      	adds	r7, #8
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	20009554 	.word	0x20009554
 8003a4c:	40001000 	.word	0x40001000

08003a50 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a56:	463b      	mov	r3, r7
 8003a58:	2200      	movs	r2, #0
 8003a5a:	601a      	str	r2, [r3, #0]
 8003a5c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003a5e:	4b15      	ldr	r3, [pc, #84]	; (8003ab4 <MX_TIM7_Init+0x64>)
 8003a60:	4a15      	ldr	r2, [pc, #84]	; (8003ab8 <MX_TIM7_Init+0x68>)
 8003a62:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7500-1;
 8003a64:	4b13      	ldr	r3, [pc, #76]	; (8003ab4 <MX_TIM7_Init+0x64>)
 8003a66:	f641 524b 	movw	r2, #7499	; 0x1d4b
 8003a6a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a6c:	4b11      	ldr	r3, [pc, #68]	; (8003ab4 <MX_TIM7_Init+0x64>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000-1;
 8003a72:	4b10      	ldr	r3, [pc, #64]	; (8003ab4 <MX_TIM7_Init+0x64>)
 8003a74:	f242 720f 	movw	r2, #9999	; 0x270f
 8003a78:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a7a:	4b0e      	ldr	r3, [pc, #56]	; (8003ab4 <MX_TIM7_Init+0x64>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003a80:	480c      	ldr	r0, [pc, #48]	; (8003ab4 <MX_TIM7_Init+0x64>)
 8003a82:	f001 fea1 	bl	80057c8 <HAL_TIM_Base_Init>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d001      	beq.n	8003a90 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003a8c:	f7fd fd10 	bl	80014b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a90:	2300      	movs	r3, #0
 8003a92:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a94:	2300      	movs	r3, #0
 8003a96:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003a98:	463b      	mov	r3, r7
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	4805      	ldr	r0, [pc, #20]	; (8003ab4 <MX_TIM7_Init+0x64>)
 8003a9e:	f002 fe0f 	bl	80066c0 <HAL_TIMEx_MasterConfigSynchronization>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d001      	beq.n	8003aac <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8003aa8:	f7fd fd02 	bl	80014b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003aac:	bf00      	nop
 8003aae:	3708      	adds	r7, #8
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	2000959c 	.word	0x2000959c
 8003ab8:	40001400 	.word	0x40001400

08003abc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b08e      	sub	sp, #56	; 0x38
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ac8:	2200      	movs	r2, #0
 8003aca:	601a      	str	r2, [r3, #0]
 8003acc:	605a      	str	r2, [r3, #4]
 8003ace:	609a      	str	r2, [r3, #8]
 8003ad0:	60da      	str	r2, [r3, #12]
 8003ad2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003adc:	d153      	bne.n	8003b86 <HAL_TIM_Base_MspInit+0xca>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003ade:	2300      	movs	r3, #0
 8003ae0:	623b      	str	r3, [r7, #32]
 8003ae2:	4b62      	ldr	r3, [pc, #392]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae6:	4a61      	ldr	r2, [pc, #388]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003ae8:	f043 0301 	orr.w	r3, r3, #1
 8003aec:	6413      	str	r3, [r2, #64]	; 0x40
 8003aee:	4b5f      	ldr	r3, [pc, #380]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af2:	f003 0301 	and.w	r3, r3, #1
 8003af6:	623b      	str	r3, [r7, #32]
 8003af8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003afa:	2300      	movs	r3, #0
 8003afc:	61fb      	str	r3, [r7, #28]
 8003afe:	4b5b      	ldr	r3, [pc, #364]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b02:	4a5a      	ldr	r2, [pc, #360]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003b04:	f043 0301 	orr.w	r3, r3, #1
 8003b08:	6313      	str	r3, [r2, #48]	; 0x30
 8003b0a:	4b58      	ldr	r3, [pc, #352]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b0e:	f003 0301 	and.w	r3, r3, #1
 8003b12:	61fb      	str	r3, [r7, #28]
 8003b14:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b16:	2300      	movs	r3, #0
 8003b18:	61bb      	str	r3, [r7, #24]
 8003b1a:	4b54      	ldr	r3, [pc, #336]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1e:	4a53      	ldr	r2, [pc, #332]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003b20:	f043 0302 	orr.w	r3, r3, #2
 8003b24:	6313      	str	r3, [r2, #48]	; 0x30
 8003b26:	4b51      	ldr	r3, [pc, #324]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b2a:	f003 0302 	and.w	r3, r3, #2
 8003b2e:	61bb      	str	r3, [r7, #24]
 8003b30:	69bb      	ldr	r3, [r7, #24]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003b32:	2303      	movs	r3, #3
 8003b34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b36:	2302      	movs	r3, #2
 8003b38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003b42:	2301      	movs	r3, #1
 8003b44:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	4848      	ldr	r0, [pc, #288]	; (8003c70 <HAL_TIM_Base_MspInit+0x1b4>)
 8003b4e:	f000 fcf7 	bl	8004540 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003b52:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003b56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b58:	2302      	movs	r3, #2
 8003b5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b60:	2300      	movs	r3, #0
 8003b62:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003b64:	2301      	movs	r3, #1
 8003b66:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	4841      	ldr	r0, [pc, #260]	; (8003c74 <HAL_TIM_Base_MspInit+0x1b8>)
 8003b70:	f000 fce6 	bl	8004540 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8003b74:	2200      	movs	r2, #0
 8003b76:	2103      	movs	r1, #3
 8003b78:	201c      	movs	r0, #28
 8003b7a:	f000 fbfc 	bl	8004376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003b7e:	201c      	movs	r0, #28
 8003b80:	f000 fc15 	bl	80043ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8003b84:	e06e      	b.n	8003c64 <HAL_TIM_Base_MspInit+0x1a8>
  else if(tim_baseHandle->Instance==TIM3)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a3b      	ldr	r2, [pc, #236]	; (8003c78 <HAL_TIM_Base_MspInit+0x1bc>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d116      	bne.n	8003bbe <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b90:	2300      	movs	r3, #0
 8003b92:	617b      	str	r3, [r7, #20]
 8003b94:	4b35      	ldr	r3, [pc, #212]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b98:	4a34      	ldr	r2, [pc, #208]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003b9a:	f043 0302 	orr.w	r3, r3, #2
 8003b9e:	6413      	str	r3, [r2, #64]	; 0x40
 8003ba0:	4b32      	ldr	r3, [pc, #200]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba4:	f003 0302 	and.w	r3, r3, #2
 8003ba8:	617b      	str	r3, [r7, #20]
 8003baa:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8003bac:	2200      	movs	r2, #0
 8003bae:	2105      	movs	r1, #5
 8003bb0:	201d      	movs	r0, #29
 8003bb2:	f000 fbe0 	bl	8004376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003bb6:	201d      	movs	r0, #29
 8003bb8:	f000 fbf9 	bl	80043ae <HAL_NVIC_EnableIRQ>
}
 8003bbc:	e052      	b.n	8003c64 <HAL_TIM_Base_MspInit+0x1a8>
  else if(tim_baseHandle->Instance==TIM4)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a2e      	ldr	r2, [pc, #184]	; (8003c7c <HAL_TIM_Base_MspInit+0x1c0>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d116      	bne.n	8003bf6 <HAL_TIM_Base_MspInit+0x13a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003bc8:	2300      	movs	r3, #0
 8003bca:	613b      	str	r3, [r7, #16]
 8003bcc:	4b27      	ldr	r3, [pc, #156]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd0:	4a26      	ldr	r2, [pc, #152]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003bd2:	f043 0304 	orr.w	r3, r3, #4
 8003bd6:	6413      	str	r3, [r2, #64]	; 0x40
 8003bd8:	4b24      	ldr	r3, [pc, #144]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bdc:	f003 0304 	and.w	r3, r3, #4
 8003be0:	613b      	str	r3, [r7, #16]
 8003be2:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 4, 0);
 8003be4:	2200      	movs	r2, #0
 8003be6:	2104      	movs	r1, #4
 8003be8:	201e      	movs	r0, #30
 8003bea:	f000 fbc4 	bl	8004376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003bee:	201e      	movs	r0, #30
 8003bf0:	f000 fbdd 	bl	80043ae <HAL_NVIC_EnableIRQ>
}
 8003bf4:	e036      	b.n	8003c64 <HAL_TIM_Base_MspInit+0x1a8>
  else if(tim_baseHandle->Instance==TIM6)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a21      	ldr	r2, [pc, #132]	; (8003c80 <HAL_TIM_Base_MspInit+0x1c4>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d116      	bne.n	8003c2e <HAL_TIM_Base_MspInit+0x172>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003c00:	2300      	movs	r3, #0
 8003c02:	60fb      	str	r3, [r7, #12]
 8003c04:	4b19      	ldr	r3, [pc, #100]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c08:	4a18      	ldr	r2, [pc, #96]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003c0a:	f043 0310 	orr.w	r3, r3, #16
 8003c0e:	6413      	str	r3, [r2, #64]	; 0x40
 8003c10:	4b16      	ldr	r3, [pc, #88]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c14:	f003 0310 	and.w	r3, r3, #16
 8003c18:	60fb      	str	r3, [r7, #12]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	2102      	movs	r1, #2
 8003c20:	2036      	movs	r0, #54	; 0x36
 8003c22:	f000 fba8 	bl	8004376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003c26:	2036      	movs	r0, #54	; 0x36
 8003c28:	f000 fbc1 	bl	80043ae <HAL_NVIC_EnableIRQ>
}
 8003c2c:	e01a      	b.n	8003c64 <HAL_TIM_Base_MspInit+0x1a8>
  else if(tim_baseHandle->Instance==TIM7)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a14      	ldr	r2, [pc, #80]	; (8003c84 <HAL_TIM_Base_MspInit+0x1c8>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d115      	bne.n	8003c64 <HAL_TIM_Base_MspInit+0x1a8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003c38:	2300      	movs	r3, #0
 8003c3a:	60bb      	str	r3, [r7, #8]
 8003c3c:	4b0b      	ldr	r3, [pc, #44]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c40:	4a0a      	ldr	r2, [pc, #40]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003c42:	f043 0320 	orr.w	r3, r3, #32
 8003c46:	6413      	str	r3, [r2, #64]	; 0x40
 8003c48:	4b08      	ldr	r3, [pc, #32]	; (8003c6c <HAL_TIM_Base_MspInit+0x1b0>)
 8003c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4c:	f003 0320 	and.w	r3, r3, #32
 8003c50:	60bb      	str	r3, [r7, #8]
 8003c52:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 2, 0);
 8003c54:	2200      	movs	r2, #0
 8003c56:	2102      	movs	r1, #2
 8003c58:	2037      	movs	r0, #55	; 0x37
 8003c5a:	f000 fb8c 	bl	8004376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003c5e:	2037      	movs	r0, #55	; 0x37
 8003c60:	f000 fba5 	bl	80043ae <HAL_NVIC_EnableIRQ>
}
 8003c64:	bf00      	nop
 8003c66:	3738      	adds	r7, #56	; 0x38
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	40020000 	.word	0x40020000
 8003c74:	40020400 	.word	0x40020400
 8003c78:	40000400 	.word	0x40000400
 8003c7c:	40000800 	.word	0x40000800
 8003c80:	40001000 	.word	0x40001000
 8003c84:	40001400 	.word	0x40001400

08003c88 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003c8c:	4b11      	ldr	r3, [pc, #68]	; (8003cd4 <MX_USART1_UART_Init+0x4c>)
 8003c8e:	4a12      	ldr	r2, [pc, #72]	; (8003cd8 <MX_USART1_UART_Init+0x50>)
 8003c90:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8003c92:	4b10      	ldr	r3, [pc, #64]	; (8003cd4 <MX_USART1_UART_Init+0x4c>)
 8003c94:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8003c98:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003c9a:	4b0e      	ldr	r3, [pc, #56]	; (8003cd4 <MX_USART1_UART_Init+0x4c>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003ca0:	4b0c      	ldr	r3, [pc, #48]	; (8003cd4 <MX_USART1_UART_Init+0x4c>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003ca6:	4b0b      	ldr	r3, [pc, #44]	; (8003cd4 <MX_USART1_UART_Init+0x4c>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX;
 8003cac:	4b09      	ldr	r3, [pc, #36]	; (8003cd4 <MX_USART1_UART_Init+0x4c>)
 8003cae:	2208      	movs	r2, #8
 8003cb0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003cb2:	4b08      	ldr	r3, [pc, #32]	; (8003cd4 <MX_USART1_UART_Init+0x4c>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003cb8:	4b06      	ldr	r3, [pc, #24]	; (8003cd4 <MX_USART1_UART_Init+0x4c>)
 8003cba:	2200      	movs	r2, #0
 8003cbc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003cbe:	4805      	ldr	r0, [pc, #20]	; (8003cd4 <MX_USART1_UART_Init+0x4c>)
 8003cc0:	f002 fd8e 	bl	80067e0 <HAL_UART_Init>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d001      	beq.n	8003cce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003cca:	f7fd fbf1 	bl	80014b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003cce:	bf00      	nop
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	200095e4 	.word	0x200095e4
 8003cd8:	40011000 	.word	0x40011000

08003cdc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003ce0:	4b11      	ldr	r3, [pc, #68]	; (8003d28 <MX_USART2_UART_Init+0x4c>)
 8003ce2:	4a12      	ldr	r2, [pc, #72]	; (8003d2c <MX_USART2_UART_Init+0x50>)
 8003ce4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8003ce6:	4b10      	ldr	r3, [pc, #64]	; (8003d28 <MX_USART2_UART_Init+0x4c>)
 8003ce8:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8003cec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003cee:	4b0e      	ldr	r3, [pc, #56]	; (8003d28 <MX_USART2_UART_Init+0x4c>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003cf4:	4b0c      	ldr	r3, [pc, #48]	; (8003d28 <MX_USART2_UART_Init+0x4c>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003cfa:	4b0b      	ldr	r3, [pc, #44]	; (8003d28 <MX_USART2_UART_Init+0x4c>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 8003d00:	4b09      	ldr	r3, [pc, #36]	; (8003d28 <MX_USART2_UART_Init+0x4c>)
 8003d02:	2204      	movs	r2, #4
 8003d04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d06:	4b08      	ldr	r3, [pc, #32]	; (8003d28 <MX_USART2_UART_Init+0x4c>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d0c:	4b06      	ldr	r3, [pc, #24]	; (8003d28 <MX_USART2_UART_Init+0x4c>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003d12:	4805      	ldr	r0, [pc, #20]	; (8003d28 <MX_USART2_UART_Init+0x4c>)
 8003d14:	f002 fd64 	bl	80067e0 <HAL_UART_Init>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d001      	beq.n	8003d22 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003d1e:	f7fd fbc7 	bl	80014b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003d22:	bf00      	nop
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	20009628 	.word	0x20009628
 8003d2c:	40004400 	.word	0x40004400

08003d30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b08c      	sub	sp, #48	; 0x30
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d38:	f107 031c 	add.w	r3, r7, #28
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	601a      	str	r2, [r3, #0]
 8003d40:	605a      	str	r2, [r3, #4]
 8003d42:	609a      	str	r2, [r3, #8]
 8003d44:	60da      	str	r2, [r3, #12]
 8003d46:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a36      	ldr	r2, [pc, #216]	; (8003e28 <HAL_UART_MspInit+0xf8>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d12d      	bne.n	8003dae <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003d52:	2300      	movs	r3, #0
 8003d54:	61bb      	str	r3, [r7, #24]
 8003d56:	4b35      	ldr	r3, [pc, #212]	; (8003e2c <HAL_UART_MspInit+0xfc>)
 8003d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d5a:	4a34      	ldr	r2, [pc, #208]	; (8003e2c <HAL_UART_MspInit+0xfc>)
 8003d5c:	f043 0310 	orr.w	r3, r3, #16
 8003d60:	6453      	str	r3, [r2, #68]	; 0x44
 8003d62:	4b32      	ldr	r3, [pc, #200]	; (8003e2c <HAL_UART_MspInit+0xfc>)
 8003d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d66:	f003 0310 	and.w	r3, r3, #16
 8003d6a:	61bb      	str	r3, [r7, #24]
 8003d6c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d6e:	2300      	movs	r3, #0
 8003d70:	617b      	str	r3, [r7, #20]
 8003d72:	4b2e      	ldr	r3, [pc, #184]	; (8003e2c <HAL_UART_MspInit+0xfc>)
 8003d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d76:	4a2d      	ldr	r2, [pc, #180]	; (8003e2c <HAL_UART_MspInit+0xfc>)
 8003d78:	f043 0301 	orr.w	r3, r3, #1
 8003d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003d7e:	4b2b      	ldr	r3, [pc, #172]	; (8003e2c <HAL_UART_MspInit+0xfc>)
 8003d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d82:	f003 0301 	and.w	r3, r3, #1
 8003d86:	617b      	str	r3, [r7, #20]
 8003d88:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003d8a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003d8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d90:	2302      	movs	r3, #2
 8003d92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d94:	2300      	movs	r3, #0
 8003d96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003d9c:	2307      	movs	r3, #7
 8003d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003da0:	f107 031c 	add.w	r3, r7, #28
 8003da4:	4619      	mov	r1, r3
 8003da6:	4822      	ldr	r0, [pc, #136]	; (8003e30 <HAL_UART_MspInit+0x100>)
 8003da8:	f000 fbca 	bl	8004540 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003dac:	e038      	b.n	8003e20 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a20      	ldr	r2, [pc, #128]	; (8003e34 <HAL_UART_MspInit+0x104>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d133      	bne.n	8003e20 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003db8:	2300      	movs	r3, #0
 8003dba:	613b      	str	r3, [r7, #16]
 8003dbc:	4b1b      	ldr	r3, [pc, #108]	; (8003e2c <HAL_UART_MspInit+0xfc>)
 8003dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc0:	4a1a      	ldr	r2, [pc, #104]	; (8003e2c <HAL_UART_MspInit+0xfc>)
 8003dc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dc6:	6413      	str	r3, [r2, #64]	; 0x40
 8003dc8:	4b18      	ldr	r3, [pc, #96]	; (8003e2c <HAL_UART_MspInit+0xfc>)
 8003dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dd0:	613b      	str	r3, [r7, #16]
 8003dd2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	60fb      	str	r3, [r7, #12]
 8003dd8:	4b14      	ldr	r3, [pc, #80]	; (8003e2c <HAL_UART_MspInit+0xfc>)
 8003dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ddc:	4a13      	ldr	r2, [pc, #76]	; (8003e2c <HAL_UART_MspInit+0xfc>)
 8003dde:	f043 0301 	orr.w	r3, r3, #1
 8003de2:	6313      	str	r3, [r2, #48]	; 0x30
 8003de4:	4b11      	ldr	r3, [pc, #68]	; (8003e2c <HAL_UART_MspInit+0xfc>)
 8003de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de8:	f003 0301 	and.w	r3, r3, #1
 8003dec:	60fb      	str	r3, [r7, #12]
 8003dee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003df0:	230c      	movs	r3, #12
 8003df2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003df4:	2302      	movs	r3, #2
 8003df6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003e00:	2307      	movs	r3, #7
 8003e02:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e04:	f107 031c 	add.w	r3, r7, #28
 8003e08:	4619      	mov	r1, r3
 8003e0a:	4809      	ldr	r0, [pc, #36]	; (8003e30 <HAL_UART_MspInit+0x100>)
 8003e0c:	f000 fb98 	bl	8004540 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8003e10:	2200      	movs	r2, #0
 8003e12:	2101      	movs	r1, #1
 8003e14:	2026      	movs	r0, #38	; 0x26
 8003e16:	f000 faae 	bl	8004376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003e1a:	2026      	movs	r0, #38	; 0x26
 8003e1c:	f000 fac7 	bl	80043ae <HAL_NVIC_EnableIRQ>
}
 8003e20:	bf00      	nop
 8003e22:	3730      	adds	r7, #48	; 0x30
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	40011000 	.word	0x40011000
 8003e2c:	40023800 	.word	0x40023800
 8003e30:	40020000 	.word	0x40020000
 8003e34:	40004400 	.word	0x40004400

08003e38 <Reset_Handler>:
 8003e38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003e70 <LoopFillZerobss+0x12>
 8003e3c:	480d      	ldr	r0, [pc, #52]	; (8003e74 <LoopFillZerobss+0x16>)
 8003e3e:	490e      	ldr	r1, [pc, #56]	; (8003e78 <LoopFillZerobss+0x1a>)
 8003e40:	4a0e      	ldr	r2, [pc, #56]	; (8003e7c <LoopFillZerobss+0x1e>)
 8003e42:	2300      	movs	r3, #0
 8003e44:	e002      	b.n	8003e4c <LoopCopyDataInit>

08003e46 <CopyDataInit>:
 8003e46:	58d4      	ldr	r4, [r2, r3]
 8003e48:	50c4      	str	r4, [r0, r3]
 8003e4a:	3304      	adds	r3, #4

08003e4c <LoopCopyDataInit>:
 8003e4c:	18c4      	adds	r4, r0, r3
 8003e4e:	428c      	cmp	r4, r1
 8003e50:	d3f9      	bcc.n	8003e46 <CopyDataInit>
 8003e52:	4a0b      	ldr	r2, [pc, #44]	; (8003e80 <LoopFillZerobss+0x22>)
 8003e54:	4c0b      	ldr	r4, [pc, #44]	; (8003e84 <LoopFillZerobss+0x26>)
 8003e56:	2300      	movs	r3, #0
 8003e58:	e001      	b.n	8003e5e <LoopFillZerobss>

08003e5a <FillZerobss>:
 8003e5a:	6013      	str	r3, [r2, #0]
 8003e5c:	3204      	adds	r2, #4

08003e5e <LoopFillZerobss>:
 8003e5e:	42a2      	cmp	r2, r4
 8003e60:	d3fb      	bcc.n	8003e5a <FillZerobss>
 8003e62:	f7ff fc85 	bl	8003770 <SystemInit>
 8003e66:	f004 fc0d 	bl	8008684 <__libc_init_array>
 8003e6a:	f7fd fa97 	bl	800139c <main>
 8003e6e:	4770      	bx	lr
 8003e70:	20020000 	.word	0x20020000
 8003e74:	20000000 	.word	0x20000000
 8003e78:	200001dc 	.word	0x200001dc
 8003e7c:	0800ba54 	.word	0x0800ba54
 8003e80:	200001dc 	.word	0x200001dc
 8003e84:	200098b8 	.word	0x200098b8

08003e88 <ADC_IRQHandler>:
 8003e88:	e7fe      	b.n	8003e88 <ADC_IRQHandler>

08003e8a <ADS8688_Init>:

ADS8688 ads8688;
/*
 * INITIALISATION
 */
uint8_t ADS8688_Init(ADS8688 *ads, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *csPinBank, uint16_t csPin) {
 8003e8a:	b580      	push	{r7, lr}
 8003e8c:	b086      	sub	sp, #24
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	60f8      	str	r0, [r7, #12]
 8003e92:	60b9      	str	r1, [r7, #8]
 8003e94:	607a      	str	r2, [r7, #4]
 8003e96:	807b      	strh	r3, [r7, #2]
/* Store interface parameters in struct */
	ads->spiHandle 		= spiHandle;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	68ba      	ldr	r2, [r7, #8]
 8003e9c:	601a      	str	r2, [r3, #0]
	ads->csPinBank 	= csPinBank;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	605a      	str	r2, [r3, #4]
	ads->csPin 		= csPin;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	887a      	ldrh	r2, [r7, #2]
 8003ea8:	811a      	strh	r2, [r3, #8]

	uint8_t ads_data[2] = {0};
 8003eaa:	2300      	movs	r3, #0
 8003eac:	82bb      	strh	r3, [r7, #20]
	uint8_t state = 0;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	75fb      	strb	r3, [r7, #23]
	// reset all registers to default
	state += ADS_Cmd_Write(ads, RST, ads_data);
 8003eb2:	f107 0314 	add.w	r3, r7, #20
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	2185      	movs	r1, #133	; 0x85
 8003eba:	68f8      	ldr	r0, [r7, #12]
 8003ebc:	f000 f8b6 	bl	800402c <ADS_Cmd_Write>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	7dfb      	ldrb	r3, [r7, #23]
 8003ec6:	4413      	add	r3, r2
 8003ec8:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);
 8003eca:	2064      	movs	r0, #100	; 0x64
 8003ecc:	f000 f954 	bl	8004178 <HAL_Delay>
	// send a no_op message to the ADS to enter IDLE mode
	state += ADS_Cmd_Write(ads, CONT, ads_data);
 8003ed0:	f107 0314 	add.w	r3, r7, #20
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	2100      	movs	r1, #0
 8003ed8:	68f8      	ldr	r0, [r7, #12]
 8003eda:	f000 f8a7 	bl	800402c <ADS_Cmd_Write>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	7dfb      	ldrb	r3, [r7, #23]
 8003ee4:	4413      	add	r3, r2
 8003ee6:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8003ee8:	200a      	movs	r0, #10
 8003eea:	f000 f945 	bl	8004178 <HAL_Delay>
	// enable auto transmit for all inputs(datasheet page 54) or as many as you want
	// if you want only some of the inputs enabled, make sure to power down the unused ones
	ads_data[0] = 0x03;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, AUTO_SEQ_EN, ads_data);
 8003ef2:	f107 0314 	add.w	r3, r7, #20
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	2101      	movs	r1, #1
 8003efa:	68f8      	ldr	r0, [r7, #12]
 8003efc:	f000 f85b 	bl	8003fb6 <ADS_Prog_Write>
 8003f00:	4603      	mov	r3, r0
 8003f02:	461a      	mov	r2, r3
 8003f04:	7dfb      	ldrb	r3, [r7, #23]
 8003f06:	4413      	add	r3, r2
 8003f08:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8003f0a:	200a      	movs	r0, #10
 8003f0c:	f000 f934 	bl	8004178 <HAL_Delay>
	ads_data[0] = 0xfc;
 8003f10:	23fc      	movs	r3, #252	; 0xfc
 8003f12:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHN_PWRDN, ads_data);
 8003f14:	f107 0314 	add.w	r3, r7, #20
 8003f18:	461a      	mov	r2, r3
 8003f1a:	2102      	movs	r1, #2
 8003f1c:	68f8      	ldr	r0, [r7, #12]
 8003f1e:	f000 f84a 	bl	8003fb6 <ADS_Prog_Write>
 8003f22:	4603      	mov	r3, r0
 8003f24:	461a      	mov	r2, r3
 8003f26:	7dfb      	ldrb	r3, [r7, #23]
 8003f28:	4413      	add	r3, r2
 8003f2a:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8003f2c:	200a      	movs	r0, #10
 8003f2e:	f000 f923 	bl	8004178 <HAL_Delay>
	// set the desired features such as device id (if multiple devices are used), alarm enable/disable and output format
	ads_data[0] = 0x03; // here i chose id = 0, alarm = disabled and SDO_format = 3 (datasheet page 56)
 8003f32:	2303      	movs	r3, #3
 8003f34:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, FEATURE_SELECT, ads_data);
 8003f36:	f107 0314 	add.w	r3, r7, #20
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	2103      	movs	r1, #3
 8003f3e:	68f8      	ldr	r0, [r7, #12]
 8003f40:	f000 f839 	bl	8003fb6 <ADS_Prog_Write>
 8003f44:	4603      	mov	r3, r0
 8003f46:	461a      	mov	r2, r3
 8003f48:	7dfb      	ldrb	r3, [r7, #23]
 8003f4a:	4413      	add	r3, r2
 8003f4c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8003f4e:	200a      	movs	r0, #10
 8003f50:	f000 f912 	bl	8004178 <HAL_Delay>
	// set all channels ranges(page 57)
	// 0x05 -> Input range is set to 0 to 2.5 x VREF (for VREF=5 volts, this means 0-10 volts range)
	// 0x06 -> Input range is set to 0 to 1.25 x VREF (for VREF=5 volts, this means 0-5 volts range)
	ads_data[0] = 0x02;
 8003f54:	2302      	movs	r3, #2
 8003f56:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads,CHN_0_RANGE, ads_data);
 8003f58:	f107 0314 	add.w	r3, r7, #20
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	2105      	movs	r1, #5
 8003f60:	68f8      	ldr	r0, [r7, #12]
 8003f62:	f000 f828 	bl	8003fb6 <ADS_Prog_Write>
 8003f66:	4603      	mov	r3, r0
 8003f68:	461a      	mov	r2, r3
 8003f6a:	7dfb      	ldrb	r3, [r7, #23]
 8003f6c:	4413      	add	r3, r2
 8003f6e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8003f70:	200a      	movs	r0, #10
 8003f72:	f000 f901 	bl	8004178 <HAL_Delay>
	state += ADS_Prog_Write(ads,CHN_1_RANGE, ads_data);
 8003f76:	f107 0314 	add.w	r3, r7, #20
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	2106      	movs	r1, #6
 8003f7e:	68f8      	ldr	r0, [r7, #12]
 8003f80:	f000 f819 	bl	8003fb6 <ADS_Prog_Write>
 8003f84:	4603      	mov	r3, r0
 8003f86:	461a      	mov	r2, r3
 8003f88:	7dfb      	ldrb	r3, [r7, #23]
 8003f8a:	4413      	add	r3, r2
 8003f8c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8003f8e:	200a      	movs	r0, #10
 8003f90:	f000 f8f2 	bl	8004178 <HAL_Delay>
//	ads_data[0] = 0x00;
//	state += ADS_Prog_Write(ads, CHN_1_RANGE, ads_data);
//	HAL_Delay(10);
	// start the auto transmission by entering the appropriate state
	state += ADS_Cmd_Write(ads, AUTO_RST, ads_data);
 8003f94:	f107 0314 	add.w	r3, r7, #20
 8003f98:	461a      	mov	r2, r3
 8003f9a:	21a0      	movs	r1, #160	; 0xa0
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f000 f845 	bl	800402c <ADS_Cmd_Write>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	7dfb      	ldrb	r3, [r7, #23]
 8003fa8:	4413      	add	r3, r2
 8003faa:	75fb      	strb	r3, [r7, #23]

	return state;
 8003fac:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3718      	adds	r7, #24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <ADS_Prog_Write>:
	data[1] = rxbuf[3];
	return ret;
}

// after the write, data should contain the data (byte) written to the addressed register (check equality for evaluation)
HAL_StatusTypeDef ADS_Prog_Write(ADS8688 *ads, uint8_t addr, uint8_t *data) {
 8003fb6:	b580      	push	{r7, lr}
 8003fb8:	b088      	sub	sp, #32
 8003fba:	af02      	add	r7, sp, #8
 8003fbc:	60f8      	str	r0, [r7, #12]
 8003fbe:	460b      	mov	r3, r1
 8003fc0:	607a      	str	r2, [r7, #4]
 8003fc2:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {data[0], (addr << 1 | 0x01)}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	753b      	strb	r3, [r7, #20]
 8003fca:	7afb      	ldrb	r3, [r7, #11]
 8003fcc:	005b      	lsls	r3, r3, #1
 8003fce:	b25b      	sxtb	r3, r3
 8003fd0:	f043 0301 	orr.w	r3, r3, #1
 8003fd4:	b25b      	sxtb	r3, r3
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6858      	ldr	r0, [r3, #4]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	891b      	ldrh	r3, [r3, #8]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	f000 fc47 	bl	8004878 <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6818      	ldr	r0, [r3, #0]
 8003fee:	f107 0210 	add.w	r2, r7, #16
 8003ff2:	f107 0114 	add.w	r1, r7, #20
 8003ff6:	230a      	movs	r3, #10
 8003ff8:	9300      	str	r3, [sp, #0]
 8003ffa:	2302      	movs	r3, #2
 8003ffc:	f001 f977 	bl	80052ee <HAL_SPI_TransmitReceive>
 8004000:	4603      	mov	r3, r0
 8004002:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6858      	ldr	r0, [r3, #4]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	891b      	ldrh	r3, [r3, #8]
 800400c:	2201      	movs	r2, #1
 800400e:	4619      	mov	r1, r3
 8004010:	f000 fc32 	bl	8004878 <HAL_GPIO_WritePin>

	data[0] = rxbuf[3];
 8004014:	7cfa      	ldrb	r2, [r7, #19]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	3301      	adds	r3, #1
 800401e:	2200      	movs	r2, #0
 8004020:	701a      	strb	r2, [r3, #0]
	return ret;
 8004022:	7dfb      	ldrb	r3, [r7, #23]
}
 8004024:	4618      	mov	r0, r3
 8004026:	3718      	adds	r7, #24
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <ADS_Cmd_Write>:

HAL_StatusTypeDef ADS_Cmd_Write(ADS8688 *ads, uint8_t cmd, uint8_t *data) {
 800402c:	b580      	push	{r7, lr}
 800402e:	b088      	sub	sp, #32
 8004030:	af02      	add	r7, sp, #8
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	460b      	mov	r3, r1
 8004036:	607a      	str	r2, [r7, #4]
 8004038:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {0x00,cmd}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 800403a:	2300      	movs	r3, #0
 800403c:	753b      	strb	r3, [r7, #20]
 800403e:	7afb      	ldrb	r3, [r7, #11]
 8004040:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6858      	ldr	r0, [r3, #4]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	891b      	ldrh	r3, [r3, #8]
 800404a:	2200      	movs	r2, #0
 800404c:	4619      	mov	r1, r3
 800404e:	f000 fc13 	bl	8004878 <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	6818      	ldr	r0, [r3, #0]
 8004056:	f107 0210 	add.w	r2, r7, #16
 800405a:	f107 0114 	add.w	r1, r7, #20
 800405e:	230a      	movs	r3, #10
 8004060:	9300      	str	r3, [sp, #0]
 8004062:	2302      	movs	r3, #2
 8004064:	f001 f943 	bl	80052ee <HAL_SPI_TransmitReceive>
 8004068:	4603      	mov	r3, r0
 800406a:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6858      	ldr	r0, [r3, #4]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	891b      	ldrh	r3, [r3, #8]
 8004074:	2201      	movs	r2, #1
 8004076:	4619      	mov	r1, r3
 8004078:	f000 fbfe 	bl	8004878 <HAL_GPIO_WritePin>

	data[0] = rxbuf[2];
 800407c:	7cba      	ldrb	r2, [r7, #18]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	701a      	strb	r2, [r3, #0]
	data[1] = rxbuf[3];
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	3301      	adds	r3, #1
 8004086:	7cfa      	ldrb	r2, [r7, #19]
 8004088:	701a      	strb	r2, [r3, #0]
	return ret;
 800408a:	7dfb      	ldrb	r3, [r7, #23]
}
 800408c:	4618      	mov	r0, r3
 800408e:	3718      	adds	r7, #24
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004098:	4b0e      	ldr	r3, [pc, #56]	; (80040d4 <HAL_Init+0x40>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a0d      	ldr	r2, [pc, #52]	; (80040d4 <HAL_Init+0x40>)
 800409e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80040a4:	4b0b      	ldr	r3, [pc, #44]	; (80040d4 <HAL_Init+0x40>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a0a      	ldr	r2, [pc, #40]	; (80040d4 <HAL_Init+0x40>)
 80040aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80040ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80040b0:	4b08      	ldr	r3, [pc, #32]	; (80040d4 <HAL_Init+0x40>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a07      	ldr	r2, [pc, #28]	; (80040d4 <HAL_Init+0x40>)
 80040b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040bc:	2003      	movs	r0, #3
 80040be:	f000 f94f 	bl	8004360 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80040c2:	200f      	movs	r0, #15
 80040c4:	f000 f808 	bl	80040d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80040c8:	f7ff fa08 	bl	80034dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	40023c00 	.word	0x40023c00

080040d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b082      	sub	sp, #8
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80040e0:	4b12      	ldr	r3, [pc, #72]	; (800412c <HAL_InitTick+0x54>)
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	4b12      	ldr	r3, [pc, #72]	; (8004130 <HAL_InitTick+0x58>)
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	4619      	mov	r1, r3
 80040ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80040f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80040f6:	4618      	mov	r0, r3
 80040f8:	f000 f967 	bl	80043ca <HAL_SYSTICK_Config>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d001      	beq.n	8004106 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e00e      	b.n	8004124 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2b0f      	cmp	r3, #15
 800410a:	d80a      	bhi.n	8004122 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800410c:	2200      	movs	r2, #0
 800410e:	6879      	ldr	r1, [r7, #4]
 8004110:	f04f 30ff 	mov.w	r0, #4294967295
 8004114:	f000 f92f 	bl	8004376 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004118:	4a06      	ldr	r2, [pc, #24]	; (8004134 <HAL_InitTick+0x5c>)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800411e:	2300      	movs	r3, #0
 8004120:	e000      	b.n	8004124 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
}
 8004124:	4618      	mov	r0, r3
 8004126:	3708      	adds	r7, #8
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}
 800412c:	20000000 	.word	0x20000000
 8004130:	20000008 	.word	0x20000008
 8004134:	20000004 	.word	0x20000004

08004138 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004138:	b480      	push	{r7}
 800413a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800413c:	4b06      	ldr	r3, [pc, #24]	; (8004158 <HAL_IncTick+0x20>)
 800413e:	781b      	ldrb	r3, [r3, #0]
 8004140:	461a      	mov	r2, r3
 8004142:	4b06      	ldr	r3, [pc, #24]	; (800415c <HAL_IncTick+0x24>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4413      	add	r3, r2
 8004148:	4a04      	ldr	r2, [pc, #16]	; (800415c <HAL_IncTick+0x24>)
 800414a:	6013      	str	r3, [r2, #0]
}
 800414c:	bf00      	nop
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop
 8004158:	20000008 	.word	0x20000008
 800415c:	20009678 	.word	0x20009678

08004160 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004160:	b480      	push	{r7}
 8004162:	af00      	add	r7, sp, #0
  return uwTick;
 8004164:	4b03      	ldr	r3, [pc, #12]	; (8004174 <HAL_GetTick+0x14>)
 8004166:	681b      	ldr	r3, [r3, #0]
}
 8004168:	4618      	mov	r0, r3
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop
 8004174:	20009678 	.word	0x20009678

08004178 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004180:	f7ff ffee 	bl	8004160 <HAL_GetTick>
 8004184:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004190:	d005      	beq.n	800419e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004192:	4b0a      	ldr	r3, [pc, #40]	; (80041bc <HAL_Delay+0x44>)
 8004194:	781b      	ldrb	r3, [r3, #0]
 8004196:	461a      	mov	r2, r3
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	4413      	add	r3, r2
 800419c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800419e:	bf00      	nop
 80041a0:	f7ff ffde 	bl	8004160 <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	68fa      	ldr	r2, [r7, #12]
 80041ac:	429a      	cmp	r2, r3
 80041ae:	d8f7      	bhi.n	80041a0 <HAL_Delay+0x28>
  {
  }
}
 80041b0:	bf00      	nop
 80041b2:	bf00      	nop
 80041b4:	3710      	adds	r7, #16
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	20000008 	.word	0x20000008

080041c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b085      	sub	sp, #20
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f003 0307 	and.w	r3, r3, #7
 80041ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80041d0:	4b0c      	ldr	r3, [pc, #48]	; (8004204 <__NVIC_SetPriorityGrouping+0x44>)
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80041d6:	68ba      	ldr	r2, [r7, #8]
 80041d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80041dc:	4013      	ands	r3, r2
 80041de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80041e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80041ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80041f2:	4a04      	ldr	r2, [pc, #16]	; (8004204 <__NVIC_SetPriorityGrouping+0x44>)
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	60d3      	str	r3, [r2, #12]
}
 80041f8:	bf00      	nop
 80041fa:	3714      	adds	r7, #20
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr
 8004204:	e000ed00 	.word	0xe000ed00

08004208 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004208:	b480      	push	{r7}
 800420a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800420c:	4b04      	ldr	r3, [pc, #16]	; (8004220 <__NVIC_GetPriorityGrouping+0x18>)
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	0a1b      	lsrs	r3, r3, #8
 8004212:	f003 0307 	and.w	r3, r3, #7
}
 8004216:	4618      	mov	r0, r3
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr
 8004220:	e000ed00 	.word	0xe000ed00

08004224 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	4603      	mov	r3, r0
 800422c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800422e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004232:	2b00      	cmp	r3, #0
 8004234:	db0b      	blt.n	800424e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004236:	79fb      	ldrb	r3, [r7, #7]
 8004238:	f003 021f 	and.w	r2, r3, #31
 800423c:	4907      	ldr	r1, [pc, #28]	; (800425c <__NVIC_EnableIRQ+0x38>)
 800423e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004242:	095b      	lsrs	r3, r3, #5
 8004244:	2001      	movs	r0, #1
 8004246:	fa00 f202 	lsl.w	r2, r0, r2
 800424a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800424e:	bf00      	nop
 8004250:	370c      	adds	r7, #12
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	e000e100 	.word	0xe000e100

08004260 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	4603      	mov	r3, r0
 8004268:	6039      	str	r1, [r7, #0]
 800426a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800426c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004270:	2b00      	cmp	r3, #0
 8004272:	db0a      	blt.n	800428a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	b2da      	uxtb	r2, r3
 8004278:	490c      	ldr	r1, [pc, #48]	; (80042ac <__NVIC_SetPriority+0x4c>)
 800427a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800427e:	0112      	lsls	r2, r2, #4
 8004280:	b2d2      	uxtb	r2, r2
 8004282:	440b      	add	r3, r1
 8004284:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004288:	e00a      	b.n	80042a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	b2da      	uxtb	r2, r3
 800428e:	4908      	ldr	r1, [pc, #32]	; (80042b0 <__NVIC_SetPriority+0x50>)
 8004290:	79fb      	ldrb	r3, [r7, #7]
 8004292:	f003 030f 	and.w	r3, r3, #15
 8004296:	3b04      	subs	r3, #4
 8004298:	0112      	lsls	r2, r2, #4
 800429a:	b2d2      	uxtb	r2, r2
 800429c:	440b      	add	r3, r1
 800429e:	761a      	strb	r2, [r3, #24]
}
 80042a0:	bf00      	nop
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr
 80042ac:	e000e100 	.word	0xe000e100
 80042b0:	e000ed00 	.word	0xe000ed00

080042b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b089      	sub	sp, #36	; 0x24
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f003 0307 	and.w	r3, r3, #7
 80042c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	f1c3 0307 	rsb	r3, r3, #7
 80042ce:	2b04      	cmp	r3, #4
 80042d0:	bf28      	it	cs
 80042d2:	2304      	movcs	r3, #4
 80042d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	3304      	adds	r3, #4
 80042da:	2b06      	cmp	r3, #6
 80042dc:	d902      	bls.n	80042e4 <NVIC_EncodePriority+0x30>
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	3b03      	subs	r3, #3
 80042e2:	e000      	b.n	80042e6 <NVIC_EncodePriority+0x32>
 80042e4:	2300      	movs	r3, #0
 80042e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042e8:	f04f 32ff 	mov.w	r2, #4294967295
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	fa02 f303 	lsl.w	r3, r2, r3
 80042f2:	43da      	mvns	r2, r3
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	401a      	ands	r2, r3
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042fc:	f04f 31ff 	mov.w	r1, #4294967295
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	fa01 f303 	lsl.w	r3, r1, r3
 8004306:	43d9      	mvns	r1, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800430c:	4313      	orrs	r3, r2
         );
}
 800430e:	4618      	mov	r0, r3
 8004310:	3724      	adds	r7, #36	; 0x24
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
	...

0800431c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	3b01      	subs	r3, #1
 8004328:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800432c:	d301      	bcc.n	8004332 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800432e:	2301      	movs	r3, #1
 8004330:	e00f      	b.n	8004352 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004332:	4a0a      	ldr	r2, [pc, #40]	; (800435c <SysTick_Config+0x40>)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	3b01      	subs	r3, #1
 8004338:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800433a:	210f      	movs	r1, #15
 800433c:	f04f 30ff 	mov.w	r0, #4294967295
 8004340:	f7ff ff8e 	bl	8004260 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004344:	4b05      	ldr	r3, [pc, #20]	; (800435c <SysTick_Config+0x40>)
 8004346:	2200      	movs	r2, #0
 8004348:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800434a:	4b04      	ldr	r3, [pc, #16]	; (800435c <SysTick_Config+0x40>)
 800434c:	2207      	movs	r2, #7
 800434e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004350:	2300      	movs	r3, #0
}
 8004352:	4618      	mov	r0, r3
 8004354:	3708      	adds	r7, #8
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	e000e010 	.word	0xe000e010

08004360 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b082      	sub	sp, #8
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f7ff ff29 	bl	80041c0 <__NVIC_SetPriorityGrouping>
}
 800436e:	bf00      	nop
 8004370:	3708      	adds	r7, #8
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}

08004376 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004376:	b580      	push	{r7, lr}
 8004378:	b086      	sub	sp, #24
 800437a:	af00      	add	r7, sp, #0
 800437c:	4603      	mov	r3, r0
 800437e:	60b9      	str	r1, [r7, #8]
 8004380:	607a      	str	r2, [r7, #4]
 8004382:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004384:	2300      	movs	r3, #0
 8004386:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004388:	f7ff ff3e 	bl	8004208 <__NVIC_GetPriorityGrouping>
 800438c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	68b9      	ldr	r1, [r7, #8]
 8004392:	6978      	ldr	r0, [r7, #20]
 8004394:	f7ff ff8e 	bl	80042b4 <NVIC_EncodePriority>
 8004398:	4602      	mov	r2, r0
 800439a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800439e:	4611      	mov	r1, r2
 80043a0:	4618      	mov	r0, r3
 80043a2:	f7ff ff5d 	bl	8004260 <__NVIC_SetPriority>
}
 80043a6:	bf00      	nop
 80043a8:	3718      	adds	r7, #24
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}

080043ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043ae:	b580      	push	{r7, lr}
 80043b0:	b082      	sub	sp, #8
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	4603      	mov	r3, r0
 80043b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043bc:	4618      	mov	r0, r3
 80043be:	f7ff ff31 	bl	8004224 <__NVIC_EnableIRQ>
}
 80043c2:	bf00      	nop
 80043c4:	3708      	adds	r7, #8
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}

080043ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80043ca:	b580      	push	{r7, lr}
 80043cc:	b082      	sub	sp, #8
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f7ff ffa2 	bl	800431c <SysTick_Config>
 80043d8:	4603      	mov	r3, r0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3708      	adds	r7, #8
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}
	...

080043e4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2b04      	cmp	r3, #4
 80043f0:	d106      	bne.n	8004400 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80043f2:	4b09      	ldr	r3, [pc, #36]	; (8004418 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a08      	ldr	r2, [pc, #32]	; (8004418 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80043f8:	f043 0304 	orr.w	r3, r3, #4
 80043fc:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80043fe:	e005      	b.n	800440c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8004400:	4b05      	ldr	r3, [pc, #20]	; (8004418 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a04      	ldr	r2, [pc, #16]	; (8004418 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004406:	f023 0304 	bic.w	r3, r3, #4
 800440a:	6013      	str	r3, [r2, #0]
}
 800440c:	bf00      	nop
 800440e:	370c      	adds	r7, #12
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr
 8004418:	e000e010 	.word	0xe000e010

0800441c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004428:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800442a:	f7ff fe99 	bl	8004160 <HAL_GetTick>
 800442e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004436:	b2db      	uxtb	r3, r3
 8004438:	2b02      	cmp	r3, #2
 800443a:	d008      	beq.n	800444e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2280      	movs	r2, #128	; 0x80
 8004440:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e052      	b.n	80044f4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f022 0216 	bic.w	r2, r2, #22
 800445c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	695a      	ldr	r2, [r3, #20]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800446c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004472:	2b00      	cmp	r3, #0
 8004474:	d103      	bne.n	800447e <HAL_DMA_Abort+0x62>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800447a:	2b00      	cmp	r3, #0
 800447c:	d007      	beq.n	800448e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f022 0208 	bic.w	r2, r2, #8
 800448c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f022 0201 	bic.w	r2, r2, #1
 800449c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800449e:	e013      	b.n	80044c8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80044a0:	f7ff fe5e 	bl	8004160 <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	2b05      	cmp	r3, #5
 80044ac:	d90c      	bls.n	80044c8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2220      	movs	r2, #32
 80044b2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2203      	movs	r2, #3
 80044b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	e015      	b.n	80044f4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0301 	and.w	r3, r3, #1
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d1e4      	bne.n	80044a0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044da:	223f      	movs	r2, #63	; 0x3f
 80044dc:	409a      	lsls	r2, r3
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2201      	movs	r2, #1
 80044e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3710      	adds	r7, #16
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}

080044fc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800450a:	b2db      	uxtb	r3, r3
 800450c:	2b02      	cmp	r3, #2
 800450e:	d004      	beq.n	800451a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2280      	movs	r2, #128	; 0x80
 8004514:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e00c      	b.n	8004534 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2205      	movs	r2, #5
 800451e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f022 0201 	bic.w	r2, r2, #1
 8004530:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004532:	2300      	movs	r3, #0
}
 8004534:	4618      	mov	r0, r3
 8004536:	370c      	adds	r7, #12
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr

08004540 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004540:	b480      	push	{r7}
 8004542:	b089      	sub	sp, #36	; 0x24
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800454a:	2300      	movs	r3, #0
 800454c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800454e:	2300      	movs	r3, #0
 8004550:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004552:	2300      	movs	r3, #0
 8004554:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004556:	2300      	movs	r3, #0
 8004558:	61fb      	str	r3, [r7, #28]
 800455a:	e16b      	b.n	8004834 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800455c:	2201      	movs	r2, #1
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	fa02 f303 	lsl.w	r3, r2, r3
 8004564:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	4013      	ands	r3, r2
 800456e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004570:	693a      	ldr	r2, [r7, #16]
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	429a      	cmp	r2, r3
 8004576:	f040 815a 	bne.w	800482e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f003 0303 	and.w	r3, r3, #3
 8004582:	2b01      	cmp	r3, #1
 8004584:	d005      	beq.n	8004592 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800458e:	2b02      	cmp	r3, #2
 8004590:	d130      	bne.n	80045f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	005b      	lsls	r3, r3, #1
 800459c:	2203      	movs	r2, #3
 800459e:	fa02 f303 	lsl.w	r3, r2, r3
 80045a2:	43db      	mvns	r3, r3
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	4013      	ands	r3, r2
 80045a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	68da      	ldr	r2, [r3, #12]
 80045ae:	69fb      	ldr	r3, [r7, #28]
 80045b0:	005b      	lsls	r3, r3, #1
 80045b2:	fa02 f303 	lsl.w	r3, r2, r3
 80045b6:	69ba      	ldr	r2, [r7, #24]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	69ba      	ldr	r2, [r7, #24]
 80045c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045c8:	2201      	movs	r2, #1
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	fa02 f303 	lsl.w	r3, r2, r3
 80045d0:	43db      	mvns	r3, r3
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	4013      	ands	r3, r2
 80045d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	091b      	lsrs	r3, r3, #4
 80045de:	f003 0201 	and.w	r2, r3, #1
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	fa02 f303 	lsl.w	r3, r2, r3
 80045e8:	69ba      	ldr	r2, [r7, #24]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	69ba      	ldr	r2, [r7, #24]
 80045f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	f003 0303 	and.w	r3, r3, #3
 80045fc:	2b03      	cmp	r3, #3
 80045fe:	d017      	beq.n	8004630 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004606:	69fb      	ldr	r3, [r7, #28]
 8004608:	005b      	lsls	r3, r3, #1
 800460a:	2203      	movs	r2, #3
 800460c:	fa02 f303 	lsl.w	r3, r2, r3
 8004610:	43db      	mvns	r3, r3
 8004612:	69ba      	ldr	r2, [r7, #24]
 8004614:	4013      	ands	r3, r2
 8004616:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	689a      	ldr	r2, [r3, #8]
 800461c:	69fb      	ldr	r3, [r7, #28]
 800461e:	005b      	lsls	r3, r3, #1
 8004620:	fa02 f303 	lsl.w	r3, r2, r3
 8004624:	69ba      	ldr	r2, [r7, #24]
 8004626:	4313      	orrs	r3, r2
 8004628:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	69ba      	ldr	r2, [r7, #24]
 800462e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f003 0303 	and.w	r3, r3, #3
 8004638:	2b02      	cmp	r3, #2
 800463a:	d123      	bne.n	8004684 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	08da      	lsrs	r2, r3, #3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	3208      	adds	r2, #8
 8004644:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004648:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	f003 0307 	and.w	r3, r3, #7
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	220f      	movs	r2, #15
 8004654:	fa02 f303 	lsl.w	r3, r2, r3
 8004658:	43db      	mvns	r3, r3
 800465a:	69ba      	ldr	r2, [r7, #24]
 800465c:	4013      	ands	r3, r2
 800465e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	691a      	ldr	r2, [r3, #16]
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	f003 0307 	and.w	r3, r3, #7
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	fa02 f303 	lsl.w	r3, r2, r3
 8004670:	69ba      	ldr	r2, [r7, #24]
 8004672:	4313      	orrs	r3, r2
 8004674:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	08da      	lsrs	r2, r3, #3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	3208      	adds	r2, #8
 800467e:	69b9      	ldr	r1, [r7, #24]
 8004680:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	005b      	lsls	r3, r3, #1
 800468e:	2203      	movs	r2, #3
 8004690:	fa02 f303 	lsl.w	r3, r2, r3
 8004694:	43db      	mvns	r3, r3
 8004696:	69ba      	ldr	r2, [r7, #24]
 8004698:	4013      	ands	r3, r2
 800469a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	f003 0203 	and.w	r2, r3, #3
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	005b      	lsls	r3, r3, #1
 80046a8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ac:	69ba      	ldr	r2, [r7, #24]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f000 80b4 	beq.w	800482e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046c6:	2300      	movs	r3, #0
 80046c8:	60fb      	str	r3, [r7, #12]
 80046ca:	4b60      	ldr	r3, [pc, #384]	; (800484c <HAL_GPIO_Init+0x30c>)
 80046cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ce:	4a5f      	ldr	r2, [pc, #380]	; (800484c <HAL_GPIO_Init+0x30c>)
 80046d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046d4:	6453      	str	r3, [r2, #68]	; 0x44
 80046d6:	4b5d      	ldr	r3, [pc, #372]	; (800484c <HAL_GPIO_Init+0x30c>)
 80046d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046de:	60fb      	str	r3, [r7, #12]
 80046e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80046e2:	4a5b      	ldr	r2, [pc, #364]	; (8004850 <HAL_GPIO_Init+0x310>)
 80046e4:	69fb      	ldr	r3, [r7, #28]
 80046e6:	089b      	lsrs	r3, r3, #2
 80046e8:	3302      	adds	r3, #2
 80046ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	f003 0303 	and.w	r3, r3, #3
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	220f      	movs	r2, #15
 80046fa:	fa02 f303 	lsl.w	r3, r2, r3
 80046fe:	43db      	mvns	r3, r3
 8004700:	69ba      	ldr	r2, [r7, #24]
 8004702:	4013      	ands	r3, r2
 8004704:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	4a52      	ldr	r2, [pc, #328]	; (8004854 <HAL_GPIO_Init+0x314>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d02b      	beq.n	8004766 <HAL_GPIO_Init+0x226>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a51      	ldr	r2, [pc, #324]	; (8004858 <HAL_GPIO_Init+0x318>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d025      	beq.n	8004762 <HAL_GPIO_Init+0x222>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a50      	ldr	r2, [pc, #320]	; (800485c <HAL_GPIO_Init+0x31c>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d01f      	beq.n	800475e <HAL_GPIO_Init+0x21e>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a4f      	ldr	r2, [pc, #316]	; (8004860 <HAL_GPIO_Init+0x320>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d019      	beq.n	800475a <HAL_GPIO_Init+0x21a>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a4e      	ldr	r2, [pc, #312]	; (8004864 <HAL_GPIO_Init+0x324>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d013      	beq.n	8004756 <HAL_GPIO_Init+0x216>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a4d      	ldr	r2, [pc, #308]	; (8004868 <HAL_GPIO_Init+0x328>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d00d      	beq.n	8004752 <HAL_GPIO_Init+0x212>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a4c      	ldr	r2, [pc, #304]	; (800486c <HAL_GPIO_Init+0x32c>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d007      	beq.n	800474e <HAL_GPIO_Init+0x20e>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a4b      	ldr	r2, [pc, #300]	; (8004870 <HAL_GPIO_Init+0x330>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d101      	bne.n	800474a <HAL_GPIO_Init+0x20a>
 8004746:	2307      	movs	r3, #7
 8004748:	e00e      	b.n	8004768 <HAL_GPIO_Init+0x228>
 800474a:	2308      	movs	r3, #8
 800474c:	e00c      	b.n	8004768 <HAL_GPIO_Init+0x228>
 800474e:	2306      	movs	r3, #6
 8004750:	e00a      	b.n	8004768 <HAL_GPIO_Init+0x228>
 8004752:	2305      	movs	r3, #5
 8004754:	e008      	b.n	8004768 <HAL_GPIO_Init+0x228>
 8004756:	2304      	movs	r3, #4
 8004758:	e006      	b.n	8004768 <HAL_GPIO_Init+0x228>
 800475a:	2303      	movs	r3, #3
 800475c:	e004      	b.n	8004768 <HAL_GPIO_Init+0x228>
 800475e:	2302      	movs	r3, #2
 8004760:	e002      	b.n	8004768 <HAL_GPIO_Init+0x228>
 8004762:	2301      	movs	r3, #1
 8004764:	e000      	b.n	8004768 <HAL_GPIO_Init+0x228>
 8004766:	2300      	movs	r3, #0
 8004768:	69fa      	ldr	r2, [r7, #28]
 800476a:	f002 0203 	and.w	r2, r2, #3
 800476e:	0092      	lsls	r2, r2, #2
 8004770:	4093      	lsls	r3, r2
 8004772:	69ba      	ldr	r2, [r7, #24]
 8004774:	4313      	orrs	r3, r2
 8004776:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004778:	4935      	ldr	r1, [pc, #212]	; (8004850 <HAL_GPIO_Init+0x310>)
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	089b      	lsrs	r3, r3, #2
 800477e:	3302      	adds	r3, #2
 8004780:	69ba      	ldr	r2, [r7, #24]
 8004782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004786:	4b3b      	ldr	r3, [pc, #236]	; (8004874 <HAL_GPIO_Init+0x334>)
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	43db      	mvns	r3, r3
 8004790:	69ba      	ldr	r2, [r7, #24]
 8004792:	4013      	ands	r3, r2
 8004794:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d003      	beq.n	80047aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80047a2:	69ba      	ldr	r2, [r7, #24]
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80047aa:	4a32      	ldr	r2, [pc, #200]	; (8004874 <HAL_GPIO_Init+0x334>)
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80047b0:	4b30      	ldr	r3, [pc, #192]	; (8004874 <HAL_GPIO_Init+0x334>)
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	43db      	mvns	r3, r3
 80047ba:	69ba      	ldr	r2, [r7, #24]
 80047bc:	4013      	ands	r3, r2
 80047be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d003      	beq.n	80047d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80047cc:	69ba      	ldr	r2, [r7, #24]
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80047d4:	4a27      	ldr	r2, [pc, #156]	; (8004874 <HAL_GPIO_Init+0x334>)
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80047da:	4b26      	ldr	r3, [pc, #152]	; (8004874 <HAL_GPIO_Init+0x334>)
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	43db      	mvns	r3, r3
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	4013      	ands	r3, r2
 80047e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d003      	beq.n	80047fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80047f6:	69ba      	ldr	r2, [r7, #24]
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80047fe:	4a1d      	ldr	r2, [pc, #116]	; (8004874 <HAL_GPIO_Init+0x334>)
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004804:	4b1b      	ldr	r3, [pc, #108]	; (8004874 <HAL_GPIO_Init+0x334>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	43db      	mvns	r3, r3
 800480e:	69ba      	ldr	r2, [r7, #24]
 8004810:	4013      	ands	r3, r2
 8004812:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d003      	beq.n	8004828 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004820:	69ba      	ldr	r2, [r7, #24]
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	4313      	orrs	r3, r2
 8004826:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004828:	4a12      	ldr	r2, [pc, #72]	; (8004874 <HAL_GPIO_Init+0x334>)
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	3301      	adds	r3, #1
 8004832:	61fb      	str	r3, [r7, #28]
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	2b0f      	cmp	r3, #15
 8004838:	f67f ae90 	bls.w	800455c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800483c:	bf00      	nop
 800483e:	bf00      	nop
 8004840:	3724      	adds	r7, #36	; 0x24
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	40023800 	.word	0x40023800
 8004850:	40013800 	.word	0x40013800
 8004854:	40020000 	.word	0x40020000
 8004858:	40020400 	.word	0x40020400
 800485c:	40020800 	.word	0x40020800
 8004860:	40020c00 	.word	0x40020c00
 8004864:	40021000 	.word	0x40021000
 8004868:	40021400 	.word	0x40021400
 800486c:	40021800 	.word	0x40021800
 8004870:	40021c00 	.word	0x40021c00
 8004874:	40013c00 	.word	0x40013c00

08004878 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	460b      	mov	r3, r1
 8004882:	807b      	strh	r3, [r7, #2]
 8004884:	4613      	mov	r3, r2
 8004886:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004888:	787b      	ldrb	r3, [r7, #1]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d003      	beq.n	8004896 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800488e:	887a      	ldrh	r2, [r7, #2]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004894:	e003      	b.n	800489e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004896:	887b      	ldrh	r3, [r7, #2]
 8004898:	041a      	lsls	r2, r3, #16
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	619a      	str	r2, [r3, #24]
}
 800489e:	bf00      	nop
 80048a0:	370c      	adds	r7, #12
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr
	...

080048ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b086      	sub	sp, #24
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d101      	bne.n	80048be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e267      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0301 	and.w	r3, r3, #1
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d075      	beq.n	80049b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80048ca:	4b88      	ldr	r3, [pc, #544]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	f003 030c 	and.w	r3, r3, #12
 80048d2:	2b04      	cmp	r3, #4
 80048d4:	d00c      	beq.n	80048f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048d6:	4b85      	ldr	r3, [pc, #532]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80048de:	2b08      	cmp	r3, #8
 80048e0:	d112      	bne.n	8004908 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048e2:	4b82      	ldr	r3, [pc, #520]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048ee:	d10b      	bne.n	8004908 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048f0:	4b7e      	ldr	r3, [pc, #504]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d05b      	beq.n	80049b4 <HAL_RCC_OscConfig+0x108>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d157      	bne.n	80049b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	e242      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004910:	d106      	bne.n	8004920 <HAL_RCC_OscConfig+0x74>
 8004912:	4b76      	ldr	r3, [pc, #472]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a75      	ldr	r2, [pc, #468]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 8004918:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800491c:	6013      	str	r3, [r2, #0]
 800491e:	e01d      	b.n	800495c <HAL_RCC_OscConfig+0xb0>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004928:	d10c      	bne.n	8004944 <HAL_RCC_OscConfig+0x98>
 800492a:	4b70      	ldr	r3, [pc, #448]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a6f      	ldr	r2, [pc, #444]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 8004930:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004934:	6013      	str	r3, [r2, #0]
 8004936:	4b6d      	ldr	r3, [pc, #436]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a6c      	ldr	r2, [pc, #432]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 800493c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004940:	6013      	str	r3, [r2, #0]
 8004942:	e00b      	b.n	800495c <HAL_RCC_OscConfig+0xb0>
 8004944:	4b69      	ldr	r3, [pc, #420]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a68      	ldr	r2, [pc, #416]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 800494a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800494e:	6013      	str	r3, [r2, #0]
 8004950:	4b66      	ldr	r3, [pc, #408]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a65      	ldr	r2, [pc, #404]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 8004956:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800495a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d013      	beq.n	800498c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004964:	f7ff fbfc 	bl	8004160 <HAL_GetTick>
 8004968:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800496a:	e008      	b.n	800497e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800496c:	f7ff fbf8 	bl	8004160 <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	2b64      	cmp	r3, #100	; 0x64
 8004978:	d901      	bls.n	800497e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e207      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800497e:	4b5b      	ldr	r3, [pc, #364]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d0f0      	beq.n	800496c <HAL_RCC_OscConfig+0xc0>
 800498a:	e014      	b.n	80049b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800498c:	f7ff fbe8 	bl	8004160 <HAL_GetTick>
 8004990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004992:	e008      	b.n	80049a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004994:	f7ff fbe4 	bl	8004160 <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	2b64      	cmp	r3, #100	; 0x64
 80049a0:	d901      	bls.n	80049a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049a2:	2303      	movs	r3, #3
 80049a4:	e1f3      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049a6:	4b51      	ldr	r3, [pc, #324]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d1f0      	bne.n	8004994 <HAL_RCC_OscConfig+0xe8>
 80049b2:	e000      	b.n	80049b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0302 	and.w	r3, r3, #2
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d063      	beq.n	8004a8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80049c2:	4b4a      	ldr	r3, [pc, #296]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	f003 030c 	and.w	r3, r3, #12
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00b      	beq.n	80049e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049ce:	4b47      	ldr	r3, [pc, #284]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80049d6:	2b08      	cmp	r3, #8
 80049d8:	d11c      	bne.n	8004a14 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049da:	4b44      	ldr	r3, [pc, #272]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d116      	bne.n	8004a14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049e6:	4b41      	ldr	r3, [pc, #260]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 0302 	and.w	r3, r3, #2
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d005      	beq.n	80049fe <HAL_RCC_OscConfig+0x152>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d001      	beq.n	80049fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e1c7      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049fe:	4b3b      	ldr	r3, [pc, #236]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	00db      	lsls	r3, r3, #3
 8004a0c:	4937      	ldr	r1, [pc, #220]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a12:	e03a      	b.n	8004a8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d020      	beq.n	8004a5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a1c:	4b34      	ldr	r3, [pc, #208]	; (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004a1e:	2201      	movs	r2, #1
 8004a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a22:	f7ff fb9d 	bl	8004160 <HAL_GetTick>
 8004a26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a28:	e008      	b.n	8004a3c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a2a:	f7ff fb99 	bl	8004160 <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	2b02      	cmp	r3, #2
 8004a36:	d901      	bls.n	8004a3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e1a8      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a3c:	4b2b      	ldr	r3, [pc, #172]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0302 	and.w	r3, r3, #2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d0f0      	beq.n	8004a2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a48:	4b28      	ldr	r3, [pc, #160]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	691b      	ldr	r3, [r3, #16]
 8004a54:	00db      	lsls	r3, r3, #3
 8004a56:	4925      	ldr	r1, [pc, #148]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	600b      	str	r3, [r1, #0]
 8004a5c:	e015      	b.n	8004a8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a5e:	4b24      	ldr	r3, [pc, #144]	; (8004af0 <HAL_RCC_OscConfig+0x244>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a64:	f7ff fb7c 	bl	8004160 <HAL_GetTick>
 8004a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a6a:	e008      	b.n	8004a7e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a6c:	f7ff fb78 	bl	8004160 <HAL_GetTick>
 8004a70:	4602      	mov	r2, r0
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d901      	bls.n	8004a7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e187      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a7e:	4b1b      	ldr	r3, [pc, #108]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0302 	and.w	r3, r3, #2
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1f0      	bne.n	8004a6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0308 	and.w	r3, r3, #8
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d036      	beq.n	8004b04 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	695b      	ldr	r3, [r3, #20]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d016      	beq.n	8004acc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a9e:	4b15      	ldr	r3, [pc, #84]	; (8004af4 <HAL_RCC_OscConfig+0x248>)
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aa4:	f7ff fb5c 	bl	8004160 <HAL_GetTick>
 8004aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004aaa:	e008      	b.n	8004abe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004aac:	f7ff fb58 	bl	8004160 <HAL_GetTick>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d901      	bls.n	8004abe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e167      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004abe:	4b0b      	ldr	r3, [pc, #44]	; (8004aec <HAL_RCC_OscConfig+0x240>)
 8004ac0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ac2:	f003 0302 	and.w	r3, r3, #2
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d0f0      	beq.n	8004aac <HAL_RCC_OscConfig+0x200>
 8004aca:	e01b      	b.n	8004b04 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004acc:	4b09      	ldr	r3, [pc, #36]	; (8004af4 <HAL_RCC_OscConfig+0x248>)
 8004ace:	2200      	movs	r2, #0
 8004ad0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ad2:	f7ff fb45 	bl	8004160 <HAL_GetTick>
 8004ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ad8:	e00e      	b.n	8004af8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ada:	f7ff fb41 	bl	8004160 <HAL_GetTick>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	1ad3      	subs	r3, r2, r3
 8004ae4:	2b02      	cmp	r3, #2
 8004ae6:	d907      	bls.n	8004af8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ae8:	2303      	movs	r3, #3
 8004aea:	e150      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
 8004aec:	40023800 	.word	0x40023800
 8004af0:	42470000 	.word	0x42470000
 8004af4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004af8:	4b88      	ldr	r3, [pc, #544]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004afa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004afc:	f003 0302 	and.w	r3, r3, #2
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d1ea      	bne.n	8004ada <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 0304 	and.w	r3, r3, #4
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	f000 8097 	beq.w	8004c40 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b12:	2300      	movs	r3, #0
 8004b14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b16:	4b81      	ldr	r3, [pc, #516]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d10f      	bne.n	8004b42 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b22:	2300      	movs	r3, #0
 8004b24:	60bb      	str	r3, [r7, #8]
 8004b26:	4b7d      	ldr	r3, [pc, #500]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2a:	4a7c      	ldr	r2, [pc, #496]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004b2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b30:	6413      	str	r3, [r2, #64]	; 0x40
 8004b32:	4b7a      	ldr	r3, [pc, #488]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b3a:	60bb      	str	r3, [r7, #8]
 8004b3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b42:	4b77      	ldr	r3, [pc, #476]	; (8004d20 <HAL_RCC_OscConfig+0x474>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d118      	bne.n	8004b80 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b4e:	4b74      	ldr	r3, [pc, #464]	; (8004d20 <HAL_RCC_OscConfig+0x474>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a73      	ldr	r2, [pc, #460]	; (8004d20 <HAL_RCC_OscConfig+0x474>)
 8004b54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b5a:	f7ff fb01 	bl	8004160 <HAL_GetTick>
 8004b5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b60:	e008      	b.n	8004b74 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b62:	f7ff fafd 	bl	8004160 <HAL_GetTick>
 8004b66:	4602      	mov	r2, r0
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	1ad3      	subs	r3, r2, r3
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d901      	bls.n	8004b74 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004b70:	2303      	movs	r3, #3
 8004b72:	e10c      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b74:	4b6a      	ldr	r3, [pc, #424]	; (8004d20 <HAL_RCC_OscConfig+0x474>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d0f0      	beq.n	8004b62 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d106      	bne.n	8004b96 <HAL_RCC_OscConfig+0x2ea>
 8004b88:	4b64      	ldr	r3, [pc, #400]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b8c:	4a63      	ldr	r2, [pc, #396]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004b8e:	f043 0301 	orr.w	r3, r3, #1
 8004b92:	6713      	str	r3, [r2, #112]	; 0x70
 8004b94:	e01c      	b.n	8004bd0 <HAL_RCC_OscConfig+0x324>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	2b05      	cmp	r3, #5
 8004b9c:	d10c      	bne.n	8004bb8 <HAL_RCC_OscConfig+0x30c>
 8004b9e:	4b5f      	ldr	r3, [pc, #380]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ba2:	4a5e      	ldr	r2, [pc, #376]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004ba4:	f043 0304 	orr.w	r3, r3, #4
 8004ba8:	6713      	str	r3, [r2, #112]	; 0x70
 8004baa:	4b5c      	ldr	r3, [pc, #368]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004bac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bae:	4a5b      	ldr	r2, [pc, #364]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004bb0:	f043 0301 	orr.w	r3, r3, #1
 8004bb4:	6713      	str	r3, [r2, #112]	; 0x70
 8004bb6:	e00b      	b.n	8004bd0 <HAL_RCC_OscConfig+0x324>
 8004bb8:	4b58      	ldr	r3, [pc, #352]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004bba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bbc:	4a57      	ldr	r2, [pc, #348]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004bbe:	f023 0301 	bic.w	r3, r3, #1
 8004bc2:	6713      	str	r3, [r2, #112]	; 0x70
 8004bc4:	4b55      	ldr	r3, [pc, #340]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bc8:	4a54      	ldr	r2, [pc, #336]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004bca:	f023 0304 	bic.w	r3, r3, #4
 8004bce:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d015      	beq.n	8004c04 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd8:	f7ff fac2 	bl	8004160 <HAL_GetTick>
 8004bdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bde:	e00a      	b.n	8004bf6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004be0:	f7ff fabe 	bl	8004160 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d901      	bls.n	8004bf6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e0cb      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bf6:	4b49      	ldr	r3, [pc, #292]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004bf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bfa:	f003 0302 	and.w	r3, r3, #2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d0ee      	beq.n	8004be0 <HAL_RCC_OscConfig+0x334>
 8004c02:	e014      	b.n	8004c2e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c04:	f7ff faac 	bl	8004160 <HAL_GetTick>
 8004c08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c0a:	e00a      	b.n	8004c22 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c0c:	f7ff faa8 	bl	8004160 <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d901      	bls.n	8004c22 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e0b5      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c22:	4b3e      	ldr	r3, [pc, #248]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004c24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c26:	f003 0302 	and.w	r3, r3, #2
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d1ee      	bne.n	8004c0c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c2e:	7dfb      	ldrb	r3, [r7, #23]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d105      	bne.n	8004c40 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c34:	4b39      	ldr	r3, [pc, #228]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c38:	4a38      	ldr	r2, [pc, #224]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004c3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c3e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	699b      	ldr	r3, [r3, #24]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	f000 80a1 	beq.w	8004d8c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c4a:	4b34      	ldr	r3, [pc, #208]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	f003 030c 	and.w	r3, r3, #12
 8004c52:	2b08      	cmp	r3, #8
 8004c54:	d05c      	beq.n	8004d10 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	699b      	ldr	r3, [r3, #24]
 8004c5a:	2b02      	cmp	r3, #2
 8004c5c:	d141      	bne.n	8004ce2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c5e:	4b31      	ldr	r3, [pc, #196]	; (8004d24 <HAL_RCC_OscConfig+0x478>)
 8004c60:	2200      	movs	r2, #0
 8004c62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c64:	f7ff fa7c 	bl	8004160 <HAL_GetTick>
 8004c68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c6a:	e008      	b.n	8004c7e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c6c:	f7ff fa78 	bl	8004160 <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b02      	cmp	r3, #2
 8004c78:	d901      	bls.n	8004c7e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e087      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c7e:	4b27      	ldr	r3, [pc, #156]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d1f0      	bne.n	8004c6c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	69da      	ldr	r2, [r3, #28]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6a1b      	ldr	r3, [r3, #32]
 8004c92:	431a      	orrs	r2, r3
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c98:	019b      	lsls	r3, r3, #6
 8004c9a:	431a      	orrs	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ca0:	085b      	lsrs	r3, r3, #1
 8004ca2:	3b01      	subs	r3, #1
 8004ca4:	041b      	lsls	r3, r3, #16
 8004ca6:	431a      	orrs	r2, r3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cac:	061b      	lsls	r3, r3, #24
 8004cae:	491b      	ldr	r1, [pc, #108]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004cb4:	4b1b      	ldr	r3, [pc, #108]	; (8004d24 <HAL_RCC_OscConfig+0x478>)
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cba:	f7ff fa51 	bl	8004160 <HAL_GetTick>
 8004cbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cc0:	e008      	b.n	8004cd4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004cc2:	f7ff fa4d 	bl	8004160 <HAL_GetTick>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	d901      	bls.n	8004cd4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e05c      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cd4:	4b11      	ldr	r3, [pc, #68]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d0f0      	beq.n	8004cc2 <HAL_RCC_OscConfig+0x416>
 8004ce0:	e054      	b.n	8004d8c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ce2:	4b10      	ldr	r3, [pc, #64]	; (8004d24 <HAL_RCC_OscConfig+0x478>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ce8:	f7ff fa3a 	bl	8004160 <HAL_GetTick>
 8004cec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cee:	e008      	b.n	8004d02 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004cf0:	f7ff fa36 	bl	8004160 <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d901      	bls.n	8004d02 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e045      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d02:	4b06      	ldr	r3, [pc, #24]	; (8004d1c <HAL_RCC_OscConfig+0x470>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1f0      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x444>
 8004d0e:	e03d      	b.n	8004d8c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	699b      	ldr	r3, [r3, #24]
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d107      	bne.n	8004d28 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e038      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
 8004d1c:	40023800 	.word	0x40023800
 8004d20:	40007000 	.word	0x40007000
 8004d24:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d28:	4b1b      	ldr	r3, [pc, #108]	; (8004d98 <HAL_RCC_OscConfig+0x4ec>)
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d028      	beq.n	8004d88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d121      	bne.n	8004d88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	d11a      	bne.n	8004d88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004d58:	4013      	ands	r3, r2
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004d5e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d111      	bne.n	8004d88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d6e:	085b      	lsrs	r3, r3, #1
 8004d70:	3b01      	subs	r3, #1
 8004d72:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d107      	bne.n	8004d88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d82:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d001      	beq.n	8004d8c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e000      	b.n	8004d8e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004d8c:	2300      	movs	r3, #0
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3718      	adds	r7, #24
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	40023800 	.word	0x40023800

08004d9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d101      	bne.n	8004db0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	e0cc      	b.n	8004f4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004db0:	4b68      	ldr	r3, [pc, #416]	; (8004f54 <HAL_RCC_ClockConfig+0x1b8>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 0307 	and.w	r3, r3, #7
 8004db8:	683a      	ldr	r2, [r7, #0]
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d90c      	bls.n	8004dd8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dbe:	4b65      	ldr	r3, [pc, #404]	; (8004f54 <HAL_RCC_ClockConfig+0x1b8>)
 8004dc0:	683a      	ldr	r2, [r7, #0]
 8004dc2:	b2d2      	uxtb	r2, r2
 8004dc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dc6:	4b63      	ldr	r3, [pc, #396]	; (8004f54 <HAL_RCC_ClockConfig+0x1b8>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0307 	and.w	r3, r3, #7
 8004dce:	683a      	ldr	r2, [r7, #0]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d001      	beq.n	8004dd8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e0b8      	b.n	8004f4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 0302 	and.w	r3, r3, #2
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d020      	beq.n	8004e26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0304 	and.w	r3, r3, #4
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d005      	beq.n	8004dfc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004df0:	4b59      	ldr	r3, [pc, #356]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	4a58      	ldr	r2, [pc, #352]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004df6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004dfa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0308 	and.w	r3, r3, #8
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d005      	beq.n	8004e14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e08:	4b53      	ldr	r3, [pc, #332]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	4a52      	ldr	r2, [pc, #328]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004e12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e14:	4b50      	ldr	r3, [pc, #320]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	494d      	ldr	r1, [pc, #308]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004e22:	4313      	orrs	r3, r2
 8004e24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f003 0301 	and.w	r3, r3, #1
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d044      	beq.n	8004ebc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d107      	bne.n	8004e4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e3a:	4b47      	ldr	r3, [pc, #284]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d119      	bne.n	8004e7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e07f      	b.n	8004f4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	2b02      	cmp	r3, #2
 8004e50:	d003      	beq.n	8004e5a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e56:	2b03      	cmp	r3, #3
 8004e58:	d107      	bne.n	8004e6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e5a:	4b3f      	ldr	r3, [pc, #252]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d109      	bne.n	8004e7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e06f      	b.n	8004f4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e6a:	4b3b      	ldr	r3, [pc, #236]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 0302 	and.w	r3, r3, #2
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d101      	bne.n	8004e7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e067      	b.n	8004f4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e7a:	4b37      	ldr	r3, [pc, #220]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f023 0203 	bic.w	r2, r3, #3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	4934      	ldr	r1, [pc, #208]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e8c:	f7ff f968 	bl	8004160 <HAL_GetTick>
 8004e90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e92:	e00a      	b.n	8004eaa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e94:	f7ff f964 	bl	8004160 <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d901      	bls.n	8004eaa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	e04f      	b.n	8004f4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eaa:	4b2b      	ldr	r3, [pc, #172]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	f003 020c 	and.w	r2, r3, #12
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d1eb      	bne.n	8004e94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ebc:	4b25      	ldr	r3, [pc, #148]	; (8004f54 <HAL_RCC_ClockConfig+0x1b8>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0307 	and.w	r3, r3, #7
 8004ec4:	683a      	ldr	r2, [r7, #0]
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d20c      	bcs.n	8004ee4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eca:	4b22      	ldr	r3, [pc, #136]	; (8004f54 <HAL_RCC_ClockConfig+0x1b8>)
 8004ecc:	683a      	ldr	r2, [r7, #0]
 8004ece:	b2d2      	uxtb	r2, r2
 8004ed0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ed2:	4b20      	ldr	r3, [pc, #128]	; (8004f54 <HAL_RCC_ClockConfig+0x1b8>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0307 	and.w	r3, r3, #7
 8004eda:	683a      	ldr	r2, [r7, #0]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d001      	beq.n	8004ee4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e032      	b.n	8004f4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0304 	and.w	r3, r3, #4
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d008      	beq.n	8004f02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ef0:	4b19      	ldr	r3, [pc, #100]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	68db      	ldr	r3, [r3, #12]
 8004efc:	4916      	ldr	r1, [pc, #88]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004efe:	4313      	orrs	r3, r2
 8004f00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 0308 	and.w	r3, r3, #8
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d009      	beq.n	8004f22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f0e:	4b12      	ldr	r3, [pc, #72]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	691b      	ldr	r3, [r3, #16]
 8004f1a:	00db      	lsls	r3, r3, #3
 8004f1c:	490e      	ldr	r1, [pc, #56]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004f22:	f000 f821 	bl	8004f68 <HAL_RCC_GetSysClockFreq>
 8004f26:	4602      	mov	r2, r0
 8004f28:	4b0b      	ldr	r3, [pc, #44]	; (8004f58 <HAL_RCC_ClockConfig+0x1bc>)
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	091b      	lsrs	r3, r3, #4
 8004f2e:	f003 030f 	and.w	r3, r3, #15
 8004f32:	490a      	ldr	r1, [pc, #40]	; (8004f5c <HAL_RCC_ClockConfig+0x1c0>)
 8004f34:	5ccb      	ldrb	r3, [r1, r3]
 8004f36:	fa22 f303 	lsr.w	r3, r2, r3
 8004f3a:	4a09      	ldr	r2, [pc, #36]	; (8004f60 <HAL_RCC_ClockConfig+0x1c4>)
 8004f3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004f3e:	4b09      	ldr	r3, [pc, #36]	; (8004f64 <HAL_RCC_ClockConfig+0x1c8>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4618      	mov	r0, r3
 8004f44:	f7ff f8c8 	bl	80040d8 <HAL_InitTick>

  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3710      	adds	r7, #16
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	40023c00 	.word	0x40023c00
 8004f58:	40023800 	.word	0x40023800
 8004f5c:	0800b650 	.word	0x0800b650
 8004f60:	20000000 	.word	0x20000000
 8004f64:	20000004 	.word	0x20000004

08004f68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f6c:	b094      	sub	sp, #80	; 0x50
 8004f6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004f70:	2300      	movs	r3, #0
 8004f72:	647b      	str	r3, [r7, #68]	; 0x44
 8004f74:	2300      	movs	r3, #0
 8004f76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f78:	2300      	movs	r3, #0
 8004f7a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f80:	4b79      	ldr	r3, [pc, #484]	; (8005168 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	f003 030c 	and.w	r3, r3, #12
 8004f88:	2b08      	cmp	r3, #8
 8004f8a:	d00d      	beq.n	8004fa8 <HAL_RCC_GetSysClockFreq+0x40>
 8004f8c:	2b08      	cmp	r3, #8
 8004f8e:	f200 80e1 	bhi.w	8005154 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d002      	beq.n	8004f9c <HAL_RCC_GetSysClockFreq+0x34>
 8004f96:	2b04      	cmp	r3, #4
 8004f98:	d003      	beq.n	8004fa2 <HAL_RCC_GetSysClockFreq+0x3a>
 8004f9a:	e0db      	b.n	8005154 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f9c:	4b73      	ldr	r3, [pc, #460]	; (800516c <HAL_RCC_GetSysClockFreq+0x204>)
 8004f9e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004fa0:	e0db      	b.n	800515a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004fa2:	4b73      	ldr	r3, [pc, #460]	; (8005170 <HAL_RCC_GetSysClockFreq+0x208>)
 8004fa4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004fa6:	e0d8      	b.n	800515a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004fa8:	4b6f      	ldr	r3, [pc, #444]	; (8005168 <HAL_RCC_GetSysClockFreq+0x200>)
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004fb0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004fb2:	4b6d      	ldr	r3, [pc, #436]	; (8005168 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d063      	beq.n	8005086 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fbe:	4b6a      	ldr	r3, [pc, #424]	; (8005168 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	099b      	lsrs	r3, r3, #6
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	63bb      	str	r3, [r7, #56]	; 0x38
 8004fc8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fd0:	633b      	str	r3, [r7, #48]	; 0x30
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	637b      	str	r3, [r7, #52]	; 0x34
 8004fd6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004fda:	4622      	mov	r2, r4
 8004fdc:	462b      	mov	r3, r5
 8004fde:	f04f 0000 	mov.w	r0, #0
 8004fe2:	f04f 0100 	mov.w	r1, #0
 8004fe6:	0159      	lsls	r1, r3, #5
 8004fe8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fec:	0150      	lsls	r0, r2, #5
 8004fee:	4602      	mov	r2, r0
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	4621      	mov	r1, r4
 8004ff4:	1a51      	subs	r1, r2, r1
 8004ff6:	6139      	str	r1, [r7, #16]
 8004ff8:	4629      	mov	r1, r5
 8004ffa:	eb63 0301 	sbc.w	r3, r3, r1
 8004ffe:	617b      	str	r3, [r7, #20]
 8005000:	f04f 0200 	mov.w	r2, #0
 8005004:	f04f 0300 	mov.w	r3, #0
 8005008:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800500c:	4659      	mov	r1, fp
 800500e:	018b      	lsls	r3, r1, #6
 8005010:	4651      	mov	r1, sl
 8005012:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005016:	4651      	mov	r1, sl
 8005018:	018a      	lsls	r2, r1, #6
 800501a:	4651      	mov	r1, sl
 800501c:	ebb2 0801 	subs.w	r8, r2, r1
 8005020:	4659      	mov	r1, fp
 8005022:	eb63 0901 	sbc.w	r9, r3, r1
 8005026:	f04f 0200 	mov.w	r2, #0
 800502a:	f04f 0300 	mov.w	r3, #0
 800502e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005032:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005036:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800503a:	4690      	mov	r8, r2
 800503c:	4699      	mov	r9, r3
 800503e:	4623      	mov	r3, r4
 8005040:	eb18 0303 	adds.w	r3, r8, r3
 8005044:	60bb      	str	r3, [r7, #8]
 8005046:	462b      	mov	r3, r5
 8005048:	eb49 0303 	adc.w	r3, r9, r3
 800504c:	60fb      	str	r3, [r7, #12]
 800504e:	f04f 0200 	mov.w	r2, #0
 8005052:	f04f 0300 	mov.w	r3, #0
 8005056:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800505a:	4629      	mov	r1, r5
 800505c:	024b      	lsls	r3, r1, #9
 800505e:	4621      	mov	r1, r4
 8005060:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005064:	4621      	mov	r1, r4
 8005066:	024a      	lsls	r2, r1, #9
 8005068:	4610      	mov	r0, r2
 800506a:	4619      	mov	r1, r3
 800506c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800506e:	2200      	movs	r2, #0
 8005070:	62bb      	str	r3, [r7, #40]	; 0x28
 8005072:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005074:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005078:	f7fb fd96 	bl	8000ba8 <__aeabi_uldivmod>
 800507c:	4602      	mov	r2, r0
 800507e:	460b      	mov	r3, r1
 8005080:	4613      	mov	r3, r2
 8005082:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005084:	e058      	b.n	8005138 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005086:	4b38      	ldr	r3, [pc, #224]	; (8005168 <HAL_RCC_GetSysClockFreq+0x200>)
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	099b      	lsrs	r3, r3, #6
 800508c:	2200      	movs	r2, #0
 800508e:	4618      	mov	r0, r3
 8005090:	4611      	mov	r1, r2
 8005092:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005096:	623b      	str	r3, [r7, #32]
 8005098:	2300      	movs	r3, #0
 800509a:	627b      	str	r3, [r7, #36]	; 0x24
 800509c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80050a0:	4642      	mov	r2, r8
 80050a2:	464b      	mov	r3, r9
 80050a4:	f04f 0000 	mov.w	r0, #0
 80050a8:	f04f 0100 	mov.w	r1, #0
 80050ac:	0159      	lsls	r1, r3, #5
 80050ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80050b2:	0150      	lsls	r0, r2, #5
 80050b4:	4602      	mov	r2, r0
 80050b6:	460b      	mov	r3, r1
 80050b8:	4641      	mov	r1, r8
 80050ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80050be:	4649      	mov	r1, r9
 80050c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80050c4:	f04f 0200 	mov.w	r2, #0
 80050c8:	f04f 0300 	mov.w	r3, #0
 80050cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80050d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80050d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80050d8:	ebb2 040a 	subs.w	r4, r2, sl
 80050dc:	eb63 050b 	sbc.w	r5, r3, fp
 80050e0:	f04f 0200 	mov.w	r2, #0
 80050e4:	f04f 0300 	mov.w	r3, #0
 80050e8:	00eb      	lsls	r3, r5, #3
 80050ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050ee:	00e2      	lsls	r2, r4, #3
 80050f0:	4614      	mov	r4, r2
 80050f2:	461d      	mov	r5, r3
 80050f4:	4643      	mov	r3, r8
 80050f6:	18e3      	adds	r3, r4, r3
 80050f8:	603b      	str	r3, [r7, #0]
 80050fa:	464b      	mov	r3, r9
 80050fc:	eb45 0303 	adc.w	r3, r5, r3
 8005100:	607b      	str	r3, [r7, #4]
 8005102:	f04f 0200 	mov.w	r2, #0
 8005106:	f04f 0300 	mov.w	r3, #0
 800510a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800510e:	4629      	mov	r1, r5
 8005110:	028b      	lsls	r3, r1, #10
 8005112:	4621      	mov	r1, r4
 8005114:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005118:	4621      	mov	r1, r4
 800511a:	028a      	lsls	r2, r1, #10
 800511c:	4610      	mov	r0, r2
 800511e:	4619      	mov	r1, r3
 8005120:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005122:	2200      	movs	r2, #0
 8005124:	61bb      	str	r3, [r7, #24]
 8005126:	61fa      	str	r2, [r7, #28]
 8005128:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800512c:	f7fb fd3c 	bl	8000ba8 <__aeabi_uldivmod>
 8005130:	4602      	mov	r2, r0
 8005132:	460b      	mov	r3, r1
 8005134:	4613      	mov	r3, r2
 8005136:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005138:	4b0b      	ldr	r3, [pc, #44]	; (8005168 <HAL_RCC_GetSysClockFreq+0x200>)
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	0c1b      	lsrs	r3, r3, #16
 800513e:	f003 0303 	and.w	r3, r3, #3
 8005142:	3301      	adds	r3, #1
 8005144:	005b      	lsls	r3, r3, #1
 8005146:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005148:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800514a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800514c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005150:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005152:	e002      	b.n	800515a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005154:	4b05      	ldr	r3, [pc, #20]	; (800516c <HAL_RCC_GetSysClockFreq+0x204>)
 8005156:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005158:	bf00      	nop
    }
  }
  return sysclockfreq;
 800515a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800515c:	4618      	mov	r0, r3
 800515e:	3750      	adds	r7, #80	; 0x50
 8005160:	46bd      	mov	sp, r7
 8005162:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005166:	bf00      	nop
 8005168:	40023800 	.word	0x40023800
 800516c:	00f42400 	.word	0x00f42400
 8005170:	007a1200 	.word	0x007a1200

08005174 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005174:	b480      	push	{r7}
 8005176:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005178:	4b03      	ldr	r3, [pc, #12]	; (8005188 <HAL_RCC_GetHCLKFreq+0x14>)
 800517a:	681b      	ldr	r3, [r3, #0]
}
 800517c:	4618      	mov	r0, r3
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr
 8005186:	bf00      	nop
 8005188:	20000000 	.word	0x20000000

0800518c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005190:	f7ff fff0 	bl	8005174 <HAL_RCC_GetHCLKFreq>
 8005194:	4602      	mov	r2, r0
 8005196:	4b05      	ldr	r3, [pc, #20]	; (80051ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	0a9b      	lsrs	r3, r3, #10
 800519c:	f003 0307 	and.w	r3, r3, #7
 80051a0:	4903      	ldr	r1, [pc, #12]	; (80051b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051a2:	5ccb      	ldrb	r3, [r1, r3]
 80051a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	bd80      	pop	{r7, pc}
 80051ac:	40023800 	.word	0x40023800
 80051b0:	0800b660 	.word	0x0800b660

080051b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80051b8:	f7ff ffdc 	bl	8005174 <HAL_RCC_GetHCLKFreq>
 80051bc:	4602      	mov	r2, r0
 80051be:	4b05      	ldr	r3, [pc, #20]	; (80051d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	0b5b      	lsrs	r3, r3, #13
 80051c4:	f003 0307 	and.w	r3, r3, #7
 80051c8:	4903      	ldr	r1, [pc, #12]	; (80051d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80051ca:	5ccb      	ldrb	r3, [r1, r3]
 80051cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	40023800 	.word	0x40023800
 80051d8:	0800b660 	.word	0x0800b660

080051dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b082      	sub	sp, #8
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d101      	bne.n	80051ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e07b      	b.n	80052e6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d108      	bne.n	8005208 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051fe:	d009      	beq.n	8005214 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	61da      	str	r2, [r3, #28]
 8005206:	e005      	b.n	8005214 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2200      	movs	r2, #0
 8005218:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005220:	b2db      	uxtb	r3, r3
 8005222:	2b00      	cmp	r3, #0
 8005224:	d106      	bne.n	8005234 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f7fe f90c 	bl	800344c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2202      	movs	r2, #2
 8005238:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800524a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800525c:	431a      	orrs	r2, r3
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005266:	431a      	orrs	r2, r3
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	431a      	orrs	r2, r3
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	695b      	ldr	r3, [r3, #20]
 8005276:	f003 0301 	and.w	r3, r3, #1
 800527a:	431a      	orrs	r2, r3
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	699b      	ldr	r3, [r3, #24]
 8005280:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005284:	431a      	orrs	r2, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	69db      	ldr	r3, [r3, #28]
 800528a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800528e:	431a      	orrs	r2, r3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6a1b      	ldr	r3, [r3, #32]
 8005294:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005298:	ea42 0103 	orr.w	r1, r2, r3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	430a      	orrs	r2, r1
 80052aa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	699b      	ldr	r3, [r3, #24]
 80052b0:	0c1b      	lsrs	r3, r3, #16
 80052b2:	f003 0104 	and.w	r1, r3, #4
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ba:	f003 0210 	and.w	r2, r3, #16
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	430a      	orrs	r2, r1
 80052c4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	69da      	ldr	r2, [r3, #28]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052d4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80052e4:	2300      	movs	r3, #0
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3708      	adds	r7, #8
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}

080052ee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80052ee:	b580      	push	{r7, lr}
 80052f0:	b08c      	sub	sp, #48	; 0x30
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	60f8      	str	r0, [r7, #12]
 80052f6:	60b9      	str	r1, [r7, #8]
 80052f8:	607a      	str	r2, [r7, #4]
 80052fa:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80052fc:	2301      	movs	r3, #1
 80052fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005300:	2300      	movs	r3, #0
 8005302:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800530c:	2b01      	cmp	r3, #1
 800530e:	d101      	bne.n	8005314 <HAL_SPI_TransmitReceive+0x26>
 8005310:	2302      	movs	r3, #2
 8005312:	e18a      	b.n	800562a <HAL_SPI_TransmitReceive+0x33c>
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800531c:	f7fe ff20 	bl	8004160 <HAL_GetTick>
 8005320:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005328:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005332:	887b      	ldrh	r3, [r7, #2]
 8005334:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005336:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800533a:	2b01      	cmp	r3, #1
 800533c:	d00f      	beq.n	800535e <HAL_SPI_TransmitReceive+0x70>
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005344:	d107      	bne.n	8005356 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d103      	bne.n	8005356 <HAL_SPI_TransmitReceive+0x68>
 800534e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005352:	2b04      	cmp	r3, #4
 8005354:	d003      	beq.n	800535e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005356:	2302      	movs	r3, #2
 8005358:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800535c:	e15b      	b.n	8005616 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d005      	beq.n	8005370 <HAL_SPI_TransmitReceive+0x82>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d002      	beq.n	8005370 <HAL_SPI_TransmitReceive+0x82>
 800536a:	887b      	ldrh	r3, [r7, #2]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d103      	bne.n	8005378 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005376:	e14e      	b.n	8005616 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800537e:	b2db      	uxtb	r3, r3
 8005380:	2b04      	cmp	r3, #4
 8005382:	d003      	beq.n	800538c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2205      	movs	r2, #5
 8005388:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2200      	movs	r2, #0
 8005390:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	887a      	ldrh	r2, [r7, #2]
 800539c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	887a      	ldrh	r2, [r7, #2]
 80053a2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	68ba      	ldr	r2, [r7, #8]
 80053a8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	887a      	ldrh	r2, [r7, #2]
 80053ae:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	887a      	ldrh	r2, [r7, #2]
 80053b4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2200      	movs	r2, #0
 80053ba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2200      	movs	r2, #0
 80053c0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053cc:	2b40      	cmp	r3, #64	; 0x40
 80053ce:	d007      	beq.n	80053e0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80053de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053e8:	d178      	bne.n	80054dc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d002      	beq.n	80053f8 <HAL_SPI_TransmitReceive+0x10a>
 80053f2:	8b7b      	ldrh	r3, [r7, #26]
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d166      	bne.n	80054c6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053fc:	881a      	ldrh	r2, [r3, #0]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005408:	1c9a      	adds	r2, r3, #2
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005412:	b29b      	uxth	r3, r3
 8005414:	3b01      	subs	r3, #1
 8005416:	b29a      	uxth	r2, r3
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800541c:	e053      	b.n	80054c6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	f003 0302 	and.w	r3, r3, #2
 8005428:	2b02      	cmp	r3, #2
 800542a:	d11b      	bne.n	8005464 <HAL_SPI_TransmitReceive+0x176>
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005430:	b29b      	uxth	r3, r3
 8005432:	2b00      	cmp	r3, #0
 8005434:	d016      	beq.n	8005464 <HAL_SPI_TransmitReceive+0x176>
 8005436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005438:	2b01      	cmp	r3, #1
 800543a:	d113      	bne.n	8005464 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005440:	881a      	ldrh	r2, [r3, #0]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800544c:	1c9a      	adds	r2, r3, #2
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005456:	b29b      	uxth	r3, r3
 8005458:	3b01      	subs	r3, #1
 800545a:	b29a      	uxth	r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005460:	2300      	movs	r3, #0
 8005462:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f003 0301 	and.w	r3, r3, #1
 800546e:	2b01      	cmp	r3, #1
 8005470:	d119      	bne.n	80054a6 <HAL_SPI_TransmitReceive+0x1b8>
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005476:	b29b      	uxth	r3, r3
 8005478:	2b00      	cmp	r3, #0
 800547a:	d014      	beq.n	80054a6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68da      	ldr	r2, [r3, #12]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005486:	b292      	uxth	r2, r2
 8005488:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800548e:	1c9a      	adds	r2, r3, #2
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005498:	b29b      	uxth	r3, r3
 800549a:	3b01      	subs	r3, #1
 800549c:	b29a      	uxth	r2, r3
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80054a2:	2301      	movs	r3, #1
 80054a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80054a6:	f7fe fe5b 	bl	8004160 <HAL_GetTick>
 80054aa:	4602      	mov	r2, r0
 80054ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ae:	1ad3      	subs	r3, r2, r3
 80054b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d807      	bhi.n	80054c6 <HAL_SPI_TransmitReceive+0x1d8>
 80054b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054bc:	d003      	beq.n	80054c6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80054be:	2303      	movs	r3, #3
 80054c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80054c4:	e0a7      	b.n	8005616 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054ca:	b29b      	uxth	r3, r3
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d1a6      	bne.n	800541e <HAL_SPI_TransmitReceive+0x130>
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d1a1      	bne.n	800541e <HAL_SPI_TransmitReceive+0x130>
 80054da:	e07c      	b.n	80055d6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d002      	beq.n	80054ea <HAL_SPI_TransmitReceive+0x1fc>
 80054e4:	8b7b      	ldrh	r3, [r7, #26]
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d16b      	bne.n	80055c2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	330c      	adds	r3, #12
 80054f4:	7812      	ldrb	r2, [r2, #0]
 80054f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fc:	1c5a      	adds	r2, r3, #1
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005506:	b29b      	uxth	r3, r3
 8005508:	3b01      	subs	r3, #1
 800550a:	b29a      	uxth	r2, r3
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005510:	e057      	b.n	80055c2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	2b02      	cmp	r3, #2
 800551e:	d11c      	bne.n	800555a <HAL_SPI_TransmitReceive+0x26c>
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005524:	b29b      	uxth	r3, r3
 8005526:	2b00      	cmp	r3, #0
 8005528:	d017      	beq.n	800555a <HAL_SPI_TransmitReceive+0x26c>
 800552a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800552c:	2b01      	cmp	r3, #1
 800552e:	d114      	bne.n	800555a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	330c      	adds	r3, #12
 800553a:	7812      	ldrb	r2, [r2, #0]
 800553c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005542:	1c5a      	adds	r2, r3, #1
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800554c:	b29b      	uxth	r3, r3
 800554e:	3b01      	subs	r3, #1
 8005550:	b29a      	uxth	r2, r3
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005556:	2300      	movs	r3, #0
 8005558:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f003 0301 	and.w	r3, r3, #1
 8005564:	2b01      	cmp	r3, #1
 8005566:	d119      	bne.n	800559c <HAL_SPI_TransmitReceive+0x2ae>
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800556c:	b29b      	uxth	r3, r3
 800556e:	2b00      	cmp	r3, #0
 8005570:	d014      	beq.n	800559c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	68da      	ldr	r2, [r3, #12]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800557c:	b2d2      	uxtb	r2, r2
 800557e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005584:	1c5a      	adds	r2, r3, #1
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800558e:	b29b      	uxth	r3, r3
 8005590:	3b01      	subs	r3, #1
 8005592:	b29a      	uxth	r2, r3
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005598:	2301      	movs	r3, #1
 800559a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800559c:	f7fe fde0 	bl	8004160 <HAL_GetTick>
 80055a0:	4602      	mov	r2, r0
 80055a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d803      	bhi.n	80055b4 <HAL_SPI_TransmitReceive+0x2c6>
 80055ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b2:	d102      	bne.n	80055ba <HAL_SPI_TransmitReceive+0x2cc>
 80055b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d103      	bne.n	80055c2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80055c0:	e029      	b.n	8005616 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d1a2      	bne.n	8005512 <HAL_SPI_TransmitReceive+0x224>
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d19d      	bne.n	8005512 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80055d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055d8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80055da:	68f8      	ldr	r0, [r7, #12]
 80055dc:	f000 f8b2 	bl	8005744 <SPI_EndRxTxTransaction>
 80055e0:	4603      	mov	r3, r0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d006      	beq.n	80055f4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2220      	movs	r2, #32
 80055f0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80055f2:	e010      	b.n	8005616 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d10b      	bne.n	8005614 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80055fc:	2300      	movs	r3, #0
 80055fe:	617b      	str	r3, [r7, #20]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	617b      	str	r3, [r7, #20]
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	617b      	str	r3, [r7, #20]
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	e000      	b.n	8005616 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005614:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2201      	movs	r2, #1
 800561a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005626:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800562a:	4618      	mov	r0, r3
 800562c:	3730      	adds	r7, #48	; 0x30
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
	...

08005634 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b088      	sub	sp, #32
 8005638:	af00      	add	r7, sp, #0
 800563a:	60f8      	str	r0, [r7, #12]
 800563c:	60b9      	str	r1, [r7, #8]
 800563e:	603b      	str	r3, [r7, #0]
 8005640:	4613      	mov	r3, r2
 8005642:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005644:	f7fe fd8c 	bl	8004160 <HAL_GetTick>
 8005648:	4602      	mov	r2, r0
 800564a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800564c:	1a9b      	subs	r3, r3, r2
 800564e:	683a      	ldr	r2, [r7, #0]
 8005650:	4413      	add	r3, r2
 8005652:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005654:	f7fe fd84 	bl	8004160 <HAL_GetTick>
 8005658:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800565a:	4b39      	ldr	r3, [pc, #228]	; (8005740 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	015b      	lsls	r3, r3, #5
 8005660:	0d1b      	lsrs	r3, r3, #20
 8005662:	69fa      	ldr	r2, [r7, #28]
 8005664:	fb02 f303 	mul.w	r3, r2, r3
 8005668:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800566a:	e054      	b.n	8005716 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005672:	d050      	beq.n	8005716 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005674:	f7fe fd74 	bl	8004160 <HAL_GetTick>
 8005678:	4602      	mov	r2, r0
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	69fa      	ldr	r2, [r7, #28]
 8005680:	429a      	cmp	r2, r3
 8005682:	d902      	bls.n	800568a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005684:	69fb      	ldr	r3, [r7, #28]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d13d      	bne.n	8005706 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	685a      	ldr	r2, [r3, #4]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005698:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056a2:	d111      	bne.n	80056c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056ac:	d004      	beq.n	80056b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056b6:	d107      	bne.n	80056c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056d0:	d10f      	bne.n	80056f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80056e0:	601a      	str	r2, [r3, #0]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2201      	movs	r2, #1
 80056f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2200      	movs	r2, #0
 80056fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005702:	2303      	movs	r3, #3
 8005704:	e017      	b.n	8005736 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d101      	bne.n	8005710 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800570c:	2300      	movs	r3, #0
 800570e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	3b01      	subs	r3, #1
 8005714:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	689a      	ldr	r2, [r3, #8]
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	4013      	ands	r3, r2
 8005720:	68ba      	ldr	r2, [r7, #8]
 8005722:	429a      	cmp	r2, r3
 8005724:	bf0c      	ite	eq
 8005726:	2301      	moveq	r3, #1
 8005728:	2300      	movne	r3, #0
 800572a:	b2db      	uxtb	r3, r3
 800572c:	461a      	mov	r2, r3
 800572e:	79fb      	ldrb	r3, [r7, #7]
 8005730:	429a      	cmp	r2, r3
 8005732:	d19b      	bne.n	800566c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005734:	2300      	movs	r3, #0
}
 8005736:	4618      	mov	r0, r3
 8005738:	3720      	adds	r7, #32
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop
 8005740:	20000000 	.word	0x20000000

08005744 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b088      	sub	sp, #32
 8005748:	af02      	add	r7, sp, #8
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005750:	4b1b      	ldr	r3, [pc, #108]	; (80057c0 <SPI_EndRxTxTransaction+0x7c>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a1b      	ldr	r2, [pc, #108]	; (80057c4 <SPI_EndRxTxTransaction+0x80>)
 8005756:	fba2 2303 	umull	r2, r3, r2, r3
 800575a:	0d5b      	lsrs	r3, r3, #21
 800575c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005760:	fb02 f303 	mul.w	r3, r2, r3
 8005764:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800576e:	d112      	bne.n	8005796 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	9300      	str	r3, [sp, #0]
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	2200      	movs	r2, #0
 8005778:	2180      	movs	r1, #128	; 0x80
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f7ff ff5a 	bl	8005634 <SPI_WaitFlagStateUntilTimeout>
 8005780:	4603      	mov	r3, r0
 8005782:	2b00      	cmp	r3, #0
 8005784:	d016      	beq.n	80057b4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800578a:	f043 0220 	orr.w	r2, r3, #32
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005792:	2303      	movs	r3, #3
 8005794:	e00f      	b.n	80057b6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00a      	beq.n	80057b2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	3b01      	subs	r3, #1
 80057a0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057ac:	2b80      	cmp	r3, #128	; 0x80
 80057ae:	d0f2      	beq.n	8005796 <SPI_EndRxTxTransaction+0x52>
 80057b0:	e000      	b.n	80057b4 <SPI_EndRxTxTransaction+0x70>
        break;
 80057b2:	bf00      	nop
  }

  return HAL_OK;
 80057b4:	2300      	movs	r3, #0
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	3718      	adds	r7, #24
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	bf00      	nop
 80057c0:	20000000 	.word	0x20000000
 80057c4:	165e9f81 	.word	0x165e9f81

080057c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b082      	sub	sp, #8
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d101      	bne.n	80057da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e041      	b.n	800585e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d106      	bne.n	80057f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f7fe f964 	bl	8003abc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2202      	movs	r2, #2
 80057f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	3304      	adds	r3, #4
 8005804:	4619      	mov	r1, r3
 8005806:	4610      	mov	r0, r2
 8005808:	f000 fcd0 	bl	80061ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2201      	movs	r2, #1
 8005830:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800585c:	2300      	movs	r3, #0
}
 800585e:	4618      	mov	r0, r3
 8005860:	3708      	adds	r7, #8
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}

08005866 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005866:	b480      	push	{r7}
 8005868:	b083      	sub	sp, #12
 800586a:	af00      	add	r7, sp, #0
 800586c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	6a1a      	ldr	r2, [r3, #32]
 8005874:	f241 1311 	movw	r3, #4369	; 0x1111
 8005878:	4013      	ands	r3, r2
 800587a:	2b00      	cmp	r3, #0
 800587c:	d10f      	bne.n	800589e <HAL_TIM_Base_Stop+0x38>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	6a1a      	ldr	r2, [r3, #32]
 8005884:	f240 4344 	movw	r3, #1092	; 0x444
 8005888:	4013      	ands	r3, r2
 800588a:	2b00      	cmp	r3, #0
 800588c:	d107      	bne.n	800589e <HAL_TIM_Base_Stop+0x38>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f022 0201 	bic.w	r2, r2, #1
 800589c:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2201      	movs	r2, #1
 80058a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	370c      	adds	r7, #12
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr

080058b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b085      	sub	sp, #20
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d001      	beq.n	80058cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e04e      	b.n	800596a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2202      	movs	r2, #2
 80058d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	68da      	ldr	r2, [r3, #12]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f042 0201 	orr.w	r2, r2, #1
 80058e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a23      	ldr	r2, [pc, #140]	; (8005978 <HAL_TIM_Base_Start_IT+0xc4>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d022      	beq.n	8005934 <HAL_TIM_Base_Start_IT+0x80>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058f6:	d01d      	beq.n	8005934 <HAL_TIM_Base_Start_IT+0x80>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a1f      	ldr	r2, [pc, #124]	; (800597c <HAL_TIM_Base_Start_IT+0xc8>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d018      	beq.n	8005934 <HAL_TIM_Base_Start_IT+0x80>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a1e      	ldr	r2, [pc, #120]	; (8005980 <HAL_TIM_Base_Start_IT+0xcc>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d013      	beq.n	8005934 <HAL_TIM_Base_Start_IT+0x80>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a1c      	ldr	r2, [pc, #112]	; (8005984 <HAL_TIM_Base_Start_IT+0xd0>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d00e      	beq.n	8005934 <HAL_TIM_Base_Start_IT+0x80>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a1b      	ldr	r2, [pc, #108]	; (8005988 <HAL_TIM_Base_Start_IT+0xd4>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d009      	beq.n	8005934 <HAL_TIM_Base_Start_IT+0x80>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a19      	ldr	r2, [pc, #100]	; (800598c <HAL_TIM_Base_Start_IT+0xd8>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d004      	beq.n	8005934 <HAL_TIM_Base_Start_IT+0x80>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a18      	ldr	r2, [pc, #96]	; (8005990 <HAL_TIM_Base_Start_IT+0xdc>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d111      	bne.n	8005958 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	f003 0307 	and.w	r3, r3, #7
 800593e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2b06      	cmp	r3, #6
 8005944:	d010      	beq.n	8005968 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f042 0201 	orr.w	r2, r2, #1
 8005954:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005956:	e007      	b.n	8005968 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f042 0201 	orr.w	r2, r2, #1
 8005966:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005968:	2300      	movs	r3, #0
}
 800596a:	4618      	mov	r0, r3
 800596c:	3714      	adds	r7, #20
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	40010000 	.word	0x40010000
 800597c:	40000400 	.word	0x40000400
 8005980:	40000800 	.word	0x40000800
 8005984:	40000c00 	.word	0x40000c00
 8005988:	40010400 	.word	0x40010400
 800598c:	40014000 	.word	0x40014000
 8005990:	40001800 	.word	0x40001800

08005994 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d101      	bne.n	80059a6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e041      	b.n	8005a2a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d106      	bne.n	80059c0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 f839 	bl	8005a32 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2202      	movs	r2, #2
 80059c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	3304      	adds	r3, #4
 80059d0:	4619      	mov	r1, r3
 80059d2:	4610      	mov	r0, r2
 80059d4:	f000 fbea 	bl	80061ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2201      	movs	r2, #1
 80059dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2201      	movs	r2, #1
 80059ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2201      	movs	r2, #1
 80059f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2201      	movs	r2, #1
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a28:	2300      	movs	r3, #0
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	3708      	adds	r7, #8
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}

08005a32 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005a32:	b480      	push	{r7}
 8005a34:	b083      	sub	sp, #12
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005a3a:	bf00      	nop
 8005a3c:	370c      	adds	r7, #12
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr
	...

08005a48 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a52:	2300      	movs	r3, #0
 8005a54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d104      	bne.n	8005a66 <HAL_TIM_IC_Start_IT+0x1e>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	e013      	b.n	8005a8e <HAL_TIM_IC_Start_IT+0x46>
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	2b04      	cmp	r3, #4
 8005a6a:	d104      	bne.n	8005a76 <HAL_TIM_IC_Start_IT+0x2e>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	e00b      	b.n	8005a8e <HAL_TIM_IC_Start_IT+0x46>
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	2b08      	cmp	r3, #8
 8005a7a:	d104      	bne.n	8005a86 <HAL_TIM_IC_Start_IT+0x3e>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	e003      	b.n	8005a8e <HAL_TIM_IC_Start_IT+0x46>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a8c:	b2db      	uxtb	r3, r3
 8005a8e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d104      	bne.n	8005aa0 <HAL_TIM_IC_Start_IT+0x58>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	e013      	b.n	8005ac8 <HAL_TIM_IC_Start_IT+0x80>
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	2b04      	cmp	r3, #4
 8005aa4:	d104      	bne.n	8005ab0 <HAL_TIM_IC_Start_IT+0x68>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	e00b      	b.n	8005ac8 <HAL_TIM_IC_Start_IT+0x80>
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	2b08      	cmp	r3, #8
 8005ab4:	d104      	bne.n	8005ac0 <HAL_TIM_IC_Start_IT+0x78>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	e003      	b.n	8005ac8 <HAL_TIM_IC_Start_IT+0x80>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005aca:	7bbb      	ldrb	r3, [r7, #14]
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d102      	bne.n	8005ad6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ad0:	7b7b      	ldrb	r3, [r7, #13]
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d001      	beq.n	8005ada <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e0cc      	b.n	8005c74 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d104      	bne.n	8005aea <HAL_TIM_IC_Start_IT+0xa2>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2202      	movs	r2, #2
 8005ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ae8:	e013      	b.n	8005b12 <HAL_TIM_IC_Start_IT+0xca>
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	2b04      	cmp	r3, #4
 8005aee:	d104      	bne.n	8005afa <HAL_TIM_IC_Start_IT+0xb2>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2202      	movs	r2, #2
 8005af4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005af8:	e00b      	b.n	8005b12 <HAL_TIM_IC_Start_IT+0xca>
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	2b08      	cmp	r3, #8
 8005afe:	d104      	bne.n	8005b0a <HAL_TIM_IC_Start_IT+0xc2>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2202      	movs	r2, #2
 8005b04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b08:	e003      	b.n	8005b12 <HAL_TIM_IC_Start_IT+0xca>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2202      	movs	r2, #2
 8005b0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d104      	bne.n	8005b22 <HAL_TIM_IC_Start_IT+0xda>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2202      	movs	r2, #2
 8005b1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b20:	e013      	b.n	8005b4a <HAL_TIM_IC_Start_IT+0x102>
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	2b04      	cmp	r3, #4
 8005b26:	d104      	bne.n	8005b32 <HAL_TIM_IC_Start_IT+0xea>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2202      	movs	r2, #2
 8005b2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005b30:	e00b      	b.n	8005b4a <HAL_TIM_IC_Start_IT+0x102>
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	2b08      	cmp	r3, #8
 8005b36:	d104      	bne.n	8005b42 <HAL_TIM_IC_Start_IT+0xfa>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2202      	movs	r2, #2
 8005b3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b40:	e003      	b.n	8005b4a <HAL_TIM_IC_Start_IT+0x102>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2202      	movs	r2, #2
 8005b46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	2b0c      	cmp	r3, #12
 8005b4e:	d841      	bhi.n	8005bd4 <HAL_TIM_IC_Start_IT+0x18c>
 8005b50:	a201      	add	r2, pc, #4	; (adr r2, 8005b58 <HAL_TIM_IC_Start_IT+0x110>)
 8005b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b56:	bf00      	nop
 8005b58:	08005b8d 	.word	0x08005b8d
 8005b5c:	08005bd5 	.word	0x08005bd5
 8005b60:	08005bd5 	.word	0x08005bd5
 8005b64:	08005bd5 	.word	0x08005bd5
 8005b68:	08005b9f 	.word	0x08005b9f
 8005b6c:	08005bd5 	.word	0x08005bd5
 8005b70:	08005bd5 	.word	0x08005bd5
 8005b74:	08005bd5 	.word	0x08005bd5
 8005b78:	08005bb1 	.word	0x08005bb1
 8005b7c:	08005bd5 	.word	0x08005bd5
 8005b80:	08005bd5 	.word	0x08005bd5
 8005b84:	08005bd5 	.word	0x08005bd5
 8005b88:	08005bc3 	.word	0x08005bc3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68da      	ldr	r2, [r3, #12]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f042 0202 	orr.w	r2, r2, #2
 8005b9a:	60da      	str	r2, [r3, #12]
      break;
 8005b9c:	e01d      	b.n	8005bda <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68da      	ldr	r2, [r3, #12]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f042 0204 	orr.w	r2, r2, #4
 8005bac:	60da      	str	r2, [r3, #12]
      break;
 8005bae:	e014      	b.n	8005bda <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	68da      	ldr	r2, [r3, #12]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f042 0208 	orr.w	r2, r2, #8
 8005bbe:	60da      	str	r2, [r3, #12]
      break;
 8005bc0:	e00b      	b.n	8005bda <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68da      	ldr	r2, [r3, #12]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f042 0210 	orr.w	r2, r2, #16
 8005bd0:	60da      	str	r2, [r3, #12]
      break;
 8005bd2:	e002      	b.n	8005bda <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	73fb      	strb	r3, [r7, #15]
      break;
 8005bd8:	bf00      	nop
  }

  if (status == HAL_OK)
 8005bda:	7bfb      	ldrb	r3, [r7, #15]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d148      	bne.n	8005c72 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	2201      	movs	r2, #1
 8005be6:	6839      	ldr	r1, [r7, #0]
 8005be8:	4618      	mov	r0, r3
 8005bea:	f000 fd43 	bl	8006674 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a22      	ldr	r2, [pc, #136]	; (8005c7c <HAL_TIM_IC_Start_IT+0x234>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d022      	beq.n	8005c3e <HAL_TIM_IC_Start_IT+0x1f6>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c00:	d01d      	beq.n	8005c3e <HAL_TIM_IC_Start_IT+0x1f6>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a1e      	ldr	r2, [pc, #120]	; (8005c80 <HAL_TIM_IC_Start_IT+0x238>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d018      	beq.n	8005c3e <HAL_TIM_IC_Start_IT+0x1f6>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a1c      	ldr	r2, [pc, #112]	; (8005c84 <HAL_TIM_IC_Start_IT+0x23c>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d013      	beq.n	8005c3e <HAL_TIM_IC_Start_IT+0x1f6>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a1b      	ldr	r2, [pc, #108]	; (8005c88 <HAL_TIM_IC_Start_IT+0x240>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d00e      	beq.n	8005c3e <HAL_TIM_IC_Start_IT+0x1f6>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a19      	ldr	r2, [pc, #100]	; (8005c8c <HAL_TIM_IC_Start_IT+0x244>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d009      	beq.n	8005c3e <HAL_TIM_IC_Start_IT+0x1f6>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a18      	ldr	r2, [pc, #96]	; (8005c90 <HAL_TIM_IC_Start_IT+0x248>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d004      	beq.n	8005c3e <HAL_TIM_IC_Start_IT+0x1f6>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a16      	ldr	r2, [pc, #88]	; (8005c94 <HAL_TIM_IC_Start_IT+0x24c>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d111      	bne.n	8005c62 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	f003 0307 	and.w	r3, r3, #7
 8005c48:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	2b06      	cmp	r3, #6
 8005c4e:	d010      	beq.n	8005c72 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f042 0201 	orr.w	r2, r2, #1
 8005c5e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c60:	e007      	b.n	8005c72 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f042 0201 	orr.w	r2, r2, #1
 8005c70:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3710      	adds	r7, #16
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	40010000 	.word	0x40010000
 8005c80:	40000400 	.word	0x40000400
 8005c84:	40000800 	.word	0x40000800
 8005c88:	40000c00 	.word	0x40000c00
 8005c8c:	40010400 	.word	0x40010400
 8005c90:	40014000 	.word	0x40014000
 8005c94:	40001800 	.word	0x40001800

08005c98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b082      	sub	sp, #8
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	691b      	ldr	r3, [r3, #16]
 8005ca6:	f003 0302 	and.w	r3, r3, #2
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	d122      	bne.n	8005cf4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	f003 0302 	and.w	r3, r3, #2
 8005cb8:	2b02      	cmp	r3, #2
 8005cba:	d11b      	bne.n	8005cf4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f06f 0202 	mvn.w	r2, #2
 8005cc4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	699b      	ldr	r3, [r3, #24]
 8005cd2:	f003 0303 	and.w	r3, r3, #3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d003      	beq.n	8005ce2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f7fd f92a 	bl	8002f34 <HAL_TIM_IC_CaptureCallback>
 8005ce0:	e005      	b.n	8005cee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 fa43 	bl	800616e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f000 fa4a 	bl	8006182 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	691b      	ldr	r3, [r3, #16]
 8005cfa:	f003 0304 	and.w	r3, r3, #4
 8005cfe:	2b04      	cmp	r3, #4
 8005d00:	d122      	bne.n	8005d48 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	f003 0304 	and.w	r3, r3, #4
 8005d0c:	2b04      	cmp	r3, #4
 8005d0e:	d11b      	bne.n	8005d48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f06f 0204 	mvn.w	r2, #4
 8005d18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2202      	movs	r2, #2
 8005d1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	699b      	ldr	r3, [r3, #24]
 8005d26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d003      	beq.n	8005d36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f7fd f900 	bl	8002f34 <HAL_TIM_IC_CaptureCallback>
 8005d34:	e005      	b.n	8005d42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f000 fa19 	bl	800616e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f000 fa20 	bl	8006182 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	691b      	ldr	r3, [r3, #16]
 8005d4e:	f003 0308 	and.w	r3, r3, #8
 8005d52:	2b08      	cmp	r3, #8
 8005d54:	d122      	bne.n	8005d9c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	68db      	ldr	r3, [r3, #12]
 8005d5c:	f003 0308 	and.w	r3, r3, #8
 8005d60:	2b08      	cmp	r3, #8
 8005d62:	d11b      	bne.n	8005d9c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f06f 0208 	mvn.w	r2, #8
 8005d6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2204      	movs	r2, #4
 8005d72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	69db      	ldr	r3, [r3, #28]
 8005d7a:	f003 0303 	and.w	r3, r3, #3
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d003      	beq.n	8005d8a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f7fd f8d6 	bl	8002f34 <HAL_TIM_IC_CaptureCallback>
 8005d88:	e005      	b.n	8005d96 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f000 f9ef 	bl	800616e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	f000 f9f6 	bl	8006182 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	f003 0310 	and.w	r3, r3, #16
 8005da6:	2b10      	cmp	r3, #16
 8005da8:	d122      	bne.n	8005df0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	f003 0310 	and.w	r3, r3, #16
 8005db4:	2b10      	cmp	r3, #16
 8005db6:	d11b      	bne.n	8005df0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f06f 0210 	mvn.w	r2, #16
 8005dc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2208      	movs	r2, #8
 8005dc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	69db      	ldr	r3, [r3, #28]
 8005dce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d003      	beq.n	8005dde <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f7fd f8ac 	bl	8002f34 <HAL_TIM_IC_CaptureCallback>
 8005ddc:	e005      	b.n	8005dea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f000 f9c5 	bl	800616e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f000 f9cc 	bl	8006182 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2200      	movs	r2, #0
 8005dee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	691b      	ldr	r3, [r3, #16]
 8005df6:	f003 0301 	and.w	r3, r3, #1
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d10e      	bne.n	8005e1c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	68db      	ldr	r3, [r3, #12]
 8005e04:	f003 0301 	and.w	r3, r3, #1
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d107      	bne.n	8005e1c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f06f 0201 	mvn.w	r2, #1
 8005e14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f7fd f908 	bl	800302c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e26:	2b80      	cmp	r3, #128	; 0x80
 8005e28:	d10e      	bne.n	8005e48 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e34:	2b80      	cmp	r3, #128	; 0x80
 8005e36:	d107      	bne.n	8005e48 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005e40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f000 fcc2 	bl	80067cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	691b      	ldr	r3, [r3, #16]
 8005e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e52:	2b40      	cmp	r3, #64	; 0x40
 8005e54:	d10e      	bne.n	8005e74 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	68db      	ldr	r3, [r3, #12]
 8005e5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e60:	2b40      	cmp	r3, #64	; 0x40
 8005e62:	d107      	bne.n	8005e74 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005e6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 f991 	bl	8006196 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	691b      	ldr	r3, [r3, #16]
 8005e7a:	f003 0320 	and.w	r3, r3, #32
 8005e7e:	2b20      	cmp	r3, #32
 8005e80:	d10e      	bne.n	8005ea0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	68db      	ldr	r3, [r3, #12]
 8005e88:	f003 0320 	and.w	r3, r3, #32
 8005e8c:	2b20      	cmp	r3, #32
 8005e8e:	d107      	bne.n	8005ea0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f06f 0220 	mvn.w	r2, #32
 8005e98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 fc8c 	bl	80067b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ea0:	bf00      	nop
 8005ea2:	3708      	adds	r7, #8
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}

08005ea8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b086      	sub	sp, #24
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d101      	bne.n	8005ec6 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005ec2:	2302      	movs	r3, #2
 8005ec4:	e088      	b.n	8005fd8 <HAL_TIM_IC_ConfigChannel+0x130>
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2201      	movs	r2, #1
 8005eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d11b      	bne.n	8005f0c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	6818      	ldr	r0, [r3, #0]
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	6819      	ldr	r1, [r3, #0]
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	685a      	ldr	r2, [r3, #4]
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	f000 fa02 	bl	80062ec <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	699a      	ldr	r2, [r3, #24]
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f022 020c 	bic.w	r2, r2, #12
 8005ef6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	6999      	ldr	r1, [r3, #24]
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	689a      	ldr	r2, [r3, #8]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	430a      	orrs	r2, r1
 8005f08:	619a      	str	r2, [r3, #24]
 8005f0a:	e060      	b.n	8005fce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2b04      	cmp	r3, #4
 8005f10:	d11c      	bne.n	8005f4c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6818      	ldr	r0, [r3, #0]
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	6819      	ldr	r1, [r3, #0]
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	685a      	ldr	r2, [r3, #4]
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	f000 fa86 	bl	8006432 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	699a      	ldr	r2, [r3, #24]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005f34:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	6999      	ldr	r1, [r3, #24]
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	021a      	lsls	r2, r3, #8
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	430a      	orrs	r2, r1
 8005f48:	619a      	str	r2, [r3, #24]
 8005f4a:	e040      	b.n	8005fce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2b08      	cmp	r3, #8
 8005f50:	d11b      	bne.n	8005f8a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	6818      	ldr	r0, [r3, #0]
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	6819      	ldr	r1, [r3, #0]
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	685a      	ldr	r2, [r3, #4]
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	f000 fad3 	bl	800650c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	69da      	ldr	r2, [r3, #28]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f022 020c 	bic.w	r2, r2, #12
 8005f74:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	69d9      	ldr	r1, [r3, #28]
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	689a      	ldr	r2, [r3, #8]
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	430a      	orrs	r2, r1
 8005f86:	61da      	str	r2, [r3, #28]
 8005f88:	e021      	b.n	8005fce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2b0c      	cmp	r3, #12
 8005f8e:	d11c      	bne.n	8005fca <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6818      	ldr	r0, [r3, #0]
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	6819      	ldr	r1, [r3, #0]
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	685a      	ldr	r2, [r3, #4]
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	68db      	ldr	r3, [r3, #12]
 8005fa0:	f000 faf0 	bl	8006584 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	69da      	ldr	r2, [r3, #28]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005fb2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	69d9      	ldr	r1, [r3, #28]
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	021a      	lsls	r2, r3, #8
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	430a      	orrs	r2, r1
 8005fc6:	61da      	str	r2, [r3, #28]
 8005fc8:	e001      	b.n	8005fce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005fd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3718      	adds	r7, #24
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}

08005fe0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b084      	sub	sp, #16
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
 8005fe8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fea:	2300      	movs	r3, #0
 8005fec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d101      	bne.n	8005ffc <HAL_TIM_ConfigClockSource+0x1c>
 8005ff8:	2302      	movs	r3, #2
 8005ffa:	e0b4      	b.n	8006166 <HAL_TIM_ConfigClockSource+0x186>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2202      	movs	r2, #2
 8006008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800601a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006022:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	68ba      	ldr	r2, [r7, #8]
 800602a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006034:	d03e      	beq.n	80060b4 <HAL_TIM_ConfigClockSource+0xd4>
 8006036:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800603a:	f200 8087 	bhi.w	800614c <HAL_TIM_ConfigClockSource+0x16c>
 800603e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006042:	f000 8086 	beq.w	8006152 <HAL_TIM_ConfigClockSource+0x172>
 8006046:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800604a:	d87f      	bhi.n	800614c <HAL_TIM_ConfigClockSource+0x16c>
 800604c:	2b70      	cmp	r3, #112	; 0x70
 800604e:	d01a      	beq.n	8006086 <HAL_TIM_ConfigClockSource+0xa6>
 8006050:	2b70      	cmp	r3, #112	; 0x70
 8006052:	d87b      	bhi.n	800614c <HAL_TIM_ConfigClockSource+0x16c>
 8006054:	2b60      	cmp	r3, #96	; 0x60
 8006056:	d050      	beq.n	80060fa <HAL_TIM_ConfigClockSource+0x11a>
 8006058:	2b60      	cmp	r3, #96	; 0x60
 800605a:	d877      	bhi.n	800614c <HAL_TIM_ConfigClockSource+0x16c>
 800605c:	2b50      	cmp	r3, #80	; 0x50
 800605e:	d03c      	beq.n	80060da <HAL_TIM_ConfigClockSource+0xfa>
 8006060:	2b50      	cmp	r3, #80	; 0x50
 8006062:	d873      	bhi.n	800614c <HAL_TIM_ConfigClockSource+0x16c>
 8006064:	2b40      	cmp	r3, #64	; 0x40
 8006066:	d058      	beq.n	800611a <HAL_TIM_ConfigClockSource+0x13a>
 8006068:	2b40      	cmp	r3, #64	; 0x40
 800606a:	d86f      	bhi.n	800614c <HAL_TIM_ConfigClockSource+0x16c>
 800606c:	2b30      	cmp	r3, #48	; 0x30
 800606e:	d064      	beq.n	800613a <HAL_TIM_ConfigClockSource+0x15a>
 8006070:	2b30      	cmp	r3, #48	; 0x30
 8006072:	d86b      	bhi.n	800614c <HAL_TIM_ConfigClockSource+0x16c>
 8006074:	2b20      	cmp	r3, #32
 8006076:	d060      	beq.n	800613a <HAL_TIM_ConfigClockSource+0x15a>
 8006078:	2b20      	cmp	r3, #32
 800607a:	d867      	bhi.n	800614c <HAL_TIM_ConfigClockSource+0x16c>
 800607c:	2b00      	cmp	r3, #0
 800607e:	d05c      	beq.n	800613a <HAL_TIM_ConfigClockSource+0x15a>
 8006080:	2b10      	cmp	r3, #16
 8006082:	d05a      	beq.n	800613a <HAL_TIM_ConfigClockSource+0x15a>
 8006084:	e062      	b.n	800614c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6818      	ldr	r0, [r3, #0]
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	6899      	ldr	r1, [r3, #8]
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	685a      	ldr	r2, [r3, #4]
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	f000 facd 	bl	8006634 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80060a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	68ba      	ldr	r2, [r7, #8]
 80060b0:	609a      	str	r2, [r3, #8]
      break;
 80060b2:	e04f      	b.n	8006154 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6818      	ldr	r0, [r3, #0]
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	6899      	ldr	r1, [r3, #8]
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	685a      	ldr	r2, [r3, #4]
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	68db      	ldr	r3, [r3, #12]
 80060c4:	f000 fab6 	bl	8006634 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	689a      	ldr	r2, [r3, #8]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80060d6:	609a      	str	r2, [r3, #8]
      break;
 80060d8:	e03c      	b.n	8006154 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6818      	ldr	r0, [r3, #0]
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	6859      	ldr	r1, [r3, #4]
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	68db      	ldr	r3, [r3, #12]
 80060e6:	461a      	mov	r2, r3
 80060e8:	f000 f974 	bl	80063d4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	2150      	movs	r1, #80	; 0x50
 80060f2:	4618      	mov	r0, r3
 80060f4:	f000 fa83 	bl	80065fe <TIM_ITRx_SetConfig>
      break;
 80060f8:	e02c      	b.n	8006154 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6818      	ldr	r0, [r3, #0]
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	6859      	ldr	r1, [r3, #4]
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	68db      	ldr	r3, [r3, #12]
 8006106:	461a      	mov	r2, r3
 8006108:	f000 f9d0 	bl	80064ac <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2160      	movs	r1, #96	; 0x60
 8006112:	4618      	mov	r0, r3
 8006114:	f000 fa73 	bl	80065fe <TIM_ITRx_SetConfig>
      break;
 8006118:	e01c      	b.n	8006154 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6818      	ldr	r0, [r3, #0]
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	6859      	ldr	r1, [r3, #4]
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	461a      	mov	r2, r3
 8006128:	f000 f954 	bl	80063d4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2140      	movs	r1, #64	; 0x40
 8006132:	4618      	mov	r0, r3
 8006134:	f000 fa63 	bl	80065fe <TIM_ITRx_SetConfig>
      break;
 8006138:	e00c      	b.n	8006154 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4619      	mov	r1, r3
 8006144:	4610      	mov	r0, r2
 8006146:	f000 fa5a 	bl	80065fe <TIM_ITRx_SetConfig>
      break;
 800614a:	e003      	b.n	8006154 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800614c:	2301      	movs	r3, #1
 800614e:	73fb      	strb	r3, [r7, #15]
      break;
 8006150:	e000      	b.n	8006154 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006152:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2200      	movs	r2, #0
 8006160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006164:	7bfb      	ldrb	r3, [r7, #15]
}
 8006166:	4618      	mov	r0, r3
 8006168:	3710      	adds	r7, #16
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}

0800616e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800616e:	b480      	push	{r7}
 8006170:	b083      	sub	sp, #12
 8006172:	af00      	add	r7, sp, #0
 8006174:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006176:	bf00      	nop
 8006178:	370c      	adds	r7, #12
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr

08006182 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006182:	b480      	push	{r7}
 8006184:	b083      	sub	sp, #12
 8006186:	af00      	add	r7, sp, #0
 8006188:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800618a:	bf00      	nop
 800618c:	370c      	adds	r7, #12
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr

08006196 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006196:	b480      	push	{r7}
 8006198:	b083      	sub	sp, #12
 800619a:	af00      	add	r7, sp, #0
 800619c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800619e:	bf00      	nop
 80061a0:	370c      	adds	r7, #12
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr
	...

080061ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b085      	sub	sp, #20
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	4a40      	ldr	r2, [pc, #256]	; (80062c0 <TIM_Base_SetConfig+0x114>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d013      	beq.n	80061ec <TIM_Base_SetConfig+0x40>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061ca:	d00f      	beq.n	80061ec <TIM_Base_SetConfig+0x40>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4a3d      	ldr	r2, [pc, #244]	; (80062c4 <TIM_Base_SetConfig+0x118>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d00b      	beq.n	80061ec <TIM_Base_SetConfig+0x40>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	4a3c      	ldr	r2, [pc, #240]	; (80062c8 <TIM_Base_SetConfig+0x11c>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d007      	beq.n	80061ec <TIM_Base_SetConfig+0x40>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	4a3b      	ldr	r2, [pc, #236]	; (80062cc <TIM_Base_SetConfig+0x120>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d003      	beq.n	80061ec <TIM_Base_SetConfig+0x40>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	4a3a      	ldr	r2, [pc, #232]	; (80062d0 <TIM_Base_SetConfig+0x124>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d108      	bne.n	80061fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	68fa      	ldr	r2, [r7, #12]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	4a2f      	ldr	r2, [pc, #188]	; (80062c0 <TIM_Base_SetConfig+0x114>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d02b      	beq.n	800625e <TIM_Base_SetConfig+0xb2>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800620c:	d027      	beq.n	800625e <TIM_Base_SetConfig+0xb2>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4a2c      	ldr	r2, [pc, #176]	; (80062c4 <TIM_Base_SetConfig+0x118>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d023      	beq.n	800625e <TIM_Base_SetConfig+0xb2>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	4a2b      	ldr	r2, [pc, #172]	; (80062c8 <TIM_Base_SetConfig+0x11c>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d01f      	beq.n	800625e <TIM_Base_SetConfig+0xb2>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	4a2a      	ldr	r2, [pc, #168]	; (80062cc <TIM_Base_SetConfig+0x120>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d01b      	beq.n	800625e <TIM_Base_SetConfig+0xb2>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a29      	ldr	r2, [pc, #164]	; (80062d0 <TIM_Base_SetConfig+0x124>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d017      	beq.n	800625e <TIM_Base_SetConfig+0xb2>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a28      	ldr	r2, [pc, #160]	; (80062d4 <TIM_Base_SetConfig+0x128>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d013      	beq.n	800625e <TIM_Base_SetConfig+0xb2>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	4a27      	ldr	r2, [pc, #156]	; (80062d8 <TIM_Base_SetConfig+0x12c>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d00f      	beq.n	800625e <TIM_Base_SetConfig+0xb2>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4a26      	ldr	r2, [pc, #152]	; (80062dc <TIM_Base_SetConfig+0x130>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d00b      	beq.n	800625e <TIM_Base_SetConfig+0xb2>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a25      	ldr	r2, [pc, #148]	; (80062e0 <TIM_Base_SetConfig+0x134>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d007      	beq.n	800625e <TIM_Base_SetConfig+0xb2>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a24      	ldr	r2, [pc, #144]	; (80062e4 <TIM_Base_SetConfig+0x138>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d003      	beq.n	800625e <TIM_Base_SetConfig+0xb2>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a23      	ldr	r2, [pc, #140]	; (80062e8 <TIM_Base_SetConfig+0x13c>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d108      	bne.n	8006270 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006264:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	68fa      	ldr	r2, [r7, #12]
 800626c:	4313      	orrs	r3, r2
 800626e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	695b      	ldr	r3, [r3, #20]
 800627a:	4313      	orrs	r3, r2
 800627c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	68fa      	ldr	r2, [r7, #12]
 8006282:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	689a      	ldr	r2, [r3, #8]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	4a0a      	ldr	r2, [pc, #40]	; (80062c0 <TIM_Base_SetConfig+0x114>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d003      	beq.n	80062a4 <TIM_Base_SetConfig+0xf8>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	4a0c      	ldr	r2, [pc, #48]	; (80062d0 <TIM_Base_SetConfig+0x124>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d103      	bne.n	80062ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	691a      	ldr	r2, [r3, #16]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	615a      	str	r2, [r3, #20]
}
 80062b2:	bf00      	nop
 80062b4:	3714      	adds	r7, #20
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	40010000 	.word	0x40010000
 80062c4:	40000400 	.word	0x40000400
 80062c8:	40000800 	.word	0x40000800
 80062cc:	40000c00 	.word	0x40000c00
 80062d0:	40010400 	.word	0x40010400
 80062d4:	40014000 	.word	0x40014000
 80062d8:	40014400 	.word	0x40014400
 80062dc:	40014800 	.word	0x40014800
 80062e0:	40001800 	.word	0x40001800
 80062e4:	40001c00 	.word	0x40001c00
 80062e8:	40002000 	.word	0x40002000

080062ec <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b087      	sub	sp, #28
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	60f8      	str	r0, [r7, #12]
 80062f4:	60b9      	str	r1, [r7, #8]
 80062f6:	607a      	str	r2, [r7, #4]
 80062f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	f023 0201 	bic.w	r2, r3, #1
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	699b      	ldr	r3, [r3, #24]
 800630a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6a1b      	ldr	r3, [r3, #32]
 8006310:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	4a28      	ldr	r2, [pc, #160]	; (80063b8 <TIM_TI1_SetConfig+0xcc>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d01b      	beq.n	8006352 <TIM_TI1_SetConfig+0x66>
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006320:	d017      	beq.n	8006352 <TIM_TI1_SetConfig+0x66>
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	4a25      	ldr	r2, [pc, #148]	; (80063bc <TIM_TI1_SetConfig+0xd0>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d013      	beq.n	8006352 <TIM_TI1_SetConfig+0x66>
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	4a24      	ldr	r2, [pc, #144]	; (80063c0 <TIM_TI1_SetConfig+0xd4>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d00f      	beq.n	8006352 <TIM_TI1_SetConfig+0x66>
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	4a23      	ldr	r2, [pc, #140]	; (80063c4 <TIM_TI1_SetConfig+0xd8>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d00b      	beq.n	8006352 <TIM_TI1_SetConfig+0x66>
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	4a22      	ldr	r2, [pc, #136]	; (80063c8 <TIM_TI1_SetConfig+0xdc>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d007      	beq.n	8006352 <TIM_TI1_SetConfig+0x66>
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	4a21      	ldr	r2, [pc, #132]	; (80063cc <TIM_TI1_SetConfig+0xe0>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d003      	beq.n	8006352 <TIM_TI1_SetConfig+0x66>
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	4a20      	ldr	r2, [pc, #128]	; (80063d0 <TIM_TI1_SetConfig+0xe4>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d101      	bne.n	8006356 <TIM_TI1_SetConfig+0x6a>
 8006352:	2301      	movs	r3, #1
 8006354:	e000      	b.n	8006358 <TIM_TI1_SetConfig+0x6c>
 8006356:	2300      	movs	r3, #0
 8006358:	2b00      	cmp	r3, #0
 800635a:	d008      	beq.n	800636e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	f023 0303 	bic.w	r3, r3, #3
 8006362:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006364:	697a      	ldr	r2, [r7, #20]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4313      	orrs	r3, r2
 800636a:	617b      	str	r3, [r7, #20]
 800636c:	e003      	b.n	8006376 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	f043 0301 	orr.w	r3, r3, #1
 8006374:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800637c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	011b      	lsls	r3, r3, #4
 8006382:	b2db      	uxtb	r3, r3
 8006384:	697a      	ldr	r2, [r7, #20]
 8006386:	4313      	orrs	r3, r2
 8006388:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	f023 030a 	bic.w	r3, r3, #10
 8006390:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	f003 030a 	and.w	r3, r3, #10
 8006398:	693a      	ldr	r2, [r7, #16]
 800639a:	4313      	orrs	r3, r2
 800639c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	693a      	ldr	r2, [r7, #16]
 80063a8:	621a      	str	r2, [r3, #32]
}
 80063aa:	bf00      	nop
 80063ac:	371c      	adds	r7, #28
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop
 80063b8:	40010000 	.word	0x40010000
 80063bc:	40000400 	.word	0x40000400
 80063c0:	40000800 	.word	0x40000800
 80063c4:	40000c00 	.word	0x40000c00
 80063c8:	40010400 	.word	0x40010400
 80063cc:	40014000 	.word	0x40014000
 80063d0:	40001800 	.word	0x40001800

080063d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b087      	sub	sp, #28
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6a1b      	ldr	r3, [r3, #32]
 80063e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6a1b      	ldr	r3, [r3, #32]
 80063ea:	f023 0201 	bic.w	r2, r3, #1
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	699b      	ldr	r3, [r3, #24]
 80063f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80063fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	011b      	lsls	r3, r3, #4
 8006404:	693a      	ldr	r2, [r7, #16]
 8006406:	4313      	orrs	r3, r2
 8006408:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	f023 030a 	bic.w	r3, r3, #10
 8006410:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006412:	697a      	ldr	r2, [r7, #20]
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	4313      	orrs	r3, r2
 8006418:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	693a      	ldr	r2, [r7, #16]
 800641e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	697a      	ldr	r2, [r7, #20]
 8006424:	621a      	str	r2, [r3, #32]
}
 8006426:	bf00      	nop
 8006428:	371c      	adds	r7, #28
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr

08006432 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006432:	b480      	push	{r7}
 8006434:	b087      	sub	sp, #28
 8006436:	af00      	add	r7, sp, #0
 8006438:	60f8      	str	r0, [r7, #12]
 800643a:	60b9      	str	r1, [r7, #8]
 800643c:	607a      	str	r2, [r7, #4]
 800643e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6a1b      	ldr	r3, [r3, #32]
 8006444:	f023 0210 	bic.w	r2, r3, #16
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	699b      	ldr	r3, [r3, #24]
 8006450:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	6a1b      	ldr	r3, [r3, #32]
 8006456:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800645e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	021b      	lsls	r3, r3, #8
 8006464:	697a      	ldr	r2, [r7, #20]
 8006466:	4313      	orrs	r3, r2
 8006468:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006470:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	031b      	lsls	r3, r3, #12
 8006476:	b29b      	uxth	r3, r3
 8006478:	697a      	ldr	r2, [r7, #20]
 800647a:	4313      	orrs	r3, r2
 800647c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006484:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	011b      	lsls	r3, r3, #4
 800648a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800648e:	693a      	ldr	r2, [r7, #16]
 8006490:	4313      	orrs	r3, r2
 8006492:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	697a      	ldr	r2, [r7, #20]
 8006498:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	693a      	ldr	r2, [r7, #16]
 800649e:	621a      	str	r2, [r3, #32]
}
 80064a0:	bf00      	nop
 80064a2:	371c      	adds	r7, #28
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b087      	sub	sp, #28
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	60f8      	str	r0, [r7, #12]
 80064b4:	60b9      	str	r1, [r7, #8]
 80064b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6a1b      	ldr	r3, [r3, #32]
 80064bc:	f023 0210 	bic.w	r2, r3, #16
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	699b      	ldr	r3, [r3, #24]
 80064c8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6a1b      	ldr	r3, [r3, #32]
 80064ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80064d6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	031b      	lsls	r3, r3, #12
 80064dc:	697a      	ldr	r2, [r7, #20]
 80064de:	4313      	orrs	r3, r2
 80064e0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80064e2:	693b      	ldr	r3, [r7, #16]
 80064e4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80064e8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	011b      	lsls	r3, r3, #4
 80064ee:	693a      	ldr	r2, [r7, #16]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	697a      	ldr	r2, [r7, #20]
 80064f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	693a      	ldr	r2, [r7, #16]
 80064fe:	621a      	str	r2, [r3, #32]
}
 8006500:	bf00      	nop
 8006502:	371c      	adds	r7, #28
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr

0800650c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800650c:	b480      	push	{r7}
 800650e:	b087      	sub	sp, #28
 8006510:	af00      	add	r7, sp, #0
 8006512:	60f8      	str	r0, [r7, #12]
 8006514:	60b9      	str	r1, [r7, #8]
 8006516:	607a      	str	r2, [r7, #4]
 8006518:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6a1b      	ldr	r3, [r3, #32]
 800651e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	69db      	ldr	r3, [r3, #28]
 800652a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	6a1b      	ldr	r3, [r3, #32]
 8006530:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	f023 0303 	bic.w	r3, r3, #3
 8006538:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800653a:	697a      	ldr	r2, [r7, #20]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	4313      	orrs	r3, r2
 8006540:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006548:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	011b      	lsls	r3, r3, #4
 800654e:	b2db      	uxtb	r3, r3
 8006550:	697a      	ldr	r2, [r7, #20]
 8006552:	4313      	orrs	r3, r2
 8006554:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800655c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	021b      	lsls	r3, r3, #8
 8006562:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006566:	693a      	ldr	r2, [r7, #16]
 8006568:	4313      	orrs	r3, r2
 800656a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	697a      	ldr	r2, [r7, #20]
 8006570:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	693a      	ldr	r2, [r7, #16]
 8006576:	621a      	str	r2, [r3, #32]
}
 8006578:	bf00      	nop
 800657a:	371c      	adds	r7, #28
 800657c:	46bd      	mov	sp, r7
 800657e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006582:	4770      	bx	lr

08006584 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006584:	b480      	push	{r7}
 8006586:	b087      	sub	sp, #28
 8006588:	af00      	add	r7, sp, #0
 800658a:	60f8      	str	r0, [r7, #12]
 800658c:	60b9      	str	r1, [r7, #8]
 800658e:	607a      	str	r2, [r7, #4]
 8006590:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6a1b      	ldr	r3, [r3, #32]
 8006596:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	69db      	ldr	r3, [r3, #28]
 80065a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6a1b      	ldr	r3, [r3, #32]
 80065a8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065b0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	021b      	lsls	r3, r3, #8
 80065b6:	697a      	ldr	r2, [r7, #20]
 80065b8:	4313      	orrs	r3, r2
 80065ba:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80065c2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	031b      	lsls	r3, r3, #12
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	4313      	orrs	r3, r2
 80065ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80065d6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	031b      	lsls	r3, r3, #12
 80065dc:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80065e0:	693a      	ldr	r2, [r7, #16]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	697a      	ldr	r2, [r7, #20]
 80065ea:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	693a      	ldr	r2, [r7, #16]
 80065f0:	621a      	str	r2, [r3, #32]
}
 80065f2:	bf00      	nop
 80065f4:	371c      	adds	r7, #28
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr

080065fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80065fe:	b480      	push	{r7}
 8006600:	b085      	sub	sp, #20
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
 8006606:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006614:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006616:	683a      	ldr	r2, [r7, #0]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	4313      	orrs	r3, r2
 800661c:	f043 0307 	orr.w	r3, r3, #7
 8006620:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	68fa      	ldr	r2, [r7, #12]
 8006626:	609a      	str	r2, [r3, #8]
}
 8006628:	bf00      	nop
 800662a:	3714      	adds	r7, #20
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr

08006634 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006634:	b480      	push	{r7}
 8006636:	b087      	sub	sp, #28
 8006638:	af00      	add	r7, sp, #0
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	60b9      	str	r1, [r7, #8]
 800663e:	607a      	str	r2, [r7, #4]
 8006640:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800664e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	021a      	lsls	r2, r3, #8
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	431a      	orrs	r2, r3
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	4313      	orrs	r3, r2
 800665c:	697a      	ldr	r2, [r7, #20]
 800665e:	4313      	orrs	r3, r2
 8006660:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	697a      	ldr	r2, [r7, #20]
 8006666:	609a      	str	r2, [r3, #8]
}
 8006668:	bf00      	nop
 800666a:	371c      	adds	r7, #28
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr

08006674 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006674:	b480      	push	{r7}
 8006676:	b087      	sub	sp, #28
 8006678:	af00      	add	r7, sp, #0
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	f003 031f 	and.w	r3, r3, #31
 8006686:	2201      	movs	r2, #1
 8006688:	fa02 f303 	lsl.w	r3, r2, r3
 800668c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6a1a      	ldr	r2, [r3, #32]
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	43db      	mvns	r3, r3
 8006696:	401a      	ands	r2, r3
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6a1a      	ldr	r2, [r3, #32]
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	f003 031f 	and.w	r3, r3, #31
 80066a6:	6879      	ldr	r1, [r7, #4]
 80066a8:	fa01 f303 	lsl.w	r3, r1, r3
 80066ac:	431a      	orrs	r2, r3
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	621a      	str	r2, [r3, #32]
}
 80066b2:	bf00      	nop
 80066b4:	371c      	adds	r7, #28
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr
	...

080066c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b085      	sub	sp, #20
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	d101      	bne.n	80066d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80066d4:	2302      	movs	r3, #2
 80066d6:	e05a      	b.n	800678e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2201      	movs	r2, #1
 80066dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2202      	movs	r2, #2
 80066e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	685b      	ldr	r3, [r3, #4]
 80066ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	68fa      	ldr	r2, [r7, #12]
 8006706:	4313      	orrs	r3, r2
 8006708:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	68fa      	ldr	r2, [r7, #12]
 8006710:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a21      	ldr	r2, [pc, #132]	; (800679c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d022      	beq.n	8006762 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006724:	d01d      	beq.n	8006762 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a1d      	ldr	r2, [pc, #116]	; (80067a0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d018      	beq.n	8006762 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a1b      	ldr	r2, [pc, #108]	; (80067a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d013      	beq.n	8006762 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a1a      	ldr	r2, [pc, #104]	; (80067a8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d00e      	beq.n	8006762 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a18      	ldr	r2, [pc, #96]	; (80067ac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d009      	beq.n	8006762 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a17      	ldr	r2, [pc, #92]	; (80067b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d004      	beq.n	8006762 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a15      	ldr	r2, [pc, #84]	; (80067b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d10c      	bne.n	800677c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006768:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	68ba      	ldr	r2, [r7, #8]
 8006770:	4313      	orrs	r3, r2
 8006772:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68ba      	ldr	r2, [r7, #8]
 800677a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2201      	movs	r2, #1
 8006780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2200      	movs	r2, #0
 8006788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800678c:	2300      	movs	r3, #0
}
 800678e:	4618      	mov	r0, r3
 8006790:	3714      	adds	r7, #20
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	40010000 	.word	0x40010000
 80067a0:	40000400 	.word	0x40000400
 80067a4:	40000800 	.word	0x40000800
 80067a8:	40000c00 	.word	0x40000c00
 80067ac:	40010400 	.word	0x40010400
 80067b0:	40014000 	.word	0x40014000
 80067b4:	40001800 	.word	0x40001800

080067b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b083      	sub	sp, #12
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80067c0:	bf00      	nop
 80067c2:	370c      	adds	r7, #12
 80067c4:	46bd      	mov	sp, r7
 80067c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ca:	4770      	bx	lr

080067cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b083      	sub	sp, #12
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80067d4:	bf00      	nop
 80067d6:	370c      	adds	r7, #12
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b082      	sub	sp, #8
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d101      	bne.n	80067f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	e03f      	b.n	8006872 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d106      	bne.n	800680c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f7fd fa92 	bl	8003d30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2224      	movs	r2, #36	; 0x24
 8006810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	68da      	ldr	r2, [r3, #12]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006822:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f000 fddf 	bl	80073e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	691a      	ldr	r2, [r3, #16]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006838:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	695a      	ldr	r2, [r3, #20]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006848:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68da      	ldr	r2, [r3, #12]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006858:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2200      	movs	r2, #0
 800685e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2220      	movs	r2, #32
 8006864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2220      	movs	r2, #32
 800686c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	3708      	adds	r7, #8
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}

0800687a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800687a:	b580      	push	{r7, lr}
 800687c:	b08a      	sub	sp, #40	; 0x28
 800687e:	af02      	add	r7, sp, #8
 8006880:	60f8      	str	r0, [r7, #12]
 8006882:	60b9      	str	r1, [r7, #8]
 8006884:	603b      	str	r3, [r7, #0]
 8006886:	4613      	mov	r3, r2
 8006888:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800688a:	2300      	movs	r3, #0
 800688c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006894:	b2db      	uxtb	r3, r3
 8006896:	2b20      	cmp	r3, #32
 8006898:	d17c      	bne.n	8006994 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d002      	beq.n	80068a6 <HAL_UART_Transmit+0x2c>
 80068a0:	88fb      	ldrh	r3, [r7, #6]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d101      	bne.n	80068aa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	e075      	b.n	8006996 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068b0:	2b01      	cmp	r3, #1
 80068b2:	d101      	bne.n	80068b8 <HAL_UART_Transmit+0x3e>
 80068b4:	2302      	movs	r3, #2
 80068b6:	e06e      	b.n	8006996 <HAL_UART_Transmit+0x11c>
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2201      	movs	r2, #1
 80068bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2200      	movs	r2, #0
 80068c4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2221      	movs	r2, #33	; 0x21
 80068ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80068ce:	f7fd fc47 	bl	8004160 <HAL_GetTick>
 80068d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	88fa      	ldrh	r2, [r7, #6]
 80068d8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	88fa      	ldrh	r2, [r7, #6]
 80068de:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068e8:	d108      	bne.n	80068fc <HAL_UART_Transmit+0x82>
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	691b      	ldr	r3, [r3, #16]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d104      	bne.n	80068fc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80068f2:	2300      	movs	r3, #0
 80068f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	61bb      	str	r3, [r7, #24]
 80068fa:	e003      	b.n	8006904 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006900:	2300      	movs	r3, #0
 8006902:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2200      	movs	r2, #0
 8006908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800690c:	e02a      	b.n	8006964 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	9300      	str	r3, [sp, #0]
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	2200      	movs	r2, #0
 8006916:	2180      	movs	r1, #128	; 0x80
 8006918:	68f8      	ldr	r0, [r7, #12]
 800691a:	f000 fb1f 	bl	8006f5c <UART_WaitOnFlagUntilTimeout>
 800691e:	4603      	mov	r3, r0
 8006920:	2b00      	cmp	r3, #0
 8006922:	d001      	beq.n	8006928 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006924:	2303      	movs	r3, #3
 8006926:	e036      	b.n	8006996 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006928:	69fb      	ldr	r3, [r7, #28]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d10b      	bne.n	8006946 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800692e:	69bb      	ldr	r3, [r7, #24]
 8006930:	881b      	ldrh	r3, [r3, #0]
 8006932:	461a      	mov	r2, r3
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800693c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800693e:	69bb      	ldr	r3, [r7, #24]
 8006940:	3302      	adds	r3, #2
 8006942:	61bb      	str	r3, [r7, #24]
 8006944:	e007      	b.n	8006956 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006946:	69fb      	ldr	r3, [r7, #28]
 8006948:	781a      	ldrb	r2, [r3, #0]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006950:	69fb      	ldr	r3, [r7, #28]
 8006952:	3301      	adds	r3, #1
 8006954:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800695a:	b29b      	uxth	r3, r3
 800695c:	3b01      	subs	r3, #1
 800695e:	b29a      	uxth	r2, r3
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006968:	b29b      	uxth	r3, r3
 800696a:	2b00      	cmp	r3, #0
 800696c:	d1cf      	bne.n	800690e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	9300      	str	r3, [sp, #0]
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	2200      	movs	r2, #0
 8006976:	2140      	movs	r1, #64	; 0x40
 8006978:	68f8      	ldr	r0, [r7, #12]
 800697a:	f000 faef 	bl	8006f5c <UART_WaitOnFlagUntilTimeout>
 800697e:	4603      	mov	r3, r0
 8006980:	2b00      	cmp	r3, #0
 8006982:	d001      	beq.n	8006988 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006984:	2303      	movs	r3, #3
 8006986:	e006      	b.n	8006996 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2220      	movs	r2, #32
 800698c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006990:	2300      	movs	r3, #0
 8006992:	e000      	b.n	8006996 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006994:	2302      	movs	r3, #2
  }
}
 8006996:	4618      	mov	r0, r3
 8006998:	3720      	adds	r7, #32
 800699a:	46bd      	mov	sp, r7
 800699c:	bd80      	pop	{r7, pc}

0800699e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800699e:	b580      	push	{r7, lr}
 80069a0:	b084      	sub	sp, #16
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	60f8      	str	r0, [r7, #12]
 80069a6:	60b9      	str	r1, [r7, #8]
 80069a8:	4613      	mov	r3, r2
 80069aa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80069b2:	b2db      	uxtb	r3, r3
 80069b4:	2b20      	cmp	r3, #32
 80069b6:	d11d      	bne.n	80069f4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d002      	beq.n	80069c4 <HAL_UART_Receive_IT+0x26>
 80069be:	88fb      	ldrh	r3, [r7, #6]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d101      	bne.n	80069c8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80069c4:	2301      	movs	r3, #1
 80069c6:	e016      	b.n	80069f6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d101      	bne.n	80069d6 <HAL_UART_Receive_IT+0x38>
 80069d2:	2302      	movs	r3, #2
 80069d4:	e00f      	b.n	80069f6 <HAL_UART_Receive_IT+0x58>
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2201      	movs	r2, #1
 80069da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2200      	movs	r2, #0
 80069e2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80069e4:	88fb      	ldrh	r3, [r7, #6]
 80069e6:	461a      	mov	r2, r3
 80069e8:	68b9      	ldr	r1, [r7, #8]
 80069ea:	68f8      	ldr	r0, [r7, #12]
 80069ec:	f000 fb24 	bl	8007038 <UART_Start_Receive_IT>
 80069f0:	4603      	mov	r3, r0
 80069f2:	e000      	b.n	80069f6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80069f4:	2302      	movs	r3, #2
  }
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3710      	adds	r7, #16
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
	...

08006a00 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b0ba      	sub	sp, #232	; 0xe8
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	695b      	ldr	r3, [r3, #20]
 8006a22:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006a26:	2300      	movs	r3, #0
 8006a28:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a36:	f003 030f 	and.w	r3, r3, #15
 8006a3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006a3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d10f      	bne.n	8006a66 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006a46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a4a:	f003 0320 	and.w	r3, r3, #32
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d009      	beq.n	8006a66 <HAL_UART_IRQHandler+0x66>
 8006a52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a56:	f003 0320 	and.w	r3, r3, #32
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d003      	beq.n	8006a66 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f000 fc07 	bl	8007272 <UART_Receive_IT>
      return;
 8006a64:	e256      	b.n	8006f14 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006a66:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	f000 80de 	beq.w	8006c2c <HAL_UART_IRQHandler+0x22c>
 8006a70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a74:	f003 0301 	and.w	r3, r3, #1
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d106      	bne.n	8006a8a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006a7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a80:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	f000 80d1 	beq.w	8006c2c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006a8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a8e:	f003 0301 	and.w	r3, r3, #1
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d00b      	beq.n	8006aae <HAL_UART_IRQHandler+0xae>
 8006a96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d005      	beq.n	8006aae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aa6:	f043 0201 	orr.w	r2, r3, #1
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006aae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ab2:	f003 0304 	and.w	r3, r3, #4
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d00b      	beq.n	8006ad2 <HAL_UART_IRQHandler+0xd2>
 8006aba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006abe:	f003 0301 	and.w	r3, r3, #1
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d005      	beq.n	8006ad2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aca:	f043 0202 	orr.w	r2, r3, #2
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ad2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ad6:	f003 0302 	and.w	r3, r3, #2
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d00b      	beq.n	8006af6 <HAL_UART_IRQHandler+0xf6>
 8006ade:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ae2:	f003 0301 	and.w	r3, r3, #1
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d005      	beq.n	8006af6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aee:	f043 0204 	orr.w	r2, r3, #4
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006afa:	f003 0308 	and.w	r3, r3, #8
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d011      	beq.n	8006b26 <HAL_UART_IRQHandler+0x126>
 8006b02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b06:	f003 0320 	and.w	r3, r3, #32
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d105      	bne.n	8006b1a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006b0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006b12:	f003 0301 	and.w	r3, r3, #1
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d005      	beq.n	8006b26 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b1e:	f043 0208 	orr.w	r2, r3, #8
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	f000 81ed 	beq.w	8006f0a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006b30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b34:	f003 0320 	and.w	r3, r3, #32
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d008      	beq.n	8006b4e <HAL_UART_IRQHandler+0x14e>
 8006b3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b40:	f003 0320 	and.w	r3, r3, #32
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d002      	beq.n	8006b4e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f000 fb92 	bl	8007272 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	695b      	ldr	r3, [r3, #20]
 8006b54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b58:	2b40      	cmp	r3, #64	; 0x40
 8006b5a:	bf0c      	ite	eq
 8006b5c:	2301      	moveq	r3, #1
 8006b5e:	2300      	movne	r3, #0
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b6a:	f003 0308 	and.w	r3, r3, #8
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d103      	bne.n	8006b7a <HAL_UART_IRQHandler+0x17a>
 8006b72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d04f      	beq.n	8006c1a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 fa9a 	bl	80070b4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	695b      	ldr	r3, [r3, #20]
 8006b86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b8a:	2b40      	cmp	r3, #64	; 0x40
 8006b8c:	d141      	bne.n	8006c12 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	3314      	adds	r3, #20
 8006b94:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b98:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006b9c:	e853 3f00 	ldrex	r3, [r3]
 8006ba0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006ba4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006ba8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006bac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	3314      	adds	r3, #20
 8006bb6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006bba:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006bbe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bc2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006bc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006bca:	e841 2300 	strex	r3, r2, [r1]
 8006bce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006bd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d1d9      	bne.n	8006b8e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d013      	beq.n	8006c0a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be6:	4a7d      	ldr	r2, [pc, #500]	; (8006ddc <HAL_UART_IRQHandler+0x3dc>)
 8006be8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bee:	4618      	mov	r0, r3
 8006bf0:	f7fd fc84 	bl	80044fc <HAL_DMA_Abort_IT>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d016      	beq.n	8006c28 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006c04:	4610      	mov	r0, r2
 8006c06:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c08:	e00e      	b.n	8006c28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 f990 	bl	8006f30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c10:	e00a      	b.n	8006c28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f000 f98c 	bl	8006f30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c18:	e006      	b.n	8006c28 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 f988 	bl	8006f30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2200      	movs	r2, #0
 8006c24:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006c26:	e170      	b.n	8006f0a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c28:	bf00      	nop
    return;
 8006c2a:	e16e      	b.n	8006f0a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	f040 814a 	bne.w	8006eca <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c3a:	f003 0310 	and.w	r3, r3, #16
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	f000 8143 	beq.w	8006eca <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006c44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c48:	f003 0310 	and.w	r3, r3, #16
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	f000 813c 	beq.w	8006eca <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c52:	2300      	movs	r3, #0
 8006c54:	60bb      	str	r3, [r7, #8]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	60bb      	str	r3, [r7, #8]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	60bb      	str	r3, [r7, #8]
 8006c66:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	695b      	ldr	r3, [r3, #20]
 8006c6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c72:	2b40      	cmp	r3, #64	; 0x40
 8006c74:	f040 80b4 	bne.w	8006de0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006c84:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	f000 8140 	beq.w	8006f0e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006c92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006c96:	429a      	cmp	r2, r3
 8006c98:	f080 8139 	bcs.w	8006f0e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006ca2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ca8:	69db      	ldr	r3, [r3, #28]
 8006caa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006cae:	f000 8088 	beq.w	8006dc2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	330c      	adds	r3, #12
 8006cb8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006cc0:	e853 3f00 	ldrex	r3, [r3]
 8006cc4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006cc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006ccc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cd0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	330c      	adds	r3, #12
 8006cda:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006cde:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006ce2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006cea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006cee:	e841 2300 	strex	r3, r2, [r1]
 8006cf2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006cf6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d1d9      	bne.n	8006cb2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	3314      	adds	r3, #20
 8006d04:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d08:	e853 3f00 	ldrex	r3, [r3]
 8006d0c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006d0e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006d10:	f023 0301 	bic.w	r3, r3, #1
 8006d14:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	3314      	adds	r3, #20
 8006d1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006d22:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006d26:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d28:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006d2a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006d2e:	e841 2300 	strex	r3, r2, [r1]
 8006d32:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006d34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d1e1      	bne.n	8006cfe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	3314      	adds	r3, #20
 8006d40:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006d44:	e853 3f00 	ldrex	r3, [r3]
 8006d48:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006d4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	3314      	adds	r3, #20
 8006d5a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006d5e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006d60:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d62:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006d64:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006d66:	e841 2300 	strex	r3, r2, [r1]
 8006d6a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006d6c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d1e3      	bne.n	8006d3a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2220      	movs	r2, #32
 8006d76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	330c      	adds	r3, #12
 8006d86:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d8a:	e853 3f00 	ldrex	r3, [r3]
 8006d8e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006d90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d92:	f023 0310 	bic.w	r3, r3, #16
 8006d96:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	330c      	adds	r3, #12
 8006da0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006da4:	65ba      	str	r2, [r7, #88]	; 0x58
 8006da6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006daa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006dac:	e841 2300 	strex	r3, r2, [r1]
 8006db0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006db2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d1e3      	bne.n	8006d80 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f7fd fb2d 	bl	800441c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006dca:	b29b      	uxth	r3, r3
 8006dcc:	1ad3      	subs	r3, r2, r3
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	4619      	mov	r1, r3
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 f8b6 	bl	8006f44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006dd8:	e099      	b.n	8006f0e <HAL_UART_IRQHandler+0x50e>
 8006dda:	bf00      	nop
 8006ddc:	0800717b 	.word	0x0800717b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	1ad3      	subs	r3, r2, r3
 8006dec:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	f000 808b 	beq.w	8006f12 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006dfc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	f000 8086 	beq.w	8006f12 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	330c      	adds	r3, #12
 8006e0c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e10:	e853 3f00 	ldrex	r3, [r3]
 8006e14:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006e16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e18:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e1c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	330c      	adds	r3, #12
 8006e26:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006e2a:	647a      	str	r2, [r7, #68]	; 0x44
 8006e2c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e2e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006e30:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e32:	e841 2300 	strex	r3, r2, [r1]
 8006e36:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006e38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d1e3      	bne.n	8006e06 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	3314      	adds	r3, #20
 8006e44:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e48:	e853 3f00 	ldrex	r3, [r3]
 8006e4c:	623b      	str	r3, [r7, #32]
   return(result);
 8006e4e:	6a3b      	ldr	r3, [r7, #32]
 8006e50:	f023 0301 	bic.w	r3, r3, #1
 8006e54:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	3314      	adds	r3, #20
 8006e5e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006e62:	633a      	str	r2, [r7, #48]	; 0x30
 8006e64:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e66:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006e68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e6a:	e841 2300 	strex	r3, r2, [r1]
 8006e6e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d1e3      	bne.n	8006e3e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2220      	movs	r2, #32
 8006e7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2200      	movs	r2, #0
 8006e82:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	330c      	adds	r3, #12
 8006e8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8c:	693b      	ldr	r3, [r7, #16]
 8006e8e:	e853 3f00 	ldrex	r3, [r3]
 8006e92:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f023 0310 	bic.w	r3, r3, #16
 8006e9a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	330c      	adds	r3, #12
 8006ea4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006ea8:	61fa      	str	r2, [r7, #28]
 8006eaa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eac:	69b9      	ldr	r1, [r7, #24]
 8006eae:	69fa      	ldr	r2, [r7, #28]
 8006eb0:	e841 2300 	strex	r3, r2, [r1]
 8006eb4:	617b      	str	r3, [r7, #20]
   return(result);
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d1e3      	bne.n	8006e84 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ebc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 f83e 	bl	8006f44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006ec8:	e023      	b.n	8006f12 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d009      	beq.n	8006eea <HAL_UART_IRQHandler+0x4ea>
 8006ed6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006eda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d003      	beq.n	8006eea <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f000 f95d 	bl	80071a2 <UART_Transmit_IT>
    return;
 8006ee8:	e014      	b.n	8006f14 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006eee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d00e      	beq.n	8006f14 <HAL_UART_IRQHandler+0x514>
 8006ef6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d008      	beq.n	8006f14 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f000 f99d 	bl	8007242 <UART_EndTransmit_IT>
    return;
 8006f08:	e004      	b.n	8006f14 <HAL_UART_IRQHandler+0x514>
    return;
 8006f0a:	bf00      	nop
 8006f0c:	e002      	b.n	8006f14 <HAL_UART_IRQHandler+0x514>
      return;
 8006f0e:	bf00      	nop
 8006f10:	e000      	b.n	8006f14 <HAL_UART_IRQHandler+0x514>
      return;
 8006f12:	bf00      	nop
  }
}
 8006f14:	37e8      	adds	r7, #232	; 0xe8
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop

08006f1c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b083      	sub	sp, #12
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006f24:	bf00      	nop
 8006f26:	370c      	adds	r7, #12
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2e:	4770      	bx	lr

08006f30 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b083      	sub	sp, #12
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006f38:	bf00      	nop
 8006f3a:	370c      	adds	r7, #12
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f42:	4770      	bx	lr

08006f44 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b083      	sub	sp, #12
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
 8006f4c:	460b      	mov	r3, r1
 8006f4e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006f50:	bf00      	nop
 8006f52:	370c      	adds	r7, #12
 8006f54:	46bd      	mov	sp, r7
 8006f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5a:	4770      	bx	lr

08006f5c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b090      	sub	sp, #64	; 0x40
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	60f8      	str	r0, [r7, #12]
 8006f64:	60b9      	str	r1, [r7, #8]
 8006f66:	603b      	str	r3, [r7, #0]
 8006f68:	4613      	mov	r3, r2
 8006f6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f6c:	e050      	b.n	8007010 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f74:	d04c      	beq.n	8007010 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006f76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d007      	beq.n	8006f8c <UART_WaitOnFlagUntilTimeout+0x30>
 8006f7c:	f7fd f8f0 	bl	8004160 <HAL_GetTick>
 8006f80:	4602      	mov	r2, r0
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	1ad3      	subs	r3, r2, r3
 8006f86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d241      	bcs.n	8007010 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	330c      	adds	r3, #12
 8006f92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f96:	e853 3f00 	ldrex	r3, [r3]
 8006f9a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f9e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006fa2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	330c      	adds	r3, #12
 8006faa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006fac:	637a      	str	r2, [r7, #52]	; 0x34
 8006fae:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006fb2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006fb4:	e841 2300 	strex	r3, r2, [r1]
 8006fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d1e5      	bne.n	8006f8c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	3314      	adds	r3, #20
 8006fc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	e853 3f00 	ldrex	r3, [r3]
 8006fce:	613b      	str	r3, [r7, #16]
   return(result);
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	f023 0301 	bic.w	r3, r3, #1
 8006fd6:	63bb      	str	r3, [r7, #56]	; 0x38
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	3314      	adds	r3, #20
 8006fde:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006fe0:	623a      	str	r2, [r7, #32]
 8006fe2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe4:	69f9      	ldr	r1, [r7, #28]
 8006fe6:	6a3a      	ldr	r2, [r7, #32]
 8006fe8:	e841 2300 	strex	r3, r2, [r1]
 8006fec:	61bb      	str	r3, [r7, #24]
   return(result);
 8006fee:	69bb      	ldr	r3, [r7, #24]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d1e5      	bne.n	8006fc0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2220      	movs	r2, #32
 8006ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2220      	movs	r2, #32
 8007000:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2200      	movs	r2, #0
 8007008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800700c:	2303      	movs	r3, #3
 800700e:	e00f      	b.n	8007030 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	4013      	ands	r3, r2
 800701a:	68ba      	ldr	r2, [r7, #8]
 800701c:	429a      	cmp	r2, r3
 800701e:	bf0c      	ite	eq
 8007020:	2301      	moveq	r3, #1
 8007022:	2300      	movne	r3, #0
 8007024:	b2db      	uxtb	r3, r3
 8007026:	461a      	mov	r2, r3
 8007028:	79fb      	ldrb	r3, [r7, #7]
 800702a:	429a      	cmp	r2, r3
 800702c:	d09f      	beq.n	8006f6e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800702e:	2300      	movs	r3, #0
}
 8007030:	4618      	mov	r0, r3
 8007032:	3740      	adds	r7, #64	; 0x40
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007038:	b480      	push	{r7}
 800703a:	b085      	sub	sp, #20
 800703c:	af00      	add	r7, sp, #0
 800703e:	60f8      	str	r0, [r7, #12]
 8007040:	60b9      	str	r1, [r7, #8]
 8007042:	4613      	mov	r3, r2
 8007044:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	68ba      	ldr	r2, [r7, #8]
 800704a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	88fa      	ldrh	r2, [r7, #6]
 8007050:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	88fa      	ldrh	r2, [r7, #6]
 8007056:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2200      	movs	r2, #0
 800705c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	2222      	movs	r2, #34	; 0x22
 8007062:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	2200      	movs	r2, #0
 800706a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	691b      	ldr	r3, [r3, #16]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d007      	beq.n	8007086 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	68da      	ldr	r2, [r3, #12]
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007084:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	695a      	ldr	r2, [r3, #20]
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f042 0201 	orr.w	r2, r2, #1
 8007094:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	68da      	ldr	r2, [r3, #12]
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f042 0220 	orr.w	r2, r2, #32
 80070a4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80070a6:	2300      	movs	r3, #0
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3714      	adds	r7, #20
 80070ac:	46bd      	mov	sp, r7
 80070ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b2:	4770      	bx	lr

080070b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b095      	sub	sp, #84	; 0x54
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	330c      	adds	r3, #12
 80070c2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070c6:	e853 3f00 	ldrex	r3, [r3]
 80070ca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80070cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80070d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	330c      	adds	r3, #12
 80070da:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80070dc:	643a      	str	r2, [r7, #64]	; 0x40
 80070de:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80070e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80070e4:	e841 2300 	strex	r3, r2, [r1]
 80070e8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80070ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d1e5      	bne.n	80070bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	3314      	adds	r3, #20
 80070f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f8:	6a3b      	ldr	r3, [r7, #32]
 80070fa:	e853 3f00 	ldrex	r3, [r3]
 80070fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8007100:	69fb      	ldr	r3, [r7, #28]
 8007102:	f023 0301 	bic.w	r3, r3, #1
 8007106:	64bb      	str	r3, [r7, #72]	; 0x48
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	3314      	adds	r3, #20
 800710e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007110:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007112:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007114:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007116:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007118:	e841 2300 	strex	r3, r2, [r1]
 800711c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800711e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007120:	2b00      	cmp	r3, #0
 8007122:	d1e5      	bne.n	80070f0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007128:	2b01      	cmp	r3, #1
 800712a:	d119      	bne.n	8007160 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	330c      	adds	r3, #12
 8007132:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	e853 3f00 	ldrex	r3, [r3]
 800713a:	60bb      	str	r3, [r7, #8]
   return(result);
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	f023 0310 	bic.w	r3, r3, #16
 8007142:	647b      	str	r3, [r7, #68]	; 0x44
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	330c      	adds	r3, #12
 800714a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800714c:	61ba      	str	r2, [r7, #24]
 800714e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007150:	6979      	ldr	r1, [r7, #20]
 8007152:	69ba      	ldr	r2, [r7, #24]
 8007154:	e841 2300 	strex	r3, r2, [r1]
 8007158:	613b      	str	r3, [r7, #16]
   return(result);
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d1e5      	bne.n	800712c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2220      	movs	r2, #32
 8007164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2200      	movs	r2, #0
 800716c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800716e:	bf00      	nop
 8007170:	3754      	adds	r7, #84	; 0x54
 8007172:	46bd      	mov	sp, r7
 8007174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007178:	4770      	bx	lr

0800717a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800717a:	b580      	push	{r7, lr}
 800717c:	b084      	sub	sp, #16
 800717e:	af00      	add	r7, sp, #0
 8007180:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007186:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2200      	movs	r2, #0
 800718c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2200      	movs	r2, #0
 8007192:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007194:	68f8      	ldr	r0, [r7, #12]
 8007196:	f7ff fecb 	bl	8006f30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800719a:	bf00      	nop
 800719c:	3710      	adds	r7, #16
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}

080071a2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80071a2:	b480      	push	{r7}
 80071a4:	b085      	sub	sp, #20
 80071a6:	af00      	add	r7, sp, #0
 80071a8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071b0:	b2db      	uxtb	r3, r3
 80071b2:	2b21      	cmp	r3, #33	; 0x21
 80071b4:	d13e      	bne.n	8007234 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071be:	d114      	bne.n	80071ea <UART_Transmit_IT+0x48>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	691b      	ldr	r3, [r3, #16]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d110      	bne.n	80071ea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6a1b      	ldr	r3, [r3, #32]
 80071cc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	881b      	ldrh	r3, [r3, #0]
 80071d2:	461a      	mov	r2, r3
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071dc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6a1b      	ldr	r3, [r3, #32]
 80071e2:	1c9a      	adds	r2, r3, #2
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	621a      	str	r2, [r3, #32]
 80071e8:	e008      	b.n	80071fc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6a1b      	ldr	r3, [r3, #32]
 80071ee:	1c59      	adds	r1, r3, #1
 80071f0:	687a      	ldr	r2, [r7, #4]
 80071f2:	6211      	str	r1, [r2, #32]
 80071f4:	781a      	ldrb	r2, [r3, #0]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007200:	b29b      	uxth	r3, r3
 8007202:	3b01      	subs	r3, #1
 8007204:	b29b      	uxth	r3, r3
 8007206:	687a      	ldr	r2, [r7, #4]
 8007208:	4619      	mov	r1, r3
 800720a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800720c:	2b00      	cmp	r3, #0
 800720e:	d10f      	bne.n	8007230 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	68da      	ldr	r2, [r3, #12]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800721e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	68da      	ldr	r2, [r3, #12]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800722e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007230:	2300      	movs	r3, #0
 8007232:	e000      	b.n	8007236 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007234:	2302      	movs	r3, #2
  }
}
 8007236:	4618      	mov	r0, r3
 8007238:	3714      	adds	r7, #20
 800723a:	46bd      	mov	sp, r7
 800723c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007240:	4770      	bx	lr

08007242 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007242:	b580      	push	{r7, lr}
 8007244:	b082      	sub	sp, #8
 8007246:	af00      	add	r7, sp, #0
 8007248:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68da      	ldr	r2, [r3, #12]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007258:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2220      	movs	r2, #32
 800725e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f7ff fe5a 	bl	8006f1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007268:	2300      	movs	r3, #0
}
 800726a:	4618      	mov	r0, r3
 800726c:	3708      	adds	r7, #8
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}

08007272 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007272:	b580      	push	{r7, lr}
 8007274:	b08c      	sub	sp, #48	; 0x30
 8007276:	af00      	add	r7, sp, #0
 8007278:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007280:	b2db      	uxtb	r3, r3
 8007282:	2b22      	cmp	r3, #34	; 0x22
 8007284:	f040 80ab 	bne.w	80073de <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	689b      	ldr	r3, [r3, #8]
 800728c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007290:	d117      	bne.n	80072c2 <UART_Receive_IT+0x50>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	691b      	ldr	r3, [r3, #16]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d113      	bne.n	80072c2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800729a:	2300      	movs	r3, #0
 800729c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072a2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	b29b      	uxth	r3, r3
 80072ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072b0:	b29a      	uxth	r2, r3
 80072b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072b4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072ba:	1c9a      	adds	r2, r3, #2
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	629a      	str	r2, [r3, #40]	; 0x28
 80072c0:	e026      	b.n	8007310 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072c6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80072c8:	2300      	movs	r3, #0
 80072ca:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072d4:	d007      	beq.n	80072e6 <UART_Receive_IT+0x74>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d10a      	bne.n	80072f4 <UART_Receive_IT+0x82>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	691b      	ldr	r3, [r3, #16]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d106      	bne.n	80072f4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	b2da      	uxtb	r2, r3
 80072ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072f0:	701a      	strb	r2, [r3, #0]
 80072f2:	e008      	b.n	8007306 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	b2db      	uxtb	r3, r3
 80072fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007300:	b2da      	uxtb	r2, r3
 8007302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007304:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800730a:	1c5a      	adds	r2, r3, #1
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007314:	b29b      	uxth	r3, r3
 8007316:	3b01      	subs	r3, #1
 8007318:	b29b      	uxth	r3, r3
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	4619      	mov	r1, r3
 800731e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007320:	2b00      	cmp	r3, #0
 8007322:	d15a      	bne.n	80073da <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	68da      	ldr	r2, [r3, #12]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f022 0220 	bic.w	r2, r2, #32
 8007332:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	68da      	ldr	r2, [r3, #12]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007342:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	695a      	ldr	r2, [r3, #20]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f022 0201 	bic.w	r2, r2, #1
 8007352:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2220      	movs	r2, #32
 8007358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007360:	2b01      	cmp	r3, #1
 8007362:	d135      	bne.n	80073d0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	330c      	adds	r3, #12
 8007370:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	e853 3f00 	ldrex	r3, [r3]
 8007378:	613b      	str	r3, [r7, #16]
   return(result);
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	f023 0310 	bic.w	r3, r3, #16
 8007380:	627b      	str	r3, [r7, #36]	; 0x24
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	330c      	adds	r3, #12
 8007388:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800738a:	623a      	str	r2, [r7, #32]
 800738c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738e:	69f9      	ldr	r1, [r7, #28]
 8007390:	6a3a      	ldr	r2, [r7, #32]
 8007392:	e841 2300 	strex	r3, r2, [r1]
 8007396:	61bb      	str	r3, [r7, #24]
   return(result);
 8007398:	69bb      	ldr	r3, [r7, #24]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1e5      	bne.n	800736a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f003 0310 	and.w	r3, r3, #16
 80073a8:	2b10      	cmp	r3, #16
 80073aa:	d10a      	bne.n	80073c2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80073ac:	2300      	movs	r3, #0
 80073ae:	60fb      	str	r3, [r7, #12]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	60fb      	str	r3, [r7, #12]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	60fb      	str	r3, [r7, #12]
 80073c0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80073c6:	4619      	mov	r1, r3
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f7ff fdbb 	bl	8006f44 <HAL_UARTEx_RxEventCallback>
 80073ce:	e002      	b.n	80073d6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f000 ff83 	bl	80082dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80073d6:	2300      	movs	r3, #0
 80073d8:	e002      	b.n	80073e0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80073da:	2300      	movs	r3, #0
 80073dc:	e000      	b.n	80073e0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80073de:	2302      	movs	r3, #2
  }
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3730      	adds	r7, #48	; 0x30
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80073ec:	b0c0      	sub	sp, #256	; 0x100
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	691b      	ldr	r3, [r3, #16]
 80073fc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007404:	68d9      	ldr	r1, [r3, #12]
 8007406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	ea40 0301 	orr.w	r3, r0, r1
 8007410:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007416:	689a      	ldr	r2, [r3, #8]
 8007418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800741c:	691b      	ldr	r3, [r3, #16]
 800741e:	431a      	orrs	r2, r3
 8007420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007424:	695b      	ldr	r3, [r3, #20]
 8007426:	431a      	orrs	r2, r3
 8007428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800742c:	69db      	ldr	r3, [r3, #28]
 800742e:	4313      	orrs	r3, r2
 8007430:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68db      	ldr	r3, [r3, #12]
 800743c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007440:	f021 010c 	bic.w	r1, r1, #12
 8007444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800744e:	430b      	orrs	r3, r1
 8007450:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	695b      	ldr	r3, [r3, #20]
 800745a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800745e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007462:	6999      	ldr	r1, [r3, #24]
 8007464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	ea40 0301 	orr.w	r3, r0, r1
 800746e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	4b8f      	ldr	r3, [pc, #572]	; (80076b4 <UART_SetConfig+0x2cc>)
 8007478:	429a      	cmp	r2, r3
 800747a:	d005      	beq.n	8007488 <UART_SetConfig+0xa0>
 800747c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	4b8d      	ldr	r3, [pc, #564]	; (80076b8 <UART_SetConfig+0x2d0>)
 8007484:	429a      	cmp	r2, r3
 8007486:	d104      	bne.n	8007492 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007488:	f7fd fe94 	bl	80051b4 <HAL_RCC_GetPCLK2Freq>
 800748c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007490:	e003      	b.n	800749a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007492:	f7fd fe7b 	bl	800518c <HAL_RCC_GetPCLK1Freq>
 8007496:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800749a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800749e:	69db      	ldr	r3, [r3, #28]
 80074a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074a4:	f040 810c 	bne.w	80076c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80074a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80074ac:	2200      	movs	r2, #0
 80074ae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80074b2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80074b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80074ba:	4622      	mov	r2, r4
 80074bc:	462b      	mov	r3, r5
 80074be:	1891      	adds	r1, r2, r2
 80074c0:	65b9      	str	r1, [r7, #88]	; 0x58
 80074c2:	415b      	adcs	r3, r3
 80074c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80074c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80074ca:	4621      	mov	r1, r4
 80074cc:	eb12 0801 	adds.w	r8, r2, r1
 80074d0:	4629      	mov	r1, r5
 80074d2:	eb43 0901 	adc.w	r9, r3, r1
 80074d6:	f04f 0200 	mov.w	r2, #0
 80074da:	f04f 0300 	mov.w	r3, #0
 80074de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80074e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80074e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80074ea:	4690      	mov	r8, r2
 80074ec:	4699      	mov	r9, r3
 80074ee:	4623      	mov	r3, r4
 80074f0:	eb18 0303 	adds.w	r3, r8, r3
 80074f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80074f8:	462b      	mov	r3, r5
 80074fa:	eb49 0303 	adc.w	r3, r9, r3
 80074fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	2200      	movs	r2, #0
 800750a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800750e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007512:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007516:	460b      	mov	r3, r1
 8007518:	18db      	adds	r3, r3, r3
 800751a:	653b      	str	r3, [r7, #80]	; 0x50
 800751c:	4613      	mov	r3, r2
 800751e:	eb42 0303 	adc.w	r3, r2, r3
 8007522:	657b      	str	r3, [r7, #84]	; 0x54
 8007524:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007528:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800752c:	f7f9 fb3c 	bl	8000ba8 <__aeabi_uldivmod>
 8007530:	4602      	mov	r2, r0
 8007532:	460b      	mov	r3, r1
 8007534:	4b61      	ldr	r3, [pc, #388]	; (80076bc <UART_SetConfig+0x2d4>)
 8007536:	fba3 2302 	umull	r2, r3, r3, r2
 800753a:	095b      	lsrs	r3, r3, #5
 800753c:	011c      	lsls	r4, r3, #4
 800753e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007542:	2200      	movs	r2, #0
 8007544:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007548:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800754c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007550:	4642      	mov	r2, r8
 8007552:	464b      	mov	r3, r9
 8007554:	1891      	adds	r1, r2, r2
 8007556:	64b9      	str	r1, [r7, #72]	; 0x48
 8007558:	415b      	adcs	r3, r3
 800755a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800755c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007560:	4641      	mov	r1, r8
 8007562:	eb12 0a01 	adds.w	sl, r2, r1
 8007566:	4649      	mov	r1, r9
 8007568:	eb43 0b01 	adc.w	fp, r3, r1
 800756c:	f04f 0200 	mov.w	r2, #0
 8007570:	f04f 0300 	mov.w	r3, #0
 8007574:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007578:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800757c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007580:	4692      	mov	sl, r2
 8007582:	469b      	mov	fp, r3
 8007584:	4643      	mov	r3, r8
 8007586:	eb1a 0303 	adds.w	r3, sl, r3
 800758a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800758e:	464b      	mov	r3, r9
 8007590:	eb4b 0303 	adc.w	r3, fp, r3
 8007594:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800759c:	685b      	ldr	r3, [r3, #4]
 800759e:	2200      	movs	r2, #0
 80075a0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80075a4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80075a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80075ac:	460b      	mov	r3, r1
 80075ae:	18db      	adds	r3, r3, r3
 80075b0:	643b      	str	r3, [r7, #64]	; 0x40
 80075b2:	4613      	mov	r3, r2
 80075b4:	eb42 0303 	adc.w	r3, r2, r3
 80075b8:	647b      	str	r3, [r7, #68]	; 0x44
 80075ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80075be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80075c2:	f7f9 faf1 	bl	8000ba8 <__aeabi_uldivmod>
 80075c6:	4602      	mov	r2, r0
 80075c8:	460b      	mov	r3, r1
 80075ca:	4611      	mov	r1, r2
 80075cc:	4b3b      	ldr	r3, [pc, #236]	; (80076bc <UART_SetConfig+0x2d4>)
 80075ce:	fba3 2301 	umull	r2, r3, r3, r1
 80075d2:	095b      	lsrs	r3, r3, #5
 80075d4:	2264      	movs	r2, #100	; 0x64
 80075d6:	fb02 f303 	mul.w	r3, r2, r3
 80075da:	1acb      	subs	r3, r1, r3
 80075dc:	00db      	lsls	r3, r3, #3
 80075de:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80075e2:	4b36      	ldr	r3, [pc, #216]	; (80076bc <UART_SetConfig+0x2d4>)
 80075e4:	fba3 2302 	umull	r2, r3, r3, r2
 80075e8:	095b      	lsrs	r3, r3, #5
 80075ea:	005b      	lsls	r3, r3, #1
 80075ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80075f0:	441c      	add	r4, r3
 80075f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075f6:	2200      	movs	r2, #0
 80075f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80075fc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007600:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007604:	4642      	mov	r2, r8
 8007606:	464b      	mov	r3, r9
 8007608:	1891      	adds	r1, r2, r2
 800760a:	63b9      	str	r1, [r7, #56]	; 0x38
 800760c:	415b      	adcs	r3, r3
 800760e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007610:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007614:	4641      	mov	r1, r8
 8007616:	1851      	adds	r1, r2, r1
 8007618:	6339      	str	r1, [r7, #48]	; 0x30
 800761a:	4649      	mov	r1, r9
 800761c:	414b      	adcs	r3, r1
 800761e:	637b      	str	r3, [r7, #52]	; 0x34
 8007620:	f04f 0200 	mov.w	r2, #0
 8007624:	f04f 0300 	mov.w	r3, #0
 8007628:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800762c:	4659      	mov	r1, fp
 800762e:	00cb      	lsls	r3, r1, #3
 8007630:	4651      	mov	r1, sl
 8007632:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007636:	4651      	mov	r1, sl
 8007638:	00ca      	lsls	r2, r1, #3
 800763a:	4610      	mov	r0, r2
 800763c:	4619      	mov	r1, r3
 800763e:	4603      	mov	r3, r0
 8007640:	4642      	mov	r2, r8
 8007642:	189b      	adds	r3, r3, r2
 8007644:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007648:	464b      	mov	r3, r9
 800764a:	460a      	mov	r2, r1
 800764c:	eb42 0303 	adc.w	r3, r2, r3
 8007650:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	2200      	movs	r2, #0
 800765c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007660:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007664:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007668:	460b      	mov	r3, r1
 800766a:	18db      	adds	r3, r3, r3
 800766c:	62bb      	str	r3, [r7, #40]	; 0x28
 800766e:	4613      	mov	r3, r2
 8007670:	eb42 0303 	adc.w	r3, r2, r3
 8007674:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007676:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800767a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800767e:	f7f9 fa93 	bl	8000ba8 <__aeabi_uldivmod>
 8007682:	4602      	mov	r2, r0
 8007684:	460b      	mov	r3, r1
 8007686:	4b0d      	ldr	r3, [pc, #52]	; (80076bc <UART_SetConfig+0x2d4>)
 8007688:	fba3 1302 	umull	r1, r3, r3, r2
 800768c:	095b      	lsrs	r3, r3, #5
 800768e:	2164      	movs	r1, #100	; 0x64
 8007690:	fb01 f303 	mul.w	r3, r1, r3
 8007694:	1ad3      	subs	r3, r2, r3
 8007696:	00db      	lsls	r3, r3, #3
 8007698:	3332      	adds	r3, #50	; 0x32
 800769a:	4a08      	ldr	r2, [pc, #32]	; (80076bc <UART_SetConfig+0x2d4>)
 800769c:	fba2 2303 	umull	r2, r3, r2, r3
 80076a0:	095b      	lsrs	r3, r3, #5
 80076a2:	f003 0207 	and.w	r2, r3, #7
 80076a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4422      	add	r2, r4
 80076ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80076b0:	e105      	b.n	80078be <UART_SetConfig+0x4d6>
 80076b2:	bf00      	nop
 80076b4:	40011000 	.word	0x40011000
 80076b8:	40011400 	.word	0x40011400
 80076bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80076c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80076c4:	2200      	movs	r2, #0
 80076c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80076ca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80076ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80076d2:	4642      	mov	r2, r8
 80076d4:	464b      	mov	r3, r9
 80076d6:	1891      	adds	r1, r2, r2
 80076d8:	6239      	str	r1, [r7, #32]
 80076da:	415b      	adcs	r3, r3
 80076dc:	627b      	str	r3, [r7, #36]	; 0x24
 80076de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80076e2:	4641      	mov	r1, r8
 80076e4:	1854      	adds	r4, r2, r1
 80076e6:	4649      	mov	r1, r9
 80076e8:	eb43 0501 	adc.w	r5, r3, r1
 80076ec:	f04f 0200 	mov.w	r2, #0
 80076f0:	f04f 0300 	mov.w	r3, #0
 80076f4:	00eb      	lsls	r3, r5, #3
 80076f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80076fa:	00e2      	lsls	r2, r4, #3
 80076fc:	4614      	mov	r4, r2
 80076fe:	461d      	mov	r5, r3
 8007700:	4643      	mov	r3, r8
 8007702:	18e3      	adds	r3, r4, r3
 8007704:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007708:	464b      	mov	r3, r9
 800770a:	eb45 0303 	adc.w	r3, r5, r3
 800770e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	2200      	movs	r2, #0
 800771a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800771e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007722:	f04f 0200 	mov.w	r2, #0
 8007726:	f04f 0300 	mov.w	r3, #0
 800772a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800772e:	4629      	mov	r1, r5
 8007730:	008b      	lsls	r3, r1, #2
 8007732:	4621      	mov	r1, r4
 8007734:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007738:	4621      	mov	r1, r4
 800773a:	008a      	lsls	r2, r1, #2
 800773c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007740:	f7f9 fa32 	bl	8000ba8 <__aeabi_uldivmod>
 8007744:	4602      	mov	r2, r0
 8007746:	460b      	mov	r3, r1
 8007748:	4b60      	ldr	r3, [pc, #384]	; (80078cc <UART_SetConfig+0x4e4>)
 800774a:	fba3 2302 	umull	r2, r3, r3, r2
 800774e:	095b      	lsrs	r3, r3, #5
 8007750:	011c      	lsls	r4, r3, #4
 8007752:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007756:	2200      	movs	r2, #0
 8007758:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800775c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007760:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007764:	4642      	mov	r2, r8
 8007766:	464b      	mov	r3, r9
 8007768:	1891      	adds	r1, r2, r2
 800776a:	61b9      	str	r1, [r7, #24]
 800776c:	415b      	adcs	r3, r3
 800776e:	61fb      	str	r3, [r7, #28]
 8007770:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007774:	4641      	mov	r1, r8
 8007776:	1851      	adds	r1, r2, r1
 8007778:	6139      	str	r1, [r7, #16]
 800777a:	4649      	mov	r1, r9
 800777c:	414b      	adcs	r3, r1
 800777e:	617b      	str	r3, [r7, #20]
 8007780:	f04f 0200 	mov.w	r2, #0
 8007784:	f04f 0300 	mov.w	r3, #0
 8007788:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800778c:	4659      	mov	r1, fp
 800778e:	00cb      	lsls	r3, r1, #3
 8007790:	4651      	mov	r1, sl
 8007792:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007796:	4651      	mov	r1, sl
 8007798:	00ca      	lsls	r2, r1, #3
 800779a:	4610      	mov	r0, r2
 800779c:	4619      	mov	r1, r3
 800779e:	4603      	mov	r3, r0
 80077a0:	4642      	mov	r2, r8
 80077a2:	189b      	adds	r3, r3, r2
 80077a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80077a8:	464b      	mov	r3, r9
 80077aa:	460a      	mov	r2, r1
 80077ac:	eb42 0303 	adc.w	r3, r2, r3
 80077b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80077b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	2200      	movs	r2, #0
 80077bc:	67bb      	str	r3, [r7, #120]	; 0x78
 80077be:	67fa      	str	r2, [r7, #124]	; 0x7c
 80077c0:	f04f 0200 	mov.w	r2, #0
 80077c4:	f04f 0300 	mov.w	r3, #0
 80077c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80077cc:	4649      	mov	r1, r9
 80077ce:	008b      	lsls	r3, r1, #2
 80077d0:	4641      	mov	r1, r8
 80077d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80077d6:	4641      	mov	r1, r8
 80077d8:	008a      	lsls	r2, r1, #2
 80077da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80077de:	f7f9 f9e3 	bl	8000ba8 <__aeabi_uldivmod>
 80077e2:	4602      	mov	r2, r0
 80077e4:	460b      	mov	r3, r1
 80077e6:	4b39      	ldr	r3, [pc, #228]	; (80078cc <UART_SetConfig+0x4e4>)
 80077e8:	fba3 1302 	umull	r1, r3, r3, r2
 80077ec:	095b      	lsrs	r3, r3, #5
 80077ee:	2164      	movs	r1, #100	; 0x64
 80077f0:	fb01 f303 	mul.w	r3, r1, r3
 80077f4:	1ad3      	subs	r3, r2, r3
 80077f6:	011b      	lsls	r3, r3, #4
 80077f8:	3332      	adds	r3, #50	; 0x32
 80077fa:	4a34      	ldr	r2, [pc, #208]	; (80078cc <UART_SetConfig+0x4e4>)
 80077fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007800:	095b      	lsrs	r3, r3, #5
 8007802:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007806:	441c      	add	r4, r3
 8007808:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800780c:	2200      	movs	r2, #0
 800780e:	673b      	str	r3, [r7, #112]	; 0x70
 8007810:	677a      	str	r2, [r7, #116]	; 0x74
 8007812:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007816:	4642      	mov	r2, r8
 8007818:	464b      	mov	r3, r9
 800781a:	1891      	adds	r1, r2, r2
 800781c:	60b9      	str	r1, [r7, #8]
 800781e:	415b      	adcs	r3, r3
 8007820:	60fb      	str	r3, [r7, #12]
 8007822:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007826:	4641      	mov	r1, r8
 8007828:	1851      	adds	r1, r2, r1
 800782a:	6039      	str	r1, [r7, #0]
 800782c:	4649      	mov	r1, r9
 800782e:	414b      	adcs	r3, r1
 8007830:	607b      	str	r3, [r7, #4]
 8007832:	f04f 0200 	mov.w	r2, #0
 8007836:	f04f 0300 	mov.w	r3, #0
 800783a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800783e:	4659      	mov	r1, fp
 8007840:	00cb      	lsls	r3, r1, #3
 8007842:	4651      	mov	r1, sl
 8007844:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007848:	4651      	mov	r1, sl
 800784a:	00ca      	lsls	r2, r1, #3
 800784c:	4610      	mov	r0, r2
 800784e:	4619      	mov	r1, r3
 8007850:	4603      	mov	r3, r0
 8007852:	4642      	mov	r2, r8
 8007854:	189b      	adds	r3, r3, r2
 8007856:	66bb      	str	r3, [r7, #104]	; 0x68
 8007858:	464b      	mov	r3, r9
 800785a:	460a      	mov	r2, r1
 800785c:	eb42 0303 	adc.w	r3, r2, r3
 8007860:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	663b      	str	r3, [r7, #96]	; 0x60
 800786c:	667a      	str	r2, [r7, #100]	; 0x64
 800786e:	f04f 0200 	mov.w	r2, #0
 8007872:	f04f 0300 	mov.w	r3, #0
 8007876:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800787a:	4649      	mov	r1, r9
 800787c:	008b      	lsls	r3, r1, #2
 800787e:	4641      	mov	r1, r8
 8007880:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007884:	4641      	mov	r1, r8
 8007886:	008a      	lsls	r2, r1, #2
 8007888:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800788c:	f7f9 f98c 	bl	8000ba8 <__aeabi_uldivmod>
 8007890:	4602      	mov	r2, r0
 8007892:	460b      	mov	r3, r1
 8007894:	4b0d      	ldr	r3, [pc, #52]	; (80078cc <UART_SetConfig+0x4e4>)
 8007896:	fba3 1302 	umull	r1, r3, r3, r2
 800789a:	095b      	lsrs	r3, r3, #5
 800789c:	2164      	movs	r1, #100	; 0x64
 800789e:	fb01 f303 	mul.w	r3, r1, r3
 80078a2:	1ad3      	subs	r3, r2, r3
 80078a4:	011b      	lsls	r3, r3, #4
 80078a6:	3332      	adds	r3, #50	; 0x32
 80078a8:	4a08      	ldr	r2, [pc, #32]	; (80078cc <UART_SetConfig+0x4e4>)
 80078aa:	fba2 2303 	umull	r2, r3, r2, r3
 80078ae:	095b      	lsrs	r3, r3, #5
 80078b0:	f003 020f 	and.w	r2, r3, #15
 80078b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4422      	add	r2, r4
 80078bc:	609a      	str	r2, [r3, #8]
}
 80078be:	bf00      	nop
 80078c0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80078c4:	46bd      	mov	sp, r7
 80078c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80078ca:	bf00      	nop
 80078cc:	51eb851f 	.word	0x51eb851f

080078d0 <ProcessMessage>:
//uint8 CH2out = 0;

uint8 cmd_buffer[CMD_MAX_SIZE];//
 
void ProcessMessage( PCTRL_MSG msg, uint16 size)
{
 80078d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078d2:	b08d      	sub	sp, #52	; 0x34
 80078d4:	af04      	add	r7, sp, #16
 80078d6:	60f8      	str	r0, [r7, #12]
 80078d8:	460b      	mov	r3, r1
 80078da:	817b      	strh	r3, [r7, #10]
	uint8 cmd_type = msg->cmd_type;//
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	785b      	ldrb	r3, [r3, #1]
 80078e0:	77fb      	strb	r3, [r7, #31]
	uint8 ctrl_msg = msg->ctrl_msg;   //
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	789b      	ldrb	r3, [r3, #2]
 80078e6:	77bb      	strb	r3, [r7, #30]
	uint8 control_type = msg->control_type;//
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	79db      	ldrb	r3, [r3, #7]
 80078ec:	777b      	strb	r3, [r7, #29]
	uint16 screen_id = PTR2U16(&msg->screen_id);//ID
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	3303      	adds	r3, #3
 80078f2:	781b      	ldrb	r3, [r3, #0]
 80078f4:	021b      	lsls	r3, r3, #8
 80078f6:	b21a      	sxth	r2, r3
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	3303      	adds	r3, #3
 80078fc:	3301      	adds	r3, #1
 80078fe:	781b      	ldrb	r3, [r3, #0]
 8007900:	b21b      	sxth	r3, r3
 8007902:	4313      	orrs	r3, r2
 8007904:	b21b      	sxth	r3, r3
 8007906:	837b      	strh	r3, [r7, #26]
	uint16 control_id = PTR2U16(&msg->control_id);//ID
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	3305      	adds	r3, #5
 800790c:	781b      	ldrb	r3, [r3, #0]
 800790e:	021b      	lsls	r3, r3, #8
 8007910:	b21a      	sxth	r2, r3
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	3305      	adds	r3, #5
 8007916:	3301      	adds	r3, #1
 8007918:	781b      	ldrb	r3, [r3, #0]
 800791a:	b21b      	sxth	r3, r3
 800791c:	4313      	orrs	r3, r2
 800791e:	b21b      	sxth	r3, r3
 8007920:	833b      	strh	r3, [r7, #24]
	uint32 value = PTR2U32(msg->param);//
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	7a1b      	ldrb	r3, [r3, #8]
 8007926:	061a      	lsls	r2, r3, #24
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	7a5b      	ldrb	r3, [r3, #9]
 800792c:	041b      	lsls	r3, r3, #16
 800792e:	431a      	orrs	r2, r3
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	7a9b      	ldrb	r3, [r3, #10]
 8007934:	021b      	lsls	r3, r3, #8
 8007936:	4313      	orrs	r3, r2
 8007938:	68fa      	ldr	r2, [r7, #12]
 800793a:	7ad2      	ldrb	r2, [r2, #11]
 800793c:	4313      	orrs	r3, r2
 800793e:	617b      	str	r3, [r7, #20]

	switch(cmd_type)
 8007940:	7ffb      	ldrb	r3, [r7, #31]
 8007942:	2bf7      	cmp	r3, #247	; 0xf7
 8007944:	d063      	beq.n	8007a0e <ProcessMessage+0x13e>
 8007946:	2bf7      	cmp	r3, #247	; 0xf7
 8007948:	f300 80e6 	bgt.w	8007b18 <ProcessMessage+0x248>
 800794c:	2b0f      	cmp	r3, #15
 800794e:	dc27      	bgt.n	80079a0 <ProcessMessage+0xd0>
 8007950:	2b00      	cmp	r3, #0
 8007952:	f340 80e1 	ble.w	8007b18 <ProcessMessage+0x248>
 8007956:	3b01      	subs	r3, #1
 8007958:	2b0e      	cmp	r3, #14
 800795a:	f200 80dd 	bhi.w	8007b18 <ProcessMessage+0x248>
 800795e:	a201      	add	r2, pc, #4	; (adr r2, 8007964 <ProcessMessage+0x94>)
 8007960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007964:	080079a7 	.word	0x080079a7
 8007968:	08007b19 	.word	0x08007b19
 800796c:	080079a7 	.word	0x080079a7
 8007970:	08007b19 	.word	0x08007b19
 8007974:	08007b19 	.word	0x08007b19
 8007978:	08007b19 	.word	0x08007b19
 800797c:	08007b19 	.word	0x08007b19
 8007980:	08007b19 	.word	0x08007b19
 8007984:	08007b19 	.word	0x08007b19
 8007988:	08007b19 	.word	0x08007b19
 800798c:	080079ef 	.word	0x080079ef
 8007990:	080079db 	.word	0x080079db
 8007994:	080079e5 	.word	0x080079e5
 8007998:	08007b19 	.word	0x08007b19
 800799c:	08007a01 	.word	0x08007a01
 80079a0:	2bb1      	cmp	r3, #177	; 0xb1
 80079a2:	d04f      	beq.n	8007a44 <ProcessMessage+0x174>
				}
			}			
		}
		break;
	default:
		break;
 80079a4:	e0b8      	b.n	8007b18 <ProcessMessage+0x248>
		NotifyTouchXY(cmd_buffer[1],PTR2U16(cmd_buffer+2),PTR2U16(cmd_buffer+4),NULL);
 80079a6:	4b5f      	ldr	r3, [pc, #380]	; (8007b24 <ProcessMessage+0x254>)
 80079a8:	7858      	ldrb	r0, [r3, #1]
 80079aa:	4b5e      	ldr	r3, [pc, #376]	; (8007b24 <ProcessMessage+0x254>)
 80079ac:	789b      	ldrb	r3, [r3, #2]
 80079ae:	021b      	lsls	r3, r3, #8
 80079b0:	b21a      	sxth	r2, r3
 80079b2:	4b5c      	ldr	r3, [pc, #368]	; (8007b24 <ProcessMessage+0x254>)
 80079b4:	78db      	ldrb	r3, [r3, #3]
 80079b6:	b21b      	sxth	r3, r3
 80079b8:	4313      	orrs	r3, r2
 80079ba:	b21b      	sxth	r3, r3
 80079bc:	b299      	uxth	r1, r3
 80079be:	4b59      	ldr	r3, [pc, #356]	; (8007b24 <ProcessMessage+0x254>)
 80079c0:	791b      	ldrb	r3, [r3, #4]
 80079c2:	021b      	lsls	r3, r3, #8
 80079c4:	b21a      	sxth	r2, r3
 80079c6:	4b57      	ldr	r3, [pc, #348]	; (8007b24 <ProcessMessage+0x254>)
 80079c8:	795b      	ldrb	r3, [r3, #5]
 80079ca:	b21b      	sxth	r3, r3
 80079cc:	4313      	orrs	r3, r2
 80079ce:	b21b      	sxth	r3, r3
 80079d0:	b29a      	uxth	r2, r3
 80079d2:	2300      	movs	r3, #0
 80079d4:	f000 f8d7 	bl	8007b86 <NotifyTouchXY>
		break;	
 80079d8:	e09f      	b.n	8007b1a <ProcessMessage+0x24a>
		NotifyWriteFlash(1,NULL);
 80079da:	2100      	movs	r1, #0
 80079dc:	2001      	movs	r0, #1
 80079de:	f000 fa58 	bl	8007e92 <NotifyWriteFlash>
		break;
 80079e2:	e09a      	b.n	8007b1a <ProcessMessage+0x24a>
		NotifyWriteFlash(0,NULL);
 80079e4:	2100      	movs	r1, #0
 80079e6:	2000      	movs	r0, #0
 80079e8:	f000 fa53 	bl	8007e92 <NotifyWriteFlash>
		break;
 80079ec:	e095      	b.n	8007b1a <ProcessMessage+0x24a>
		NotifyReadFlash(1,cmd_buffer+2,size-6,NULL);//
 80079ee:	494e      	ldr	r1, [pc, #312]	; (8007b28 <ProcessMessage+0x258>)
 80079f0:	897b      	ldrh	r3, [r7, #10]
 80079f2:	3b06      	subs	r3, #6
 80079f4:	b29a      	uxth	r2, r3
 80079f6:	2300      	movs	r3, #0
 80079f8:	2001      	movs	r0, #1
 80079fa:	f000 fa3b 	bl	8007e74 <NotifyReadFlash>
		break;
 80079fe:	e08c      	b.n	8007b1a <ProcessMessage+0x24a>
		NotifyReadFlash(0,0,0,NULL);
 8007a00:	2300      	movs	r3, #0
 8007a02:	2200      	movs	r2, #0
 8007a04:	2100      	movs	r1, #0
 8007a06:	2000      	movs	r0, #0
 8007a08:	f000 fa34 	bl	8007e74 <NotifyReadFlash>
		break;
 8007a0c:	e085      	b.n	8007b1a <ProcessMessage+0x24a>
		NotifyReadRTC(cmd_buffer[1],cmd_buffer[2],cmd_buffer[3],cmd_buffer[4],cmd_buffer[5],cmd_buffer[6],cmd_buffer[7],NULL);
 8007a0e:	4b45      	ldr	r3, [pc, #276]	; (8007b24 <ProcessMessage+0x254>)
 8007a10:	7858      	ldrb	r0, [r3, #1]
 8007a12:	4b44      	ldr	r3, [pc, #272]	; (8007b24 <ProcessMessage+0x254>)
 8007a14:	789c      	ldrb	r4, [r3, #2]
 8007a16:	4b43      	ldr	r3, [pc, #268]	; (8007b24 <ProcessMessage+0x254>)
 8007a18:	78dd      	ldrb	r5, [r3, #3]
 8007a1a:	4b42      	ldr	r3, [pc, #264]	; (8007b24 <ProcessMessage+0x254>)
 8007a1c:	791e      	ldrb	r6, [r3, #4]
 8007a1e:	4b41      	ldr	r3, [pc, #260]	; (8007b24 <ProcessMessage+0x254>)
 8007a20:	795b      	ldrb	r3, [r3, #5]
 8007a22:	607b      	str	r3, [r7, #4]
 8007a24:	4a3f      	ldr	r2, [pc, #252]	; (8007b24 <ProcessMessage+0x254>)
 8007a26:	7992      	ldrb	r2, [r2, #6]
 8007a28:	493e      	ldr	r1, [pc, #248]	; (8007b24 <ProcessMessage+0x254>)
 8007a2a:	79c9      	ldrb	r1, [r1, #7]
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	9303      	str	r3, [sp, #12]
 8007a30:	9102      	str	r1, [sp, #8]
 8007a32:	9201      	str	r2, [sp, #4]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	9300      	str	r3, [sp, #0]
 8007a38:	4633      	mov	r3, r6
 8007a3a:	462a      	mov	r2, r5
 8007a3c:	4621      	mov	r1, r4
 8007a3e:	f000 fa34 	bl	8007eaa <NotifyReadRTC>
		break;
 8007a42:	e06a      	b.n	8007b1a <ProcessMessage+0x24a>
			if(ctrl_msg==MSG_GET_CURRENT_SCREEN)//ID
 8007a44:	7fbb      	ldrb	r3, [r7, #30]
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d105      	bne.n	8007a56 <ProcessMessage+0x186>
				NotifyScreen(screen_id,NULL);
 8007a4a:	8b7b      	ldrh	r3, [r7, #26]
 8007a4c:	2100      	movs	r1, #0
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f000 f88d 	bl	8007b6e <NotifyScreen>
		break;
 8007a54:	e061      	b.n	8007b1a <ProcessMessage+0x24a>
				switch(control_type)
 8007a56:	7f7b      	ldrb	r3, [r7, #29]
 8007a58:	3b10      	subs	r3, #16
 8007a5a:	2b0b      	cmp	r3, #11
 8007a5c:	d85a      	bhi.n	8007b14 <ProcessMessage+0x244>
 8007a5e:	a201      	add	r2, pc, #4	; (adr r2, 8007a64 <ProcessMessage+0x194>)
 8007a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a64:	08007a95 	.word	0x08007a95
 8007a68:	08007aa5 	.word	0x08007aa5
 8007a6c:	08007ab7 	.word	0x08007ab7
 8007a70:	08007ac5 	.word	0x08007ac5
 8007a74:	08007ad3 	.word	0x08007ad3
 8007a78:	08007b15 	.word	0x08007b15
 8007a7c:	08007b15 	.word	0x08007b15
 8007a80:	08007b07 	.word	0x08007b07
 8007a84:	08007b15 	.word	0x08007b15
 8007a88:	08007b15 	.word	0x08007b15
 8007a8c:	08007ae1 	.word	0x08007ae1
 8007a90:	08007af7 	.word	0x08007af7
					NotifyButton(screen_id,control_id,msg->param[0],NULL);
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	7a1a      	ldrb	r2, [r3, #8]
 8007a98:	8b39      	ldrh	r1, [r7, #24]
 8007a9a:	8b78      	ldrh	r0, [r7, #26]
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	f000 f883 	bl	8007ba8 <NotifyButton>
					break;
 8007aa2:	e038      	b.n	8007b16 <ProcessMessage+0x246>
					NotifyText(screen_id,control_id,msg->param,NULL);
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f103 0208 	add.w	r2, r3, #8
 8007aaa:	8b39      	ldrh	r1, [r7, #24]
 8007aac:	8b78      	ldrh	r0, [r7, #26]
 8007aae:	2300      	movs	r3, #0
 8007ab0:	f000 f8f8 	bl	8007ca4 <NotifyText>
					break;
 8007ab4:	e02f      	b.n	8007b16 <ProcessMessage+0x246>
					NotifyProgress(screen_id,control_id,value,NULL);
 8007ab6:	8b39      	ldrh	r1, [r7, #24]
 8007ab8:	8b78      	ldrh	r0, [r7, #26]
 8007aba:	2300      	movs	r3, #0
 8007abc:	697a      	ldr	r2, [r7, #20]
 8007abe:	f000 f941 	bl	8007d44 <NotifyProgress>
					break;
 8007ac2:	e028      	b.n	8007b16 <ProcessMessage+0x246>
					NotifySlider(screen_id,control_id,value,NULL);
 8007ac4:	8b39      	ldrh	r1, [r7, #24]
 8007ac6:	8b78      	ldrh	r0, [r7, #26]
 8007ac8:	2300      	movs	r3, #0
 8007aca:	697a      	ldr	r2, [r7, #20]
 8007acc:	f000 f94a 	bl	8007d64 <NotifySlider>
					break;
 8007ad0:	e021      	b.n	8007b16 <ProcessMessage+0x246>
					NotifyMeter(screen_id,control_id,value,NULL);
 8007ad2:	8b39      	ldrh	r1, [r7, #24]
 8007ad4:	8b78      	ldrh	r0, [r7, #26]
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	697a      	ldr	r2, [r7, #20]
 8007ada:	f000 f97d 	bl	8007dd8 <NotifyMeter>
					break;
 8007ade:	e01a      	b.n	8007b16 <ProcessMessage+0x246>
					NotifyMenu(screen_id,control_id,msg->param[0],msg->param[1],NULL);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	7a1a      	ldrb	r2, [r3, #8]
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	7a5b      	ldrb	r3, [r3, #9]
 8007ae8:	8b39      	ldrh	r1, [r7, #24]
 8007aea:	8b78      	ldrh	r0, [r7, #26]
 8007aec:	2400      	movs	r4, #0
 8007aee:	9400      	str	r4, [sp, #0]
 8007af0:	f000 f981 	bl	8007df6 <NotifyMenu>
					break;
 8007af4:	e00f      	b.n	8007b16 <ProcessMessage+0x246>
					NotifySelector(screen_id,control_id,msg->param[0],NULL);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	7a1a      	ldrb	r2, [r3, #8]
 8007afa:	8b39      	ldrh	r1, [r7, #24]
 8007afc:	8b78      	ldrh	r0, [r7, #26]
 8007afe:	2300      	movs	r3, #0
 8007b00:	f000 f98e 	bl	8007e20 <NotifySelector>
					break;
 8007b04:	e007      	b.n	8007b16 <ProcessMessage+0x246>
					NotifyTimer(screen_id,control_id,NULL);
 8007b06:	8b39      	ldrh	r1, [r7, #24]
 8007b08:	8b7b      	ldrh	r3, [r7, #26]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	f000 f9a3 	bl	8007e58 <NotifyTimer>
					break;
 8007b12:	e000      	b.n	8007b16 <ProcessMessage+0x246>
					break;
 8007b14:	bf00      	nop
		break;
 8007b16:	e000      	b.n	8007b1a <ProcessMessage+0x24a>
		break;
 8007b18:	bf00      	nop
	}
}
 8007b1a:	bf00      	nop
 8007b1c:	3724      	adds	r7, #36	; 0x24
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b22:	bf00      	nop
 8007b24:	2000967c 	.word	0x2000967c
 8007b28:	2000967e 	.word	0x2000967e

08007b2c <SetTFTText>:

void SetTFTText(uint16 screen_id,uint16 control_id,char* text,...)
{
 8007b2c:	b40c      	push	{r2, r3}
 8007b2e:	b580      	push	{r7, lr}
 8007b30:	b088      	sub	sp, #32
 8007b32:	af00      	add	r7, sp, #0
 8007b34:	4603      	mov	r3, r0
 8007b36:	460a      	mov	r2, r1
 8007b38:	80fb      	strh	r3, [r7, #6]
 8007b3a:	4613      	mov	r3, r2
 8007b3c:	80bb      	strh	r3, [r7, #4]
    char buffer[20];
    va_list ap; 
	va_start(ap,text);
 8007b3e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007b42:	60bb      	str	r3, [r7, #8]
	vsprintf(buffer,text,ap);
 8007b44:	f107 030c 	add.w	r3, r7, #12
 8007b48:	68ba      	ldr	r2, [r7, #8]
 8007b4a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	f001 fad1 	bl	80090f4 <vsiprintf>
	va_end(ap);
    SetTextValue(screen_id,control_id,(u8*)buffer);
 8007b52:	f107 020c 	add.w	r2, r7, #12
 8007b56:	88b9      	ldrh	r1, [r7, #4]
 8007b58:	88fb      	ldrh	r3, [r7, #6]
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	f000 fabc 	bl	80080d8 <SetTextValue>
}
 8007b60:	bf00      	nop
 8007b62:	3720      	adds	r7, #32
 8007b64:	46bd      	mov	sp, r7
 8007b66:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b6a:	b002      	add	sp, #8
 8007b6c:	4770      	bx	lr

08007b6e <NotifyScreen>:
 *  \brief  
 *  \details  (GetScreen)
 *  \param screen_id ID
 */
void NotifyScreen(uint16 screen_id,void* userdata)
{
 8007b6e:	b480      	push	{r7}
 8007b70:	b083      	sub	sp, #12
 8007b72:	af00      	add	r7, sp, #0
 8007b74:	4603      	mov	r3, r0
 8007b76:	6039      	str	r1, [r7, #0]
 8007b78:	80fb      	strh	r3, [r7, #6]
   
}
 8007b7a:	bf00      	nop
 8007b7c:	370c      	adds	r7, #12
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b84:	4770      	bx	lr

08007b86 <NotifyTouchXY>:
 *  \param press 13
 *  \param x x
 *  \param y y
 */
void NotifyTouchXY(uint8 press,uint16 x,uint16 y,void* userdata)
{
 8007b86:	b480      	push	{r7}
 8007b88:	b085      	sub	sp, #20
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	607b      	str	r3, [r7, #4]
 8007b8e:	4603      	mov	r3, r0
 8007b90:	73fb      	strb	r3, [r7, #15]
 8007b92:	460b      	mov	r3, r1
 8007b94:	81bb      	strh	r3, [r7, #12]
 8007b96:	4613      	mov	r3, r2
 8007b98:	817b      	strh	r3, [r7, #10]
	
}
 8007b9a:	bf00      	nop
 8007b9c:	3714      	adds	r7, #20
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr
	...

08007ba8 <NotifyButton>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param state 01
 */
void NotifyButton(uint16 screen_id, uint16 control_id, uint8  state,void* userdata)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b085      	sub	sp, #20
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	607b      	str	r3, [r7, #4]
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	81fb      	strh	r3, [r7, #14]
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	81bb      	strh	r3, [r7, #12]
 8007bb8:	4613      	mov	r3, r2
 8007bba:	72fb      	strb	r3, [r7, #11]
	if(screen_id == 0 && control_id == 42){
 8007bbc:	89fb      	ldrh	r3, [r7, #14]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d110      	bne.n	8007be4 <NotifyButton+0x3c>
 8007bc2:	89bb      	ldrh	r3, [r7, #12]
 8007bc4:	2b2a      	cmp	r3, #42	; 0x2a
 8007bc6:	d10d      	bne.n	8007be4 <NotifyButton+0x3c>
//				tSys.CH1out = 0;
//				CH1out = 0;
//				LED0 = !LED0;
//			};break;
//		}
		tSys.CH1out = ~tSys.CH1out;
 8007bc8:	4b34      	ldr	r3, [pc, #208]	; (8007c9c <NotifyButton+0xf4>)
 8007bca:	691b      	ldr	r3, [r3, #16]
 8007bcc:	43db      	mvns	r3, r3
 8007bce:	4a33      	ldr	r2, [pc, #204]	; (8007c9c <NotifyButton+0xf4>)
 8007bd0:	6113      	str	r3, [r2, #16]
		LED0 = !LED0;
 8007bd2:	4b33      	ldr	r3, [pc, #204]	; (8007ca0 <NotifyButton+0xf8>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	bf0c      	ite	eq
 8007bda:	2301      	moveq	r3, #1
 8007bdc:	2300      	movne	r3, #0
 8007bde:	b2da      	uxtb	r2, r3
 8007be0:	4b2f      	ldr	r3, [pc, #188]	; (8007ca0 <NotifyButton+0xf8>)
 8007be2:	601a      	str	r2, [r3, #0]
	}
	if(screen_id == 0 && control_id == 43){
 8007be4:	89fb      	ldrh	r3, [r7, #14]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d110      	bne.n	8007c0c <NotifyButton+0x64>
 8007bea:	89bb      	ldrh	r3, [r7, #12]
 8007bec:	2b2b      	cmp	r3, #43	; 0x2b
 8007bee:	d10d      	bne.n	8007c0c <NotifyButton+0x64>
//				tSys.CH2out = 0;
//				CH2out = 0;
//				LED0 = !LED0;
//			};break;
//		}
		tSys.CH2out = ~tSys.CH2out;
 8007bf0:	4b2a      	ldr	r3, [pc, #168]	; (8007c9c <NotifyButton+0xf4>)
 8007bf2:	695b      	ldr	r3, [r3, #20]
 8007bf4:	43db      	mvns	r3, r3
 8007bf6:	4a29      	ldr	r2, [pc, #164]	; (8007c9c <NotifyButton+0xf4>)
 8007bf8:	6153      	str	r3, [r2, #20]
		LED0 = !LED0;
 8007bfa:	4b29      	ldr	r3, [pc, #164]	; (8007ca0 <NotifyButton+0xf8>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	bf0c      	ite	eq
 8007c02:	2301      	moveq	r3, #1
 8007c04:	2300      	movne	r3, #0
 8007c06:	b2da      	uxtb	r2, r3
 8007c08:	4b25      	ldr	r3, [pc, #148]	; (8007ca0 <NotifyButton+0xf8>)
 8007c0a:	601a      	str	r2, [r3, #0]
	}
	if(screen_id == 0&&control_id == 30){
 8007c0c:	89fb      	ldrh	r3, [r7, #14]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d112      	bne.n	8007c38 <NotifyButton+0x90>
 8007c12:	89bb      	ldrh	r3, [r7, #12]
 8007c14:	2b1e      	cmp	r3, #30
 8007c16:	d10f      	bne.n	8007c38 <NotifyButton+0x90>
		tSys.triggerSwitch = ~tSys.triggerSwitch;
 8007c18:	4b20      	ldr	r3, [pc, #128]	; (8007c9c <NotifyButton+0xf4>)
 8007c1a:	f8d3 34f8 	ldr.w	r3, [r3, #1272]	; 0x4f8
 8007c1e:	43db      	mvns	r3, r3
 8007c20:	4a1e      	ldr	r2, [pc, #120]	; (8007c9c <NotifyButton+0xf4>)
 8007c22:	f8c2 34f8 	str.w	r3, [r2, #1272]	; 0x4f8
		LED0 = !LED0;
 8007c26:	4b1e      	ldr	r3, [pc, #120]	; (8007ca0 <NotifyButton+0xf8>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	bf0c      	ite	eq
 8007c2e:	2301      	moveq	r3, #1
 8007c30:	2300      	movne	r3, #0
 8007c32:	b2da      	uxtb	r2, r3
 8007c34:	4b1a      	ldr	r3, [pc, #104]	; (8007ca0 <NotifyButton+0xf8>)
 8007c36:	601a      	str	r2, [r3, #0]
	}
	if(screen_id == 0&&control_id == 29){
 8007c38:	89fb      	ldrh	r3, [r7, #14]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d112      	bne.n	8007c64 <NotifyButton+0xbc>
 8007c3e:	89bb      	ldrh	r3, [r7, #12]
 8007c40:	2b1d      	cmp	r3, #29
 8007c42:	d10f      	bne.n	8007c64 <NotifyButton+0xbc>
		tSys.runOrStop = ~tSys.runOrStop;
 8007c44:	4b15      	ldr	r3, [pc, #84]	; (8007c9c <NotifyButton+0xf4>)
 8007c46:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8007c4a:	43db      	mvns	r3, r3
 8007c4c:	4a13      	ldr	r2, [pc, #76]	; (8007c9c <NotifyButton+0xf4>)
 8007c4e:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
		LED0 = !LED0;
 8007c52:	4b13      	ldr	r3, [pc, #76]	; (8007ca0 <NotifyButton+0xf8>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	bf0c      	ite	eq
 8007c5a:	2301      	moveq	r3, #1
 8007c5c:	2300      	movne	r3, #0
 8007c5e:	b2da      	uxtb	r2, r3
 8007c60:	4b0f      	ldr	r3, [pc, #60]	; (8007ca0 <NotifyButton+0xf8>)
 8007c62:	601a      	str	r2, [r3, #0]
	}
	if(screen_id == 0&&control_id == 11){
 8007c64:	89fb      	ldrh	r3, [r7, #14]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d112      	bne.n	8007c90 <NotifyButton+0xe8>
 8007c6a:	89bb      	ldrh	r3, [r7, #12]
 8007c6c:	2b0b      	cmp	r3, #11
 8007c6e:	d10f      	bne.n	8007c90 <NotifyButton+0xe8>
		tSys.autoSet = ~tSys.autoSet;
 8007c70:	4b0a      	ldr	r3, [pc, #40]	; (8007c9c <NotifyButton+0xf4>)
 8007c72:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007c76:	43db      	mvns	r3, r3
 8007c78:	4a08      	ldr	r2, [pc, #32]	; (8007c9c <NotifyButton+0xf4>)
 8007c7a:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
		LED0 = !LED0;
 8007c7e:	4b08      	ldr	r3, [pc, #32]	; (8007ca0 <NotifyButton+0xf8>)
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	bf0c      	ite	eq
 8007c86:	2301      	moveq	r3, #1
 8007c88:	2300      	movne	r3, #0
 8007c8a:	b2da      	uxtb	r2, r3
 8007c8c:	4b04      	ldr	r3, [pc, #16]	; (8007ca0 <NotifyButton+0xf8>)
 8007c8e:	601a      	str	r2, [r3, #0]
	}
}
 8007c90:	bf00      	nop
 8007c92:	3714      	adds	r7, #20
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr
 8007c9c:	20008eb4 	.word	0x20008eb4
 8007ca0:	424302b4 	.word	0x424302b4

08007ca4 <NotifyText>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param str 
 */
void NotifyText(uint16 screen_id, uint16 control_id, uint8 *str,void* userdata)
{ 
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b084      	sub	sp, #16
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	60ba      	str	r2, [r7, #8]
 8007cac:	607b      	str	r3, [r7, #4]
 8007cae:	4603      	mov	r3, r0
 8007cb0:	81fb      	strh	r3, [r7, #14]
 8007cb2:	460b      	mov	r3, r1
 8007cb4:	81bb      	strh	r3, [r7, #12]
	if(screen_id == 0&&control_id == 9){
 8007cb6:	89fb      	ldrh	r3, [r7, #14]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d111      	bne.n	8007ce0 <NotifyText+0x3c>
 8007cbc:	89bb      	ldrh	r3, [r7, #12]
 8007cbe:	2b09      	cmp	r3, #9
 8007cc0:	d10e      	bne.n	8007ce0 <NotifyText+0x3c>
		tSys.levelSensitivity = atol((char*)str);
 8007cc2:	68b8      	ldr	r0, [r7, #8]
 8007cc4:	f000 fcd4 	bl	8008670 <atol>
 8007cc8:	4603      	mov	r3, r0
 8007cca:	4a1c      	ldr	r2, [pc, #112]	; (8007d3c <NotifyText+0x98>)
 8007ccc:	6053      	str	r3, [r2, #4]
		LED0 = !LED0;
 8007cce:	4b1c      	ldr	r3, [pc, #112]	; (8007d40 <NotifyText+0x9c>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	bf0c      	ite	eq
 8007cd6:	2301      	moveq	r3, #1
 8007cd8:	2300      	movne	r3, #0
 8007cda:	b2da      	uxtb	r2, r3
 8007cdc:	4b18      	ldr	r3, [pc, #96]	; (8007d40 <NotifyText+0x9c>)
 8007cde:	601a      	str	r2, [r3, #0]
	}
	if(screen_id == 0&&control_id == 3){
 8007ce0:	89fb      	ldrh	r3, [r7, #14]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d111      	bne.n	8007d0a <NotifyText+0x66>
 8007ce6:	89bb      	ldrh	r3, [r7, #12]
 8007ce8:	2b03      	cmp	r3, #3
 8007cea:	d10e      	bne.n	8007d0a <NotifyText+0x66>
		tSys.verticalSensitivity0 = atol((char*)str);
 8007cec:	68b8      	ldr	r0, [r7, #8]
 8007cee:	f000 fcbf 	bl	8008670 <atol>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	4a11      	ldr	r2, [pc, #68]	; (8007d3c <NotifyText+0x98>)
 8007cf6:	6093      	str	r3, [r2, #8]
		LED0 = !LED0;
 8007cf8:	4b11      	ldr	r3, [pc, #68]	; (8007d40 <NotifyText+0x9c>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	bf0c      	ite	eq
 8007d00:	2301      	moveq	r3, #1
 8007d02:	2300      	movne	r3, #0
 8007d04:	b2da      	uxtb	r2, r3
 8007d06:	4b0e      	ldr	r3, [pc, #56]	; (8007d40 <NotifyText+0x9c>)
 8007d08:	601a      	str	r2, [r3, #0]
	}
	if(screen_id == 0&&control_id == 4){
 8007d0a:	89fb      	ldrh	r3, [r7, #14]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d111      	bne.n	8007d34 <NotifyText+0x90>
 8007d10:	89bb      	ldrh	r3, [r7, #12]
 8007d12:	2b04      	cmp	r3, #4
 8007d14:	d10e      	bne.n	8007d34 <NotifyText+0x90>
		tSys.verticalSensitivity1 = atol((char*)str);
 8007d16:	68b8      	ldr	r0, [r7, #8]
 8007d18:	f000 fcaa 	bl	8008670 <atol>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	4a07      	ldr	r2, [pc, #28]	; (8007d3c <NotifyText+0x98>)
 8007d20:	60d3      	str	r3, [r2, #12]
		LED0 = !LED0;
 8007d22:	4b07      	ldr	r3, [pc, #28]	; (8007d40 <NotifyText+0x9c>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	bf0c      	ite	eq
 8007d2a:	2301      	moveq	r3, #1
 8007d2c:	2300      	movne	r3, #0
 8007d2e:	b2da      	uxtb	r2, r3
 8007d30:	4b03      	ldr	r3, [pc, #12]	; (8007d40 <NotifyText+0x9c>)
 8007d32:	601a      	str	r2, [r3, #0]
	}
}
 8007d34:	bf00      	nop
 8007d36:	3710      	adds	r7, #16
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}
 8007d3c:	20008eb4 	.word	0x20008eb4
 8007d40:	424302b4 	.word	0x424302b4

08007d44 <NotifyProgress>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifyProgress(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b085      	sub	sp, #20
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	60ba      	str	r2, [r7, #8]
 8007d4c:	607b      	str	r3, [r7, #4]
 8007d4e:	4603      	mov	r3, r0
 8007d50:	81fb      	strh	r3, [r7, #14]
 8007d52:	460b      	mov	r3, r1
 8007d54:	81bb      	strh	r3, [r7, #12]

}
 8007d56:	bf00      	nop
 8007d58:	3714      	adds	r7, #20
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d60:	4770      	bx	lr
	...

08007d64 <NotifySlider>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifySlider(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b085      	sub	sp, #20
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	60ba      	str	r2, [r7, #8]
 8007d6c:	607b      	str	r3, [r7, #4]
 8007d6e:	4603      	mov	r3, r0
 8007d70:	81fb      	strh	r3, [r7, #14]
 8007d72:	460b      	mov	r3, r1
 8007d74:	81bb      	strh	r3, [r7, #12]
	if(screen_id == 0&&control_id == 37){
 8007d76:	89fb      	ldrh	r3, [r7, #14]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d10f      	bne.n	8007d9c <NotifySlider+0x38>
 8007d7c:	89bb      	ldrh	r3, [r7, #12]
 8007d7e:	2b25      	cmp	r3, #37	; 0x25
 8007d80:	d10c      	bne.n	8007d9c <NotifySlider+0x38>
		tSys.triggerLevel = value;
 8007d82:	4a13      	ldr	r2, [pc, #76]	; (8007dd0 <NotifySlider+0x6c>)
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	f8c2 34f0 	str.w	r3, [r2, #1264]	; 0x4f0
		LED0 = !LED0;
 8007d8a:	4b12      	ldr	r3, [pc, #72]	; (8007dd4 <NotifySlider+0x70>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	bf0c      	ite	eq
 8007d92:	2301      	moveq	r3, #1
 8007d94:	2300      	movne	r3, #0
 8007d96:	b2da      	uxtb	r2, r3
 8007d98:	4b0e      	ldr	r3, [pc, #56]	; (8007dd4 <NotifySlider+0x70>)
 8007d9a:	601a      	str	r2, [r3, #0]
	}
	if(screen_id == 0&&control_id == 35){
 8007d9c:	89fb      	ldrh	r3, [r7, #14]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d10f      	bne.n	8007dc2 <NotifySlider+0x5e>
 8007da2:	89bb      	ldrh	r3, [r7, #12]
 8007da4:	2b23      	cmp	r3, #35	; 0x23
 8007da6:	d10c      	bne.n	8007dc2 <NotifySlider+0x5e>
		tSys.triggerStartBit = value;
 8007da8:	4a09      	ldr	r2, [pc, #36]	; (8007dd0 <NotifySlider+0x6c>)
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	f8c2 34f4 	str.w	r3, [r2, #1268]	; 0x4f4
		LED0 = !LED0;
 8007db0:	4b08      	ldr	r3, [pc, #32]	; (8007dd4 <NotifySlider+0x70>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	bf0c      	ite	eq
 8007db8:	2301      	moveq	r3, #1
 8007dba:	2300      	movne	r3, #0
 8007dbc:	b2da      	uxtb	r2, r3
 8007dbe:	4b05      	ldr	r3, [pc, #20]	; (8007dd4 <NotifySlider+0x70>)
 8007dc0:	601a      	str	r2, [r3, #0]
	}
}
 8007dc2:	bf00      	nop
 8007dc4:	3714      	adds	r7, #20
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dcc:	4770      	bx	lr
 8007dce:	bf00      	nop
 8007dd0:	20008eb4 	.word	0x20008eb4
 8007dd4:	424302b4 	.word	0x424302b4

08007dd8 <NotifyMeter>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifyMeter(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b085      	sub	sp, #20
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	60ba      	str	r2, [r7, #8]
 8007de0:	607b      	str	r3, [r7, #4]
 8007de2:	4603      	mov	r3, r0
 8007de4:	81fb      	strh	r3, [r7, #14]
 8007de6:	460b      	mov	r3, r1
 8007de8:	81bb      	strh	r3, [r7, #12]
	
}
 8007dea:	bf00      	nop
 8007dec:	3714      	adds	r7, #20
 8007dee:	46bd      	mov	sp, r7
 8007df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df4:	4770      	bx	lr

08007df6 <NotifyMenu>:
 *  \param control_id ID
 *  \param item 
 *  \param state 01
 */
void NotifyMenu(uint16 screen_id, uint16 control_id, uint8  item, uint8  state,void* userdata)
{
 8007df6:	b490      	push	{r4, r7}
 8007df8:	b082      	sub	sp, #8
 8007dfa:	af00      	add	r7, sp, #0
 8007dfc:	4604      	mov	r4, r0
 8007dfe:	4608      	mov	r0, r1
 8007e00:	4611      	mov	r1, r2
 8007e02:	461a      	mov	r2, r3
 8007e04:	4623      	mov	r3, r4
 8007e06:	80fb      	strh	r3, [r7, #6]
 8007e08:	4603      	mov	r3, r0
 8007e0a:	80bb      	strh	r3, [r7, #4]
 8007e0c:	460b      	mov	r3, r1
 8007e0e:	70fb      	strb	r3, [r7, #3]
 8007e10:	4613      	mov	r3, r2
 8007e12:	70bb      	strb	r3, [r7, #2]
	
}
 8007e14:	bf00      	nop
 8007e16:	3708      	adds	r7, #8
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bc90      	pop	{r4, r7}
 8007e1c:	4770      	bx	lr
	...

08007e20 <NotifySelector>:
 *  \param control_id ID
 *  \param item 
 */

void NotifySelector(uint16 screen_id, uint16 control_id, uint8  item,void* userdata)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b085      	sub	sp, #20
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	607b      	str	r3, [r7, #4]
 8007e28:	4603      	mov	r3, r0
 8007e2a:	81fb      	strh	r3, [r7, #14]
 8007e2c:	460b      	mov	r3, r1
 8007e2e:	81bb      	strh	r3, [r7, #12]
 8007e30:	4613      	mov	r3, r2
 8007e32:	72fb      	strb	r3, [r7, #11]
	if(screen_id == 0&&control_id == 19){
 8007e34:	89fb      	ldrh	r3, [r7, #14]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d106      	bne.n	8007e48 <NotifySelector+0x28>
 8007e3a:	89bb      	ldrh	r3, [r7, #12]
 8007e3c:	2b13      	cmp	r3, #19
 8007e3e:	d103      	bne.n	8007e48 <NotifySelector+0x28>
		tSys.triggerSelect = item;
 8007e40:	4a04      	ldr	r2, [pc, #16]	; (8007e54 <NotifySelector+0x34>)
 8007e42:	7afb      	ldrb	r3, [r7, #11]
 8007e44:	f882 34fc 	strb.w	r3, [r2, #1276]	; 0x4fc
	}
}
 8007e48:	bf00      	nop
 8007e4a:	3714      	adds	r7, #20
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e52:	4770      	bx	lr
 8007e54:	20008eb4 	.word	0x20008eb4

08007e58 <NotifyTimer>:
 *  \brief  
 *  \param screen_id ID
 *  \param control_id ID
 */
void NotifyTimer(uint16 screen_id, uint16 control_id,void* userdata)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b083      	sub	sp, #12
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	4603      	mov	r3, r0
 8007e60:	603a      	str	r2, [r7, #0]
 8007e62:	80fb      	strh	r3, [r7, #6]
 8007e64:	460b      	mov	r3, r1
 8007e66:	80bb      	strh	r3, [r7, #4]
	
}
 8007e68:	bf00      	nop
 8007e6a:	370c      	adds	r7, #12
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e72:	4770      	bx	lr

08007e74 <NotifyReadFlash>:
 *  \param status 01
 *  \param _data 
 *  \param length 
 */
void NotifyReadFlash(uint8 status,uint8 *_data,uint16 length,void* userdata)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b085      	sub	sp, #20
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	60b9      	str	r1, [r7, #8]
 8007e7c:	607b      	str	r3, [r7, #4]
 8007e7e:	4603      	mov	r3, r0
 8007e80:	73fb      	strb	r3, [r7, #15]
 8007e82:	4613      	mov	r3, r2
 8007e84:	81bb      	strh	r3, [r7, #12]
	
}
 8007e86:	bf00      	nop
 8007e88:	3714      	adds	r7, #20
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr

08007e92 <NotifyWriteFlash>:
/*! 
 *  \brief  FLASH
 *  \param status 01
 */
void NotifyWriteFlash(uint8 status,void* userdata)
{
 8007e92:	b480      	push	{r7}
 8007e94:	b083      	sub	sp, #12
 8007e96:	af00      	add	r7, sp, #0
 8007e98:	4603      	mov	r3, r0
 8007e9a:	6039      	str	r1, [r7, #0]
 8007e9c:	71fb      	strb	r3, [r7, #7]
	
}
 8007e9e:	bf00      	nop
 8007ea0:	370c      	adds	r7, #12
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea8:	4770      	bx	lr

08007eaa <NotifyReadRTC>:
 *  \param hour BCD
 *  \param minute BCD
 *  \param second BCD
 */
void NotifyReadRTC(uint8 year,uint8 month,uint8 week,uint8 day,uint8 hour,uint8 minute,uint8 second,void* userdata)
{
 8007eaa:	b490      	push	{r4, r7}
 8007eac:	b082      	sub	sp, #8
 8007eae:	af00      	add	r7, sp, #0
 8007eb0:	4604      	mov	r4, r0
 8007eb2:	4608      	mov	r0, r1
 8007eb4:	4611      	mov	r1, r2
 8007eb6:	461a      	mov	r2, r3
 8007eb8:	4623      	mov	r3, r4
 8007eba:	71fb      	strb	r3, [r7, #7]
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	71bb      	strb	r3, [r7, #6]
 8007ec0:	460b      	mov	r3, r1
 8007ec2:	717b      	strb	r3, [r7, #5]
 8007ec4:	4613      	mov	r3, r2
 8007ec6:	713b      	strb	r3, [r7, #4]
    
}
 8007ec8:	bf00      	nop
 8007eca:	3708      	adds	r7, #8
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bc90      	pop	{r4, r7}
 8007ed0:	4770      	bx	lr
	...

08007ed4 <queue_reset>:
QUEUE que = {0,0,0};   //
static uint32 cmd_state = 0;  //
static qsize cmd_pos = 0;  //

void queue_reset()
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	af00      	add	r7, sp, #0
	que._head = que._tail = 0;
 8007ed8:	4b08      	ldr	r3, [pc, #32]	; (8007efc <queue_reset+0x28>)
 8007eda:	2200      	movs	r2, #0
 8007edc:	805a      	strh	r2, [r3, #2]
 8007ede:	4b07      	ldr	r3, [pc, #28]	; (8007efc <queue_reset+0x28>)
 8007ee0:	885a      	ldrh	r2, [r3, #2]
 8007ee2:	4b06      	ldr	r3, [pc, #24]	; (8007efc <queue_reset+0x28>)
 8007ee4:	801a      	strh	r2, [r3, #0]
	cmd_pos = cmd_state = 0;
 8007ee6:	4b06      	ldr	r3, [pc, #24]	; (8007f00 <queue_reset+0x2c>)
 8007ee8:	2200      	movs	r2, #0
 8007eea:	601a      	str	r2, [r3, #0]
 8007eec:	4b05      	ldr	r3, [pc, #20]	; (8007f04 <queue_reset+0x30>)
 8007eee:	2200      	movs	r2, #0
 8007ef0:	801a      	strh	r2, [r3, #0]
}
 8007ef2:	bf00      	nop
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr
 8007efc:	20009698 	.word	0x20009698
 8007f00:	2000989c 	.word	0x2000989c
 8007f04:	200098a0 	.word	0x200098a0

08007f08 <queue_push>:

void queue_push(qdata _data)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b085      	sub	sp, #20
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	4603      	mov	r3, r0
 8007f10:	71fb      	strb	r3, [r7, #7]
	qsize pos = (que._head+1)%QUEUE_MAX_SIZE;
 8007f12:	4b10      	ldr	r3, [pc, #64]	; (8007f54 <queue_push+0x4c>)
 8007f14:	881b      	ldrh	r3, [r3, #0]
 8007f16:	3301      	adds	r3, #1
 8007f18:	425a      	negs	r2, r3
 8007f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f22:	bf58      	it	pl
 8007f24:	4253      	negpl	r3, r2
 8007f26:	81fb      	strh	r3, [r7, #14]
	if(pos!=que._tail)//
 8007f28:	4b0a      	ldr	r3, [pc, #40]	; (8007f54 <queue_push+0x4c>)
 8007f2a:	885b      	ldrh	r3, [r3, #2]
 8007f2c:	89fa      	ldrh	r2, [r7, #14]
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	d009      	beq.n	8007f46 <queue_push+0x3e>
	{
		que._data[que._head] = _data;
 8007f32:	4b08      	ldr	r3, [pc, #32]	; (8007f54 <queue_push+0x4c>)
 8007f34:	881b      	ldrh	r3, [r3, #0]
 8007f36:	461a      	mov	r2, r3
 8007f38:	4b06      	ldr	r3, [pc, #24]	; (8007f54 <queue_push+0x4c>)
 8007f3a:	4413      	add	r3, r2
 8007f3c:	79fa      	ldrb	r2, [r7, #7]
 8007f3e:	711a      	strb	r2, [r3, #4]
		que._head = pos;
 8007f40:	4a04      	ldr	r2, [pc, #16]	; (8007f54 <queue_push+0x4c>)
 8007f42:	89fb      	ldrh	r3, [r7, #14]
 8007f44:	8013      	strh	r3, [r2, #0]
	}
}
 8007f46:	bf00      	nop
 8007f48:	3714      	adds	r7, #20
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop
 8007f54:	20009698 	.word	0x20009698

08007f58 <queue_pop>:

//
static void queue_pop(qdata* _data)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b083      	sub	sp, #12
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
	if(que._tail!=que._head)//
 8007f60:	4b10      	ldr	r3, [pc, #64]	; (8007fa4 <queue_pop+0x4c>)
 8007f62:	885a      	ldrh	r2, [r3, #2]
 8007f64:	4b0f      	ldr	r3, [pc, #60]	; (8007fa4 <queue_pop+0x4c>)
 8007f66:	881b      	ldrh	r3, [r3, #0]
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d014      	beq.n	8007f96 <queue_pop+0x3e>
	{
		*_data = que._data[que._tail];
 8007f6c:	4b0d      	ldr	r3, [pc, #52]	; (8007fa4 <queue_pop+0x4c>)
 8007f6e:	885b      	ldrh	r3, [r3, #2]
 8007f70:	461a      	mov	r2, r3
 8007f72:	4b0c      	ldr	r3, [pc, #48]	; (8007fa4 <queue_pop+0x4c>)
 8007f74:	4413      	add	r3, r2
 8007f76:	791a      	ldrb	r2, [r3, #4]
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	701a      	strb	r2, [r3, #0]
		que._tail = (que._tail+1)%QUEUE_MAX_SIZE;
 8007f7c:	4b09      	ldr	r3, [pc, #36]	; (8007fa4 <queue_pop+0x4c>)
 8007f7e:	885b      	ldrh	r3, [r3, #2]
 8007f80:	3301      	adds	r3, #1
 8007f82:	425a      	negs	r2, r3
 8007f84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f8c:	bf58      	it	pl
 8007f8e:	4253      	negpl	r3, r2
 8007f90:	b29a      	uxth	r2, r3
 8007f92:	4b04      	ldr	r3, [pc, #16]	; (8007fa4 <queue_pop+0x4c>)
 8007f94:	805a      	strh	r2, [r3, #2]
	}
}
 8007f96:	bf00      	nop
 8007f98:	370c      	adds	r7, #12
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr
 8007fa2:	bf00      	nop
 8007fa4:	20009698 	.word	0x20009698

08007fa8 <queue_size>:

//,                    ,
static qsize queue_size()
{
 8007fa8:	b480      	push	{r7}
 8007faa:	af00      	add	r7, sp, #0
	return ((que._head+QUEUE_MAX_SIZE-que._tail)%QUEUE_MAX_SIZE);
 8007fac:	4b09      	ldr	r3, [pc, #36]	; (8007fd4 <queue_size+0x2c>)
 8007fae:	881b      	ldrh	r3, [r3, #0]
 8007fb0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007fb4:	4a07      	ldr	r2, [pc, #28]	; (8007fd4 <queue_size+0x2c>)
 8007fb6:	8852      	ldrh	r2, [r2, #2]
 8007fb8:	1a9b      	subs	r3, r3, r2
 8007fba:	425a      	negs	r2, r3
 8007fbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007fc4:	bf58      	it	pl
 8007fc6:	4253      	negpl	r3, r2
 8007fc8:	b29b      	uxth	r3, r3
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr
 8007fd4:	20009698 	.word	0x20009698

08007fd8 <queue_find_cmd>:

qsize queue_find_cmd(qdata *buffer,qsize buf_len)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b084      	sub	sp, #16
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	460b      	mov	r3, r1
 8007fe2:	807b      	strh	r3, [r7, #2]
	qsize cmd_size = 0;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	81fb      	strh	r3, [r7, #14]
	qdata _data = 0;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	737b      	strb	r3, [r7, #13]
	while(queue_size()>0)
 8007fec:	e034      	b.n	8008058 <queue_find_cmd+0x80>
	{
		//
		queue_pop(&_data);
 8007fee:	f107 030d 	add.w	r3, r7, #13
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	f7ff ffb0 	bl	8007f58 <queue_pop>

		if(cmd_pos==0&&_data!=CMD_HEAD)//
 8007ff8:	4b1c      	ldr	r3, [pc, #112]	; (800806c <queue_find_cmd+0x94>)
 8007ffa:	881b      	ldrh	r3, [r3, #0]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d103      	bne.n	8008008 <queue_find_cmd+0x30>
 8008000:	7b7b      	ldrb	r3, [r7, #13]
 8008002:	2bee      	cmp	r3, #238	; 0xee
 8008004:	d000      	beq.n	8008008 <queue_find_cmd+0x30>
		    continue;
 8008006:	e027      	b.n	8008058 <queue_find_cmd+0x80>

		if(cmd_pos<buf_len)//
 8008008:	4b18      	ldr	r3, [pc, #96]	; (800806c <queue_find_cmd+0x94>)
 800800a:	881b      	ldrh	r3, [r3, #0]
 800800c:	887a      	ldrh	r2, [r7, #2]
 800800e:	429a      	cmp	r2, r3
 8008010:	d90a      	bls.n	8008028 <queue_find_cmd+0x50>
			buffer[cmd_pos++] = _data;
 8008012:	4b16      	ldr	r3, [pc, #88]	; (800806c <queue_find_cmd+0x94>)
 8008014:	881b      	ldrh	r3, [r3, #0]
 8008016:	1c5a      	adds	r2, r3, #1
 8008018:	b291      	uxth	r1, r2
 800801a:	4a14      	ldr	r2, [pc, #80]	; (800806c <queue_find_cmd+0x94>)
 800801c:	8011      	strh	r1, [r2, #0]
 800801e:	461a      	mov	r2, r3
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	4413      	add	r3, r2
 8008024:	7b7a      	ldrb	r2, [r7, #13]
 8008026:	701a      	strb	r2, [r3, #0]

		cmd_state = ((cmd_state<<8)|_data);//432
 8008028:	4b11      	ldr	r3, [pc, #68]	; (8008070 <queue_find_cmd+0x98>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	021b      	lsls	r3, r3, #8
 800802e:	7b7a      	ldrb	r2, [r7, #13]
 8008030:	4313      	orrs	r3, r2
 8008032:	4a0f      	ldr	r2, [pc, #60]	; (8008070 <queue_find_cmd+0x98>)
 8008034:	6013      	str	r3, [r2, #0]

		//4
		if(cmd_state==CMD_TAIL)
 8008036:	4b0e      	ldr	r3, [pc, #56]	; (8008070 <queue_find_cmd+0x98>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f46f 3240 	mvn.w	r2, #196608	; 0x30000
 800803e:	4293      	cmp	r3, r2
 8008040:	d10a      	bne.n	8008058 <queue_find_cmd+0x80>
		{
			cmd_size = cmd_pos; //
 8008042:	4b0a      	ldr	r3, [pc, #40]	; (800806c <queue_find_cmd+0x94>)
 8008044:	881b      	ldrh	r3, [r3, #0]
 8008046:	81fb      	strh	r3, [r7, #14]
			cmd_state = 0;  //
 8008048:	4b09      	ldr	r3, [pc, #36]	; (8008070 <queue_find_cmd+0x98>)
 800804a:	2200      	movs	r2, #0
 800804c:	601a      	str	r2, [r3, #0]
			cmd_pos = 0; //
 800804e:	4b07      	ldr	r3, [pc, #28]	; (800806c <queue_find_cmd+0x94>)
 8008050:	2200      	movs	r2, #0
 8008052:	801a      	strh	r2, [r3, #0]
				return 0;

			cmd_size -= 2;//CRC162
#endif

			return cmd_size;
 8008054:	89fb      	ldrh	r3, [r7, #14]
 8008056:	e005      	b.n	8008064 <queue_find_cmd+0x8c>
	while(queue_size()>0)
 8008058:	f7ff ffa6 	bl	8007fa8 <queue_size>
 800805c:	4603      	mov	r3, r0
 800805e:	2b00      	cmp	r3, #0
 8008060:	d1c5      	bne.n	8007fee <queue_find_cmd+0x16>
		}
	}

	return 0;//
 8008062:	2300      	movs	r3, #0
}
 8008064:	4618      	mov	r0, r3
 8008066:	3710      	adds	r7, #16
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}
 800806c:	200098a0 	.word	0x200098a0
 8008070:	2000989c 	.word	0x2000989c

08008074 <SendStrings>:
	for(i = n;i>0;i--)
		for(j=1000;j>0;j--) ; 
}

void SendStrings(uchar *str)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b082      	sub	sp, #8
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
	while(*str)
 800807c:	e007      	b.n	800808e <SendStrings+0x1a>
	{
		TX_8(*str);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	781b      	ldrb	r3, [r3, #0]
 8008082:	4618      	mov	r0, r3
 8008084:	f000 f944 	bl	8008310 <SendChar>
		str++;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	3301      	adds	r3, #1
 800808c:	607b      	str	r3, [r7, #4]
	while(*str)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	781b      	ldrb	r3, [r3, #0]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d1f3      	bne.n	800807e <SendStrings+0xa>
	}
}
 8008096:	bf00      	nop
 8008098:	bf00      	nop
 800809a:	3708      	adds	r7, #8
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}

080080a0 <SendNU8>:

void SendNU8(uint8 *pData,uint16 nDataLen)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b084      	sub	sp, #16
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	460b      	mov	r3, r1
 80080aa:	807b      	strh	r3, [r7, #2]
	uint16 i = 0;
 80080ac:	2300      	movs	r3, #0
 80080ae:	81fb      	strh	r3, [r7, #14]
	for (;i<nDataLen;++i)
 80080b0:	e009      	b.n	80080c6 <SendNU8+0x26>
	{
		TX_8(pData[i]);
 80080b2:	89fb      	ldrh	r3, [r7, #14]
 80080b4:	687a      	ldr	r2, [r7, #4]
 80080b6:	4413      	add	r3, r2
 80080b8:	781b      	ldrb	r3, [r3, #0]
 80080ba:	4618      	mov	r0, r3
 80080bc:	f000 f928 	bl	8008310 <SendChar>
	for (;i<nDataLen;++i)
 80080c0:	89fb      	ldrh	r3, [r7, #14]
 80080c2:	3301      	adds	r3, #1
 80080c4:	81fb      	strh	r3, [r7, #14]
 80080c6:	89fa      	ldrh	r2, [r7, #14]
 80080c8:	887b      	ldrh	r3, [r7, #2]
 80080ca:	429a      	cmp	r2, r3
 80080cc:	d3f1      	bcc.n	80080b2 <SendNU8+0x12>
	}
}
 80080ce:	bf00      	nop
 80080d0:	bf00      	nop
 80080d2:	3710      	adds	r7, #16
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <SetTextValue>:
	TX_8(state);
	END_CMD();
}

void SetTextValue(uint16 screen_id,uint16 control_id,uchar *str)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b082      	sub	sp, #8
 80080dc:	af00      	add	r7, sp, #0
 80080de:	4603      	mov	r3, r0
 80080e0:	603a      	str	r2, [r7, #0]
 80080e2:	80fb      	strh	r3, [r7, #6]
 80080e4:	460b      	mov	r3, r1
 80080e6:	80bb      	strh	r3, [r7, #4]
	BEGIN_CMD();
 80080e8:	20ee      	movs	r0, #238	; 0xee
 80080ea:	f000 f911 	bl	8008310 <SendChar>
	TX_8(0xB1);
 80080ee:	20b1      	movs	r0, #177	; 0xb1
 80080f0:	f000 f90e 	bl	8008310 <SendChar>
	TX_8(0x10);
 80080f4:	2010      	movs	r0, #16
 80080f6:	f000 f90b 	bl	8008310 <SendChar>
	TX_16(screen_id);
 80080fa:	88fb      	ldrh	r3, [r7, #6]
 80080fc:	0a1b      	lsrs	r3, r3, #8
 80080fe:	b29b      	uxth	r3, r3
 8008100:	b2db      	uxtb	r3, r3
 8008102:	4618      	mov	r0, r3
 8008104:	f000 f904 	bl	8008310 <SendChar>
 8008108:	88fb      	ldrh	r3, [r7, #6]
 800810a:	b2db      	uxtb	r3, r3
 800810c:	4618      	mov	r0, r3
 800810e:	f000 f8ff 	bl	8008310 <SendChar>
	TX_16(control_id);
 8008112:	88bb      	ldrh	r3, [r7, #4]
 8008114:	0a1b      	lsrs	r3, r3, #8
 8008116:	b29b      	uxth	r3, r3
 8008118:	b2db      	uxtb	r3, r3
 800811a:	4618      	mov	r0, r3
 800811c:	f000 f8f8 	bl	8008310 <SendChar>
 8008120:	88bb      	ldrh	r3, [r7, #4]
 8008122:	b2db      	uxtb	r3, r3
 8008124:	4618      	mov	r0, r3
 8008126:	f000 f8f3 	bl	8008310 <SendChar>
	SendStrings(str);
 800812a:	6838      	ldr	r0, [r7, #0]
 800812c:	f7ff ffa2 	bl	8008074 <SendStrings>
	END_CMD();
 8008130:	20ff      	movs	r0, #255	; 0xff
 8008132:	f000 f8ed 	bl	8008310 <SendChar>
 8008136:	20fc      	movs	r0, #252	; 0xfc
 8008138:	f000 f8ea 	bl	8008310 <SendChar>
 800813c:	20ff      	movs	r0, #255	; 0xff
 800813e:	f000 f8e7 	bl	8008310 <SendChar>
 8008142:	20ff      	movs	r0, #255	; 0xff
 8008144:	f000 f8e4 	bl	8008310 <SendChar>
}
 8008148:	bf00      	nop
 800814a:	3708      	adds	r7, #8
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}

08008150 <GraphChannelDataAdd>:
	TX_8(channel);
	END_CMD();
}

void GraphChannelDataAdd(uint16 screen_id,uint16 control_id,uint8 channel,uint8 *pData,uint16 nDataLen)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b084      	sub	sp, #16
 8008154:	af00      	add	r7, sp, #0
 8008156:	607b      	str	r3, [r7, #4]
 8008158:	4603      	mov	r3, r0
 800815a:	81fb      	strh	r3, [r7, #14]
 800815c:	460b      	mov	r3, r1
 800815e:	81bb      	strh	r3, [r7, #12]
 8008160:	4613      	mov	r3, r2
 8008162:	72fb      	strb	r3, [r7, #11]
	BEGIN_CMD();
 8008164:	20ee      	movs	r0, #238	; 0xee
 8008166:	f000 f8d3 	bl	8008310 <SendChar>
	TX_8(0xB1);
 800816a:	20b1      	movs	r0, #177	; 0xb1
 800816c:	f000 f8d0 	bl	8008310 <SendChar>
	TX_8(0x32);
 8008170:	2032      	movs	r0, #50	; 0x32
 8008172:	f000 f8cd 	bl	8008310 <SendChar>
	TX_16(screen_id);
 8008176:	89fb      	ldrh	r3, [r7, #14]
 8008178:	0a1b      	lsrs	r3, r3, #8
 800817a:	b29b      	uxth	r3, r3
 800817c:	b2db      	uxtb	r3, r3
 800817e:	4618      	mov	r0, r3
 8008180:	f000 f8c6 	bl	8008310 <SendChar>
 8008184:	89fb      	ldrh	r3, [r7, #14]
 8008186:	b2db      	uxtb	r3, r3
 8008188:	4618      	mov	r0, r3
 800818a:	f000 f8c1 	bl	8008310 <SendChar>
	TX_16(control_id);
 800818e:	89bb      	ldrh	r3, [r7, #12]
 8008190:	0a1b      	lsrs	r3, r3, #8
 8008192:	b29b      	uxth	r3, r3
 8008194:	b2db      	uxtb	r3, r3
 8008196:	4618      	mov	r0, r3
 8008198:	f000 f8ba 	bl	8008310 <SendChar>
 800819c:	89bb      	ldrh	r3, [r7, #12]
 800819e:	b2db      	uxtb	r3, r3
 80081a0:	4618      	mov	r0, r3
 80081a2:	f000 f8b5 	bl	8008310 <SendChar>
	TX_8(channel);
 80081a6:	7afb      	ldrb	r3, [r7, #11]
 80081a8:	4618      	mov	r0, r3
 80081aa:	f000 f8b1 	bl	8008310 <SendChar>
	TX_16(nDataLen);
 80081ae:	8b3b      	ldrh	r3, [r7, #24]
 80081b0:	0a1b      	lsrs	r3, r3, #8
 80081b2:	b29b      	uxth	r3, r3
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	4618      	mov	r0, r3
 80081b8:	f000 f8aa 	bl	8008310 <SendChar>
 80081bc:	8b3b      	ldrh	r3, [r7, #24]
 80081be:	b2db      	uxtb	r3, r3
 80081c0:	4618      	mov	r0, r3
 80081c2:	f000 f8a5 	bl	8008310 <SendChar>
	TX_8N(pData,nDataLen);
 80081c6:	8b3b      	ldrh	r3, [r7, #24]
 80081c8:	4619      	mov	r1, r3
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f7ff ff68 	bl	80080a0 <SendNU8>
	END_CMD();
 80081d0:	20ff      	movs	r0, #255	; 0xff
 80081d2:	f000 f89d 	bl	8008310 <SendChar>
 80081d6:	20fc      	movs	r0, #252	; 0xfc
 80081d8:	f000 f89a 	bl	8008310 <SendChar>
 80081dc:	20ff      	movs	r0, #255	; 0xff
 80081de:	f000 f897 	bl	8008310 <SendChar>
 80081e2:	20ff      	movs	r0, #255	; 0xff
 80081e4:	f000 f894 	bl	8008310 <SendChar>
}
 80081e8:	bf00      	nop
 80081ea:	3710      	adds	r7, #16
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}

080081f0 <GraphChannelDataClear>:


void GraphChannelDataClear(uint16 screen_id,uint16 control_id,uint8 channel)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b082      	sub	sp, #8
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	4603      	mov	r3, r0
 80081f8:	80fb      	strh	r3, [r7, #6]
 80081fa:	460b      	mov	r3, r1
 80081fc:	80bb      	strh	r3, [r7, #4]
 80081fe:	4613      	mov	r3, r2
 8008200:	70fb      	strb	r3, [r7, #3]
	BEGIN_CMD();
 8008202:	20ee      	movs	r0, #238	; 0xee
 8008204:	f000 f884 	bl	8008310 <SendChar>
	TX_8(0xB1);
 8008208:	20b1      	movs	r0, #177	; 0xb1
 800820a:	f000 f881 	bl	8008310 <SendChar>
	TX_8(0x33);
 800820e:	2033      	movs	r0, #51	; 0x33
 8008210:	f000 f87e 	bl	8008310 <SendChar>
	TX_16(screen_id);
 8008214:	88fb      	ldrh	r3, [r7, #6]
 8008216:	0a1b      	lsrs	r3, r3, #8
 8008218:	b29b      	uxth	r3, r3
 800821a:	b2db      	uxtb	r3, r3
 800821c:	4618      	mov	r0, r3
 800821e:	f000 f877 	bl	8008310 <SendChar>
 8008222:	88fb      	ldrh	r3, [r7, #6]
 8008224:	b2db      	uxtb	r3, r3
 8008226:	4618      	mov	r0, r3
 8008228:	f000 f872 	bl	8008310 <SendChar>
	TX_16(control_id);
 800822c:	88bb      	ldrh	r3, [r7, #4]
 800822e:	0a1b      	lsrs	r3, r3, #8
 8008230:	b29b      	uxth	r3, r3
 8008232:	b2db      	uxtb	r3, r3
 8008234:	4618      	mov	r0, r3
 8008236:	f000 f86b 	bl	8008310 <SendChar>
 800823a:	88bb      	ldrh	r3, [r7, #4]
 800823c:	b2db      	uxtb	r3, r3
 800823e:	4618      	mov	r0, r3
 8008240:	f000 f866 	bl	8008310 <SendChar>
	TX_8(channel);
 8008244:	78fb      	ldrb	r3, [r7, #3]
 8008246:	4618      	mov	r0, r3
 8008248:	f000 f862 	bl	8008310 <SendChar>
	END_CMD();
 800824c:	20ff      	movs	r0, #255	; 0xff
 800824e:	f000 f85f 	bl	8008310 <SendChar>
 8008252:	20fc      	movs	r0, #252	; 0xfc
 8008254:	f000 f85c 	bl	8008310 <SendChar>
 8008258:	20ff      	movs	r0, #255	; 0xff
 800825a:	f000 f859 	bl	8008310 <SendChar>
 800825e:	20ff      	movs	r0, #255	; 0xff
 8008260:	f000 f856 	bl	8008310 <SendChar>
}
 8008264:	bf00      	nop
 8008266:	3708      	adds	r7, #8
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}

0800826c <TFT_Init>:
#define R_UART_	USART2

unsigned char buffer[1];

void TFT_Init(void)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&R_UART, buffer,sizeof(buffer));//
 8008270:	2201      	movs	r2, #1
 8008272:	4904      	ldr	r1, [pc, #16]	; (8008284 <TFT_Init+0x18>)
 8008274:	4804      	ldr	r0, [pc, #16]	; (8008288 <TFT_Init+0x1c>)
 8008276:	f7fe fb92 	bl	800699e <HAL_UART_Receive_IT>
    queue_reset();
 800827a:	f7ff fe2b 	bl	8007ed4 <queue_reset>
}
 800827e:	bf00      	nop
 8008280:	bd80      	pop	{r7, pc}
 8008282:	bf00      	nop
 8008284:	200098a4 	.word	0x200098a4
 8008288:	20009628 	.word	0x20009628

0800828c <Param_Update>:
void Param_Update(void) //
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b082      	sub	sp, #8
 8008290:	af00      	add	r7, sp, #0
	qsize size;
    size = queue_find_cmd(cmd_buffer,CMD_MAX_SIZE);
 8008292:	2119      	movs	r1, #25
 8008294:	4808      	ldr	r0, [pc, #32]	; (80082b8 <Param_Update+0x2c>)
 8008296:	f7ff fe9f 	bl	8007fd8 <queue_find_cmd>
 800829a:	4603      	mov	r3, r0
 800829c:	80fb      	strh	r3, [r7, #6]
    if(size)
 800829e:	88fb      	ldrh	r3, [r7, #6]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d004      	beq.n	80082ae <Param_Update+0x22>
    {
        ProcessMessage((PCTRL_MSG)cmd_buffer, size);//
 80082a4:	88fb      	ldrh	r3, [r7, #6]
 80082a6:	4619      	mov	r1, r3
 80082a8:	4803      	ldr	r0, [pc, #12]	; (80082b8 <Param_Update+0x2c>)
 80082aa:	f7ff fb11 	bl	80078d0 <ProcessMessage>
    }
}
 80082ae:	bf00      	nop
 80082b0:	3708      	adds	r7, #8
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}
 80082b6:	bf00      	nop
 80082b8:	2000967c 	.word	0x2000967c

080082bc <USART2_IRQHandler>:

void USART2_IRQHandler()
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&R_UART);
 80082c0:	4804      	ldr	r0, [pc, #16]	; (80082d4 <USART2_IRQHandler+0x18>)
 80082c2:	f7fe fb9d 	bl	8006a00 <HAL_UART_IRQHandler>
	HAL_UART_Receive_IT(&R_UART, buffer,sizeof(buffer));  //
 80082c6:	2201      	movs	r2, #1
 80082c8:	4903      	ldr	r1, [pc, #12]	; (80082d8 <USART2_IRQHandler+0x1c>)
 80082ca:	4802      	ldr	r0, [pc, #8]	; (80082d4 <USART2_IRQHandler+0x18>)
 80082cc:	f7fe fb67 	bl	800699e <HAL_UART_Receive_IT>
}
 80082d0:	bf00      	nop
 80082d2:	bd80      	pop	{r7, pc}
 80082d4:	20009628 	.word	0x20009628
 80082d8:	200098a4 	.word	0x200098a4

080082dc <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)   //
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b084      	sub	sp, #16
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
	u8 rec;
	if(huart->Instance==R_UART_)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a08      	ldr	r2, [pc, #32]	; (800830c <HAL_UART_RxCpltCallback+0x30>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d10a      	bne.n	8008304 <HAL_UART_RxCpltCallback+0x28>
	{
		rec=*((huart->pRxBuffPtr)-1); //
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082f2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80082f6:	73fb      	strb	r3, [r7, #15]
		queue_push(rec);//
 80082f8:	7bfb      	ldrb	r3, [r7, #15]
 80082fa:	4618      	mov	r0, r3
 80082fc:	f7ff fe04 	bl	8007f08 <queue_push>
        Param_Update();//
 8008300:	f7ff ffc4 	bl	800828c <Param_Update>
	}
}
 8008304:	bf00      	nop
 8008306:	3710      	adds	r7, #16
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}
 800830c:	40004400 	.word	0x40004400

08008310 <SendChar>:
*      1
*  t  
*  
 *****************************************************************/
void  SendChar(uchar t)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b082      	sub	sp, #8
 8008314:	af00      	add	r7, sp, #0
 8008316:	4603      	mov	r3, r0
 8008318:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&T_UART,&t,1,1000);
 800831a:	1df9      	adds	r1, r7, #7
 800831c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008320:	2201      	movs	r2, #1
 8008322:	4803      	ldr	r0, [pc, #12]	; (8008330 <SendChar+0x20>)
 8008324:	f7fe faa9 	bl	800687a <HAL_UART_Transmit>
}
 8008328:	bf00      	nop
 800832a:	3708      	adds	r7, #8
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}
 8008330:	200095e4 	.word	0x200095e4

08008334 <arm_fill_f32>:
 8008334:	b410      	push	{r4}
 8008336:	088c      	lsrs	r4, r1, #2
 8008338:	d010      	beq.n	800835c <arm_fill_f32+0x28>
 800833a:	f100 0310 	add.w	r3, r0, #16
 800833e:	4622      	mov	r2, r4
 8008340:	3a01      	subs	r2, #1
 8008342:	ed03 0a04 	vstr	s0, [r3, #-16]
 8008346:	ed03 0a03 	vstr	s0, [r3, #-12]
 800834a:	ed03 0a02 	vstr	s0, [r3, #-8]
 800834e:	ed03 0a01 	vstr	s0, [r3, #-4]
 8008352:	f103 0310 	add.w	r3, r3, #16
 8008356:	d1f3      	bne.n	8008340 <arm_fill_f32+0xc>
 8008358:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 800835c:	f011 0103 	ands.w	r1, r1, #3
 8008360:	d009      	beq.n	8008376 <arm_fill_f32+0x42>
 8008362:	3901      	subs	r1, #1
 8008364:	ed80 0a00 	vstr	s0, [r0]
 8008368:	d005      	beq.n	8008376 <arm_fill_f32+0x42>
 800836a:	2901      	cmp	r1, #1
 800836c:	ed80 0a01 	vstr	s0, [r0, #4]
 8008370:	bf18      	it	ne
 8008372:	ed80 0a02 	vstrne	s0, [r0, #8]
 8008376:	f85d 4b04 	ldr.w	r4, [sp], #4
 800837a:	4770      	bx	lr

0800837c <arm_rms_f32>:
 800837c:	b530      	push	{r4, r5, lr}
 800837e:	ed2d 8b02 	vpush	{d8}
 8008382:	088d      	lsrs	r5, r1, #2
 8008384:	b083      	sub	sp, #12
 8008386:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8008440 <arm_rms_f32+0xc4>
 800838a:	d020      	beq.n	80083ce <arm_rms_f32+0x52>
 800838c:	f100 0310 	add.w	r3, r0, #16
 8008390:	462c      	mov	r4, r5
 8008392:	ed53 6a04 	vldr	s13, [r3, #-16]
 8008396:	ed13 7a03 	vldr	s14, [r3, #-12]
 800839a:	ed53 7a02 	vldr	s15, [r3, #-8]
 800839e:	ed13 6a01 	vldr	s12, [r3, #-4]
 80083a2:	ee66 6aa6 	vmul.f32	s13, s13, s13
 80083a6:	ee27 7a07 	vmul.f32	s14, s14, s14
 80083aa:	ee76 6aa5 	vadd.f32	s13, s13, s11
 80083ae:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80083b2:	ee37 7a26 	vadd.f32	s14, s14, s13
 80083b6:	ee26 6a06 	vmul.f32	s12, s12, s12
 80083ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80083be:	3c01      	subs	r4, #1
 80083c0:	f103 0310 	add.w	r3, r3, #16
 80083c4:	ee76 5a27 	vadd.f32	s11, s12, s15
 80083c8:	d1e3      	bne.n	8008392 <arm_rms_f32+0x16>
 80083ca:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 80083ce:	f011 0303 	ands.w	r3, r1, #3
 80083d2:	d015      	beq.n	8008400 <arm_rms_f32+0x84>
 80083d4:	edd0 7a00 	vldr	s15, [r0]
 80083d8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80083dc:	3b01      	subs	r3, #1
 80083de:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80083e2:	d00d      	beq.n	8008400 <arm_rms_f32+0x84>
 80083e4:	edd0 7a01 	vldr	s15, [r0, #4]
 80083e8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80083f2:	d005      	beq.n	8008400 <arm_rms_f32+0x84>
 80083f4:	edd0 7a02 	vldr	s15, [r0, #8]
 80083f8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80083fc:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8008400:	ee07 1a90 	vmov	s15, r1
 8008404:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008408:	2300      	movs	r3, #0
 800840a:	ee85 0aa7 	vdiv.f32	s0, s11, s15
 800840e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008416:	db0c      	blt.n	8008432 <arm_rms_f32+0xb6>
 8008418:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800841c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008420:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008424:	d407      	bmi.n	8008436 <arm_rms_f32+0xba>
 8008426:	ed82 8a00 	vstr	s16, [r2]
 800842a:	b003      	add	sp, #12
 800842c:	ecbd 8b02 	vpop	{d8}
 8008430:	bd30      	pop	{r4, r5, pc}
 8008432:	6013      	str	r3, [r2, #0]
 8008434:	e7f9      	b.n	800842a <arm_rms_f32+0xae>
 8008436:	9201      	str	r2, [sp, #4]
 8008438:	f003 f8be 	bl	800b5b8 <sqrtf>
 800843c:	9a01      	ldr	r2, [sp, #4]
 800843e:	e7f2      	b.n	8008426 <arm_rms_f32+0xaa>
 8008440:	00000000 	.word	0x00000000

08008444 <arm_min_f32>:
 8008444:	f101 3cff 	add.w	ip, r1, #4294967295
 8008448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800844a:	4607      	mov	r7, r0
 800844c:	ea5f 0e9c 	movs.w	lr, ip, lsr #2
 8008450:	ecf7 7a01 	vldmia	r7!, {s15}
 8008454:	d060      	beq.n	8008518 <arm_min_f32+0xd4>
 8008456:	2400      	movs	r4, #0
 8008458:	3014      	adds	r0, #20
 800845a:	4625      	mov	r5, r4
 800845c:	ea4f 068e 	mov.w	r6, lr, lsl #2
 8008460:	ed10 7a04 	vldr	s14, [r0, #-16]
 8008464:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800846c:	bfc8      	it	gt
 800846e:	eef0 7a47 	vmovgt.f32	s15, s14
 8008472:	ed10 7a03 	vldr	s14, [r0, #-12]
 8008476:	eef4 7ac7 	vcmpe.f32	s15, s14
 800847a:	bfc8      	it	gt
 800847c:	1c65      	addgt	r5, r4, #1
 800847e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008482:	bfc8      	it	gt
 8008484:	eef0 7a47 	vmovgt.f32	s15, s14
 8008488:	ed10 7a02 	vldr	s14, [r0, #-8]
 800848c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008490:	bfc8      	it	gt
 8008492:	1ca5      	addgt	r5, r4, #2
 8008494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008498:	bfc8      	it	gt
 800849a:	eef0 7a47 	vmovgt.f32	s15, s14
 800849e:	ed10 7a01 	vldr	s14, [r0, #-4]
 80084a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80084a6:	bfc8      	it	gt
 80084a8:	1ce5      	addgt	r5, r4, #3
 80084aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084ae:	f104 0404 	add.w	r4, r4, #4
 80084b2:	bfc4      	itt	gt
 80084b4:	eef0 7a47 	vmovgt.f32	s15, s14
 80084b8:	4625      	movgt	r5, r4
 80084ba:	42a6      	cmp	r6, r4
 80084bc:	f100 0010 	add.w	r0, r0, #16
 80084c0:	d1ce      	bne.n	8008460 <arm_min_f32+0x1c>
 80084c2:	eb07 170e 	add.w	r7, r7, lr, lsl #4
 80084c6:	f01c 0003 	ands.w	r0, ip, #3
 80084ca:	d021      	beq.n	8008510 <arm_min_f32+0xcc>
 80084cc:	ed97 7a00 	vldr	s14, [r7]
 80084d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80084d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084d8:	bf44      	itt	mi
 80084da:	eef0 7a47 	vmovmi.f32	s15, s14
 80084de:	1a0d      	submi	r5, r1, r0
 80084e0:	3801      	subs	r0, #1
 80084e2:	d015      	beq.n	8008510 <arm_min_f32+0xcc>
 80084e4:	ed97 7a01 	vldr	s14, [r7, #4]
 80084e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80084ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084f0:	bfc4      	itt	gt
 80084f2:	eef0 7a47 	vmovgt.f32	s15, s14
 80084f6:	1a0d      	subgt	r5, r1, r0
 80084f8:	2801      	cmp	r0, #1
 80084fa:	d009      	beq.n	8008510 <arm_min_f32+0xcc>
 80084fc:	ed97 7a02 	vldr	s14, [r7, #8]
 8008500:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008508:	bf44      	itt	mi
 800850a:	eef0 7a47 	vmovmi.f32	s15, s14
 800850e:	4665      	movmi	r5, ip
 8008510:	edc2 7a00 	vstr	s15, [r2]
 8008514:	601d      	str	r5, [r3, #0]
 8008516:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008518:	4675      	mov	r5, lr
 800851a:	e7d4      	b.n	80084c6 <arm_min_f32+0x82>

0800851c <arm_mean_f32>:
 800851c:	b430      	push	{r4, r5}
 800851e:	088d      	lsrs	r5, r1, #2
 8008520:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8008594 <arm_mean_f32+0x78>
 8008524:	d018      	beq.n	8008558 <arm_mean_f32+0x3c>
 8008526:	f100 0310 	add.w	r3, r0, #16
 800852a:	462c      	mov	r4, r5
 800852c:	ed53 5a04 	vldr	s11, [r3, #-16]
 8008530:	ed13 6a03 	vldr	s12, [r3, #-12]
 8008534:	ed53 6a02 	vldr	s13, [r3, #-8]
 8008538:	ed13 7a01 	vldr	s14, [r3, #-4]
 800853c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8008540:	3c01      	subs	r4, #1
 8008542:	ee77 7a86 	vadd.f32	s15, s15, s12
 8008546:	f103 0310 	add.w	r3, r3, #16
 800854a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800854e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008552:	d1eb      	bne.n	800852c <arm_mean_f32+0x10>
 8008554:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 8008558:	f011 0303 	ands.w	r3, r1, #3
 800855c:	d00f      	beq.n	800857e <arm_mean_f32+0x62>
 800855e:	ed90 7a00 	vldr	s14, [r0]
 8008562:	3b01      	subs	r3, #1
 8008564:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008568:	d009      	beq.n	800857e <arm_mean_f32+0x62>
 800856a:	ed90 7a01 	vldr	s14, [r0, #4]
 800856e:	2b01      	cmp	r3, #1
 8008570:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008574:	bf1c      	itt	ne
 8008576:	ed90 7a02 	vldrne	s14, [r0, #8]
 800857a:	ee77 7a87 	vaddne.f32	s15, s15, s14
 800857e:	ee07 1a10 	vmov	s14, r1
 8008582:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8008586:	bc30      	pop	{r4, r5}
 8008588:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800858c:	edc2 6a00 	vstr	s13, [r2]
 8008590:	4770      	bx	lr
 8008592:	bf00      	nop
 8008594:	00000000 	.word	0x00000000

08008598 <arm_max_f32>:
 8008598:	f101 3cff 	add.w	ip, r1, #4294967295
 800859c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800859e:	4607      	mov	r7, r0
 80085a0:	ea5f 0e9c 	movs.w	lr, ip, lsr #2
 80085a4:	ecf7 7a01 	vldmia	r7!, {s15}
 80085a8:	d060      	beq.n	800866c <arm_max_f32+0xd4>
 80085aa:	2400      	movs	r4, #0
 80085ac:	3014      	adds	r0, #20
 80085ae:	4625      	mov	r5, r4
 80085b0:	ea4f 068e 	mov.w	r6, lr, lsl #2
 80085b4:	ed10 7a04 	vldr	s14, [r0, #-16]
 80085b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80085bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085c0:	bf48      	it	mi
 80085c2:	eef0 7a47 	vmovmi.f32	s15, s14
 80085c6:	ed10 7a03 	vldr	s14, [r0, #-12]
 80085ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80085ce:	bf48      	it	mi
 80085d0:	1c65      	addmi	r5, r4, #1
 80085d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085d6:	bf48      	it	mi
 80085d8:	eef0 7a47 	vmovmi.f32	s15, s14
 80085dc:	ed10 7a02 	vldr	s14, [r0, #-8]
 80085e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80085e4:	bf48      	it	mi
 80085e6:	1ca5      	addmi	r5, r4, #2
 80085e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085ec:	bf48      	it	mi
 80085ee:	eef0 7a47 	vmovmi.f32	s15, s14
 80085f2:	ed10 7a01 	vldr	s14, [r0, #-4]
 80085f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80085fa:	bf48      	it	mi
 80085fc:	1ce5      	addmi	r5, r4, #3
 80085fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008602:	f104 0404 	add.w	r4, r4, #4
 8008606:	bf44      	itt	mi
 8008608:	eef0 7a47 	vmovmi.f32	s15, s14
 800860c:	4625      	movmi	r5, r4
 800860e:	42a6      	cmp	r6, r4
 8008610:	f100 0010 	add.w	r0, r0, #16
 8008614:	d1ce      	bne.n	80085b4 <arm_max_f32+0x1c>
 8008616:	eb07 170e 	add.w	r7, r7, lr, lsl #4
 800861a:	f01c 0003 	ands.w	r0, ip, #3
 800861e:	d021      	beq.n	8008664 <arm_max_f32+0xcc>
 8008620:	ed97 7a00 	vldr	s14, [r7]
 8008624:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800862c:	bfc4      	itt	gt
 800862e:	eef0 7a47 	vmovgt.f32	s15, s14
 8008632:	1a0d      	subgt	r5, r1, r0
 8008634:	3801      	subs	r0, #1
 8008636:	d015      	beq.n	8008664 <arm_max_f32+0xcc>
 8008638:	ed97 7a01 	vldr	s14, [r7, #4]
 800863c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008644:	bf44      	itt	mi
 8008646:	eef0 7a47 	vmovmi.f32	s15, s14
 800864a:	1a0d      	submi	r5, r1, r0
 800864c:	2801      	cmp	r0, #1
 800864e:	d009      	beq.n	8008664 <arm_max_f32+0xcc>
 8008650:	ed97 7a02 	vldr	s14, [r7, #8]
 8008654:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800865c:	bfc4      	itt	gt
 800865e:	eef0 7a47 	vmovgt.f32	s15, s14
 8008662:	4665      	movgt	r5, ip
 8008664:	edc2 7a00 	vstr	s15, [r2]
 8008668:	601d      	str	r5, [r3, #0]
 800866a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800866c:	4675      	mov	r5, lr
 800866e:	e7d4      	b.n	800861a <arm_max_f32+0x82>

08008670 <atol>:
 8008670:	220a      	movs	r2, #10
 8008672:	2100      	movs	r1, #0
 8008674:	f000 bd1e 	b.w	80090b4 <strtol>

08008678 <__errno>:
 8008678:	4b01      	ldr	r3, [pc, #4]	; (8008680 <__errno+0x8>)
 800867a:	6818      	ldr	r0, [r3, #0]
 800867c:	4770      	bx	lr
 800867e:	bf00      	nop
 8008680:	2000000c 	.word	0x2000000c

08008684 <__libc_init_array>:
 8008684:	b570      	push	{r4, r5, r6, lr}
 8008686:	4d0d      	ldr	r5, [pc, #52]	; (80086bc <__libc_init_array+0x38>)
 8008688:	4c0d      	ldr	r4, [pc, #52]	; (80086c0 <__libc_init_array+0x3c>)
 800868a:	1b64      	subs	r4, r4, r5
 800868c:	10a4      	asrs	r4, r4, #2
 800868e:	2600      	movs	r6, #0
 8008690:	42a6      	cmp	r6, r4
 8008692:	d109      	bne.n	80086a8 <__libc_init_array+0x24>
 8008694:	4d0b      	ldr	r5, [pc, #44]	; (80086c4 <__libc_init_array+0x40>)
 8008696:	4c0c      	ldr	r4, [pc, #48]	; (80086c8 <__libc_init_array+0x44>)
 8008698:	f002 ffb0 	bl	800b5fc <_init>
 800869c:	1b64      	subs	r4, r4, r5
 800869e:	10a4      	asrs	r4, r4, #2
 80086a0:	2600      	movs	r6, #0
 80086a2:	42a6      	cmp	r6, r4
 80086a4:	d105      	bne.n	80086b2 <__libc_init_array+0x2e>
 80086a6:	bd70      	pop	{r4, r5, r6, pc}
 80086a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80086ac:	4798      	blx	r3
 80086ae:	3601      	adds	r6, #1
 80086b0:	e7ee      	b.n	8008690 <__libc_init_array+0xc>
 80086b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80086b6:	4798      	blx	r3
 80086b8:	3601      	adds	r6, #1
 80086ba:	e7f2      	b.n	80086a2 <__libc_init_array+0x1e>
 80086bc:	0800ba4c 	.word	0x0800ba4c
 80086c0:	0800ba4c 	.word	0x0800ba4c
 80086c4:	0800ba4c 	.word	0x0800ba4c
 80086c8:	0800ba50 	.word	0x0800ba50

080086cc <memset>:
 80086cc:	4402      	add	r2, r0
 80086ce:	4603      	mov	r3, r0
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d100      	bne.n	80086d6 <memset+0xa>
 80086d4:	4770      	bx	lr
 80086d6:	f803 1b01 	strb.w	r1, [r3], #1
 80086da:	e7f9      	b.n	80086d0 <memset+0x4>

080086dc <__cvt>:
 80086dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086e0:	ec55 4b10 	vmov	r4, r5, d0
 80086e4:	2d00      	cmp	r5, #0
 80086e6:	460e      	mov	r6, r1
 80086e8:	4619      	mov	r1, r3
 80086ea:	462b      	mov	r3, r5
 80086ec:	bfbb      	ittet	lt
 80086ee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80086f2:	461d      	movlt	r5, r3
 80086f4:	2300      	movge	r3, #0
 80086f6:	232d      	movlt	r3, #45	; 0x2d
 80086f8:	700b      	strb	r3, [r1, #0]
 80086fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086fc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008700:	4691      	mov	r9, r2
 8008702:	f023 0820 	bic.w	r8, r3, #32
 8008706:	bfbc      	itt	lt
 8008708:	4622      	movlt	r2, r4
 800870a:	4614      	movlt	r4, r2
 800870c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008710:	d005      	beq.n	800871e <__cvt+0x42>
 8008712:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008716:	d100      	bne.n	800871a <__cvt+0x3e>
 8008718:	3601      	adds	r6, #1
 800871a:	2102      	movs	r1, #2
 800871c:	e000      	b.n	8008720 <__cvt+0x44>
 800871e:	2103      	movs	r1, #3
 8008720:	ab03      	add	r3, sp, #12
 8008722:	9301      	str	r3, [sp, #4]
 8008724:	ab02      	add	r3, sp, #8
 8008726:	9300      	str	r3, [sp, #0]
 8008728:	ec45 4b10 	vmov	d0, r4, r5
 800872c:	4653      	mov	r3, sl
 800872e:	4632      	mov	r2, r6
 8008730:	f000 fd76 	bl	8009220 <_dtoa_r>
 8008734:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008738:	4607      	mov	r7, r0
 800873a:	d102      	bne.n	8008742 <__cvt+0x66>
 800873c:	f019 0f01 	tst.w	r9, #1
 8008740:	d022      	beq.n	8008788 <__cvt+0xac>
 8008742:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008746:	eb07 0906 	add.w	r9, r7, r6
 800874a:	d110      	bne.n	800876e <__cvt+0x92>
 800874c:	783b      	ldrb	r3, [r7, #0]
 800874e:	2b30      	cmp	r3, #48	; 0x30
 8008750:	d10a      	bne.n	8008768 <__cvt+0x8c>
 8008752:	2200      	movs	r2, #0
 8008754:	2300      	movs	r3, #0
 8008756:	4620      	mov	r0, r4
 8008758:	4629      	mov	r1, r5
 800875a:	f7f8 f9b5 	bl	8000ac8 <__aeabi_dcmpeq>
 800875e:	b918      	cbnz	r0, 8008768 <__cvt+0x8c>
 8008760:	f1c6 0601 	rsb	r6, r6, #1
 8008764:	f8ca 6000 	str.w	r6, [sl]
 8008768:	f8da 3000 	ldr.w	r3, [sl]
 800876c:	4499      	add	r9, r3
 800876e:	2200      	movs	r2, #0
 8008770:	2300      	movs	r3, #0
 8008772:	4620      	mov	r0, r4
 8008774:	4629      	mov	r1, r5
 8008776:	f7f8 f9a7 	bl	8000ac8 <__aeabi_dcmpeq>
 800877a:	b108      	cbz	r0, 8008780 <__cvt+0xa4>
 800877c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008780:	2230      	movs	r2, #48	; 0x30
 8008782:	9b03      	ldr	r3, [sp, #12]
 8008784:	454b      	cmp	r3, r9
 8008786:	d307      	bcc.n	8008798 <__cvt+0xbc>
 8008788:	9b03      	ldr	r3, [sp, #12]
 800878a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800878c:	1bdb      	subs	r3, r3, r7
 800878e:	4638      	mov	r0, r7
 8008790:	6013      	str	r3, [r2, #0]
 8008792:	b004      	add	sp, #16
 8008794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008798:	1c59      	adds	r1, r3, #1
 800879a:	9103      	str	r1, [sp, #12]
 800879c:	701a      	strb	r2, [r3, #0]
 800879e:	e7f0      	b.n	8008782 <__cvt+0xa6>

080087a0 <__exponent>:
 80087a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087a2:	4603      	mov	r3, r0
 80087a4:	2900      	cmp	r1, #0
 80087a6:	bfb8      	it	lt
 80087a8:	4249      	neglt	r1, r1
 80087aa:	f803 2b02 	strb.w	r2, [r3], #2
 80087ae:	bfb4      	ite	lt
 80087b0:	222d      	movlt	r2, #45	; 0x2d
 80087b2:	222b      	movge	r2, #43	; 0x2b
 80087b4:	2909      	cmp	r1, #9
 80087b6:	7042      	strb	r2, [r0, #1]
 80087b8:	dd2a      	ble.n	8008810 <__exponent+0x70>
 80087ba:	f10d 0407 	add.w	r4, sp, #7
 80087be:	46a4      	mov	ip, r4
 80087c0:	270a      	movs	r7, #10
 80087c2:	46a6      	mov	lr, r4
 80087c4:	460a      	mov	r2, r1
 80087c6:	fb91 f6f7 	sdiv	r6, r1, r7
 80087ca:	fb07 1516 	mls	r5, r7, r6, r1
 80087ce:	3530      	adds	r5, #48	; 0x30
 80087d0:	2a63      	cmp	r2, #99	; 0x63
 80087d2:	f104 34ff 	add.w	r4, r4, #4294967295
 80087d6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80087da:	4631      	mov	r1, r6
 80087dc:	dcf1      	bgt.n	80087c2 <__exponent+0x22>
 80087de:	3130      	adds	r1, #48	; 0x30
 80087e0:	f1ae 0502 	sub.w	r5, lr, #2
 80087e4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80087e8:	1c44      	adds	r4, r0, #1
 80087ea:	4629      	mov	r1, r5
 80087ec:	4561      	cmp	r1, ip
 80087ee:	d30a      	bcc.n	8008806 <__exponent+0x66>
 80087f0:	f10d 0209 	add.w	r2, sp, #9
 80087f4:	eba2 020e 	sub.w	r2, r2, lr
 80087f8:	4565      	cmp	r5, ip
 80087fa:	bf88      	it	hi
 80087fc:	2200      	movhi	r2, #0
 80087fe:	4413      	add	r3, r2
 8008800:	1a18      	subs	r0, r3, r0
 8008802:	b003      	add	sp, #12
 8008804:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008806:	f811 2b01 	ldrb.w	r2, [r1], #1
 800880a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800880e:	e7ed      	b.n	80087ec <__exponent+0x4c>
 8008810:	2330      	movs	r3, #48	; 0x30
 8008812:	3130      	adds	r1, #48	; 0x30
 8008814:	7083      	strb	r3, [r0, #2]
 8008816:	70c1      	strb	r1, [r0, #3]
 8008818:	1d03      	adds	r3, r0, #4
 800881a:	e7f1      	b.n	8008800 <__exponent+0x60>

0800881c <_printf_float>:
 800881c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008820:	ed2d 8b02 	vpush	{d8}
 8008824:	b08d      	sub	sp, #52	; 0x34
 8008826:	460c      	mov	r4, r1
 8008828:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800882c:	4616      	mov	r6, r2
 800882e:	461f      	mov	r7, r3
 8008830:	4605      	mov	r5, r0
 8008832:	f001 fae3 	bl	8009dfc <_localeconv_r>
 8008836:	f8d0 a000 	ldr.w	sl, [r0]
 800883a:	4650      	mov	r0, sl
 800883c:	f7f7 fcc8 	bl	80001d0 <strlen>
 8008840:	2300      	movs	r3, #0
 8008842:	930a      	str	r3, [sp, #40]	; 0x28
 8008844:	6823      	ldr	r3, [r4, #0]
 8008846:	9305      	str	r3, [sp, #20]
 8008848:	f8d8 3000 	ldr.w	r3, [r8]
 800884c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008850:	3307      	adds	r3, #7
 8008852:	f023 0307 	bic.w	r3, r3, #7
 8008856:	f103 0208 	add.w	r2, r3, #8
 800885a:	f8c8 2000 	str.w	r2, [r8]
 800885e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008862:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008866:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800886a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800886e:	9307      	str	r3, [sp, #28]
 8008870:	f8cd 8018 	str.w	r8, [sp, #24]
 8008874:	ee08 0a10 	vmov	s16, r0
 8008878:	4b9f      	ldr	r3, [pc, #636]	; (8008af8 <_printf_float+0x2dc>)
 800887a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800887e:	f04f 32ff 	mov.w	r2, #4294967295
 8008882:	f7f8 f953 	bl	8000b2c <__aeabi_dcmpun>
 8008886:	bb88      	cbnz	r0, 80088ec <_printf_float+0xd0>
 8008888:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800888c:	4b9a      	ldr	r3, [pc, #616]	; (8008af8 <_printf_float+0x2dc>)
 800888e:	f04f 32ff 	mov.w	r2, #4294967295
 8008892:	f7f8 f92d 	bl	8000af0 <__aeabi_dcmple>
 8008896:	bb48      	cbnz	r0, 80088ec <_printf_float+0xd0>
 8008898:	2200      	movs	r2, #0
 800889a:	2300      	movs	r3, #0
 800889c:	4640      	mov	r0, r8
 800889e:	4649      	mov	r1, r9
 80088a0:	f7f8 f91c 	bl	8000adc <__aeabi_dcmplt>
 80088a4:	b110      	cbz	r0, 80088ac <_printf_float+0x90>
 80088a6:	232d      	movs	r3, #45	; 0x2d
 80088a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088ac:	4b93      	ldr	r3, [pc, #588]	; (8008afc <_printf_float+0x2e0>)
 80088ae:	4894      	ldr	r0, [pc, #592]	; (8008b00 <_printf_float+0x2e4>)
 80088b0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80088b4:	bf94      	ite	ls
 80088b6:	4698      	movls	r8, r3
 80088b8:	4680      	movhi	r8, r0
 80088ba:	2303      	movs	r3, #3
 80088bc:	6123      	str	r3, [r4, #16]
 80088be:	9b05      	ldr	r3, [sp, #20]
 80088c0:	f023 0204 	bic.w	r2, r3, #4
 80088c4:	6022      	str	r2, [r4, #0]
 80088c6:	f04f 0900 	mov.w	r9, #0
 80088ca:	9700      	str	r7, [sp, #0]
 80088cc:	4633      	mov	r3, r6
 80088ce:	aa0b      	add	r2, sp, #44	; 0x2c
 80088d0:	4621      	mov	r1, r4
 80088d2:	4628      	mov	r0, r5
 80088d4:	f000 f9d8 	bl	8008c88 <_printf_common>
 80088d8:	3001      	adds	r0, #1
 80088da:	f040 8090 	bne.w	80089fe <_printf_float+0x1e2>
 80088de:	f04f 30ff 	mov.w	r0, #4294967295
 80088e2:	b00d      	add	sp, #52	; 0x34
 80088e4:	ecbd 8b02 	vpop	{d8}
 80088e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088ec:	4642      	mov	r2, r8
 80088ee:	464b      	mov	r3, r9
 80088f0:	4640      	mov	r0, r8
 80088f2:	4649      	mov	r1, r9
 80088f4:	f7f8 f91a 	bl	8000b2c <__aeabi_dcmpun>
 80088f8:	b140      	cbz	r0, 800890c <_printf_float+0xf0>
 80088fa:	464b      	mov	r3, r9
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	bfbc      	itt	lt
 8008900:	232d      	movlt	r3, #45	; 0x2d
 8008902:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008906:	487f      	ldr	r0, [pc, #508]	; (8008b04 <_printf_float+0x2e8>)
 8008908:	4b7f      	ldr	r3, [pc, #508]	; (8008b08 <_printf_float+0x2ec>)
 800890a:	e7d1      	b.n	80088b0 <_printf_float+0x94>
 800890c:	6863      	ldr	r3, [r4, #4]
 800890e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008912:	9206      	str	r2, [sp, #24]
 8008914:	1c5a      	adds	r2, r3, #1
 8008916:	d13f      	bne.n	8008998 <_printf_float+0x17c>
 8008918:	2306      	movs	r3, #6
 800891a:	6063      	str	r3, [r4, #4]
 800891c:	9b05      	ldr	r3, [sp, #20]
 800891e:	6861      	ldr	r1, [r4, #4]
 8008920:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008924:	2300      	movs	r3, #0
 8008926:	9303      	str	r3, [sp, #12]
 8008928:	ab0a      	add	r3, sp, #40	; 0x28
 800892a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800892e:	ab09      	add	r3, sp, #36	; 0x24
 8008930:	ec49 8b10 	vmov	d0, r8, r9
 8008934:	9300      	str	r3, [sp, #0]
 8008936:	6022      	str	r2, [r4, #0]
 8008938:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800893c:	4628      	mov	r0, r5
 800893e:	f7ff fecd 	bl	80086dc <__cvt>
 8008942:	9b06      	ldr	r3, [sp, #24]
 8008944:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008946:	2b47      	cmp	r3, #71	; 0x47
 8008948:	4680      	mov	r8, r0
 800894a:	d108      	bne.n	800895e <_printf_float+0x142>
 800894c:	1cc8      	adds	r0, r1, #3
 800894e:	db02      	blt.n	8008956 <_printf_float+0x13a>
 8008950:	6863      	ldr	r3, [r4, #4]
 8008952:	4299      	cmp	r1, r3
 8008954:	dd41      	ble.n	80089da <_printf_float+0x1be>
 8008956:	f1ab 0b02 	sub.w	fp, fp, #2
 800895a:	fa5f fb8b 	uxtb.w	fp, fp
 800895e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008962:	d820      	bhi.n	80089a6 <_printf_float+0x18a>
 8008964:	3901      	subs	r1, #1
 8008966:	465a      	mov	r2, fp
 8008968:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800896c:	9109      	str	r1, [sp, #36]	; 0x24
 800896e:	f7ff ff17 	bl	80087a0 <__exponent>
 8008972:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008974:	1813      	adds	r3, r2, r0
 8008976:	2a01      	cmp	r2, #1
 8008978:	4681      	mov	r9, r0
 800897a:	6123      	str	r3, [r4, #16]
 800897c:	dc02      	bgt.n	8008984 <_printf_float+0x168>
 800897e:	6822      	ldr	r2, [r4, #0]
 8008980:	07d2      	lsls	r2, r2, #31
 8008982:	d501      	bpl.n	8008988 <_printf_float+0x16c>
 8008984:	3301      	adds	r3, #1
 8008986:	6123      	str	r3, [r4, #16]
 8008988:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800898c:	2b00      	cmp	r3, #0
 800898e:	d09c      	beq.n	80088ca <_printf_float+0xae>
 8008990:	232d      	movs	r3, #45	; 0x2d
 8008992:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008996:	e798      	b.n	80088ca <_printf_float+0xae>
 8008998:	9a06      	ldr	r2, [sp, #24]
 800899a:	2a47      	cmp	r2, #71	; 0x47
 800899c:	d1be      	bne.n	800891c <_printf_float+0x100>
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d1bc      	bne.n	800891c <_printf_float+0x100>
 80089a2:	2301      	movs	r3, #1
 80089a4:	e7b9      	b.n	800891a <_printf_float+0xfe>
 80089a6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80089aa:	d118      	bne.n	80089de <_printf_float+0x1c2>
 80089ac:	2900      	cmp	r1, #0
 80089ae:	6863      	ldr	r3, [r4, #4]
 80089b0:	dd0b      	ble.n	80089ca <_printf_float+0x1ae>
 80089b2:	6121      	str	r1, [r4, #16]
 80089b4:	b913      	cbnz	r3, 80089bc <_printf_float+0x1a0>
 80089b6:	6822      	ldr	r2, [r4, #0]
 80089b8:	07d0      	lsls	r0, r2, #31
 80089ba:	d502      	bpl.n	80089c2 <_printf_float+0x1a6>
 80089bc:	3301      	adds	r3, #1
 80089be:	440b      	add	r3, r1
 80089c0:	6123      	str	r3, [r4, #16]
 80089c2:	65a1      	str	r1, [r4, #88]	; 0x58
 80089c4:	f04f 0900 	mov.w	r9, #0
 80089c8:	e7de      	b.n	8008988 <_printf_float+0x16c>
 80089ca:	b913      	cbnz	r3, 80089d2 <_printf_float+0x1b6>
 80089cc:	6822      	ldr	r2, [r4, #0]
 80089ce:	07d2      	lsls	r2, r2, #31
 80089d0:	d501      	bpl.n	80089d6 <_printf_float+0x1ba>
 80089d2:	3302      	adds	r3, #2
 80089d4:	e7f4      	b.n	80089c0 <_printf_float+0x1a4>
 80089d6:	2301      	movs	r3, #1
 80089d8:	e7f2      	b.n	80089c0 <_printf_float+0x1a4>
 80089da:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80089de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089e0:	4299      	cmp	r1, r3
 80089e2:	db05      	blt.n	80089f0 <_printf_float+0x1d4>
 80089e4:	6823      	ldr	r3, [r4, #0]
 80089e6:	6121      	str	r1, [r4, #16]
 80089e8:	07d8      	lsls	r0, r3, #31
 80089ea:	d5ea      	bpl.n	80089c2 <_printf_float+0x1a6>
 80089ec:	1c4b      	adds	r3, r1, #1
 80089ee:	e7e7      	b.n	80089c0 <_printf_float+0x1a4>
 80089f0:	2900      	cmp	r1, #0
 80089f2:	bfd4      	ite	le
 80089f4:	f1c1 0202 	rsble	r2, r1, #2
 80089f8:	2201      	movgt	r2, #1
 80089fa:	4413      	add	r3, r2
 80089fc:	e7e0      	b.n	80089c0 <_printf_float+0x1a4>
 80089fe:	6823      	ldr	r3, [r4, #0]
 8008a00:	055a      	lsls	r2, r3, #21
 8008a02:	d407      	bmi.n	8008a14 <_printf_float+0x1f8>
 8008a04:	6923      	ldr	r3, [r4, #16]
 8008a06:	4642      	mov	r2, r8
 8008a08:	4631      	mov	r1, r6
 8008a0a:	4628      	mov	r0, r5
 8008a0c:	47b8      	blx	r7
 8008a0e:	3001      	adds	r0, #1
 8008a10:	d12c      	bne.n	8008a6c <_printf_float+0x250>
 8008a12:	e764      	b.n	80088de <_printf_float+0xc2>
 8008a14:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008a18:	f240 80e0 	bls.w	8008bdc <_printf_float+0x3c0>
 8008a1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008a20:	2200      	movs	r2, #0
 8008a22:	2300      	movs	r3, #0
 8008a24:	f7f8 f850 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a28:	2800      	cmp	r0, #0
 8008a2a:	d034      	beq.n	8008a96 <_printf_float+0x27a>
 8008a2c:	4a37      	ldr	r2, [pc, #220]	; (8008b0c <_printf_float+0x2f0>)
 8008a2e:	2301      	movs	r3, #1
 8008a30:	4631      	mov	r1, r6
 8008a32:	4628      	mov	r0, r5
 8008a34:	47b8      	blx	r7
 8008a36:	3001      	adds	r0, #1
 8008a38:	f43f af51 	beq.w	80088de <_printf_float+0xc2>
 8008a3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a40:	429a      	cmp	r2, r3
 8008a42:	db02      	blt.n	8008a4a <_printf_float+0x22e>
 8008a44:	6823      	ldr	r3, [r4, #0]
 8008a46:	07d8      	lsls	r0, r3, #31
 8008a48:	d510      	bpl.n	8008a6c <_printf_float+0x250>
 8008a4a:	ee18 3a10 	vmov	r3, s16
 8008a4e:	4652      	mov	r2, sl
 8008a50:	4631      	mov	r1, r6
 8008a52:	4628      	mov	r0, r5
 8008a54:	47b8      	blx	r7
 8008a56:	3001      	adds	r0, #1
 8008a58:	f43f af41 	beq.w	80088de <_printf_float+0xc2>
 8008a5c:	f04f 0800 	mov.w	r8, #0
 8008a60:	f104 091a 	add.w	r9, r4, #26
 8008a64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a66:	3b01      	subs	r3, #1
 8008a68:	4543      	cmp	r3, r8
 8008a6a:	dc09      	bgt.n	8008a80 <_printf_float+0x264>
 8008a6c:	6823      	ldr	r3, [r4, #0]
 8008a6e:	079b      	lsls	r3, r3, #30
 8008a70:	f100 8105 	bmi.w	8008c7e <_printf_float+0x462>
 8008a74:	68e0      	ldr	r0, [r4, #12]
 8008a76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a78:	4298      	cmp	r0, r3
 8008a7a:	bfb8      	it	lt
 8008a7c:	4618      	movlt	r0, r3
 8008a7e:	e730      	b.n	80088e2 <_printf_float+0xc6>
 8008a80:	2301      	movs	r3, #1
 8008a82:	464a      	mov	r2, r9
 8008a84:	4631      	mov	r1, r6
 8008a86:	4628      	mov	r0, r5
 8008a88:	47b8      	blx	r7
 8008a8a:	3001      	adds	r0, #1
 8008a8c:	f43f af27 	beq.w	80088de <_printf_float+0xc2>
 8008a90:	f108 0801 	add.w	r8, r8, #1
 8008a94:	e7e6      	b.n	8008a64 <_printf_float+0x248>
 8008a96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	dc39      	bgt.n	8008b10 <_printf_float+0x2f4>
 8008a9c:	4a1b      	ldr	r2, [pc, #108]	; (8008b0c <_printf_float+0x2f0>)
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	4631      	mov	r1, r6
 8008aa2:	4628      	mov	r0, r5
 8008aa4:	47b8      	blx	r7
 8008aa6:	3001      	adds	r0, #1
 8008aa8:	f43f af19 	beq.w	80088de <_printf_float+0xc2>
 8008aac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008ab0:	4313      	orrs	r3, r2
 8008ab2:	d102      	bne.n	8008aba <_printf_float+0x29e>
 8008ab4:	6823      	ldr	r3, [r4, #0]
 8008ab6:	07d9      	lsls	r1, r3, #31
 8008ab8:	d5d8      	bpl.n	8008a6c <_printf_float+0x250>
 8008aba:	ee18 3a10 	vmov	r3, s16
 8008abe:	4652      	mov	r2, sl
 8008ac0:	4631      	mov	r1, r6
 8008ac2:	4628      	mov	r0, r5
 8008ac4:	47b8      	blx	r7
 8008ac6:	3001      	adds	r0, #1
 8008ac8:	f43f af09 	beq.w	80088de <_printf_float+0xc2>
 8008acc:	f04f 0900 	mov.w	r9, #0
 8008ad0:	f104 0a1a 	add.w	sl, r4, #26
 8008ad4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ad6:	425b      	negs	r3, r3
 8008ad8:	454b      	cmp	r3, r9
 8008ada:	dc01      	bgt.n	8008ae0 <_printf_float+0x2c4>
 8008adc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ade:	e792      	b.n	8008a06 <_printf_float+0x1ea>
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	4652      	mov	r2, sl
 8008ae4:	4631      	mov	r1, r6
 8008ae6:	4628      	mov	r0, r5
 8008ae8:	47b8      	blx	r7
 8008aea:	3001      	adds	r0, #1
 8008aec:	f43f aef7 	beq.w	80088de <_printf_float+0xc2>
 8008af0:	f109 0901 	add.w	r9, r9, #1
 8008af4:	e7ee      	b.n	8008ad4 <_printf_float+0x2b8>
 8008af6:	bf00      	nop
 8008af8:	7fefffff 	.word	0x7fefffff
 8008afc:	0800b66c 	.word	0x0800b66c
 8008b00:	0800b670 	.word	0x0800b670
 8008b04:	0800b678 	.word	0x0800b678
 8008b08:	0800b674 	.word	0x0800b674
 8008b0c:	0800b67c 	.word	0x0800b67c
 8008b10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008b14:	429a      	cmp	r2, r3
 8008b16:	bfa8      	it	ge
 8008b18:	461a      	movge	r2, r3
 8008b1a:	2a00      	cmp	r2, #0
 8008b1c:	4691      	mov	r9, r2
 8008b1e:	dc37      	bgt.n	8008b90 <_printf_float+0x374>
 8008b20:	f04f 0b00 	mov.w	fp, #0
 8008b24:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008b28:	f104 021a 	add.w	r2, r4, #26
 8008b2c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008b2e:	9305      	str	r3, [sp, #20]
 8008b30:	eba3 0309 	sub.w	r3, r3, r9
 8008b34:	455b      	cmp	r3, fp
 8008b36:	dc33      	bgt.n	8008ba0 <_printf_float+0x384>
 8008b38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008b3c:	429a      	cmp	r2, r3
 8008b3e:	db3b      	blt.n	8008bb8 <_printf_float+0x39c>
 8008b40:	6823      	ldr	r3, [r4, #0]
 8008b42:	07da      	lsls	r2, r3, #31
 8008b44:	d438      	bmi.n	8008bb8 <_printf_float+0x39c>
 8008b46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b48:	9a05      	ldr	r2, [sp, #20]
 8008b4a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b4c:	1a9a      	subs	r2, r3, r2
 8008b4e:	eba3 0901 	sub.w	r9, r3, r1
 8008b52:	4591      	cmp	r9, r2
 8008b54:	bfa8      	it	ge
 8008b56:	4691      	movge	r9, r2
 8008b58:	f1b9 0f00 	cmp.w	r9, #0
 8008b5c:	dc35      	bgt.n	8008bca <_printf_float+0x3ae>
 8008b5e:	f04f 0800 	mov.w	r8, #0
 8008b62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008b66:	f104 0a1a 	add.w	sl, r4, #26
 8008b6a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008b6e:	1a9b      	subs	r3, r3, r2
 8008b70:	eba3 0309 	sub.w	r3, r3, r9
 8008b74:	4543      	cmp	r3, r8
 8008b76:	f77f af79 	ble.w	8008a6c <_printf_float+0x250>
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	4652      	mov	r2, sl
 8008b7e:	4631      	mov	r1, r6
 8008b80:	4628      	mov	r0, r5
 8008b82:	47b8      	blx	r7
 8008b84:	3001      	adds	r0, #1
 8008b86:	f43f aeaa 	beq.w	80088de <_printf_float+0xc2>
 8008b8a:	f108 0801 	add.w	r8, r8, #1
 8008b8e:	e7ec      	b.n	8008b6a <_printf_float+0x34e>
 8008b90:	4613      	mov	r3, r2
 8008b92:	4631      	mov	r1, r6
 8008b94:	4642      	mov	r2, r8
 8008b96:	4628      	mov	r0, r5
 8008b98:	47b8      	blx	r7
 8008b9a:	3001      	adds	r0, #1
 8008b9c:	d1c0      	bne.n	8008b20 <_printf_float+0x304>
 8008b9e:	e69e      	b.n	80088de <_printf_float+0xc2>
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	4631      	mov	r1, r6
 8008ba4:	4628      	mov	r0, r5
 8008ba6:	9205      	str	r2, [sp, #20]
 8008ba8:	47b8      	blx	r7
 8008baa:	3001      	adds	r0, #1
 8008bac:	f43f ae97 	beq.w	80088de <_printf_float+0xc2>
 8008bb0:	9a05      	ldr	r2, [sp, #20]
 8008bb2:	f10b 0b01 	add.w	fp, fp, #1
 8008bb6:	e7b9      	b.n	8008b2c <_printf_float+0x310>
 8008bb8:	ee18 3a10 	vmov	r3, s16
 8008bbc:	4652      	mov	r2, sl
 8008bbe:	4631      	mov	r1, r6
 8008bc0:	4628      	mov	r0, r5
 8008bc2:	47b8      	blx	r7
 8008bc4:	3001      	adds	r0, #1
 8008bc6:	d1be      	bne.n	8008b46 <_printf_float+0x32a>
 8008bc8:	e689      	b.n	80088de <_printf_float+0xc2>
 8008bca:	9a05      	ldr	r2, [sp, #20]
 8008bcc:	464b      	mov	r3, r9
 8008bce:	4442      	add	r2, r8
 8008bd0:	4631      	mov	r1, r6
 8008bd2:	4628      	mov	r0, r5
 8008bd4:	47b8      	blx	r7
 8008bd6:	3001      	adds	r0, #1
 8008bd8:	d1c1      	bne.n	8008b5e <_printf_float+0x342>
 8008bda:	e680      	b.n	80088de <_printf_float+0xc2>
 8008bdc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008bde:	2a01      	cmp	r2, #1
 8008be0:	dc01      	bgt.n	8008be6 <_printf_float+0x3ca>
 8008be2:	07db      	lsls	r3, r3, #31
 8008be4:	d538      	bpl.n	8008c58 <_printf_float+0x43c>
 8008be6:	2301      	movs	r3, #1
 8008be8:	4642      	mov	r2, r8
 8008bea:	4631      	mov	r1, r6
 8008bec:	4628      	mov	r0, r5
 8008bee:	47b8      	blx	r7
 8008bf0:	3001      	adds	r0, #1
 8008bf2:	f43f ae74 	beq.w	80088de <_printf_float+0xc2>
 8008bf6:	ee18 3a10 	vmov	r3, s16
 8008bfa:	4652      	mov	r2, sl
 8008bfc:	4631      	mov	r1, r6
 8008bfe:	4628      	mov	r0, r5
 8008c00:	47b8      	blx	r7
 8008c02:	3001      	adds	r0, #1
 8008c04:	f43f ae6b 	beq.w	80088de <_printf_float+0xc2>
 8008c08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	2300      	movs	r3, #0
 8008c10:	f7f7 ff5a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c14:	b9d8      	cbnz	r0, 8008c4e <_printf_float+0x432>
 8008c16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c18:	f108 0201 	add.w	r2, r8, #1
 8008c1c:	3b01      	subs	r3, #1
 8008c1e:	4631      	mov	r1, r6
 8008c20:	4628      	mov	r0, r5
 8008c22:	47b8      	blx	r7
 8008c24:	3001      	adds	r0, #1
 8008c26:	d10e      	bne.n	8008c46 <_printf_float+0x42a>
 8008c28:	e659      	b.n	80088de <_printf_float+0xc2>
 8008c2a:	2301      	movs	r3, #1
 8008c2c:	4652      	mov	r2, sl
 8008c2e:	4631      	mov	r1, r6
 8008c30:	4628      	mov	r0, r5
 8008c32:	47b8      	blx	r7
 8008c34:	3001      	adds	r0, #1
 8008c36:	f43f ae52 	beq.w	80088de <_printf_float+0xc2>
 8008c3a:	f108 0801 	add.w	r8, r8, #1
 8008c3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c40:	3b01      	subs	r3, #1
 8008c42:	4543      	cmp	r3, r8
 8008c44:	dcf1      	bgt.n	8008c2a <_printf_float+0x40e>
 8008c46:	464b      	mov	r3, r9
 8008c48:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008c4c:	e6dc      	b.n	8008a08 <_printf_float+0x1ec>
 8008c4e:	f04f 0800 	mov.w	r8, #0
 8008c52:	f104 0a1a 	add.w	sl, r4, #26
 8008c56:	e7f2      	b.n	8008c3e <_printf_float+0x422>
 8008c58:	2301      	movs	r3, #1
 8008c5a:	4642      	mov	r2, r8
 8008c5c:	e7df      	b.n	8008c1e <_printf_float+0x402>
 8008c5e:	2301      	movs	r3, #1
 8008c60:	464a      	mov	r2, r9
 8008c62:	4631      	mov	r1, r6
 8008c64:	4628      	mov	r0, r5
 8008c66:	47b8      	blx	r7
 8008c68:	3001      	adds	r0, #1
 8008c6a:	f43f ae38 	beq.w	80088de <_printf_float+0xc2>
 8008c6e:	f108 0801 	add.w	r8, r8, #1
 8008c72:	68e3      	ldr	r3, [r4, #12]
 8008c74:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008c76:	1a5b      	subs	r3, r3, r1
 8008c78:	4543      	cmp	r3, r8
 8008c7a:	dcf0      	bgt.n	8008c5e <_printf_float+0x442>
 8008c7c:	e6fa      	b.n	8008a74 <_printf_float+0x258>
 8008c7e:	f04f 0800 	mov.w	r8, #0
 8008c82:	f104 0919 	add.w	r9, r4, #25
 8008c86:	e7f4      	b.n	8008c72 <_printf_float+0x456>

08008c88 <_printf_common>:
 8008c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c8c:	4616      	mov	r6, r2
 8008c8e:	4699      	mov	r9, r3
 8008c90:	688a      	ldr	r2, [r1, #8]
 8008c92:	690b      	ldr	r3, [r1, #16]
 8008c94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	bfb8      	it	lt
 8008c9c:	4613      	movlt	r3, r2
 8008c9e:	6033      	str	r3, [r6, #0]
 8008ca0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008ca4:	4607      	mov	r7, r0
 8008ca6:	460c      	mov	r4, r1
 8008ca8:	b10a      	cbz	r2, 8008cae <_printf_common+0x26>
 8008caa:	3301      	adds	r3, #1
 8008cac:	6033      	str	r3, [r6, #0]
 8008cae:	6823      	ldr	r3, [r4, #0]
 8008cb0:	0699      	lsls	r1, r3, #26
 8008cb2:	bf42      	ittt	mi
 8008cb4:	6833      	ldrmi	r3, [r6, #0]
 8008cb6:	3302      	addmi	r3, #2
 8008cb8:	6033      	strmi	r3, [r6, #0]
 8008cba:	6825      	ldr	r5, [r4, #0]
 8008cbc:	f015 0506 	ands.w	r5, r5, #6
 8008cc0:	d106      	bne.n	8008cd0 <_printf_common+0x48>
 8008cc2:	f104 0a19 	add.w	sl, r4, #25
 8008cc6:	68e3      	ldr	r3, [r4, #12]
 8008cc8:	6832      	ldr	r2, [r6, #0]
 8008cca:	1a9b      	subs	r3, r3, r2
 8008ccc:	42ab      	cmp	r3, r5
 8008cce:	dc26      	bgt.n	8008d1e <_printf_common+0x96>
 8008cd0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008cd4:	1e13      	subs	r3, r2, #0
 8008cd6:	6822      	ldr	r2, [r4, #0]
 8008cd8:	bf18      	it	ne
 8008cda:	2301      	movne	r3, #1
 8008cdc:	0692      	lsls	r2, r2, #26
 8008cde:	d42b      	bmi.n	8008d38 <_printf_common+0xb0>
 8008ce0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008ce4:	4649      	mov	r1, r9
 8008ce6:	4638      	mov	r0, r7
 8008ce8:	47c0      	blx	r8
 8008cea:	3001      	adds	r0, #1
 8008cec:	d01e      	beq.n	8008d2c <_printf_common+0xa4>
 8008cee:	6823      	ldr	r3, [r4, #0]
 8008cf0:	68e5      	ldr	r5, [r4, #12]
 8008cf2:	6832      	ldr	r2, [r6, #0]
 8008cf4:	f003 0306 	and.w	r3, r3, #6
 8008cf8:	2b04      	cmp	r3, #4
 8008cfa:	bf08      	it	eq
 8008cfc:	1aad      	subeq	r5, r5, r2
 8008cfe:	68a3      	ldr	r3, [r4, #8]
 8008d00:	6922      	ldr	r2, [r4, #16]
 8008d02:	bf0c      	ite	eq
 8008d04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d08:	2500      	movne	r5, #0
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	bfc4      	itt	gt
 8008d0e:	1a9b      	subgt	r3, r3, r2
 8008d10:	18ed      	addgt	r5, r5, r3
 8008d12:	2600      	movs	r6, #0
 8008d14:	341a      	adds	r4, #26
 8008d16:	42b5      	cmp	r5, r6
 8008d18:	d11a      	bne.n	8008d50 <_printf_common+0xc8>
 8008d1a:	2000      	movs	r0, #0
 8008d1c:	e008      	b.n	8008d30 <_printf_common+0xa8>
 8008d1e:	2301      	movs	r3, #1
 8008d20:	4652      	mov	r2, sl
 8008d22:	4649      	mov	r1, r9
 8008d24:	4638      	mov	r0, r7
 8008d26:	47c0      	blx	r8
 8008d28:	3001      	adds	r0, #1
 8008d2a:	d103      	bne.n	8008d34 <_printf_common+0xac>
 8008d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d34:	3501      	adds	r5, #1
 8008d36:	e7c6      	b.n	8008cc6 <_printf_common+0x3e>
 8008d38:	18e1      	adds	r1, r4, r3
 8008d3a:	1c5a      	adds	r2, r3, #1
 8008d3c:	2030      	movs	r0, #48	; 0x30
 8008d3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008d42:	4422      	add	r2, r4
 8008d44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008d48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008d4c:	3302      	adds	r3, #2
 8008d4e:	e7c7      	b.n	8008ce0 <_printf_common+0x58>
 8008d50:	2301      	movs	r3, #1
 8008d52:	4622      	mov	r2, r4
 8008d54:	4649      	mov	r1, r9
 8008d56:	4638      	mov	r0, r7
 8008d58:	47c0      	blx	r8
 8008d5a:	3001      	adds	r0, #1
 8008d5c:	d0e6      	beq.n	8008d2c <_printf_common+0xa4>
 8008d5e:	3601      	adds	r6, #1
 8008d60:	e7d9      	b.n	8008d16 <_printf_common+0x8e>
	...

08008d64 <_printf_i>:
 8008d64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008d68:	7e0f      	ldrb	r7, [r1, #24]
 8008d6a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008d6c:	2f78      	cmp	r7, #120	; 0x78
 8008d6e:	4691      	mov	r9, r2
 8008d70:	4680      	mov	r8, r0
 8008d72:	460c      	mov	r4, r1
 8008d74:	469a      	mov	sl, r3
 8008d76:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008d7a:	d807      	bhi.n	8008d8c <_printf_i+0x28>
 8008d7c:	2f62      	cmp	r7, #98	; 0x62
 8008d7e:	d80a      	bhi.n	8008d96 <_printf_i+0x32>
 8008d80:	2f00      	cmp	r7, #0
 8008d82:	f000 80d8 	beq.w	8008f36 <_printf_i+0x1d2>
 8008d86:	2f58      	cmp	r7, #88	; 0x58
 8008d88:	f000 80a3 	beq.w	8008ed2 <_printf_i+0x16e>
 8008d8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008d90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008d94:	e03a      	b.n	8008e0c <_printf_i+0xa8>
 8008d96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008d9a:	2b15      	cmp	r3, #21
 8008d9c:	d8f6      	bhi.n	8008d8c <_printf_i+0x28>
 8008d9e:	a101      	add	r1, pc, #4	; (adr r1, 8008da4 <_printf_i+0x40>)
 8008da0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008da4:	08008dfd 	.word	0x08008dfd
 8008da8:	08008e11 	.word	0x08008e11
 8008dac:	08008d8d 	.word	0x08008d8d
 8008db0:	08008d8d 	.word	0x08008d8d
 8008db4:	08008d8d 	.word	0x08008d8d
 8008db8:	08008d8d 	.word	0x08008d8d
 8008dbc:	08008e11 	.word	0x08008e11
 8008dc0:	08008d8d 	.word	0x08008d8d
 8008dc4:	08008d8d 	.word	0x08008d8d
 8008dc8:	08008d8d 	.word	0x08008d8d
 8008dcc:	08008d8d 	.word	0x08008d8d
 8008dd0:	08008f1d 	.word	0x08008f1d
 8008dd4:	08008e41 	.word	0x08008e41
 8008dd8:	08008eff 	.word	0x08008eff
 8008ddc:	08008d8d 	.word	0x08008d8d
 8008de0:	08008d8d 	.word	0x08008d8d
 8008de4:	08008f3f 	.word	0x08008f3f
 8008de8:	08008d8d 	.word	0x08008d8d
 8008dec:	08008e41 	.word	0x08008e41
 8008df0:	08008d8d 	.word	0x08008d8d
 8008df4:	08008d8d 	.word	0x08008d8d
 8008df8:	08008f07 	.word	0x08008f07
 8008dfc:	682b      	ldr	r3, [r5, #0]
 8008dfe:	1d1a      	adds	r2, r3, #4
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	602a      	str	r2, [r5, #0]
 8008e04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	e0a3      	b.n	8008f58 <_printf_i+0x1f4>
 8008e10:	6820      	ldr	r0, [r4, #0]
 8008e12:	6829      	ldr	r1, [r5, #0]
 8008e14:	0606      	lsls	r6, r0, #24
 8008e16:	f101 0304 	add.w	r3, r1, #4
 8008e1a:	d50a      	bpl.n	8008e32 <_printf_i+0xce>
 8008e1c:	680e      	ldr	r6, [r1, #0]
 8008e1e:	602b      	str	r3, [r5, #0]
 8008e20:	2e00      	cmp	r6, #0
 8008e22:	da03      	bge.n	8008e2c <_printf_i+0xc8>
 8008e24:	232d      	movs	r3, #45	; 0x2d
 8008e26:	4276      	negs	r6, r6
 8008e28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e2c:	485e      	ldr	r0, [pc, #376]	; (8008fa8 <_printf_i+0x244>)
 8008e2e:	230a      	movs	r3, #10
 8008e30:	e019      	b.n	8008e66 <_printf_i+0x102>
 8008e32:	680e      	ldr	r6, [r1, #0]
 8008e34:	602b      	str	r3, [r5, #0]
 8008e36:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008e3a:	bf18      	it	ne
 8008e3c:	b236      	sxthne	r6, r6
 8008e3e:	e7ef      	b.n	8008e20 <_printf_i+0xbc>
 8008e40:	682b      	ldr	r3, [r5, #0]
 8008e42:	6820      	ldr	r0, [r4, #0]
 8008e44:	1d19      	adds	r1, r3, #4
 8008e46:	6029      	str	r1, [r5, #0]
 8008e48:	0601      	lsls	r1, r0, #24
 8008e4a:	d501      	bpl.n	8008e50 <_printf_i+0xec>
 8008e4c:	681e      	ldr	r6, [r3, #0]
 8008e4e:	e002      	b.n	8008e56 <_printf_i+0xf2>
 8008e50:	0646      	lsls	r6, r0, #25
 8008e52:	d5fb      	bpl.n	8008e4c <_printf_i+0xe8>
 8008e54:	881e      	ldrh	r6, [r3, #0]
 8008e56:	4854      	ldr	r0, [pc, #336]	; (8008fa8 <_printf_i+0x244>)
 8008e58:	2f6f      	cmp	r7, #111	; 0x6f
 8008e5a:	bf0c      	ite	eq
 8008e5c:	2308      	moveq	r3, #8
 8008e5e:	230a      	movne	r3, #10
 8008e60:	2100      	movs	r1, #0
 8008e62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008e66:	6865      	ldr	r5, [r4, #4]
 8008e68:	60a5      	str	r5, [r4, #8]
 8008e6a:	2d00      	cmp	r5, #0
 8008e6c:	bfa2      	ittt	ge
 8008e6e:	6821      	ldrge	r1, [r4, #0]
 8008e70:	f021 0104 	bicge.w	r1, r1, #4
 8008e74:	6021      	strge	r1, [r4, #0]
 8008e76:	b90e      	cbnz	r6, 8008e7c <_printf_i+0x118>
 8008e78:	2d00      	cmp	r5, #0
 8008e7a:	d04d      	beq.n	8008f18 <_printf_i+0x1b4>
 8008e7c:	4615      	mov	r5, r2
 8008e7e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008e82:	fb03 6711 	mls	r7, r3, r1, r6
 8008e86:	5dc7      	ldrb	r7, [r0, r7]
 8008e88:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008e8c:	4637      	mov	r7, r6
 8008e8e:	42bb      	cmp	r3, r7
 8008e90:	460e      	mov	r6, r1
 8008e92:	d9f4      	bls.n	8008e7e <_printf_i+0x11a>
 8008e94:	2b08      	cmp	r3, #8
 8008e96:	d10b      	bne.n	8008eb0 <_printf_i+0x14c>
 8008e98:	6823      	ldr	r3, [r4, #0]
 8008e9a:	07de      	lsls	r6, r3, #31
 8008e9c:	d508      	bpl.n	8008eb0 <_printf_i+0x14c>
 8008e9e:	6923      	ldr	r3, [r4, #16]
 8008ea0:	6861      	ldr	r1, [r4, #4]
 8008ea2:	4299      	cmp	r1, r3
 8008ea4:	bfde      	ittt	le
 8008ea6:	2330      	movle	r3, #48	; 0x30
 8008ea8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008eac:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008eb0:	1b52      	subs	r2, r2, r5
 8008eb2:	6122      	str	r2, [r4, #16]
 8008eb4:	f8cd a000 	str.w	sl, [sp]
 8008eb8:	464b      	mov	r3, r9
 8008eba:	aa03      	add	r2, sp, #12
 8008ebc:	4621      	mov	r1, r4
 8008ebe:	4640      	mov	r0, r8
 8008ec0:	f7ff fee2 	bl	8008c88 <_printf_common>
 8008ec4:	3001      	adds	r0, #1
 8008ec6:	d14c      	bne.n	8008f62 <_printf_i+0x1fe>
 8008ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8008ecc:	b004      	add	sp, #16
 8008ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ed2:	4835      	ldr	r0, [pc, #212]	; (8008fa8 <_printf_i+0x244>)
 8008ed4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008ed8:	6829      	ldr	r1, [r5, #0]
 8008eda:	6823      	ldr	r3, [r4, #0]
 8008edc:	f851 6b04 	ldr.w	r6, [r1], #4
 8008ee0:	6029      	str	r1, [r5, #0]
 8008ee2:	061d      	lsls	r5, r3, #24
 8008ee4:	d514      	bpl.n	8008f10 <_printf_i+0x1ac>
 8008ee6:	07df      	lsls	r7, r3, #31
 8008ee8:	bf44      	itt	mi
 8008eea:	f043 0320 	orrmi.w	r3, r3, #32
 8008eee:	6023      	strmi	r3, [r4, #0]
 8008ef0:	b91e      	cbnz	r6, 8008efa <_printf_i+0x196>
 8008ef2:	6823      	ldr	r3, [r4, #0]
 8008ef4:	f023 0320 	bic.w	r3, r3, #32
 8008ef8:	6023      	str	r3, [r4, #0]
 8008efa:	2310      	movs	r3, #16
 8008efc:	e7b0      	b.n	8008e60 <_printf_i+0xfc>
 8008efe:	6823      	ldr	r3, [r4, #0]
 8008f00:	f043 0320 	orr.w	r3, r3, #32
 8008f04:	6023      	str	r3, [r4, #0]
 8008f06:	2378      	movs	r3, #120	; 0x78
 8008f08:	4828      	ldr	r0, [pc, #160]	; (8008fac <_printf_i+0x248>)
 8008f0a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008f0e:	e7e3      	b.n	8008ed8 <_printf_i+0x174>
 8008f10:	0659      	lsls	r1, r3, #25
 8008f12:	bf48      	it	mi
 8008f14:	b2b6      	uxthmi	r6, r6
 8008f16:	e7e6      	b.n	8008ee6 <_printf_i+0x182>
 8008f18:	4615      	mov	r5, r2
 8008f1a:	e7bb      	b.n	8008e94 <_printf_i+0x130>
 8008f1c:	682b      	ldr	r3, [r5, #0]
 8008f1e:	6826      	ldr	r6, [r4, #0]
 8008f20:	6961      	ldr	r1, [r4, #20]
 8008f22:	1d18      	adds	r0, r3, #4
 8008f24:	6028      	str	r0, [r5, #0]
 8008f26:	0635      	lsls	r5, r6, #24
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	d501      	bpl.n	8008f30 <_printf_i+0x1cc>
 8008f2c:	6019      	str	r1, [r3, #0]
 8008f2e:	e002      	b.n	8008f36 <_printf_i+0x1d2>
 8008f30:	0670      	lsls	r0, r6, #25
 8008f32:	d5fb      	bpl.n	8008f2c <_printf_i+0x1c8>
 8008f34:	8019      	strh	r1, [r3, #0]
 8008f36:	2300      	movs	r3, #0
 8008f38:	6123      	str	r3, [r4, #16]
 8008f3a:	4615      	mov	r5, r2
 8008f3c:	e7ba      	b.n	8008eb4 <_printf_i+0x150>
 8008f3e:	682b      	ldr	r3, [r5, #0]
 8008f40:	1d1a      	adds	r2, r3, #4
 8008f42:	602a      	str	r2, [r5, #0]
 8008f44:	681d      	ldr	r5, [r3, #0]
 8008f46:	6862      	ldr	r2, [r4, #4]
 8008f48:	2100      	movs	r1, #0
 8008f4a:	4628      	mov	r0, r5
 8008f4c:	f7f7 f948 	bl	80001e0 <memchr>
 8008f50:	b108      	cbz	r0, 8008f56 <_printf_i+0x1f2>
 8008f52:	1b40      	subs	r0, r0, r5
 8008f54:	6060      	str	r0, [r4, #4]
 8008f56:	6863      	ldr	r3, [r4, #4]
 8008f58:	6123      	str	r3, [r4, #16]
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f60:	e7a8      	b.n	8008eb4 <_printf_i+0x150>
 8008f62:	6923      	ldr	r3, [r4, #16]
 8008f64:	462a      	mov	r2, r5
 8008f66:	4649      	mov	r1, r9
 8008f68:	4640      	mov	r0, r8
 8008f6a:	47d0      	blx	sl
 8008f6c:	3001      	adds	r0, #1
 8008f6e:	d0ab      	beq.n	8008ec8 <_printf_i+0x164>
 8008f70:	6823      	ldr	r3, [r4, #0]
 8008f72:	079b      	lsls	r3, r3, #30
 8008f74:	d413      	bmi.n	8008f9e <_printf_i+0x23a>
 8008f76:	68e0      	ldr	r0, [r4, #12]
 8008f78:	9b03      	ldr	r3, [sp, #12]
 8008f7a:	4298      	cmp	r0, r3
 8008f7c:	bfb8      	it	lt
 8008f7e:	4618      	movlt	r0, r3
 8008f80:	e7a4      	b.n	8008ecc <_printf_i+0x168>
 8008f82:	2301      	movs	r3, #1
 8008f84:	4632      	mov	r2, r6
 8008f86:	4649      	mov	r1, r9
 8008f88:	4640      	mov	r0, r8
 8008f8a:	47d0      	blx	sl
 8008f8c:	3001      	adds	r0, #1
 8008f8e:	d09b      	beq.n	8008ec8 <_printf_i+0x164>
 8008f90:	3501      	adds	r5, #1
 8008f92:	68e3      	ldr	r3, [r4, #12]
 8008f94:	9903      	ldr	r1, [sp, #12]
 8008f96:	1a5b      	subs	r3, r3, r1
 8008f98:	42ab      	cmp	r3, r5
 8008f9a:	dcf2      	bgt.n	8008f82 <_printf_i+0x21e>
 8008f9c:	e7eb      	b.n	8008f76 <_printf_i+0x212>
 8008f9e:	2500      	movs	r5, #0
 8008fa0:	f104 0619 	add.w	r6, r4, #25
 8008fa4:	e7f5      	b.n	8008f92 <_printf_i+0x22e>
 8008fa6:	bf00      	nop
 8008fa8:	0800b67e 	.word	0x0800b67e
 8008fac:	0800b68f 	.word	0x0800b68f

08008fb0 <_strtol_l.constprop.0>:
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fb6:	d001      	beq.n	8008fbc <_strtol_l.constprop.0+0xc>
 8008fb8:	2b24      	cmp	r3, #36	; 0x24
 8008fba:	d906      	bls.n	8008fca <_strtol_l.constprop.0+0x1a>
 8008fbc:	f7ff fb5c 	bl	8008678 <__errno>
 8008fc0:	2316      	movs	r3, #22
 8008fc2:	6003      	str	r3, [r0, #0]
 8008fc4:	2000      	movs	r0, #0
 8008fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fca:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80090b0 <_strtol_l.constprop.0+0x100>
 8008fce:	460d      	mov	r5, r1
 8008fd0:	462e      	mov	r6, r5
 8008fd2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008fd6:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008fda:	f017 0708 	ands.w	r7, r7, #8
 8008fde:	d1f7      	bne.n	8008fd0 <_strtol_l.constprop.0+0x20>
 8008fe0:	2c2d      	cmp	r4, #45	; 0x2d
 8008fe2:	d132      	bne.n	800904a <_strtol_l.constprop.0+0x9a>
 8008fe4:	782c      	ldrb	r4, [r5, #0]
 8008fe6:	2701      	movs	r7, #1
 8008fe8:	1cb5      	adds	r5, r6, #2
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d05b      	beq.n	80090a6 <_strtol_l.constprop.0+0xf6>
 8008fee:	2b10      	cmp	r3, #16
 8008ff0:	d109      	bne.n	8009006 <_strtol_l.constprop.0+0x56>
 8008ff2:	2c30      	cmp	r4, #48	; 0x30
 8008ff4:	d107      	bne.n	8009006 <_strtol_l.constprop.0+0x56>
 8008ff6:	782c      	ldrb	r4, [r5, #0]
 8008ff8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008ffc:	2c58      	cmp	r4, #88	; 0x58
 8008ffe:	d14d      	bne.n	800909c <_strtol_l.constprop.0+0xec>
 8009000:	786c      	ldrb	r4, [r5, #1]
 8009002:	2310      	movs	r3, #16
 8009004:	3502      	adds	r5, #2
 8009006:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800900a:	f108 38ff 	add.w	r8, r8, #4294967295
 800900e:	f04f 0c00 	mov.w	ip, #0
 8009012:	fbb8 f9f3 	udiv	r9, r8, r3
 8009016:	4666      	mov	r6, ip
 8009018:	fb03 8a19 	mls	sl, r3, r9, r8
 800901c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009020:	f1be 0f09 	cmp.w	lr, #9
 8009024:	d816      	bhi.n	8009054 <_strtol_l.constprop.0+0xa4>
 8009026:	4674      	mov	r4, lr
 8009028:	42a3      	cmp	r3, r4
 800902a:	dd24      	ble.n	8009076 <_strtol_l.constprop.0+0xc6>
 800902c:	f1bc 0f00 	cmp.w	ip, #0
 8009030:	db1e      	blt.n	8009070 <_strtol_l.constprop.0+0xc0>
 8009032:	45b1      	cmp	r9, r6
 8009034:	d31c      	bcc.n	8009070 <_strtol_l.constprop.0+0xc0>
 8009036:	d101      	bne.n	800903c <_strtol_l.constprop.0+0x8c>
 8009038:	45a2      	cmp	sl, r4
 800903a:	db19      	blt.n	8009070 <_strtol_l.constprop.0+0xc0>
 800903c:	fb06 4603 	mla	r6, r6, r3, r4
 8009040:	f04f 0c01 	mov.w	ip, #1
 8009044:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009048:	e7e8      	b.n	800901c <_strtol_l.constprop.0+0x6c>
 800904a:	2c2b      	cmp	r4, #43	; 0x2b
 800904c:	bf04      	itt	eq
 800904e:	782c      	ldrbeq	r4, [r5, #0]
 8009050:	1cb5      	addeq	r5, r6, #2
 8009052:	e7ca      	b.n	8008fea <_strtol_l.constprop.0+0x3a>
 8009054:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009058:	f1be 0f19 	cmp.w	lr, #25
 800905c:	d801      	bhi.n	8009062 <_strtol_l.constprop.0+0xb2>
 800905e:	3c37      	subs	r4, #55	; 0x37
 8009060:	e7e2      	b.n	8009028 <_strtol_l.constprop.0+0x78>
 8009062:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009066:	f1be 0f19 	cmp.w	lr, #25
 800906a:	d804      	bhi.n	8009076 <_strtol_l.constprop.0+0xc6>
 800906c:	3c57      	subs	r4, #87	; 0x57
 800906e:	e7db      	b.n	8009028 <_strtol_l.constprop.0+0x78>
 8009070:	f04f 3cff 	mov.w	ip, #4294967295
 8009074:	e7e6      	b.n	8009044 <_strtol_l.constprop.0+0x94>
 8009076:	f1bc 0f00 	cmp.w	ip, #0
 800907a:	da05      	bge.n	8009088 <_strtol_l.constprop.0+0xd8>
 800907c:	2322      	movs	r3, #34	; 0x22
 800907e:	6003      	str	r3, [r0, #0]
 8009080:	4646      	mov	r6, r8
 8009082:	b942      	cbnz	r2, 8009096 <_strtol_l.constprop.0+0xe6>
 8009084:	4630      	mov	r0, r6
 8009086:	e79e      	b.n	8008fc6 <_strtol_l.constprop.0+0x16>
 8009088:	b107      	cbz	r7, 800908c <_strtol_l.constprop.0+0xdc>
 800908a:	4276      	negs	r6, r6
 800908c:	2a00      	cmp	r2, #0
 800908e:	d0f9      	beq.n	8009084 <_strtol_l.constprop.0+0xd4>
 8009090:	f1bc 0f00 	cmp.w	ip, #0
 8009094:	d000      	beq.n	8009098 <_strtol_l.constprop.0+0xe8>
 8009096:	1e69      	subs	r1, r5, #1
 8009098:	6011      	str	r1, [r2, #0]
 800909a:	e7f3      	b.n	8009084 <_strtol_l.constprop.0+0xd4>
 800909c:	2430      	movs	r4, #48	; 0x30
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d1b1      	bne.n	8009006 <_strtol_l.constprop.0+0x56>
 80090a2:	2308      	movs	r3, #8
 80090a4:	e7af      	b.n	8009006 <_strtol_l.constprop.0+0x56>
 80090a6:	2c30      	cmp	r4, #48	; 0x30
 80090a8:	d0a5      	beq.n	8008ff6 <_strtol_l.constprop.0+0x46>
 80090aa:	230a      	movs	r3, #10
 80090ac:	e7ab      	b.n	8009006 <_strtol_l.constprop.0+0x56>
 80090ae:	bf00      	nop
 80090b0:	0800b6a1 	.word	0x0800b6a1

080090b4 <strtol>:
 80090b4:	4613      	mov	r3, r2
 80090b6:	460a      	mov	r2, r1
 80090b8:	4601      	mov	r1, r0
 80090ba:	4802      	ldr	r0, [pc, #8]	; (80090c4 <strtol+0x10>)
 80090bc:	6800      	ldr	r0, [r0, #0]
 80090be:	f7ff bf77 	b.w	8008fb0 <_strtol_l.constprop.0>
 80090c2:	bf00      	nop
 80090c4:	2000000c 	.word	0x2000000c

080090c8 <_vsiprintf_r>:
 80090c8:	b500      	push	{lr}
 80090ca:	b09b      	sub	sp, #108	; 0x6c
 80090cc:	9100      	str	r1, [sp, #0]
 80090ce:	9104      	str	r1, [sp, #16]
 80090d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80090d4:	9105      	str	r1, [sp, #20]
 80090d6:	9102      	str	r1, [sp, #8]
 80090d8:	4905      	ldr	r1, [pc, #20]	; (80090f0 <_vsiprintf_r+0x28>)
 80090da:	9103      	str	r1, [sp, #12]
 80090dc:	4669      	mov	r1, sp
 80090de:	f001 fb7d 	bl	800a7dc <_svfiprintf_r>
 80090e2:	9b00      	ldr	r3, [sp, #0]
 80090e4:	2200      	movs	r2, #0
 80090e6:	701a      	strb	r2, [r3, #0]
 80090e8:	b01b      	add	sp, #108	; 0x6c
 80090ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80090ee:	bf00      	nop
 80090f0:	ffff0208 	.word	0xffff0208

080090f4 <vsiprintf>:
 80090f4:	4613      	mov	r3, r2
 80090f6:	460a      	mov	r2, r1
 80090f8:	4601      	mov	r1, r0
 80090fa:	4802      	ldr	r0, [pc, #8]	; (8009104 <vsiprintf+0x10>)
 80090fc:	6800      	ldr	r0, [r0, #0]
 80090fe:	f7ff bfe3 	b.w	80090c8 <_vsiprintf_r>
 8009102:	bf00      	nop
 8009104:	2000000c 	.word	0x2000000c

08009108 <quorem>:
 8009108:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800910c:	6903      	ldr	r3, [r0, #16]
 800910e:	690c      	ldr	r4, [r1, #16]
 8009110:	42a3      	cmp	r3, r4
 8009112:	4607      	mov	r7, r0
 8009114:	f2c0 8081 	blt.w	800921a <quorem+0x112>
 8009118:	3c01      	subs	r4, #1
 800911a:	f101 0814 	add.w	r8, r1, #20
 800911e:	f100 0514 	add.w	r5, r0, #20
 8009122:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009126:	9301      	str	r3, [sp, #4]
 8009128:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800912c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009130:	3301      	adds	r3, #1
 8009132:	429a      	cmp	r2, r3
 8009134:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009138:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800913c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009140:	d331      	bcc.n	80091a6 <quorem+0x9e>
 8009142:	f04f 0e00 	mov.w	lr, #0
 8009146:	4640      	mov	r0, r8
 8009148:	46ac      	mov	ip, r5
 800914a:	46f2      	mov	sl, lr
 800914c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009150:	b293      	uxth	r3, r2
 8009152:	fb06 e303 	mla	r3, r6, r3, lr
 8009156:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800915a:	b29b      	uxth	r3, r3
 800915c:	ebaa 0303 	sub.w	r3, sl, r3
 8009160:	f8dc a000 	ldr.w	sl, [ip]
 8009164:	0c12      	lsrs	r2, r2, #16
 8009166:	fa13 f38a 	uxtah	r3, r3, sl
 800916a:	fb06 e202 	mla	r2, r6, r2, lr
 800916e:	9300      	str	r3, [sp, #0]
 8009170:	9b00      	ldr	r3, [sp, #0]
 8009172:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009176:	b292      	uxth	r2, r2
 8009178:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800917c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009180:	f8bd 3000 	ldrh.w	r3, [sp]
 8009184:	4581      	cmp	r9, r0
 8009186:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800918a:	f84c 3b04 	str.w	r3, [ip], #4
 800918e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009192:	d2db      	bcs.n	800914c <quorem+0x44>
 8009194:	f855 300b 	ldr.w	r3, [r5, fp]
 8009198:	b92b      	cbnz	r3, 80091a6 <quorem+0x9e>
 800919a:	9b01      	ldr	r3, [sp, #4]
 800919c:	3b04      	subs	r3, #4
 800919e:	429d      	cmp	r5, r3
 80091a0:	461a      	mov	r2, r3
 80091a2:	d32e      	bcc.n	8009202 <quorem+0xfa>
 80091a4:	613c      	str	r4, [r7, #16]
 80091a6:	4638      	mov	r0, r7
 80091a8:	f001 f8c4 	bl	800a334 <__mcmp>
 80091ac:	2800      	cmp	r0, #0
 80091ae:	db24      	blt.n	80091fa <quorem+0xf2>
 80091b0:	3601      	adds	r6, #1
 80091b2:	4628      	mov	r0, r5
 80091b4:	f04f 0c00 	mov.w	ip, #0
 80091b8:	f858 2b04 	ldr.w	r2, [r8], #4
 80091bc:	f8d0 e000 	ldr.w	lr, [r0]
 80091c0:	b293      	uxth	r3, r2
 80091c2:	ebac 0303 	sub.w	r3, ip, r3
 80091c6:	0c12      	lsrs	r2, r2, #16
 80091c8:	fa13 f38e 	uxtah	r3, r3, lr
 80091cc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80091d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091d4:	b29b      	uxth	r3, r3
 80091d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091da:	45c1      	cmp	r9, r8
 80091dc:	f840 3b04 	str.w	r3, [r0], #4
 80091e0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80091e4:	d2e8      	bcs.n	80091b8 <quorem+0xb0>
 80091e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80091ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80091ee:	b922      	cbnz	r2, 80091fa <quorem+0xf2>
 80091f0:	3b04      	subs	r3, #4
 80091f2:	429d      	cmp	r5, r3
 80091f4:	461a      	mov	r2, r3
 80091f6:	d30a      	bcc.n	800920e <quorem+0x106>
 80091f8:	613c      	str	r4, [r7, #16]
 80091fa:	4630      	mov	r0, r6
 80091fc:	b003      	add	sp, #12
 80091fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009202:	6812      	ldr	r2, [r2, #0]
 8009204:	3b04      	subs	r3, #4
 8009206:	2a00      	cmp	r2, #0
 8009208:	d1cc      	bne.n	80091a4 <quorem+0x9c>
 800920a:	3c01      	subs	r4, #1
 800920c:	e7c7      	b.n	800919e <quorem+0x96>
 800920e:	6812      	ldr	r2, [r2, #0]
 8009210:	3b04      	subs	r3, #4
 8009212:	2a00      	cmp	r2, #0
 8009214:	d1f0      	bne.n	80091f8 <quorem+0xf0>
 8009216:	3c01      	subs	r4, #1
 8009218:	e7eb      	b.n	80091f2 <quorem+0xea>
 800921a:	2000      	movs	r0, #0
 800921c:	e7ee      	b.n	80091fc <quorem+0xf4>
	...

08009220 <_dtoa_r>:
 8009220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009224:	ed2d 8b04 	vpush	{d8-d9}
 8009228:	ec57 6b10 	vmov	r6, r7, d0
 800922c:	b093      	sub	sp, #76	; 0x4c
 800922e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009230:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009234:	9106      	str	r1, [sp, #24]
 8009236:	ee10 aa10 	vmov	sl, s0
 800923a:	4604      	mov	r4, r0
 800923c:	9209      	str	r2, [sp, #36]	; 0x24
 800923e:	930c      	str	r3, [sp, #48]	; 0x30
 8009240:	46bb      	mov	fp, r7
 8009242:	b975      	cbnz	r5, 8009262 <_dtoa_r+0x42>
 8009244:	2010      	movs	r0, #16
 8009246:	f000 fddd 	bl	8009e04 <malloc>
 800924a:	4602      	mov	r2, r0
 800924c:	6260      	str	r0, [r4, #36]	; 0x24
 800924e:	b920      	cbnz	r0, 800925a <_dtoa_r+0x3a>
 8009250:	4ba7      	ldr	r3, [pc, #668]	; (80094f0 <_dtoa_r+0x2d0>)
 8009252:	21ea      	movs	r1, #234	; 0xea
 8009254:	48a7      	ldr	r0, [pc, #668]	; (80094f4 <_dtoa_r+0x2d4>)
 8009256:	f001 fbd1 	bl	800a9fc <__assert_func>
 800925a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800925e:	6005      	str	r5, [r0, #0]
 8009260:	60c5      	str	r5, [r0, #12]
 8009262:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009264:	6819      	ldr	r1, [r3, #0]
 8009266:	b151      	cbz	r1, 800927e <_dtoa_r+0x5e>
 8009268:	685a      	ldr	r2, [r3, #4]
 800926a:	604a      	str	r2, [r1, #4]
 800926c:	2301      	movs	r3, #1
 800926e:	4093      	lsls	r3, r2
 8009270:	608b      	str	r3, [r1, #8]
 8009272:	4620      	mov	r0, r4
 8009274:	f000 fe1c 	bl	8009eb0 <_Bfree>
 8009278:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800927a:	2200      	movs	r2, #0
 800927c:	601a      	str	r2, [r3, #0]
 800927e:	1e3b      	subs	r3, r7, #0
 8009280:	bfaa      	itet	ge
 8009282:	2300      	movge	r3, #0
 8009284:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009288:	f8c8 3000 	strge.w	r3, [r8]
 800928c:	4b9a      	ldr	r3, [pc, #616]	; (80094f8 <_dtoa_r+0x2d8>)
 800928e:	bfbc      	itt	lt
 8009290:	2201      	movlt	r2, #1
 8009292:	f8c8 2000 	strlt.w	r2, [r8]
 8009296:	ea33 030b 	bics.w	r3, r3, fp
 800929a:	d11b      	bne.n	80092d4 <_dtoa_r+0xb4>
 800929c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800929e:	f242 730f 	movw	r3, #9999	; 0x270f
 80092a2:	6013      	str	r3, [r2, #0]
 80092a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80092a8:	4333      	orrs	r3, r6
 80092aa:	f000 8592 	beq.w	8009dd2 <_dtoa_r+0xbb2>
 80092ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092b0:	b963      	cbnz	r3, 80092cc <_dtoa_r+0xac>
 80092b2:	4b92      	ldr	r3, [pc, #584]	; (80094fc <_dtoa_r+0x2dc>)
 80092b4:	e022      	b.n	80092fc <_dtoa_r+0xdc>
 80092b6:	4b92      	ldr	r3, [pc, #584]	; (8009500 <_dtoa_r+0x2e0>)
 80092b8:	9301      	str	r3, [sp, #4]
 80092ba:	3308      	adds	r3, #8
 80092bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80092be:	6013      	str	r3, [r2, #0]
 80092c0:	9801      	ldr	r0, [sp, #4]
 80092c2:	b013      	add	sp, #76	; 0x4c
 80092c4:	ecbd 8b04 	vpop	{d8-d9}
 80092c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092cc:	4b8b      	ldr	r3, [pc, #556]	; (80094fc <_dtoa_r+0x2dc>)
 80092ce:	9301      	str	r3, [sp, #4]
 80092d0:	3303      	adds	r3, #3
 80092d2:	e7f3      	b.n	80092bc <_dtoa_r+0x9c>
 80092d4:	2200      	movs	r2, #0
 80092d6:	2300      	movs	r3, #0
 80092d8:	4650      	mov	r0, sl
 80092da:	4659      	mov	r1, fp
 80092dc:	f7f7 fbf4 	bl	8000ac8 <__aeabi_dcmpeq>
 80092e0:	ec4b ab19 	vmov	d9, sl, fp
 80092e4:	4680      	mov	r8, r0
 80092e6:	b158      	cbz	r0, 8009300 <_dtoa_r+0xe0>
 80092e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80092ea:	2301      	movs	r3, #1
 80092ec:	6013      	str	r3, [r2, #0]
 80092ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	f000 856b 	beq.w	8009dcc <_dtoa_r+0xbac>
 80092f6:	4883      	ldr	r0, [pc, #524]	; (8009504 <_dtoa_r+0x2e4>)
 80092f8:	6018      	str	r0, [r3, #0]
 80092fa:	1e43      	subs	r3, r0, #1
 80092fc:	9301      	str	r3, [sp, #4]
 80092fe:	e7df      	b.n	80092c0 <_dtoa_r+0xa0>
 8009300:	ec4b ab10 	vmov	d0, sl, fp
 8009304:	aa10      	add	r2, sp, #64	; 0x40
 8009306:	a911      	add	r1, sp, #68	; 0x44
 8009308:	4620      	mov	r0, r4
 800930a:	f001 f8b9 	bl	800a480 <__d2b>
 800930e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009312:	ee08 0a10 	vmov	s16, r0
 8009316:	2d00      	cmp	r5, #0
 8009318:	f000 8084 	beq.w	8009424 <_dtoa_r+0x204>
 800931c:	ee19 3a90 	vmov	r3, s19
 8009320:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009324:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009328:	4656      	mov	r6, sl
 800932a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800932e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009332:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009336:	4b74      	ldr	r3, [pc, #464]	; (8009508 <_dtoa_r+0x2e8>)
 8009338:	2200      	movs	r2, #0
 800933a:	4630      	mov	r0, r6
 800933c:	4639      	mov	r1, r7
 800933e:	f7f6 ffa3 	bl	8000288 <__aeabi_dsub>
 8009342:	a365      	add	r3, pc, #404	; (adr r3, 80094d8 <_dtoa_r+0x2b8>)
 8009344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009348:	f7f7 f956 	bl	80005f8 <__aeabi_dmul>
 800934c:	a364      	add	r3, pc, #400	; (adr r3, 80094e0 <_dtoa_r+0x2c0>)
 800934e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009352:	f7f6 ff9b 	bl	800028c <__adddf3>
 8009356:	4606      	mov	r6, r0
 8009358:	4628      	mov	r0, r5
 800935a:	460f      	mov	r7, r1
 800935c:	f7f7 f8e2 	bl	8000524 <__aeabi_i2d>
 8009360:	a361      	add	r3, pc, #388	; (adr r3, 80094e8 <_dtoa_r+0x2c8>)
 8009362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009366:	f7f7 f947 	bl	80005f8 <__aeabi_dmul>
 800936a:	4602      	mov	r2, r0
 800936c:	460b      	mov	r3, r1
 800936e:	4630      	mov	r0, r6
 8009370:	4639      	mov	r1, r7
 8009372:	f7f6 ff8b 	bl	800028c <__adddf3>
 8009376:	4606      	mov	r6, r0
 8009378:	460f      	mov	r7, r1
 800937a:	f7f7 fbed 	bl	8000b58 <__aeabi_d2iz>
 800937e:	2200      	movs	r2, #0
 8009380:	9000      	str	r0, [sp, #0]
 8009382:	2300      	movs	r3, #0
 8009384:	4630      	mov	r0, r6
 8009386:	4639      	mov	r1, r7
 8009388:	f7f7 fba8 	bl	8000adc <__aeabi_dcmplt>
 800938c:	b150      	cbz	r0, 80093a4 <_dtoa_r+0x184>
 800938e:	9800      	ldr	r0, [sp, #0]
 8009390:	f7f7 f8c8 	bl	8000524 <__aeabi_i2d>
 8009394:	4632      	mov	r2, r6
 8009396:	463b      	mov	r3, r7
 8009398:	f7f7 fb96 	bl	8000ac8 <__aeabi_dcmpeq>
 800939c:	b910      	cbnz	r0, 80093a4 <_dtoa_r+0x184>
 800939e:	9b00      	ldr	r3, [sp, #0]
 80093a0:	3b01      	subs	r3, #1
 80093a2:	9300      	str	r3, [sp, #0]
 80093a4:	9b00      	ldr	r3, [sp, #0]
 80093a6:	2b16      	cmp	r3, #22
 80093a8:	d85a      	bhi.n	8009460 <_dtoa_r+0x240>
 80093aa:	9a00      	ldr	r2, [sp, #0]
 80093ac:	4b57      	ldr	r3, [pc, #348]	; (800950c <_dtoa_r+0x2ec>)
 80093ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80093b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b6:	ec51 0b19 	vmov	r0, r1, d9
 80093ba:	f7f7 fb8f 	bl	8000adc <__aeabi_dcmplt>
 80093be:	2800      	cmp	r0, #0
 80093c0:	d050      	beq.n	8009464 <_dtoa_r+0x244>
 80093c2:	9b00      	ldr	r3, [sp, #0]
 80093c4:	3b01      	subs	r3, #1
 80093c6:	9300      	str	r3, [sp, #0]
 80093c8:	2300      	movs	r3, #0
 80093ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80093cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80093ce:	1b5d      	subs	r5, r3, r5
 80093d0:	1e6b      	subs	r3, r5, #1
 80093d2:	9305      	str	r3, [sp, #20]
 80093d4:	bf45      	ittet	mi
 80093d6:	f1c5 0301 	rsbmi	r3, r5, #1
 80093da:	9304      	strmi	r3, [sp, #16]
 80093dc:	2300      	movpl	r3, #0
 80093de:	2300      	movmi	r3, #0
 80093e0:	bf4c      	ite	mi
 80093e2:	9305      	strmi	r3, [sp, #20]
 80093e4:	9304      	strpl	r3, [sp, #16]
 80093e6:	9b00      	ldr	r3, [sp, #0]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	db3d      	blt.n	8009468 <_dtoa_r+0x248>
 80093ec:	9b05      	ldr	r3, [sp, #20]
 80093ee:	9a00      	ldr	r2, [sp, #0]
 80093f0:	920a      	str	r2, [sp, #40]	; 0x28
 80093f2:	4413      	add	r3, r2
 80093f4:	9305      	str	r3, [sp, #20]
 80093f6:	2300      	movs	r3, #0
 80093f8:	9307      	str	r3, [sp, #28]
 80093fa:	9b06      	ldr	r3, [sp, #24]
 80093fc:	2b09      	cmp	r3, #9
 80093fe:	f200 8089 	bhi.w	8009514 <_dtoa_r+0x2f4>
 8009402:	2b05      	cmp	r3, #5
 8009404:	bfc4      	itt	gt
 8009406:	3b04      	subgt	r3, #4
 8009408:	9306      	strgt	r3, [sp, #24]
 800940a:	9b06      	ldr	r3, [sp, #24]
 800940c:	f1a3 0302 	sub.w	r3, r3, #2
 8009410:	bfcc      	ite	gt
 8009412:	2500      	movgt	r5, #0
 8009414:	2501      	movle	r5, #1
 8009416:	2b03      	cmp	r3, #3
 8009418:	f200 8087 	bhi.w	800952a <_dtoa_r+0x30a>
 800941c:	e8df f003 	tbb	[pc, r3]
 8009420:	59383a2d 	.word	0x59383a2d
 8009424:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009428:	441d      	add	r5, r3
 800942a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800942e:	2b20      	cmp	r3, #32
 8009430:	bfc1      	itttt	gt
 8009432:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009436:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800943a:	fa0b f303 	lslgt.w	r3, fp, r3
 800943e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009442:	bfda      	itte	le
 8009444:	f1c3 0320 	rsble	r3, r3, #32
 8009448:	fa06 f003 	lslle.w	r0, r6, r3
 800944c:	4318      	orrgt	r0, r3
 800944e:	f7f7 f859 	bl	8000504 <__aeabi_ui2d>
 8009452:	2301      	movs	r3, #1
 8009454:	4606      	mov	r6, r0
 8009456:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800945a:	3d01      	subs	r5, #1
 800945c:	930e      	str	r3, [sp, #56]	; 0x38
 800945e:	e76a      	b.n	8009336 <_dtoa_r+0x116>
 8009460:	2301      	movs	r3, #1
 8009462:	e7b2      	b.n	80093ca <_dtoa_r+0x1aa>
 8009464:	900b      	str	r0, [sp, #44]	; 0x2c
 8009466:	e7b1      	b.n	80093cc <_dtoa_r+0x1ac>
 8009468:	9b04      	ldr	r3, [sp, #16]
 800946a:	9a00      	ldr	r2, [sp, #0]
 800946c:	1a9b      	subs	r3, r3, r2
 800946e:	9304      	str	r3, [sp, #16]
 8009470:	4253      	negs	r3, r2
 8009472:	9307      	str	r3, [sp, #28]
 8009474:	2300      	movs	r3, #0
 8009476:	930a      	str	r3, [sp, #40]	; 0x28
 8009478:	e7bf      	b.n	80093fa <_dtoa_r+0x1da>
 800947a:	2300      	movs	r3, #0
 800947c:	9308      	str	r3, [sp, #32]
 800947e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009480:	2b00      	cmp	r3, #0
 8009482:	dc55      	bgt.n	8009530 <_dtoa_r+0x310>
 8009484:	2301      	movs	r3, #1
 8009486:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800948a:	461a      	mov	r2, r3
 800948c:	9209      	str	r2, [sp, #36]	; 0x24
 800948e:	e00c      	b.n	80094aa <_dtoa_r+0x28a>
 8009490:	2301      	movs	r3, #1
 8009492:	e7f3      	b.n	800947c <_dtoa_r+0x25c>
 8009494:	2300      	movs	r3, #0
 8009496:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009498:	9308      	str	r3, [sp, #32]
 800949a:	9b00      	ldr	r3, [sp, #0]
 800949c:	4413      	add	r3, r2
 800949e:	9302      	str	r3, [sp, #8]
 80094a0:	3301      	adds	r3, #1
 80094a2:	2b01      	cmp	r3, #1
 80094a4:	9303      	str	r3, [sp, #12]
 80094a6:	bfb8      	it	lt
 80094a8:	2301      	movlt	r3, #1
 80094aa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80094ac:	2200      	movs	r2, #0
 80094ae:	6042      	str	r2, [r0, #4]
 80094b0:	2204      	movs	r2, #4
 80094b2:	f102 0614 	add.w	r6, r2, #20
 80094b6:	429e      	cmp	r6, r3
 80094b8:	6841      	ldr	r1, [r0, #4]
 80094ba:	d93d      	bls.n	8009538 <_dtoa_r+0x318>
 80094bc:	4620      	mov	r0, r4
 80094be:	f000 fcb7 	bl	8009e30 <_Balloc>
 80094c2:	9001      	str	r0, [sp, #4]
 80094c4:	2800      	cmp	r0, #0
 80094c6:	d13b      	bne.n	8009540 <_dtoa_r+0x320>
 80094c8:	4b11      	ldr	r3, [pc, #68]	; (8009510 <_dtoa_r+0x2f0>)
 80094ca:	4602      	mov	r2, r0
 80094cc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80094d0:	e6c0      	b.n	8009254 <_dtoa_r+0x34>
 80094d2:	2301      	movs	r3, #1
 80094d4:	e7df      	b.n	8009496 <_dtoa_r+0x276>
 80094d6:	bf00      	nop
 80094d8:	636f4361 	.word	0x636f4361
 80094dc:	3fd287a7 	.word	0x3fd287a7
 80094e0:	8b60c8b3 	.word	0x8b60c8b3
 80094e4:	3fc68a28 	.word	0x3fc68a28
 80094e8:	509f79fb 	.word	0x509f79fb
 80094ec:	3fd34413 	.word	0x3fd34413
 80094f0:	0800b7ae 	.word	0x0800b7ae
 80094f4:	0800b7c5 	.word	0x0800b7c5
 80094f8:	7ff00000 	.word	0x7ff00000
 80094fc:	0800b7aa 	.word	0x0800b7aa
 8009500:	0800b7a1 	.word	0x0800b7a1
 8009504:	0800b67d 	.word	0x0800b67d
 8009508:	3ff80000 	.word	0x3ff80000
 800950c:	0800b8b8 	.word	0x0800b8b8
 8009510:	0800b820 	.word	0x0800b820
 8009514:	2501      	movs	r5, #1
 8009516:	2300      	movs	r3, #0
 8009518:	9306      	str	r3, [sp, #24]
 800951a:	9508      	str	r5, [sp, #32]
 800951c:	f04f 33ff 	mov.w	r3, #4294967295
 8009520:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009524:	2200      	movs	r2, #0
 8009526:	2312      	movs	r3, #18
 8009528:	e7b0      	b.n	800948c <_dtoa_r+0x26c>
 800952a:	2301      	movs	r3, #1
 800952c:	9308      	str	r3, [sp, #32]
 800952e:	e7f5      	b.n	800951c <_dtoa_r+0x2fc>
 8009530:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009532:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009536:	e7b8      	b.n	80094aa <_dtoa_r+0x28a>
 8009538:	3101      	adds	r1, #1
 800953a:	6041      	str	r1, [r0, #4]
 800953c:	0052      	lsls	r2, r2, #1
 800953e:	e7b8      	b.n	80094b2 <_dtoa_r+0x292>
 8009540:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009542:	9a01      	ldr	r2, [sp, #4]
 8009544:	601a      	str	r2, [r3, #0]
 8009546:	9b03      	ldr	r3, [sp, #12]
 8009548:	2b0e      	cmp	r3, #14
 800954a:	f200 809d 	bhi.w	8009688 <_dtoa_r+0x468>
 800954e:	2d00      	cmp	r5, #0
 8009550:	f000 809a 	beq.w	8009688 <_dtoa_r+0x468>
 8009554:	9b00      	ldr	r3, [sp, #0]
 8009556:	2b00      	cmp	r3, #0
 8009558:	dd32      	ble.n	80095c0 <_dtoa_r+0x3a0>
 800955a:	4ab7      	ldr	r2, [pc, #732]	; (8009838 <_dtoa_r+0x618>)
 800955c:	f003 030f 	and.w	r3, r3, #15
 8009560:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009564:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009568:	9b00      	ldr	r3, [sp, #0]
 800956a:	05d8      	lsls	r0, r3, #23
 800956c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009570:	d516      	bpl.n	80095a0 <_dtoa_r+0x380>
 8009572:	4bb2      	ldr	r3, [pc, #712]	; (800983c <_dtoa_r+0x61c>)
 8009574:	ec51 0b19 	vmov	r0, r1, d9
 8009578:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800957c:	f7f7 f966 	bl	800084c <__aeabi_ddiv>
 8009580:	f007 070f 	and.w	r7, r7, #15
 8009584:	4682      	mov	sl, r0
 8009586:	468b      	mov	fp, r1
 8009588:	2503      	movs	r5, #3
 800958a:	4eac      	ldr	r6, [pc, #688]	; (800983c <_dtoa_r+0x61c>)
 800958c:	b957      	cbnz	r7, 80095a4 <_dtoa_r+0x384>
 800958e:	4642      	mov	r2, r8
 8009590:	464b      	mov	r3, r9
 8009592:	4650      	mov	r0, sl
 8009594:	4659      	mov	r1, fp
 8009596:	f7f7 f959 	bl	800084c <__aeabi_ddiv>
 800959a:	4682      	mov	sl, r0
 800959c:	468b      	mov	fp, r1
 800959e:	e028      	b.n	80095f2 <_dtoa_r+0x3d2>
 80095a0:	2502      	movs	r5, #2
 80095a2:	e7f2      	b.n	800958a <_dtoa_r+0x36a>
 80095a4:	07f9      	lsls	r1, r7, #31
 80095a6:	d508      	bpl.n	80095ba <_dtoa_r+0x39a>
 80095a8:	4640      	mov	r0, r8
 80095aa:	4649      	mov	r1, r9
 80095ac:	e9d6 2300 	ldrd	r2, r3, [r6]
 80095b0:	f7f7 f822 	bl	80005f8 <__aeabi_dmul>
 80095b4:	3501      	adds	r5, #1
 80095b6:	4680      	mov	r8, r0
 80095b8:	4689      	mov	r9, r1
 80095ba:	107f      	asrs	r7, r7, #1
 80095bc:	3608      	adds	r6, #8
 80095be:	e7e5      	b.n	800958c <_dtoa_r+0x36c>
 80095c0:	f000 809b 	beq.w	80096fa <_dtoa_r+0x4da>
 80095c4:	9b00      	ldr	r3, [sp, #0]
 80095c6:	4f9d      	ldr	r7, [pc, #628]	; (800983c <_dtoa_r+0x61c>)
 80095c8:	425e      	negs	r6, r3
 80095ca:	4b9b      	ldr	r3, [pc, #620]	; (8009838 <_dtoa_r+0x618>)
 80095cc:	f006 020f 	and.w	r2, r6, #15
 80095d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80095d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095d8:	ec51 0b19 	vmov	r0, r1, d9
 80095dc:	f7f7 f80c 	bl	80005f8 <__aeabi_dmul>
 80095e0:	1136      	asrs	r6, r6, #4
 80095e2:	4682      	mov	sl, r0
 80095e4:	468b      	mov	fp, r1
 80095e6:	2300      	movs	r3, #0
 80095e8:	2502      	movs	r5, #2
 80095ea:	2e00      	cmp	r6, #0
 80095ec:	d17a      	bne.n	80096e4 <_dtoa_r+0x4c4>
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d1d3      	bne.n	800959a <_dtoa_r+0x37a>
 80095f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	f000 8082 	beq.w	80096fe <_dtoa_r+0x4de>
 80095fa:	4b91      	ldr	r3, [pc, #580]	; (8009840 <_dtoa_r+0x620>)
 80095fc:	2200      	movs	r2, #0
 80095fe:	4650      	mov	r0, sl
 8009600:	4659      	mov	r1, fp
 8009602:	f7f7 fa6b 	bl	8000adc <__aeabi_dcmplt>
 8009606:	2800      	cmp	r0, #0
 8009608:	d079      	beq.n	80096fe <_dtoa_r+0x4de>
 800960a:	9b03      	ldr	r3, [sp, #12]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d076      	beq.n	80096fe <_dtoa_r+0x4de>
 8009610:	9b02      	ldr	r3, [sp, #8]
 8009612:	2b00      	cmp	r3, #0
 8009614:	dd36      	ble.n	8009684 <_dtoa_r+0x464>
 8009616:	9b00      	ldr	r3, [sp, #0]
 8009618:	4650      	mov	r0, sl
 800961a:	4659      	mov	r1, fp
 800961c:	1e5f      	subs	r7, r3, #1
 800961e:	2200      	movs	r2, #0
 8009620:	4b88      	ldr	r3, [pc, #544]	; (8009844 <_dtoa_r+0x624>)
 8009622:	f7f6 ffe9 	bl	80005f8 <__aeabi_dmul>
 8009626:	9e02      	ldr	r6, [sp, #8]
 8009628:	4682      	mov	sl, r0
 800962a:	468b      	mov	fp, r1
 800962c:	3501      	adds	r5, #1
 800962e:	4628      	mov	r0, r5
 8009630:	f7f6 ff78 	bl	8000524 <__aeabi_i2d>
 8009634:	4652      	mov	r2, sl
 8009636:	465b      	mov	r3, fp
 8009638:	f7f6 ffde 	bl	80005f8 <__aeabi_dmul>
 800963c:	4b82      	ldr	r3, [pc, #520]	; (8009848 <_dtoa_r+0x628>)
 800963e:	2200      	movs	r2, #0
 8009640:	f7f6 fe24 	bl	800028c <__adddf3>
 8009644:	46d0      	mov	r8, sl
 8009646:	46d9      	mov	r9, fp
 8009648:	4682      	mov	sl, r0
 800964a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800964e:	2e00      	cmp	r6, #0
 8009650:	d158      	bne.n	8009704 <_dtoa_r+0x4e4>
 8009652:	4b7e      	ldr	r3, [pc, #504]	; (800984c <_dtoa_r+0x62c>)
 8009654:	2200      	movs	r2, #0
 8009656:	4640      	mov	r0, r8
 8009658:	4649      	mov	r1, r9
 800965a:	f7f6 fe15 	bl	8000288 <__aeabi_dsub>
 800965e:	4652      	mov	r2, sl
 8009660:	465b      	mov	r3, fp
 8009662:	4680      	mov	r8, r0
 8009664:	4689      	mov	r9, r1
 8009666:	f7f7 fa57 	bl	8000b18 <__aeabi_dcmpgt>
 800966a:	2800      	cmp	r0, #0
 800966c:	f040 8295 	bne.w	8009b9a <_dtoa_r+0x97a>
 8009670:	4652      	mov	r2, sl
 8009672:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009676:	4640      	mov	r0, r8
 8009678:	4649      	mov	r1, r9
 800967a:	f7f7 fa2f 	bl	8000adc <__aeabi_dcmplt>
 800967e:	2800      	cmp	r0, #0
 8009680:	f040 8289 	bne.w	8009b96 <_dtoa_r+0x976>
 8009684:	ec5b ab19 	vmov	sl, fp, d9
 8009688:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800968a:	2b00      	cmp	r3, #0
 800968c:	f2c0 8148 	blt.w	8009920 <_dtoa_r+0x700>
 8009690:	9a00      	ldr	r2, [sp, #0]
 8009692:	2a0e      	cmp	r2, #14
 8009694:	f300 8144 	bgt.w	8009920 <_dtoa_r+0x700>
 8009698:	4b67      	ldr	r3, [pc, #412]	; (8009838 <_dtoa_r+0x618>)
 800969a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800969e:	e9d3 8900 	ldrd	r8, r9, [r3]
 80096a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	f280 80d5 	bge.w	8009854 <_dtoa_r+0x634>
 80096aa:	9b03      	ldr	r3, [sp, #12]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	f300 80d1 	bgt.w	8009854 <_dtoa_r+0x634>
 80096b2:	f040 826f 	bne.w	8009b94 <_dtoa_r+0x974>
 80096b6:	4b65      	ldr	r3, [pc, #404]	; (800984c <_dtoa_r+0x62c>)
 80096b8:	2200      	movs	r2, #0
 80096ba:	4640      	mov	r0, r8
 80096bc:	4649      	mov	r1, r9
 80096be:	f7f6 ff9b 	bl	80005f8 <__aeabi_dmul>
 80096c2:	4652      	mov	r2, sl
 80096c4:	465b      	mov	r3, fp
 80096c6:	f7f7 fa1d 	bl	8000b04 <__aeabi_dcmpge>
 80096ca:	9e03      	ldr	r6, [sp, #12]
 80096cc:	4637      	mov	r7, r6
 80096ce:	2800      	cmp	r0, #0
 80096d0:	f040 8245 	bne.w	8009b5e <_dtoa_r+0x93e>
 80096d4:	9d01      	ldr	r5, [sp, #4]
 80096d6:	2331      	movs	r3, #49	; 0x31
 80096d8:	f805 3b01 	strb.w	r3, [r5], #1
 80096dc:	9b00      	ldr	r3, [sp, #0]
 80096de:	3301      	adds	r3, #1
 80096e0:	9300      	str	r3, [sp, #0]
 80096e2:	e240      	b.n	8009b66 <_dtoa_r+0x946>
 80096e4:	07f2      	lsls	r2, r6, #31
 80096e6:	d505      	bpl.n	80096f4 <_dtoa_r+0x4d4>
 80096e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096ec:	f7f6 ff84 	bl	80005f8 <__aeabi_dmul>
 80096f0:	3501      	adds	r5, #1
 80096f2:	2301      	movs	r3, #1
 80096f4:	1076      	asrs	r6, r6, #1
 80096f6:	3708      	adds	r7, #8
 80096f8:	e777      	b.n	80095ea <_dtoa_r+0x3ca>
 80096fa:	2502      	movs	r5, #2
 80096fc:	e779      	b.n	80095f2 <_dtoa_r+0x3d2>
 80096fe:	9f00      	ldr	r7, [sp, #0]
 8009700:	9e03      	ldr	r6, [sp, #12]
 8009702:	e794      	b.n	800962e <_dtoa_r+0x40e>
 8009704:	9901      	ldr	r1, [sp, #4]
 8009706:	4b4c      	ldr	r3, [pc, #304]	; (8009838 <_dtoa_r+0x618>)
 8009708:	4431      	add	r1, r6
 800970a:	910d      	str	r1, [sp, #52]	; 0x34
 800970c:	9908      	ldr	r1, [sp, #32]
 800970e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009712:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009716:	2900      	cmp	r1, #0
 8009718:	d043      	beq.n	80097a2 <_dtoa_r+0x582>
 800971a:	494d      	ldr	r1, [pc, #308]	; (8009850 <_dtoa_r+0x630>)
 800971c:	2000      	movs	r0, #0
 800971e:	f7f7 f895 	bl	800084c <__aeabi_ddiv>
 8009722:	4652      	mov	r2, sl
 8009724:	465b      	mov	r3, fp
 8009726:	f7f6 fdaf 	bl	8000288 <__aeabi_dsub>
 800972a:	9d01      	ldr	r5, [sp, #4]
 800972c:	4682      	mov	sl, r0
 800972e:	468b      	mov	fp, r1
 8009730:	4649      	mov	r1, r9
 8009732:	4640      	mov	r0, r8
 8009734:	f7f7 fa10 	bl	8000b58 <__aeabi_d2iz>
 8009738:	4606      	mov	r6, r0
 800973a:	f7f6 fef3 	bl	8000524 <__aeabi_i2d>
 800973e:	4602      	mov	r2, r0
 8009740:	460b      	mov	r3, r1
 8009742:	4640      	mov	r0, r8
 8009744:	4649      	mov	r1, r9
 8009746:	f7f6 fd9f 	bl	8000288 <__aeabi_dsub>
 800974a:	3630      	adds	r6, #48	; 0x30
 800974c:	f805 6b01 	strb.w	r6, [r5], #1
 8009750:	4652      	mov	r2, sl
 8009752:	465b      	mov	r3, fp
 8009754:	4680      	mov	r8, r0
 8009756:	4689      	mov	r9, r1
 8009758:	f7f7 f9c0 	bl	8000adc <__aeabi_dcmplt>
 800975c:	2800      	cmp	r0, #0
 800975e:	d163      	bne.n	8009828 <_dtoa_r+0x608>
 8009760:	4642      	mov	r2, r8
 8009762:	464b      	mov	r3, r9
 8009764:	4936      	ldr	r1, [pc, #216]	; (8009840 <_dtoa_r+0x620>)
 8009766:	2000      	movs	r0, #0
 8009768:	f7f6 fd8e 	bl	8000288 <__aeabi_dsub>
 800976c:	4652      	mov	r2, sl
 800976e:	465b      	mov	r3, fp
 8009770:	f7f7 f9b4 	bl	8000adc <__aeabi_dcmplt>
 8009774:	2800      	cmp	r0, #0
 8009776:	f040 80b5 	bne.w	80098e4 <_dtoa_r+0x6c4>
 800977a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800977c:	429d      	cmp	r5, r3
 800977e:	d081      	beq.n	8009684 <_dtoa_r+0x464>
 8009780:	4b30      	ldr	r3, [pc, #192]	; (8009844 <_dtoa_r+0x624>)
 8009782:	2200      	movs	r2, #0
 8009784:	4650      	mov	r0, sl
 8009786:	4659      	mov	r1, fp
 8009788:	f7f6 ff36 	bl	80005f8 <__aeabi_dmul>
 800978c:	4b2d      	ldr	r3, [pc, #180]	; (8009844 <_dtoa_r+0x624>)
 800978e:	4682      	mov	sl, r0
 8009790:	468b      	mov	fp, r1
 8009792:	4640      	mov	r0, r8
 8009794:	4649      	mov	r1, r9
 8009796:	2200      	movs	r2, #0
 8009798:	f7f6 ff2e 	bl	80005f8 <__aeabi_dmul>
 800979c:	4680      	mov	r8, r0
 800979e:	4689      	mov	r9, r1
 80097a0:	e7c6      	b.n	8009730 <_dtoa_r+0x510>
 80097a2:	4650      	mov	r0, sl
 80097a4:	4659      	mov	r1, fp
 80097a6:	f7f6 ff27 	bl	80005f8 <__aeabi_dmul>
 80097aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097ac:	9d01      	ldr	r5, [sp, #4]
 80097ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80097b0:	4682      	mov	sl, r0
 80097b2:	468b      	mov	fp, r1
 80097b4:	4649      	mov	r1, r9
 80097b6:	4640      	mov	r0, r8
 80097b8:	f7f7 f9ce 	bl	8000b58 <__aeabi_d2iz>
 80097bc:	4606      	mov	r6, r0
 80097be:	f7f6 feb1 	bl	8000524 <__aeabi_i2d>
 80097c2:	3630      	adds	r6, #48	; 0x30
 80097c4:	4602      	mov	r2, r0
 80097c6:	460b      	mov	r3, r1
 80097c8:	4640      	mov	r0, r8
 80097ca:	4649      	mov	r1, r9
 80097cc:	f7f6 fd5c 	bl	8000288 <__aeabi_dsub>
 80097d0:	f805 6b01 	strb.w	r6, [r5], #1
 80097d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097d6:	429d      	cmp	r5, r3
 80097d8:	4680      	mov	r8, r0
 80097da:	4689      	mov	r9, r1
 80097dc:	f04f 0200 	mov.w	r2, #0
 80097e0:	d124      	bne.n	800982c <_dtoa_r+0x60c>
 80097e2:	4b1b      	ldr	r3, [pc, #108]	; (8009850 <_dtoa_r+0x630>)
 80097e4:	4650      	mov	r0, sl
 80097e6:	4659      	mov	r1, fp
 80097e8:	f7f6 fd50 	bl	800028c <__adddf3>
 80097ec:	4602      	mov	r2, r0
 80097ee:	460b      	mov	r3, r1
 80097f0:	4640      	mov	r0, r8
 80097f2:	4649      	mov	r1, r9
 80097f4:	f7f7 f990 	bl	8000b18 <__aeabi_dcmpgt>
 80097f8:	2800      	cmp	r0, #0
 80097fa:	d173      	bne.n	80098e4 <_dtoa_r+0x6c4>
 80097fc:	4652      	mov	r2, sl
 80097fe:	465b      	mov	r3, fp
 8009800:	4913      	ldr	r1, [pc, #76]	; (8009850 <_dtoa_r+0x630>)
 8009802:	2000      	movs	r0, #0
 8009804:	f7f6 fd40 	bl	8000288 <__aeabi_dsub>
 8009808:	4602      	mov	r2, r0
 800980a:	460b      	mov	r3, r1
 800980c:	4640      	mov	r0, r8
 800980e:	4649      	mov	r1, r9
 8009810:	f7f7 f964 	bl	8000adc <__aeabi_dcmplt>
 8009814:	2800      	cmp	r0, #0
 8009816:	f43f af35 	beq.w	8009684 <_dtoa_r+0x464>
 800981a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800981c:	1e6b      	subs	r3, r5, #1
 800981e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009820:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009824:	2b30      	cmp	r3, #48	; 0x30
 8009826:	d0f8      	beq.n	800981a <_dtoa_r+0x5fa>
 8009828:	9700      	str	r7, [sp, #0]
 800982a:	e049      	b.n	80098c0 <_dtoa_r+0x6a0>
 800982c:	4b05      	ldr	r3, [pc, #20]	; (8009844 <_dtoa_r+0x624>)
 800982e:	f7f6 fee3 	bl	80005f8 <__aeabi_dmul>
 8009832:	4680      	mov	r8, r0
 8009834:	4689      	mov	r9, r1
 8009836:	e7bd      	b.n	80097b4 <_dtoa_r+0x594>
 8009838:	0800b8b8 	.word	0x0800b8b8
 800983c:	0800b890 	.word	0x0800b890
 8009840:	3ff00000 	.word	0x3ff00000
 8009844:	40240000 	.word	0x40240000
 8009848:	401c0000 	.word	0x401c0000
 800984c:	40140000 	.word	0x40140000
 8009850:	3fe00000 	.word	0x3fe00000
 8009854:	9d01      	ldr	r5, [sp, #4]
 8009856:	4656      	mov	r6, sl
 8009858:	465f      	mov	r7, fp
 800985a:	4642      	mov	r2, r8
 800985c:	464b      	mov	r3, r9
 800985e:	4630      	mov	r0, r6
 8009860:	4639      	mov	r1, r7
 8009862:	f7f6 fff3 	bl	800084c <__aeabi_ddiv>
 8009866:	f7f7 f977 	bl	8000b58 <__aeabi_d2iz>
 800986a:	4682      	mov	sl, r0
 800986c:	f7f6 fe5a 	bl	8000524 <__aeabi_i2d>
 8009870:	4642      	mov	r2, r8
 8009872:	464b      	mov	r3, r9
 8009874:	f7f6 fec0 	bl	80005f8 <__aeabi_dmul>
 8009878:	4602      	mov	r2, r0
 800987a:	460b      	mov	r3, r1
 800987c:	4630      	mov	r0, r6
 800987e:	4639      	mov	r1, r7
 8009880:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009884:	f7f6 fd00 	bl	8000288 <__aeabi_dsub>
 8009888:	f805 6b01 	strb.w	r6, [r5], #1
 800988c:	9e01      	ldr	r6, [sp, #4]
 800988e:	9f03      	ldr	r7, [sp, #12]
 8009890:	1bae      	subs	r6, r5, r6
 8009892:	42b7      	cmp	r7, r6
 8009894:	4602      	mov	r2, r0
 8009896:	460b      	mov	r3, r1
 8009898:	d135      	bne.n	8009906 <_dtoa_r+0x6e6>
 800989a:	f7f6 fcf7 	bl	800028c <__adddf3>
 800989e:	4642      	mov	r2, r8
 80098a0:	464b      	mov	r3, r9
 80098a2:	4606      	mov	r6, r0
 80098a4:	460f      	mov	r7, r1
 80098a6:	f7f7 f937 	bl	8000b18 <__aeabi_dcmpgt>
 80098aa:	b9d0      	cbnz	r0, 80098e2 <_dtoa_r+0x6c2>
 80098ac:	4642      	mov	r2, r8
 80098ae:	464b      	mov	r3, r9
 80098b0:	4630      	mov	r0, r6
 80098b2:	4639      	mov	r1, r7
 80098b4:	f7f7 f908 	bl	8000ac8 <__aeabi_dcmpeq>
 80098b8:	b110      	cbz	r0, 80098c0 <_dtoa_r+0x6a0>
 80098ba:	f01a 0f01 	tst.w	sl, #1
 80098be:	d110      	bne.n	80098e2 <_dtoa_r+0x6c2>
 80098c0:	4620      	mov	r0, r4
 80098c2:	ee18 1a10 	vmov	r1, s16
 80098c6:	f000 faf3 	bl	8009eb0 <_Bfree>
 80098ca:	2300      	movs	r3, #0
 80098cc:	9800      	ldr	r0, [sp, #0]
 80098ce:	702b      	strb	r3, [r5, #0]
 80098d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098d2:	3001      	adds	r0, #1
 80098d4:	6018      	str	r0, [r3, #0]
 80098d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098d8:	2b00      	cmp	r3, #0
 80098da:	f43f acf1 	beq.w	80092c0 <_dtoa_r+0xa0>
 80098de:	601d      	str	r5, [r3, #0]
 80098e0:	e4ee      	b.n	80092c0 <_dtoa_r+0xa0>
 80098e2:	9f00      	ldr	r7, [sp, #0]
 80098e4:	462b      	mov	r3, r5
 80098e6:	461d      	mov	r5, r3
 80098e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80098ec:	2a39      	cmp	r2, #57	; 0x39
 80098ee:	d106      	bne.n	80098fe <_dtoa_r+0x6de>
 80098f0:	9a01      	ldr	r2, [sp, #4]
 80098f2:	429a      	cmp	r2, r3
 80098f4:	d1f7      	bne.n	80098e6 <_dtoa_r+0x6c6>
 80098f6:	9901      	ldr	r1, [sp, #4]
 80098f8:	2230      	movs	r2, #48	; 0x30
 80098fa:	3701      	adds	r7, #1
 80098fc:	700a      	strb	r2, [r1, #0]
 80098fe:	781a      	ldrb	r2, [r3, #0]
 8009900:	3201      	adds	r2, #1
 8009902:	701a      	strb	r2, [r3, #0]
 8009904:	e790      	b.n	8009828 <_dtoa_r+0x608>
 8009906:	4ba6      	ldr	r3, [pc, #664]	; (8009ba0 <_dtoa_r+0x980>)
 8009908:	2200      	movs	r2, #0
 800990a:	f7f6 fe75 	bl	80005f8 <__aeabi_dmul>
 800990e:	2200      	movs	r2, #0
 8009910:	2300      	movs	r3, #0
 8009912:	4606      	mov	r6, r0
 8009914:	460f      	mov	r7, r1
 8009916:	f7f7 f8d7 	bl	8000ac8 <__aeabi_dcmpeq>
 800991a:	2800      	cmp	r0, #0
 800991c:	d09d      	beq.n	800985a <_dtoa_r+0x63a>
 800991e:	e7cf      	b.n	80098c0 <_dtoa_r+0x6a0>
 8009920:	9a08      	ldr	r2, [sp, #32]
 8009922:	2a00      	cmp	r2, #0
 8009924:	f000 80d7 	beq.w	8009ad6 <_dtoa_r+0x8b6>
 8009928:	9a06      	ldr	r2, [sp, #24]
 800992a:	2a01      	cmp	r2, #1
 800992c:	f300 80ba 	bgt.w	8009aa4 <_dtoa_r+0x884>
 8009930:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009932:	2a00      	cmp	r2, #0
 8009934:	f000 80b2 	beq.w	8009a9c <_dtoa_r+0x87c>
 8009938:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800993c:	9e07      	ldr	r6, [sp, #28]
 800993e:	9d04      	ldr	r5, [sp, #16]
 8009940:	9a04      	ldr	r2, [sp, #16]
 8009942:	441a      	add	r2, r3
 8009944:	9204      	str	r2, [sp, #16]
 8009946:	9a05      	ldr	r2, [sp, #20]
 8009948:	2101      	movs	r1, #1
 800994a:	441a      	add	r2, r3
 800994c:	4620      	mov	r0, r4
 800994e:	9205      	str	r2, [sp, #20]
 8009950:	f000 fb66 	bl	800a020 <__i2b>
 8009954:	4607      	mov	r7, r0
 8009956:	2d00      	cmp	r5, #0
 8009958:	dd0c      	ble.n	8009974 <_dtoa_r+0x754>
 800995a:	9b05      	ldr	r3, [sp, #20]
 800995c:	2b00      	cmp	r3, #0
 800995e:	dd09      	ble.n	8009974 <_dtoa_r+0x754>
 8009960:	42ab      	cmp	r3, r5
 8009962:	9a04      	ldr	r2, [sp, #16]
 8009964:	bfa8      	it	ge
 8009966:	462b      	movge	r3, r5
 8009968:	1ad2      	subs	r2, r2, r3
 800996a:	9204      	str	r2, [sp, #16]
 800996c:	9a05      	ldr	r2, [sp, #20]
 800996e:	1aed      	subs	r5, r5, r3
 8009970:	1ad3      	subs	r3, r2, r3
 8009972:	9305      	str	r3, [sp, #20]
 8009974:	9b07      	ldr	r3, [sp, #28]
 8009976:	b31b      	cbz	r3, 80099c0 <_dtoa_r+0x7a0>
 8009978:	9b08      	ldr	r3, [sp, #32]
 800997a:	2b00      	cmp	r3, #0
 800997c:	f000 80af 	beq.w	8009ade <_dtoa_r+0x8be>
 8009980:	2e00      	cmp	r6, #0
 8009982:	dd13      	ble.n	80099ac <_dtoa_r+0x78c>
 8009984:	4639      	mov	r1, r7
 8009986:	4632      	mov	r2, r6
 8009988:	4620      	mov	r0, r4
 800998a:	f000 fc09 	bl	800a1a0 <__pow5mult>
 800998e:	ee18 2a10 	vmov	r2, s16
 8009992:	4601      	mov	r1, r0
 8009994:	4607      	mov	r7, r0
 8009996:	4620      	mov	r0, r4
 8009998:	f000 fb58 	bl	800a04c <__multiply>
 800999c:	ee18 1a10 	vmov	r1, s16
 80099a0:	4680      	mov	r8, r0
 80099a2:	4620      	mov	r0, r4
 80099a4:	f000 fa84 	bl	8009eb0 <_Bfree>
 80099a8:	ee08 8a10 	vmov	s16, r8
 80099ac:	9b07      	ldr	r3, [sp, #28]
 80099ae:	1b9a      	subs	r2, r3, r6
 80099b0:	d006      	beq.n	80099c0 <_dtoa_r+0x7a0>
 80099b2:	ee18 1a10 	vmov	r1, s16
 80099b6:	4620      	mov	r0, r4
 80099b8:	f000 fbf2 	bl	800a1a0 <__pow5mult>
 80099bc:	ee08 0a10 	vmov	s16, r0
 80099c0:	2101      	movs	r1, #1
 80099c2:	4620      	mov	r0, r4
 80099c4:	f000 fb2c 	bl	800a020 <__i2b>
 80099c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	4606      	mov	r6, r0
 80099ce:	f340 8088 	ble.w	8009ae2 <_dtoa_r+0x8c2>
 80099d2:	461a      	mov	r2, r3
 80099d4:	4601      	mov	r1, r0
 80099d6:	4620      	mov	r0, r4
 80099d8:	f000 fbe2 	bl	800a1a0 <__pow5mult>
 80099dc:	9b06      	ldr	r3, [sp, #24]
 80099de:	2b01      	cmp	r3, #1
 80099e0:	4606      	mov	r6, r0
 80099e2:	f340 8081 	ble.w	8009ae8 <_dtoa_r+0x8c8>
 80099e6:	f04f 0800 	mov.w	r8, #0
 80099ea:	6933      	ldr	r3, [r6, #16]
 80099ec:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80099f0:	6918      	ldr	r0, [r3, #16]
 80099f2:	f000 fac5 	bl	8009f80 <__hi0bits>
 80099f6:	f1c0 0020 	rsb	r0, r0, #32
 80099fa:	9b05      	ldr	r3, [sp, #20]
 80099fc:	4418      	add	r0, r3
 80099fe:	f010 001f 	ands.w	r0, r0, #31
 8009a02:	f000 8092 	beq.w	8009b2a <_dtoa_r+0x90a>
 8009a06:	f1c0 0320 	rsb	r3, r0, #32
 8009a0a:	2b04      	cmp	r3, #4
 8009a0c:	f340 808a 	ble.w	8009b24 <_dtoa_r+0x904>
 8009a10:	f1c0 001c 	rsb	r0, r0, #28
 8009a14:	9b04      	ldr	r3, [sp, #16]
 8009a16:	4403      	add	r3, r0
 8009a18:	9304      	str	r3, [sp, #16]
 8009a1a:	9b05      	ldr	r3, [sp, #20]
 8009a1c:	4403      	add	r3, r0
 8009a1e:	4405      	add	r5, r0
 8009a20:	9305      	str	r3, [sp, #20]
 8009a22:	9b04      	ldr	r3, [sp, #16]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	dd07      	ble.n	8009a38 <_dtoa_r+0x818>
 8009a28:	ee18 1a10 	vmov	r1, s16
 8009a2c:	461a      	mov	r2, r3
 8009a2e:	4620      	mov	r0, r4
 8009a30:	f000 fc10 	bl	800a254 <__lshift>
 8009a34:	ee08 0a10 	vmov	s16, r0
 8009a38:	9b05      	ldr	r3, [sp, #20]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	dd05      	ble.n	8009a4a <_dtoa_r+0x82a>
 8009a3e:	4631      	mov	r1, r6
 8009a40:	461a      	mov	r2, r3
 8009a42:	4620      	mov	r0, r4
 8009a44:	f000 fc06 	bl	800a254 <__lshift>
 8009a48:	4606      	mov	r6, r0
 8009a4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d06e      	beq.n	8009b2e <_dtoa_r+0x90e>
 8009a50:	ee18 0a10 	vmov	r0, s16
 8009a54:	4631      	mov	r1, r6
 8009a56:	f000 fc6d 	bl	800a334 <__mcmp>
 8009a5a:	2800      	cmp	r0, #0
 8009a5c:	da67      	bge.n	8009b2e <_dtoa_r+0x90e>
 8009a5e:	9b00      	ldr	r3, [sp, #0]
 8009a60:	3b01      	subs	r3, #1
 8009a62:	ee18 1a10 	vmov	r1, s16
 8009a66:	9300      	str	r3, [sp, #0]
 8009a68:	220a      	movs	r2, #10
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	4620      	mov	r0, r4
 8009a6e:	f000 fa41 	bl	8009ef4 <__multadd>
 8009a72:	9b08      	ldr	r3, [sp, #32]
 8009a74:	ee08 0a10 	vmov	s16, r0
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	f000 81b1 	beq.w	8009de0 <_dtoa_r+0xbc0>
 8009a7e:	2300      	movs	r3, #0
 8009a80:	4639      	mov	r1, r7
 8009a82:	220a      	movs	r2, #10
 8009a84:	4620      	mov	r0, r4
 8009a86:	f000 fa35 	bl	8009ef4 <__multadd>
 8009a8a:	9b02      	ldr	r3, [sp, #8]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	4607      	mov	r7, r0
 8009a90:	f300 808e 	bgt.w	8009bb0 <_dtoa_r+0x990>
 8009a94:	9b06      	ldr	r3, [sp, #24]
 8009a96:	2b02      	cmp	r3, #2
 8009a98:	dc51      	bgt.n	8009b3e <_dtoa_r+0x91e>
 8009a9a:	e089      	b.n	8009bb0 <_dtoa_r+0x990>
 8009a9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009a9e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009aa2:	e74b      	b.n	800993c <_dtoa_r+0x71c>
 8009aa4:	9b03      	ldr	r3, [sp, #12]
 8009aa6:	1e5e      	subs	r6, r3, #1
 8009aa8:	9b07      	ldr	r3, [sp, #28]
 8009aaa:	42b3      	cmp	r3, r6
 8009aac:	bfbf      	itttt	lt
 8009aae:	9b07      	ldrlt	r3, [sp, #28]
 8009ab0:	9607      	strlt	r6, [sp, #28]
 8009ab2:	1af2      	sublt	r2, r6, r3
 8009ab4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009ab6:	bfb6      	itet	lt
 8009ab8:	189b      	addlt	r3, r3, r2
 8009aba:	1b9e      	subge	r6, r3, r6
 8009abc:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009abe:	9b03      	ldr	r3, [sp, #12]
 8009ac0:	bfb8      	it	lt
 8009ac2:	2600      	movlt	r6, #0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	bfb7      	itett	lt
 8009ac8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009acc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009ad0:	1a9d      	sublt	r5, r3, r2
 8009ad2:	2300      	movlt	r3, #0
 8009ad4:	e734      	b.n	8009940 <_dtoa_r+0x720>
 8009ad6:	9e07      	ldr	r6, [sp, #28]
 8009ad8:	9d04      	ldr	r5, [sp, #16]
 8009ada:	9f08      	ldr	r7, [sp, #32]
 8009adc:	e73b      	b.n	8009956 <_dtoa_r+0x736>
 8009ade:	9a07      	ldr	r2, [sp, #28]
 8009ae0:	e767      	b.n	80099b2 <_dtoa_r+0x792>
 8009ae2:	9b06      	ldr	r3, [sp, #24]
 8009ae4:	2b01      	cmp	r3, #1
 8009ae6:	dc18      	bgt.n	8009b1a <_dtoa_r+0x8fa>
 8009ae8:	f1ba 0f00 	cmp.w	sl, #0
 8009aec:	d115      	bne.n	8009b1a <_dtoa_r+0x8fa>
 8009aee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009af2:	b993      	cbnz	r3, 8009b1a <_dtoa_r+0x8fa>
 8009af4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009af8:	0d1b      	lsrs	r3, r3, #20
 8009afa:	051b      	lsls	r3, r3, #20
 8009afc:	b183      	cbz	r3, 8009b20 <_dtoa_r+0x900>
 8009afe:	9b04      	ldr	r3, [sp, #16]
 8009b00:	3301      	adds	r3, #1
 8009b02:	9304      	str	r3, [sp, #16]
 8009b04:	9b05      	ldr	r3, [sp, #20]
 8009b06:	3301      	adds	r3, #1
 8009b08:	9305      	str	r3, [sp, #20]
 8009b0a:	f04f 0801 	mov.w	r8, #1
 8009b0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	f47f af6a 	bne.w	80099ea <_dtoa_r+0x7ca>
 8009b16:	2001      	movs	r0, #1
 8009b18:	e76f      	b.n	80099fa <_dtoa_r+0x7da>
 8009b1a:	f04f 0800 	mov.w	r8, #0
 8009b1e:	e7f6      	b.n	8009b0e <_dtoa_r+0x8ee>
 8009b20:	4698      	mov	r8, r3
 8009b22:	e7f4      	b.n	8009b0e <_dtoa_r+0x8ee>
 8009b24:	f43f af7d 	beq.w	8009a22 <_dtoa_r+0x802>
 8009b28:	4618      	mov	r0, r3
 8009b2a:	301c      	adds	r0, #28
 8009b2c:	e772      	b.n	8009a14 <_dtoa_r+0x7f4>
 8009b2e:	9b03      	ldr	r3, [sp, #12]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	dc37      	bgt.n	8009ba4 <_dtoa_r+0x984>
 8009b34:	9b06      	ldr	r3, [sp, #24]
 8009b36:	2b02      	cmp	r3, #2
 8009b38:	dd34      	ble.n	8009ba4 <_dtoa_r+0x984>
 8009b3a:	9b03      	ldr	r3, [sp, #12]
 8009b3c:	9302      	str	r3, [sp, #8]
 8009b3e:	9b02      	ldr	r3, [sp, #8]
 8009b40:	b96b      	cbnz	r3, 8009b5e <_dtoa_r+0x93e>
 8009b42:	4631      	mov	r1, r6
 8009b44:	2205      	movs	r2, #5
 8009b46:	4620      	mov	r0, r4
 8009b48:	f000 f9d4 	bl	8009ef4 <__multadd>
 8009b4c:	4601      	mov	r1, r0
 8009b4e:	4606      	mov	r6, r0
 8009b50:	ee18 0a10 	vmov	r0, s16
 8009b54:	f000 fbee 	bl	800a334 <__mcmp>
 8009b58:	2800      	cmp	r0, #0
 8009b5a:	f73f adbb 	bgt.w	80096d4 <_dtoa_r+0x4b4>
 8009b5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b60:	9d01      	ldr	r5, [sp, #4]
 8009b62:	43db      	mvns	r3, r3
 8009b64:	9300      	str	r3, [sp, #0]
 8009b66:	f04f 0800 	mov.w	r8, #0
 8009b6a:	4631      	mov	r1, r6
 8009b6c:	4620      	mov	r0, r4
 8009b6e:	f000 f99f 	bl	8009eb0 <_Bfree>
 8009b72:	2f00      	cmp	r7, #0
 8009b74:	f43f aea4 	beq.w	80098c0 <_dtoa_r+0x6a0>
 8009b78:	f1b8 0f00 	cmp.w	r8, #0
 8009b7c:	d005      	beq.n	8009b8a <_dtoa_r+0x96a>
 8009b7e:	45b8      	cmp	r8, r7
 8009b80:	d003      	beq.n	8009b8a <_dtoa_r+0x96a>
 8009b82:	4641      	mov	r1, r8
 8009b84:	4620      	mov	r0, r4
 8009b86:	f000 f993 	bl	8009eb0 <_Bfree>
 8009b8a:	4639      	mov	r1, r7
 8009b8c:	4620      	mov	r0, r4
 8009b8e:	f000 f98f 	bl	8009eb0 <_Bfree>
 8009b92:	e695      	b.n	80098c0 <_dtoa_r+0x6a0>
 8009b94:	2600      	movs	r6, #0
 8009b96:	4637      	mov	r7, r6
 8009b98:	e7e1      	b.n	8009b5e <_dtoa_r+0x93e>
 8009b9a:	9700      	str	r7, [sp, #0]
 8009b9c:	4637      	mov	r7, r6
 8009b9e:	e599      	b.n	80096d4 <_dtoa_r+0x4b4>
 8009ba0:	40240000 	.word	0x40240000
 8009ba4:	9b08      	ldr	r3, [sp, #32]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	f000 80ca 	beq.w	8009d40 <_dtoa_r+0xb20>
 8009bac:	9b03      	ldr	r3, [sp, #12]
 8009bae:	9302      	str	r3, [sp, #8]
 8009bb0:	2d00      	cmp	r5, #0
 8009bb2:	dd05      	ble.n	8009bc0 <_dtoa_r+0x9a0>
 8009bb4:	4639      	mov	r1, r7
 8009bb6:	462a      	mov	r2, r5
 8009bb8:	4620      	mov	r0, r4
 8009bba:	f000 fb4b 	bl	800a254 <__lshift>
 8009bbe:	4607      	mov	r7, r0
 8009bc0:	f1b8 0f00 	cmp.w	r8, #0
 8009bc4:	d05b      	beq.n	8009c7e <_dtoa_r+0xa5e>
 8009bc6:	6879      	ldr	r1, [r7, #4]
 8009bc8:	4620      	mov	r0, r4
 8009bca:	f000 f931 	bl	8009e30 <_Balloc>
 8009bce:	4605      	mov	r5, r0
 8009bd0:	b928      	cbnz	r0, 8009bde <_dtoa_r+0x9be>
 8009bd2:	4b87      	ldr	r3, [pc, #540]	; (8009df0 <_dtoa_r+0xbd0>)
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009bda:	f7ff bb3b 	b.w	8009254 <_dtoa_r+0x34>
 8009bde:	693a      	ldr	r2, [r7, #16]
 8009be0:	3202      	adds	r2, #2
 8009be2:	0092      	lsls	r2, r2, #2
 8009be4:	f107 010c 	add.w	r1, r7, #12
 8009be8:	300c      	adds	r0, #12
 8009bea:	f000 f913 	bl	8009e14 <memcpy>
 8009bee:	2201      	movs	r2, #1
 8009bf0:	4629      	mov	r1, r5
 8009bf2:	4620      	mov	r0, r4
 8009bf4:	f000 fb2e 	bl	800a254 <__lshift>
 8009bf8:	9b01      	ldr	r3, [sp, #4]
 8009bfa:	f103 0901 	add.w	r9, r3, #1
 8009bfe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009c02:	4413      	add	r3, r2
 8009c04:	9305      	str	r3, [sp, #20]
 8009c06:	f00a 0301 	and.w	r3, sl, #1
 8009c0a:	46b8      	mov	r8, r7
 8009c0c:	9304      	str	r3, [sp, #16]
 8009c0e:	4607      	mov	r7, r0
 8009c10:	4631      	mov	r1, r6
 8009c12:	ee18 0a10 	vmov	r0, s16
 8009c16:	f7ff fa77 	bl	8009108 <quorem>
 8009c1a:	4641      	mov	r1, r8
 8009c1c:	9002      	str	r0, [sp, #8]
 8009c1e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009c22:	ee18 0a10 	vmov	r0, s16
 8009c26:	f000 fb85 	bl	800a334 <__mcmp>
 8009c2a:	463a      	mov	r2, r7
 8009c2c:	9003      	str	r0, [sp, #12]
 8009c2e:	4631      	mov	r1, r6
 8009c30:	4620      	mov	r0, r4
 8009c32:	f000 fb9b 	bl	800a36c <__mdiff>
 8009c36:	68c2      	ldr	r2, [r0, #12]
 8009c38:	f109 3bff 	add.w	fp, r9, #4294967295
 8009c3c:	4605      	mov	r5, r0
 8009c3e:	bb02      	cbnz	r2, 8009c82 <_dtoa_r+0xa62>
 8009c40:	4601      	mov	r1, r0
 8009c42:	ee18 0a10 	vmov	r0, s16
 8009c46:	f000 fb75 	bl	800a334 <__mcmp>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	4629      	mov	r1, r5
 8009c4e:	4620      	mov	r0, r4
 8009c50:	9207      	str	r2, [sp, #28]
 8009c52:	f000 f92d 	bl	8009eb0 <_Bfree>
 8009c56:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009c5a:	ea43 0102 	orr.w	r1, r3, r2
 8009c5e:	9b04      	ldr	r3, [sp, #16]
 8009c60:	430b      	orrs	r3, r1
 8009c62:	464d      	mov	r5, r9
 8009c64:	d10f      	bne.n	8009c86 <_dtoa_r+0xa66>
 8009c66:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009c6a:	d02a      	beq.n	8009cc2 <_dtoa_r+0xaa2>
 8009c6c:	9b03      	ldr	r3, [sp, #12]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	dd02      	ble.n	8009c78 <_dtoa_r+0xa58>
 8009c72:	9b02      	ldr	r3, [sp, #8]
 8009c74:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009c78:	f88b a000 	strb.w	sl, [fp]
 8009c7c:	e775      	b.n	8009b6a <_dtoa_r+0x94a>
 8009c7e:	4638      	mov	r0, r7
 8009c80:	e7ba      	b.n	8009bf8 <_dtoa_r+0x9d8>
 8009c82:	2201      	movs	r2, #1
 8009c84:	e7e2      	b.n	8009c4c <_dtoa_r+0xa2c>
 8009c86:	9b03      	ldr	r3, [sp, #12]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	db04      	blt.n	8009c96 <_dtoa_r+0xa76>
 8009c8c:	9906      	ldr	r1, [sp, #24]
 8009c8e:	430b      	orrs	r3, r1
 8009c90:	9904      	ldr	r1, [sp, #16]
 8009c92:	430b      	orrs	r3, r1
 8009c94:	d122      	bne.n	8009cdc <_dtoa_r+0xabc>
 8009c96:	2a00      	cmp	r2, #0
 8009c98:	ddee      	ble.n	8009c78 <_dtoa_r+0xa58>
 8009c9a:	ee18 1a10 	vmov	r1, s16
 8009c9e:	2201      	movs	r2, #1
 8009ca0:	4620      	mov	r0, r4
 8009ca2:	f000 fad7 	bl	800a254 <__lshift>
 8009ca6:	4631      	mov	r1, r6
 8009ca8:	ee08 0a10 	vmov	s16, r0
 8009cac:	f000 fb42 	bl	800a334 <__mcmp>
 8009cb0:	2800      	cmp	r0, #0
 8009cb2:	dc03      	bgt.n	8009cbc <_dtoa_r+0xa9c>
 8009cb4:	d1e0      	bne.n	8009c78 <_dtoa_r+0xa58>
 8009cb6:	f01a 0f01 	tst.w	sl, #1
 8009cba:	d0dd      	beq.n	8009c78 <_dtoa_r+0xa58>
 8009cbc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009cc0:	d1d7      	bne.n	8009c72 <_dtoa_r+0xa52>
 8009cc2:	2339      	movs	r3, #57	; 0x39
 8009cc4:	f88b 3000 	strb.w	r3, [fp]
 8009cc8:	462b      	mov	r3, r5
 8009cca:	461d      	mov	r5, r3
 8009ccc:	3b01      	subs	r3, #1
 8009cce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009cd2:	2a39      	cmp	r2, #57	; 0x39
 8009cd4:	d071      	beq.n	8009dba <_dtoa_r+0xb9a>
 8009cd6:	3201      	adds	r2, #1
 8009cd8:	701a      	strb	r2, [r3, #0]
 8009cda:	e746      	b.n	8009b6a <_dtoa_r+0x94a>
 8009cdc:	2a00      	cmp	r2, #0
 8009cde:	dd07      	ble.n	8009cf0 <_dtoa_r+0xad0>
 8009ce0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009ce4:	d0ed      	beq.n	8009cc2 <_dtoa_r+0xaa2>
 8009ce6:	f10a 0301 	add.w	r3, sl, #1
 8009cea:	f88b 3000 	strb.w	r3, [fp]
 8009cee:	e73c      	b.n	8009b6a <_dtoa_r+0x94a>
 8009cf0:	9b05      	ldr	r3, [sp, #20]
 8009cf2:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009cf6:	4599      	cmp	r9, r3
 8009cf8:	d047      	beq.n	8009d8a <_dtoa_r+0xb6a>
 8009cfa:	ee18 1a10 	vmov	r1, s16
 8009cfe:	2300      	movs	r3, #0
 8009d00:	220a      	movs	r2, #10
 8009d02:	4620      	mov	r0, r4
 8009d04:	f000 f8f6 	bl	8009ef4 <__multadd>
 8009d08:	45b8      	cmp	r8, r7
 8009d0a:	ee08 0a10 	vmov	s16, r0
 8009d0e:	f04f 0300 	mov.w	r3, #0
 8009d12:	f04f 020a 	mov.w	r2, #10
 8009d16:	4641      	mov	r1, r8
 8009d18:	4620      	mov	r0, r4
 8009d1a:	d106      	bne.n	8009d2a <_dtoa_r+0xb0a>
 8009d1c:	f000 f8ea 	bl	8009ef4 <__multadd>
 8009d20:	4680      	mov	r8, r0
 8009d22:	4607      	mov	r7, r0
 8009d24:	f109 0901 	add.w	r9, r9, #1
 8009d28:	e772      	b.n	8009c10 <_dtoa_r+0x9f0>
 8009d2a:	f000 f8e3 	bl	8009ef4 <__multadd>
 8009d2e:	4639      	mov	r1, r7
 8009d30:	4680      	mov	r8, r0
 8009d32:	2300      	movs	r3, #0
 8009d34:	220a      	movs	r2, #10
 8009d36:	4620      	mov	r0, r4
 8009d38:	f000 f8dc 	bl	8009ef4 <__multadd>
 8009d3c:	4607      	mov	r7, r0
 8009d3e:	e7f1      	b.n	8009d24 <_dtoa_r+0xb04>
 8009d40:	9b03      	ldr	r3, [sp, #12]
 8009d42:	9302      	str	r3, [sp, #8]
 8009d44:	9d01      	ldr	r5, [sp, #4]
 8009d46:	ee18 0a10 	vmov	r0, s16
 8009d4a:	4631      	mov	r1, r6
 8009d4c:	f7ff f9dc 	bl	8009108 <quorem>
 8009d50:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009d54:	9b01      	ldr	r3, [sp, #4]
 8009d56:	f805 ab01 	strb.w	sl, [r5], #1
 8009d5a:	1aea      	subs	r2, r5, r3
 8009d5c:	9b02      	ldr	r3, [sp, #8]
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	dd09      	ble.n	8009d76 <_dtoa_r+0xb56>
 8009d62:	ee18 1a10 	vmov	r1, s16
 8009d66:	2300      	movs	r3, #0
 8009d68:	220a      	movs	r2, #10
 8009d6a:	4620      	mov	r0, r4
 8009d6c:	f000 f8c2 	bl	8009ef4 <__multadd>
 8009d70:	ee08 0a10 	vmov	s16, r0
 8009d74:	e7e7      	b.n	8009d46 <_dtoa_r+0xb26>
 8009d76:	9b02      	ldr	r3, [sp, #8]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	bfc8      	it	gt
 8009d7c:	461d      	movgt	r5, r3
 8009d7e:	9b01      	ldr	r3, [sp, #4]
 8009d80:	bfd8      	it	le
 8009d82:	2501      	movle	r5, #1
 8009d84:	441d      	add	r5, r3
 8009d86:	f04f 0800 	mov.w	r8, #0
 8009d8a:	ee18 1a10 	vmov	r1, s16
 8009d8e:	2201      	movs	r2, #1
 8009d90:	4620      	mov	r0, r4
 8009d92:	f000 fa5f 	bl	800a254 <__lshift>
 8009d96:	4631      	mov	r1, r6
 8009d98:	ee08 0a10 	vmov	s16, r0
 8009d9c:	f000 faca 	bl	800a334 <__mcmp>
 8009da0:	2800      	cmp	r0, #0
 8009da2:	dc91      	bgt.n	8009cc8 <_dtoa_r+0xaa8>
 8009da4:	d102      	bne.n	8009dac <_dtoa_r+0xb8c>
 8009da6:	f01a 0f01 	tst.w	sl, #1
 8009daa:	d18d      	bne.n	8009cc8 <_dtoa_r+0xaa8>
 8009dac:	462b      	mov	r3, r5
 8009dae:	461d      	mov	r5, r3
 8009db0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009db4:	2a30      	cmp	r2, #48	; 0x30
 8009db6:	d0fa      	beq.n	8009dae <_dtoa_r+0xb8e>
 8009db8:	e6d7      	b.n	8009b6a <_dtoa_r+0x94a>
 8009dba:	9a01      	ldr	r2, [sp, #4]
 8009dbc:	429a      	cmp	r2, r3
 8009dbe:	d184      	bne.n	8009cca <_dtoa_r+0xaaa>
 8009dc0:	9b00      	ldr	r3, [sp, #0]
 8009dc2:	3301      	adds	r3, #1
 8009dc4:	9300      	str	r3, [sp, #0]
 8009dc6:	2331      	movs	r3, #49	; 0x31
 8009dc8:	7013      	strb	r3, [r2, #0]
 8009dca:	e6ce      	b.n	8009b6a <_dtoa_r+0x94a>
 8009dcc:	4b09      	ldr	r3, [pc, #36]	; (8009df4 <_dtoa_r+0xbd4>)
 8009dce:	f7ff ba95 	b.w	80092fc <_dtoa_r+0xdc>
 8009dd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	f47f aa6e 	bne.w	80092b6 <_dtoa_r+0x96>
 8009dda:	4b07      	ldr	r3, [pc, #28]	; (8009df8 <_dtoa_r+0xbd8>)
 8009ddc:	f7ff ba8e 	b.w	80092fc <_dtoa_r+0xdc>
 8009de0:	9b02      	ldr	r3, [sp, #8]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	dcae      	bgt.n	8009d44 <_dtoa_r+0xb24>
 8009de6:	9b06      	ldr	r3, [sp, #24]
 8009de8:	2b02      	cmp	r3, #2
 8009dea:	f73f aea8 	bgt.w	8009b3e <_dtoa_r+0x91e>
 8009dee:	e7a9      	b.n	8009d44 <_dtoa_r+0xb24>
 8009df0:	0800b820 	.word	0x0800b820
 8009df4:	0800b67c 	.word	0x0800b67c
 8009df8:	0800b7a1 	.word	0x0800b7a1

08009dfc <_localeconv_r>:
 8009dfc:	4800      	ldr	r0, [pc, #0]	; (8009e00 <_localeconv_r+0x4>)
 8009dfe:	4770      	bx	lr
 8009e00:	20000160 	.word	0x20000160

08009e04 <malloc>:
 8009e04:	4b02      	ldr	r3, [pc, #8]	; (8009e10 <malloc+0xc>)
 8009e06:	4601      	mov	r1, r0
 8009e08:	6818      	ldr	r0, [r3, #0]
 8009e0a:	f000 bc17 	b.w	800a63c <_malloc_r>
 8009e0e:	bf00      	nop
 8009e10:	2000000c 	.word	0x2000000c

08009e14 <memcpy>:
 8009e14:	440a      	add	r2, r1
 8009e16:	4291      	cmp	r1, r2
 8009e18:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e1c:	d100      	bne.n	8009e20 <memcpy+0xc>
 8009e1e:	4770      	bx	lr
 8009e20:	b510      	push	{r4, lr}
 8009e22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e2a:	4291      	cmp	r1, r2
 8009e2c:	d1f9      	bne.n	8009e22 <memcpy+0xe>
 8009e2e:	bd10      	pop	{r4, pc}

08009e30 <_Balloc>:
 8009e30:	b570      	push	{r4, r5, r6, lr}
 8009e32:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009e34:	4604      	mov	r4, r0
 8009e36:	460d      	mov	r5, r1
 8009e38:	b976      	cbnz	r6, 8009e58 <_Balloc+0x28>
 8009e3a:	2010      	movs	r0, #16
 8009e3c:	f7ff ffe2 	bl	8009e04 <malloc>
 8009e40:	4602      	mov	r2, r0
 8009e42:	6260      	str	r0, [r4, #36]	; 0x24
 8009e44:	b920      	cbnz	r0, 8009e50 <_Balloc+0x20>
 8009e46:	4b18      	ldr	r3, [pc, #96]	; (8009ea8 <_Balloc+0x78>)
 8009e48:	4818      	ldr	r0, [pc, #96]	; (8009eac <_Balloc+0x7c>)
 8009e4a:	2166      	movs	r1, #102	; 0x66
 8009e4c:	f000 fdd6 	bl	800a9fc <__assert_func>
 8009e50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e54:	6006      	str	r6, [r0, #0]
 8009e56:	60c6      	str	r6, [r0, #12]
 8009e58:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009e5a:	68f3      	ldr	r3, [r6, #12]
 8009e5c:	b183      	cbz	r3, 8009e80 <_Balloc+0x50>
 8009e5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e60:	68db      	ldr	r3, [r3, #12]
 8009e62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009e66:	b9b8      	cbnz	r0, 8009e98 <_Balloc+0x68>
 8009e68:	2101      	movs	r1, #1
 8009e6a:	fa01 f605 	lsl.w	r6, r1, r5
 8009e6e:	1d72      	adds	r2, r6, #5
 8009e70:	0092      	lsls	r2, r2, #2
 8009e72:	4620      	mov	r0, r4
 8009e74:	f000 fb60 	bl	800a538 <_calloc_r>
 8009e78:	b160      	cbz	r0, 8009e94 <_Balloc+0x64>
 8009e7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009e7e:	e00e      	b.n	8009e9e <_Balloc+0x6e>
 8009e80:	2221      	movs	r2, #33	; 0x21
 8009e82:	2104      	movs	r1, #4
 8009e84:	4620      	mov	r0, r4
 8009e86:	f000 fb57 	bl	800a538 <_calloc_r>
 8009e8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e8c:	60f0      	str	r0, [r6, #12]
 8009e8e:	68db      	ldr	r3, [r3, #12]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d1e4      	bne.n	8009e5e <_Balloc+0x2e>
 8009e94:	2000      	movs	r0, #0
 8009e96:	bd70      	pop	{r4, r5, r6, pc}
 8009e98:	6802      	ldr	r2, [r0, #0]
 8009e9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009ea4:	e7f7      	b.n	8009e96 <_Balloc+0x66>
 8009ea6:	bf00      	nop
 8009ea8:	0800b7ae 	.word	0x0800b7ae
 8009eac:	0800b831 	.word	0x0800b831

08009eb0 <_Bfree>:
 8009eb0:	b570      	push	{r4, r5, r6, lr}
 8009eb2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009eb4:	4605      	mov	r5, r0
 8009eb6:	460c      	mov	r4, r1
 8009eb8:	b976      	cbnz	r6, 8009ed8 <_Bfree+0x28>
 8009eba:	2010      	movs	r0, #16
 8009ebc:	f7ff ffa2 	bl	8009e04 <malloc>
 8009ec0:	4602      	mov	r2, r0
 8009ec2:	6268      	str	r0, [r5, #36]	; 0x24
 8009ec4:	b920      	cbnz	r0, 8009ed0 <_Bfree+0x20>
 8009ec6:	4b09      	ldr	r3, [pc, #36]	; (8009eec <_Bfree+0x3c>)
 8009ec8:	4809      	ldr	r0, [pc, #36]	; (8009ef0 <_Bfree+0x40>)
 8009eca:	218a      	movs	r1, #138	; 0x8a
 8009ecc:	f000 fd96 	bl	800a9fc <__assert_func>
 8009ed0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ed4:	6006      	str	r6, [r0, #0]
 8009ed6:	60c6      	str	r6, [r0, #12]
 8009ed8:	b13c      	cbz	r4, 8009eea <_Bfree+0x3a>
 8009eda:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009edc:	6862      	ldr	r2, [r4, #4]
 8009ede:	68db      	ldr	r3, [r3, #12]
 8009ee0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009ee4:	6021      	str	r1, [r4, #0]
 8009ee6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009eea:	bd70      	pop	{r4, r5, r6, pc}
 8009eec:	0800b7ae 	.word	0x0800b7ae
 8009ef0:	0800b831 	.word	0x0800b831

08009ef4 <__multadd>:
 8009ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ef8:	690d      	ldr	r5, [r1, #16]
 8009efa:	4607      	mov	r7, r0
 8009efc:	460c      	mov	r4, r1
 8009efe:	461e      	mov	r6, r3
 8009f00:	f101 0c14 	add.w	ip, r1, #20
 8009f04:	2000      	movs	r0, #0
 8009f06:	f8dc 3000 	ldr.w	r3, [ip]
 8009f0a:	b299      	uxth	r1, r3
 8009f0c:	fb02 6101 	mla	r1, r2, r1, r6
 8009f10:	0c1e      	lsrs	r6, r3, #16
 8009f12:	0c0b      	lsrs	r3, r1, #16
 8009f14:	fb02 3306 	mla	r3, r2, r6, r3
 8009f18:	b289      	uxth	r1, r1
 8009f1a:	3001      	adds	r0, #1
 8009f1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009f20:	4285      	cmp	r5, r0
 8009f22:	f84c 1b04 	str.w	r1, [ip], #4
 8009f26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009f2a:	dcec      	bgt.n	8009f06 <__multadd+0x12>
 8009f2c:	b30e      	cbz	r6, 8009f72 <__multadd+0x7e>
 8009f2e:	68a3      	ldr	r3, [r4, #8]
 8009f30:	42ab      	cmp	r3, r5
 8009f32:	dc19      	bgt.n	8009f68 <__multadd+0x74>
 8009f34:	6861      	ldr	r1, [r4, #4]
 8009f36:	4638      	mov	r0, r7
 8009f38:	3101      	adds	r1, #1
 8009f3a:	f7ff ff79 	bl	8009e30 <_Balloc>
 8009f3e:	4680      	mov	r8, r0
 8009f40:	b928      	cbnz	r0, 8009f4e <__multadd+0x5a>
 8009f42:	4602      	mov	r2, r0
 8009f44:	4b0c      	ldr	r3, [pc, #48]	; (8009f78 <__multadd+0x84>)
 8009f46:	480d      	ldr	r0, [pc, #52]	; (8009f7c <__multadd+0x88>)
 8009f48:	21b5      	movs	r1, #181	; 0xb5
 8009f4a:	f000 fd57 	bl	800a9fc <__assert_func>
 8009f4e:	6922      	ldr	r2, [r4, #16]
 8009f50:	3202      	adds	r2, #2
 8009f52:	f104 010c 	add.w	r1, r4, #12
 8009f56:	0092      	lsls	r2, r2, #2
 8009f58:	300c      	adds	r0, #12
 8009f5a:	f7ff ff5b 	bl	8009e14 <memcpy>
 8009f5e:	4621      	mov	r1, r4
 8009f60:	4638      	mov	r0, r7
 8009f62:	f7ff ffa5 	bl	8009eb0 <_Bfree>
 8009f66:	4644      	mov	r4, r8
 8009f68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009f6c:	3501      	adds	r5, #1
 8009f6e:	615e      	str	r6, [r3, #20]
 8009f70:	6125      	str	r5, [r4, #16]
 8009f72:	4620      	mov	r0, r4
 8009f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f78:	0800b820 	.word	0x0800b820
 8009f7c:	0800b831 	.word	0x0800b831

08009f80 <__hi0bits>:
 8009f80:	0c03      	lsrs	r3, r0, #16
 8009f82:	041b      	lsls	r3, r3, #16
 8009f84:	b9d3      	cbnz	r3, 8009fbc <__hi0bits+0x3c>
 8009f86:	0400      	lsls	r0, r0, #16
 8009f88:	2310      	movs	r3, #16
 8009f8a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009f8e:	bf04      	itt	eq
 8009f90:	0200      	lsleq	r0, r0, #8
 8009f92:	3308      	addeq	r3, #8
 8009f94:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009f98:	bf04      	itt	eq
 8009f9a:	0100      	lsleq	r0, r0, #4
 8009f9c:	3304      	addeq	r3, #4
 8009f9e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009fa2:	bf04      	itt	eq
 8009fa4:	0080      	lsleq	r0, r0, #2
 8009fa6:	3302      	addeq	r3, #2
 8009fa8:	2800      	cmp	r0, #0
 8009faa:	db05      	blt.n	8009fb8 <__hi0bits+0x38>
 8009fac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009fb0:	f103 0301 	add.w	r3, r3, #1
 8009fb4:	bf08      	it	eq
 8009fb6:	2320      	moveq	r3, #32
 8009fb8:	4618      	mov	r0, r3
 8009fba:	4770      	bx	lr
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	e7e4      	b.n	8009f8a <__hi0bits+0xa>

08009fc0 <__lo0bits>:
 8009fc0:	6803      	ldr	r3, [r0, #0]
 8009fc2:	f013 0207 	ands.w	r2, r3, #7
 8009fc6:	4601      	mov	r1, r0
 8009fc8:	d00b      	beq.n	8009fe2 <__lo0bits+0x22>
 8009fca:	07da      	lsls	r2, r3, #31
 8009fcc:	d423      	bmi.n	800a016 <__lo0bits+0x56>
 8009fce:	0798      	lsls	r0, r3, #30
 8009fd0:	bf49      	itett	mi
 8009fd2:	085b      	lsrmi	r3, r3, #1
 8009fd4:	089b      	lsrpl	r3, r3, #2
 8009fd6:	2001      	movmi	r0, #1
 8009fd8:	600b      	strmi	r3, [r1, #0]
 8009fda:	bf5c      	itt	pl
 8009fdc:	600b      	strpl	r3, [r1, #0]
 8009fde:	2002      	movpl	r0, #2
 8009fe0:	4770      	bx	lr
 8009fe2:	b298      	uxth	r0, r3
 8009fe4:	b9a8      	cbnz	r0, 800a012 <__lo0bits+0x52>
 8009fe6:	0c1b      	lsrs	r3, r3, #16
 8009fe8:	2010      	movs	r0, #16
 8009fea:	b2da      	uxtb	r2, r3
 8009fec:	b90a      	cbnz	r2, 8009ff2 <__lo0bits+0x32>
 8009fee:	3008      	adds	r0, #8
 8009ff0:	0a1b      	lsrs	r3, r3, #8
 8009ff2:	071a      	lsls	r2, r3, #28
 8009ff4:	bf04      	itt	eq
 8009ff6:	091b      	lsreq	r3, r3, #4
 8009ff8:	3004      	addeq	r0, #4
 8009ffa:	079a      	lsls	r2, r3, #30
 8009ffc:	bf04      	itt	eq
 8009ffe:	089b      	lsreq	r3, r3, #2
 800a000:	3002      	addeq	r0, #2
 800a002:	07da      	lsls	r2, r3, #31
 800a004:	d403      	bmi.n	800a00e <__lo0bits+0x4e>
 800a006:	085b      	lsrs	r3, r3, #1
 800a008:	f100 0001 	add.w	r0, r0, #1
 800a00c:	d005      	beq.n	800a01a <__lo0bits+0x5a>
 800a00e:	600b      	str	r3, [r1, #0]
 800a010:	4770      	bx	lr
 800a012:	4610      	mov	r0, r2
 800a014:	e7e9      	b.n	8009fea <__lo0bits+0x2a>
 800a016:	2000      	movs	r0, #0
 800a018:	4770      	bx	lr
 800a01a:	2020      	movs	r0, #32
 800a01c:	4770      	bx	lr
	...

0800a020 <__i2b>:
 800a020:	b510      	push	{r4, lr}
 800a022:	460c      	mov	r4, r1
 800a024:	2101      	movs	r1, #1
 800a026:	f7ff ff03 	bl	8009e30 <_Balloc>
 800a02a:	4602      	mov	r2, r0
 800a02c:	b928      	cbnz	r0, 800a03a <__i2b+0x1a>
 800a02e:	4b05      	ldr	r3, [pc, #20]	; (800a044 <__i2b+0x24>)
 800a030:	4805      	ldr	r0, [pc, #20]	; (800a048 <__i2b+0x28>)
 800a032:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a036:	f000 fce1 	bl	800a9fc <__assert_func>
 800a03a:	2301      	movs	r3, #1
 800a03c:	6144      	str	r4, [r0, #20]
 800a03e:	6103      	str	r3, [r0, #16]
 800a040:	bd10      	pop	{r4, pc}
 800a042:	bf00      	nop
 800a044:	0800b820 	.word	0x0800b820
 800a048:	0800b831 	.word	0x0800b831

0800a04c <__multiply>:
 800a04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a050:	4691      	mov	r9, r2
 800a052:	690a      	ldr	r2, [r1, #16]
 800a054:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a058:	429a      	cmp	r2, r3
 800a05a:	bfb8      	it	lt
 800a05c:	460b      	movlt	r3, r1
 800a05e:	460c      	mov	r4, r1
 800a060:	bfbc      	itt	lt
 800a062:	464c      	movlt	r4, r9
 800a064:	4699      	movlt	r9, r3
 800a066:	6927      	ldr	r7, [r4, #16]
 800a068:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a06c:	68a3      	ldr	r3, [r4, #8]
 800a06e:	6861      	ldr	r1, [r4, #4]
 800a070:	eb07 060a 	add.w	r6, r7, sl
 800a074:	42b3      	cmp	r3, r6
 800a076:	b085      	sub	sp, #20
 800a078:	bfb8      	it	lt
 800a07a:	3101      	addlt	r1, #1
 800a07c:	f7ff fed8 	bl	8009e30 <_Balloc>
 800a080:	b930      	cbnz	r0, 800a090 <__multiply+0x44>
 800a082:	4602      	mov	r2, r0
 800a084:	4b44      	ldr	r3, [pc, #272]	; (800a198 <__multiply+0x14c>)
 800a086:	4845      	ldr	r0, [pc, #276]	; (800a19c <__multiply+0x150>)
 800a088:	f240 115d 	movw	r1, #349	; 0x15d
 800a08c:	f000 fcb6 	bl	800a9fc <__assert_func>
 800a090:	f100 0514 	add.w	r5, r0, #20
 800a094:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a098:	462b      	mov	r3, r5
 800a09a:	2200      	movs	r2, #0
 800a09c:	4543      	cmp	r3, r8
 800a09e:	d321      	bcc.n	800a0e4 <__multiply+0x98>
 800a0a0:	f104 0314 	add.w	r3, r4, #20
 800a0a4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a0a8:	f109 0314 	add.w	r3, r9, #20
 800a0ac:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a0b0:	9202      	str	r2, [sp, #8]
 800a0b2:	1b3a      	subs	r2, r7, r4
 800a0b4:	3a15      	subs	r2, #21
 800a0b6:	f022 0203 	bic.w	r2, r2, #3
 800a0ba:	3204      	adds	r2, #4
 800a0bc:	f104 0115 	add.w	r1, r4, #21
 800a0c0:	428f      	cmp	r7, r1
 800a0c2:	bf38      	it	cc
 800a0c4:	2204      	movcc	r2, #4
 800a0c6:	9201      	str	r2, [sp, #4]
 800a0c8:	9a02      	ldr	r2, [sp, #8]
 800a0ca:	9303      	str	r3, [sp, #12]
 800a0cc:	429a      	cmp	r2, r3
 800a0ce:	d80c      	bhi.n	800a0ea <__multiply+0x9e>
 800a0d0:	2e00      	cmp	r6, #0
 800a0d2:	dd03      	ble.n	800a0dc <__multiply+0x90>
 800a0d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d05a      	beq.n	800a192 <__multiply+0x146>
 800a0dc:	6106      	str	r6, [r0, #16]
 800a0de:	b005      	add	sp, #20
 800a0e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0e4:	f843 2b04 	str.w	r2, [r3], #4
 800a0e8:	e7d8      	b.n	800a09c <__multiply+0x50>
 800a0ea:	f8b3 a000 	ldrh.w	sl, [r3]
 800a0ee:	f1ba 0f00 	cmp.w	sl, #0
 800a0f2:	d024      	beq.n	800a13e <__multiply+0xf2>
 800a0f4:	f104 0e14 	add.w	lr, r4, #20
 800a0f8:	46a9      	mov	r9, r5
 800a0fa:	f04f 0c00 	mov.w	ip, #0
 800a0fe:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a102:	f8d9 1000 	ldr.w	r1, [r9]
 800a106:	fa1f fb82 	uxth.w	fp, r2
 800a10a:	b289      	uxth	r1, r1
 800a10c:	fb0a 110b 	mla	r1, sl, fp, r1
 800a110:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a114:	f8d9 2000 	ldr.w	r2, [r9]
 800a118:	4461      	add	r1, ip
 800a11a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a11e:	fb0a c20b 	mla	r2, sl, fp, ip
 800a122:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a126:	b289      	uxth	r1, r1
 800a128:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a12c:	4577      	cmp	r7, lr
 800a12e:	f849 1b04 	str.w	r1, [r9], #4
 800a132:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a136:	d8e2      	bhi.n	800a0fe <__multiply+0xb2>
 800a138:	9a01      	ldr	r2, [sp, #4]
 800a13a:	f845 c002 	str.w	ip, [r5, r2]
 800a13e:	9a03      	ldr	r2, [sp, #12]
 800a140:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a144:	3304      	adds	r3, #4
 800a146:	f1b9 0f00 	cmp.w	r9, #0
 800a14a:	d020      	beq.n	800a18e <__multiply+0x142>
 800a14c:	6829      	ldr	r1, [r5, #0]
 800a14e:	f104 0c14 	add.w	ip, r4, #20
 800a152:	46ae      	mov	lr, r5
 800a154:	f04f 0a00 	mov.w	sl, #0
 800a158:	f8bc b000 	ldrh.w	fp, [ip]
 800a15c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a160:	fb09 220b 	mla	r2, r9, fp, r2
 800a164:	4492      	add	sl, r2
 800a166:	b289      	uxth	r1, r1
 800a168:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a16c:	f84e 1b04 	str.w	r1, [lr], #4
 800a170:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a174:	f8be 1000 	ldrh.w	r1, [lr]
 800a178:	0c12      	lsrs	r2, r2, #16
 800a17a:	fb09 1102 	mla	r1, r9, r2, r1
 800a17e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a182:	4567      	cmp	r7, ip
 800a184:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a188:	d8e6      	bhi.n	800a158 <__multiply+0x10c>
 800a18a:	9a01      	ldr	r2, [sp, #4]
 800a18c:	50a9      	str	r1, [r5, r2]
 800a18e:	3504      	adds	r5, #4
 800a190:	e79a      	b.n	800a0c8 <__multiply+0x7c>
 800a192:	3e01      	subs	r6, #1
 800a194:	e79c      	b.n	800a0d0 <__multiply+0x84>
 800a196:	bf00      	nop
 800a198:	0800b820 	.word	0x0800b820
 800a19c:	0800b831 	.word	0x0800b831

0800a1a0 <__pow5mult>:
 800a1a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1a4:	4615      	mov	r5, r2
 800a1a6:	f012 0203 	ands.w	r2, r2, #3
 800a1aa:	4606      	mov	r6, r0
 800a1ac:	460f      	mov	r7, r1
 800a1ae:	d007      	beq.n	800a1c0 <__pow5mult+0x20>
 800a1b0:	4c25      	ldr	r4, [pc, #148]	; (800a248 <__pow5mult+0xa8>)
 800a1b2:	3a01      	subs	r2, #1
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a1ba:	f7ff fe9b 	bl	8009ef4 <__multadd>
 800a1be:	4607      	mov	r7, r0
 800a1c0:	10ad      	asrs	r5, r5, #2
 800a1c2:	d03d      	beq.n	800a240 <__pow5mult+0xa0>
 800a1c4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a1c6:	b97c      	cbnz	r4, 800a1e8 <__pow5mult+0x48>
 800a1c8:	2010      	movs	r0, #16
 800a1ca:	f7ff fe1b 	bl	8009e04 <malloc>
 800a1ce:	4602      	mov	r2, r0
 800a1d0:	6270      	str	r0, [r6, #36]	; 0x24
 800a1d2:	b928      	cbnz	r0, 800a1e0 <__pow5mult+0x40>
 800a1d4:	4b1d      	ldr	r3, [pc, #116]	; (800a24c <__pow5mult+0xac>)
 800a1d6:	481e      	ldr	r0, [pc, #120]	; (800a250 <__pow5mult+0xb0>)
 800a1d8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a1dc:	f000 fc0e 	bl	800a9fc <__assert_func>
 800a1e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a1e4:	6004      	str	r4, [r0, #0]
 800a1e6:	60c4      	str	r4, [r0, #12]
 800a1e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a1ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a1f0:	b94c      	cbnz	r4, 800a206 <__pow5mult+0x66>
 800a1f2:	f240 2171 	movw	r1, #625	; 0x271
 800a1f6:	4630      	mov	r0, r6
 800a1f8:	f7ff ff12 	bl	800a020 <__i2b>
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	f8c8 0008 	str.w	r0, [r8, #8]
 800a202:	4604      	mov	r4, r0
 800a204:	6003      	str	r3, [r0, #0]
 800a206:	f04f 0900 	mov.w	r9, #0
 800a20a:	07eb      	lsls	r3, r5, #31
 800a20c:	d50a      	bpl.n	800a224 <__pow5mult+0x84>
 800a20e:	4639      	mov	r1, r7
 800a210:	4622      	mov	r2, r4
 800a212:	4630      	mov	r0, r6
 800a214:	f7ff ff1a 	bl	800a04c <__multiply>
 800a218:	4639      	mov	r1, r7
 800a21a:	4680      	mov	r8, r0
 800a21c:	4630      	mov	r0, r6
 800a21e:	f7ff fe47 	bl	8009eb0 <_Bfree>
 800a222:	4647      	mov	r7, r8
 800a224:	106d      	asrs	r5, r5, #1
 800a226:	d00b      	beq.n	800a240 <__pow5mult+0xa0>
 800a228:	6820      	ldr	r0, [r4, #0]
 800a22a:	b938      	cbnz	r0, 800a23c <__pow5mult+0x9c>
 800a22c:	4622      	mov	r2, r4
 800a22e:	4621      	mov	r1, r4
 800a230:	4630      	mov	r0, r6
 800a232:	f7ff ff0b 	bl	800a04c <__multiply>
 800a236:	6020      	str	r0, [r4, #0]
 800a238:	f8c0 9000 	str.w	r9, [r0]
 800a23c:	4604      	mov	r4, r0
 800a23e:	e7e4      	b.n	800a20a <__pow5mult+0x6a>
 800a240:	4638      	mov	r0, r7
 800a242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a246:	bf00      	nop
 800a248:	0800b980 	.word	0x0800b980
 800a24c:	0800b7ae 	.word	0x0800b7ae
 800a250:	0800b831 	.word	0x0800b831

0800a254 <__lshift>:
 800a254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a258:	460c      	mov	r4, r1
 800a25a:	6849      	ldr	r1, [r1, #4]
 800a25c:	6923      	ldr	r3, [r4, #16]
 800a25e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a262:	68a3      	ldr	r3, [r4, #8]
 800a264:	4607      	mov	r7, r0
 800a266:	4691      	mov	r9, r2
 800a268:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a26c:	f108 0601 	add.w	r6, r8, #1
 800a270:	42b3      	cmp	r3, r6
 800a272:	db0b      	blt.n	800a28c <__lshift+0x38>
 800a274:	4638      	mov	r0, r7
 800a276:	f7ff fddb 	bl	8009e30 <_Balloc>
 800a27a:	4605      	mov	r5, r0
 800a27c:	b948      	cbnz	r0, 800a292 <__lshift+0x3e>
 800a27e:	4602      	mov	r2, r0
 800a280:	4b2a      	ldr	r3, [pc, #168]	; (800a32c <__lshift+0xd8>)
 800a282:	482b      	ldr	r0, [pc, #172]	; (800a330 <__lshift+0xdc>)
 800a284:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a288:	f000 fbb8 	bl	800a9fc <__assert_func>
 800a28c:	3101      	adds	r1, #1
 800a28e:	005b      	lsls	r3, r3, #1
 800a290:	e7ee      	b.n	800a270 <__lshift+0x1c>
 800a292:	2300      	movs	r3, #0
 800a294:	f100 0114 	add.w	r1, r0, #20
 800a298:	f100 0210 	add.w	r2, r0, #16
 800a29c:	4618      	mov	r0, r3
 800a29e:	4553      	cmp	r3, sl
 800a2a0:	db37      	blt.n	800a312 <__lshift+0xbe>
 800a2a2:	6920      	ldr	r0, [r4, #16]
 800a2a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a2a8:	f104 0314 	add.w	r3, r4, #20
 800a2ac:	f019 091f 	ands.w	r9, r9, #31
 800a2b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a2b4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a2b8:	d02f      	beq.n	800a31a <__lshift+0xc6>
 800a2ba:	f1c9 0e20 	rsb	lr, r9, #32
 800a2be:	468a      	mov	sl, r1
 800a2c0:	f04f 0c00 	mov.w	ip, #0
 800a2c4:	681a      	ldr	r2, [r3, #0]
 800a2c6:	fa02 f209 	lsl.w	r2, r2, r9
 800a2ca:	ea42 020c 	orr.w	r2, r2, ip
 800a2ce:	f84a 2b04 	str.w	r2, [sl], #4
 800a2d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2d6:	4298      	cmp	r0, r3
 800a2d8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a2dc:	d8f2      	bhi.n	800a2c4 <__lshift+0x70>
 800a2de:	1b03      	subs	r3, r0, r4
 800a2e0:	3b15      	subs	r3, #21
 800a2e2:	f023 0303 	bic.w	r3, r3, #3
 800a2e6:	3304      	adds	r3, #4
 800a2e8:	f104 0215 	add.w	r2, r4, #21
 800a2ec:	4290      	cmp	r0, r2
 800a2ee:	bf38      	it	cc
 800a2f0:	2304      	movcc	r3, #4
 800a2f2:	f841 c003 	str.w	ip, [r1, r3]
 800a2f6:	f1bc 0f00 	cmp.w	ip, #0
 800a2fa:	d001      	beq.n	800a300 <__lshift+0xac>
 800a2fc:	f108 0602 	add.w	r6, r8, #2
 800a300:	3e01      	subs	r6, #1
 800a302:	4638      	mov	r0, r7
 800a304:	612e      	str	r6, [r5, #16]
 800a306:	4621      	mov	r1, r4
 800a308:	f7ff fdd2 	bl	8009eb0 <_Bfree>
 800a30c:	4628      	mov	r0, r5
 800a30e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a312:	f842 0f04 	str.w	r0, [r2, #4]!
 800a316:	3301      	adds	r3, #1
 800a318:	e7c1      	b.n	800a29e <__lshift+0x4a>
 800a31a:	3904      	subs	r1, #4
 800a31c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a320:	f841 2f04 	str.w	r2, [r1, #4]!
 800a324:	4298      	cmp	r0, r3
 800a326:	d8f9      	bhi.n	800a31c <__lshift+0xc8>
 800a328:	e7ea      	b.n	800a300 <__lshift+0xac>
 800a32a:	bf00      	nop
 800a32c:	0800b820 	.word	0x0800b820
 800a330:	0800b831 	.word	0x0800b831

0800a334 <__mcmp>:
 800a334:	b530      	push	{r4, r5, lr}
 800a336:	6902      	ldr	r2, [r0, #16]
 800a338:	690c      	ldr	r4, [r1, #16]
 800a33a:	1b12      	subs	r2, r2, r4
 800a33c:	d10e      	bne.n	800a35c <__mcmp+0x28>
 800a33e:	f100 0314 	add.w	r3, r0, #20
 800a342:	3114      	adds	r1, #20
 800a344:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a348:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a34c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a350:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a354:	42a5      	cmp	r5, r4
 800a356:	d003      	beq.n	800a360 <__mcmp+0x2c>
 800a358:	d305      	bcc.n	800a366 <__mcmp+0x32>
 800a35a:	2201      	movs	r2, #1
 800a35c:	4610      	mov	r0, r2
 800a35e:	bd30      	pop	{r4, r5, pc}
 800a360:	4283      	cmp	r3, r0
 800a362:	d3f3      	bcc.n	800a34c <__mcmp+0x18>
 800a364:	e7fa      	b.n	800a35c <__mcmp+0x28>
 800a366:	f04f 32ff 	mov.w	r2, #4294967295
 800a36a:	e7f7      	b.n	800a35c <__mcmp+0x28>

0800a36c <__mdiff>:
 800a36c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a370:	460c      	mov	r4, r1
 800a372:	4606      	mov	r6, r0
 800a374:	4611      	mov	r1, r2
 800a376:	4620      	mov	r0, r4
 800a378:	4690      	mov	r8, r2
 800a37a:	f7ff ffdb 	bl	800a334 <__mcmp>
 800a37e:	1e05      	subs	r5, r0, #0
 800a380:	d110      	bne.n	800a3a4 <__mdiff+0x38>
 800a382:	4629      	mov	r1, r5
 800a384:	4630      	mov	r0, r6
 800a386:	f7ff fd53 	bl	8009e30 <_Balloc>
 800a38a:	b930      	cbnz	r0, 800a39a <__mdiff+0x2e>
 800a38c:	4b3a      	ldr	r3, [pc, #232]	; (800a478 <__mdiff+0x10c>)
 800a38e:	4602      	mov	r2, r0
 800a390:	f240 2132 	movw	r1, #562	; 0x232
 800a394:	4839      	ldr	r0, [pc, #228]	; (800a47c <__mdiff+0x110>)
 800a396:	f000 fb31 	bl	800a9fc <__assert_func>
 800a39a:	2301      	movs	r3, #1
 800a39c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a3a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3a4:	bfa4      	itt	ge
 800a3a6:	4643      	movge	r3, r8
 800a3a8:	46a0      	movge	r8, r4
 800a3aa:	4630      	mov	r0, r6
 800a3ac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a3b0:	bfa6      	itte	ge
 800a3b2:	461c      	movge	r4, r3
 800a3b4:	2500      	movge	r5, #0
 800a3b6:	2501      	movlt	r5, #1
 800a3b8:	f7ff fd3a 	bl	8009e30 <_Balloc>
 800a3bc:	b920      	cbnz	r0, 800a3c8 <__mdiff+0x5c>
 800a3be:	4b2e      	ldr	r3, [pc, #184]	; (800a478 <__mdiff+0x10c>)
 800a3c0:	4602      	mov	r2, r0
 800a3c2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a3c6:	e7e5      	b.n	800a394 <__mdiff+0x28>
 800a3c8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a3cc:	6926      	ldr	r6, [r4, #16]
 800a3ce:	60c5      	str	r5, [r0, #12]
 800a3d0:	f104 0914 	add.w	r9, r4, #20
 800a3d4:	f108 0514 	add.w	r5, r8, #20
 800a3d8:	f100 0e14 	add.w	lr, r0, #20
 800a3dc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a3e0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a3e4:	f108 0210 	add.w	r2, r8, #16
 800a3e8:	46f2      	mov	sl, lr
 800a3ea:	2100      	movs	r1, #0
 800a3ec:	f859 3b04 	ldr.w	r3, [r9], #4
 800a3f0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a3f4:	fa1f f883 	uxth.w	r8, r3
 800a3f8:	fa11 f18b 	uxtah	r1, r1, fp
 800a3fc:	0c1b      	lsrs	r3, r3, #16
 800a3fe:	eba1 0808 	sub.w	r8, r1, r8
 800a402:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a406:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a40a:	fa1f f888 	uxth.w	r8, r8
 800a40e:	1419      	asrs	r1, r3, #16
 800a410:	454e      	cmp	r6, r9
 800a412:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a416:	f84a 3b04 	str.w	r3, [sl], #4
 800a41a:	d8e7      	bhi.n	800a3ec <__mdiff+0x80>
 800a41c:	1b33      	subs	r3, r6, r4
 800a41e:	3b15      	subs	r3, #21
 800a420:	f023 0303 	bic.w	r3, r3, #3
 800a424:	3304      	adds	r3, #4
 800a426:	3415      	adds	r4, #21
 800a428:	42a6      	cmp	r6, r4
 800a42a:	bf38      	it	cc
 800a42c:	2304      	movcc	r3, #4
 800a42e:	441d      	add	r5, r3
 800a430:	4473      	add	r3, lr
 800a432:	469e      	mov	lr, r3
 800a434:	462e      	mov	r6, r5
 800a436:	4566      	cmp	r6, ip
 800a438:	d30e      	bcc.n	800a458 <__mdiff+0xec>
 800a43a:	f10c 0203 	add.w	r2, ip, #3
 800a43e:	1b52      	subs	r2, r2, r5
 800a440:	f022 0203 	bic.w	r2, r2, #3
 800a444:	3d03      	subs	r5, #3
 800a446:	45ac      	cmp	ip, r5
 800a448:	bf38      	it	cc
 800a44a:	2200      	movcc	r2, #0
 800a44c:	441a      	add	r2, r3
 800a44e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a452:	b17b      	cbz	r3, 800a474 <__mdiff+0x108>
 800a454:	6107      	str	r7, [r0, #16]
 800a456:	e7a3      	b.n	800a3a0 <__mdiff+0x34>
 800a458:	f856 8b04 	ldr.w	r8, [r6], #4
 800a45c:	fa11 f288 	uxtah	r2, r1, r8
 800a460:	1414      	asrs	r4, r2, #16
 800a462:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a466:	b292      	uxth	r2, r2
 800a468:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a46c:	f84e 2b04 	str.w	r2, [lr], #4
 800a470:	1421      	asrs	r1, r4, #16
 800a472:	e7e0      	b.n	800a436 <__mdiff+0xca>
 800a474:	3f01      	subs	r7, #1
 800a476:	e7ea      	b.n	800a44e <__mdiff+0xe2>
 800a478:	0800b820 	.word	0x0800b820
 800a47c:	0800b831 	.word	0x0800b831

0800a480 <__d2b>:
 800a480:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a484:	4689      	mov	r9, r1
 800a486:	2101      	movs	r1, #1
 800a488:	ec57 6b10 	vmov	r6, r7, d0
 800a48c:	4690      	mov	r8, r2
 800a48e:	f7ff fccf 	bl	8009e30 <_Balloc>
 800a492:	4604      	mov	r4, r0
 800a494:	b930      	cbnz	r0, 800a4a4 <__d2b+0x24>
 800a496:	4602      	mov	r2, r0
 800a498:	4b25      	ldr	r3, [pc, #148]	; (800a530 <__d2b+0xb0>)
 800a49a:	4826      	ldr	r0, [pc, #152]	; (800a534 <__d2b+0xb4>)
 800a49c:	f240 310a 	movw	r1, #778	; 0x30a
 800a4a0:	f000 faac 	bl	800a9fc <__assert_func>
 800a4a4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a4a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a4ac:	bb35      	cbnz	r5, 800a4fc <__d2b+0x7c>
 800a4ae:	2e00      	cmp	r6, #0
 800a4b0:	9301      	str	r3, [sp, #4]
 800a4b2:	d028      	beq.n	800a506 <__d2b+0x86>
 800a4b4:	4668      	mov	r0, sp
 800a4b6:	9600      	str	r6, [sp, #0]
 800a4b8:	f7ff fd82 	bl	8009fc0 <__lo0bits>
 800a4bc:	9900      	ldr	r1, [sp, #0]
 800a4be:	b300      	cbz	r0, 800a502 <__d2b+0x82>
 800a4c0:	9a01      	ldr	r2, [sp, #4]
 800a4c2:	f1c0 0320 	rsb	r3, r0, #32
 800a4c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a4ca:	430b      	orrs	r3, r1
 800a4cc:	40c2      	lsrs	r2, r0
 800a4ce:	6163      	str	r3, [r4, #20]
 800a4d0:	9201      	str	r2, [sp, #4]
 800a4d2:	9b01      	ldr	r3, [sp, #4]
 800a4d4:	61a3      	str	r3, [r4, #24]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	bf14      	ite	ne
 800a4da:	2202      	movne	r2, #2
 800a4dc:	2201      	moveq	r2, #1
 800a4de:	6122      	str	r2, [r4, #16]
 800a4e0:	b1d5      	cbz	r5, 800a518 <__d2b+0x98>
 800a4e2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a4e6:	4405      	add	r5, r0
 800a4e8:	f8c9 5000 	str.w	r5, [r9]
 800a4ec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a4f0:	f8c8 0000 	str.w	r0, [r8]
 800a4f4:	4620      	mov	r0, r4
 800a4f6:	b003      	add	sp, #12
 800a4f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a4fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a500:	e7d5      	b.n	800a4ae <__d2b+0x2e>
 800a502:	6161      	str	r1, [r4, #20]
 800a504:	e7e5      	b.n	800a4d2 <__d2b+0x52>
 800a506:	a801      	add	r0, sp, #4
 800a508:	f7ff fd5a 	bl	8009fc0 <__lo0bits>
 800a50c:	9b01      	ldr	r3, [sp, #4]
 800a50e:	6163      	str	r3, [r4, #20]
 800a510:	2201      	movs	r2, #1
 800a512:	6122      	str	r2, [r4, #16]
 800a514:	3020      	adds	r0, #32
 800a516:	e7e3      	b.n	800a4e0 <__d2b+0x60>
 800a518:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a51c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a520:	f8c9 0000 	str.w	r0, [r9]
 800a524:	6918      	ldr	r0, [r3, #16]
 800a526:	f7ff fd2b 	bl	8009f80 <__hi0bits>
 800a52a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a52e:	e7df      	b.n	800a4f0 <__d2b+0x70>
 800a530:	0800b820 	.word	0x0800b820
 800a534:	0800b831 	.word	0x0800b831

0800a538 <_calloc_r>:
 800a538:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a53a:	fba1 2402 	umull	r2, r4, r1, r2
 800a53e:	b94c      	cbnz	r4, 800a554 <_calloc_r+0x1c>
 800a540:	4611      	mov	r1, r2
 800a542:	9201      	str	r2, [sp, #4]
 800a544:	f000 f87a 	bl	800a63c <_malloc_r>
 800a548:	9a01      	ldr	r2, [sp, #4]
 800a54a:	4605      	mov	r5, r0
 800a54c:	b930      	cbnz	r0, 800a55c <_calloc_r+0x24>
 800a54e:	4628      	mov	r0, r5
 800a550:	b003      	add	sp, #12
 800a552:	bd30      	pop	{r4, r5, pc}
 800a554:	220c      	movs	r2, #12
 800a556:	6002      	str	r2, [r0, #0]
 800a558:	2500      	movs	r5, #0
 800a55a:	e7f8      	b.n	800a54e <_calloc_r+0x16>
 800a55c:	4621      	mov	r1, r4
 800a55e:	f7fe f8b5 	bl	80086cc <memset>
 800a562:	e7f4      	b.n	800a54e <_calloc_r+0x16>

0800a564 <_free_r>:
 800a564:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a566:	2900      	cmp	r1, #0
 800a568:	d044      	beq.n	800a5f4 <_free_r+0x90>
 800a56a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a56e:	9001      	str	r0, [sp, #4]
 800a570:	2b00      	cmp	r3, #0
 800a572:	f1a1 0404 	sub.w	r4, r1, #4
 800a576:	bfb8      	it	lt
 800a578:	18e4      	addlt	r4, r4, r3
 800a57a:	f000 fa9b 	bl	800aab4 <__malloc_lock>
 800a57e:	4a1e      	ldr	r2, [pc, #120]	; (800a5f8 <_free_r+0x94>)
 800a580:	9801      	ldr	r0, [sp, #4]
 800a582:	6813      	ldr	r3, [r2, #0]
 800a584:	b933      	cbnz	r3, 800a594 <_free_r+0x30>
 800a586:	6063      	str	r3, [r4, #4]
 800a588:	6014      	str	r4, [r2, #0]
 800a58a:	b003      	add	sp, #12
 800a58c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a590:	f000 ba96 	b.w	800aac0 <__malloc_unlock>
 800a594:	42a3      	cmp	r3, r4
 800a596:	d908      	bls.n	800a5aa <_free_r+0x46>
 800a598:	6825      	ldr	r5, [r4, #0]
 800a59a:	1961      	adds	r1, r4, r5
 800a59c:	428b      	cmp	r3, r1
 800a59e:	bf01      	itttt	eq
 800a5a0:	6819      	ldreq	r1, [r3, #0]
 800a5a2:	685b      	ldreq	r3, [r3, #4]
 800a5a4:	1949      	addeq	r1, r1, r5
 800a5a6:	6021      	streq	r1, [r4, #0]
 800a5a8:	e7ed      	b.n	800a586 <_free_r+0x22>
 800a5aa:	461a      	mov	r2, r3
 800a5ac:	685b      	ldr	r3, [r3, #4]
 800a5ae:	b10b      	cbz	r3, 800a5b4 <_free_r+0x50>
 800a5b0:	42a3      	cmp	r3, r4
 800a5b2:	d9fa      	bls.n	800a5aa <_free_r+0x46>
 800a5b4:	6811      	ldr	r1, [r2, #0]
 800a5b6:	1855      	adds	r5, r2, r1
 800a5b8:	42a5      	cmp	r5, r4
 800a5ba:	d10b      	bne.n	800a5d4 <_free_r+0x70>
 800a5bc:	6824      	ldr	r4, [r4, #0]
 800a5be:	4421      	add	r1, r4
 800a5c0:	1854      	adds	r4, r2, r1
 800a5c2:	42a3      	cmp	r3, r4
 800a5c4:	6011      	str	r1, [r2, #0]
 800a5c6:	d1e0      	bne.n	800a58a <_free_r+0x26>
 800a5c8:	681c      	ldr	r4, [r3, #0]
 800a5ca:	685b      	ldr	r3, [r3, #4]
 800a5cc:	6053      	str	r3, [r2, #4]
 800a5ce:	4421      	add	r1, r4
 800a5d0:	6011      	str	r1, [r2, #0]
 800a5d2:	e7da      	b.n	800a58a <_free_r+0x26>
 800a5d4:	d902      	bls.n	800a5dc <_free_r+0x78>
 800a5d6:	230c      	movs	r3, #12
 800a5d8:	6003      	str	r3, [r0, #0]
 800a5da:	e7d6      	b.n	800a58a <_free_r+0x26>
 800a5dc:	6825      	ldr	r5, [r4, #0]
 800a5de:	1961      	adds	r1, r4, r5
 800a5e0:	428b      	cmp	r3, r1
 800a5e2:	bf04      	itt	eq
 800a5e4:	6819      	ldreq	r1, [r3, #0]
 800a5e6:	685b      	ldreq	r3, [r3, #4]
 800a5e8:	6063      	str	r3, [r4, #4]
 800a5ea:	bf04      	itt	eq
 800a5ec:	1949      	addeq	r1, r1, r5
 800a5ee:	6021      	streq	r1, [r4, #0]
 800a5f0:	6054      	str	r4, [r2, #4]
 800a5f2:	e7ca      	b.n	800a58a <_free_r+0x26>
 800a5f4:	b003      	add	sp, #12
 800a5f6:	bd30      	pop	{r4, r5, pc}
 800a5f8:	200098a8 	.word	0x200098a8

0800a5fc <sbrk_aligned>:
 800a5fc:	b570      	push	{r4, r5, r6, lr}
 800a5fe:	4e0e      	ldr	r6, [pc, #56]	; (800a638 <sbrk_aligned+0x3c>)
 800a600:	460c      	mov	r4, r1
 800a602:	6831      	ldr	r1, [r6, #0]
 800a604:	4605      	mov	r5, r0
 800a606:	b911      	cbnz	r1, 800a60e <sbrk_aligned+0x12>
 800a608:	f000 f9e8 	bl	800a9dc <_sbrk_r>
 800a60c:	6030      	str	r0, [r6, #0]
 800a60e:	4621      	mov	r1, r4
 800a610:	4628      	mov	r0, r5
 800a612:	f000 f9e3 	bl	800a9dc <_sbrk_r>
 800a616:	1c43      	adds	r3, r0, #1
 800a618:	d00a      	beq.n	800a630 <sbrk_aligned+0x34>
 800a61a:	1cc4      	adds	r4, r0, #3
 800a61c:	f024 0403 	bic.w	r4, r4, #3
 800a620:	42a0      	cmp	r0, r4
 800a622:	d007      	beq.n	800a634 <sbrk_aligned+0x38>
 800a624:	1a21      	subs	r1, r4, r0
 800a626:	4628      	mov	r0, r5
 800a628:	f000 f9d8 	bl	800a9dc <_sbrk_r>
 800a62c:	3001      	adds	r0, #1
 800a62e:	d101      	bne.n	800a634 <sbrk_aligned+0x38>
 800a630:	f04f 34ff 	mov.w	r4, #4294967295
 800a634:	4620      	mov	r0, r4
 800a636:	bd70      	pop	{r4, r5, r6, pc}
 800a638:	200098ac 	.word	0x200098ac

0800a63c <_malloc_r>:
 800a63c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a640:	1ccd      	adds	r5, r1, #3
 800a642:	f025 0503 	bic.w	r5, r5, #3
 800a646:	3508      	adds	r5, #8
 800a648:	2d0c      	cmp	r5, #12
 800a64a:	bf38      	it	cc
 800a64c:	250c      	movcc	r5, #12
 800a64e:	2d00      	cmp	r5, #0
 800a650:	4607      	mov	r7, r0
 800a652:	db01      	blt.n	800a658 <_malloc_r+0x1c>
 800a654:	42a9      	cmp	r1, r5
 800a656:	d905      	bls.n	800a664 <_malloc_r+0x28>
 800a658:	230c      	movs	r3, #12
 800a65a:	603b      	str	r3, [r7, #0]
 800a65c:	2600      	movs	r6, #0
 800a65e:	4630      	mov	r0, r6
 800a660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a664:	4e2e      	ldr	r6, [pc, #184]	; (800a720 <_malloc_r+0xe4>)
 800a666:	f000 fa25 	bl	800aab4 <__malloc_lock>
 800a66a:	6833      	ldr	r3, [r6, #0]
 800a66c:	461c      	mov	r4, r3
 800a66e:	bb34      	cbnz	r4, 800a6be <_malloc_r+0x82>
 800a670:	4629      	mov	r1, r5
 800a672:	4638      	mov	r0, r7
 800a674:	f7ff ffc2 	bl	800a5fc <sbrk_aligned>
 800a678:	1c43      	adds	r3, r0, #1
 800a67a:	4604      	mov	r4, r0
 800a67c:	d14d      	bne.n	800a71a <_malloc_r+0xde>
 800a67e:	6834      	ldr	r4, [r6, #0]
 800a680:	4626      	mov	r6, r4
 800a682:	2e00      	cmp	r6, #0
 800a684:	d140      	bne.n	800a708 <_malloc_r+0xcc>
 800a686:	6823      	ldr	r3, [r4, #0]
 800a688:	4631      	mov	r1, r6
 800a68a:	4638      	mov	r0, r7
 800a68c:	eb04 0803 	add.w	r8, r4, r3
 800a690:	f000 f9a4 	bl	800a9dc <_sbrk_r>
 800a694:	4580      	cmp	r8, r0
 800a696:	d13a      	bne.n	800a70e <_malloc_r+0xd2>
 800a698:	6821      	ldr	r1, [r4, #0]
 800a69a:	3503      	adds	r5, #3
 800a69c:	1a6d      	subs	r5, r5, r1
 800a69e:	f025 0503 	bic.w	r5, r5, #3
 800a6a2:	3508      	adds	r5, #8
 800a6a4:	2d0c      	cmp	r5, #12
 800a6a6:	bf38      	it	cc
 800a6a8:	250c      	movcc	r5, #12
 800a6aa:	4629      	mov	r1, r5
 800a6ac:	4638      	mov	r0, r7
 800a6ae:	f7ff ffa5 	bl	800a5fc <sbrk_aligned>
 800a6b2:	3001      	adds	r0, #1
 800a6b4:	d02b      	beq.n	800a70e <_malloc_r+0xd2>
 800a6b6:	6823      	ldr	r3, [r4, #0]
 800a6b8:	442b      	add	r3, r5
 800a6ba:	6023      	str	r3, [r4, #0]
 800a6bc:	e00e      	b.n	800a6dc <_malloc_r+0xa0>
 800a6be:	6822      	ldr	r2, [r4, #0]
 800a6c0:	1b52      	subs	r2, r2, r5
 800a6c2:	d41e      	bmi.n	800a702 <_malloc_r+0xc6>
 800a6c4:	2a0b      	cmp	r2, #11
 800a6c6:	d916      	bls.n	800a6f6 <_malloc_r+0xba>
 800a6c8:	1961      	adds	r1, r4, r5
 800a6ca:	42a3      	cmp	r3, r4
 800a6cc:	6025      	str	r5, [r4, #0]
 800a6ce:	bf18      	it	ne
 800a6d0:	6059      	strne	r1, [r3, #4]
 800a6d2:	6863      	ldr	r3, [r4, #4]
 800a6d4:	bf08      	it	eq
 800a6d6:	6031      	streq	r1, [r6, #0]
 800a6d8:	5162      	str	r2, [r4, r5]
 800a6da:	604b      	str	r3, [r1, #4]
 800a6dc:	4638      	mov	r0, r7
 800a6de:	f104 060b 	add.w	r6, r4, #11
 800a6e2:	f000 f9ed 	bl	800aac0 <__malloc_unlock>
 800a6e6:	f026 0607 	bic.w	r6, r6, #7
 800a6ea:	1d23      	adds	r3, r4, #4
 800a6ec:	1af2      	subs	r2, r6, r3
 800a6ee:	d0b6      	beq.n	800a65e <_malloc_r+0x22>
 800a6f0:	1b9b      	subs	r3, r3, r6
 800a6f2:	50a3      	str	r3, [r4, r2]
 800a6f4:	e7b3      	b.n	800a65e <_malloc_r+0x22>
 800a6f6:	6862      	ldr	r2, [r4, #4]
 800a6f8:	42a3      	cmp	r3, r4
 800a6fa:	bf0c      	ite	eq
 800a6fc:	6032      	streq	r2, [r6, #0]
 800a6fe:	605a      	strne	r2, [r3, #4]
 800a700:	e7ec      	b.n	800a6dc <_malloc_r+0xa0>
 800a702:	4623      	mov	r3, r4
 800a704:	6864      	ldr	r4, [r4, #4]
 800a706:	e7b2      	b.n	800a66e <_malloc_r+0x32>
 800a708:	4634      	mov	r4, r6
 800a70a:	6876      	ldr	r6, [r6, #4]
 800a70c:	e7b9      	b.n	800a682 <_malloc_r+0x46>
 800a70e:	230c      	movs	r3, #12
 800a710:	603b      	str	r3, [r7, #0]
 800a712:	4638      	mov	r0, r7
 800a714:	f000 f9d4 	bl	800aac0 <__malloc_unlock>
 800a718:	e7a1      	b.n	800a65e <_malloc_r+0x22>
 800a71a:	6025      	str	r5, [r4, #0]
 800a71c:	e7de      	b.n	800a6dc <_malloc_r+0xa0>
 800a71e:	bf00      	nop
 800a720:	200098a8 	.word	0x200098a8

0800a724 <__ssputs_r>:
 800a724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a728:	688e      	ldr	r6, [r1, #8]
 800a72a:	429e      	cmp	r6, r3
 800a72c:	4682      	mov	sl, r0
 800a72e:	460c      	mov	r4, r1
 800a730:	4690      	mov	r8, r2
 800a732:	461f      	mov	r7, r3
 800a734:	d838      	bhi.n	800a7a8 <__ssputs_r+0x84>
 800a736:	898a      	ldrh	r2, [r1, #12]
 800a738:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a73c:	d032      	beq.n	800a7a4 <__ssputs_r+0x80>
 800a73e:	6825      	ldr	r5, [r4, #0]
 800a740:	6909      	ldr	r1, [r1, #16]
 800a742:	eba5 0901 	sub.w	r9, r5, r1
 800a746:	6965      	ldr	r5, [r4, #20]
 800a748:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a74c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a750:	3301      	adds	r3, #1
 800a752:	444b      	add	r3, r9
 800a754:	106d      	asrs	r5, r5, #1
 800a756:	429d      	cmp	r5, r3
 800a758:	bf38      	it	cc
 800a75a:	461d      	movcc	r5, r3
 800a75c:	0553      	lsls	r3, r2, #21
 800a75e:	d531      	bpl.n	800a7c4 <__ssputs_r+0xa0>
 800a760:	4629      	mov	r1, r5
 800a762:	f7ff ff6b 	bl	800a63c <_malloc_r>
 800a766:	4606      	mov	r6, r0
 800a768:	b950      	cbnz	r0, 800a780 <__ssputs_r+0x5c>
 800a76a:	230c      	movs	r3, #12
 800a76c:	f8ca 3000 	str.w	r3, [sl]
 800a770:	89a3      	ldrh	r3, [r4, #12]
 800a772:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a776:	81a3      	strh	r3, [r4, #12]
 800a778:	f04f 30ff 	mov.w	r0, #4294967295
 800a77c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a780:	6921      	ldr	r1, [r4, #16]
 800a782:	464a      	mov	r2, r9
 800a784:	f7ff fb46 	bl	8009e14 <memcpy>
 800a788:	89a3      	ldrh	r3, [r4, #12]
 800a78a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a78e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a792:	81a3      	strh	r3, [r4, #12]
 800a794:	6126      	str	r6, [r4, #16]
 800a796:	6165      	str	r5, [r4, #20]
 800a798:	444e      	add	r6, r9
 800a79a:	eba5 0509 	sub.w	r5, r5, r9
 800a79e:	6026      	str	r6, [r4, #0]
 800a7a0:	60a5      	str	r5, [r4, #8]
 800a7a2:	463e      	mov	r6, r7
 800a7a4:	42be      	cmp	r6, r7
 800a7a6:	d900      	bls.n	800a7aa <__ssputs_r+0x86>
 800a7a8:	463e      	mov	r6, r7
 800a7aa:	6820      	ldr	r0, [r4, #0]
 800a7ac:	4632      	mov	r2, r6
 800a7ae:	4641      	mov	r1, r8
 800a7b0:	f000 f966 	bl	800aa80 <memmove>
 800a7b4:	68a3      	ldr	r3, [r4, #8]
 800a7b6:	1b9b      	subs	r3, r3, r6
 800a7b8:	60a3      	str	r3, [r4, #8]
 800a7ba:	6823      	ldr	r3, [r4, #0]
 800a7bc:	4433      	add	r3, r6
 800a7be:	6023      	str	r3, [r4, #0]
 800a7c0:	2000      	movs	r0, #0
 800a7c2:	e7db      	b.n	800a77c <__ssputs_r+0x58>
 800a7c4:	462a      	mov	r2, r5
 800a7c6:	f000 f981 	bl	800aacc <_realloc_r>
 800a7ca:	4606      	mov	r6, r0
 800a7cc:	2800      	cmp	r0, #0
 800a7ce:	d1e1      	bne.n	800a794 <__ssputs_r+0x70>
 800a7d0:	6921      	ldr	r1, [r4, #16]
 800a7d2:	4650      	mov	r0, sl
 800a7d4:	f7ff fec6 	bl	800a564 <_free_r>
 800a7d8:	e7c7      	b.n	800a76a <__ssputs_r+0x46>
	...

0800a7dc <_svfiprintf_r>:
 800a7dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7e0:	4698      	mov	r8, r3
 800a7e2:	898b      	ldrh	r3, [r1, #12]
 800a7e4:	061b      	lsls	r3, r3, #24
 800a7e6:	b09d      	sub	sp, #116	; 0x74
 800a7e8:	4607      	mov	r7, r0
 800a7ea:	460d      	mov	r5, r1
 800a7ec:	4614      	mov	r4, r2
 800a7ee:	d50e      	bpl.n	800a80e <_svfiprintf_r+0x32>
 800a7f0:	690b      	ldr	r3, [r1, #16]
 800a7f2:	b963      	cbnz	r3, 800a80e <_svfiprintf_r+0x32>
 800a7f4:	2140      	movs	r1, #64	; 0x40
 800a7f6:	f7ff ff21 	bl	800a63c <_malloc_r>
 800a7fa:	6028      	str	r0, [r5, #0]
 800a7fc:	6128      	str	r0, [r5, #16]
 800a7fe:	b920      	cbnz	r0, 800a80a <_svfiprintf_r+0x2e>
 800a800:	230c      	movs	r3, #12
 800a802:	603b      	str	r3, [r7, #0]
 800a804:	f04f 30ff 	mov.w	r0, #4294967295
 800a808:	e0d1      	b.n	800a9ae <_svfiprintf_r+0x1d2>
 800a80a:	2340      	movs	r3, #64	; 0x40
 800a80c:	616b      	str	r3, [r5, #20]
 800a80e:	2300      	movs	r3, #0
 800a810:	9309      	str	r3, [sp, #36]	; 0x24
 800a812:	2320      	movs	r3, #32
 800a814:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a818:	f8cd 800c 	str.w	r8, [sp, #12]
 800a81c:	2330      	movs	r3, #48	; 0x30
 800a81e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a9c8 <_svfiprintf_r+0x1ec>
 800a822:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a826:	f04f 0901 	mov.w	r9, #1
 800a82a:	4623      	mov	r3, r4
 800a82c:	469a      	mov	sl, r3
 800a82e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a832:	b10a      	cbz	r2, 800a838 <_svfiprintf_r+0x5c>
 800a834:	2a25      	cmp	r2, #37	; 0x25
 800a836:	d1f9      	bne.n	800a82c <_svfiprintf_r+0x50>
 800a838:	ebba 0b04 	subs.w	fp, sl, r4
 800a83c:	d00b      	beq.n	800a856 <_svfiprintf_r+0x7a>
 800a83e:	465b      	mov	r3, fp
 800a840:	4622      	mov	r2, r4
 800a842:	4629      	mov	r1, r5
 800a844:	4638      	mov	r0, r7
 800a846:	f7ff ff6d 	bl	800a724 <__ssputs_r>
 800a84a:	3001      	adds	r0, #1
 800a84c:	f000 80aa 	beq.w	800a9a4 <_svfiprintf_r+0x1c8>
 800a850:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a852:	445a      	add	r2, fp
 800a854:	9209      	str	r2, [sp, #36]	; 0x24
 800a856:	f89a 3000 	ldrb.w	r3, [sl]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	f000 80a2 	beq.w	800a9a4 <_svfiprintf_r+0x1c8>
 800a860:	2300      	movs	r3, #0
 800a862:	f04f 32ff 	mov.w	r2, #4294967295
 800a866:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a86a:	f10a 0a01 	add.w	sl, sl, #1
 800a86e:	9304      	str	r3, [sp, #16]
 800a870:	9307      	str	r3, [sp, #28]
 800a872:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a876:	931a      	str	r3, [sp, #104]	; 0x68
 800a878:	4654      	mov	r4, sl
 800a87a:	2205      	movs	r2, #5
 800a87c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a880:	4851      	ldr	r0, [pc, #324]	; (800a9c8 <_svfiprintf_r+0x1ec>)
 800a882:	f7f5 fcad 	bl	80001e0 <memchr>
 800a886:	9a04      	ldr	r2, [sp, #16]
 800a888:	b9d8      	cbnz	r0, 800a8c2 <_svfiprintf_r+0xe6>
 800a88a:	06d0      	lsls	r0, r2, #27
 800a88c:	bf44      	itt	mi
 800a88e:	2320      	movmi	r3, #32
 800a890:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a894:	0711      	lsls	r1, r2, #28
 800a896:	bf44      	itt	mi
 800a898:	232b      	movmi	r3, #43	; 0x2b
 800a89a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a89e:	f89a 3000 	ldrb.w	r3, [sl]
 800a8a2:	2b2a      	cmp	r3, #42	; 0x2a
 800a8a4:	d015      	beq.n	800a8d2 <_svfiprintf_r+0xf6>
 800a8a6:	9a07      	ldr	r2, [sp, #28]
 800a8a8:	4654      	mov	r4, sl
 800a8aa:	2000      	movs	r0, #0
 800a8ac:	f04f 0c0a 	mov.w	ip, #10
 800a8b0:	4621      	mov	r1, r4
 800a8b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a8b6:	3b30      	subs	r3, #48	; 0x30
 800a8b8:	2b09      	cmp	r3, #9
 800a8ba:	d94e      	bls.n	800a95a <_svfiprintf_r+0x17e>
 800a8bc:	b1b0      	cbz	r0, 800a8ec <_svfiprintf_r+0x110>
 800a8be:	9207      	str	r2, [sp, #28]
 800a8c0:	e014      	b.n	800a8ec <_svfiprintf_r+0x110>
 800a8c2:	eba0 0308 	sub.w	r3, r0, r8
 800a8c6:	fa09 f303 	lsl.w	r3, r9, r3
 800a8ca:	4313      	orrs	r3, r2
 800a8cc:	9304      	str	r3, [sp, #16]
 800a8ce:	46a2      	mov	sl, r4
 800a8d0:	e7d2      	b.n	800a878 <_svfiprintf_r+0x9c>
 800a8d2:	9b03      	ldr	r3, [sp, #12]
 800a8d4:	1d19      	adds	r1, r3, #4
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	9103      	str	r1, [sp, #12]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	bfbb      	ittet	lt
 800a8de:	425b      	neglt	r3, r3
 800a8e0:	f042 0202 	orrlt.w	r2, r2, #2
 800a8e4:	9307      	strge	r3, [sp, #28]
 800a8e6:	9307      	strlt	r3, [sp, #28]
 800a8e8:	bfb8      	it	lt
 800a8ea:	9204      	strlt	r2, [sp, #16]
 800a8ec:	7823      	ldrb	r3, [r4, #0]
 800a8ee:	2b2e      	cmp	r3, #46	; 0x2e
 800a8f0:	d10c      	bne.n	800a90c <_svfiprintf_r+0x130>
 800a8f2:	7863      	ldrb	r3, [r4, #1]
 800a8f4:	2b2a      	cmp	r3, #42	; 0x2a
 800a8f6:	d135      	bne.n	800a964 <_svfiprintf_r+0x188>
 800a8f8:	9b03      	ldr	r3, [sp, #12]
 800a8fa:	1d1a      	adds	r2, r3, #4
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	9203      	str	r2, [sp, #12]
 800a900:	2b00      	cmp	r3, #0
 800a902:	bfb8      	it	lt
 800a904:	f04f 33ff 	movlt.w	r3, #4294967295
 800a908:	3402      	adds	r4, #2
 800a90a:	9305      	str	r3, [sp, #20]
 800a90c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a9d8 <_svfiprintf_r+0x1fc>
 800a910:	7821      	ldrb	r1, [r4, #0]
 800a912:	2203      	movs	r2, #3
 800a914:	4650      	mov	r0, sl
 800a916:	f7f5 fc63 	bl	80001e0 <memchr>
 800a91a:	b140      	cbz	r0, 800a92e <_svfiprintf_r+0x152>
 800a91c:	2340      	movs	r3, #64	; 0x40
 800a91e:	eba0 000a 	sub.w	r0, r0, sl
 800a922:	fa03 f000 	lsl.w	r0, r3, r0
 800a926:	9b04      	ldr	r3, [sp, #16]
 800a928:	4303      	orrs	r3, r0
 800a92a:	3401      	adds	r4, #1
 800a92c:	9304      	str	r3, [sp, #16]
 800a92e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a932:	4826      	ldr	r0, [pc, #152]	; (800a9cc <_svfiprintf_r+0x1f0>)
 800a934:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a938:	2206      	movs	r2, #6
 800a93a:	f7f5 fc51 	bl	80001e0 <memchr>
 800a93e:	2800      	cmp	r0, #0
 800a940:	d038      	beq.n	800a9b4 <_svfiprintf_r+0x1d8>
 800a942:	4b23      	ldr	r3, [pc, #140]	; (800a9d0 <_svfiprintf_r+0x1f4>)
 800a944:	bb1b      	cbnz	r3, 800a98e <_svfiprintf_r+0x1b2>
 800a946:	9b03      	ldr	r3, [sp, #12]
 800a948:	3307      	adds	r3, #7
 800a94a:	f023 0307 	bic.w	r3, r3, #7
 800a94e:	3308      	adds	r3, #8
 800a950:	9303      	str	r3, [sp, #12]
 800a952:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a954:	4433      	add	r3, r6
 800a956:	9309      	str	r3, [sp, #36]	; 0x24
 800a958:	e767      	b.n	800a82a <_svfiprintf_r+0x4e>
 800a95a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a95e:	460c      	mov	r4, r1
 800a960:	2001      	movs	r0, #1
 800a962:	e7a5      	b.n	800a8b0 <_svfiprintf_r+0xd4>
 800a964:	2300      	movs	r3, #0
 800a966:	3401      	adds	r4, #1
 800a968:	9305      	str	r3, [sp, #20]
 800a96a:	4619      	mov	r1, r3
 800a96c:	f04f 0c0a 	mov.w	ip, #10
 800a970:	4620      	mov	r0, r4
 800a972:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a976:	3a30      	subs	r2, #48	; 0x30
 800a978:	2a09      	cmp	r2, #9
 800a97a:	d903      	bls.n	800a984 <_svfiprintf_r+0x1a8>
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d0c5      	beq.n	800a90c <_svfiprintf_r+0x130>
 800a980:	9105      	str	r1, [sp, #20]
 800a982:	e7c3      	b.n	800a90c <_svfiprintf_r+0x130>
 800a984:	fb0c 2101 	mla	r1, ip, r1, r2
 800a988:	4604      	mov	r4, r0
 800a98a:	2301      	movs	r3, #1
 800a98c:	e7f0      	b.n	800a970 <_svfiprintf_r+0x194>
 800a98e:	ab03      	add	r3, sp, #12
 800a990:	9300      	str	r3, [sp, #0]
 800a992:	462a      	mov	r2, r5
 800a994:	4b0f      	ldr	r3, [pc, #60]	; (800a9d4 <_svfiprintf_r+0x1f8>)
 800a996:	a904      	add	r1, sp, #16
 800a998:	4638      	mov	r0, r7
 800a99a:	f7fd ff3f 	bl	800881c <_printf_float>
 800a99e:	1c42      	adds	r2, r0, #1
 800a9a0:	4606      	mov	r6, r0
 800a9a2:	d1d6      	bne.n	800a952 <_svfiprintf_r+0x176>
 800a9a4:	89ab      	ldrh	r3, [r5, #12]
 800a9a6:	065b      	lsls	r3, r3, #25
 800a9a8:	f53f af2c 	bmi.w	800a804 <_svfiprintf_r+0x28>
 800a9ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a9ae:	b01d      	add	sp, #116	; 0x74
 800a9b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9b4:	ab03      	add	r3, sp, #12
 800a9b6:	9300      	str	r3, [sp, #0]
 800a9b8:	462a      	mov	r2, r5
 800a9ba:	4b06      	ldr	r3, [pc, #24]	; (800a9d4 <_svfiprintf_r+0x1f8>)
 800a9bc:	a904      	add	r1, sp, #16
 800a9be:	4638      	mov	r0, r7
 800a9c0:	f7fe f9d0 	bl	8008d64 <_printf_i>
 800a9c4:	e7eb      	b.n	800a99e <_svfiprintf_r+0x1c2>
 800a9c6:	bf00      	nop
 800a9c8:	0800b98c 	.word	0x0800b98c
 800a9cc:	0800b996 	.word	0x0800b996
 800a9d0:	0800881d 	.word	0x0800881d
 800a9d4:	0800a725 	.word	0x0800a725
 800a9d8:	0800b992 	.word	0x0800b992

0800a9dc <_sbrk_r>:
 800a9dc:	b538      	push	{r3, r4, r5, lr}
 800a9de:	4d06      	ldr	r5, [pc, #24]	; (800a9f8 <_sbrk_r+0x1c>)
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	4604      	mov	r4, r0
 800a9e4:	4608      	mov	r0, r1
 800a9e6:	602b      	str	r3, [r5, #0]
 800a9e8:	f7f8 fe8c 	bl	8003704 <_sbrk>
 800a9ec:	1c43      	adds	r3, r0, #1
 800a9ee:	d102      	bne.n	800a9f6 <_sbrk_r+0x1a>
 800a9f0:	682b      	ldr	r3, [r5, #0]
 800a9f2:	b103      	cbz	r3, 800a9f6 <_sbrk_r+0x1a>
 800a9f4:	6023      	str	r3, [r4, #0]
 800a9f6:	bd38      	pop	{r3, r4, r5, pc}
 800a9f8:	200098b0 	.word	0x200098b0

0800a9fc <__assert_func>:
 800a9fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a9fe:	4614      	mov	r4, r2
 800aa00:	461a      	mov	r2, r3
 800aa02:	4b09      	ldr	r3, [pc, #36]	; (800aa28 <__assert_func+0x2c>)
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	4605      	mov	r5, r0
 800aa08:	68d8      	ldr	r0, [r3, #12]
 800aa0a:	b14c      	cbz	r4, 800aa20 <__assert_func+0x24>
 800aa0c:	4b07      	ldr	r3, [pc, #28]	; (800aa2c <__assert_func+0x30>)
 800aa0e:	9100      	str	r1, [sp, #0]
 800aa10:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aa14:	4906      	ldr	r1, [pc, #24]	; (800aa30 <__assert_func+0x34>)
 800aa16:	462b      	mov	r3, r5
 800aa18:	f000 f80e 	bl	800aa38 <fiprintf>
 800aa1c:	f000 faac 	bl	800af78 <abort>
 800aa20:	4b04      	ldr	r3, [pc, #16]	; (800aa34 <__assert_func+0x38>)
 800aa22:	461c      	mov	r4, r3
 800aa24:	e7f3      	b.n	800aa0e <__assert_func+0x12>
 800aa26:	bf00      	nop
 800aa28:	2000000c 	.word	0x2000000c
 800aa2c:	0800b99d 	.word	0x0800b99d
 800aa30:	0800b9aa 	.word	0x0800b9aa
 800aa34:	0800b9d8 	.word	0x0800b9d8

0800aa38 <fiprintf>:
 800aa38:	b40e      	push	{r1, r2, r3}
 800aa3a:	b503      	push	{r0, r1, lr}
 800aa3c:	4601      	mov	r1, r0
 800aa3e:	ab03      	add	r3, sp, #12
 800aa40:	4805      	ldr	r0, [pc, #20]	; (800aa58 <fiprintf+0x20>)
 800aa42:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa46:	6800      	ldr	r0, [r0, #0]
 800aa48:	9301      	str	r3, [sp, #4]
 800aa4a:	f000 f897 	bl	800ab7c <_vfiprintf_r>
 800aa4e:	b002      	add	sp, #8
 800aa50:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa54:	b003      	add	sp, #12
 800aa56:	4770      	bx	lr
 800aa58:	2000000c 	.word	0x2000000c

0800aa5c <__ascii_mbtowc>:
 800aa5c:	b082      	sub	sp, #8
 800aa5e:	b901      	cbnz	r1, 800aa62 <__ascii_mbtowc+0x6>
 800aa60:	a901      	add	r1, sp, #4
 800aa62:	b142      	cbz	r2, 800aa76 <__ascii_mbtowc+0x1a>
 800aa64:	b14b      	cbz	r3, 800aa7a <__ascii_mbtowc+0x1e>
 800aa66:	7813      	ldrb	r3, [r2, #0]
 800aa68:	600b      	str	r3, [r1, #0]
 800aa6a:	7812      	ldrb	r2, [r2, #0]
 800aa6c:	1e10      	subs	r0, r2, #0
 800aa6e:	bf18      	it	ne
 800aa70:	2001      	movne	r0, #1
 800aa72:	b002      	add	sp, #8
 800aa74:	4770      	bx	lr
 800aa76:	4610      	mov	r0, r2
 800aa78:	e7fb      	b.n	800aa72 <__ascii_mbtowc+0x16>
 800aa7a:	f06f 0001 	mvn.w	r0, #1
 800aa7e:	e7f8      	b.n	800aa72 <__ascii_mbtowc+0x16>

0800aa80 <memmove>:
 800aa80:	4288      	cmp	r0, r1
 800aa82:	b510      	push	{r4, lr}
 800aa84:	eb01 0402 	add.w	r4, r1, r2
 800aa88:	d902      	bls.n	800aa90 <memmove+0x10>
 800aa8a:	4284      	cmp	r4, r0
 800aa8c:	4623      	mov	r3, r4
 800aa8e:	d807      	bhi.n	800aaa0 <memmove+0x20>
 800aa90:	1e43      	subs	r3, r0, #1
 800aa92:	42a1      	cmp	r1, r4
 800aa94:	d008      	beq.n	800aaa8 <memmove+0x28>
 800aa96:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aa9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aa9e:	e7f8      	b.n	800aa92 <memmove+0x12>
 800aaa0:	4402      	add	r2, r0
 800aaa2:	4601      	mov	r1, r0
 800aaa4:	428a      	cmp	r2, r1
 800aaa6:	d100      	bne.n	800aaaa <memmove+0x2a>
 800aaa8:	bd10      	pop	{r4, pc}
 800aaaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aaae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aab2:	e7f7      	b.n	800aaa4 <memmove+0x24>

0800aab4 <__malloc_lock>:
 800aab4:	4801      	ldr	r0, [pc, #4]	; (800aabc <__malloc_lock+0x8>)
 800aab6:	f000 bc1f 	b.w	800b2f8 <__retarget_lock_acquire_recursive>
 800aaba:	bf00      	nop
 800aabc:	200098b4 	.word	0x200098b4

0800aac0 <__malloc_unlock>:
 800aac0:	4801      	ldr	r0, [pc, #4]	; (800aac8 <__malloc_unlock+0x8>)
 800aac2:	f000 bc1a 	b.w	800b2fa <__retarget_lock_release_recursive>
 800aac6:	bf00      	nop
 800aac8:	200098b4 	.word	0x200098b4

0800aacc <_realloc_r>:
 800aacc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aad0:	4680      	mov	r8, r0
 800aad2:	4614      	mov	r4, r2
 800aad4:	460e      	mov	r6, r1
 800aad6:	b921      	cbnz	r1, 800aae2 <_realloc_r+0x16>
 800aad8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aadc:	4611      	mov	r1, r2
 800aade:	f7ff bdad 	b.w	800a63c <_malloc_r>
 800aae2:	b92a      	cbnz	r2, 800aaf0 <_realloc_r+0x24>
 800aae4:	f7ff fd3e 	bl	800a564 <_free_r>
 800aae8:	4625      	mov	r5, r4
 800aaea:	4628      	mov	r0, r5
 800aaec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aaf0:	f000 fc6a 	bl	800b3c8 <_malloc_usable_size_r>
 800aaf4:	4284      	cmp	r4, r0
 800aaf6:	4607      	mov	r7, r0
 800aaf8:	d802      	bhi.n	800ab00 <_realloc_r+0x34>
 800aafa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aafe:	d812      	bhi.n	800ab26 <_realloc_r+0x5a>
 800ab00:	4621      	mov	r1, r4
 800ab02:	4640      	mov	r0, r8
 800ab04:	f7ff fd9a 	bl	800a63c <_malloc_r>
 800ab08:	4605      	mov	r5, r0
 800ab0a:	2800      	cmp	r0, #0
 800ab0c:	d0ed      	beq.n	800aaea <_realloc_r+0x1e>
 800ab0e:	42bc      	cmp	r4, r7
 800ab10:	4622      	mov	r2, r4
 800ab12:	4631      	mov	r1, r6
 800ab14:	bf28      	it	cs
 800ab16:	463a      	movcs	r2, r7
 800ab18:	f7ff f97c 	bl	8009e14 <memcpy>
 800ab1c:	4631      	mov	r1, r6
 800ab1e:	4640      	mov	r0, r8
 800ab20:	f7ff fd20 	bl	800a564 <_free_r>
 800ab24:	e7e1      	b.n	800aaea <_realloc_r+0x1e>
 800ab26:	4635      	mov	r5, r6
 800ab28:	e7df      	b.n	800aaea <_realloc_r+0x1e>

0800ab2a <__sfputc_r>:
 800ab2a:	6893      	ldr	r3, [r2, #8]
 800ab2c:	3b01      	subs	r3, #1
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	b410      	push	{r4}
 800ab32:	6093      	str	r3, [r2, #8]
 800ab34:	da08      	bge.n	800ab48 <__sfputc_r+0x1e>
 800ab36:	6994      	ldr	r4, [r2, #24]
 800ab38:	42a3      	cmp	r3, r4
 800ab3a:	db01      	blt.n	800ab40 <__sfputc_r+0x16>
 800ab3c:	290a      	cmp	r1, #10
 800ab3e:	d103      	bne.n	800ab48 <__sfputc_r+0x1e>
 800ab40:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab44:	f000 b94a 	b.w	800addc <__swbuf_r>
 800ab48:	6813      	ldr	r3, [r2, #0]
 800ab4a:	1c58      	adds	r0, r3, #1
 800ab4c:	6010      	str	r0, [r2, #0]
 800ab4e:	7019      	strb	r1, [r3, #0]
 800ab50:	4608      	mov	r0, r1
 800ab52:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab56:	4770      	bx	lr

0800ab58 <__sfputs_r>:
 800ab58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab5a:	4606      	mov	r6, r0
 800ab5c:	460f      	mov	r7, r1
 800ab5e:	4614      	mov	r4, r2
 800ab60:	18d5      	adds	r5, r2, r3
 800ab62:	42ac      	cmp	r4, r5
 800ab64:	d101      	bne.n	800ab6a <__sfputs_r+0x12>
 800ab66:	2000      	movs	r0, #0
 800ab68:	e007      	b.n	800ab7a <__sfputs_r+0x22>
 800ab6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab6e:	463a      	mov	r2, r7
 800ab70:	4630      	mov	r0, r6
 800ab72:	f7ff ffda 	bl	800ab2a <__sfputc_r>
 800ab76:	1c43      	adds	r3, r0, #1
 800ab78:	d1f3      	bne.n	800ab62 <__sfputs_r+0xa>
 800ab7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ab7c <_vfiprintf_r>:
 800ab7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab80:	460d      	mov	r5, r1
 800ab82:	b09d      	sub	sp, #116	; 0x74
 800ab84:	4614      	mov	r4, r2
 800ab86:	4698      	mov	r8, r3
 800ab88:	4606      	mov	r6, r0
 800ab8a:	b118      	cbz	r0, 800ab94 <_vfiprintf_r+0x18>
 800ab8c:	6983      	ldr	r3, [r0, #24]
 800ab8e:	b90b      	cbnz	r3, 800ab94 <_vfiprintf_r+0x18>
 800ab90:	f000 fb14 	bl	800b1bc <__sinit>
 800ab94:	4b89      	ldr	r3, [pc, #548]	; (800adbc <_vfiprintf_r+0x240>)
 800ab96:	429d      	cmp	r5, r3
 800ab98:	d11b      	bne.n	800abd2 <_vfiprintf_r+0x56>
 800ab9a:	6875      	ldr	r5, [r6, #4]
 800ab9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab9e:	07d9      	lsls	r1, r3, #31
 800aba0:	d405      	bmi.n	800abae <_vfiprintf_r+0x32>
 800aba2:	89ab      	ldrh	r3, [r5, #12]
 800aba4:	059a      	lsls	r2, r3, #22
 800aba6:	d402      	bmi.n	800abae <_vfiprintf_r+0x32>
 800aba8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800abaa:	f000 fba5 	bl	800b2f8 <__retarget_lock_acquire_recursive>
 800abae:	89ab      	ldrh	r3, [r5, #12]
 800abb0:	071b      	lsls	r3, r3, #28
 800abb2:	d501      	bpl.n	800abb8 <_vfiprintf_r+0x3c>
 800abb4:	692b      	ldr	r3, [r5, #16]
 800abb6:	b9eb      	cbnz	r3, 800abf4 <_vfiprintf_r+0x78>
 800abb8:	4629      	mov	r1, r5
 800abba:	4630      	mov	r0, r6
 800abbc:	f000 f96e 	bl	800ae9c <__swsetup_r>
 800abc0:	b1c0      	cbz	r0, 800abf4 <_vfiprintf_r+0x78>
 800abc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800abc4:	07dc      	lsls	r4, r3, #31
 800abc6:	d50e      	bpl.n	800abe6 <_vfiprintf_r+0x6a>
 800abc8:	f04f 30ff 	mov.w	r0, #4294967295
 800abcc:	b01d      	add	sp, #116	; 0x74
 800abce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abd2:	4b7b      	ldr	r3, [pc, #492]	; (800adc0 <_vfiprintf_r+0x244>)
 800abd4:	429d      	cmp	r5, r3
 800abd6:	d101      	bne.n	800abdc <_vfiprintf_r+0x60>
 800abd8:	68b5      	ldr	r5, [r6, #8]
 800abda:	e7df      	b.n	800ab9c <_vfiprintf_r+0x20>
 800abdc:	4b79      	ldr	r3, [pc, #484]	; (800adc4 <_vfiprintf_r+0x248>)
 800abde:	429d      	cmp	r5, r3
 800abe0:	bf08      	it	eq
 800abe2:	68f5      	ldreq	r5, [r6, #12]
 800abe4:	e7da      	b.n	800ab9c <_vfiprintf_r+0x20>
 800abe6:	89ab      	ldrh	r3, [r5, #12]
 800abe8:	0598      	lsls	r0, r3, #22
 800abea:	d4ed      	bmi.n	800abc8 <_vfiprintf_r+0x4c>
 800abec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800abee:	f000 fb84 	bl	800b2fa <__retarget_lock_release_recursive>
 800abf2:	e7e9      	b.n	800abc8 <_vfiprintf_r+0x4c>
 800abf4:	2300      	movs	r3, #0
 800abf6:	9309      	str	r3, [sp, #36]	; 0x24
 800abf8:	2320      	movs	r3, #32
 800abfa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800abfe:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac02:	2330      	movs	r3, #48	; 0x30
 800ac04:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800adc8 <_vfiprintf_r+0x24c>
 800ac08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ac0c:	f04f 0901 	mov.w	r9, #1
 800ac10:	4623      	mov	r3, r4
 800ac12:	469a      	mov	sl, r3
 800ac14:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac18:	b10a      	cbz	r2, 800ac1e <_vfiprintf_r+0xa2>
 800ac1a:	2a25      	cmp	r2, #37	; 0x25
 800ac1c:	d1f9      	bne.n	800ac12 <_vfiprintf_r+0x96>
 800ac1e:	ebba 0b04 	subs.w	fp, sl, r4
 800ac22:	d00b      	beq.n	800ac3c <_vfiprintf_r+0xc0>
 800ac24:	465b      	mov	r3, fp
 800ac26:	4622      	mov	r2, r4
 800ac28:	4629      	mov	r1, r5
 800ac2a:	4630      	mov	r0, r6
 800ac2c:	f7ff ff94 	bl	800ab58 <__sfputs_r>
 800ac30:	3001      	adds	r0, #1
 800ac32:	f000 80aa 	beq.w	800ad8a <_vfiprintf_r+0x20e>
 800ac36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac38:	445a      	add	r2, fp
 800ac3a:	9209      	str	r2, [sp, #36]	; 0x24
 800ac3c:	f89a 3000 	ldrb.w	r3, [sl]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	f000 80a2 	beq.w	800ad8a <_vfiprintf_r+0x20e>
 800ac46:	2300      	movs	r3, #0
 800ac48:	f04f 32ff 	mov.w	r2, #4294967295
 800ac4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac50:	f10a 0a01 	add.w	sl, sl, #1
 800ac54:	9304      	str	r3, [sp, #16]
 800ac56:	9307      	str	r3, [sp, #28]
 800ac58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ac5c:	931a      	str	r3, [sp, #104]	; 0x68
 800ac5e:	4654      	mov	r4, sl
 800ac60:	2205      	movs	r2, #5
 800ac62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac66:	4858      	ldr	r0, [pc, #352]	; (800adc8 <_vfiprintf_r+0x24c>)
 800ac68:	f7f5 faba 	bl	80001e0 <memchr>
 800ac6c:	9a04      	ldr	r2, [sp, #16]
 800ac6e:	b9d8      	cbnz	r0, 800aca8 <_vfiprintf_r+0x12c>
 800ac70:	06d1      	lsls	r1, r2, #27
 800ac72:	bf44      	itt	mi
 800ac74:	2320      	movmi	r3, #32
 800ac76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac7a:	0713      	lsls	r3, r2, #28
 800ac7c:	bf44      	itt	mi
 800ac7e:	232b      	movmi	r3, #43	; 0x2b
 800ac80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac84:	f89a 3000 	ldrb.w	r3, [sl]
 800ac88:	2b2a      	cmp	r3, #42	; 0x2a
 800ac8a:	d015      	beq.n	800acb8 <_vfiprintf_r+0x13c>
 800ac8c:	9a07      	ldr	r2, [sp, #28]
 800ac8e:	4654      	mov	r4, sl
 800ac90:	2000      	movs	r0, #0
 800ac92:	f04f 0c0a 	mov.w	ip, #10
 800ac96:	4621      	mov	r1, r4
 800ac98:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac9c:	3b30      	subs	r3, #48	; 0x30
 800ac9e:	2b09      	cmp	r3, #9
 800aca0:	d94e      	bls.n	800ad40 <_vfiprintf_r+0x1c4>
 800aca2:	b1b0      	cbz	r0, 800acd2 <_vfiprintf_r+0x156>
 800aca4:	9207      	str	r2, [sp, #28]
 800aca6:	e014      	b.n	800acd2 <_vfiprintf_r+0x156>
 800aca8:	eba0 0308 	sub.w	r3, r0, r8
 800acac:	fa09 f303 	lsl.w	r3, r9, r3
 800acb0:	4313      	orrs	r3, r2
 800acb2:	9304      	str	r3, [sp, #16]
 800acb4:	46a2      	mov	sl, r4
 800acb6:	e7d2      	b.n	800ac5e <_vfiprintf_r+0xe2>
 800acb8:	9b03      	ldr	r3, [sp, #12]
 800acba:	1d19      	adds	r1, r3, #4
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	9103      	str	r1, [sp, #12]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	bfbb      	ittet	lt
 800acc4:	425b      	neglt	r3, r3
 800acc6:	f042 0202 	orrlt.w	r2, r2, #2
 800acca:	9307      	strge	r3, [sp, #28]
 800accc:	9307      	strlt	r3, [sp, #28]
 800acce:	bfb8      	it	lt
 800acd0:	9204      	strlt	r2, [sp, #16]
 800acd2:	7823      	ldrb	r3, [r4, #0]
 800acd4:	2b2e      	cmp	r3, #46	; 0x2e
 800acd6:	d10c      	bne.n	800acf2 <_vfiprintf_r+0x176>
 800acd8:	7863      	ldrb	r3, [r4, #1]
 800acda:	2b2a      	cmp	r3, #42	; 0x2a
 800acdc:	d135      	bne.n	800ad4a <_vfiprintf_r+0x1ce>
 800acde:	9b03      	ldr	r3, [sp, #12]
 800ace0:	1d1a      	adds	r2, r3, #4
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	9203      	str	r2, [sp, #12]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	bfb8      	it	lt
 800acea:	f04f 33ff 	movlt.w	r3, #4294967295
 800acee:	3402      	adds	r4, #2
 800acf0:	9305      	str	r3, [sp, #20]
 800acf2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800add8 <_vfiprintf_r+0x25c>
 800acf6:	7821      	ldrb	r1, [r4, #0]
 800acf8:	2203      	movs	r2, #3
 800acfa:	4650      	mov	r0, sl
 800acfc:	f7f5 fa70 	bl	80001e0 <memchr>
 800ad00:	b140      	cbz	r0, 800ad14 <_vfiprintf_r+0x198>
 800ad02:	2340      	movs	r3, #64	; 0x40
 800ad04:	eba0 000a 	sub.w	r0, r0, sl
 800ad08:	fa03 f000 	lsl.w	r0, r3, r0
 800ad0c:	9b04      	ldr	r3, [sp, #16]
 800ad0e:	4303      	orrs	r3, r0
 800ad10:	3401      	adds	r4, #1
 800ad12:	9304      	str	r3, [sp, #16]
 800ad14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad18:	482c      	ldr	r0, [pc, #176]	; (800adcc <_vfiprintf_r+0x250>)
 800ad1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ad1e:	2206      	movs	r2, #6
 800ad20:	f7f5 fa5e 	bl	80001e0 <memchr>
 800ad24:	2800      	cmp	r0, #0
 800ad26:	d03f      	beq.n	800ada8 <_vfiprintf_r+0x22c>
 800ad28:	4b29      	ldr	r3, [pc, #164]	; (800add0 <_vfiprintf_r+0x254>)
 800ad2a:	bb1b      	cbnz	r3, 800ad74 <_vfiprintf_r+0x1f8>
 800ad2c:	9b03      	ldr	r3, [sp, #12]
 800ad2e:	3307      	adds	r3, #7
 800ad30:	f023 0307 	bic.w	r3, r3, #7
 800ad34:	3308      	adds	r3, #8
 800ad36:	9303      	str	r3, [sp, #12]
 800ad38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad3a:	443b      	add	r3, r7
 800ad3c:	9309      	str	r3, [sp, #36]	; 0x24
 800ad3e:	e767      	b.n	800ac10 <_vfiprintf_r+0x94>
 800ad40:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad44:	460c      	mov	r4, r1
 800ad46:	2001      	movs	r0, #1
 800ad48:	e7a5      	b.n	800ac96 <_vfiprintf_r+0x11a>
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	3401      	adds	r4, #1
 800ad4e:	9305      	str	r3, [sp, #20]
 800ad50:	4619      	mov	r1, r3
 800ad52:	f04f 0c0a 	mov.w	ip, #10
 800ad56:	4620      	mov	r0, r4
 800ad58:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad5c:	3a30      	subs	r2, #48	; 0x30
 800ad5e:	2a09      	cmp	r2, #9
 800ad60:	d903      	bls.n	800ad6a <_vfiprintf_r+0x1ee>
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d0c5      	beq.n	800acf2 <_vfiprintf_r+0x176>
 800ad66:	9105      	str	r1, [sp, #20]
 800ad68:	e7c3      	b.n	800acf2 <_vfiprintf_r+0x176>
 800ad6a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad6e:	4604      	mov	r4, r0
 800ad70:	2301      	movs	r3, #1
 800ad72:	e7f0      	b.n	800ad56 <_vfiprintf_r+0x1da>
 800ad74:	ab03      	add	r3, sp, #12
 800ad76:	9300      	str	r3, [sp, #0]
 800ad78:	462a      	mov	r2, r5
 800ad7a:	4b16      	ldr	r3, [pc, #88]	; (800add4 <_vfiprintf_r+0x258>)
 800ad7c:	a904      	add	r1, sp, #16
 800ad7e:	4630      	mov	r0, r6
 800ad80:	f7fd fd4c 	bl	800881c <_printf_float>
 800ad84:	4607      	mov	r7, r0
 800ad86:	1c78      	adds	r0, r7, #1
 800ad88:	d1d6      	bne.n	800ad38 <_vfiprintf_r+0x1bc>
 800ad8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad8c:	07d9      	lsls	r1, r3, #31
 800ad8e:	d405      	bmi.n	800ad9c <_vfiprintf_r+0x220>
 800ad90:	89ab      	ldrh	r3, [r5, #12]
 800ad92:	059a      	lsls	r2, r3, #22
 800ad94:	d402      	bmi.n	800ad9c <_vfiprintf_r+0x220>
 800ad96:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad98:	f000 faaf 	bl	800b2fa <__retarget_lock_release_recursive>
 800ad9c:	89ab      	ldrh	r3, [r5, #12]
 800ad9e:	065b      	lsls	r3, r3, #25
 800ada0:	f53f af12 	bmi.w	800abc8 <_vfiprintf_r+0x4c>
 800ada4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ada6:	e711      	b.n	800abcc <_vfiprintf_r+0x50>
 800ada8:	ab03      	add	r3, sp, #12
 800adaa:	9300      	str	r3, [sp, #0]
 800adac:	462a      	mov	r2, r5
 800adae:	4b09      	ldr	r3, [pc, #36]	; (800add4 <_vfiprintf_r+0x258>)
 800adb0:	a904      	add	r1, sp, #16
 800adb2:	4630      	mov	r0, r6
 800adb4:	f7fd ffd6 	bl	8008d64 <_printf_i>
 800adb8:	e7e4      	b.n	800ad84 <_vfiprintf_r+0x208>
 800adba:	bf00      	nop
 800adbc:	0800ba04 	.word	0x0800ba04
 800adc0:	0800ba24 	.word	0x0800ba24
 800adc4:	0800b9e4 	.word	0x0800b9e4
 800adc8:	0800b98c 	.word	0x0800b98c
 800adcc:	0800b996 	.word	0x0800b996
 800add0:	0800881d 	.word	0x0800881d
 800add4:	0800ab59 	.word	0x0800ab59
 800add8:	0800b992 	.word	0x0800b992

0800addc <__swbuf_r>:
 800addc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adde:	460e      	mov	r6, r1
 800ade0:	4614      	mov	r4, r2
 800ade2:	4605      	mov	r5, r0
 800ade4:	b118      	cbz	r0, 800adee <__swbuf_r+0x12>
 800ade6:	6983      	ldr	r3, [r0, #24]
 800ade8:	b90b      	cbnz	r3, 800adee <__swbuf_r+0x12>
 800adea:	f000 f9e7 	bl	800b1bc <__sinit>
 800adee:	4b21      	ldr	r3, [pc, #132]	; (800ae74 <__swbuf_r+0x98>)
 800adf0:	429c      	cmp	r4, r3
 800adf2:	d12b      	bne.n	800ae4c <__swbuf_r+0x70>
 800adf4:	686c      	ldr	r4, [r5, #4]
 800adf6:	69a3      	ldr	r3, [r4, #24]
 800adf8:	60a3      	str	r3, [r4, #8]
 800adfa:	89a3      	ldrh	r3, [r4, #12]
 800adfc:	071a      	lsls	r2, r3, #28
 800adfe:	d52f      	bpl.n	800ae60 <__swbuf_r+0x84>
 800ae00:	6923      	ldr	r3, [r4, #16]
 800ae02:	b36b      	cbz	r3, 800ae60 <__swbuf_r+0x84>
 800ae04:	6923      	ldr	r3, [r4, #16]
 800ae06:	6820      	ldr	r0, [r4, #0]
 800ae08:	1ac0      	subs	r0, r0, r3
 800ae0a:	6963      	ldr	r3, [r4, #20]
 800ae0c:	b2f6      	uxtb	r6, r6
 800ae0e:	4283      	cmp	r3, r0
 800ae10:	4637      	mov	r7, r6
 800ae12:	dc04      	bgt.n	800ae1e <__swbuf_r+0x42>
 800ae14:	4621      	mov	r1, r4
 800ae16:	4628      	mov	r0, r5
 800ae18:	f000 f93c 	bl	800b094 <_fflush_r>
 800ae1c:	bb30      	cbnz	r0, 800ae6c <__swbuf_r+0x90>
 800ae1e:	68a3      	ldr	r3, [r4, #8]
 800ae20:	3b01      	subs	r3, #1
 800ae22:	60a3      	str	r3, [r4, #8]
 800ae24:	6823      	ldr	r3, [r4, #0]
 800ae26:	1c5a      	adds	r2, r3, #1
 800ae28:	6022      	str	r2, [r4, #0]
 800ae2a:	701e      	strb	r6, [r3, #0]
 800ae2c:	6963      	ldr	r3, [r4, #20]
 800ae2e:	3001      	adds	r0, #1
 800ae30:	4283      	cmp	r3, r0
 800ae32:	d004      	beq.n	800ae3e <__swbuf_r+0x62>
 800ae34:	89a3      	ldrh	r3, [r4, #12]
 800ae36:	07db      	lsls	r3, r3, #31
 800ae38:	d506      	bpl.n	800ae48 <__swbuf_r+0x6c>
 800ae3a:	2e0a      	cmp	r6, #10
 800ae3c:	d104      	bne.n	800ae48 <__swbuf_r+0x6c>
 800ae3e:	4621      	mov	r1, r4
 800ae40:	4628      	mov	r0, r5
 800ae42:	f000 f927 	bl	800b094 <_fflush_r>
 800ae46:	b988      	cbnz	r0, 800ae6c <__swbuf_r+0x90>
 800ae48:	4638      	mov	r0, r7
 800ae4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae4c:	4b0a      	ldr	r3, [pc, #40]	; (800ae78 <__swbuf_r+0x9c>)
 800ae4e:	429c      	cmp	r4, r3
 800ae50:	d101      	bne.n	800ae56 <__swbuf_r+0x7a>
 800ae52:	68ac      	ldr	r4, [r5, #8]
 800ae54:	e7cf      	b.n	800adf6 <__swbuf_r+0x1a>
 800ae56:	4b09      	ldr	r3, [pc, #36]	; (800ae7c <__swbuf_r+0xa0>)
 800ae58:	429c      	cmp	r4, r3
 800ae5a:	bf08      	it	eq
 800ae5c:	68ec      	ldreq	r4, [r5, #12]
 800ae5e:	e7ca      	b.n	800adf6 <__swbuf_r+0x1a>
 800ae60:	4621      	mov	r1, r4
 800ae62:	4628      	mov	r0, r5
 800ae64:	f000 f81a 	bl	800ae9c <__swsetup_r>
 800ae68:	2800      	cmp	r0, #0
 800ae6a:	d0cb      	beq.n	800ae04 <__swbuf_r+0x28>
 800ae6c:	f04f 37ff 	mov.w	r7, #4294967295
 800ae70:	e7ea      	b.n	800ae48 <__swbuf_r+0x6c>
 800ae72:	bf00      	nop
 800ae74:	0800ba04 	.word	0x0800ba04
 800ae78:	0800ba24 	.word	0x0800ba24
 800ae7c:	0800b9e4 	.word	0x0800b9e4

0800ae80 <__ascii_wctomb>:
 800ae80:	b149      	cbz	r1, 800ae96 <__ascii_wctomb+0x16>
 800ae82:	2aff      	cmp	r2, #255	; 0xff
 800ae84:	bf85      	ittet	hi
 800ae86:	238a      	movhi	r3, #138	; 0x8a
 800ae88:	6003      	strhi	r3, [r0, #0]
 800ae8a:	700a      	strbls	r2, [r1, #0]
 800ae8c:	f04f 30ff 	movhi.w	r0, #4294967295
 800ae90:	bf98      	it	ls
 800ae92:	2001      	movls	r0, #1
 800ae94:	4770      	bx	lr
 800ae96:	4608      	mov	r0, r1
 800ae98:	4770      	bx	lr
	...

0800ae9c <__swsetup_r>:
 800ae9c:	4b32      	ldr	r3, [pc, #200]	; (800af68 <__swsetup_r+0xcc>)
 800ae9e:	b570      	push	{r4, r5, r6, lr}
 800aea0:	681d      	ldr	r5, [r3, #0]
 800aea2:	4606      	mov	r6, r0
 800aea4:	460c      	mov	r4, r1
 800aea6:	b125      	cbz	r5, 800aeb2 <__swsetup_r+0x16>
 800aea8:	69ab      	ldr	r3, [r5, #24]
 800aeaa:	b913      	cbnz	r3, 800aeb2 <__swsetup_r+0x16>
 800aeac:	4628      	mov	r0, r5
 800aeae:	f000 f985 	bl	800b1bc <__sinit>
 800aeb2:	4b2e      	ldr	r3, [pc, #184]	; (800af6c <__swsetup_r+0xd0>)
 800aeb4:	429c      	cmp	r4, r3
 800aeb6:	d10f      	bne.n	800aed8 <__swsetup_r+0x3c>
 800aeb8:	686c      	ldr	r4, [r5, #4]
 800aeba:	89a3      	ldrh	r3, [r4, #12]
 800aebc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aec0:	0719      	lsls	r1, r3, #28
 800aec2:	d42c      	bmi.n	800af1e <__swsetup_r+0x82>
 800aec4:	06dd      	lsls	r5, r3, #27
 800aec6:	d411      	bmi.n	800aeec <__swsetup_r+0x50>
 800aec8:	2309      	movs	r3, #9
 800aeca:	6033      	str	r3, [r6, #0]
 800aecc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800aed0:	81a3      	strh	r3, [r4, #12]
 800aed2:	f04f 30ff 	mov.w	r0, #4294967295
 800aed6:	e03e      	b.n	800af56 <__swsetup_r+0xba>
 800aed8:	4b25      	ldr	r3, [pc, #148]	; (800af70 <__swsetup_r+0xd4>)
 800aeda:	429c      	cmp	r4, r3
 800aedc:	d101      	bne.n	800aee2 <__swsetup_r+0x46>
 800aede:	68ac      	ldr	r4, [r5, #8]
 800aee0:	e7eb      	b.n	800aeba <__swsetup_r+0x1e>
 800aee2:	4b24      	ldr	r3, [pc, #144]	; (800af74 <__swsetup_r+0xd8>)
 800aee4:	429c      	cmp	r4, r3
 800aee6:	bf08      	it	eq
 800aee8:	68ec      	ldreq	r4, [r5, #12]
 800aeea:	e7e6      	b.n	800aeba <__swsetup_r+0x1e>
 800aeec:	0758      	lsls	r0, r3, #29
 800aeee:	d512      	bpl.n	800af16 <__swsetup_r+0x7a>
 800aef0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aef2:	b141      	cbz	r1, 800af06 <__swsetup_r+0x6a>
 800aef4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aef8:	4299      	cmp	r1, r3
 800aefa:	d002      	beq.n	800af02 <__swsetup_r+0x66>
 800aefc:	4630      	mov	r0, r6
 800aefe:	f7ff fb31 	bl	800a564 <_free_r>
 800af02:	2300      	movs	r3, #0
 800af04:	6363      	str	r3, [r4, #52]	; 0x34
 800af06:	89a3      	ldrh	r3, [r4, #12]
 800af08:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800af0c:	81a3      	strh	r3, [r4, #12]
 800af0e:	2300      	movs	r3, #0
 800af10:	6063      	str	r3, [r4, #4]
 800af12:	6923      	ldr	r3, [r4, #16]
 800af14:	6023      	str	r3, [r4, #0]
 800af16:	89a3      	ldrh	r3, [r4, #12]
 800af18:	f043 0308 	orr.w	r3, r3, #8
 800af1c:	81a3      	strh	r3, [r4, #12]
 800af1e:	6923      	ldr	r3, [r4, #16]
 800af20:	b94b      	cbnz	r3, 800af36 <__swsetup_r+0x9a>
 800af22:	89a3      	ldrh	r3, [r4, #12]
 800af24:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800af28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800af2c:	d003      	beq.n	800af36 <__swsetup_r+0x9a>
 800af2e:	4621      	mov	r1, r4
 800af30:	4630      	mov	r0, r6
 800af32:	f000 fa09 	bl	800b348 <__smakebuf_r>
 800af36:	89a0      	ldrh	r0, [r4, #12]
 800af38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800af3c:	f010 0301 	ands.w	r3, r0, #1
 800af40:	d00a      	beq.n	800af58 <__swsetup_r+0xbc>
 800af42:	2300      	movs	r3, #0
 800af44:	60a3      	str	r3, [r4, #8]
 800af46:	6963      	ldr	r3, [r4, #20]
 800af48:	425b      	negs	r3, r3
 800af4a:	61a3      	str	r3, [r4, #24]
 800af4c:	6923      	ldr	r3, [r4, #16]
 800af4e:	b943      	cbnz	r3, 800af62 <__swsetup_r+0xc6>
 800af50:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800af54:	d1ba      	bne.n	800aecc <__swsetup_r+0x30>
 800af56:	bd70      	pop	{r4, r5, r6, pc}
 800af58:	0781      	lsls	r1, r0, #30
 800af5a:	bf58      	it	pl
 800af5c:	6963      	ldrpl	r3, [r4, #20]
 800af5e:	60a3      	str	r3, [r4, #8]
 800af60:	e7f4      	b.n	800af4c <__swsetup_r+0xb0>
 800af62:	2000      	movs	r0, #0
 800af64:	e7f7      	b.n	800af56 <__swsetup_r+0xba>
 800af66:	bf00      	nop
 800af68:	2000000c 	.word	0x2000000c
 800af6c:	0800ba04 	.word	0x0800ba04
 800af70:	0800ba24 	.word	0x0800ba24
 800af74:	0800b9e4 	.word	0x0800b9e4

0800af78 <abort>:
 800af78:	b508      	push	{r3, lr}
 800af7a:	2006      	movs	r0, #6
 800af7c:	f000 fa54 	bl	800b428 <raise>
 800af80:	2001      	movs	r0, #1
 800af82:	f7f8 fb47 	bl	8003614 <_exit>
	...

0800af88 <__sflush_r>:
 800af88:	898a      	ldrh	r2, [r1, #12]
 800af8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af8e:	4605      	mov	r5, r0
 800af90:	0710      	lsls	r0, r2, #28
 800af92:	460c      	mov	r4, r1
 800af94:	d458      	bmi.n	800b048 <__sflush_r+0xc0>
 800af96:	684b      	ldr	r3, [r1, #4]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	dc05      	bgt.n	800afa8 <__sflush_r+0x20>
 800af9c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	dc02      	bgt.n	800afa8 <__sflush_r+0x20>
 800afa2:	2000      	movs	r0, #0
 800afa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afa8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800afaa:	2e00      	cmp	r6, #0
 800afac:	d0f9      	beq.n	800afa2 <__sflush_r+0x1a>
 800afae:	2300      	movs	r3, #0
 800afb0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800afb4:	682f      	ldr	r7, [r5, #0]
 800afb6:	602b      	str	r3, [r5, #0]
 800afb8:	d032      	beq.n	800b020 <__sflush_r+0x98>
 800afba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800afbc:	89a3      	ldrh	r3, [r4, #12]
 800afbe:	075a      	lsls	r2, r3, #29
 800afc0:	d505      	bpl.n	800afce <__sflush_r+0x46>
 800afc2:	6863      	ldr	r3, [r4, #4]
 800afc4:	1ac0      	subs	r0, r0, r3
 800afc6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800afc8:	b10b      	cbz	r3, 800afce <__sflush_r+0x46>
 800afca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800afcc:	1ac0      	subs	r0, r0, r3
 800afce:	2300      	movs	r3, #0
 800afd0:	4602      	mov	r2, r0
 800afd2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800afd4:	6a21      	ldr	r1, [r4, #32]
 800afd6:	4628      	mov	r0, r5
 800afd8:	47b0      	blx	r6
 800afda:	1c43      	adds	r3, r0, #1
 800afdc:	89a3      	ldrh	r3, [r4, #12]
 800afde:	d106      	bne.n	800afee <__sflush_r+0x66>
 800afe0:	6829      	ldr	r1, [r5, #0]
 800afe2:	291d      	cmp	r1, #29
 800afe4:	d82c      	bhi.n	800b040 <__sflush_r+0xb8>
 800afe6:	4a2a      	ldr	r2, [pc, #168]	; (800b090 <__sflush_r+0x108>)
 800afe8:	40ca      	lsrs	r2, r1
 800afea:	07d6      	lsls	r6, r2, #31
 800afec:	d528      	bpl.n	800b040 <__sflush_r+0xb8>
 800afee:	2200      	movs	r2, #0
 800aff0:	6062      	str	r2, [r4, #4]
 800aff2:	04d9      	lsls	r1, r3, #19
 800aff4:	6922      	ldr	r2, [r4, #16]
 800aff6:	6022      	str	r2, [r4, #0]
 800aff8:	d504      	bpl.n	800b004 <__sflush_r+0x7c>
 800affa:	1c42      	adds	r2, r0, #1
 800affc:	d101      	bne.n	800b002 <__sflush_r+0x7a>
 800affe:	682b      	ldr	r3, [r5, #0]
 800b000:	b903      	cbnz	r3, 800b004 <__sflush_r+0x7c>
 800b002:	6560      	str	r0, [r4, #84]	; 0x54
 800b004:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b006:	602f      	str	r7, [r5, #0]
 800b008:	2900      	cmp	r1, #0
 800b00a:	d0ca      	beq.n	800afa2 <__sflush_r+0x1a>
 800b00c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b010:	4299      	cmp	r1, r3
 800b012:	d002      	beq.n	800b01a <__sflush_r+0x92>
 800b014:	4628      	mov	r0, r5
 800b016:	f7ff faa5 	bl	800a564 <_free_r>
 800b01a:	2000      	movs	r0, #0
 800b01c:	6360      	str	r0, [r4, #52]	; 0x34
 800b01e:	e7c1      	b.n	800afa4 <__sflush_r+0x1c>
 800b020:	6a21      	ldr	r1, [r4, #32]
 800b022:	2301      	movs	r3, #1
 800b024:	4628      	mov	r0, r5
 800b026:	47b0      	blx	r6
 800b028:	1c41      	adds	r1, r0, #1
 800b02a:	d1c7      	bne.n	800afbc <__sflush_r+0x34>
 800b02c:	682b      	ldr	r3, [r5, #0]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d0c4      	beq.n	800afbc <__sflush_r+0x34>
 800b032:	2b1d      	cmp	r3, #29
 800b034:	d001      	beq.n	800b03a <__sflush_r+0xb2>
 800b036:	2b16      	cmp	r3, #22
 800b038:	d101      	bne.n	800b03e <__sflush_r+0xb6>
 800b03a:	602f      	str	r7, [r5, #0]
 800b03c:	e7b1      	b.n	800afa2 <__sflush_r+0x1a>
 800b03e:	89a3      	ldrh	r3, [r4, #12]
 800b040:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b044:	81a3      	strh	r3, [r4, #12]
 800b046:	e7ad      	b.n	800afa4 <__sflush_r+0x1c>
 800b048:	690f      	ldr	r7, [r1, #16]
 800b04a:	2f00      	cmp	r7, #0
 800b04c:	d0a9      	beq.n	800afa2 <__sflush_r+0x1a>
 800b04e:	0793      	lsls	r3, r2, #30
 800b050:	680e      	ldr	r6, [r1, #0]
 800b052:	bf08      	it	eq
 800b054:	694b      	ldreq	r3, [r1, #20]
 800b056:	600f      	str	r7, [r1, #0]
 800b058:	bf18      	it	ne
 800b05a:	2300      	movne	r3, #0
 800b05c:	eba6 0807 	sub.w	r8, r6, r7
 800b060:	608b      	str	r3, [r1, #8]
 800b062:	f1b8 0f00 	cmp.w	r8, #0
 800b066:	dd9c      	ble.n	800afa2 <__sflush_r+0x1a>
 800b068:	6a21      	ldr	r1, [r4, #32]
 800b06a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b06c:	4643      	mov	r3, r8
 800b06e:	463a      	mov	r2, r7
 800b070:	4628      	mov	r0, r5
 800b072:	47b0      	blx	r6
 800b074:	2800      	cmp	r0, #0
 800b076:	dc06      	bgt.n	800b086 <__sflush_r+0xfe>
 800b078:	89a3      	ldrh	r3, [r4, #12]
 800b07a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b07e:	81a3      	strh	r3, [r4, #12]
 800b080:	f04f 30ff 	mov.w	r0, #4294967295
 800b084:	e78e      	b.n	800afa4 <__sflush_r+0x1c>
 800b086:	4407      	add	r7, r0
 800b088:	eba8 0800 	sub.w	r8, r8, r0
 800b08c:	e7e9      	b.n	800b062 <__sflush_r+0xda>
 800b08e:	bf00      	nop
 800b090:	20400001 	.word	0x20400001

0800b094 <_fflush_r>:
 800b094:	b538      	push	{r3, r4, r5, lr}
 800b096:	690b      	ldr	r3, [r1, #16]
 800b098:	4605      	mov	r5, r0
 800b09a:	460c      	mov	r4, r1
 800b09c:	b913      	cbnz	r3, 800b0a4 <_fflush_r+0x10>
 800b09e:	2500      	movs	r5, #0
 800b0a0:	4628      	mov	r0, r5
 800b0a2:	bd38      	pop	{r3, r4, r5, pc}
 800b0a4:	b118      	cbz	r0, 800b0ae <_fflush_r+0x1a>
 800b0a6:	6983      	ldr	r3, [r0, #24]
 800b0a8:	b90b      	cbnz	r3, 800b0ae <_fflush_r+0x1a>
 800b0aa:	f000 f887 	bl	800b1bc <__sinit>
 800b0ae:	4b14      	ldr	r3, [pc, #80]	; (800b100 <_fflush_r+0x6c>)
 800b0b0:	429c      	cmp	r4, r3
 800b0b2:	d11b      	bne.n	800b0ec <_fflush_r+0x58>
 800b0b4:	686c      	ldr	r4, [r5, #4]
 800b0b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d0ef      	beq.n	800b09e <_fflush_r+0xa>
 800b0be:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b0c0:	07d0      	lsls	r0, r2, #31
 800b0c2:	d404      	bmi.n	800b0ce <_fflush_r+0x3a>
 800b0c4:	0599      	lsls	r1, r3, #22
 800b0c6:	d402      	bmi.n	800b0ce <_fflush_r+0x3a>
 800b0c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b0ca:	f000 f915 	bl	800b2f8 <__retarget_lock_acquire_recursive>
 800b0ce:	4628      	mov	r0, r5
 800b0d0:	4621      	mov	r1, r4
 800b0d2:	f7ff ff59 	bl	800af88 <__sflush_r>
 800b0d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b0d8:	07da      	lsls	r2, r3, #31
 800b0da:	4605      	mov	r5, r0
 800b0dc:	d4e0      	bmi.n	800b0a0 <_fflush_r+0xc>
 800b0de:	89a3      	ldrh	r3, [r4, #12]
 800b0e0:	059b      	lsls	r3, r3, #22
 800b0e2:	d4dd      	bmi.n	800b0a0 <_fflush_r+0xc>
 800b0e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b0e6:	f000 f908 	bl	800b2fa <__retarget_lock_release_recursive>
 800b0ea:	e7d9      	b.n	800b0a0 <_fflush_r+0xc>
 800b0ec:	4b05      	ldr	r3, [pc, #20]	; (800b104 <_fflush_r+0x70>)
 800b0ee:	429c      	cmp	r4, r3
 800b0f0:	d101      	bne.n	800b0f6 <_fflush_r+0x62>
 800b0f2:	68ac      	ldr	r4, [r5, #8]
 800b0f4:	e7df      	b.n	800b0b6 <_fflush_r+0x22>
 800b0f6:	4b04      	ldr	r3, [pc, #16]	; (800b108 <_fflush_r+0x74>)
 800b0f8:	429c      	cmp	r4, r3
 800b0fa:	bf08      	it	eq
 800b0fc:	68ec      	ldreq	r4, [r5, #12]
 800b0fe:	e7da      	b.n	800b0b6 <_fflush_r+0x22>
 800b100:	0800ba04 	.word	0x0800ba04
 800b104:	0800ba24 	.word	0x0800ba24
 800b108:	0800b9e4 	.word	0x0800b9e4

0800b10c <std>:
 800b10c:	2300      	movs	r3, #0
 800b10e:	b510      	push	{r4, lr}
 800b110:	4604      	mov	r4, r0
 800b112:	e9c0 3300 	strd	r3, r3, [r0]
 800b116:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b11a:	6083      	str	r3, [r0, #8]
 800b11c:	8181      	strh	r1, [r0, #12]
 800b11e:	6643      	str	r3, [r0, #100]	; 0x64
 800b120:	81c2      	strh	r2, [r0, #14]
 800b122:	6183      	str	r3, [r0, #24]
 800b124:	4619      	mov	r1, r3
 800b126:	2208      	movs	r2, #8
 800b128:	305c      	adds	r0, #92	; 0x5c
 800b12a:	f7fd facf 	bl	80086cc <memset>
 800b12e:	4b05      	ldr	r3, [pc, #20]	; (800b144 <std+0x38>)
 800b130:	6263      	str	r3, [r4, #36]	; 0x24
 800b132:	4b05      	ldr	r3, [pc, #20]	; (800b148 <std+0x3c>)
 800b134:	62a3      	str	r3, [r4, #40]	; 0x28
 800b136:	4b05      	ldr	r3, [pc, #20]	; (800b14c <std+0x40>)
 800b138:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b13a:	4b05      	ldr	r3, [pc, #20]	; (800b150 <std+0x44>)
 800b13c:	6224      	str	r4, [r4, #32]
 800b13e:	6323      	str	r3, [r4, #48]	; 0x30
 800b140:	bd10      	pop	{r4, pc}
 800b142:	bf00      	nop
 800b144:	0800b461 	.word	0x0800b461
 800b148:	0800b483 	.word	0x0800b483
 800b14c:	0800b4bb 	.word	0x0800b4bb
 800b150:	0800b4df 	.word	0x0800b4df

0800b154 <_cleanup_r>:
 800b154:	4901      	ldr	r1, [pc, #4]	; (800b15c <_cleanup_r+0x8>)
 800b156:	f000 b8af 	b.w	800b2b8 <_fwalk_reent>
 800b15a:	bf00      	nop
 800b15c:	0800b095 	.word	0x0800b095

0800b160 <__sfmoreglue>:
 800b160:	b570      	push	{r4, r5, r6, lr}
 800b162:	2268      	movs	r2, #104	; 0x68
 800b164:	1e4d      	subs	r5, r1, #1
 800b166:	4355      	muls	r5, r2
 800b168:	460e      	mov	r6, r1
 800b16a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b16e:	f7ff fa65 	bl	800a63c <_malloc_r>
 800b172:	4604      	mov	r4, r0
 800b174:	b140      	cbz	r0, 800b188 <__sfmoreglue+0x28>
 800b176:	2100      	movs	r1, #0
 800b178:	e9c0 1600 	strd	r1, r6, [r0]
 800b17c:	300c      	adds	r0, #12
 800b17e:	60a0      	str	r0, [r4, #8]
 800b180:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b184:	f7fd faa2 	bl	80086cc <memset>
 800b188:	4620      	mov	r0, r4
 800b18a:	bd70      	pop	{r4, r5, r6, pc}

0800b18c <__sfp_lock_acquire>:
 800b18c:	4801      	ldr	r0, [pc, #4]	; (800b194 <__sfp_lock_acquire+0x8>)
 800b18e:	f000 b8b3 	b.w	800b2f8 <__retarget_lock_acquire_recursive>
 800b192:	bf00      	nop
 800b194:	200098b5 	.word	0x200098b5

0800b198 <__sfp_lock_release>:
 800b198:	4801      	ldr	r0, [pc, #4]	; (800b1a0 <__sfp_lock_release+0x8>)
 800b19a:	f000 b8ae 	b.w	800b2fa <__retarget_lock_release_recursive>
 800b19e:	bf00      	nop
 800b1a0:	200098b5 	.word	0x200098b5

0800b1a4 <__sinit_lock_acquire>:
 800b1a4:	4801      	ldr	r0, [pc, #4]	; (800b1ac <__sinit_lock_acquire+0x8>)
 800b1a6:	f000 b8a7 	b.w	800b2f8 <__retarget_lock_acquire_recursive>
 800b1aa:	bf00      	nop
 800b1ac:	200098b6 	.word	0x200098b6

0800b1b0 <__sinit_lock_release>:
 800b1b0:	4801      	ldr	r0, [pc, #4]	; (800b1b8 <__sinit_lock_release+0x8>)
 800b1b2:	f000 b8a2 	b.w	800b2fa <__retarget_lock_release_recursive>
 800b1b6:	bf00      	nop
 800b1b8:	200098b6 	.word	0x200098b6

0800b1bc <__sinit>:
 800b1bc:	b510      	push	{r4, lr}
 800b1be:	4604      	mov	r4, r0
 800b1c0:	f7ff fff0 	bl	800b1a4 <__sinit_lock_acquire>
 800b1c4:	69a3      	ldr	r3, [r4, #24]
 800b1c6:	b11b      	cbz	r3, 800b1d0 <__sinit+0x14>
 800b1c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1cc:	f7ff bff0 	b.w	800b1b0 <__sinit_lock_release>
 800b1d0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b1d4:	6523      	str	r3, [r4, #80]	; 0x50
 800b1d6:	4b13      	ldr	r3, [pc, #76]	; (800b224 <__sinit+0x68>)
 800b1d8:	4a13      	ldr	r2, [pc, #76]	; (800b228 <__sinit+0x6c>)
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	62a2      	str	r2, [r4, #40]	; 0x28
 800b1de:	42a3      	cmp	r3, r4
 800b1e0:	bf04      	itt	eq
 800b1e2:	2301      	moveq	r3, #1
 800b1e4:	61a3      	streq	r3, [r4, #24]
 800b1e6:	4620      	mov	r0, r4
 800b1e8:	f000 f820 	bl	800b22c <__sfp>
 800b1ec:	6060      	str	r0, [r4, #4]
 800b1ee:	4620      	mov	r0, r4
 800b1f0:	f000 f81c 	bl	800b22c <__sfp>
 800b1f4:	60a0      	str	r0, [r4, #8]
 800b1f6:	4620      	mov	r0, r4
 800b1f8:	f000 f818 	bl	800b22c <__sfp>
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	60e0      	str	r0, [r4, #12]
 800b200:	2104      	movs	r1, #4
 800b202:	6860      	ldr	r0, [r4, #4]
 800b204:	f7ff ff82 	bl	800b10c <std>
 800b208:	68a0      	ldr	r0, [r4, #8]
 800b20a:	2201      	movs	r2, #1
 800b20c:	2109      	movs	r1, #9
 800b20e:	f7ff ff7d 	bl	800b10c <std>
 800b212:	68e0      	ldr	r0, [r4, #12]
 800b214:	2202      	movs	r2, #2
 800b216:	2112      	movs	r1, #18
 800b218:	f7ff ff78 	bl	800b10c <std>
 800b21c:	2301      	movs	r3, #1
 800b21e:	61a3      	str	r3, [r4, #24]
 800b220:	e7d2      	b.n	800b1c8 <__sinit+0xc>
 800b222:	bf00      	nop
 800b224:	0800b668 	.word	0x0800b668
 800b228:	0800b155 	.word	0x0800b155

0800b22c <__sfp>:
 800b22c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b22e:	4607      	mov	r7, r0
 800b230:	f7ff ffac 	bl	800b18c <__sfp_lock_acquire>
 800b234:	4b1e      	ldr	r3, [pc, #120]	; (800b2b0 <__sfp+0x84>)
 800b236:	681e      	ldr	r6, [r3, #0]
 800b238:	69b3      	ldr	r3, [r6, #24]
 800b23a:	b913      	cbnz	r3, 800b242 <__sfp+0x16>
 800b23c:	4630      	mov	r0, r6
 800b23e:	f7ff ffbd 	bl	800b1bc <__sinit>
 800b242:	3648      	adds	r6, #72	; 0x48
 800b244:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b248:	3b01      	subs	r3, #1
 800b24a:	d503      	bpl.n	800b254 <__sfp+0x28>
 800b24c:	6833      	ldr	r3, [r6, #0]
 800b24e:	b30b      	cbz	r3, 800b294 <__sfp+0x68>
 800b250:	6836      	ldr	r6, [r6, #0]
 800b252:	e7f7      	b.n	800b244 <__sfp+0x18>
 800b254:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b258:	b9d5      	cbnz	r5, 800b290 <__sfp+0x64>
 800b25a:	4b16      	ldr	r3, [pc, #88]	; (800b2b4 <__sfp+0x88>)
 800b25c:	60e3      	str	r3, [r4, #12]
 800b25e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b262:	6665      	str	r5, [r4, #100]	; 0x64
 800b264:	f000 f847 	bl	800b2f6 <__retarget_lock_init_recursive>
 800b268:	f7ff ff96 	bl	800b198 <__sfp_lock_release>
 800b26c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b270:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b274:	6025      	str	r5, [r4, #0]
 800b276:	61a5      	str	r5, [r4, #24]
 800b278:	2208      	movs	r2, #8
 800b27a:	4629      	mov	r1, r5
 800b27c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b280:	f7fd fa24 	bl	80086cc <memset>
 800b284:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b288:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b28c:	4620      	mov	r0, r4
 800b28e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b290:	3468      	adds	r4, #104	; 0x68
 800b292:	e7d9      	b.n	800b248 <__sfp+0x1c>
 800b294:	2104      	movs	r1, #4
 800b296:	4638      	mov	r0, r7
 800b298:	f7ff ff62 	bl	800b160 <__sfmoreglue>
 800b29c:	4604      	mov	r4, r0
 800b29e:	6030      	str	r0, [r6, #0]
 800b2a0:	2800      	cmp	r0, #0
 800b2a2:	d1d5      	bne.n	800b250 <__sfp+0x24>
 800b2a4:	f7ff ff78 	bl	800b198 <__sfp_lock_release>
 800b2a8:	230c      	movs	r3, #12
 800b2aa:	603b      	str	r3, [r7, #0]
 800b2ac:	e7ee      	b.n	800b28c <__sfp+0x60>
 800b2ae:	bf00      	nop
 800b2b0:	0800b668 	.word	0x0800b668
 800b2b4:	ffff0001 	.word	0xffff0001

0800b2b8 <_fwalk_reent>:
 800b2b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2bc:	4606      	mov	r6, r0
 800b2be:	4688      	mov	r8, r1
 800b2c0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b2c4:	2700      	movs	r7, #0
 800b2c6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b2ca:	f1b9 0901 	subs.w	r9, r9, #1
 800b2ce:	d505      	bpl.n	800b2dc <_fwalk_reent+0x24>
 800b2d0:	6824      	ldr	r4, [r4, #0]
 800b2d2:	2c00      	cmp	r4, #0
 800b2d4:	d1f7      	bne.n	800b2c6 <_fwalk_reent+0xe>
 800b2d6:	4638      	mov	r0, r7
 800b2d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2dc:	89ab      	ldrh	r3, [r5, #12]
 800b2de:	2b01      	cmp	r3, #1
 800b2e0:	d907      	bls.n	800b2f2 <_fwalk_reent+0x3a>
 800b2e2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b2e6:	3301      	adds	r3, #1
 800b2e8:	d003      	beq.n	800b2f2 <_fwalk_reent+0x3a>
 800b2ea:	4629      	mov	r1, r5
 800b2ec:	4630      	mov	r0, r6
 800b2ee:	47c0      	blx	r8
 800b2f0:	4307      	orrs	r7, r0
 800b2f2:	3568      	adds	r5, #104	; 0x68
 800b2f4:	e7e9      	b.n	800b2ca <_fwalk_reent+0x12>

0800b2f6 <__retarget_lock_init_recursive>:
 800b2f6:	4770      	bx	lr

0800b2f8 <__retarget_lock_acquire_recursive>:
 800b2f8:	4770      	bx	lr

0800b2fa <__retarget_lock_release_recursive>:
 800b2fa:	4770      	bx	lr

0800b2fc <__swhatbuf_r>:
 800b2fc:	b570      	push	{r4, r5, r6, lr}
 800b2fe:	460e      	mov	r6, r1
 800b300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b304:	2900      	cmp	r1, #0
 800b306:	b096      	sub	sp, #88	; 0x58
 800b308:	4614      	mov	r4, r2
 800b30a:	461d      	mov	r5, r3
 800b30c:	da08      	bge.n	800b320 <__swhatbuf_r+0x24>
 800b30e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b312:	2200      	movs	r2, #0
 800b314:	602a      	str	r2, [r5, #0]
 800b316:	061a      	lsls	r2, r3, #24
 800b318:	d410      	bmi.n	800b33c <__swhatbuf_r+0x40>
 800b31a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b31e:	e00e      	b.n	800b33e <__swhatbuf_r+0x42>
 800b320:	466a      	mov	r2, sp
 800b322:	f000 f903 	bl	800b52c <_fstat_r>
 800b326:	2800      	cmp	r0, #0
 800b328:	dbf1      	blt.n	800b30e <__swhatbuf_r+0x12>
 800b32a:	9a01      	ldr	r2, [sp, #4]
 800b32c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b330:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b334:	425a      	negs	r2, r3
 800b336:	415a      	adcs	r2, r3
 800b338:	602a      	str	r2, [r5, #0]
 800b33a:	e7ee      	b.n	800b31a <__swhatbuf_r+0x1e>
 800b33c:	2340      	movs	r3, #64	; 0x40
 800b33e:	2000      	movs	r0, #0
 800b340:	6023      	str	r3, [r4, #0]
 800b342:	b016      	add	sp, #88	; 0x58
 800b344:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b348 <__smakebuf_r>:
 800b348:	898b      	ldrh	r3, [r1, #12]
 800b34a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b34c:	079d      	lsls	r5, r3, #30
 800b34e:	4606      	mov	r6, r0
 800b350:	460c      	mov	r4, r1
 800b352:	d507      	bpl.n	800b364 <__smakebuf_r+0x1c>
 800b354:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b358:	6023      	str	r3, [r4, #0]
 800b35a:	6123      	str	r3, [r4, #16]
 800b35c:	2301      	movs	r3, #1
 800b35e:	6163      	str	r3, [r4, #20]
 800b360:	b002      	add	sp, #8
 800b362:	bd70      	pop	{r4, r5, r6, pc}
 800b364:	ab01      	add	r3, sp, #4
 800b366:	466a      	mov	r2, sp
 800b368:	f7ff ffc8 	bl	800b2fc <__swhatbuf_r>
 800b36c:	9900      	ldr	r1, [sp, #0]
 800b36e:	4605      	mov	r5, r0
 800b370:	4630      	mov	r0, r6
 800b372:	f7ff f963 	bl	800a63c <_malloc_r>
 800b376:	b948      	cbnz	r0, 800b38c <__smakebuf_r+0x44>
 800b378:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b37c:	059a      	lsls	r2, r3, #22
 800b37e:	d4ef      	bmi.n	800b360 <__smakebuf_r+0x18>
 800b380:	f023 0303 	bic.w	r3, r3, #3
 800b384:	f043 0302 	orr.w	r3, r3, #2
 800b388:	81a3      	strh	r3, [r4, #12]
 800b38a:	e7e3      	b.n	800b354 <__smakebuf_r+0xc>
 800b38c:	4b0d      	ldr	r3, [pc, #52]	; (800b3c4 <__smakebuf_r+0x7c>)
 800b38e:	62b3      	str	r3, [r6, #40]	; 0x28
 800b390:	89a3      	ldrh	r3, [r4, #12]
 800b392:	6020      	str	r0, [r4, #0]
 800b394:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b398:	81a3      	strh	r3, [r4, #12]
 800b39a:	9b00      	ldr	r3, [sp, #0]
 800b39c:	6163      	str	r3, [r4, #20]
 800b39e:	9b01      	ldr	r3, [sp, #4]
 800b3a0:	6120      	str	r0, [r4, #16]
 800b3a2:	b15b      	cbz	r3, 800b3bc <__smakebuf_r+0x74>
 800b3a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b3a8:	4630      	mov	r0, r6
 800b3aa:	f000 f8d1 	bl	800b550 <_isatty_r>
 800b3ae:	b128      	cbz	r0, 800b3bc <__smakebuf_r+0x74>
 800b3b0:	89a3      	ldrh	r3, [r4, #12]
 800b3b2:	f023 0303 	bic.w	r3, r3, #3
 800b3b6:	f043 0301 	orr.w	r3, r3, #1
 800b3ba:	81a3      	strh	r3, [r4, #12]
 800b3bc:	89a0      	ldrh	r0, [r4, #12]
 800b3be:	4305      	orrs	r5, r0
 800b3c0:	81a5      	strh	r5, [r4, #12]
 800b3c2:	e7cd      	b.n	800b360 <__smakebuf_r+0x18>
 800b3c4:	0800b155 	.word	0x0800b155

0800b3c8 <_malloc_usable_size_r>:
 800b3c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b3cc:	1f18      	subs	r0, r3, #4
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	bfbc      	itt	lt
 800b3d2:	580b      	ldrlt	r3, [r1, r0]
 800b3d4:	18c0      	addlt	r0, r0, r3
 800b3d6:	4770      	bx	lr

0800b3d8 <_raise_r>:
 800b3d8:	291f      	cmp	r1, #31
 800b3da:	b538      	push	{r3, r4, r5, lr}
 800b3dc:	4604      	mov	r4, r0
 800b3de:	460d      	mov	r5, r1
 800b3e0:	d904      	bls.n	800b3ec <_raise_r+0x14>
 800b3e2:	2316      	movs	r3, #22
 800b3e4:	6003      	str	r3, [r0, #0]
 800b3e6:	f04f 30ff 	mov.w	r0, #4294967295
 800b3ea:	bd38      	pop	{r3, r4, r5, pc}
 800b3ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b3ee:	b112      	cbz	r2, 800b3f6 <_raise_r+0x1e>
 800b3f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b3f4:	b94b      	cbnz	r3, 800b40a <_raise_r+0x32>
 800b3f6:	4620      	mov	r0, r4
 800b3f8:	f000 f830 	bl	800b45c <_getpid_r>
 800b3fc:	462a      	mov	r2, r5
 800b3fe:	4601      	mov	r1, r0
 800b400:	4620      	mov	r0, r4
 800b402:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b406:	f000 b817 	b.w	800b438 <_kill_r>
 800b40a:	2b01      	cmp	r3, #1
 800b40c:	d00a      	beq.n	800b424 <_raise_r+0x4c>
 800b40e:	1c59      	adds	r1, r3, #1
 800b410:	d103      	bne.n	800b41a <_raise_r+0x42>
 800b412:	2316      	movs	r3, #22
 800b414:	6003      	str	r3, [r0, #0]
 800b416:	2001      	movs	r0, #1
 800b418:	e7e7      	b.n	800b3ea <_raise_r+0x12>
 800b41a:	2400      	movs	r4, #0
 800b41c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b420:	4628      	mov	r0, r5
 800b422:	4798      	blx	r3
 800b424:	2000      	movs	r0, #0
 800b426:	e7e0      	b.n	800b3ea <_raise_r+0x12>

0800b428 <raise>:
 800b428:	4b02      	ldr	r3, [pc, #8]	; (800b434 <raise+0xc>)
 800b42a:	4601      	mov	r1, r0
 800b42c:	6818      	ldr	r0, [r3, #0]
 800b42e:	f7ff bfd3 	b.w	800b3d8 <_raise_r>
 800b432:	bf00      	nop
 800b434:	2000000c 	.word	0x2000000c

0800b438 <_kill_r>:
 800b438:	b538      	push	{r3, r4, r5, lr}
 800b43a:	4d07      	ldr	r5, [pc, #28]	; (800b458 <_kill_r+0x20>)
 800b43c:	2300      	movs	r3, #0
 800b43e:	4604      	mov	r4, r0
 800b440:	4608      	mov	r0, r1
 800b442:	4611      	mov	r1, r2
 800b444:	602b      	str	r3, [r5, #0]
 800b446:	f7f8 f8d5 	bl	80035f4 <_kill>
 800b44a:	1c43      	adds	r3, r0, #1
 800b44c:	d102      	bne.n	800b454 <_kill_r+0x1c>
 800b44e:	682b      	ldr	r3, [r5, #0]
 800b450:	b103      	cbz	r3, 800b454 <_kill_r+0x1c>
 800b452:	6023      	str	r3, [r4, #0]
 800b454:	bd38      	pop	{r3, r4, r5, pc}
 800b456:	bf00      	nop
 800b458:	200098b0 	.word	0x200098b0

0800b45c <_getpid_r>:
 800b45c:	f7f8 b8c2 	b.w	80035e4 <_getpid>

0800b460 <__sread>:
 800b460:	b510      	push	{r4, lr}
 800b462:	460c      	mov	r4, r1
 800b464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b468:	f000 f894 	bl	800b594 <_read_r>
 800b46c:	2800      	cmp	r0, #0
 800b46e:	bfab      	itete	ge
 800b470:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b472:	89a3      	ldrhlt	r3, [r4, #12]
 800b474:	181b      	addge	r3, r3, r0
 800b476:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b47a:	bfac      	ite	ge
 800b47c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b47e:	81a3      	strhlt	r3, [r4, #12]
 800b480:	bd10      	pop	{r4, pc}

0800b482 <__swrite>:
 800b482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b486:	461f      	mov	r7, r3
 800b488:	898b      	ldrh	r3, [r1, #12]
 800b48a:	05db      	lsls	r3, r3, #23
 800b48c:	4605      	mov	r5, r0
 800b48e:	460c      	mov	r4, r1
 800b490:	4616      	mov	r6, r2
 800b492:	d505      	bpl.n	800b4a0 <__swrite+0x1e>
 800b494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b498:	2302      	movs	r3, #2
 800b49a:	2200      	movs	r2, #0
 800b49c:	f000 f868 	bl	800b570 <_lseek_r>
 800b4a0:	89a3      	ldrh	r3, [r4, #12]
 800b4a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b4a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b4aa:	81a3      	strh	r3, [r4, #12]
 800b4ac:	4632      	mov	r2, r6
 800b4ae:	463b      	mov	r3, r7
 800b4b0:	4628      	mov	r0, r5
 800b4b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b4b6:	f000 b817 	b.w	800b4e8 <_write_r>

0800b4ba <__sseek>:
 800b4ba:	b510      	push	{r4, lr}
 800b4bc:	460c      	mov	r4, r1
 800b4be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4c2:	f000 f855 	bl	800b570 <_lseek_r>
 800b4c6:	1c43      	adds	r3, r0, #1
 800b4c8:	89a3      	ldrh	r3, [r4, #12]
 800b4ca:	bf15      	itete	ne
 800b4cc:	6560      	strne	r0, [r4, #84]	; 0x54
 800b4ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b4d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b4d6:	81a3      	strheq	r3, [r4, #12]
 800b4d8:	bf18      	it	ne
 800b4da:	81a3      	strhne	r3, [r4, #12]
 800b4dc:	bd10      	pop	{r4, pc}

0800b4de <__sclose>:
 800b4de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4e2:	f000 b813 	b.w	800b50c <_close_r>
	...

0800b4e8 <_write_r>:
 800b4e8:	b538      	push	{r3, r4, r5, lr}
 800b4ea:	4d07      	ldr	r5, [pc, #28]	; (800b508 <_write_r+0x20>)
 800b4ec:	4604      	mov	r4, r0
 800b4ee:	4608      	mov	r0, r1
 800b4f0:	4611      	mov	r1, r2
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	602a      	str	r2, [r5, #0]
 800b4f6:	461a      	mov	r2, r3
 800b4f8:	f7f8 f8b3 	bl	8003662 <_write>
 800b4fc:	1c43      	adds	r3, r0, #1
 800b4fe:	d102      	bne.n	800b506 <_write_r+0x1e>
 800b500:	682b      	ldr	r3, [r5, #0]
 800b502:	b103      	cbz	r3, 800b506 <_write_r+0x1e>
 800b504:	6023      	str	r3, [r4, #0]
 800b506:	bd38      	pop	{r3, r4, r5, pc}
 800b508:	200098b0 	.word	0x200098b0

0800b50c <_close_r>:
 800b50c:	b538      	push	{r3, r4, r5, lr}
 800b50e:	4d06      	ldr	r5, [pc, #24]	; (800b528 <_close_r+0x1c>)
 800b510:	2300      	movs	r3, #0
 800b512:	4604      	mov	r4, r0
 800b514:	4608      	mov	r0, r1
 800b516:	602b      	str	r3, [r5, #0]
 800b518:	f7f8 f8bf 	bl	800369a <_close>
 800b51c:	1c43      	adds	r3, r0, #1
 800b51e:	d102      	bne.n	800b526 <_close_r+0x1a>
 800b520:	682b      	ldr	r3, [r5, #0]
 800b522:	b103      	cbz	r3, 800b526 <_close_r+0x1a>
 800b524:	6023      	str	r3, [r4, #0]
 800b526:	bd38      	pop	{r3, r4, r5, pc}
 800b528:	200098b0 	.word	0x200098b0

0800b52c <_fstat_r>:
 800b52c:	b538      	push	{r3, r4, r5, lr}
 800b52e:	4d07      	ldr	r5, [pc, #28]	; (800b54c <_fstat_r+0x20>)
 800b530:	2300      	movs	r3, #0
 800b532:	4604      	mov	r4, r0
 800b534:	4608      	mov	r0, r1
 800b536:	4611      	mov	r1, r2
 800b538:	602b      	str	r3, [r5, #0]
 800b53a:	f7f8 f8ba 	bl	80036b2 <_fstat>
 800b53e:	1c43      	adds	r3, r0, #1
 800b540:	d102      	bne.n	800b548 <_fstat_r+0x1c>
 800b542:	682b      	ldr	r3, [r5, #0]
 800b544:	b103      	cbz	r3, 800b548 <_fstat_r+0x1c>
 800b546:	6023      	str	r3, [r4, #0]
 800b548:	bd38      	pop	{r3, r4, r5, pc}
 800b54a:	bf00      	nop
 800b54c:	200098b0 	.word	0x200098b0

0800b550 <_isatty_r>:
 800b550:	b538      	push	{r3, r4, r5, lr}
 800b552:	4d06      	ldr	r5, [pc, #24]	; (800b56c <_isatty_r+0x1c>)
 800b554:	2300      	movs	r3, #0
 800b556:	4604      	mov	r4, r0
 800b558:	4608      	mov	r0, r1
 800b55a:	602b      	str	r3, [r5, #0]
 800b55c:	f7f8 f8b9 	bl	80036d2 <_isatty>
 800b560:	1c43      	adds	r3, r0, #1
 800b562:	d102      	bne.n	800b56a <_isatty_r+0x1a>
 800b564:	682b      	ldr	r3, [r5, #0]
 800b566:	b103      	cbz	r3, 800b56a <_isatty_r+0x1a>
 800b568:	6023      	str	r3, [r4, #0]
 800b56a:	bd38      	pop	{r3, r4, r5, pc}
 800b56c:	200098b0 	.word	0x200098b0

0800b570 <_lseek_r>:
 800b570:	b538      	push	{r3, r4, r5, lr}
 800b572:	4d07      	ldr	r5, [pc, #28]	; (800b590 <_lseek_r+0x20>)
 800b574:	4604      	mov	r4, r0
 800b576:	4608      	mov	r0, r1
 800b578:	4611      	mov	r1, r2
 800b57a:	2200      	movs	r2, #0
 800b57c:	602a      	str	r2, [r5, #0]
 800b57e:	461a      	mov	r2, r3
 800b580:	f7f8 f8b2 	bl	80036e8 <_lseek>
 800b584:	1c43      	adds	r3, r0, #1
 800b586:	d102      	bne.n	800b58e <_lseek_r+0x1e>
 800b588:	682b      	ldr	r3, [r5, #0]
 800b58a:	b103      	cbz	r3, 800b58e <_lseek_r+0x1e>
 800b58c:	6023      	str	r3, [r4, #0]
 800b58e:	bd38      	pop	{r3, r4, r5, pc}
 800b590:	200098b0 	.word	0x200098b0

0800b594 <_read_r>:
 800b594:	b538      	push	{r3, r4, r5, lr}
 800b596:	4d07      	ldr	r5, [pc, #28]	; (800b5b4 <_read_r+0x20>)
 800b598:	4604      	mov	r4, r0
 800b59a:	4608      	mov	r0, r1
 800b59c:	4611      	mov	r1, r2
 800b59e:	2200      	movs	r2, #0
 800b5a0:	602a      	str	r2, [r5, #0]
 800b5a2:	461a      	mov	r2, r3
 800b5a4:	f7f8 f840 	bl	8003628 <_read>
 800b5a8:	1c43      	adds	r3, r0, #1
 800b5aa:	d102      	bne.n	800b5b2 <_read_r+0x1e>
 800b5ac:	682b      	ldr	r3, [r5, #0]
 800b5ae:	b103      	cbz	r3, 800b5b2 <_read_r+0x1e>
 800b5b0:	6023      	str	r3, [r4, #0]
 800b5b2:	bd38      	pop	{r3, r4, r5, pc}
 800b5b4:	200098b0 	.word	0x200098b0

0800b5b8 <sqrtf>:
 800b5b8:	b508      	push	{r3, lr}
 800b5ba:	ed2d 8b02 	vpush	{d8}
 800b5be:	eeb0 8a40 	vmov.f32	s16, s0
 800b5c2:	f000 f817 	bl	800b5f4 <__ieee754_sqrtf>
 800b5c6:	eeb4 8a48 	vcmp.f32	s16, s16
 800b5ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5ce:	d60c      	bvs.n	800b5ea <sqrtf+0x32>
 800b5d0:	eddf 8a07 	vldr	s17, [pc, #28]	; 800b5f0 <sqrtf+0x38>
 800b5d4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b5d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5dc:	d505      	bpl.n	800b5ea <sqrtf+0x32>
 800b5de:	f7fd f84b 	bl	8008678 <__errno>
 800b5e2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b5e6:	2321      	movs	r3, #33	; 0x21
 800b5e8:	6003      	str	r3, [r0, #0]
 800b5ea:	ecbd 8b02 	vpop	{d8}
 800b5ee:	bd08      	pop	{r3, pc}
 800b5f0:	00000000 	.word	0x00000000

0800b5f4 <__ieee754_sqrtf>:
 800b5f4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b5f8:	4770      	bx	lr
	...

0800b5fc <_init>:
 800b5fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5fe:	bf00      	nop
 800b600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b602:	bc08      	pop	{r3}
 800b604:	469e      	mov	lr, r3
 800b606:	4770      	bx	lr

0800b608 <_fini>:
 800b608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b60a:	bf00      	nop
 800b60c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b60e:	bc08      	pop	{r3}
 800b610:	469e      	mov	lr, r3
 800b612:	4770      	bx	lr
