Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Apr  2 15:02:20 2019
| Host         : ubuntu running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   165 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            5 |
|      5 |            2 |
|      6 |            2 |
|      7 |            1 |
|      8 |          129 |
|      9 |            1 |
|     10 |            2 |
|     12 |            4 |
|     13 |            1 |
|     14 |            2 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             158 |           54 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           17 |
| Yes          | No                    | No                     |            6069 |         1738 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1111 |          309 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready0                                                                                               | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg60[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg58[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg60[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                        | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg59[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg59[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                        | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg61[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg61[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg62[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg62[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg63[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg63[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg50[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg58[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg57[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg57[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg56[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg56[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg55[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg55[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg54[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg54[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg53[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg52[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg52[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg51[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg51[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg50[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg53[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg141_out[15]                                                                                         | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg211_out[15]                                                                                         | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg211_out[7]                                                                                          | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg201_out[15]                                                                                         | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg201_out[7]                                                                                          | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg191_out[15]                                                                                         | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg191_out[7]                                                                                          | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg181_out[15]                                                                                         | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg181_out[7]                                                                                          | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg171_out[15]                                                                                         | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg171_out[7]                                                                                          | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg161_out[15]                                                                                         | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg161_out[7]                                                                                          | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg151_out[15]                                                                                         | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg151_out[7]                                                                                          | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg141_out[7]                                                                                          | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg131_out[15]                                                                                         | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg131_out[7]                                                                                          | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg121_out[15]                                                                                         | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg121_out[7]                                                                                          | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/p_1_in__0[15]                                                                                              | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/p_1_in__0[7]                                                                                               | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                 | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                  | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                        | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                        | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                        | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                        | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg32[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg32[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg33[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg33[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg34[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg34[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg35[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                        | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                        | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg46[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg42[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg43[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg43[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg44[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg44[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg45[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg45[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg46[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg36[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg47[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg47[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg48[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg48[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg49[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg49[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                        | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg38[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg42[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg37[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg37[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg36[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg35[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg38[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg39[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg39[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                        | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg40[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg40[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg41[15]_i_1_n_0                                                                                      | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg41[7]_i_1_n_0                                                                                       | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_arready0                                                                                               | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                     |                                                                                                                                                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                     |                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/slv_reg_rden                                                                                               | design_1_i/BC12_axi_0/U0/BC12_axi_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                       |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                       |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                       |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                |                                                                                                                                                       |               55 |            159 |
|  design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0] | design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                       |             1632 |           5888 |
+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


