
IEEE 695 OMF Linker Version 6.24 (10060805)
Copyright (C) 1999-2008 Zilog, Inc. All Rights Reserved

LINK MAP:

DATE:      Fri Aug 26 21:22:01 2011
PROCESSOR: assembler
FILES:     .\allocate.obj         


COMMAND LIST:
=============
/* Linker Command File - allocate_test Debug */

/* Generated by: */
/*  ZDS II - eZ80Acclaim! 5.1.1 (Build 10061702) */
/*  IDE component: d:5.1:10042301 */
/* assembler options */
/* -define:_EZ80=1 -define:_SIMULATE=1 */
/* -include:"..;..\..\..\..\..\Includes;C:\PROGRA~1\ZiLOG\ZDSII_~1.1\include\std;C:\PROGRA~1\ZiLOG\ZDSII_~1.1\include\zilog" */
/* -list -NOlistmac -name -pagelen:56 -pagewidth:80 -quiet -sdiopt */
/* -warn -debug -NOigcase -cpu:eZ80190 */

-FORMAT=OMF695,INTEL32
-map -maxhexlen=64 -quiet -warnoverlap -xref -unresolved=fatal
-sort NAME=ascending -warn -debug -NOigcase

RANGE ROM $000000 : $0FFFFF
RANGE RAM $B7E000 : $B7FFFF
RANGE EXTIO $000000 : $00FFFF
RANGE INTIO $000000 : $0000FF

DEFINE __crtl = 0
DEFINE __CS0_LBR_INIT_PARAM = $10
DEFINE __CS0_UBR_INIT_PARAM = $1f
DEFINE __CS0_CTL_INIT_PARAM = $88
DEFINE __CS0_BMC_INIT_PARAM = $02
DEFINE __CS1_LBR_INIT_PARAM = $00
DEFINE __CS1_UBR_INIT_PARAM = $07
DEFINE __CS1_CTL_INIT_PARAM = $28
DEFINE __CS1_BMC_INIT_PARAM = $02
DEFINE __CS2_LBR_INIT_PARAM = $80
DEFINE __CS2_UBR_INIT_PARAM = $bf
DEFINE __CS2_CTL_INIT_PARAM = $28
DEFINE __CS2_BMC_INIT_PARAM = $02
DEFINE __CS3_LBR_INIT_PARAM = $30
DEFINE __CS3_UBR_INIT_PARAM = $30
DEFINE __CS3_CTL_INIT_PARAM = $f8
DEFINE __CS3_BMC_INIT_PARAM = $02
DEFINE __RAM_CTL_INIT_PARAM = $C0
DEFINE __RAM_ADDR_U_INIT_PARAM = $B7

define _SYS_CLK_FREQ = 20000000
define _OSC_FREQ = 20000000
define _SYS_CLK_SRC = 0
define _OSC_FREQ_MULT = 1
define __PLL_CTL0_INIT_PARAM = $00

"E:\MY_OWN~1\Coding\ez80p\Code\PROSEB~1\Phil\tests\PROSE3~3\Debug\allocate_test"=  .\allocate.obj


SPACE ALLOCATION:
=================

Space              Base        Top         Size
------------------ ----------- ----------- ---------
ROM                   C:010000    C:01005C       5dh


SEGMENTS WITHIN SPACE:
======================

ROM                Type                Base        Top         Size
------------------ ------------------- ----------- ----------- ---------
CODE               absolute data          C:010000    C:01005C       5dh

SEGMENTS WITHIN MODULES:
========================

Module: E:\MY_OWN~1\Coding\ez80p\Code\PROSEB~1\Phil\tests\PROSE3~3\src\allocate.asm (File: allocate.obj) Version: 1:0 08/26/2011 21:22:00

    Name                                        Base        Top      Size
    --------------------------------------- ----------- ----------- ---------
    Segment: CODE                              C:010000    C:01005C       5dh

EXTERNAL DEFINITIONS:
=====================

Symbol                             Address   Module          Segment
-------------------------------- ----------- --------------- --------------------------------
__crtl                              00000000 (User Defined)
__CS0_BMC_INIT_PARAM                00000002 (User Defined)
__CS0_CTL_INIT_PARAM                00000088 (User Defined)
__CS0_LBR_INIT_PARAM                00000010 (User Defined)
__CS0_UBR_INIT_PARAM                0000001F (User Defined)
__CS1_BMC_INIT_PARAM                00000002 (User Defined)
__CS1_CTL_INIT_PARAM                00000028 (User Defined)
__CS1_LBR_INIT_PARAM                00000000 (User Defined)
__CS1_UBR_INIT_PARAM                00000007 (User Defined)
__CS2_BMC_INIT_PARAM                00000002 (User Defined)
__CS2_CTL_INIT_PARAM                00000028 (User Defined)
__CS2_LBR_INIT_PARAM                00000080 (User Defined)
__CS2_UBR_INIT_PARAM                000000BF (User Defined)
__CS3_BMC_INIT_PARAM                00000002 (User Defined)
__CS3_CTL_INIT_PARAM                000000F8 (User Defined)
__CS3_LBR_INIT_PARAM                00000030 (User Defined)
__CS3_UBR_INIT_PARAM                00000030 (User Defined)
__PLL_CTL0_INIT_PARAM               00000000 (User Defined)
__RAM_ADDR_U_INIT_PARAM             000000B7 (User Defined)
__RAM_CTL_INIT_PARAM                000000C0 (User Defined)
_OSC_FREQ                           01312D00 (User Defined)
_OSC_FREQ_MULT                      00000001 (User Defined)
_SYS_CLK_FREQ                       01312D00 (User Defined)
_SYS_CLK_SRC                        00000000 (User Defined)

24 external symbol(s).

SYMBOL CROSS REFERENCE:
=======================
Name                              Use         Module
--------------------------------- ----------- -------------------------
__crtl                            Defined     LINKER
__CS0_BMC_INIT_PARAM              Defined     LINKER
__CS0_CTL_INIT_PARAM              Defined     LINKER
__CS0_LBR_INIT_PARAM              Defined     LINKER
__CS0_UBR_INIT_PARAM              Defined     LINKER
__CS1_BMC_INIT_PARAM              Defined     LINKER
__CS1_CTL_INIT_PARAM              Defined     LINKER
__CS1_LBR_INIT_PARAM              Defined     LINKER
__CS1_UBR_INIT_PARAM              Defined     LINKER
__CS2_BMC_INIT_PARAM              Defined     LINKER
__CS2_CTL_INIT_PARAM              Defined     LINKER
__CS2_LBR_INIT_PARAM              Defined     LINKER
__CS2_UBR_INIT_PARAM              Defined     LINKER
__CS3_BMC_INIT_PARAM              Defined     LINKER
__CS3_CTL_INIT_PARAM              Defined     LINKER
__CS3_LBR_INIT_PARAM              Defined     LINKER
__CS3_UBR_INIT_PARAM              Defined     LINKER
__PLL_CTL0_INIT_PARAM             Defined     LINKER
__RAM_ADDR_U_INIT_PARAM           Defined     LINKER
__RAM_CTL_INIT_PARAM              Defined     LINKER
_OSC_FREQ                         Defined     LINKER
_OSC_FREQ_MULT                    Defined     LINKER
_SYS_CLK_FREQ                     Defined     LINKER
_SYS_CLK_SRC                      Defined     LINKER


END OF LINK MAP:
================
0 Errors
0 Warnings
