INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:35:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            load0/data_tehb/dataReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 1.694ns (22.143%)  route 5.956ns (77.857%))
  Logic Levels:           21  (CARRY4=6 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1851, unset)         0.508     0.508    control_merge0/fork_valid/generateBlocks[1].regblock/clk
    SLICE_X23Y154        FDSE                                         r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y154        FDSE (Prop_fdse_C_Q)         0.216     0.724 r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/Q
                         net (fo=4, routed)           0.412     1.136    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_1
    SLICE_X23Y153        LUT6 (Prop_lut6_I1_O)        0.043     1.179 r  control_merge0/fork_valid/generateBlocks[1].regblock/n_ready_INST_0_i_2/O
                         net (fo=7, routed)           0.325     1.504    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_2
    SLICE_X21Y152        LUT3 (Prop_lut3_I0_O)        0.043     1.547 r  control_merge0/fork_valid/generateBlocks[1].regblock/n_ready_INST_0_i_1/O
                         net (fo=68, routed)          0.452     1.999    control_merge0/fork_valid/generateBlocks[1].regblock/n_valid_0
    SLICE_X22Y151        LUT6 (Prop_lut6_I0_O)        0.043     2.042 r  control_merge0/fork_valid/generateBlocks[1].regblock/outs[11]_i_1/O
                         net (fo=3, routed)           0.530     2.572    cmpi0/D[11]
    SLICE_X18Y151        LUT4 (Prop_lut4_I2_O)        0.043     2.615 r  cmpi0/memEnd_valid_i_38/O
                         net (fo=1, routed)           0.000     2.615    cmpi0/memEnd_valid_i_38_n_0
    SLICE_X18Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.861 r  cmpi0/memEnd_valid_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.861    cmpi0/memEnd_valid_reg_i_14_n_0
    SLICE_X18Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.911 r  cmpi0/memEnd_valid_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.911    cmpi0/memEnd_valid_reg_i_5_n_0
    SLICE_X18Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.961 r  cmpi0/memEnd_valid_reg_i_3/CO[3]
                         net (fo=96, routed)          0.448     3.408    init0/control/result[0]
    SLICE_X15Y153        LUT5 (Prop_lut5_I2_O)        0.043     3.451 r  init0/control/start_ready_INST_0_i_12/O
                         net (fo=99, routed)          0.355     3.806    init0/control/dataReg_reg[0]
    SLICE_X10Y153        LUT6 (Prop_lut6_I0_O)        0.043     3.849 r  init0/control/transmitValue_i_3__4/O
                         net (fo=25, routed)          0.538     4.387    cmpi6/p_2_in
    SLICE_X6Y149         LUT6 (Prop_lut6_I4_O)        0.043     4.430 r  cmpi6/Memory[2][0]_i_26/O
                         net (fo=1, routed)           0.246     4.676    cmpi6/Memory[2][0]_i_26_n_0
    SLICE_X7Y149         LUT5 (Prop_lut5_I4_O)        0.043     4.719 r  cmpi6/Memory[2][0]_i_18/O
                         net (fo=1, routed)           0.000     4.719    cmpi6/Memory[2][0]_i_18_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.970 r  cmpi6/Memory_reg[2][0]_i_8/CO[3]
                         net (fo=1, routed)           0.001     4.971    cmpi6/Memory_reg[2][0]_i_8_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.020 r  cmpi6/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.020    cmpi6/Memory_reg[2][0]_i_4_n_0
    SLICE_X7Y151         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.127 f  cmpi6/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=11, routed)          0.419     5.545    buffer78/fifo/result[0]
    SLICE_X6Y156         LUT3 (Prop_lut3_I0_O)        0.123     5.668 f  buffer78/fifo/Head[1]_i_3/O
                         net (fo=2, routed)           0.320     5.988    buffer78/fifo/buffer78_outs
    SLICE_X6Y157         LUT6 (Prop_lut6_I2_O)        0.043     6.031 f  buffer78/fifo/Head[1]_i_2__0/O
                         net (fo=13, routed)          0.227     6.258    buffer78/fifo/buffer78_outs_ready
    SLICE_X5Y158         LUT6 (Prop_lut6_I0_O)        0.043     6.301 f  buffer78/fifo/transmitValue_i_2__45/O
                         net (fo=5, routed)           0.315     6.616    buffer85/fifo/cmpi6_result_ready
    SLICE_X8Y158         LUT4 (Prop_lut4_I2_O)        0.043     6.659 r  buffer85/fifo/transmitValue_i_3__13/O
                         net (fo=2, routed)           0.286     6.945    fork10/control/generateBlocks[7].regblock/transmitValue_reg_7
    SLICE_X7Y158         LUT6 (Prop_lut6_I5_O)        0.043     6.988 r  fork10/control/generateBlocks[7].regblock/transmitValue_i_3__12/O
                         net (fo=8, routed)           0.509     7.497    buffer51/fifo/anyBlockStop
    SLICE_X10Y148        LUT5 (Prop_lut5_I4_O)        0.043     7.540 r  buffer51/fifo/fullReg_i_5__2/O
                         net (fo=6, routed)           0.177     7.716    buffer63/fifo/dataReg_reg[31]_1
    SLICE_X9Y148         LUT6 (Prop_lut6_I3_O)        0.043     7.759 r  buffer63/fifo/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.399     8.158    load0/data_tehb/dataReg_reg[31]_0[0]
    SLICE_X10Y145        FDRE                                         r  load0/data_tehb/dataReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=1851, unset)         0.483     6.683    load0/data_tehb/clk
    SLICE_X10Y145        FDRE                                         r  load0/data_tehb/dataReg_reg[2]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X10Y145        FDRE (Setup_fdre_C_CE)      -0.169     6.478    load0/data_tehb/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                 -1.680    




