
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.40000000000000000000;
1.40000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_16_1";
mvm_20_20_16_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_16_1' with
	the parameters "20,20,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b16_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "1,20,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "16,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 816 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b16_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b16_g1'
  Processing 'mvm_20_20_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:43  195851.8      0.82     377.4   11683.0                          
    0:00:43  195851.8      0.82     377.4   11683.0                          
    0:00:43  196187.0      0.82     377.4   11683.0                          
    0:00:43  196514.1      0.82     377.4   11683.0                          
    0:00:43  196841.3      0.82     377.4   11683.0                          
    0:00:43  197168.5      0.82     377.4   11683.0                          
    0:00:43  197495.7      0.82     377.4   11683.0                          
    0:01:00  191776.7      0.41     147.1    2947.3                          
    0:01:01  191776.7      0.41     147.1    2947.3                          
    0:01:01  191776.7      0.41     147.1    2947.3                          
    0:01:01  191776.4      0.41     147.1    2947.3                          
    0:01:02  191776.4      0.41     147.1    2947.3                          
    0:01:23  152761.7      0.40      67.6       0.0                          
    0:01:26  152622.0      0.38      67.4       0.0                          
    0:01:30  152634.5      0.37      67.1       0.0                          
    0:01:33  152649.9      0.37      65.5       0.0                          
    0:01:34  152659.3      0.36      63.7       0.0                          
    0:01:35  152662.7      0.36      63.5       0.0                          
    0:01:36  152666.2      0.35      62.9       0.0                          
    0:01:37  152674.4      0.35      59.1       0.0                          
    0:01:38  152687.7      0.35      55.6       0.0                          
    0:01:39  152709.0      0.34      53.8       0.0                          
    0:01:40  152720.4      0.34      49.5       0.0                          
    0:01:40  152725.0      0.33      45.8       0.0                          
    0:01:41  152735.1      0.31      40.6       0.0                          
    0:01:42  152564.6      0.31      40.6       0.0                          
    0:01:42  152564.6      0.31      40.6       0.0                          
    0:01:42  152564.6      0.31      40.6       0.0                          
    0:01:42  152564.6      0.31      40.6       0.0                          
    0:01:42  152564.6      0.31      40.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:42  152564.6      0.31      40.6       0.0                          
    0:01:42  152585.0      0.26      37.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:42  152628.9      0.23      34.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152654.2      0.23      34.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152672.3      0.22      33.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152693.8      0.22      33.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152707.1      0.22      33.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152725.5      0.21      33.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152740.4      0.21      32.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152769.6      0.21      32.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152788.3      0.21      32.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152801.3      0.21      32.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152818.9      0.20      31.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152839.3      0.20      31.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152854.0      0.20      31.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152884.3      0.20      31.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152895.7      0.20      31.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152905.6      0.20      30.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152918.9      0.20      30.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  152927.1      0.19      29.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:45  152944.4      0.19      29.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152960.4      0.19      28.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  152975.8      0.19      27.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  152983.5      0.19      27.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152999.2      0.19      27.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:45  153009.8      0.19      27.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:45  153015.7      0.19      27.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:45  153034.1      0.19      26.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:45  153049.7      0.18      26.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:45  153060.4      0.18      26.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:45  153070.5      0.18      26.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:46  153083.8      0.18      25.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  153091.8      0.18      25.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:46  153100.0      0.18      25.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  153108.8      0.18      24.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:46  153121.6      0.18      24.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:46  153125.8      0.18      24.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:46  153134.1      0.17      24.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153145.0      0.17      24.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  153150.0      0.17      24.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:46  153157.2      0.17      24.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153170.5      0.17      24.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153175.3      0.17      24.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:47  153189.4      0.17      23.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  153199.2      0.17      23.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:47  153212.3      0.17      22.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  153217.3      0.17      22.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:47  153226.1      0.17      22.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:47  153230.6      0.16      22.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:47  153239.1      0.16      22.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:47  153245.3      0.16      22.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:47  153252.2      0.16      22.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:47  153276.9      0.16      22.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153284.1      0.16      22.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153295.5      0.16      21.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  153311.2      0.16      20.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  153320.5      0.16      20.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153331.4      0.16      20.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153343.4      0.16      20.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153347.7      0.15      20.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153353.5      0.15      20.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153368.7      0.15      20.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153377.5      0.15      20.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153389.2      0.15      20.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153396.6      0.15      20.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153404.6      0.15      20.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153417.1      0.15      20.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153427.7      0.15      19.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153434.4      0.15      19.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153451.1      0.15      19.7      19.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153492.1      0.15      19.5      94.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153506.7      0.15      19.3     113.8 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153515.0      0.15      18.9     113.8 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153521.1      0.15      18.9     113.8 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153530.9      0.15      18.6     113.8 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153540.0      0.15      18.5     113.8 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153549.8      0.14      18.4     113.8 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153555.7      0.14      18.3     113.8 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153562.3      0.14      18.3     113.8 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153574.6      0.14      18.3     113.8 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153578.8      0.14      18.3     113.8 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153583.6      0.14      18.3     113.8 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153591.6      0.14      18.3     113.8 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153596.6      0.14      18.3     113.8 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153603.3      0.14      18.2     113.8 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153614.5      0.14      17.6     113.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  153625.4      0.14      17.2     113.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  153632.3      0.14      17.1     113.8 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153636.3      0.14      16.9     113.8 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153645.9      0.13      16.8     132.7 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153649.6      0.13      16.8     132.7 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153656.5      0.13      16.8     132.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:51  153662.3      0.13      16.6     132.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153670.1      0.13      16.5     132.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:51  153674.6      0.13      16.5     132.7 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153681.8      0.13      16.4     132.7 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153685.0      0.13      16.4     132.7 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153690.8      0.13      16.4     132.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153695.3      0.13      16.3     132.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153701.2      0.13      16.2     132.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153704.6      0.13      16.2     132.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153708.1      0.13      16.2     132.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153724.1      0.13      16.1     151.7 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153729.4      0.13      16.0     151.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153731.0      0.13      16.0     151.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153734.7      0.13      15.9     151.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:52  153732.6      0.13      15.9     132.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153738.4      0.13      15.9     132.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153746.9      0.13      15.8     132.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153757.8      0.13      15.6     132.7 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153769.3      0.12      15.5     132.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153774.1      0.12      15.4     132.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153779.7      0.12      15.3     132.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153785.5      0.12      15.3     132.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153794.5      0.12      15.4     132.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153806.5      0.12      15.3     132.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153812.1      0.12      15.3     132.7 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153817.7      0.12      15.2     132.7 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153824.6      0.12      15.2     132.7 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153829.1      0.12      15.3     132.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153839.0      0.12      15.1     132.7 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153844.6      0.12      15.0     132.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153850.9      0.12      14.9     132.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153855.2      0.12      14.9     132.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153859.5      0.12      14.8     132.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153861.6      0.12      14.8     132.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153873.0      0.11      14.7     132.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153883.1      0.11      14.6     132.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153891.1      0.11      14.6     132.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153894.0      0.11      14.6     132.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153901.5      0.11      14.6     132.7 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153908.9      0.11      14.4     132.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153917.4      0.11      14.4     132.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153920.9      0.11      14.3     132.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153923.3      0.11      14.3     132.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153927.3      0.11      14.2     132.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153932.9      0.11      14.2     132.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153938.7      0.11      14.0     132.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153941.6      0.11      14.0     132.7 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153945.1      0.11      14.0     132.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153947.2      0.11      14.0     132.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153948.6      0.11      13.9     132.7 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153951.8      0.11      13.9     132.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153959.2      0.11      13.8     132.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153961.9      0.11      13.8     132.7 path/genblk1[11].path/path/genblk1.add_in_reg[24]/D
    0:01:55  153966.6      0.11      13.7     132.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153972.8      0.11      13.7     132.7 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153977.8      0.11      13.6     132.7 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153982.9      0.11      13.4     132.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  153987.9      0.11      13.4     132.7 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:56  153994.8      0.10      13.3     132.7 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153999.1      0.10      13.3     132.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:56  154002.8      0.10      13.3     132.7 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:56  154007.9      0.10      13.3     132.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:56  154016.9      0.10      13.2     132.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:56  154020.9      0.10      13.2     132.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:56  154027.6      0.10      13.1     132.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:56  154035.8      0.10      13.0     132.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:57  154040.1      0.10      12.9     132.7 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:57  154043.5      0.10      12.8     132.7 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:57  154051.5      0.10      12.7     132.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:57  154056.3      0.10      12.7     132.7 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:57  154061.9      0.10      12.7     132.7 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:57  154066.7      0.10      12.6     132.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:57  154073.6      0.10      12.6     132.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:57  154080.2      0.10      12.6     132.7 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:57  154085.6      0.10      12.5     132.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:57  154087.1      0.10      12.5     132.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:57  154090.3      0.10      12.5     132.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:57  154097.8      0.10      12.4     132.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:57  154103.4      0.10      12.4     132.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:58  154114.3      0.10      12.4     157.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:58  154118.5      0.10      12.4     157.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:58  154124.1      0.10      12.3     157.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:58  154125.5      0.10      12.3     157.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:58  154127.3      0.10      12.3     157.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:58  154131.0      0.10      12.3     157.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:58  154137.4      0.10      12.2     157.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:58  154142.7      0.10      12.2     157.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:58  154149.1      0.10      12.0     157.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:58  154151.5      0.09      12.0     157.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:58  154157.6      0.09      11.9     157.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:58  154161.1      0.09      11.9     157.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:59  154166.9      0.09      11.8     157.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:59  154172.5      0.09      11.8     157.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:59  154174.7      0.09      11.8     157.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:59  154177.3      0.09      11.8     157.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:59  154182.6      0.09      11.7     157.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:59  154189.8      0.09      11.8     157.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:59  154192.2      0.09      11.7     157.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:59  154195.7      0.09      11.7     157.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:59  154196.5      0.09      11.7     157.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:00  154202.3      0.09      11.7     157.0                          
    0:02:02  150772.5      0.09      11.7     157.0                          
    0:02:02  150772.5      0.09      11.7     157.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:02  150772.5      0.09      11.7     157.0                          
    0:02:02  150712.4      0.09      11.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150716.4      0.09      11.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150723.0      0.09      11.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:02  150727.8      0.09      11.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150728.4      0.09      11.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:02  150731.0      0.09      11.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:03  150740.6      0.09      11.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  150745.4      0.09      11.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  150753.9      0.09      10.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:03  150761.3      0.09      10.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150763.7      0.09      10.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  150770.4      0.09      10.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150774.6      0.09      10.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150781.6      0.09      10.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150783.2      0.09      10.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:03  150785.6      0.09      10.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150791.1      0.09      10.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150796.7      0.09      10.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  150798.3      0.09      10.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:04  150798.9      0.09      10.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:04  150801.0      0.09      10.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:04  150803.1      0.09      10.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150805.2      0.09      10.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150808.4      0.09      10.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  150810.0      0.09      10.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150817.7      0.09      10.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150831.3      0.09      10.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150835.6      0.09      10.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:04  150845.1      0.09      10.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  150852.3      0.08      10.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:05  150855.8      0.08      10.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[24]/D
    0:02:05  150857.4      0.08      10.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:05  150858.4      0.08      10.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:05  150865.9      0.08      10.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:05  150876.3      0.08      10.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:05  150888.5      0.08      10.1      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:05  150896.7      0.08      10.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:05  150899.1      0.08      10.0      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:05  150912.7      0.08      10.0      43.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  150940.9      0.08      10.0     100.1 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:05  150928.4      0.08      10.0      62.1 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:05  150923.9      0.08       9.9      43.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  150930.3      0.08       9.9      43.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:06  150932.7      0.08       9.9      43.2 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:06  150936.9      0.08       9.9      43.2 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:06  150936.1      0.08       9.8      43.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:06  150947.0      0.08       9.8      62.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  150956.9      0.08       9.7      62.1 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:02:06  150963.2      0.08       9.7      62.1 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:06  150968.8      0.08       9.7      62.1 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:06  150969.6      0.08       9.7      43.2 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:06  150971.0      0.08       9.7      43.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:06  150976.3      0.08       9.7      43.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:06  150978.9      0.08       9.6      43.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:07  150981.6      0.08       9.6      43.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:07  150986.1      0.08       9.6      43.2 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:02:07  150988.8      0.08       9.5      43.2 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:07  150998.4      0.08       9.5      43.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  151002.3      0.08       9.5      43.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:07  151012.5      0.08       9.4      43.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  151015.4      0.08       9.4      43.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:07  151022.0      0.08       9.4      43.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:07  151025.0      0.08       9.4      43.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:07  151028.1      0.08       9.4      43.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:07  151040.4      0.08       9.3      67.4 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:07  151044.4      0.08       9.3      67.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  151053.2      0.08       9.3      67.4 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:08  151056.1      0.08       9.3      67.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:08  151069.1      0.08       9.3      86.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  151075.5      0.08       9.2      86.4 path/genblk1[7].path/path/genblk1.add_in_reg[24]/D
    0:02:08  151077.4      0.07       9.2      86.4 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:08  151080.0      0.07       9.1      86.4 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:08  151082.9      0.07       9.1      86.4 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:08  151088.0      0.07       9.1      86.4 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:08  151089.9      0.07       9.1      86.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:08  151097.8      0.07       9.0      86.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:08  151102.1      0.07       9.0      86.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  151106.9      0.07       8.9      86.4 path/genblk1[4].path/path/genblk1.add_in_reg[24]/D
    0:02:08  151112.2      0.07       8.9      86.4 path/path/path/genblk1.add_in_reg[31]/D
    0:02:08  151118.6      0.07       8.8      86.4 path/path/path/genblk1.add_in_reg[31]/D
    0:02:09  151119.9      0.07       8.8      86.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151134.3      0.07       8.7     110.6 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151139.9      0.07       8.6     110.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151147.0      0.07       8.6     110.6 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151164.3      0.07       8.6     110.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151165.1      0.07       8.6     110.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151165.7      0.07       8.5     110.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151168.1      0.07       8.5     110.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151177.1      0.07       8.4     110.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151178.2      0.07       8.4     110.6 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151183.8      0.07       8.4     110.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151188.5      0.07       8.4     110.6 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151188.5      0.07       8.4     110.6 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151190.9      0.07       8.4     110.6 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151193.6      0.07       8.4     110.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151197.1      0.07       8.3     110.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151198.4      0.07       8.3     110.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151197.9      0.07       8.3     110.6 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151198.9      0.07       8.3     110.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151207.7      0.07       8.2     110.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151209.8      0.07       8.1     110.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151219.7      0.07       7.9     110.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151220.2      0.07       7.9     110.6 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:10  151219.7      0.07       7.9     110.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151220.2      0.07       7.9     110.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151214.6      0.07       7.9      86.4 path/genblk1[2].path/path/mult_21/net163396
    0:02:11  151180.6      0.07       7.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:11  151183.8      0.07       7.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151188.0      0.07       7.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:11  151192.8      0.07       7.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151197.3      0.07       7.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151200.2      0.07       7.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[24]/D
    0:02:12  151208.5      0.07       7.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:12  151212.0      0.07       7.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:12  151218.6      0.07       7.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151224.5      0.07       7.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151230.3      0.07       7.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151234.6      0.07       7.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:12  151238.0      0.07       7.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151246.3      0.07       7.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151248.4      0.07       7.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[24]/D
    0:02:12  151253.4      0.06       7.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151259.3      0.06       7.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151264.6      0.06       7.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151266.5      0.06       7.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151266.2      0.06       7.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:13  151271.0      0.06       7.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151275.0      0.06       7.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:13  151280.6      0.06       7.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151283.8      0.06       7.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151287.2      0.06       7.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:13  151291.0      0.06       7.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151295.5      0.06       7.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151297.1      0.06       7.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151303.2      0.06       7.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151308.0      0.06       7.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151313.8      0.06       7.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151318.1      0.06       6.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151322.9      0.06       6.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[24]/D
    0:02:14  151327.9      0.06       6.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151333.8      0.06       6.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151338.6      0.06       6.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151341.0      0.06       6.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:14  151344.2      0.06       6.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:14  151346.5      0.06       6.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151355.9      0.06       6.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151360.1      0.06       6.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151363.0      0.06       6.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151367.0      0.06       6.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[24]/D
    0:02:14  151367.0      0.06       6.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:14  151369.7      0.06       6.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:15  151371.3      0.06       6.7       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:15  151371.3      0.06       6.7       0.0                          
    0:02:15  151371.3      0.06       6.7       0.0                          
    0:02:20  148929.4      0.06       6.5       0.0                          
    0:02:22  147495.4      0.06       6.5       0.0                          
    0:02:23  147466.1      0.06       6.5       0.0                          
    0:02:23  147464.5      0.06       6.5       0.0                          
    0:02:23  147462.9      0.06       6.5       0.0                          
    0:02:23  147462.9      0.06       6.5       0.0                          
    0:02:24  147461.4      0.06       6.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:24  147514.8      0.06       6.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:24  147523.3      0.06       6.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:24  147527.9      0.06       6.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:24  147527.1      0.06       6.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:24  147530.0      0.06       6.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:24  147535.0      0.06       6.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:24  147535.3      0.06       6.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:25  147541.7      0.06       6.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:25  147553.1      0.06       6.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  147559.2      0.06       6.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  147560.6      0.06       6.1       0.0                          
    0:02:27  147265.0      0.07       6.4       0.0                          
    0:02:27  147244.3      0.07       6.5       0.0                          
    0:02:27  147244.3      0.07       6.5       0.0                          
    0:02:27  147244.3      0.07       6.5       0.0                          
    0:02:28  147244.3      0.07       6.5       0.0                          
    0:02:28  147244.3      0.07       6.5       0.0                          
    0:02:28  147244.3      0.07       6.5       0.0                          
    0:02:28  147250.4      0.06       6.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:28  147254.1      0.06       6.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:28  147260.8      0.06       6.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:28  147287.7      0.06       6.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:29  147293.0      0.06       6.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:29  147294.0      0.06       6.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:29  147300.7      0.06       6.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:29  147307.6      0.06       5.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:29  147312.9      0.06       5.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:29  147324.4      0.06       5.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  147327.3      0.06       5.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  147328.6      0.06       5.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:29  147333.1      0.06       5.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:29  147335.8      0.06       5.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:29  147339.8      0.06       5.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:30  147341.4      0.06       5.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:30  147344.3      0.06       5.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:30  147350.4      0.06       5.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  147355.5      0.05       5.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:30  147358.1      0.05       5.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[24]/D
    0:02:30  147361.6      0.05       5.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:30  147372.0      0.05       5.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:30  147376.2      0.05       5.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:30  147387.9      0.05       5.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  147389.5      0.05       5.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:30  147391.9      0.05       5.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:31  147399.1      0.05       5.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:31  147406.3      0.05       5.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  147408.4      0.05       5.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:31  147417.5      0.05       4.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:31  147425.4      0.05       4.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  147432.9      0.05       4.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  147433.4      0.05       4.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:31  147445.1      0.05       4.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:31  147448.1      0.05       4.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:31  147456.0      0.05       4.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:31  147458.2      0.05       4.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:31  147459.5      0.05       4.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:31  147468.3      0.05       4.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:32  147470.1      0.05       4.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:32  147472.3      0.05       4.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:32  147483.2      0.05       4.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:32  147486.1      0.05       4.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:32  147486.6      0.05       4.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:32  147492.2      0.05       4.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:32  147496.2      0.05       4.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:32  147498.6      0.05       4.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:32  147502.1      0.05       4.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:32  147502.6      0.05       4.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:32  147509.8      0.05       4.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:32  147515.4      0.05       4.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:33  147517.5      0.05       4.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[24]/D
    0:02:33  147523.9      0.05       4.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:33  147529.7      0.05       4.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:33  147535.3      0.05       4.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  147535.3      0.05       4.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:33  147539.8      0.05       4.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:33  147549.4      0.05       4.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:33  147549.9      0.05       4.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:33  147556.6      0.05       3.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:33  147558.4      0.05       3.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:33  147564.6      0.05       3.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:33  147564.6      0.05       3.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147566.7      0.05       3.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147566.7      0.05       3.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:34  147566.7      0.05       3.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:34  147569.6      0.05       3.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147567.0      0.05       3.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147569.6      0.05       3.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147574.1      0.05       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:34  147578.4      0.05       3.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147580.8      0.05       3.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147585.8      0.05       3.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147586.9      0.05       3.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147590.9      0.05       3.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147594.6      0.05       3.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147598.6      0.05       3.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147603.4      0.05       3.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:35  147608.2      0.05       3.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:35  147614.8      0.05       3.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147618.6      0.05       3.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147620.2      0.05       3.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147621.2      0.05       3.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:35  147621.2      0.04       3.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147621.2      0.04       3.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147623.6      0.04       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147625.5      0.04       3.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147628.1      0.04       3.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147633.7      0.04       3.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147638.5      0.04       3.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147639.8      0.04       3.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:36  147648.1      0.04       3.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147653.7      0.04       3.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147653.9      0.04       3.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147660.3      0.04       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[24]/D
    0:02:36  147662.7      0.04       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147664.8      0.04       3.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147664.6      0.04       3.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:36  147667.5      0.04       3.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147671.8      0.04       3.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147679.2      0.04       3.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147685.1      0.04       3.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147690.4      0.04       3.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147695.4      0.04       3.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[24]/D
    0:02:37  147702.1      0.04       3.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147702.6      0.04       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147710.6      0.04       3.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147711.4      0.04       3.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147716.2      0.04       3.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147721.0      0.04       3.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:37  147722.8      0.04       3.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:38  147725.2      0.04       3.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147731.1      0.04       3.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147736.1      0.04       3.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147742.5      0.04       3.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147743.6      0.04       2.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147746.2      0.04       2.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147746.8      0.04       2.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147750.0      0.04       2.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147755.8      0.04       2.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147754.8      0.04       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147757.4      0.04       2.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147760.9      0.04       2.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147761.7      0.04       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147764.9      0.04       2.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147768.6      0.04       2.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147769.4      0.04       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:39  147771.2      0.04       2.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147776.3      0.04       2.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147780.6      0.04       2.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147781.9      0.04       2.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147785.6      0.04       2.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147789.3      0.04       2.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:39  147792.3      0.04       2.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147797.6      0.04       2.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147800.2      0.04       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147805.0      0.04       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147806.4      0.04       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147809.8      0.04       2.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147812.5      0.04       2.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147816.7      0.04       2.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147819.4      0.04       2.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147822.8      0.04       2.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147826.3      0.04       2.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:40  147834.3      0.04       2.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147839.3      0.04       2.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147843.3      0.04       2.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147845.5      0.04       2.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:41  147847.9      0.04       2.6       0.0                          
    0:02:41  147835.6      0.04       2.6       0.0                          
    0:02:43  147820.2      0.04       2.6       0.0                          
    0:02:44  147805.6      0.04       2.6       0.0                          
    0:02:45  147796.2      0.04       2.6       0.0                          
    0:02:45  147783.5      0.04       2.6       0.0                          
    0:02:45  147774.2      0.04       2.6       0.0                          
    0:02:45  147766.7      0.04       2.6       0.0                          
    0:02:45  147754.0      0.04       2.6       0.0                          
    0:02:45  147744.1      0.04       2.6       0.0                          
    0:02:45  147734.5      0.04       2.6       0.0                          
    0:02:45  147686.1      0.04       2.6       0.0                          
    0:02:46  147534.5      0.04       2.6       0.0                          
    0:02:46  147380.5      0.04       2.6       0.0                          
    0:02:47  147228.1      0.04       2.6       0.0                          
    0:02:47  147076.5      0.04       2.6       0.0                          
    0:02:47  146922.4      0.04       2.6       0.0                          
    0:02:48  146770.0      0.04       2.6       0.0                          
    0:02:48  146649.5      0.04       2.6       0.0                          
    0:02:48  146618.9      0.04       2.6       0.0                          
    0:02:48  146588.9      0.04       2.6       0.0                          
    0:02:48  146584.4      0.04       2.6       0.0                          
    0:02:49  146579.6      0.04       2.6       0.0                          
    0:02:50  146547.1      0.04       2.6       0.0                          
    0:02:50  146546.6      0.04       2.6       0.0                          
    0:02:51  146545.2      0.04       2.6       0.0                          
    0:02:51  146539.9      0.04       2.6       0.0                          
    0:02:51  146536.2      0.04       2.6       0.0                          
    0:02:51  146532.2      0.04       2.6       0.0                          
    0:02:51  146530.6      0.04       2.6       0.0                          
    0:02:54  146526.1      0.04       2.6       0.0                          
    0:02:54  146443.9      0.05       3.0       0.0                          
    0:02:54  146441.5      0.05       3.0       0.0                          
    0:02:54  146441.5      0.05       3.0       0.0                          
    0:02:54  146441.5      0.05       3.0       0.0                          
    0:02:54  146441.5      0.05       3.0       0.0                          
    0:02:54  146441.5      0.05       3.0       0.0                          
    0:02:54  146441.5      0.05       3.0       0.0                          
    0:02:55  146447.9      0.04       2.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:55  146462.5      0.04       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:55  146466.2      0.04       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:55  146469.4      0.04       2.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:55  146474.2      0.04       2.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:55  146481.7      0.04       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:55  146486.2      0.04       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:56  146489.7      0.04       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:56  146490.2      0.04       2.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:56  146495.2      0.04       2.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:56  146498.2      0.04       2.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:56  146501.6      0.04       2.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:56  146502.4      0.04       2.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:56  146508.8      0.04       2.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:56  146513.1      0.04       2.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:56  146514.7      0.04       2.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:56  146517.9      0.04       2.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:56  146518.6      0.03       2.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:56  146521.6      0.03       2.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:57  146523.2      0.03       2.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:57  146525.6      0.03       2.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:57  146526.6      0.03       2.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:57  146527.7      0.03       2.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:57  146533.5      0.03       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:57  146535.9      0.03       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:57  146537.5      0.03       2.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:57  146537.5      0.03       2.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146539.9      0.03       2.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146539.1      0.03       2.6       0.0                          
    0:02:58  146542.6      0.03       2.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146543.1      0.03       2.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:58  146542.9      0.03       2.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146550.8      0.03       2.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146558.8      0.03       2.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146559.3      0.03       2.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146562.0      0.03       2.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146565.5      0.03       2.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146569.5      0.03       2.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146576.1      0.03       2.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146581.2      0.03       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146582.8      0.03       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146586.5      0.03       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146589.1      0.03       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146595.5      0.03       2.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146602.2      0.03       2.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:02:59  146605.9      0.03       2.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146608.0      0.03       2.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:59  146608.8      0.03       2.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146609.1      0.03       2.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146611.5      0.03       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146617.9      0.03       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146622.9      0.03       2.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:00  146624.0      0.03       2.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146632.5      0.03       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:00  146638.3      0.03       2.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146642.1      0.03       2.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:00  146643.9      0.03       2.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:00  146649.8      0.03       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146652.7      0.03       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146653.5      0.03       2.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:00  146660.4      0.03       2.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:01  146668.4      0.03       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:01  146670.3      0.03       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:01  146673.7      0.03       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:01  146676.9      0.03       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:01  146680.4      0.03       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:01  146685.2      0.03       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:01  146688.4      0.03       2.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:01  146692.3      0.03       2.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:01  146696.1      0.03       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:01  146701.7      0.03       2.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:01  146707.8      0.03       2.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:01  146709.9      0.03       2.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:02  146709.6      0.03       2.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1472 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 17768 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:31:23 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              63505.904473
Buf/Inv area:                     4004.896012
Noncombinational area:           83203.733130
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                146709.637603
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:31:31 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  68.8577 mW   (93%)
  Net Switching Power  =   5.3140 mW    (7%)
                         ---------
Total Dynamic Power    =  74.1717 mW  (100%)

Cell Leakage Power     =   3.1028 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       6.6768e+04          796.7406        1.4021e+06        6.8966e+04  (  89.24%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.0941e+03        4.5173e+03        1.7007e+06        8.3121e+03  (  10.76%)
--------------------------------------------------------------------------------------------------
Total          6.8862e+04 uW     5.3141e+03 uW     3.1028e+06 nW     7.7278e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:31:31 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[2].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri[8]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out[8] (memory_b16_SIZE20_LOGSIZE5_36)
                                                          0.00       0.21 f
  path/genblk1[2].path/Mat_a_Mem/data_out[8] (seqMemory_b16_SIZE20_36)
                                                          0.00       0.21 f
  path/genblk1[2].path/path/in0[8] (mac_b16_g1_18)        0.00       0.21 f
  path/genblk1[2].path/path/mult_21/a[8] (mac_b16_g1_18_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[2].path/path/mult_21/U925/Z (XOR2_X1)      0.09       0.30 f
  path/genblk1[2].path/path/mult_21/U758/ZN (OR2_X1)      0.06       0.36 f
  path/genblk1[2].path/path/mult_21/U1322/ZN (OAI22_X1)
                                                          0.05       0.41 r
  path/genblk1[2].path/path/mult_21/U326/S (FA_X1)        0.13       0.54 f
  path/genblk1[2].path/path/mult_21/U324/CO (FA_X1)       0.10       0.64 f
  path/genblk1[2].path/path/mult_21/U317/S (FA_X1)        0.13       0.78 r
  path/genblk1[2].path/path/mult_21/U316/S (FA_X1)        0.12       0.90 f
  path/genblk1[2].path/path/mult_21/U1192/ZN (NOR2_X1)
                                                          0.04       0.94 r
  path/genblk1[2].path/path/mult_21/U1191/ZN (OAI21_X1)
                                                          0.03       0.97 f
  path/genblk1[2].path/path/mult_21/U951/ZN (AOI21_X1)
                                                          0.05       1.03 r
  path/genblk1[2].path/path/mult_21/U1308/ZN (OAI21_X1)
                                                          0.03       1.06 f
  path/genblk1[2].path/path/mult_21/U1287/ZN (AOI21_X1)
                                                          0.04       1.10 r
  path/genblk1[2].path/path/mult_21/U1404/ZN (OAI21_X1)
                                                          0.04       1.14 f
  path/genblk1[2].path/path/mult_21/U54/CO (FA_X1)        0.10       1.24 f
  path/genblk1[2].path/path/mult_21/U930/ZN (NAND2_X1)
                                                          0.04       1.28 r
  path/genblk1[2].path/path/mult_21/U931/ZN (NAND3_X1)
                                                          0.04       1.32 f
  path/genblk1[2].path/path/mult_21/U933/ZN (NAND2_X1)
                                                          0.03       1.34 r
  path/genblk1[2].path/path/mult_21/U812/ZN (AND3_X1)     0.05       1.39 r
  path/genblk1[2].path/path/mult_21/product[31] (mac_b16_g1_18_DW_mult_tc_1)
                                                          0.00       1.39 r
  path/genblk1[2].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   1.40       1.40
  clock network delay (ideal)                             0.00       1.40
  path/genblk1[2].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       1.40 r
  library setup time                                     -0.03       1.37
  data required time                                                 1.37
  --------------------------------------------------------------------------
  data required time                                                 1.37
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
