read -sv run_verilog_mid/adder_32b_12_76_f96131de20d71b72aca839b95758b40b.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_76_f96131de20d71b72aca839b95758b40b_yosys.v
