

================================================================
== Vitis HLS Report for 'bnn_xcel_Pipeline_m_loop_x_loop'
================================================================
* Date:           Sun Nov 10 15:49:06 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.849 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- m_loop_x_loop  |      128|      128|         2|          1|          1|   128|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      112|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      592|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       28|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       28|      776|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------------+---------+----+---+----+-----+
    |      Instance     |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+--------------+---------+----+---+----+-----+
    |mux_73_1_1_1_U384  |mux_73_1_1_1  |        0|   0|  0|  37|    0|
    |mux_73_1_1_1_U385  |mux_73_1_1_1  |        0|   0|  0|  37|    0|
    |mux_73_1_1_1_U386  |mux_73_1_1_1  |        0|   0|  0|  37|    0|
    |mux_73_1_1_1_U387  |mux_73_1_1_1  |        0|   0|  0|  37|    0|
    |mux_73_1_1_1_U388  |mux_73_1_1_1  |        0|   0|  0|  37|    0|
    |mux_73_1_1_1_U389  |mux_73_1_1_1  |        0|   0|  0|  37|    0|
    |mux_73_1_1_1_U390  |mux_73_1_1_1  |        0|   0|  0|  37|    0|
    |mux_73_1_1_1_U391  |mux_73_1_1_1  |        0|   0|  0|  37|    0|
    |mux_73_1_1_1_U392  |mux_73_1_1_1  |        0|   0|  0|  37|    0|
    |mux_73_1_1_1_U393  |mux_73_1_1_1  |        0|   0|  0|  37|    0|
    |mux_73_1_1_1_U394  |mux_73_1_1_1  |        0|   0|  0|  37|    0|
    |mux_73_1_1_1_U395  |mux_73_1_1_1  |        0|   0|  0|  37|    0|
    |mux_73_1_1_1_U396  |mux_73_1_1_1  |        0|   0|  0|  37|    0|
    |mux_73_1_1_1_U397  |mux_73_1_1_1  |        0|   0|  0|  37|    0|
    |mux_73_1_1_1_U398  |mux_73_1_1_1  |        0|   0|  0|  37|    0|
    |mux_73_1_1_1_U399  |mux_73_1_1_1  |        0|   0|  0|  37|    0|
    +-------------------+--------------+---------+----+---+----+-----+
    |Total              |              |        0|   0|  0| 592|    0|
    +-------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln130_2_fu_1102_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln130_fu_1114_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln131_fu_1230_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln141_fu_1261_p2       |         +|   0|  0|  14|           7|           7|
    |icmp_ln130_fu_1096_p2      |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln131_fu_1120_p2      |      icmp|   0|  0|   9|           3|           4|
    |conv2_pooled_1_d0          |        or|   0|  0|   2|           1|           1|
    |conv2_pooled_2_d0          |        or|   0|  0|   2|           1|           1|
    |conv2_pooled_3_d0          |        or|   0|  0|   2|           1|           1|
    |conv2_pooled_d0            |        or|   0|  0|   2|           1|           1|
    |or_ln137_24_fu_1366_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln137_26_fu_1459_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln137_27_fu_1465_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln137_29_fu_1558_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln137_30_fu_1564_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln137_32_fu_1657_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln137_33_fu_1663_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln137_fu_1360_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln130_2_fu_1134_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln130_4_fu_1154_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln130_fu_1126_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 112|          51|          49|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten77_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_m_1_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_x_load                 |   9|          2|    3|          6|
    |indvar_flatten77_fu_190                 |   9|          2|    8|         16|
    |m_1_fu_186                              |   9|          2|    6|         12|
    |x_fu_182                                |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   36|         72|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |indvar_flatten77_fu_190  |  8|   0|    8|          0|
    |m_1_fu_186               |  6|   0|    6|          0|
    |select_ln130_reg_1700    |  3|   0|    3|          0|
    |trunc_ln141_reg_1706     |  5|   0|    5|          0|
    |x_fu_182                 |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 28|   0|   28|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_m_loop_x_loop|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_m_loop_x_loop|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_m_loop_x_loop|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_m_loop_x_loop|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_m_loop_x_loop|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_m_loop_x_loop|  return value|
|conv2_0_0_address0       |  out|    5|   ap_memory|                        conv2_0_0|         array|
|conv2_0_0_ce0            |  out|    1|   ap_memory|                        conv2_0_0|         array|
|conv2_0_0_q0             |   in|    1|   ap_memory|                        conv2_0_0|         array|
|conv2_0_2_address0       |  out|    5|   ap_memory|                        conv2_0_2|         array|
|conv2_0_2_ce0            |  out|    1|   ap_memory|                        conv2_0_2|         array|
|conv2_0_2_q0             |   in|    1|   ap_memory|                        conv2_0_2|         array|
|conv2_0_4_address0       |  out|    5|   ap_memory|                        conv2_0_4|         array|
|conv2_0_4_ce0            |  out|    1|   ap_memory|                        conv2_0_4|         array|
|conv2_0_4_q0             |   in|    1|   ap_memory|                        conv2_0_4|         array|
|conv2_0_6_address0       |  out|    5|   ap_memory|                        conv2_0_6|         array|
|conv2_0_6_ce0            |  out|    1|   ap_memory|                        conv2_0_6|         array|
|conv2_0_6_q0             |   in|    1|   ap_memory|                        conv2_0_6|         array|
|conv2_1_0_address0       |  out|    5|   ap_memory|                        conv2_1_0|         array|
|conv2_1_0_ce0            |  out|    1|   ap_memory|                        conv2_1_0|         array|
|conv2_1_0_q0             |   in|    1|   ap_memory|                        conv2_1_0|         array|
|conv2_1_2_address0       |  out|    5|   ap_memory|                        conv2_1_2|         array|
|conv2_1_2_ce0            |  out|    1|   ap_memory|                        conv2_1_2|         array|
|conv2_1_2_q0             |   in|    1|   ap_memory|                        conv2_1_2|         array|
|conv2_1_4_address0       |  out|    5|   ap_memory|                        conv2_1_4|         array|
|conv2_1_4_ce0            |  out|    1|   ap_memory|                        conv2_1_4|         array|
|conv2_1_4_q0             |   in|    1|   ap_memory|                        conv2_1_4|         array|
|conv2_1_6_address0       |  out|    5|   ap_memory|                        conv2_1_6|         array|
|conv2_1_6_ce0            |  out|    1|   ap_memory|                        conv2_1_6|         array|
|conv2_1_6_q0             |   in|    1|   ap_memory|                        conv2_1_6|         array|
|conv2_0_1_address0       |  out|    5|   ap_memory|                        conv2_0_1|         array|
|conv2_0_1_ce0            |  out|    1|   ap_memory|                        conv2_0_1|         array|
|conv2_0_1_q0             |   in|    1|   ap_memory|                        conv2_0_1|         array|
|conv2_0_3_address0       |  out|    5|   ap_memory|                        conv2_0_3|         array|
|conv2_0_3_ce0            |  out|    1|   ap_memory|                        conv2_0_3|         array|
|conv2_0_3_q0             |   in|    1|   ap_memory|                        conv2_0_3|         array|
|conv2_0_5_address0       |  out|    5|   ap_memory|                        conv2_0_5|         array|
|conv2_0_5_ce0            |  out|    1|   ap_memory|                        conv2_0_5|         array|
|conv2_0_5_q0             |   in|    1|   ap_memory|                        conv2_0_5|         array|
|conv2_0_7_address0       |  out|    5|   ap_memory|                        conv2_0_7|         array|
|conv2_0_7_ce0            |  out|    1|   ap_memory|                        conv2_0_7|         array|
|conv2_0_7_q0             |   in|    1|   ap_memory|                        conv2_0_7|         array|
|conv2_1_1_address0       |  out|    5|   ap_memory|                        conv2_1_1|         array|
|conv2_1_1_ce0            |  out|    1|   ap_memory|                        conv2_1_1|         array|
|conv2_1_1_q0             |   in|    1|   ap_memory|                        conv2_1_1|         array|
|conv2_1_3_address0       |  out|    5|   ap_memory|                        conv2_1_3|         array|
|conv2_1_3_ce0            |  out|    1|   ap_memory|                        conv2_1_3|         array|
|conv2_1_3_q0             |   in|    1|   ap_memory|                        conv2_1_3|         array|
|conv2_1_5_address0       |  out|    5|   ap_memory|                        conv2_1_5|         array|
|conv2_1_5_ce0            |  out|    1|   ap_memory|                        conv2_1_5|         array|
|conv2_1_5_q0             |   in|    1|   ap_memory|                        conv2_1_5|         array|
|conv2_1_7_address0       |  out|    5|   ap_memory|                        conv2_1_7|         array|
|conv2_1_7_ce0            |  out|    1|   ap_memory|                        conv2_1_7|         array|
|conv2_1_7_q0             |   in|    1|   ap_memory|                        conv2_1_7|         array|
|conv2_2_0_address0       |  out|    5|   ap_memory|                        conv2_2_0|         array|
|conv2_2_0_ce0            |  out|    1|   ap_memory|                        conv2_2_0|         array|
|conv2_2_0_q0             |   in|    1|   ap_memory|                        conv2_2_0|         array|
|conv2_2_2_address0       |  out|    5|   ap_memory|                        conv2_2_2|         array|
|conv2_2_2_ce0            |  out|    1|   ap_memory|                        conv2_2_2|         array|
|conv2_2_2_q0             |   in|    1|   ap_memory|                        conv2_2_2|         array|
|conv2_2_4_address0       |  out|    5|   ap_memory|                        conv2_2_4|         array|
|conv2_2_4_ce0            |  out|    1|   ap_memory|                        conv2_2_4|         array|
|conv2_2_4_q0             |   in|    1|   ap_memory|                        conv2_2_4|         array|
|conv2_2_6_address0       |  out|    5|   ap_memory|                        conv2_2_6|         array|
|conv2_2_6_ce0            |  out|    1|   ap_memory|                        conv2_2_6|         array|
|conv2_2_6_q0             |   in|    1|   ap_memory|                        conv2_2_6|         array|
|conv2_3_0_address0       |  out|    5|   ap_memory|                        conv2_3_0|         array|
|conv2_3_0_ce0            |  out|    1|   ap_memory|                        conv2_3_0|         array|
|conv2_3_0_q0             |   in|    1|   ap_memory|                        conv2_3_0|         array|
|conv2_3_2_address0       |  out|    5|   ap_memory|                        conv2_3_2|         array|
|conv2_3_2_ce0            |  out|    1|   ap_memory|                        conv2_3_2|         array|
|conv2_3_2_q0             |   in|    1|   ap_memory|                        conv2_3_2|         array|
|conv2_3_4_address0       |  out|    5|   ap_memory|                        conv2_3_4|         array|
|conv2_3_4_ce0            |  out|    1|   ap_memory|                        conv2_3_4|         array|
|conv2_3_4_q0             |   in|    1|   ap_memory|                        conv2_3_4|         array|
|conv2_3_6_address0       |  out|    5|   ap_memory|                        conv2_3_6|         array|
|conv2_3_6_ce0            |  out|    1|   ap_memory|                        conv2_3_6|         array|
|conv2_3_6_q0             |   in|    1|   ap_memory|                        conv2_3_6|         array|
|conv2_2_1_address0       |  out|    5|   ap_memory|                        conv2_2_1|         array|
|conv2_2_1_ce0            |  out|    1|   ap_memory|                        conv2_2_1|         array|
|conv2_2_1_q0             |   in|    1|   ap_memory|                        conv2_2_1|         array|
|conv2_2_3_address0       |  out|    5|   ap_memory|                        conv2_2_3|         array|
|conv2_2_3_ce0            |  out|    1|   ap_memory|                        conv2_2_3|         array|
|conv2_2_3_q0             |   in|    1|   ap_memory|                        conv2_2_3|         array|
|conv2_2_5_address0       |  out|    5|   ap_memory|                        conv2_2_5|         array|
|conv2_2_5_ce0            |  out|    1|   ap_memory|                        conv2_2_5|         array|
|conv2_2_5_q0             |   in|    1|   ap_memory|                        conv2_2_5|         array|
|conv2_2_7_address0       |  out|    5|   ap_memory|                        conv2_2_7|         array|
|conv2_2_7_ce0            |  out|    1|   ap_memory|                        conv2_2_7|         array|
|conv2_2_7_q0             |   in|    1|   ap_memory|                        conv2_2_7|         array|
|conv2_3_1_address0       |  out|    5|   ap_memory|                        conv2_3_1|         array|
|conv2_3_1_ce0            |  out|    1|   ap_memory|                        conv2_3_1|         array|
|conv2_3_1_q0             |   in|    1|   ap_memory|                        conv2_3_1|         array|
|conv2_3_3_address0       |  out|    5|   ap_memory|                        conv2_3_3|         array|
|conv2_3_3_ce0            |  out|    1|   ap_memory|                        conv2_3_3|         array|
|conv2_3_3_q0             |   in|    1|   ap_memory|                        conv2_3_3|         array|
|conv2_3_5_address0       |  out|    5|   ap_memory|                        conv2_3_5|         array|
|conv2_3_5_ce0            |  out|    1|   ap_memory|                        conv2_3_5|         array|
|conv2_3_5_q0             |   in|    1|   ap_memory|                        conv2_3_5|         array|
|conv2_3_7_address0       |  out|    5|   ap_memory|                        conv2_3_7|         array|
|conv2_3_7_ce0            |  out|    1|   ap_memory|                        conv2_3_7|         array|
|conv2_3_7_q0             |   in|    1|   ap_memory|                        conv2_3_7|         array|
|conv2_4_0_address0       |  out|    5|   ap_memory|                        conv2_4_0|         array|
|conv2_4_0_ce0            |  out|    1|   ap_memory|                        conv2_4_0|         array|
|conv2_4_0_q0             |   in|    1|   ap_memory|                        conv2_4_0|         array|
|conv2_4_2_address0       |  out|    5|   ap_memory|                        conv2_4_2|         array|
|conv2_4_2_ce0            |  out|    1|   ap_memory|                        conv2_4_2|         array|
|conv2_4_2_q0             |   in|    1|   ap_memory|                        conv2_4_2|         array|
|conv2_4_4_address0       |  out|    5|   ap_memory|                        conv2_4_4|         array|
|conv2_4_4_ce0            |  out|    1|   ap_memory|                        conv2_4_4|         array|
|conv2_4_4_q0             |   in|    1|   ap_memory|                        conv2_4_4|         array|
|conv2_4_6_address0       |  out|    5|   ap_memory|                        conv2_4_6|         array|
|conv2_4_6_ce0            |  out|    1|   ap_memory|                        conv2_4_6|         array|
|conv2_4_6_q0             |   in|    1|   ap_memory|                        conv2_4_6|         array|
|conv2_5_0_address0       |  out|    5|   ap_memory|                        conv2_5_0|         array|
|conv2_5_0_ce0            |  out|    1|   ap_memory|                        conv2_5_0|         array|
|conv2_5_0_q0             |   in|    1|   ap_memory|                        conv2_5_0|         array|
|conv2_5_2_address0       |  out|    5|   ap_memory|                        conv2_5_2|         array|
|conv2_5_2_ce0            |  out|    1|   ap_memory|                        conv2_5_2|         array|
|conv2_5_2_q0             |   in|    1|   ap_memory|                        conv2_5_2|         array|
|conv2_5_4_address0       |  out|    5|   ap_memory|                        conv2_5_4|         array|
|conv2_5_4_ce0            |  out|    1|   ap_memory|                        conv2_5_4|         array|
|conv2_5_4_q0             |   in|    1|   ap_memory|                        conv2_5_4|         array|
|conv2_5_6_address0       |  out|    5|   ap_memory|                        conv2_5_6|         array|
|conv2_5_6_ce0            |  out|    1|   ap_memory|                        conv2_5_6|         array|
|conv2_5_6_q0             |   in|    1|   ap_memory|                        conv2_5_6|         array|
|conv2_4_1_address0       |  out|    5|   ap_memory|                        conv2_4_1|         array|
|conv2_4_1_ce0            |  out|    1|   ap_memory|                        conv2_4_1|         array|
|conv2_4_1_q0             |   in|    1|   ap_memory|                        conv2_4_1|         array|
|conv2_4_3_address0       |  out|    5|   ap_memory|                        conv2_4_3|         array|
|conv2_4_3_ce0            |  out|    1|   ap_memory|                        conv2_4_3|         array|
|conv2_4_3_q0             |   in|    1|   ap_memory|                        conv2_4_3|         array|
|conv2_4_5_address0       |  out|    5|   ap_memory|                        conv2_4_5|         array|
|conv2_4_5_ce0            |  out|    1|   ap_memory|                        conv2_4_5|         array|
|conv2_4_5_q0             |   in|    1|   ap_memory|                        conv2_4_5|         array|
|conv2_4_7_address0       |  out|    5|   ap_memory|                        conv2_4_7|         array|
|conv2_4_7_ce0            |  out|    1|   ap_memory|                        conv2_4_7|         array|
|conv2_4_7_q0             |   in|    1|   ap_memory|                        conv2_4_7|         array|
|conv2_5_1_address0       |  out|    5|   ap_memory|                        conv2_5_1|         array|
|conv2_5_1_ce0            |  out|    1|   ap_memory|                        conv2_5_1|         array|
|conv2_5_1_q0             |   in|    1|   ap_memory|                        conv2_5_1|         array|
|conv2_5_3_address0       |  out|    5|   ap_memory|                        conv2_5_3|         array|
|conv2_5_3_ce0            |  out|    1|   ap_memory|                        conv2_5_3|         array|
|conv2_5_3_q0             |   in|    1|   ap_memory|                        conv2_5_3|         array|
|conv2_5_5_address0       |  out|    5|   ap_memory|                        conv2_5_5|         array|
|conv2_5_5_ce0            |  out|    1|   ap_memory|                        conv2_5_5|         array|
|conv2_5_5_q0             |   in|    1|   ap_memory|                        conv2_5_5|         array|
|conv2_5_7_address0       |  out|    5|   ap_memory|                        conv2_5_7|         array|
|conv2_5_7_ce0            |  out|    1|   ap_memory|                        conv2_5_7|         array|
|conv2_5_7_q0             |   in|    1|   ap_memory|                        conv2_5_7|         array|
|conv2_6_0_address0       |  out|    5|   ap_memory|                        conv2_6_0|         array|
|conv2_6_0_ce0            |  out|    1|   ap_memory|                        conv2_6_0|         array|
|conv2_6_0_q0             |   in|    1|   ap_memory|                        conv2_6_0|         array|
|conv2_6_2_address0       |  out|    5|   ap_memory|                        conv2_6_2|         array|
|conv2_6_2_ce0            |  out|    1|   ap_memory|                        conv2_6_2|         array|
|conv2_6_2_q0             |   in|    1|   ap_memory|                        conv2_6_2|         array|
|conv2_6_4_address0       |  out|    5|   ap_memory|                        conv2_6_4|         array|
|conv2_6_4_ce0            |  out|    1|   ap_memory|                        conv2_6_4|         array|
|conv2_6_4_q0             |   in|    1|   ap_memory|                        conv2_6_4|         array|
|conv2_6_6_address0       |  out|    5|   ap_memory|                        conv2_6_6|         array|
|conv2_6_6_ce0            |  out|    1|   ap_memory|                        conv2_6_6|         array|
|conv2_6_6_q0             |   in|    1|   ap_memory|                        conv2_6_6|         array|
|conv2_7_0_address0       |  out|    5|   ap_memory|                        conv2_7_0|         array|
|conv2_7_0_ce0            |  out|    1|   ap_memory|                        conv2_7_0|         array|
|conv2_7_0_q0             |   in|    1|   ap_memory|                        conv2_7_0|         array|
|conv2_7_2_address0       |  out|    5|   ap_memory|                        conv2_7_2|         array|
|conv2_7_2_ce0            |  out|    1|   ap_memory|                        conv2_7_2|         array|
|conv2_7_2_q0             |   in|    1|   ap_memory|                        conv2_7_2|         array|
|conv2_7_4_address0       |  out|    5|   ap_memory|                        conv2_7_4|         array|
|conv2_7_4_ce0            |  out|    1|   ap_memory|                        conv2_7_4|         array|
|conv2_7_4_q0             |   in|    1|   ap_memory|                        conv2_7_4|         array|
|conv2_7_6_address0       |  out|    5|   ap_memory|                        conv2_7_6|         array|
|conv2_7_6_ce0            |  out|    1|   ap_memory|                        conv2_7_6|         array|
|conv2_7_6_q0             |   in|    1|   ap_memory|                        conv2_7_6|         array|
|conv2_6_1_address0       |  out|    5|   ap_memory|                        conv2_6_1|         array|
|conv2_6_1_ce0            |  out|    1|   ap_memory|                        conv2_6_1|         array|
|conv2_6_1_q0             |   in|    1|   ap_memory|                        conv2_6_1|         array|
|conv2_6_3_address0       |  out|    5|   ap_memory|                        conv2_6_3|         array|
|conv2_6_3_ce0            |  out|    1|   ap_memory|                        conv2_6_3|         array|
|conv2_6_3_q0             |   in|    1|   ap_memory|                        conv2_6_3|         array|
|conv2_6_5_address0       |  out|    5|   ap_memory|                        conv2_6_5|         array|
|conv2_6_5_ce0            |  out|    1|   ap_memory|                        conv2_6_5|         array|
|conv2_6_5_q0             |   in|    1|   ap_memory|                        conv2_6_5|         array|
|conv2_6_7_address0       |  out|    5|   ap_memory|                        conv2_6_7|         array|
|conv2_6_7_ce0            |  out|    1|   ap_memory|                        conv2_6_7|         array|
|conv2_6_7_q0             |   in|    1|   ap_memory|                        conv2_6_7|         array|
|conv2_7_1_address0       |  out|    5|   ap_memory|                        conv2_7_1|         array|
|conv2_7_1_ce0            |  out|    1|   ap_memory|                        conv2_7_1|         array|
|conv2_7_1_q0             |   in|    1|   ap_memory|                        conv2_7_1|         array|
|conv2_7_3_address0       |  out|    5|   ap_memory|                        conv2_7_3|         array|
|conv2_7_3_ce0            |  out|    1|   ap_memory|                        conv2_7_3|         array|
|conv2_7_3_q0             |   in|    1|   ap_memory|                        conv2_7_3|         array|
|conv2_7_5_address0       |  out|    5|   ap_memory|                        conv2_7_5|         array|
|conv2_7_5_ce0            |  out|    1|   ap_memory|                        conv2_7_5|         array|
|conv2_7_5_q0             |   in|    1|   ap_memory|                        conv2_7_5|         array|
|conv2_7_7_address0       |  out|    5|   ap_memory|                        conv2_7_7|         array|
|conv2_7_7_ce0            |  out|    1|   ap_memory|                        conv2_7_7|         array|
|conv2_7_7_q0             |   in|    1|   ap_memory|                        conv2_7_7|         array|
|conv2_pooled_address0    |  out|    7|   ap_memory|                     conv2_pooled|         array|
|conv2_pooled_ce0         |  out|    1|   ap_memory|                     conv2_pooled|         array|
|conv2_pooled_we0         |  out|    1|   ap_memory|                     conv2_pooled|         array|
|conv2_pooled_d0          |  out|    1|   ap_memory|                     conv2_pooled|         array|
|conv2_pooled_1_address0  |  out|    7|   ap_memory|                   conv2_pooled_1|         array|
|conv2_pooled_1_ce0       |  out|    1|   ap_memory|                   conv2_pooled_1|         array|
|conv2_pooled_1_we0       |  out|    1|   ap_memory|                   conv2_pooled_1|         array|
|conv2_pooled_1_d0        |  out|    1|   ap_memory|                   conv2_pooled_1|         array|
|conv2_pooled_2_address0  |  out|    7|   ap_memory|                   conv2_pooled_2|         array|
|conv2_pooled_2_ce0       |  out|    1|   ap_memory|                   conv2_pooled_2|         array|
|conv2_pooled_2_we0       |  out|    1|   ap_memory|                   conv2_pooled_2|         array|
|conv2_pooled_2_d0        |  out|    1|   ap_memory|                   conv2_pooled_2|         array|
|conv2_pooled_3_address0  |  out|    7|   ap_memory|                   conv2_pooled_3|         array|
|conv2_pooled_3_ce0       |  out|    1|   ap_memory|                   conv2_pooled_3|         array|
|conv2_pooled_3_we0       |  out|    1|   ap_memory|                   conv2_pooled_3|         array|
|conv2_pooled_3_d0        |  out|    1|   ap_memory|                   conv2_pooled_3|         array|
+-------------------------+-----+-----+------------+---------------------------------+--------------+

