vendor_name = ModelSim
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_data_reg.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/ready_control.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/timing_fsm.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_register.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/register_8bit_A.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/adder_hold_register.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/A_input_register.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_xor.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_shift.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_pass.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_or.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_and.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_adder.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/register_8bit_C.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/accumulator.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_low.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/stack_pointer/stack_pointer.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/status_register/status_register.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/y-index-register.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/db/processor.cmp.rdb
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/db/processor.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = processor
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q[7]\, Algorithmic_Unit|B_REGISTER|l1|q[7], processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q[5]\, Algorithmic_Unit|B_REGISTER|l1|q[5], processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q[3]\, Algorithmic_Unit|B_REGISTER|l1|q[3], processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~6\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~6, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~10\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~10, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~14\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~14, processor, 1
instance = comp, \db[5]~15\, db[5]~15, processor, 1
instance = comp, \db[6]~16\, db[6]~16, processor, 1
instance = comp, \db[7]~17\, db[7]~17, processor, 1
instance = comp, \instruction_dec|Mux139~0\, instruction_dec|Mux139~0, processor, 1
instance = comp, \tim_gen|state.T2_5\, tim_gen|state.T2_5, processor, 1
instance = comp, \tim_gen|WideOr28~0\, tim_gen|WideOr28~0, processor, 1
instance = comp, \tim_gen|state.T2_R6\, tim_gen|state.T2_R6, processor, 1
instance = comp, \instruction_dec|Mux139~1\, instruction_dec|Mux139~1, processor, 1
instance = comp, \instruction_dec|Mux139~2\, instruction_dec|Mux139~2, processor, 1
instance = comp, \instruction_dec|Mux39~0\, instruction_dec|Mux39~0, processor, 1
instance = comp, \instruction_dec|Mux139~3\, instruction_dec|Mux139~3, processor, 1
instance = comp, \instruction_dec|Mux139~4\, instruction_dec|Mux139~4, processor, 1
instance = comp, \instruction_dec|Mux139~5\, instruction_dec|Mux139~5, processor, 1
instance = comp, \instruction_dec|Mux7~0\, instruction_dec|Mux7~0, processor, 1
instance = comp, \instruction_dec|Mux39~2\, instruction_dec|Mux39~2, processor, 1
instance = comp, \instruction_dec|Mux39~3\, instruction_dec|Mux39~3, processor, 1
instance = comp, \instruction_dec|Mux39~5\, instruction_dec|Mux39~5, processor, 1
instance = comp, \instruction_dec|Mux39~6\, instruction_dec|Mux39~6, processor, 1
instance = comp, \instruction_dec|Mux39~7\, instruction_dec|Mux39~7, processor, 1
instance = comp, \instruction_dec|Mux80~0\, instruction_dec|Mux80~0, processor, 1
instance = comp, \instruction_dec|Mux88~0\, instruction_dec|Mux88~0, processor, 1
instance = comp, \instruction_dec|Mux12~0\, instruction_dec|Mux12~0, processor, 1
instance = comp, \instruction_dec|Mux78~2\, instruction_dec|Mux78~2, processor, 1
instance = comp, \instruction_dec|Mux88~1\, instruction_dec|Mux88~1, processor, 1
instance = comp, \instruction_dec|Mux90~3\, instruction_dec|Mux90~3, processor, 1
instance = comp, \instruction_dec|Mux90~4\, instruction_dec|Mux90~4, processor, 1
instance = comp, \instruction_dec|Mux90~5\, instruction_dec|Mux90~5, processor, 1
instance = comp, \program_counter_low|pclc\, program_counter_low|pclc, processor, 1
instance = comp, \y_in|q[1]\, y_in|q[1], processor, 1
instance = comp, \instruction_dec|Mux109~2\, instruction_dec|Mux109~2, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q[3]\, Algorithmic_Unit|HOLD_REGISTER|l1|q[3], processor, 1
instance = comp, \sb[3]~10\, sb[3]~10, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q[5]\, Algorithmic_Unit|HOLD_REGISTER|l1|q[5], processor, 1
instance = comp, \sb[5]~16\, sb[5]~16, processor, 1
instance = comp, \instruction_dec|Mux110~4\, instruction_dec|Mux110~4, processor, 1
instance = comp, \instruction_dec|Mux89~0\, instruction_dec|Mux89~0, processor, 1
instance = comp, \instruction_dec|Mux89~1\, instruction_dec|Mux89~1, processor, 1
instance = comp, \clo|clk_2\, clo|clk_2, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~6\, Algorithmic_Unit|HOLD_REGISTER|l1|q~6, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~7\, Algorithmic_Unit|HOLD_REGISTER|l1|q~7, processor, 1
instance = comp, \Algorithmic_Unit|load_signal\, Algorithmic_Unit|load_signal, processor, 1
instance = comp, \instruction_dec|Mux92~0\, instruction_dec|Mux92~0, processor, 1
instance = comp, \instruction_dec|Mux92~1\, instruction_dec|Mux92~1, processor, 1
instance = comp, \instruction_dec|Mux92~2\, instruction_dec|Mux92~2, processor, 1
instance = comp, \instruction_dec|Mux92~3\, instruction_dec|Mux92~3, processor, 1
instance = comp, \instruction_dec|Mux104~1\, instruction_dec|Mux104~1, processor, 1
instance = comp, \instruction_dec|Mux105~0\, instruction_dec|Mux105~0, processor, 1
instance = comp, \tim_gen|state.T5_R6\, tim_gen|state.T5_R6, processor, 1
instance = comp, \tim_gen|state.T4_5\, tim_gen|state.T4_5, processor, 1
instance = comp, \tim_gen|state.T6_7\, tim_gen|state.T6_7, processor, 1
instance = comp, \tim_gen|state.T3_5\, tim_gen|state.T3_5, processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q[4]\, Algorithmic_Unit|A_REGSISTER|L1|q[4], processor, 1
instance = comp, \tim_gen|Selector6~0\, tim_gen|Selector6~0, processor, 1
instance = comp, \tim_gen|Selector27~0\, tim_gen|Selector27~0, processor, 1
instance = comp, \add_Reg|state.reset_state\, add_Reg|state.reset_state, processor, 1
instance = comp, \clo|state.state_1\, clo|state.state_1, processor, 1
instance = comp, \clo|clk\, clo|clk, processor, 1
instance = comp, \instruction_dec|Mux107~1\, instruction_dec|Mux107~1, processor, 1
instance = comp, \instruction_dec|Mux107~2\, instruction_dec|Mux107~2, processor, 1
instance = comp, \instruction_dec|Mux107~3\, instruction_dec|Mux107~3, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~26\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~26, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~16\, Algorithmic_Unit|HOLD_REGISTER|l1|q~16, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~28\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~28, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~25\, Algorithmic_Unit|HOLD_REGISTER|l1|q~25, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~26\, Algorithmic_Unit|HOLD_REGISTER|l1|q~26, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~27\, Algorithmic_Unit|HOLD_REGISTER|l1|q~27, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~28\, Algorithmic_Unit|HOLD_REGISTER|l1|q~28, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~29\, Algorithmic_Unit|HOLD_REGISTER|l1|q~29, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~30\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~30, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~35\, Algorithmic_Unit|HOLD_REGISTER|l1|q~35, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~36\, Algorithmic_Unit|HOLD_REGISTER|l1|q~36, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~37\, Algorithmic_Unit|HOLD_REGISTER|l1|q~37, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~38\, Algorithmic_Unit|HOLD_REGISTER|l1|q~38, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~39\, Algorithmic_Unit|HOLD_REGISTER|l1|q~39, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~40\, Algorithmic_Unit|HOLD_REGISTER|l1|q~40, processor, 1
instance = comp, \instruction_dec|Mux84~2\, instruction_dec|Mux84~2, processor, 1
instance = comp, \instruction_dec|Mux95~0\, instruction_dec|Mux95~0, processor, 1
instance = comp, \instruction_dec|Mux93~1\, instruction_dec|Mux93~1, processor, 1
instance = comp, \instruction_dec|Mux94~0\, instruction_dec|Mux94~0, processor, 1
instance = comp, \instruction_dec|Mux101~0\, instruction_dec|Mux101~0, processor, 1
instance = comp, \instruction_dec|Mux99~0\, instruction_dec|Mux99~0, processor, 1
instance = comp, \ins_reg_clk~0\, ins_reg_clk~0, processor, 1
instance = comp, \pr_logic|cycles[2]~10\, pr_logic|cycles[2]~10, processor, 1
instance = comp, \tim_gen|state.T4_R6\, tim_gen|state.T4_R6, processor, 1
instance = comp, \tim_gen|Selector13~0\, tim_gen|Selector13~0, processor, 1
instance = comp, \tim_gen|state.T5_7\, tim_gen|state.T5_7, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q~3\, Algorithmic_Unit|B_REGISTER|l1|q~3, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q~4\, Algorithmic_Unit|B_REGISTER|l1|q~4, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q~7\, Algorithmic_Unit|B_REGISTER|l1|q~7, processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q~6\, Algorithmic_Unit|A_REGSISTER|L1|q~6, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q~9\, Algorithmic_Unit|B_REGISTER|l1|q~9, processor, 1
instance = comp, \add_Reg|state~10\, add_Reg|state~10, processor, 1
instance = comp, \clo|state.reset_state\, clo|state.reset_state, processor, 1
instance = comp, \clo|state~17\, clo|state~17, processor, 1
instance = comp, \instruction_dec|Mux77~0\, instruction_dec|Mux77~0, processor, 1
instance = comp, \tim_gen|state.T3_R6\, tim_gen|state.T3_R6, processor, 1
instance = comp, \tim_gen|state.T4_7\, tim_gen|state.T4_7, processor, 1
instance = comp, \tim_gen|state.T3_7\, tim_gen|state.T3_7, processor, 1
instance = comp, \instruction_dec|Mux109~3\, instruction_dec|Mux109~3, processor, 1
instance = comp, \instruction_dec|Mux78~4\, instruction_dec|Mux78~4, processor, 1
instance = comp, \instruction_dec|Mux84~3\, instruction_dec|Mux84~3, processor, 1
instance = comp, \pr_logic|cycles[2]~22\, pr_logic|cycles[2]~22, processor, 1
instance = comp, \instruction_dec|Mux90~6\, instruction_dec|Mux90~6, processor, 1
instance = comp, \instruction_dec|Mux6~8\, instruction_dec|Mux6~8, processor, 1
instance = comp, \instruction_dec|Mux103~4\, instruction_dec|Mux103~4, processor, 1
instance = comp, \add_Reg|state~12\, add_Reg|state~12, processor, 1
instance = comp, \add_Reg|state~13\, add_Reg|state~13, processor, 1
instance = comp, \instruction_dec|control_out[48]\, instruction_dec|control_out[48], processor, 1
instance = comp, \instruction_dec|control_out[44]\, instruction_dec|control_out[44], processor, 1
instance = comp, \instruction_dec|control_out[9]\, instruction_dec|control_out[9], processor, 1
instance = comp, \instruction_dec|control_out[27]\, instruction_dec|control_out[27], processor, 1
instance = comp, \clk_25mhz~input\, clk_25mhz~input, processor, 1
instance = comp, \db_external[1]~input\, db_external[1]~input, processor, 1
instance = comp, \pr_logic|cycles[2]~22clkctrl\, pr_logic|cycles[2]~22clkctrl, processor, 1
instance = comp, \clk_25mhz~inputclkctrl\, clk_25mhz~inputclkctrl, processor, 1
instance = comp, \clo|clk~clkctrl\, clo|clk~clkctrl, processor, 1
instance = comp, \ins_reg_clk~clkctrl\, ins_reg_clk~clkctrl, processor, 1
instance = comp, \accumulator_clk~clkctrl\, accumulator_clk~clkctrl, processor, 1
instance = comp, \clo|clk_2~clkctrl\, clo|clk_2~clkctrl, processor, 1
instance = comp, \tim_gen|state.T3_5~feeder\, tim_gen|state.T3_5~feeder, processor, 1
instance = comp, \tim_gen|state.T3_7~feeder\, tim_gen|state.T3_7~feeder, processor, 1
instance = comp, \tim_gen|state.T3_R6~feeder\, tim_gen|state.T3_R6~feeder, processor, 1
instance = comp, \tim_gen|state.T5_R6~feeder\, tim_gen|state.T5_R6~feeder, processor, 1
instance = comp, \tim_gen|state.T6_7~feeder\, tim_gen|state.T6_7~feeder, processor, 1
instance = comp, \tim_gen|state.T4_R6~feeder\, tim_gen|state.T4_R6~feeder, processor, 1
instance = comp, \tim_gen|state.T5_7~feeder\, tim_gen|state.T5_7~feeder, processor, 1
instance = comp, \tim_gen|state.T4_7~feeder\, tim_gen|state.T4_7~feeder, processor, 1
instance = comp, \adb_external[0]~output\, adb_external[0]~output, processor, 1
instance = comp, \adb_external[1]~output\, adb_external[1]~output, processor, 1
instance = comp, \adb_external[2]~output\, adb_external[2]~output, processor, 1
instance = comp, \adb_external[3]~output\, adb_external[3]~output, processor, 1
instance = comp, \adb_external[4]~output\, adb_external[4]~output, processor, 1
instance = comp, \adb_external[5]~output\, adb_external[5]~output, processor, 1
instance = comp, \adb_external[6]~output\, adb_external[6]~output, processor, 1
instance = comp, \adb_external[7]~output\, adb_external[7]~output, processor, 1
instance = comp, \adb_control[0]~output\, adb_control[0]~output, processor, 1
instance = comp, \adb_control[1]~output\, adb_control[1]~output, processor, 1
instance = comp, \res~input\, res~input, processor, 1
instance = comp, \clo|state~18\, clo|state~18, processor, 1
instance = comp, \clo|state.state_2~feeder\, clo|state.state_2~feeder, processor, 1
instance = comp, \clo|state.state_2\, clo|state.state_2, processor, 1
instance = comp, \clo|state~16\, clo|state~16, processor, 1
instance = comp, \clo|state.state_3\, clo|state.state_3, processor, 1
instance = comp, \clo|state~15\, clo|state~15, processor, 1
instance = comp, \clo|state.state_4\, clo|state.state_4, processor, 1
instance = comp, \clo|state~12\, clo|state~12, processor, 1
instance = comp, \clo|state.state_6\, clo|state.state_6, processor, 1
instance = comp, \clo|state~13\, clo|state~13, processor, 1
instance = comp, \clo|state.state_7\, clo|state.state_7, processor, 1
instance = comp, \clo|state~14\, clo|state~14, processor, 1
instance = comp, \clo|state.state_8\, clo|state.state_8, processor, 1
instance = comp, \clo|state~11\, clo|state~11, processor, 1
instance = comp, \clo|state.state_5~feeder\, clo|state.state_5~feeder, processor, 1
instance = comp, \clo|state.state_5\, clo|state.state_5, processor, 1
instance = comp, \clo|WideOr0~0\, clo|WideOr0~0, processor, 1
instance = comp, \data_reg|l1|q~1\, data_reg|l1|q~1, processor, 1
instance = comp, \data_reg|l1|q[1]\, data_reg|l1|q[1], processor, 1
instance = comp, \db_external[2]~input\, db_external[2]~input, processor, 1
instance = comp, \data_reg|l1|q~2\, data_reg|l1|q~2, processor, 1
instance = comp, \data_reg|l1|q[2]\, data_reg|l1|q[2], processor, 1
instance = comp, \db_external[3]~input\, db_external[3]~input, processor, 1
instance = comp, \data_reg|l1|q~3\, data_reg|l1|q~3, processor, 1
instance = comp, \data_reg|l1|q[3]\, data_reg|l1|q[3], processor, 1
instance = comp, \db_external[7]~input\, db_external[7]~input, processor, 1
instance = comp, \data_reg|l1|q~7\, data_reg|l1|q~7, processor, 1
instance = comp, \data_reg|l1|q[7]\, data_reg|l1|q[7], processor, 1
instance = comp, \db_external[5]~input\, db_external[5]~input, processor, 1
instance = comp, \data_reg|l1|q~5\, data_reg|l1|q~5, processor, 1
instance = comp, \data_reg|l1|q[5]\, data_reg|l1|q[5], processor, 1
instance = comp, \pr_logic|cycles~19\, pr_logic|cycles~19, processor, 1
instance = comp, \db_external[6]~input\, db_external[6]~input, processor, 1
instance = comp, \data_reg|l1|q~6\, data_reg|l1|q~6, processor, 1
instance = comp, \data_reg|l1|q[6]\, data_reg|l1|q[6], processor, 1
instance = comp, \pr_logic|cycles~13\, pr_logic|cycles~13, processor, 1
instance = comp, \pr_logic|cycles~20\, pr_logic|cycles~20, processor, 1
instance = comp, \db_external[4]~input\, db_external[4]~input, processor, 1
instance = comp, \data_reg|l1|q~4\, data_reg|l1|q~4, processor, 1
instance = comp, \data_reg|l1|q[4]\, data_reg|l1|q[4], processor, 1
instance = comp, \db_external[0]~input\, db_external[0]~input, processor, 1
instance = comp, \data_reg|l1|q~0\, data_reg|l1|q~0, processor, 1
instance = comp, \data_reg|l1|q[0]\, data_reg|l1|q[0], processor, 1
instance = comp, \pr_logic|RMW~0\, pr_logic|RMW~0, processor, 1
instance = comp, \pr_logic|Equal3~0\, pr_logic|Equal3~0, processor, 1
instance = comp, \pr_logic|cycles[2]~17\, pr_logic|cycles[2]~17, processor, 1
instance = comp, \pr_logic|cycles[2]~18\, pr_logic|cycles[2]~18, processor, 1
instance = comp, \pr_logic|cycles[2]~21\, pr_logic|cycles[2]~21, processor, 1
instance = comp, \pr_logic|cycles[2]\, pr_logic|cycles[2], processor, 1
instance = comp, \pr_logic|cycles[0]~8\, pr_logic|cycles[0]~8, processor, 1
instance = comp, \pr_logic|cycles[0]~2\, pr_logic|cycles[0]~2, processor, 1
instance = comp, \pr_logic|cycles[0]~3\, pr_logic|cycles[0]~3, processor, 1
instance = comp, \pr_logic|cycles[0]~4\, pr_logic|cycles[0]~4, processor, 1
instance = comp, \pr_logic|cycles[0]~5\, pr_logic|cycles[0]~5, processor, 1
instance = comp, \pr_logic|cycles[0]~6\, pr_logic|cycles[0]~6, processor, 1
instance = comp, \pr_logic|cycles[0]~7\, pr_logic|cycles[0]~7, processor, 1
instance = comp, \pr_logic|cycles[0]~9\, pr_logic|cycles[0]~9, processor, 1
instance = comp, \pr_logic|cycles[0]\, pr_logic|cycles[0], processor, 1
instance = comp, \tim_gen|Selector3~0\, tim_gen|Selector3~0, processor, 1
instance = comp, \tim_gen|state.T2_T0\, tim_gen|state.T2_T0, processor, 1
instance = comp, \tim_gen|Selector2~2\, tim_gen|Selector2~2, processor, 1
instance = comp, \tim_gen|Selector2~3\, tim_gen|Selector2~3, processor, 1
instance = comp, \tim_gen|Selector2~4\, tim_gen|Selector2~4, processor, 1
instance = comp, \tim_gen|state.T1P_T1\, tim_gen|state.T1P_T1, processor, 1
instance = comp, \ins_reg|q~0\, ins_reg|q~0, processor, 1
instance = comp, \ins_reg|q~4\, ins_reg|q~4, processor, 1
instance = comp, \ins_reg|q[4]\, ins_reg|q[4], processor, 1
instance = comp, \ins_reg|q~3\, ins_reg|q~3, processor, 1
instance = comp, \ins_reg|q[3]\, ins_reg|q[3], processor, 1
instance = comp, \ins_reg|q~7\, ins_reg|q~7, processor, 1
instance = comp, \ins_reg|q[6]\, ins_reg|q[6], processor, 1
instance = comp, \instruction_dec|Mux6~3\, instruction_dec|Mux6~3, processor, 1
instance = comp, \ins_reg|q~8\, ins_reg|q~8, processor, 1
instance = comp, \ins_reg|q[1]\, ins_reg|q[1], processor, 1
instance = comp, \ins_reg|q~5\, ins_reg|q~5, processor, 1
instance = comp, \ins_reg|q[7]\, ins_reg|q[7], processor, 1
instance = comp, \instruction_dec|Mux90~2\, instruction_dec|Mux90~2, processor, 1
instance = comp, \ins_reg|q~6\, ins_reg|q~6, processor, 1
instance = comp, \ins_reg|q[5]\, ins_reg|q[5], processor, 1
instance = comp, \instruction_dec|Mux6~2\, instruction_dec|Mux6~2, processor, 1
instance = comp, \instruction_dec|Mux6~4\, instruction_dec|Mux6~4, processor, 1
instance = comp, \ins_reg|q~2\, ins_reg|q~2, processor, 1
instance = comp, \ins_reg|q[2]\, ins_reg|q[2], processor, 1
instance = comp, \instruction_dec|Mux44~0\, instruction_dec|Mux44~0, processor, 1
instance = comp, \instruction_dec|Mux6~5\, instruction_dec|Mux6~5, processor, 1
instance = comp, \instruction_dec|Mux78~3\, instruction_dec|Mux78~3, processor, 1
instance = comp, \instruction_dec|Mux6~6\, instruction_dec|Mux6~6, processor, 1
instance = comp, \instruction_dec|Mux6~7\, instruction_dec|Mux6~7, processor, 1
instance = comp, \instruction_dec|Mux77~2\, instruction_dec|Mux77~2, processor, 1
instance = comp, \instruction_dec|Mux73~0\, instruction_dec|Mux73~0, processor, 1
instance = comp, \pr_logic|cycles[1]~14\, pr_logic|cycles[1]~14, processor, 1
instance = comp, \pr_logic|cycles[1]~15\, pr_logic|cycles[1]~15, processor, 1
instance = comp, \pr_logic|cycles[1]~11\, pr_logic|cycles[1]~11, processor, 1
instance = comp, \pr_logic|cycles[1]~12\, pr_logic|cycles[1]~12, processor, 1
instance = comp, \pr_logic|cycles[1]~16\, pr_logic|cycles[1]~16, processor, 1
instance = comp, \pr_logic|cycles[1]\, pr_logic|cycles[1], processor, 1
instance = comp, \pr_logic|Equal14~0\, pr_logic|Equal14~0, processor, 1
instance = comp, \tim_gen|Selector8~0\, tim_gen|Selector8~0, processor, 1
instance = comp, \tim_gen|Selector7~0\, tim_gen|Selector7~0, processor, 1
instance = comp, \tim_gen|state.T2_6\, tim_gen|state.T2_6, processor, 1
instance = comp, \tim_gen|state.T3_6\, tim_gen|state.T3_6, processor, 1
instance = comp, \tim_gen|state.T4_6~feeder\, tim_gen|state.T4_6~feeder, processor, 1
instance = comp, \tim_gen|state.T4_6\, tim_gen|state.T4_6, processor, 1
instance = comp, \instruction_dec|Mux98~0\, instruction_dec|Mux98~0, processor, 1
instance = comp, \instruction_dec|Mux98~1\, instruction_dec|Mux98~1, processor, 1
instance = comp, \instruction_dec|Mux98~2\, instruction_dec|Mux98~2, processor, 1
instance = comp, \tim_gen|Selector19~0\, tim_gen|Selector19~0, processor, 1
instance = comp, \tim_gen|Selector19~1\, tim_gen|Selector19~1, processor, 1
instance = comp, \tim_gen|state.T2_R7\, tim_gen|state.T2_R7, processor, 1
instance = comp, \tim_gen|Selector8~1\, tim_gen|Selector8~1, processor, 1
instance = comp, \tim_gen|state.T2_7\, tim_gen|state.T2_7, processor, 1
instance = comp, \tim_gen|WideOr28~1\, tim_gen|WideOr28~1, processor, 1
instance = comp, \tim_gen|Selector31~0\, tim_gen|Selector31~0, processor, 1
instance = comp, \tim_gen|Selector31~1\, tim_gen|Selector31~1, processor, 1
instance = comp, \tim_gen|state.T2_R5\, tim_gen|state.T2_R5, processor, 1
instance = comp, \tim_gen|WideOr28~2\, tim_gen|WideOr28~2, processor, 1
instance = comp, \instruction_dec|Mux39~8\, instruction_dec|Mux39~8, processor, 1
instance = comp, \instruction_dec|Mux39~9\, instruction_dec|Mux39~9, processor, 1
instance = comp, \instruction_dec|Mux134~0\, instruction_dec|Mux134~0, processor, 1
instance = comp, \instruction_dec|r_w~0\, instruction_dec|r_w~0, processor, 1
instance = comp, \instruction_dec|Mux39~4\, instruction_dec|Mux39~4, processor, 1
instance = comp, \instruction_dec|Mux134~1\, instruction_dec|Mux134~1, processor, 1
instance = comp, \instruction_dec|Mux139~6\, instruction_dec|Mux139~6, processor, 1
instance = comp, \instruction_dec|Mux139~6clkctrl\, instruction_dec|Mux139~6clkctrl, processor, 1
instance = comp, \instruction_dec|control_out[35]\, instruction_dec|control_out[35], processor, 1
instance = comp, \instruction_dec|control_out[34]\, instruction_dec|control_out[34], processor, 1
instance = comp, \instruction_dec|Mux91~0\, instruction_dec|Mux91~0, processor, 1
instance = comp, \instruction_dec|Mux106~0\, instruction_dec|Mux106~0, processor, 1
instance = comp, \instruction_dec|Mux106~3\, instruction_dec|Mux106~3, processor, 1
instance = comp, \instruction_dec|Mux100~0\, instruction_dec|Mux100~0, processor, 1
instance = comp, \instruction_dec|control_out[33]\, instruction_dec|control_out[33], processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|Equal0~1\, Algorithmic_Unit|alu_logicmap|Equal0~1, processor, 1
instance = comp, \instruction_dec|control_out[39]\, instruction_dec|control_out[39], processor, 1
instance = comp, \x_in|q~4\, x_in|q~4, processor, 1
instance = comp, \instruction_dec|Mux127~0\, instruction_dec|Mux127~0, processor, 1
instance = comp, \instruction_dec|Mux80~1\, instruction_dec|Mux80~1, processor, 1
instance = comp, \instruction_dec|Mux80~2\, instruction_dec|Mux80~2, processor, 1
instance = comp, \instruction_dec|control_out[51]\, instruction_dec|control_out[51], processor, 1
instance = comp, \x_in|q~0\, x_in|q~0, processor, 1
instance = comp, \x_in|q[7]\, x_in|q[7], processor, 1
instance = comp, \instruction_dec|control_out[53]\, instruction_dec|control_out[53], processor, 1
instance = comp, \y_in|q~0\, y_in|q~0, processor, 1
instance = comp, \y_in|q[7]\, y_in|q[7], processor, 1
instance = comp, \sb[7]~21\, sb[7]~21, processor, 1
instance = comp, \instruction_dec|Mux107~0\, instruction_dec|Mux107~0, processor, 1
instance = comp, \instruction_dec|Mux34~0\, instruction_dec|Mux34~0, processor, 1
instance = comp, \instruction_dec|Mux104~0\, instruction_dec|Mux104~0, processor, 1
instance = comp, \instruction_dec|Mux110~1\, instruction_dec|Mux110~1, processor, 1
instance = comp, \instruction_dec|Mux104~2\, instruction_dec|Mux104~2, processor, 1
instance = comp, \instruction_dec|control_out[19]\, instruction_dec|control_out[19], processor, 1
instance = comp, \instruction_dec|Mux83~1\, instruction_dec|Mux83~1, processor, 1
instance = comp, \instruction_dec|Mux105~1\, instruction_dec|Mux105~1, processor, 1
instance = comp, \instruction_dec|control_out[18]\, instruction_dec|control_out[18], processor, 1
instance = comp, \pass_sb_db|Mux8~0\, pass_sb_db|Mux8~0, processor, 1
instance = comp, \instruction_dec|Mux39~1\, instruction_dec|Mux39~1, processor, 1
instance = comp, \instruction_dec|Mux87~2\, instruction_dec|Mux87~2, processor, 1
instance = comp, \instruction_dec|Mux87~3\, instruction_dec|Mux87~3, processor, 1
instance = comp, \instruction_dec|Mux87~5\, instruction_dec|Mux87~5, processor, 1
instance = comp, \instruction_dec|control_out[50]\, instruction_dec|control_out[50], processor, 1
instance = comp, \instruction_dec|control_out[49]\, instruction_dec|control_out[49], processor, 1
instance = comp, \accumu|Mux18~0\, accumu|Mux18~0, processor, 1
instance = comp, \accumu|l1|q~8\, accumu|l1|q~8, processor, 1
instance = comp, \accumu|l1|q~1\, accumu|l1|q~1, processor, 1
instance = comp, \accumu|l1|q[7]\, accumu|l1|q[7], processor, 1
instance = comp, \instruction_dec|Mux93~0\, instruction_dec|Mux93~0, processor, 1
instance = comp, \instruction_dec|Mux96~0\, instruction_dec|Mux96~0, processor, 1
instance = comp, \instruction_dec|control_out[37]\, instruction_dec|control_out[37], processor, 1
instance = comp, \instruction_dec|control_out[40]\, instruction_dec|control_out[40], processor, 1
instance = comp, \instruction_dec|control_out[38]\, instruction_dec|control_out[38], processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~45\, Algorithmic_Unit|HOLD_REGISTER|l1|q~45, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~22\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~22, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~46\, Algorithmic_Unit|HOLD_REGISTER|l1|q~46, processor, 1
instance = comp, \instruction_dec|Mux82~1\, instruction_dec|Mux82~1, processor, 1
instance = comp, \instruction_dec|Mux44~1\, instruction_dec|Mux44~1, processor, 1
instance = comp, \instruction_dec|Mux82~0\, instruction_dec|Mux82~0, processor, 1
instance = comp, \instruction_dec|Mux82~2\, instruction_dec|Mux82~2, processor, 1
instance = comp, \instruction_dec|control_out[58]\, instruction_dec|control_out[58], processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|Equal0~0\, Algorithmic_Unit|alu_logicmap|Equal0~0, processor, 1
instance = comp, \flag_reg|Mux0~0\, flag_reg|Mux0~0, processor, 1
instance = comp, \flag_reg|Mux0~1\, flag_reg|Mux0~1, processor, 1
instance = comp, \flag_reg|l1|q[0]\, flag_reg|l1|q[0], processor, 1
instance = comp, \instruction_dec|Mux101~1\, instruction_dec|Mux101~1, processor, 1
instance = comp, \instruction_dec|control_out[32]\, instruction_dec|control_out[32], processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|Equal2~0\, Algorithmic_Unit|alu_logicmap|Equal2~0, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|Equal4~0\, Algorithmic_Unit|alu_logicmap|Equal4~0, processor, 1
instance = comp, \instruction_dec|Mux97~0\, instruction_dec|Mux97~0, processor, 1
instance = comp, \instruction_dec|control_out[36]\, instruction_dec|control_out[36], processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|WideOr0~0\, Algorithmic_Unit|alu_logicmap|WideOr0~0, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|WideOr0~1\, Algorithmic_Unit|alu_logicmap|WideOr0~1, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|WideOr0~2\, Algorithmic_Unit|alu_logicmap|WideOr0~2, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|WideOr0~3\, Algorithmic_Unit|alu_logicmap|WideOr0~3, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~47\, Algorithmic_Unit|HOLD_REGISTER|l1|q~47, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|Equal3~0\, Algorithmic_Unit|alu_logicmap|Equal3~0, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|Equal2~1\, Algorithmic_Unit|alu_logicmap|Equal2~1, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~50\, Algorithmic_Unit|HOLD_REGISTER|l1|q~50, processor, 1
instance = comp, \accumu|l1|q~7\, accumu|l1|q~7, processor, 1
instance = comp, \y_in|q[6]\, y_in|q[6], processor, 1
instance = comp, \x_in|q[6]\, x_in|q[6], processor, 1
instance = comp, \sb[6]~18\, sb[6]~18, processor, 1
instance = comp, \accumu|l1|q[6]\, accumu|l1|q[6], processor, 1
instance = comp, \x_in|q~3\, x_in|q~3, processor, 1
instance = comp, \x_in|q[5]\, x_in|q[5], processor, 1
instance = comp, \y_in|q[5]\, y_in|q[5], processor, 1
instance = comp, \sb[5]~15\, sb[5]~15, processor, 1
instance = comp, \accumu|l1|q~6\, accumu|l1|q~6, processor, 1
instance = comp, \accumu|l1|q[5]\, accumu|l1|q[5], processor, 1
instance = comp, \sb[5]~17\, sb[5]~17, processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q~5\, Algorithmic_Unit|A_REGSISTER|L1|q~5, processor, 1
instance = comp, \instruction_dec|control_out[47]\, instruction_dec|control_out[47], processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q~1\, Algorithmic_Unit|A_REGSISTER|L1|q~1, processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q[5]\, Algorithmic_Unit|A_REGSISTER|L1|q[5], processor, 1
instance = comp, \instruction_dec|Mux102~1\, instruction_dec|Mux102~1, processor, 1
instance = comp, \instruction_dec|Mux106~6\, instruction_dec|Mux106~6, processor, 1
instance = comp, \instruction_dec|Mux102~0\, instruction_dec|Mux102~0, processor, 1
instance = comp, \instruction_dec|Mux102~2\, instruction_dec|Mux102~2, processor, 1
instance = comp, \instruction_dec|control_out[28]\, instruction_dec|control_out[28], processor, 1
instance = comp, \accumu|l1|q~4\, accumu|l1|q~4, processor, 1
instance = comp, \accumu|l1|q[3]\, accumu|l1|q[3], processor, 1
instance = comp, \x_in|q~2\, x_in|q~2, processor, 1
instance = comp, \x_in|q[3]\, x_in|q[3], processor, 1
instance = comp, \y_in|q[3]\, y_in|q[3], processor, 1
instance = comp, \sb[3]~9\, sb[3]~9, processor, 1
instance = comp, \sb[3]~11\, sb[3]~11, processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q~7\, Algorithmic_Unit|A_REGSISTER|L1|q~7, processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q[3]\, Algorithmic_Unit|A_REGSISTER|L1|q[3], processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~53\, Algorithmic_Unit|HOLD_REGISTER|l1|q~53, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~12\, Algorithmic_Unit|HOLD_REGISTER|l1|q~12, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~13\, Algorithmic_Unit|HOLD_REGISTER|l1|q~13, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~30\, Algorithmic_Unit|HOLD_REGISTER|l1|q~30, processor, 1
instance = comp, \instruction_dec|Mux13~0\, instruction_dec|Mux13~0, processor, 1
instance = comp, \instruction_dec|Mux110~0\, instruction_dec|Mux110~0, processor, 1
instance = comp, \instruction_dec|Mux110~2\, instruction_dec|Mux110~2, processor, 1
instance = comp, \instruction_dec|Mux110~3\, instruction_dec|Mux110~3, processor, 1
instance = comp, \instruction_dec|control_out[0]\, instruction_dec|control_out[0], processor, 1
instance = comp, \db[2]~12\, db[2]~12, processor, 1
instance = comp, \accumu|l1|q~3\, accumu|l1|q~3, processor, 1
instance = comp, \accumu|l1|q[2]\, accumu|l1|q[2], processor, 1
instance = comp, \db[2]~20\, db[2]~20, processor, 1
instance = comp, \y_in|q[2]\, y_in|q[2], processor, 1
instance = comp, \x_in|q[2]\, x_in|q[2], processor, 1
instance = comp, \sb[2]~6\, sb[2]~6, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~22\, Algorithmic_Unit|HOLD_REGISTER|l1|q~22, processor, 1
instance = comp, \accumu|Mux9~0\, accumu|Mux9~0, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q~10\, Algorithmic_Unit|B_REGISTER|l1|q~10, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q~11\, Algorithmic_Unit|B_REGISTER|l1|q~11, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q[6]~2\, Algorithmic_Unit|B_REGISTER|l1|q[6]~2, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q[2]\, Algorithmic_Unit|B_REGISTER|l1|q[2], processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~21\, Algorithmic_Unit|HOLD_REGISTER|l1|q~21, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q[3]~54\, Algorithmic_Unit|HOLD_REGISTER|l1|q[3]~54, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~23\, Algorithmic_Unit|HOLD_REGISTER|l1|q~23, processor, 1
instance = comp, \db[1]~11\, db[1]~11, processor, 1
instance = comp, \accumu|l1|q~2\, accumu|l1|q~2, processor, 1
instance = comp, \accumu|l1|q[1]\, accumu|l1|q[1], processor, 1
instance = comp, \db[1]~19\, db[1]~19, processor, 1
instance = comp, \x_in|q~1\, x_in|q~1, processor, 1
instance = comp, \x_in|q[1]\, x_in|q[1], processor, 1
instance = comp, \instruction_dec|Mux83~0\, instruction_dec|Mux83~0, processor, 1
instance = comp, \instruction_dec|Mux85~0\, instruction_dec|Mux85~0, processor, 1
instance = comp, \instruction_dec|control_out[52]\, instruction_dec|control_out[52], processor, 1
instance = comp, \sb[1]~3\, sb[1]~3, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~14\, Algorithmic_Unit|HOLD_REGISTER|l1|q~14, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q~12\, Algorithmic_Unit|B_REGISTER|l1|q~12, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q~13\, Algorithmic_Unit|B_REGISTER|l1|q~13, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q[1]\, Algorithmic_Unit|B_REGISTER|l1|q[1], processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~15\, Algorithmic_Unit|HOLD_REGISTER|l1|q~15, processor, 1
instance = comp, \instruction_dec|control_out[46]\, instruction_dec|control_out[46], processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q~0\, Algorithmic_Unit|A_REGSISTER|L1|q~0, processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q[0]\, Algorithmic_Unit|A_REGSISTER|L1|q[0], processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~17\, Algorithmic_Unit|HOLD_REGISTER|l1|q~17, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~18\, Algorithmic_Unit|HOLD_REGISTER|l1|q~18, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|Equal0~2\, Algorithmic_Unit|alu_logicmap|Equal0~2, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|Equal2~2\, Algorithmic_Unit|alu_logicmap|Equal2~2, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~19\, Algorithmic_Unit|HOLD_REGISTER|l1|q~19, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q[1]\, Algorithmic_Unit|HOLD_REGISTER|l1|q[1], processor, 1
instance = comp, \sb[1]~4\, sb[1]~4, processor, 1
instance = comp, \sb[1]~5\, sb[1]~5, processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q~2\, Algorithmic_Unit|A_REGSISTER|L1|q~2, processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q[1]\, Algorithmic_Unit|A_REGSISTER|L1|q[1], processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~20\, Algorithmic_Unit|HOLD_REGISTER|l1|q~20, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~3\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~3, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~4\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~4, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~8\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~8, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~27\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~27, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~24\, Algorithmic_Unit|HOLD_REGISTER|l1|q~24, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q[2]\, Algorithmic_Unit|HOLD_REGISTER|l1|q[2], processor, 1
instance = comp, \sb[2]~7\, sb[2]~7, processor, 1
instance = comp, \sb[2]~8\, sb[2]~8, processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q~8\, Algorithmic_Unit|A_REGSISTER|L1|q~8, processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q[2]\, Algorithmic_Unit|A_REGSISTER|L1|q[2], processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~12\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~12, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~29\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~29, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~31\, Algorithmic_Unit|HOLD_REGISTER|l1|q~31, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~32\, Algorithmic_Unit|HOLD_REGISTER|l1|q~32, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~33\, Algorithmic_Unit|HOLD_REGISTER|l1|q~33, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~34\, Algorithmic_Unit|HOLD_REGISTER|l1|q~34, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q[4]\, Algorithmic_Unit|HOLD_REGISTER|l1|q[4], processor, 1
instance = comp, \sb[4]~13\, sb[4]~13, processor, 1
instance = comp, \accumu|l1|q~5\, accumu|l1|q~5, processor, 1
instance = comp, \x_in|q[4]\, x_in|q[4], processor, 1
instance = comp, \y_in|q[4]\, y_in|q[4], processor, 1
instance = comp, \sb[4]~12\, sb[4]~12, processor, 1
instance = comp, \sb[4]~14\, sb[4]~14, processor, 1
instance = comp, \accumu|l1|q[4]\, accumu|l1|q[4], processor, 1
instance = comp, \db[4]~14\, db[4]~14, processor, 1
instance = comp, \db[4]\, db[4], processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q~8\, Algorithmic_Unit|B_REGISTER|l1|q~8, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q[4]\, Algorithmic_Unit|B_REGISTER|l1|q[4], processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~16\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~16, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~31\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~31, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q~5\, Algorithmic_Unit|B_REGISTER|l1|q~5, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q~6\, Algorithmic_Unit|B_REGISTER|l1|q~6, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q[6]\, Algorithmic_Unit|B_REGISTER|l1|q[6], processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~41\, Algorithmic_Unit|HOLD_REGISTER|l1|q~41, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~42\, Algorithmic_Unit|HOLD_REGISTER|l1|q~42, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~43\, Algorithmic_Unit|HOLD_REGISTER|l1|q~43, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~44\, Algorithmic_Unit|HOLD_REGISTER|l1|q~44, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q[6]\, Algorithmic_Unit|HOLD_REGISTER|l1|q[6], processor, 1
instance = comp, \sb[6]~19\, sb[6]~19, processor, 1
instance = comp, \sb[6]~20\, sb[6]~20, processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q~4\, Algorithmic_Unit|A_REGSISTER|L1|q~4, processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q[6]\, Algorithmic_Unit|A_REGSISTER|L1|q[6], processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~18\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~18, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~48\, Algorithmic_Unit|HOLD_REGISTER|l1|q~48, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~49\, Algorithmic_Unit|HOLD_REGISTER|l1|q~49, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~51\, Algorithmic_Unit|HOLD_REGISTER|l1|q~51, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~52\, Algorithmic_Unit|HOLD_REGISTER|l1|q~52, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q[7]\, Algorithmic_Unit|HOLD_REGISTER|l1|q[7], processor, 1
instance = comp, \sb[7]~22\, sb[7]~22, processor, 1
instance = comp, \sb[7]~23\, sb[7]~23, processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q~3\, Algorithmic_Unit|A_REGSISTER|L1|q~3, processor, 1
instance = comp, \Algorithmic_Unit|A_REGSISTER|L1|q[7]\, Algorithmic_Unit|A_REGSISTER|L1|q[7], processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~32\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~32, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~0\, Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~0, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~23\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~23, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~24\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~24, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~20\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~20, processor, 1
instance = comp, \Algorithmic_Unit|alu_logicmap|ADDER|Add0~25\, Algorithmic_Unit|alu_logicmap|ADDER|Add0~25, processor, 1
instance = comp, \tim_gen|state.T3_R7~feeder\, tim_gen|state.T3_R7~feeder, processor, 1
instance = comp, \tim_gen|state.T3_R7\, tim_gen|state.T3_R7, processor, 1
instance = comp, \tim_gen|Selector22~0\, tim_gen|Selector22~0, processor, 1
instance = comp, \tim_gen|state.T4_R7_np\, tim_gen|state.T4_R7_np, processor, 1
instance = comp, \tim_gen|state.T5_R7_np\, tim_gen|state.T5_R7_np, processor, 1
instance = comp, \tim_gen|state.T3_R5~feeder\, tim_gen|state.T3_R5~feeder, processor, 1
instance = comp, \tim_gen|state.T3_R5\, tim_gen|state.T3_R5, processor, 1
instance = comp, \tim_gen|state.T4_R5~feeder\, tim_gen|state.T4_R5~feeder, processor, 1
instance = comp, \tim_gen|state.T4_R5\, tim_gen|state.T4_R5, processor, 1
instance = comp, \tim_gen|Selector0~1\, tim_gen|Selector0~1, processor, 1
instance = comp, \tim_gen|Selector21~0\, tim_gen|Selector21~0, processor, 1
instance = comp, \tim_gen|state.T4_R7_p\, tim_gen|state.T4_R7_p, processor, 1
instance = comp, \tim_gen|state.T5_R7_p~feeder\, tim_gen|state.T5_R7_p~feeder, processor, 1
instance = comp, \tim_gen|state.T5_R7_p\, tim_gen|state.T5_R7_p, processor, 1
instance = comp, \tim_gen|state.T6_R7_p\, tim_gen|state.T6_R7_p, processor, 1
instance = comp, \tim_gen|Selector4~0\, tim_gen|Selector4~0, processor, 1
instance = comp, \tim_gen|state.T2_3\, tim_gen|state.T2_3, processor, 1
instance = comp, \tim_gen|Selector5~0\, tim_gen|Selector5~0, processor, 1
instance = comp, \tim_gen|state.T2_4\, tim_gen|state.T2_4, processor, 1
instance = comp, \tim_gen|state.T3_4\, tim_gen|state.T3_4, processor, 1
instance = comp, \tim_gen|Selector16~0\, tim_gen|Selector16~0, processor, 1
instance = comp, \tim_gen|state.T5_6\, tim_gen|state.T5_6, processor, 1
instance = comp, \tim_gen|Selector0~0\, tim_gen|Selector0~0, processor, 1
instance = comp, \tim_gen|Selector0~2\, tim_gen|Selector0~2, processor, 1
instance = comp, \tim_gen|Selector0~3\, tim_gen|Selector0~3, processor, 1
instance = comp, \tim_gen|state.T0\, tim_gen|state.T0, processor, 1
instance = comp, \tim_gen|WideOr29\, tim_gen|WideOr29, processor, 1
instance = comp, \instruction_dec|Mux30~0\, instruction_dec|Mux30~0, processor, 1
instance = comp, \instruction_dec|Mux77~1\, instruction_dec|Mux77~1, processor, 1
instance = comp, \instruction_dec|Mux77~3\, instruction_dec|Mux77~3, processor, 1
instance = comp, \instruction_dec|r_w\, instruction_dec|r_w, processor, 1
instance = comp, \r~input\, r~input, processor, 1
instance = comp, \ready_map|rdy~0\, ready_map|rdy~0, processor, 1
instance = comp, \ready_map|rdy\, ready_map|rdy, processor, 1
instance = comp, \ins_reg|q[7]~1\, ins_reg|q[7]~1, processor, 1
instance = comp, \ins_reg|q[0]\, ins_reg|q[0], processor, 1
instance = comp, \instruction_dec|Mux87~4\, instruction_dec|Mux87~4, processor, 1
instance = comp, \instruction_dec|Mux83~2\, instruction_dec|Mux83~2, processor, 1
instance = comp, \instruction_dec|control_out[54]\, instruction_dec|control_out[54], processor, 1
instance = comp, \accumu|l1|q~0\, accumu|l1|q~0, processor, 1
instance = comp, \y_in|q[0]\, y_in|q[0], processor, 1
instance = comp, \x_in|q[0]\, x_in|q[0], processor, 1
instance = comp, \sb[0]~0\, sb[0]~0, processor, 1
instance = comp, \accumu|l1|q[0]\, accumu|l1|q[0], processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q~0\, Algorithmic_Unit|B_REGISTER|l1|q~0, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q~1\, Algorithmic_Unit|B_REGISTER|l1|q~1, processor, 1
instance = comp, \Algorithmic_Unit|B_REGISTER|l1|q[0]\, Algorithmic_Unit|B_REGISTER|l1|q[0], processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~4\, Algorithmic_Unit|HOLD_REGISTER|l1|q~4, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~9\, Algorithmic_Unit|HOLD_REGISTER|l1|q~9, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~5\, Algorithmic_Unit|HOLD_REGISTER|l1|q~5, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~8\, Algorithmic_Unit|HOLD_REGISTER|l1|q~8, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~10\, Algorithmic_Unit|HOLD_REGISTER|l1|q~10, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q~11\, Algorithmic_Unit|HOLD_REGISTER|l1|q~11, processor, 1
instance = comp, \Algorithmic_Unit|HOLD_REGISTER|l1|q[0]\, Algorithmic_Unit|HOLD_REGISTER|l1|q[0], processor, 1
instance = comp, \sb[0]~1\, sb[0]~1, processor, 1
instance = comp, \sb[0]~2\, sb[0]~2, processor, 1
instance = comp, \db[0]~10\, db[0]~10, processor, 1
instance = comp, \db[0]~18\, db[0]~18, processor, 1
instance = comp, \instruction_dec|Mux10~1\, instruction_dec|Mux10~1, processor, 1
instance = comp, \instruction_dec|Mux106~1\, instruction_dec|Mux106~1, processor, 1
instance = comp, \instruction_dec|Mux106~2\, instruction_dec|Mux106~2, processor, 1
instance = comp, \instruction_dec|Mux106~4\, instruction_dec|Mux106~4, processor, 1
instance = comp, \instruction_dec|Mux35~0\, instruction_dec|Mux35~0, processor, 1
instance = comp, \instruction_dec|Mux10~0\, instruction_dec|Mux10~0, processor, 1
instance = comp, \instruction_dec|Mux106~5\, instruction_dec|Mux106~5, processor, 1
instance = comp, \instruction_dec|control_out[11]\, instruction_dec|control_out[11], processor, 1
instance = comp, \instruction_dec|Mux108~1\, instruction_dec|Mux108~1, processor, 1
instance = comp, \instruction_dec|Mux10~2\, instruction_dec|Mux10~2, processor, 1
instance = comp, \instruction_dec|Mux108~0\, instruction_dec|Mux108~0, processor, 1
instance = comp, \instruction_dec|Mux108~2\, instruction_dec|Mux108~2, processor, 1
instance = comp, \instruction_dec|Mux108~3\, instruction_dec|Mux108~3, processor, 1
instance = comp, \instruction_dec|Mux108~4\, instruction_dec|Mux108~4, processor, 1
instance = comp, \instruction_dec|control_out[6]\, instruction_dec|control_out[6], processor, 1
instance = comp, \instruction_dec|control_out[69]\, instruction_dec|control_out[69], processor, 1
instance = comp, \add_Reg|state~11\, add_Reg|state~11, processor, 1
instance = comp, \add_Reg|state.pr_state\, add_Reg|state.pr_state, processor, 1
instance = comp, \add_Reg|state~9\, add_Reg|state~9, processor, 1
instance = comp, \add_Reg|state.state1\, add_Reg|state.state1, processor, 1
instance = comp, \add_Reg|Selector9~0\, add_Reg|Selector9~0, processor, 1
instance = comp, \add_Reg|state.state2\, add_Reg|state.state2, processor, 1
instance = comp, \add_Reg|Selector7~2\, add_Reg|Selector7~2, processor, 1
instance = comp, \program_counter_low|Add0~0\, program_counter_low|Add0~0, processor, 1
instance = comp, \program_counter_low|l1|q[0]\, program_counter_low|l1|q[0], processor, 1
instance = comp, \add_Reg|Selector7~0\, add_Reg|Selector7~0, processor, 1
instance = comp, \add_Reg|Selector7~1\, add_Reg|Selector7~1, processor, 1
instance = comp, \add_Reg|Selector10~2\, add_Reg|Selector10~2, processor, 1
instance = comp, \add_Reg|Selector10~3\, add_Reg|Selector10~3, processor, 1
instance = comp, \add_Reg|state.state3\, add_Reg|state.state3, processor, 1
instance = comp, \add_Reg|Selector7~3\, add_Reg|Selector7~3, processor, 1
instance = comp, \program_counter_low|Add0~2\, program_counter_low|Add0~2, processor, 1
instance = comp, \program_counter_low|l1|q[1]\, program_counter_low|l1|q[1], processor, 1
instance = comp, \add_Reg|Selector6~1\, add_Reg|Selector6~1, processor, 1
instance = comp, \program_counter_high|Add0~0\, program_counter_high|Add0~0, processor, 1
instance = comp, \program_counter_high|l1|q[0]\, program_counter_high|l1|q[0], processor, 1
instance = comp, \program_counter_high|Add0~2\, program_counter_high|Add0~2, processor, 1
instance = comp, \program_counter_high|l1|q[1]\, program_counter_high|l1|q[1], processor, 1
instance = comp, \add_Reg|Selector6~0\, add_Reg|Selector6~0, processor, 1
instance = comp, \add_Reg|Selector6~2\, add_Reg|Selector6~2, processor, 1
instance = comp, \program_counter_low|Add0~4\, program_counter_low|Add0~4, processor, 1
instance = comp, \program_counter_low|l1|q[2]\, program_counter_low|l1|q[2], processor, 1
instance = comp, \add_Reg|Selector5~1\, add_Reg|Selector5~1, processor, 1
instance = comp, \program_counter_high|Add0~4\, program_counter_high|Add0~4, processor, 1
instance = comp, \program_counter_high|l1|q[2]\, program_counter_high|l1|q[2], processor, 1
instance = comp, \add_Reg|Selector5~0\, add_Reg|Selector5~0, processor, 1
instance = comp, \add_Reg|Selector5~2\, add_Reg|Selector5~2, processor, 1
instance = comp, \program_counter_high|Add0~6\, program_counter_high|Add0~6, processor, 1
instance = comp, \program_counter_high|l1|q[3]\, program_counter_high|l1|q[3], processor, 1
instance = comp, \instruction_dec|control_out[1]\, instruction_dec|control_out[1], processor, 1
instance = comp, \program_counter_low|Add0~6\, program_counter_low|Add0~6, processor, 1
instance = comp, \program_counter_low|l1|q[3]\, program_counter_low|l1|q[3], processor, 1
instance = comp, \add_Reg|Selector4~0\, add_Reg|Selector4~0, processor, 1
instance = comp, \add_Reg|Selector4~1\, add_Reg|Selector4~1, processor, 1
instance = comp, \db[3]~13\, db[3]~13, processor, 1
instance = comp, \db[3]\, db[3], processor, 1
instance = comp, \add_Reg|Selector4~2\, add_Reg|Selector4~2, processor, 1
instance = comp, \add_Reg|Selector6~3\, add_Reg|Selector6~3, processor, 1
instance = comp, \program_counter_high|Add0~8\, program_counter_high|Add0~8, processor, 1
instance = comp, \program_counter_high|l1|q[4]\, program_counter_high|l1|q[4], processor, 1
instance = comp, \program_counter_low|Add0~8\, program_counter_low|Add0~8, processor, 1
instance = comp, \program_counter_low|l1|q[4]\, program_counter_low|l1|q[4], processor, 1
instance = comp, \add_Reg|Selector3~0\, add_Reg|Selector3~0, processor, 1
instance = comp, \add_Reg|Selector3~1\, add_Reg|Selector3~1, processor, 1
instance = comp, \add_Reg|Selector3~2\, add_Reg|Selector3~2, processor, 1
instance = comp, \db[5]\, db[5], processor, 1
instance = comp, \program_counter_high|Add0~10\, program_counter_high|Add0~10, processor, 1
instance = comp, \program_counter_high|l1|q[5]\, program_counter_high|l1|q[5], processor, 1
instance = comp, \program_counter_low|Add0~10\, program_counter_low|Add0~10, processor, 1
instance = comp, \program_counter_low|l1|q[5]\, program_counter_low|l1|q[5], processor, 1
instance = comp, \add_Reg|Selector2~0\, add_Reg|Selector2~0, processor, 1
instance = comp, \add_Reg|Selector2~1\, add_Reg|Selector2~1, processor, 1
instance = comp, \add_Reg|Selector2~2\, add_Reg|Selector2~2, processor, 1
instance = comp, \program_counter_high|Add0~12\, program_counter_high|Add0~12, processor, 1
instance = comp, \program_counter_high|l1|q[6]\, program_counter_high|l1|q[6], processor, 1
instance = comp, \program_counter_low|Add0~12\, program_counter_low|Add0~12, processor, 1
instance = comp, \program_counter_low|l1|q[6]\, program_counter_low|l1|q[6], processor, 1
instance = comp, \add_Reg|Selector1~0\, add_Reg|Selector1~0, processor, 1
instance = comp, \add_Reg|Selector1~1\, add_Reg|Selector1~1, processor, 1
instance = comp, \db[6]~21\, db[6]~21, processor, 1
instance = comp, \add_Reg|Selector1~2\, add_Reg|Selector1~2, processor, 1
instance = comp, \program_counter_high|Add0~14\, program_counter_high|Add0~14, processor, 1
instance = comp, \program_counter_high|l1|q[7]\, program_counter_high|l1|q[7], processor, 1
instance = comp, \program_counter_low|Add0~14\, program_counter_low|Add0~14, processor, 1
instance = comp, \program_counter_low|l1|q[7]\, program_counter_low|l1|q[7], processor, 1
instance = comp, \add_Reg|Selector0~0\, add_Reg|Selector0~0, processor, 1
instance = comp, \add_Reg|Selector0~1\, add_Reg|Selector0~1, processor, 1
instance = comp, \db[7]~22\, db[7]~22, processor, 1
instance = comp, \add_Reg|Selector0~2\, add_Reg|Selector0~2, processor, 1
instance = comp, \add_Reg|control~0\, add_Reg|control~0, processor, 1
instance = comp, \add_Reg|control~1\, add_Reg|control~1, processor, 1
instance = comp, \sv~input\, sv~input, processor, 1
instance = comp, \nmi~input\, nmi~input, processor, 1
instance = comp, \irq~input\, irq~input, processor, 1
