
---------- Begin Simulation Statistics ----------
final_tick                                 4482958500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               31059735                       # Simulator instruction rate (inst/s)
host_mem_usage                                 875396                       # Number of bytes of host memory used
host_op_rate                                 67918935                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.15                       # Real time elapsed on the host
host_tick_rate                               36577023                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4742141                       # Number of instructions simulated
sim_ops                                      10380210                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000006                       # Number of seconds simulated
sim_ticks                                     5591000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            8                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            19                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect          582                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted         6466                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits         1765                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups         3139                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses         1374                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups          7340                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS           366                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          245                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads           16450                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes           8665                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts          585                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches             2760                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events         1345                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts        17015                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts         9678                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps        21353                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples         8546                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.498596                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.901756                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0         3444     40.30%     40.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1         1042     12.19%     52.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2          686      8.03%     60.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3          764      8.94%     69.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4          762      8.92%     78.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5          294      3.44%     81.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6           94      1.10%     82.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7          115      1.35%     84.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8         1345     15.74%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total         8546                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts             2897                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls          122                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts           18288                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads                2049                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          859      4.02%      4.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu        15042     70.44%     74.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           71      0.33%     74.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     74.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd          392      1.84%     76.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           92      0.43%     77.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            6      0.03%     77.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           26      0.12%     77.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          169      0.79%     78.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     78.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     78.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     78.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     78.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     78.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd          391      1.83%     79.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt          207      0.97%     80.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv           23      0.11%     80.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult          368      1.72%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead         1563      7.32%     89.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite         1497      7.01%     96.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          486      2.28%     99.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          161      0.75%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total        21353                       # Class of committed instruction
system.switch_cpus_1.commit.refs                 3707                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts              9678                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps               21353                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.155404                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.155404                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles         2588                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts        47954                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles           1596                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles            5136                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles          593                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles         1229                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses              2944                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                  46                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses              1976                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                  51                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches              7340                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines            2803                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles                9986                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           12                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts                26877                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           57                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles          1186                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.656412                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles          504                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches         2131                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.403595                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples        11155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     5.186553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.454263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0           2648     23.74%     23.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1            332      2.98%     26.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2            466      4.18%     30.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3            395      3.54%     34.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4            235      2.11%     36.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5            400      3.59%     40.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6            335      3.00%     43.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7            295      2.64%     45.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8           6049     54.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total        11155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads            5168                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           3151                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                    27                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts          733                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches           3441                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.677965                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs               4918                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores             1974                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles          2016                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts         4227                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts           65                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts         2921                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts        38430                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts         2944                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         1334                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts        29945                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents            0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles          593                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles            0                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads          163                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads         2173                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores         1261                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          699                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect           34                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers           35821                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count               29585                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.578822                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers           20734                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.645770                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent                29887                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads          36547                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes         20930                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.865498                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.865498                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         1178      3.77%      3.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu        22721     72.63%     76.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           73      0.23%     76.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     76.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd          626      2.00%     78.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     78.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     78.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     78.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          178      0.57%     79.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            6      0.02%     79.22% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           30      0.10%     79.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          231      0.74%     80.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     80.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     80.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     80.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     80.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     80.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd          394      1.26%     81.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt          242      0.77%     82.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv           23      0.07%     82.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult          377      1.21%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     83.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead         2574      8.23%     91.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite         1869      5.97%     97.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead          582      1.86%     99.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          178      0.57%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total        31282                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          3531                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads         7058                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         3437                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes         4661                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt               633                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.020235                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           616     97.31%     97.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     97.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     97.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     97.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     97.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     97.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     97.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     97.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     97.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     97.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     97.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     97.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     97.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     97.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     97.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            3      0.47%     97.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            1      0.16%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead           10      1.58%     99.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0      0.00%     99.53% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            3      0.47%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses        27206                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads        67550                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses        26148                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes        50793                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded            38422                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued           31282                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            8                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined        17015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          259                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined        26798                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples        11155                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.804303                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.843346                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0         4620     41.42%     41.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1          531      4.76%     46.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2          587      5.26%     51.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3          523      4.69%     56.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4         1415     12.68%     68.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5          839      7.52%     76.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6         1122     10.06%     86.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7          723      6.48%     92.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8          795      7.13%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total        11155                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.797532                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses              2816                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  29                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads          144                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores           43                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads         4227                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores         2921                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads         11425                       # number of misc regfile reads
system.switch_cpus_1.numCycles                  11182                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles          1963                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps        23385                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents          248                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles           2098                       # Number of cycles rename is idle
system.switch_cpus_1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups       110527                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts        44595                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands        48053                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles            5803                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents          294                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles          593                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles          686                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps          24575                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups         6020                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups        60565                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts            1438                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads              45569                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes             79498                       # The number of ROB writes
system.switch_cpus_1.timesIdled                     1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           17                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests           34                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              3                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests           14                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests           26                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              6                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                  9                       # Transaction distribution
system.membus.trans_dist::CleanEvict                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 2                       # Transaction distribution
system.membus.trans_dist::ReadExResp                2                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             9                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                11                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      11    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  11                       # Request fanout histogram
system.membus.reqLayer2.occupancy               21500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy              59500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF   4482958500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   4482958500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                15                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           11                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               2                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            11                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           33                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                    51                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   1920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              22                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples               39                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076923                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.269953                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     36     92.31%     92.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      7.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                 39                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy              30000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy              9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             16500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::total                        5                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            2                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data            3                       # number of overall hits
system.l2.overall_hits::total                       5                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::total                     12                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data            3                       # number of overall misses
system.l2.overall_misses::total                    12                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       824000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data       211000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          1035000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       824000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data       211000                       # number of overall miss cycles
system.l2.overall_miss_latency::total         1035000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                   17                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                  17                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.818182                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.705882                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.818182                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.705882                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 91555.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 70333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        86250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 91555.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 70333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        86250                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   2                       # number of writebacks
system.l2.writebacks::total                         2                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                12                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               12                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       779000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data       196000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       975000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       779000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data       196000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       975000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.818182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.705882                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.818182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.705882                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 86555.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 65333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        81250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 86555.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 65333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        81250                       # average overall mshr miss latency
system.l2.replacements                             16                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            2                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                2                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           11                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               11                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           11                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           11                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus_1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data       189500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        189500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data        94750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        94750                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data       179500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       179500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data        89750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        89750                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       824000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       824000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           11                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             11                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.818182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.818182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 91555.555556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91555.555556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       779000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       779000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.818182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 86555.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86555.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data        21500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total        21500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.250000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.250000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data        21500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        21500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data        16500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total        16500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.250000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data        16500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        16500                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4047                       # Cycle average of tags in use
system.l2.tags.total_refs                       10321                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4063                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.540241                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      59.898587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1121.028617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2856.757556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     7.770882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data     1.544357                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.273689                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.697451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.001897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.000377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988037                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4047                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3855                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988037                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       288                       # Number of tag accesses
system.l2.tags.data_accesses                      288                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data            1                       # number of demand (read+write) hits
system.l3.demand_hits::total                        1                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data            1                       # number of overall hits
system.l3.overall_hits::total                       1                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            9                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data            2                       # number of demand (read+write) misses
system.l3.demand_misses::total                     11                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            9                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data            2                       # number of overall misses
system.l3.overall_misses::total                    11                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       725000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data       167500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total           892500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       725000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data       167500                       # number of overall miss cycles
system.l3.overall_miss_latency::total          892500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            9                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data            3                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                   12                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            9                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data            3                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                  12                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.666667                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.916667                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.666667                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.916667                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 80555.555556                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data        83750                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 81136.363636                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 80555.555556                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data        83750                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 81136.363636                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.demand_mshr_misses::.switch_cpus_1.inst            9                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data            2                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total                11                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            9                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data            2                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total               11                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       635000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data       147500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total       782500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       635000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data       147500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total       782500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.666667                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.916667                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.666667                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.916667                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 70555.555556                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data        73750                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71136.363636                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 70555.555556                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data        73750                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71136.363636                       # average overall mshr miss latency
system.l3.replacements                              6                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks            2                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total                2                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_misses::.switch_cpus_1.data            2                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data       167500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total        167500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data        83750                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total        83750                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data            2                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data       147500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total       147500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data        73750                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total        73750                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.data            1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst            9                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total               9                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst       725000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total       725000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst            9                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total            10                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.900000                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 80555.555556                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 80555.555556                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst            9                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total            9                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst       635000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total       635000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 70555.555556                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 70555.555556                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  3173.841621                       # Cycle average of tags in use
system.l3.tags.total_refs                        3454                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      3181                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.085822                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     287.790020                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst   630.775621                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  2246.427920                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     7.787784                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data     1.060276                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.008783                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.019250                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.068556                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000238                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.000032                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.096858                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          3175                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         2962                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.096893                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                       429                       # Number of tag accesses
system.l3.tags.data_accesses                      429                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp                10                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict              18                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq                2                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp               2                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq           10                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               6                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples               18                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.333333                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.485071                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                     12     66.67%     66.67% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      6     33.33%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total                 18                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy              15000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy             18000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           576                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  11                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst    103022715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     22893937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             125916652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst    103022715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        103022715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst    103022715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     22893937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            125916652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000033500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  22                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          11                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        11                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       124750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      55000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  331000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11340.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30090.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        3                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 27.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    11                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                    704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       125.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    125.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      17517500                       # Total gap between requests
system.mem_ctrls.avgGap                    1592500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 103022715.077803611755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 22893936.683956358582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       266000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data        65000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     29555.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    27.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                35700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               42840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          2508000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy            35040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            2621580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        468.892864                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE        90500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      5500500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                21420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               35700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          2496030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            45120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            2598270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        464.723663                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       130250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      5474500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst      6138445                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst         2791                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6141236                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6138445                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst         2791                       # number of overall hits
system.cpu.icache.overall_hits::total         6141236                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1594                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           12                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1607                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1594                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           12                       # number of overall misses
system.cpu.icache.overall_misses::total          1607                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    129737500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       941500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    130679000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    129737500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       941500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    130679000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6140039                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst         2803                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6142843                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6140039                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst         2803                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6142843                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000260                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004281                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000262                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000260                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004281                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000262                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 81391.154329                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 78458.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81318.606098                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 81391.154329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 78458.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81318.606098                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1094                       # number of writebacks
system.cpu.icache.writebacks::total              1094                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1594                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1605                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1594                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           11                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1605                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    128940500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       846000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    129786500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    128940500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       846000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    129786500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000260                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003924                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000261                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000260                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003924                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000261                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80891.154329                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76909.090909                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80863.862928                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80891.154329                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76909.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80863.862928                       # average overall mshr miss latency
system.cpu.icache.replacements                   1094                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6138445                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst         2791                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6141236                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1594                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           12                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1607                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    129737500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       941500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    130679000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6140039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst         2803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6142843                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004281                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000262                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 81391.154329                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 78458.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81318.606098                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1594                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           11                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    128940500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       846000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    129786500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.003924                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80891.154329                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76909.090909                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80863.862928                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.940833                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6142842                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1606                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3824.932752                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.017937                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   501.911380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.011516                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000035                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.980296                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.000022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980353                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          24572978                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         24572978                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1796527                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data         4407                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1800934                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1796527                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data         4407                       # number of overall hits
system.cpu.dcache.overall_hits::total         1800934                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data         5473                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data            7                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5480                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data         5473                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data            7                       # number of overall misses
system.cpu.dcache.overall_misses::total          5480                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    370201000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data       244500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    370445500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    370201000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data       244500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    370445500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      1802000                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data         4414                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1806414                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      1802000                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data         4414                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1806414                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.003037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.001586                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003034                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.003037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.001586                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003034                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67641.330166                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 34928.571429                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67599.543796                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67641.330166                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 34928.571429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67599.543796                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1725                       # number of writebacks
system.cpu.dcache.writebacks::total              1725                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         5473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data            6                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5479                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         5473                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data            6                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5479                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    367464500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data       233500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    367698000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    367464500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data       233500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    367698000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.003037                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.001359                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003033                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.003037                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.001359                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003033                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67141.330166                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 38916.666667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67110.421610                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67141.330166                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 38916.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67110.421610                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4966                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1003879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data         2749                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1006628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         3961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3966                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    235629000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data        52000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    235681000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1007840                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data         2754                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1010594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.003930                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.001816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003924                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 59487.250694                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data        10400                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59425.365608                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         3961                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data            4                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3965                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    233648500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data        42000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    233690500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.001452                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 58987.250694                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data        10500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58938.335435                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       792648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data         1658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         794306                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1512                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1514                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    134572000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data       192500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    134764500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       794160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data         1660                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       795820                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.001904                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.001205                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001902                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 89002.645503                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data        96250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89012.219287                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1512                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1514                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    133816000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data       191500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    134007500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.001904                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.001205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001902                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 88502.645503                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data        95750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88512.219287                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.055328                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1806413                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5478                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            329.757758                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            153000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   505.050174                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data     0.005154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.986426                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.000010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986436                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          311                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7231134                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7231134                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4482958500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::OFF   4482958500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
