; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_cat_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %6 = shl i32 %5, 8, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = shl i32 %7, 1, !dbg !12
  %9 = and i32 %8, 254, !dbg !12
  %10 = or disjoint i32 %6, %9, !dbg !13
  %11 = icmp slt i32 %10, 320, !dbg !14
  %.frozen = freeze i32 %10, !dbg !15
  %12 = sdiv i32 %.frozen, 16, !dbg !15
  %13 = srem i32 %12, 5, !dbg !16
  %14 = mul i32 %12, 16, !dbg !17
  %.decomposed = sub i32 %.frozen, %14, !dbg !17
  %15 = sdiv i32 %10, 80, !dbg !18
  %16 = icmp slt i32 %13, 1, !dbg !19
  %17 = shl nsw i32 %15, 4, !dbg !20
  %18 = add nsw i32 %17, %.decomposed, !dbg !21
  %19 = sext i32 %18 to i64, !dbg !22
  %20 = getelementptr float, ptr addrspace(1) %0, i64 %19, !dbg !22
  %21 = and i1 %11, %16, !dbg !23
  %22 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %20, i1 %21, i32 0, i1 %21, i32 0, i1 %21) #1, !dbg !24
  %23 = extractvalue { i32, i32 } %22, 0, !dbg !24
  %24 = extractvalue { i32, i32 } %22, 1, !dbg !24
  %25 = icmp eq i32 %13, 1, !dbg !25
  %26 = getelementptr float, ptr addrspace(1) %1, i64 %19, !dbg !26
  %27 = and i1 %11, %25, !dbg !27
  %28 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %26, i1 %27, i32 0, i1 %27, i32 0, i1 %27) #1, !dbg !28
  %29 = extractvalue { i32, i32 } %28, 0, !dbg !28
  %30 = extractvalue { i32, i32 } %28, 1, !dbg !28
  %31 = icmp eq i32 %13, 2, !dbg !29
  %32 = and i1 %11, %31, !dbg !30
  %33 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %20, i1 %32, i32 0, i1 %32, i32 0, i1 %32) #1, !dbg !31
  %34 = extractvalue { i32, i32 } %33, 0, !dbg !31
  %35 = extractvalue { i32, i32 } %33, 1, !dbg !31
  %36 = bitcast i32 %34 to float, !dbg !31
  %37 = bitcast i32 %35 to float, !dbg !31
  %38 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %26, i1 %32, i32 0, i1 %32, i32 0, i1 %32) #1, !dbg !32
  %39 = extractvalue { i32, i32 } %38, 0, !dbg !32
  %40 = extractvalue { i32, i32 } %38, 1, !dbg !32
  %41 = bitcast i32 %39 to float, !dbg !32
  %42 = bitcast i32 %40 to float, !dbg !32
  %43 = fsub float %36, %41, !dbg !33
  %44 = fsub float %37, %42, !dbg !33
  %45 = icmp eq i32 %13, 3, !dbg !34
  %46 = and i1 %11, %45, !dbg !35
  %47 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %20, i1 %46, i32 0, i1 %46, i32 0, i1 %46) #1, !dbg !36
  %48 = extractvalue { i32, i32 } %47, 0, !dbg !36
  %49 = extractvalue { i32, i32 } %47, 1, !dbg !36
  %50 = bitcast i32 %48 to float, !dbg !36
  %51 = bitcast i32 %49 to float, !dbg !36
  %52 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %26, i1 %46, i32 0, i1 %46, i32 0, i1 %46) #1, !dbg !37
  %53 = extractvalue { i32, i32 } %52, 0, !dbg !37
  %54 = extractvalue { i32, i32 } %52, 1, !dbg !37
  %55 = bitcast i32 %53 to float, !dbg !37
  %56 = bitcast i32 %54 to float, !dbg !37
  %57 = fadd float %55, 0x3FB99999A0000000, !dbg !38
  %58 = fadd float %56, 0x3FB99999A0000000, !dbg !38
  %59 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %50, float %57) #1, !dbg !39
  %60 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %51, float %58) #1, !dbg !39
  %61 = icmp sgt i32 %13, 3, !dbg !40
  %62 = and i1 %11, %61, !dbg !41
  %63 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %26, i1 %62, i32 0, i1 %62, i32 0, i1 %62) #1, !dbg !42
  %64 = extractvalue { i32, i32 } %63, 0, !dbg !42
  %65 = extractvalue { i32, i32 } %63, 1, !dbg !42
  %66 = bitcast i32 %64 to float, !dbg !42
  %67 = bitcast i32 %65 to float, !dbg !42
  %68 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %20, i1 %62, i32 0, i1 %62, i32 0, i1 %62) #1, !dbg !43
  %69 = extractvalue { i32, i32 } %68, 0, !dbg !43
  %70 = extractvalue { i32, i32 } %68, 1, !dbg !43
  %71 = bitcast i32 %69 to float, !dbg !43
  %72 = bitcast i32 %70 to float, !dbg !43
  %73 = fadd float %71, 0x3FB99999A0000000, !dbg !44
  %74 = fadd float %72, 0x3FB99999A0000000, !dbg !44
  %75 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %66, float %73) #1, !dbg !45
  %76 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %67, float %74) #1, !dbg !45
  %77 = select i1 %61, float %75, float 0.000000e+00, !dbg !46
  %78 = select i1 %61, float %76, float 0.000000e+00, !dbg !46
  %79 = select i1 %45, float %59, float %77, !dbg !47
  %80 = select i1 %45, float %60, float %78, !dbg !47
  %81 = select i1 %31, float %43, float %79, !dbg !47
  %82 = select i1 %31, float %44, float %80, !dbg !47
  %83 = sext i32 %10 to i64, !dbg !48
  %84 = getelementptr float, ptr addrspace(1) %2, i64 %83, !dbg !48
  %85 = bitcast float %81 to i32, !dbg !49
  %86 = select i1 %25, i32 %29, i32 %85, !dbg !50
  %87 = select i1 %16, i32 %23, i32 %86, !dbg !51
  %88 = bitcast float %82 to i32, !dbg !49
  %89 = select i1 %25, i32 %30, i32 %88, !dbg !50
  %90 = select i1 %16, i32 %24, i32 %89, !dbg !51
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %87, i32 %90, ptr addrspace(1) %84, i1 %11) #1, !dbg !49
  ret void, !dbg !52
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "czjpr4mtlzmqw5pscmx4ndpqayuvwxcl6qdw6omy3gnccxkd6df5.py", directory: "inductor_cache/zj")
!4 = !{ptr @triton_poi_fused_cat_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_0", linkageName: "triton_poi_fused_cat_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 24, column: 27, scope: !7)
!17 = !DILocation(line: 25, column: 19, scope: !7)
!18 = !DILocation(line: 26, column: 19, scope: !7)
!19 = !DILocation(line: 32, column: 18, scope: !7)
!20 = !DILocation(line: 33, column: 38, scope: !7)
!21 = !DILocation(line: 33, column: 35, scope: !7)
!22 = !DILocation(line: 33, column: 30, scope: !7)
!23 = !DILocation(line: 33, column: 50, scope: !7)
!24 = !DILocation(line: 33, column: 43, scope: !7)
!25 = !DILocation(line: 37, column: 18, scope: !7)
!26 = !DILocation(line: 38, column: 31, scope: !7)
!27 = !DILocation(line: 38, column: 51, scope: !7)
!28 = !DILocation(line: 38, column: 44, scope: !7)
!29 = !DILocation(line: 42, column: 20, scope: !7)
!30 = !DILocation(line: 43, column: 52, scope: !7)
!31 = !DILocation(line: 43, column: 44, scope: !7)
!32 = !DILocation(line: 44, column: 44, scope: !7)
!33 = !DILocation(line: 45, column: 20, scope: !7)
!34 = !DILocation(line: 51, column: 20, scope: !7)
!35 = !DILocation(line: 52, column: 52, scope: !7)
!36 = !DILocation(line: 52, column: 44, scope: !7)
!37 = !DILocation(line: 53, column: 44, scope: !7)
!38 = !DILocation(line: 55, column: 20, scope: !7)
!39 = !DILocation(line: 56, column: 20, scope: !7)
!40 = !DILocation(line: 59, column: 20, scope: !7)
!41 = !DILocation(line: 62, column: 52, scope: !7)
!42 = !DILocation(line: 62, column: 44, scope: !7)
!43 = !DILocation(line: 63, column: 44, scope: !7)
!44 = !DILocation(line: 65, column: 20, scope: !7)
!45 = !DILocation(line: 66, column: 20, scope: !7)
!46 = !DILocation(line: 68, column: 35, scope: !7)
!47 = !DILocation(line: 0, scope: !7)
!48 = !DILocation(line: 73, column: 25, scope: !7)
!49 = !DILocation(line: 73, column: 37, scope: !7)
!50 = !DILocation(line: 71, column: 34, scope: !7)
!51 = !DILocation(line: 72, column: 33, scope: !7)
!52 = !DILocation(line: 73, column: 4, scope: !7)
