INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/sources_1/new/digital_safe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module virtual_button
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-311] analyzing module digital_safe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Projects/project_simulation_edition/project_simulation_edition.srcs/sim_2/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
