INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Programs/Vivado/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dct_top -prj dct.prj --initfile D:/Programs/Vivado/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s dct 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/AESL_automem_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/AESL_automem_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/dct.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dct_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/dct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/dct_1d2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_1d2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/dct_1d2_dct_coeffbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_1d2_dct_coeffbkb_rom
INFO: [VRFC 10-311] analyzing module dct_1d2_dct_coeffbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/dct_2d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_2d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/dct_2d_row_outbuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_2d_row_outbuf_ram
INFO: [VRFC 10-311] analyzing module dct_2d_row_outbuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andrew/Documents/Vivado_projects/HLS_Xilinx_university_program/projects/lab3/dct.prj/solution1/sim/verilog/dct_mac_muladd_15cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_15cud_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_15cud
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dct_2d_row_outbuf_ram
Compiling module xil_defaultlib.dct_2d_row_outbuf(DataWidth=16,A...
Compiling module xil_defaultlib.dct_1d2_dct_coeffbkb_rom
Compiling module xil_defaultlib.dct_1d2_dct_coeffbkb(DataWidth=1...
Compiling module xil_defaultlib.dct_mac_muladd_15cud_DSP48_0
Compiling module xil_defaultlib.dct_mac_muladd_15cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.dct_1d2
Compiling module xil_defaultlib.dct_2d
Compiling module xil_defaultlib.dct
Compiling module xil_defaultlib.AESL_automem_input_r
Compiling module xil_defaultlib.AESL_automem_output_r
Compiling module xil_defaultlib.apatb_dct_top
Built simulation snapshot dct
