module mux4x1_task_testbench;
  reg  [3:0] i;
  reg  [1:0] s;
  wire Q;

  mux4x1_task uut (
    .i(i),
    .s(s),
    .Q(Q)
  );

  initial begin
    $dumpfile("mux4X1_task");
    $dumpvars(0, mux4x1_task_testbench);
    $display("s  i  |  Q ");
    $monitor("%b %b  | %b", s, i, Q);

    i = 4'b1101; 

    s = 2'b00; #10;
    s = 2'b01; #10;
    s = 2'b10; #10;
    s = 2'b11; #10;

    $finish;
  end
endmodule
