Flow report for verilog_ex2
Thu Apr 21 12:03:16 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Flow Summary                                                            ;
+---------------------------+---------------------------------------------+
; Flow Status               ; Successful - Thu Apr 21 12:03:16 2016       ;
; Quartus II 64-Bit Version ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name             ; verilog_ex2                                 ;
; Top-level Entity Name     ; verilog_ex2                                 ;
; Family                    ; MAX II                                      ;
; Device                    ; EPM240T100C5                                ;
; Timing Models             ; Final                                       ;
; Total logic elements      ; 1 / 240 ( < 1 % )                           ;
; Total pins                ; 3 / 80 ( 4 % )                              ;
; Total virtual pins        ; 0                                           ;
; UFM blocks                ; 0 / 1 ( 0 % )                               ;
+---------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/21/2016 12:02:51 ;
; Main task         ; Compilation         ;
; Revision Name     ; verilog_ex2         ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                       ;
+---------------------------------------+-------------------------------------------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                       ; Value                                                                                           ; Default Value ; Entity Name ; Section Id     ;
+---------------------------------------+-------------------------------------------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                 ; 172426276885058.146121137103300                                                                 ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME              ; i1                                                                                              ; --            ; --          ; --             ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH  ; verilog_ex2                                                                                     ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT                ; Verilog Hdl                                                                                     ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                   ; ModelSim (Verilog)                                                                              ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS          ; TEST_BENCH_MODE                                                                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                   ; ../../../../Documents/FPGA/guangpan/FPGA/Lesson6/verilog_EX2/simulation/modelsim/verilog_ex2.vt ; --            ; --          ; --             ;
; EDA_TEST_BENCH_MODULE_NAME            ; verilog_ex2_vlg_tst                                                                             ; --            ; --          ; --             ;
; EDA_TEST_BENCH_NAME                   ; verilog_ex2                                                                                     ; --            ; --          ; eda_simulation ;
; EDA_TIME_SCALE                        ; 1 ps                                                                                            ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP                ; 85                                                                                              ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                ; 0                                                                                               ; --            ; --          ; --             ;
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR ; 3.3V                                                                                            ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION         ; No Heat Sink With Still Air                                                                     ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY              ; output_files                                                                                    ; --            ; --          ; --             ;
+---------------------------------------+-------------------------------------------------------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:12     ; 1.0                     ; 623 MB              ; 00:00:29                           ;
; Fitter                    ; 00:00:01     ; 1.0                     ; 949 MB              ; 00:00:01                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 579 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 596 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 542 MB              ; 00:00:01                           ;
; Total                     ; 00:00:16     ; --                      ; --                  ; 00:00:33                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; VRYJ4S7NQAJBEM7  ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; VRYJ4S7NQAJBEM7  ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; VRYJ4S7NQAJBEM7  ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; VRYJ4S7NQAJBEM7  ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; VRYJ4S7NQAJBEM7  ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off verilog_ex2 -c verilog_ex2
quartus_fit --read_settings_files=off --write_settings_files=off verilog_ex2 -c verilog_ex2
quartus_asm --read_settings_files=off --write_settings_files=off verilog_ex2 -c verilog_ex2
quartus_sta verilog_ex2 -c verilog_ex2
quartus_eda --read_settings_files=off --write_settings_files=off verilog_ex2 -c verilog_ex2



