Michael Beeler, Beyond the Baskett benchmark, ACM SIGARCH Computer Architecture News, v.12 n.1, p.20-31, March 1984[doi>10.1145/641602.641605]
Frederick Chi-Tak Chow, A portable machine-independent global optimizer--design and measurements, 1984
Frederick Chow , John Hennessy, Register allocation by priority-based coloring, Proceedings of the 1984 SIGPLAN symposium on Compiler construction, p.222-232, June 17-22, 1984, Montreal, Canada[doi>10.1145/502874.502896]
CHOW, P., AND HOROWITZ, M. The MIPS-X microprocessor. In Proceedings o{ WESCON 85 (San Francisco, Nov. 19-21, 1985). IEEE, New York, 1985, Sect. 6-1, pp. 1-6.
Joel S. Emer , Douglas W. Clark, A Characterization of Processor Performance in the vax-11/780, Proceedings of the 11th annual international symposium on Computer architecture, p.301-310, January 1984[doi>10.1145/800015.808199]
Douglas W. Clark , Henry M. Levy, Measurement and analysis of instruction use in the VAX-11/780, Proceedings of the 9th annual symposium on Computer Architecture, p.9-17, April 26-29, 1982, Austin, Texas, United States
Thomas Karl Richard Gross, Code optimization of pipeline constraints, 1983
Thomas R. Gross , John L. Hennessy, Optimizing delayed branches, Proceedings of the 15th annual workshop on Microprogramming, p.114-120, October 05-07, 1982, Palo Alto, California, United States
HENNESSY, J.L. VLSI RISC Processors. VLSI Syst. Des. VI, 10 (Oct. 1985), 22-32.
John L. Hennessy , Thomas Gross, Postpass Code Optimization of Pipeline Constraints, ACM Transactions on Programming Languages and Systems (TOPLAS), v.5 n.3, p.422-448, July 1983[doi>10.1145/2166.357217]
HENNESSY, J. L., JovPPl, N., BASKETT, F., AND GILL, J. MIPS: A VLSI processor architecture. In Proceedings of CMU Conference on VLSI Systems and Computations (Oct. 1981).
John Hennessy , Norman Jouppi , Forest Baskett , Thomas Gross , John Gill, Hardware/software tradeoffs for increased performance, Proceedings of the first international symposium on Architectural support for programming languages and operating systems, p.2-11, March 01-03, 1982, Palo Alto, California, United States[doi>10.1145/800050.801820]
HOPKINS, M. Compiling high-level functions on low-level machines. In Proceedings of International Conference on Computer Design (Port Chester, N.Y., Oct. 31-Nov. 1, 1983). IEEE, New York, 1983, pp. 617-619.
Jerome C. Huck, Comparative analysis of computer architectures, 1983
S. C. Johnson, A portable compiler: theory and practice, Proceedings of the 5th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, p.97-104, January 23-25, 1978, Tucson, Arizona[doi>10.1145/512760.512771]
Emmanuel-Manolis George Katevenis, Reduced instruction set computer architectures for vlsi (microprocessor, risc, multiple-windows - of - registers), 1983
Peter M. Kogge, The  Architecture of Symbolic Computers, McGraw-Hill, Inc., New York, NY, 1990
S. McFarling , J. Hennesey, Reducing the cost of branches, Proceedings of the 13th annual international symposium on Computer architecture, p.396-403, June 02-05, 1986, Tokyo, Japan[doi>10.1145/17407.17402]
David A. Patterson, Reduced instruction set computers, Communications of the ACM, v.28 n.1, p.8-21, Jan. 1985[doi>10.1145/2465.214917]
Steven A. Przybylski , Thomas R. Gross , John L. Hennessy , Norman P. Jouppi , Christopher Rowen, Organization and VLSI implementation of MIPS, Advances in VLSI and Computer Systems, v.1 n.2, p.170-208, Fall 1984
G. S. Taylor , P. N. Hilfinger , J. R. Larus , D. A. Patterson , B. G. Zorn, Evaluation of the SPUR Lisp architecture, Proceedings of the 13th annual international symposium on Computer architecture, p.444-452, June 02-05, 1986, Tokyo, Japan[doi>10.1145/17407.17379]
Cheryl A. Wiecek, A case study of VAX-11 instruction set usage for compiler execution, Proceedings of the first international symposium on Architectural support for programming languages and operating systems, p.177-184, March 01-03, 1982, Palo Alto, California, United States[doi>10.1145/800050.801841]
