****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 12:50:02 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_38_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_37_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0102     -0.0102

  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0121      0.9300    0.0000     -0.0102 r    (18.75,26.06)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0038      0.9120    0.0280      0.0178 f    (18.50,26.06)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[38] (net)                               1      0.0007
  grfo_inst_1257/I (CKBD1BWP16P90CPD)                                                       0.0038      0.9300    0.0000      0.0178 f    (18.53,26.64)
  grfo_inst_1257/Z (CKBD1BWP16P90CPD)                                                       0.0045      0.9120    0.0086      0.0264 f    (18.68,26.64)
  grfo_net_155 (net)                                                     1      0.0008
  U371/A1 (INR2D1BWP16P90CPD)                                                               0.0045      0.9300    0.0000      0.0265 f    (17.13,27.25)
  U371/ZN (INR2D1BWP16P90CPD)                                                               0.0058      0.9120    0.0095      0.0359 f    (17.27,27.22)
  n338 (net)                                                             1      0.0009
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/D (DFCNQD1BWP16P90CPDILVT)                         0.0058      0.9300    0.0000      0.0360 f    (18.61,24.94)     s, n
  data arrival time                                                                                                           0.0360

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0011     -0.0011
  clock reconvergence pessimism                                                                                  -0.0088     -0.0099
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0125      1.0700    0.0000     -0.0099 r    (20.28,24.91)     s, n
  clock uncertainty                                                                                               0.0430      0.0331
  library hold time                                                                                     1.0000    0.0056      0.0387
  data required time                                                                                                          0.0387
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0387
  data arrival time                                                                                                          -0.0360
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                           -0.0027



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0040      0.9120    0.0009      0.5009 f    (61.75,13.65)
  tdi (net)                                                              1      0.0012
  FTB_1__42/I (BUFFSKND1BWP16P90CPD)                                                        0.0040      0.9300    0.0000      0.5009 f    (58.53,12.82)     s
  FTB_1__42/Z (BUFFSKND1BWP16P90CPD)                                                        0.0275      0.9120    0.0209      0.5218 f    (58.38,12.82)     s
  aps_rename_1_ (net)                                                    5      0.0095
  FTB_2__43/I (BUFFD12BWP16P90CPDULVT)                                                      0.0276      0.9300    0.0009      0.5226 f    (59.02,21.46)     s
  FTB_2__43/Z (BUFFD12BWP16P90CPDULVT)                                                      0.0193      0.9120    0.0198      0.5424 f    (59.81,21.46)     s
  dbg_datm_si[0] (net)                                                   1      0.1008
  dbg_datm_si[0] (out)                                                                      0.0198      0.9300    0.0036      0.5461 f    (61.75,17.01)
  data arrival time                                                                                                           0.5461

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0430      0.0430
  output external delay                                                                                          -0.5000     -0.4570
  data required time                                                                                                         -0.4570
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4570
  data arrival time                                                                                                          -0.5461
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0031



  Startpoint: dbg_rstatn[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  dbg_rstatn[0] (in)                                                                        0.0042      0.9120    0.0011      0.5011 f    (61.75,15.33)
  dbg_rstatn[0] (net)                                                    1      0.0016
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                              0.0042      0.9300    0.0000      0.5012 f    (57.04,18.03)     s, n
  data arrival time                                                                                                           0.5012

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0056     -0.0056
  clock reconvergence pessimism                                                                                  -0.0000     -0.0056
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                             0.0154      1.0700    0.0000     -0.0056 r    (58.71,18.00)     s, n
  clock uncertainty                                                                                               0.0430      0.0374
  library hold time                                                                                     1.0000    0.0098      0.0472
  data required time                                                                                                          0.0472
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0472
  data arrival time                                                                                                          -0.5012
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4540



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0143     -0.0143

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0163      0.9300    0.0000     -0.0143 r    (56.46,20.88)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0121      0.9120    0.0315      0.0173 r    (56.21,20.88)     s, n
  n414 (net)                                                             2      0.0037
  HFSBUF_4_37/I (CKBD12BWP16P90CPDULVT)                                                     0.0121      0.9300    0.0002      0.0175 r    (58.38,22.61)
  HFSBUF_4_37/Z (CKBD12BWP16P90CPDULVT)                                                     0.0201      0.9120    0.0180      0.0354 r    (59.19,22.61)
  dbg_avail_force[0] (net)                                               1      0.1007
  dbg_avail_force[0] (out)                                                                  0.0205      0.9300    0.0036      0.0390 r    (61.75,17.73)
  data arrival time                                                                                                           0.0390

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0430      0.0430
  output external delay                                                                                          -0.5000     -0.4570
  data required time                                                                                                         -0.4570
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4570
  data arrival time                                                                                                          -0.0390
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4960



  Startpoint: i_img2_jtag_attn_cont_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_cont_shift_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0171     -0.0171

  i_img2_jtag_attn_cont_reg_reg_1_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0263      0.9300    0.0000     -0.0171 r    (54.03,28.94)     s, n
  i_img2_jtag_attn_cont_reg_reg_1_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0259      0.9420    0.0688      0.0517 f    (53.78,28.94)     s, n
  n415 (net)                                                             2      0.0068
  U523/A2 (AOI22D1BWP16P90CPD)                                                              0.0259      0.9300    0.0013      0.0530 f    (55.06,25.01)
  U523/ZN (AOI22D1BWP16P90CPD)                                                              0.0134      0.9420    0.0169      0.0699 r    (55.19,24.93)
  n246 (net)                                                             1      0.0009
  U524/B (IOAI21D1BWP16P90CPD)                                                              0.0134      0.9300    0.0001      0.0700 r    (52.78,24.85)
  U524/ZN (IOAI21D1BWP16P90CPD)                                                             0.0150      0.9420    0.0151      0.0851 f    (52.64,24.90)
  n113 (net)                                                             1      0.0010
  i_img2_jtag_attn_cont_shift_reg_reg_1_/D (DFCNQD1BWP16P90CPD)                             0.0150      0.9300    0.0001      0.0852 f    (54.25,23.15)     s, n
  data arrival time                                                                                                           0.0852

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0098     -0.0098
  clock reconvergence pessimism                                                                                  -0.0071     -0.0169
  i_img2_jtag_attn_cont_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)                            0.0267      1.0700    0.0000     -0.0169 r    (55.92,23.18)     s, n
  clock uncertainty                                                                                               0.0530      0.0361
  library hold time                                                                                     1.0000    0.0271      0.0632
  data required time                                                                                                          0.0632
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0632
  data arrival time                                                                                                          -0.0852
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0220



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0077      0.9420    0.0017      0.5017 f    (61.75,13.65)
  tdi (net)                                                              1      0.0012
  FTB_1__42/I (BUFFSKND1BWP16P90CPD)                                                        0.0077      0.9300    0.0001      0.5018 f    (58.53,12.82)     s
  FTB_1__42/Z (BUFFSKND1BWP16P90CPD)                                                        0.0555      0.9420    0.0414      0.5432 f    (58.38,12.82)     s
  aps_rename_1_ (net)                                                    5      0.0094
  FTB_2__43/I (BUFFD12BWP16P90CPDULVT)                                                      0.0558      0.9300    0.0027      0.5459 f    (59.02,21.46)     s
  FTB_2__43/Z (BUFFD12BWP16P90CPDULVT)                                                      0.0313      0.9420    0.0334      0.5793 f    (59.81,21.46)     s
  dbg_datm_si[0] (net)                                                   1      0.1008
  dbg_datm_si[0] (out)                                                                      0.0351      0.9300    0.0126      0.5919 f    (61.75,17.01)
  data arrival time                                                                                                           0.5919

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.5919
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0389



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_67_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0587      0.9420    0.0241      0.5241 r    (61.75,11.49)
  trstn (net)                                                           27      0.0404
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CDN (DFCNQD1BWP16P90CPD)                           0.0657      0.9300    0.0133      0.5374 r    (42.31,14.59)     s, n
  data arrival time                                                                                                           0.5374

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0013     -0.0013
  clock reconvergence pessimism                                                                                  -0.0000     -0.0013
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)                            0.0208      1.0700    0.0000     -0.0013 r    (43.14,14.54)     s, n
  clock uncertainty                                                                                               0.0530      0.0517
  library hold time                                                                                     1.0000    0.0573      0.1091
  data required time                                                                                                          0.1091
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.1091
  data arrival time                                                                                                          -0.5374
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4283



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0169     -0.0169

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0263      0.9300    0.0000     -0.0169 r    (56.46,20.88)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0206      0.9420    0.0610      0.0441 r    (56.21,20.88)     s, n
  n414 (net)                                                             2      0.0037
  HFSBUF_4_37/I (CKBD12BWP16P90CPDULVT)                                                     0.0206      0.9300    0.0005      0.0446 r    (58.38,22.61)
  HFSBUF_4_37/Z (CKBD12BWP16P90CPDULVT)                                                     0.0301      0.9420    0.0290      0.0736 r    (59.19,22.61)
  dbg_avail_force[0] (net)                                               1      0.1007
  dbg_avail_force[0] (out)                                                                  0.0335      0.9300    0.0118      0.0854 r    (61.75,17.73)
  data arrival time                                                                                                           0.0854

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.0854
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5324



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_38_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_37_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0065     -0.0065

  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0167      0.9300    0.0000     -0.0065 r    (18.75,26.06)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0052      0.9270    0.0392      0.0326 f    (18.50,26.06)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[38] (net)                               1      0.0007
  grfo_inst_1257/I (CKBD1BWP16P90CPD)                                                       0.0052      0.9300    0.0000      0.0326 f    (18.53,26.64)
  grfo_inst_1257/Z (CKBD1BWP16P90CPD)                                                       0.0065      0.9270    0.0116      0.0443 f    (18.68,26.64)
  grfo_net_155 (net)                                                     1      0.0008
  U371/A1 (INR2D1BWP16P90CPD)                                                               0.0065      0.9300    0.0000      0.0443 f    (17.13,27.25)
  U371/ZN (INR2D1BWP16P90CPD)                                                               0.0080      0.9270    0.0128      0.0571 f    (17.27,27.22)
  n338 (net)                                                             1      0.0009
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/D (DFCNQD1BWP16P90CPDILVT)                         0.0080      0.9300    0.0001      0.0571 f    (18.61,24.94)     s, n
  data arrival time                                                                                                           0.0571

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0002     -0.0002
  clock reconvergence pessimism                                                                                  -0.0058     -0.0060
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0172      1.0700    0.0000     -0.0060 r    (20.28,24.91)     s, n
  clock uncertainty                                                                                               0.0480      0.0420
  library hold time                                                                                     1.0000    0.0103      0.0523
  data required time                                                                                                          0.0523
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0523
  data arrival time                                                                                                          -0.0571
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0048



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0055      0.9270    0.0012      0.5012 f    (61.75,13.65)
  tdi (net)                                                              1      0.0012
  FTB_1__42/I (BUFFSKND1BWP16P90CPD)                                                        0.0055      0.9300    0.0001      0.5013 f    (58.53,12.82)     s
  FTB_1__42/Z (BUFFSKND1BWP16P90CPD)                                                        0.0403      0.9270    0.0290      0.5303 f    (58.38,12.82)     s
  aps_rename_1_ (net)                                                    5      0.0095
  FTB_2__43/I (BUFFD12BWP16P90CPDULVT)                                                      0.0406      0.9300    0.0017      0.5320 f    (59.02,21.46)     s
  FTB_2__43/Z (BUFFD12BWP16P90CPDULVT)                                                      0.0256      0.9270    0.0259      0.5579 f    (59.81,21.46)     s
  dbg_datm_si[0] (net)                                                   1      0.1008
  dbg_datm_si[0] (out)                                                                      0.0273      0.9300    0.0076      0.5655 f    (61.75,17.01)
  data arrival time                                                                                                           0.5655

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.5655
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0175



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                                    0.0000      0.0000
  input external delay                                                                                                           0.5000      0.5000

  trstn (in)                                                                                               0.0430      0.9270    0.0181      0.5181 r    (61.75,11.49)
  trstn (net)                                                                          27      0.0404
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CDN (DFCNQD1BWP16P90CPD)                        0.0450      0.9300    0.0035      0.5216 r    (51.40,16.90)     s, n
  data arrival time                                                                                                                          0.5216

  clock clock (rise edge)                                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                                              -0.0063     -0.0063
  clock reconvergence pessimism                                                                                                 -0.0000     -0.0063
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                         0.0197      1.0700    0.0000     -0.0063 r    (52.23,16.85)     s, n
  clock uncertainty                                                                                                              0.0480      0.0417
  library hold time                                                                                                    1.0000    0.0365      0.0781
  data required time                                                                                                                         0.0781
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         0.0781
  data arrival time                                                                                                                         -0.5216
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                0.4435



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                                              -0.0124     -0.0124

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                                            0.0210      0.9300    0.0000     -0.0124 r    (56.46,20.88)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                                             0.0158      0.9270    0.0437      0.0313 r    (56.21,20.88)     s, n
  n414 (net)                                                                            2      0.0037
  HFSBUF_4_37/I (CKBD12BWP16P90CPDULVT)                                                                    0.0158      0.9300    0.0003      0.0316 r    (58.38,22.61)
  HFSBUF_4_37/Z (CKBD12BWP16P90CPDULVT)                                                                    0.0248      0.9270    0.0229      0.0546 r    (59.19,22.61)
  dbg_avail_force[0] (net)                                                              1      0.1007
  dbg_avail_force[0] (out)                                                                                 0.0264      0.9300    0.0073      0.0618 r    (61.75,17.73)
  data arrival time                                                                                                                          0.0618

  clock clock (rise edge)                                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                                              0.0480      0.0480
  output external delay                                                                                                         -0.5000     -0.4520
  data required time                                                                                                                        -0.4520
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        -0.4520
  data arrival time                                                                                                                         -0.0618
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                0.5138


1
