;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB -0, 0
	SUB #101, -130
	CMP <-101, -10
	CMP <-101, -10
	SUB -7, <-56
	SUB -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 30, 9
	SUB -7, <-20
	SUB @121, 103
	SUB -7, <-20
	SUB 12, @10
	SUB @127, 100
	SUB @1, -11
	SUB @1, -11
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	SUB #72, @200
	SLT #191, 20
	CMP #121, <146
	SPL 0, <402
	SLT 30, 9
	SUB @127, 106
	SUB @121, 103
	SUB @1, -11
	SUB #101, -130
	SUB #101, -130
	SUB @127, 106
	ADD 30, 9
	SUB -7, <-20
	SPL @300, 90
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV #191, 20
	CMP <-101, -10
	MOV -7, <-20
	SPL 0, <402
	SUB @127, 100
	CMP -7, <-420
