
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117123                       # Number of seconds simulated
sim_ticks                                117123005384                       # Number of ticks simulated
final_tick                               1168468985376                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161782                       # Simulator instruction rate (inst/s)
host_op_rate                                   209445                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5927362                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908608                       # Number of bytes of host memory used
host_seconds                                 19759.72                       # Real time elapsed on the host
sim_insts                                  3196773371                       # Number of instructions simulated
sim_ops                                    4138582981                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       624128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1531264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2004864                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4165632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1153408                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1153408                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4876                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11963                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15663                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32544                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9011                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9011                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5328825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13073981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17117594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35566300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16393                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15300                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14207                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              45900                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9847835                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9847835                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9847835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16393                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5328825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13073981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17117594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45414135                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140603849                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23683638                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19403106                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2008182                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9650177                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9358819                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2424121                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92205                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105062982                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127111513                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23683638                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11782940                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27543583                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6019101                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3492090                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12292612                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1570091                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140092280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.535066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112548697     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2220264      1.58%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3777084      2.70%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2195268      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1719166      1.23%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1518230      1.08%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          926561      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2321474      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12865536      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140092280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168442                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.904040                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104401258                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4664352                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26961712                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71534                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3993416                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3882564                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153248051                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1204                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3993416                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104927592                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         599669                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3165459                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26489724                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       916413                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152208470                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93363                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       529117                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214874159                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    708117706                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    708117706                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42883784                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34227                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17140                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2670378                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14155892                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7226174                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70158                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1646766                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147218274                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34228                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138168966                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        88885                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21976273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48784600                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140092280                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986271                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.547275                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83719006     59.76%     59.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21633263     15.44%     75.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11649160      8.32%     83.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8659198      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8441338      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3122649      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2371172      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317792      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       178702      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140092280                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         123097     28.03%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164362     37.43%     65.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151673     34.54%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116618848     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1870696      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12461167      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7201168      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138168966                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.982683                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             439132                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003178                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    416958223                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169229009                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135219012                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138608098                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       281958                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2980085                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       119151                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3993416                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401842                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53605                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147252502                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       764421                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14155892                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7226174                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17140                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43369                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1154434                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1069713                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2224147                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136017980                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12148279                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2150980                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19349257                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19248953                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7200978                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.967384                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135219072                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135219012                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79950313                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221508480                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.961702                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360936                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23988565                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2025113                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136098864                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.905696                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714351                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86245833     63.37%     63.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24029321     17.66%     81.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9394374      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4943005      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4206090      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2023796      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       951446      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1474940      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2830059      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136098864                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2830059                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280521522                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298500545                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 511569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.406038                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.406038                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.711218                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.711218                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611651952                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188791635                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      143043825                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140603849                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20861227                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18283404                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1625898                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10369812                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10077932                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1450770                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        50806                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110057768                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             115966115                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20861227                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11528702                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23593332                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5313205                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1778674                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12543815                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1025406                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139107590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.316913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115514258     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1186535      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2174898      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1822938      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3342380      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3615678      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          785936      0.56%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          617466      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10047501      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139107590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148369                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.824772                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109210469                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2806258                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23394634                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23259                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3672968                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2237568                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4851                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     130845225                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3672968                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109646963                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1302398                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       731320                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22969982                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       783957                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     129927864                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         81669                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       472954                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    172518248                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    589495263                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    589495263                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    139235413                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33282824                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18530                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9271                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2488061                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21659366                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4195412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        75420                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       933179                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         128418832                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18531                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        120657547                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        96879                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21258926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45660335                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139107590                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867369                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478199                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88888334     63.90%     63.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20452743     14.70%     78.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10263735      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6736739      4.84%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7025995      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3633973      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1625947      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       403402      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        76722      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139107590                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         301689     60.03%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125599     24.99%     85.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        75272     14.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     95226321     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1009423      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9259      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20247934     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4164610      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     120657547                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.858138                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             502560                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004165                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381022123                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    149696577                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    117930820                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     121160107                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       223504                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3915040                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          288                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       129113                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3672968                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         849116                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        47910                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    128437363                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44407                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21659366                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4195412                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9271                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31673                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          199                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          288                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       787159                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       965063                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1752222                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    119361445                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19935651                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1296102                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24100106                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18388429                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4164455                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.848920                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             118037246                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            117930820                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68115146                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        161646085                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.838745                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421384                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93571623                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    106273492                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22164760                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1630325                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135434622                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.784685                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660731                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     95969663     70.86%     70.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15311302     11.31%     82.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11071883      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2473714      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2816767      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       997866      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4182638      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       841256      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1769533      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135434622                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93571623                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     106273492                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21810625                       # Number of memory references committed
system.switch_cpus1.commit.loads             17744326                       # Number of loads committed
system.switch_cpus1.commit.membars               9260                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16644294                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         92764324                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1434721                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1769533                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262103341                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          260549552                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1496259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93571623                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            106273492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93571623                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.502633                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.502633                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.665498                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.665498                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       552265416                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      154895997                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137300241                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18520                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140603849                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23404624                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18965725                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2027845                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9469452                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8989080                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2503210                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        90146                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    102078128                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             128820731                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23404624                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11492290                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28149029                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6586565                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2896889                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11912592                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1637292                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    137637437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.142953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.556795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       109488408     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2641641      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2018820      1.47%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4960714      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1122025      0.82%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1600450      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1209668      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          762357      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13833354     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    137637437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166458                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.916196                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       100886057                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4452520                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27716610                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       110654                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4471594                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4040348                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41802                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155429942                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        77675                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4471594                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       101739135                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1253535                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1762347                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26964951                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1445873                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     153827208                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        16028                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        267575                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       601600                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       147194                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    216094739                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    716485050                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    716485050                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    170589683                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45505030                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37782                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21258                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4969013                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14855387                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7246871                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123397                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1610205                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         151129892                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37768                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140355434                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       188586                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27626297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59867153                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4720                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    137637437                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.019748                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.565936                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     78867639     57.30%     57.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24684871     17.93%     75.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11540432      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8461338      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7529645      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2990281      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2955441      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       459266      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       148524      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    137637437                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         563875     68.59%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        115729     14.08%     82.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142539     17.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117799882     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2110237      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16524      0.01%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13251434      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7177357      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140355434                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.998233                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             822143                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005858                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    419359028                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178794375                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    136831705                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141177577                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       345587                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3628201                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1057                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          418                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       225219                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4471594                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         785470                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91143                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    151167660                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        50370                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14855387                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7246871                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21244                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         79590                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          418                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1101318                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1158342                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2259660                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    137832977                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12734982                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2522451                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19910599                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19575907                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7175617                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.980293                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137010913                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            136831705                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82071107                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        227377785                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.973172                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360946                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99938458                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122734098                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28434868                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33048                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2031112                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    133165843                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.921664                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694141                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     82826066     62.20%     62.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23550994     17.69%     79.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10380033      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5437800      4.08%     91.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4336389      3.26%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1559236      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1322921      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       988856      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2763548      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    133165843                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99938458                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122734098                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18248838                       # Number of memory references committed
system.switch_cpus2.commit.loads             11227186                       # Number of loads committed
system.switch_cpus2.commit.membars              16524                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17634677                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110587743                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2498705                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2763548                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           281571261                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          306809755                       # The number of ROB writes
system.switch_cpus2.timesIdled                  68186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2966412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99938458                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122734098                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99938458                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.406904                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.406904                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.710780                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.710780                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       621509911                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190585181                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      145385938                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33048                       # number of misc regfile writes
system.l2.replacements                          32546                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           908412                       # Total number of references to valid blocks.
system.l2.sampled_refs                          65314                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.908381                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           980.715615                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.699259                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2135.250935                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.180763                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5310.130530                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.741505                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5572.509114                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4131.130754                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8316.206842                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6290.434683                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.029929                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000357                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.065163                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000311                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.162052                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000297                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.170059                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.126072                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.253790                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.191969                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28107                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34177                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        57364                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  119648                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            38455                       # number of Writeback hits
system.l2.Writeback_hits::total                 38455                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28107                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34177                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        57364                       # number of demand (read+write) hits
system.l2.demand_hits::total                   119648                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28107                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34177                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        57364                       # number of overall hits
system.l2.overall_hits::total                  119648                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4876                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11963                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15663                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 32544                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4876                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11963                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15663                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32544                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4876                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11963                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15663                       # number of overall misses
system.l2.overall_misses::total                 32544                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2499537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1014045513                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2537003                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2359868102                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2185317                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3033277180                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6414412652                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2499537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1014045513                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2537003                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2359868102                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2185317                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3033277180                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6414412652                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2499537                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1014045513                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2537003                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2359868102                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2185317                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3033277180                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6414412652                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32983                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        46140                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        73027                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              152192                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        38455                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             38455                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32983                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        46140                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        73027                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               152192                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32983                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        46140                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        73027                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              152192                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.147834                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.259276                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.214482                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.213835                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.147834                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.259276                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.214482                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.213835                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.147834                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.259276                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.214482                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.213835                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 166635.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 207966.676169                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 181214.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 197263.905542                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 168101.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 193658.761412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 197099.700467                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 166635.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 207966.676169                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 181214.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 197263.905542                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 168101.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 193658.761412                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 197099.700467                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 166635.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 207966.676169                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 181214.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 197263.905542                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 168101.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 193658.761412                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 197099.700467                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9011                       # number of writebacks
system.l2.writebacks::total                      9011                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4876                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11963                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15663                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            32544                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32544                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32544                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1626861                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    730063642                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1722255                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1662816021                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1427322                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2120737654                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4518393755                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1626861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    730063642                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1722255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1662816021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1427322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2120737654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4518393755                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1626861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    730063642                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1722255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1662816021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1427322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2120737654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4518393755                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.147834                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259276                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.214482                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.213835                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.147834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.259276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.214482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.213835                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.147834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.259276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.214482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213835                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 108457.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149725.931501                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 123018.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 138996.574521                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       109794                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 135397.922109                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 138839.532786                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 108457.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 149725.931501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 123018.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 138996.574521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst       109794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 135397.922109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 138839.532786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 108457.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 149725.931501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 123018.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 138996.574521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst       109794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 135397.922109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 138839.532786                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997295                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012300249                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195879.065076                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997295                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12292597                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12292597                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12292597                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12292597                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12292597                       # number of overall hits
system.cpu0.icache.overall_hits::total       12292597                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2781537                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2781537                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2781537                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2781537                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2781537                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2781537                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12292612                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12292612                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12292612                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12292612                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12292612                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12292612                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 185435.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 185435.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 185435.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 185435.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 185435.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 185435.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2624237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2624237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2624237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2624237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2624237                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2624237                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 174949.133333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 174949.133333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 174949.133333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 174949.133333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 174949.133333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 174949.133333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32983                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162342002                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33239                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4884.082012                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.416091                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.583909                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903969                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096031                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9061392                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9061392                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17121                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16134241                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16134241                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16134241                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16134241                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84322                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84322                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84322                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84322                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84322                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84322                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8070874244                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8070874244                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8070874244                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8070874244                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8070874244                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8070874244                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9145714                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9145714                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16218563                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16218563                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16218563                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16218563                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009220                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009220                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005199                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005199                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005199                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005199                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95714.929010                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95714.929010                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95714.929010                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95714.929010                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95714.929010                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95714.929010                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7869                       # number of writebacks
system.cpu0.dcache.writebacks::total             7869                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51339                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51339                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51339                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51339                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51339                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51339                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32983                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32983                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32983                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32983                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32983                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32983                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2892975388                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2892975388                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2892975388                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2892975388                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2892975388                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2892975388                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87711.105357                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87711.105357                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87711.105357                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87711.105357                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87711.105357                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87711.105357                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.701941                       # Cycle average of tags in use
system.cpu1.icache.total_refs               917132383                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1695253.942699                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.701941                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021958                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866510                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12543801                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12543801                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12543801                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12543801                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12543801                       # number of overall hits
system.cpu1.icache.overall_hits::total       12543801                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2812177                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2812177                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2812177                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2812177                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2812177                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2812177                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12543815                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12543815                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12543815                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12543815                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12543815                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12543815                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 200869.785714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 200869.785714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 200869.785714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 200869.785714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 200869.785714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 200869.785714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2665577                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2665577                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2665577                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2665577                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2665577                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2665577                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 190398.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 190398.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 190398.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 190398.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 190398.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 190398.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46140                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               225777591                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46396                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4866.315868                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   215.390857                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    40.609143                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.841371                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.158629                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18045379                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18045379                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4047763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4047763                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9267                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9267                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9260                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9260                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22093142                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22093142                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22093142                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22093142                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       169444                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       169444                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       169444                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        169444                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       169444                       # number of overall misses
system.cpu1.dcache.overall_misses::total       169444                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19689411426                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19689411426                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19689411426                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19689411426                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19689411426                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19689411426                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18214823                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18214823                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4047763                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4047763                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9260                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9260                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22262586                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22262586                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22262586                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22262586                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009303                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009303                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007611                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007611                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007611                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007611                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 116200.109924                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 116200.109924                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 116200.109924                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116200.109924                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 116200.109924                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 116200.109924                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10213                       # number of writebacks
system.cpu1.dcache.writebacks::total            10213                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       123304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       123304                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       123304                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       123304                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       123304                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       123304                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46140                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46140                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46140                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46140                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46140                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46140                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4693939392                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4693939392                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4693939392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4693939392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4693939392                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4693939392                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002073                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002073                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002073                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002073                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 101732.539922                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101732.539922                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 101732.539922                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101732.539922                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 101732.539922                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101732.539922                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996626                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010627013                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2037554.461694                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996626                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11912577                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11912577                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11912577                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11912577                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11912577                       # number of overall hits
system.cpu2.icache.overall_hits::total       11912577                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2672218                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2672218                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2672218                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2672218                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2672218                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2672218                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11912592                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11912592                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11912592                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11912592                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11912592                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11912592                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 178147.866667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 178147.866667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 178147.866667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 178147.866667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 178147.866667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 178147.866667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2293217                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2293217                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2293217                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2293217                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2293217                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2293217                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 176401.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 176401.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 176401.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 176401.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 176401.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 176401.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 73027                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179376162                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 73283                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2447.718598                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.436982                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.563018                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900144                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099856                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9587067                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9587067                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6988604                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6988604                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20984                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20984                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16524                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16524                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16575671                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16575671                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16575671                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16575671                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       175906                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       175906                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       175906                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        175906                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       175906                       # number of overall misses
system.cpu2.dcache.overall_misses::total       175906                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  18952824108                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  18952824108                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18952824108                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18952824108                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18952824108                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18952824108                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9762973                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9762973                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6988604                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6988604                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16524                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16524                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16751577                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16751577                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16751577                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16751577                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018018                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018018                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010501                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010501                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010501                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010501                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107744.045729                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107744.045729                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107744.045729                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107744.045729                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107744.045729                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107744.045729                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20373                       # number of writebacks
system.cpu2.dcache.writebacks::total            20373                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       102879                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       102879                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       102879                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       102879                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       102879                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       102879                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        73027                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        73027                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        73027                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        73027                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        73027                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        73027                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6923045408                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6923045408                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6923045408                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6923045408                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6923045408                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6923045408                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004359                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004359                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004359                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004359                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94801.175017                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94801.175017                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94801.175017                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94801.175017                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94801.175017                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94801.175017                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
