import{_ as s}from"./plugin-vue_export-helper-c27b6911.js";import{r as a,o as c,c as h,d as e,e as i,a as t,w as l,f as o}from"./app-1ed3f6c2.js";const d={},u=e("h2",{id:"day1-introduction-to-eda-basics",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#day1-introduction-to-eda-basics","aria-hidden":"true"},"#"),i(" DAY1: Introduction to EDA Basics")],-1),g=e("strong",null,"Learning Notes",-1),p={href:"https://space.bilibili.com/1189298533",target:"_blank",rel:"noopener noreferrer"},m=e("p",null,[e("strong",null,"To prevent forgetting after reading"),i(", when reading books, it is recommended to sort out the main EDA process before reading and construct a mind map; then supplement the details during the reading process.")],-1),_=e("h3",{id:"_1-specific-requirements",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#_1-specific-requirements","aria-hidden":"true"},"#"),i(" 1. Specific Requirements")],-1),f=e("p",null,[e("strong",null,"Learning Content")],-1),b=e("p",null,'Study Chapter 1 and Chapter 2 of "Physical Design of Digital Integrated Circuits" and Chapter 1 of "Physical Design of VLSI Circuits: From Graph Partitioning to Timing Convergence".',-1),y=e("li",null,"Understand the basic process of chip design, the front-end (requirement formulation, architecture design, functional design), and the back-end (logic synthesis, physical design, sign-off analysis, physical verification)",-1),D=e("h3",{id:"_2-learning-outcomes-presentation",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#_2-learning-outcomes-presentation","aria-hidden":"true"},"#"),i(" 2. Learning Outcomes Presentation")],-1),k=e("p",null,"Sort out the reading notes of the books and paste the note link into the daily record.",-1),C=e("h3",{id:"_3-reference-materials",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#_3-reference-materials","aria-hidden":"true"},"#"),i(" 3. Reference Materials")],-1),A=e("li",null,[e("strong",null,"Book recommendations"),i(': "Physical Design of VLSI Circuits", "Physical Design of Digital Integrated Circuits".')],-1),P={href:"https://gitee.com/oscc-project/iTraining/tree/master/EDA/ppt",target:"_blank",rel:"noopener noreferrer"},S=e("hr",null,null,-1),T=e("h2",{id:"day2-introduction-to-logic-synthesis",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#day2-introduction-to-logic-synthesis","aria-hidden":"true"},"#"),i(" DAY2: Introduction to Logic Synthesis")],-1),w=e("h3",{id:"_1-specific-requirements-1",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#_1-specific-requirements-1","aria-hidden":"true"},"#"),i(" 1. Specific Requirements")],-1),q=e("p",null,[e("strong",null,"Learning Content")],-1),L=e("li",null,[i("Logic compilation, understand the process of compiling the hardware programming language Verilog to the internal logic diagram GTech "),e("ul",null,[e("li",null,'"Logic Synthesis in a Nutshell" (Chapter 1)'),e("li",null,'"Synthesis and Optimization of Digital Circuits" DT1, DT2')])],-1),E={href:"https://en.wikipedia.org/wiki/Functional_completeness",target:"_blank",rel:"noopener noreferrer"},I=e("li",null,'"Logic Synthesis in a Nutshell" (Chapter 2)',-1),v=e("li",null,'"Synthesis and Optimization of Digital Circuits" DT3, DT4',-1),R=o("<li>Logic optimization, understand basic concepts and methods such as Boolean optimization, logical equivalence, complex logic decomposition, state machine optimization, etc. <ul><li>&quot;Logic Synthesis in a Nutshell&quot; (Chapter 3)</li><li>&quot;Synthesis and Optimization of Digital Circuits&quot; DT5, DT6</li><li>Paper DAG-Aware AIG Rewriting A Fresh Look at Combinational Logic Synthesis (Optional)</li><li>Paper Delay optimization using SOP balancing (Optional)</li></ul></li><li>Technology mapping, the process of mapping the logic diagram to the technology gate circuit, as well as concepts such as Cut and SuperGate in the technology mapping, area, timing and power optimization methods <ul><li>&quot;Electronic Design Automation for IC Implementation, Circuit Design&quot;, Chapter 2 Logic Synthesis, Chapter 3 Power Analysis and Optimization from Circuit to Register-Transfer Levels</li><li>&quot;Logic Synthesis in a Nutshell&quot; (Chapter 4)</li><li>Paper Cut ranking and pruning: enabling a general and efficient FPGA mapping solution (Optional)</li><li>Paper Combinational and sequential mapping with priority cuts (Optional)</li></ul></li>",2),V=e("h3",{id:"_2-learning-outcomes-presentation-1",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#_2-learning-outcomes-presentation-1","aria-hidden":"true"},"#"),i(" 2. Learning Outcomes Presentation")],-1),B=e("ul",null,[e("li",null,"Sort out the reading notes of the books and share the note link in the daily record.")],-1),x=e("h3",{id:"_3-reference-materials-1",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#_3-reference-materials-1","aria-hidden":"true"},"#"),i(" 3. Reference Materials")],-1),M=e("li",null,[e("p",null,[e("strong",null,"Book recommendations"),i(":"),e("br"),i(' 1. "Automation of Integrated Circuit Design"'),e("br"),i(' 2. "Electronic Design Automation for IC Implementation, Circuit Design"'),e("br"),i(" 3. Logic Synthesis in a Nutshell, J. H. Jiang, S. Devadas"),e("br"),i(" 4. Synthesis and Optimization of Digital Circuits, DeMicheli")])],-1),F=e("p",null,[e("strong",null,"Video Links"),i(":")],-1),O={href:"https://www.bilibili.com/video/BV1TC4y1d7Jh",target:"_blank",rel:"noopener noreferrer"},z={href:"https://www.bilibili.com/video/BV1kj411479e",target:"_blank",rel:"noopener noreferrer"},G={href:"https://www.bilibili.com/video/BV1F94y187se",target:"_blank",rel:"noopener noreferrer"},N={href:"https://www.bilibili.com/video/BV1cu4y147L7",target:"_blank",rel:"noopener noreferrer"},Y=e("p",null,[e("strong",null,"Tools"),i(":")],-1),H={href:"https://gitee.com/oscc-project/iMAP",target:"_blank",rel:"noopener noreferrer"},U={href:"https://github.com/berkeley-abc/abc",target:"_blank",rel:"noopener noreferrer"},W={href:"https://github.com/YosysHQ/yosys",target:"_blank",rel:"noopener noreferrer"},j=o('<hr><h2 id="day3-introduction-to-floorplan-and-placement" tabindex="-1"><a class="header-anchor" href="#day3-introduction-to-floorplan-and-placement" aria-hidden="true">#</a> DAY3: Introduction to FloorPlan and Placement</h2><h3 id="_1-specific-requirements-2" tabindex="-1"><a class="header-anchor" href="#_1-specific-requirements-2" aria-hidden="true">#</a> 1. Specific Requirements</h3><p><strong>Learning Content</strong></p><ol><li>Basic knowledge of floorplan, including partitioning, IO planning, power network planning, macrocell placement, etc. Specifically, you can study<br> - &quot;Physical Design of VLSI Circuits: From Graph Partitioning to Timing Convergence&quot; Chapter 3<br> - &quot;Handbook of Algorithms For Physical Design Automation&quot;: Part III (Optional)<br> - &quot;Electronic Design Automation&quot;: Chaper 10</li><li>Basic knowledge of placement, including the concept of hypergraph, wire length model, density model, optimization methods, etc. You can study the books<br> - &quot;Handbook of Algorithms For Physical Design Automation&quot; Part â…£<br> - &quot;Electronic Design Automation&quot; Chaper 11<br> - &quot;Physical Design of VLSI Circuits: From Graph Partitioning to Timing Convergence&quot; Chapter 4 Global and Detailed Placement.</li><li>Basics of optimization/combinatorial optimization, you can study the book &quot;Combinatorial optimization. Theory and algorithms&quot; (Optional)</li></ol><h3 id="_2-learning-outcomes-presentation-2" tabindex="-1"><a class="header-anchor" href="#_2-learning-outcomes-presentation-2" aria-hidden="true">#</a> 2. Learning Outcomes Presentation</h3><ul><li>Sort out the reading notes of the books and share the note link in the daily record.</li></ul><h3 id="_3-reference-materials-2" tabindex="-1"><a class="header-anchor" href="#_3-reference-materials-2" aria-hidden="true">#</a> 3. Reference Materials</h3>',8),J=e("li",null,[e("strong",null,"Book recommendations"),i(': "Physical Design of VLSI Circuits", "Physical Design of Digital Integrated Circuits".')],-1),K=e("strong",null,"Video Links",-1),X={href:"https://www.bilibili.com/video/BV1W14y1B7n",target:"_blank",rel:"noopener noreferrer"},Q={href:"https://www.bilibili.com/video/BV1GN411h7b3/?spm_id_from=333.999.0.0&vd_source=db6d06160a4c6ef1c3194042b1b9bbe2",target:"_blank",rel:"noopener noreferrer"},Z={href:"https://www.bilibili.com/video/BV1CX4y1j7eb",target:"_blank",rel:"noopener noreferrer"},$=e("hr",null,null,-1),ee=e("h2",{id:"day4-introduction-to-clock-tree-synthesis",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#day4-introduction-to-clock-tree-synthesis","aria-hidden":"true"},"#"),i(" DAY4: Introduction to Clock Tree Synthesis")],-1),ie=e("h3",{id:"_1-specific-requirements-3",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#_1-specific-requirements-3","aria-hidden":"true"},"#"),i(" 1. Specific Requirements")],-1),te=e("p",null,[e("strong",null,"Learning Content")],-1),ne=e("br",null,null,-1),oe=e("br",null,null,-1),re={href:"https://www.eng.biu.ac.il/temanad/files/2017/02/Lecture-8-CTS.pdf",target:"_blank",rel:"noopener noreferrer"},ae=e("br",null,null,-1),le={href:"https://anysilicon.com/clock-tree-synthesis/",target:"_blank",rel:"noopener noreferrer"},se={href:"https://vlsitalks.com/physical-design/cts/",target:"_blank",rel:"noopener noreferrer"},ce=e("li",null,'DME, "A computer aided design software module for clock tree synthesis in very large scale integration design" (Optional)',-1),he=e("li",null,[i("Timing calculation (Optional)"),e("br"),i(" Linear Delay: Timing characterization of clock buffers for clock tree synthesis"),e("br"),i(" PERI: Closed-form expressions for extending step delay and slew metrics to ramp inputs for RC trees"),e("br"),i(" Bakoglu Metric: Circuits, interconnections, and packaging for VLSI")],-1),de=e("h3",{id:"_2-learning-outcomes-presentation-3",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#_2-learning-outcomes-presentation-3","aria-hidden":"true"},"#"),i(" 2. Learning Outcomes Presentation")],-1),ue=e("ul",null,[e("li",null,"Sort out the reading notes of the books and share the note link in the daily record.")],-1),ge=e("h3",{id:"_3-reference-materials-3",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#_3-reference-materials-3","aria-hidden":"true"},"#"),i(" 3. Reference Materials")],-1),pe=e("li",null,[e("strong",null,"Book recommendations"),i(': Chapter 4 of "Physical Design of Digital Integrated Circuits" for Clock Tree Synthesis, Chapter 7 of "Physical Design of VLSI Circuits: From Graph Partitioning to Timing Convergence" for Special Routing')],-1),me=e("strong",null,"Video Links",-1),_e={href:"https://www.bilibili.com/video/BV1rT4y1W7JF/?spm_id_from=333.999.0.0",target:"_blank",rel:"noopener noreferrer"},fe=o('<hr><h2 id="day5-introduction-to-routing" tabindex="-1"><a class="header-anchor" href="#day5-introduction-to-routing" aria-hidden="true">#</a> DAY5: Introduction to Routing</h2><h3 id="_1-specific-requirements-4" tabindex="-1"><a class="header-anchor" href="#_1-specific-requirements-4" aria-hidden="true">#</a> 1. Specific Requirements</h3><p><strong>Learning Content</strong></p><ol><li>Learn the basic concepts of routing, including Routing Track (Column), Gcell, Steiner Tree, common DRC rules (Short, Space, Min Area), etc.</li><li>Learn the basic process of routing, including Global Routing, Detail Routing (including Track Assignment, Pin Access, Rip-Up and Reroute, etc.)</li><li>Learn the basic algorithms of routing, maze algorithm, pattern routing, AStar algorithm.</li></ol><p>You can study the following chapters:</p><ul><li>Chapters 5 and 6 of &quot;Physical Design of VLSI Circuits: From Graph Partitioning to Timing Convergence&quot;</li><li>Chapter 5 of &quot;Physical Design of Digital Integrated Circuits&quot;, Appendix 7 Introduction to LEF Document, Appendix 9 Introduction to DEF Document</li></ul><h3 id="_2-learning-outcomes-presentation-4" tabindex="-1"><a class="header-anchor" href="#_2-learning-outcomes-presentation-4" aria-hidden="true">#</a> 2. Learning Outcomes Presentation</h3><ul><li>Sort out the reading notes of the books and share the note link in the daily record.</li></ul><h3 id="_3-reference-materials-4" tabindex="-1"><a class="header-anchor" href="#_3-reference-materials-4" aria-hidden="true">#</a> 3. Reference Materials</h3>',10),be=e("li",null,[e("strong",null,"Book recommendations"),i(': "Physical Design of Digital Integrated Circuits", "Physical Design of VLSI Circuits: From Graph Partitioning to Timing Convergence"')],-1),ye=e("strong",null,"Video Links",-1),De={href:"https://www.bilibili.com/video/BV1C94y1g75d/?spm_id_from=333.999.0.0",target:"_blank",rel:"noopener noreferrer"},ke=e("strong",null,"Video Links",-1),Ce={href:"https://www.bilibili.com/video/BV1yG411q7EX/?spm_id_from=333.999.0.0",target:"_blank",rel:"noopener noreferrer"},Ae=e("strong",null,"Video Links",-1),Pe={href:"https://www.bilibili.com/video/BV1s94y1g7nT/?spm_id_from=333.999.0.0",target:"_blank",rel:"noopener noreferrer"},Se=o('<hr><h2 id="day6-day7-static-timing-analysis-and-optimization" tabindex="-1"><a class="header-anchor" href="#day6-day7-static-timing-analysis-and-optimization" aria-hidden="true">#</a> DAY6 - DAY7: Static Timing Analysis and Optimization</h2><h3 id="_1-specific-requirements-5" tabindex="-1"><a class="header-anchor" href="#_1-specific-requirements-5" aria-hidden="true">#</a> 1. Specific Requirements</h3><p><strong>Learning Content</strong></p><ol><li>Basic knowledge of digital circuits, including MOSFET, combinational logic circuits, sequential logic circuits. You can study Chapters 1-5 of the book &quot;Digital Circuits and Logic Design&quot;.</li><li>Verilog language learning, including Module, Port, Netlist. You can study Chapters 1-6 of the book &quot;Verilog HDL Digital Design and Synthesis&quot;.</li><li>Basic concepts of timing, including Delay, Transition Time (Slew), Skew, Clock Domain, Cell Library, Slack, Timing Arc, Timing Path. You can study Chapters 1-2 of the book &quot;Static Timing Analysis for Nanometer Designs&quot;.</li><li>Delay calculation (Delay Calculation), including Cell Delay, SPEF, Interconnect Delay calculation methods. You can study Chapters 3-5 of the book &quot;Static Timing Analysis for Nanometer Designs&quot;. In addition, you can read supplementary books and papers on the calculation methods of model order reduction such as AWE and Arnodi (Optional).</li><li>Timing constraints (SDC), including create_clock, set_input_delay, set_output_delay, set_max_fanout, set_max_transition, etc. You can study Chapter 7 of the book &quot;Static Timing Analysis for Nanometer Designs&quot;.</li><li>Timing propagation and analysis (STA), including Setup/Hold, Multicycle Path, Recovery/Removal. You can study Chapter 8 of the book &quot;Static Timing Analysis for Nanometer Designs&quot;.</li><li>Timing analysis and optimization methods (Gate Sizing, Buffering, etc.), you can study Chapter 8 of the book &quot;Physical Design of VLSI Circuits: From Graph Partitioning to Timing Convergence&quot;: Have a preliminary understanding of timing convergence and timing optimization techniques</li></ol><h3 id="_2-learning-outcomes-presentation-5" tabindex="-1"><a class="header-anchor" href="#_2-learning-outcomes-presentation-5" aria-hidden="true">#</a> 2. Learning Outcomes Presentation</h3><ul><li>Sort out the reading notes of the books and share the note link in the daily record.</li></ul><h3 id="_3-reference-materials-5" tabindex="-1"><a class="header-anchor" href="#_3-reference-materials-5" aria-hidden="true">#</a> 3. Reference Materials</h3>',8),Te=e("li",null,[e("strong",null,"Book recommendations"),i(': "Physical Design of Digital Integrated Circuits", "MK_Static Timing Analysis For Nanometer Designs", "Static Timing Analysis and Modeling of Integrated Circuits", "Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology" Chapter 10: Gate sizing survey')],-1),we=e("strong",null,"Video Links",-1),qe={href:"https://www.bilibili.com/video/BV1sp4y137bc/?spm_id_from=333.788.recommend_more_video.1",target:"_blank",rel:"noopener noreferrer"},Le={href:"https://www.bilibili.com/video/BV1a14y1B7uz",target:"_blank",rel:"noopener noreferrer"},Ee={href:"https://www.bilibili.com/video/BV16X4y177xr",target:"_blank",rel:"noopener noreferrer"},Ie={href:"https://www.bilibili.com/video/BV1LX4y177oQ/?spm_id_from=333.999.0.0&vd_source=db6d06160a4c6ef1c3194042b1b9bbe2",target:"_blank",rel:"noopener noreferrer"},ve={href:"https://www.bilibili.com/video/BV1TF411k7kF",target:"_blank",rel:"noopener noreferrer"},Re=o("<li><strong>Supplementary Reading Materials</strong>: <ol><li>Neil H. E. Weste, David Money Harris &quot;CMOS VLSI Design A Circuits and Systems Perspective (4th Edition) &quot;</li><li>Yu Wenjian &quot;Analysis and Synthesis of VLSI&quot;</li><li>Liu Feng &quot;Static Timing Analysis and Modeling of Integrated Circuits&quot;</li><li>Eli Chiprout, Michel S. Nakhla &quot;Asymptotic Waveform Evaluation And Moment Matching for Interconnect Analysis &quot;</li><li>Sheldon Tan, Lei He &quot;Advanced Model Order Reduction Techniques In VLSI Design&quot;</li><li>Paper &quot;PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm&quot;</li><li>Paper &quot;TICER Realizable Reduction of Extracted RC Circuits&quot;</li><li>Manual &quot;prime time user guide&quot;</li></ol></li>",1);function Ve(Be,xe){const n=a("ExternalLinkIcon"),r=a("RouterLink");return c(),h("div",null,[u,e("p",null,[g,i(": Next, we are about to formally start learning EDA. Understand the EDA process, what are the purposes and reference indicators of each link. For the project introduction, you can first browse the "),e("a",p,[i("iEDA Bilibili video account"),t(n)]),i(". If you have any questions or ideas during the learning process, you can also contact and ask the teachers and students of the relevant projects of iEDA.")]),m,_,f,b,e("ol",null,[y,e("li",null,[i("Understand the "),t(r,{to:"/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html"},{default:l(()=>[i("VLSI process")]),_:1}),i(", tools, and sub-steps of physical design.")]),e("li",null,[t(r,{to:"/train/eda/chip-circuit/Part_2-chip_files/"},{default:l(()=>[i("Standard format files for chip design")]),_:1}),i(", including Verilog, LEF/DEF, Liberty, SPEF, SDC, etc.")])]),D,k,C,e("ul",null,[A,e("li",null,[e("strong",null,[e("a",P,[i("Image materials"),t(n)])]),i(': "EDA Backend Data Flow Diagram_Guo Fan.png", "EDA Backend Flowchart_Wu Zhendong.png", "EDA Backend Process Mind Map_Wang Rui.png".')])]),S,T,w,q,e("ol",null,[L,e("li",null,[i("Logic representation, understand the representation methods of logic including BDD, AIG, MIG, etc. "),e("ul",null,[e("li",null,[e("a",E,[i("Logic Completeness Set"),t(n)])]),I,v])]),R]),V,B,x,e("ul",null,[M,e("li",null,[F,e("ul",null,[e("li",null,[e("a",O,[i("iEDA-Tutorial - Phase 4: Introduction to iEDA-iMAP Tool"),t(n)])]),e("li",null,[e("a",z,[i("iEDA-Tutorial - Phase 4: iEDA-AiMAP Technology Mapping Algorithm"),t(n)])]),e("li",null,[e("a",G,[i("iEDA-Tutorial - Phase 4: iEDA-Parallel Logic Rewriting Algorithm"),t(n)])]),e("li",null,[e("a",N,[i("iEDA-Tutorial - Phase 4: Introduction to iEDA-iATPG Tool"),t(n)])])])]),e("li",null,[Y,e("ol",null,[e("li",null,[i("iMap: "),e("a",H,[i("https://gitee.com/oscc-project/iMAP"),t(n)])]),e("li",null,[i("berkeley-abc: "),e("a",U,[i("https://github.com/berkeley-abc/abc"),t(n)])]),e("li",null,[i("yosys: "),e("a",W,[i("https://github.com/YosysHQ/yosys"),t(n)])])])])]),j,e("ul",null,[J,e("li",null,[K,i(": "),e("ul",null,[e("li",null,[e("a",X,[i("iEDA-Tutorial - Phase 2: iEDA-iFP and iPDN Tool Architecture, Characteristics and Use"),t(n)])]),e("li",null,[e("a",Q,[i("iEDA-Tutorial - Phase 2: iEDA-iPL Problem Introduction, Architecture, Use and Planning"),t(n)])]),e("li",null,[e("a",Z,[i("iEDA-Tutorial - Phase 2: iEDA-iPL Key Technologies"),t(n)])])])])]),$,ee,ie,te,e("ol",null,[e("li",null,[i("Basics of clock tree synthesis, including the composition of the clock tree (clock source, clock buffer, clock inverter), clock tree topology (Tree, Mesh, etc.), common algorithms for clock tree synthesis (Zero Skew, Useful Skew, etc.)"),ne,i(' "Electronic Design Automation: Synthesis, Verification, and Test " CHAPTER 13 Synthesis of clock and power/ground networks'),oe,e("a",re,[i("BIU Lecture"),t(n)]),ae,i(" Modern CTS Summary Paper: Performance Analysis on Skew Optimized Clock Tree Synthesis")]),e("li",null,[i("Design principles of CTS, Ultimate Guide: "),e("a",le,[i("Clock Tree Synthesis"),t(n)])]),e("li",null,[i("Commercial tools (Innovus) "),e("a",se,[i("Design Flow"),t(n)]),i(" (Optional)")]),ce,he]),de,ue,ge,e("ul",null,[pe,e("li",null,[me,i(": "),e("a",_e,[i("iEDA-Tutorial - Phase 5: iEDA-iCTS Problems, Research Contents and Plans"),t(n)])])]),fe,e("ul",null,[be,e("li",null,[ye,i(": "),e("a",De,[i("iEDA-Tutorial - Phase 5: iEDA-iRT Overall, GR Problem, Research Contents and Plans"),t(n)])]),e("li",null,[ke,i(": "),e("a",Ce,[i("iEDA-Tutorial - Phase 5: iEDA-iRT Detailed Routing Problem, Research Contents and Plans"),t(n)])]),e("li",null,[Ae,i(": "),e("a",Pe,[i("iEDA-Tutorial - Phase 5: iEDA-iDRC Problem, Research Contents and Plans"),t(n)])])]),Se,e("ul",null,[Te,e("li",null,[we,i(": "),e("ul",null,[e("li",null,[e("a",qe,[i("iEDA-Tutorial - Phase 1: Overall Introduction to iSTA and iPW"),t(n)])]),e("li",null,[e("a",Le,[i("iEDA-Tutorial - Phase 1: iSTA Tool Architecture, Characteristics, API and Use"),t(n)])]),e("li",null,[e("a",Ee,[i("iEDA-Tutorial - Phase 1: iSTA Key Technology Research"),t(n)])]),e("li",null,[e("a",Ie,[i("iEDA-Tutorial - Phase 2: iEDA-iTO Tool Architecture, Characteristics and Key Technologies"),t(n)])]),e("li",null,[e("a",ve,[i("2023 Open Source Chip Technology Ecology Forum: Digital Front-End Timing Evaluation Based on Yosys and iSTA"),t(n)])])])]),Re])])}const Oe=s(d,[["render",Ve],["__file","w4_EDA.html.vue"]]);export{Oe as default};
