// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Tue Dec 13 17:34:56 2022
// Host        : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_enc_clefia_enc_0_0_sim_netlist.v
// Design      : design_enc_clefia_enc_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "16'b0000000000000001" *) 
(* ap_ST_fsm_pp0_stage1 = "16'b0000000000000010" *) (* ap_ST_fsm_pp0_stage10 = "16'b0000010000000000" *) (* ap_ST_fsm_pp0_stage11 = "16'b0000100000000000" *) 
(* ap_ST_fsm_pp0_stage12 = "16'b0001000000000000" *) (* ap_ST_fsm_pp0_stage13 = "16'b0010000000000000" *) (* ap_ST_fsm_pp0_stage14 = "16'b0100000000000000" *) 
(* ap_ST_fsm_pp0_stage15 = "16'b1000000000000000" *) (* ap_ST_fsm_pp0_stage2 = "16'b0000000000000100" *) (* ap_ST_fsm_pp0_stage3 = "16'b0000000000001000" *) 
(* ap_ST_fsm_pp0_stage4 = "16'b0000000000010000" *) (* ap_ST_fsm_pp0_stage5 = "16'b0000000000100000" *) (* ap_ST_fsm_pp0_stage6 = "16'b0000000001000000" *) 
(* ap_ST_fsm_pp0_stage7 = "16'b0000000010000000" *) (* ap_ST_fsm_pp0_stage8 = "16'b0000000100000000" *) (* ap_ST_fsm_pp0_stage9 = "16'b0000001000000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc
   (ap_clk,
    ap_rst_n,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire [14:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_rep__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_rep_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_rep_n_0;
  wire ap_enable_reg_pp0_iter2_rep_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clefia_s0_U_n_100;
  wire clefia_s0_U_n_111;
  wire clefia_s0_U_n_117;
  wire clefia_s0_U_n_121;
  wire clefia_s0_U_n_123;
  wire clefia_s0_U_n_124;
  wire clefia_s0_U_n_125;
  wire clefia_s0_U_n_126;
  wire clefia_s0_U_n_127;
  wire clefia_s0_U_n_135;
  wire clefia_s0_U_n_136;
  wire clefia_s0_U_n_137;
  wire clefia_s0_U_n_143;
  wire clefia_s0_U_n_147;
  wire clefia_s0_U_n_151;
  wire clefia_s0_U_n_152;
  wire clefia_s0_U_n_153;
  wire clefia_s0_U_n_158;
  wire clefia_s0_U_n_159;
  wire clefia_s0_U_n_160;
  wire clefia_s0_U_n_161;
  wire clefia_s0_U_n_162;
  wire clefia_s0_U_n_163;
  wire clefia_s0_U_n_164;
  wire clefia_s0_U_n_165;
  wire clefia_s0_U_n_166;
  wire clefia_s0_U_n_167;
  wire clefia_s0_U_n_168;
  wire clefia_s0_U_n_169;
  wire clefia_s0_U_n_170;
  wire clefia_s0_U_n_171;
  wire clefia_s0_U_n_172;
  wire clefia_s0_U_n_173;
  wire clefia_s0_U_n_174;
  wire clefia_s0_U_n_175;
  wire clefia_s0_U_n_176;
  wire clefia_s0_U_n_177;
  wire clefia_s0_U_n_182;
  wire clefia_s0_U_n_183;
  wire clefia_s0_U_n_184;
  wire clefia_s0_U_n_193;
  wire clefia_s0_U_n_194;
  wire clefia_s0_U_n_204;
  wire clefia_s0_U_n_205;
  wire clefia_s0_U_n_206;
  wire clefia_s0_U_n_207;
  wire clefia_s0_U_n_208;
  wire clefia_s0_U_n_209;
  wire clefia_s0_U_n_210;
  wire clefia_s0_U_n_211;
  wire clefia_s0_U_n_212;
  wire clefia_s0_U_n_213;
  wire clefia_s0_U_n_214;
  wire clefia_s0_U_n_215;
  wire clefia_s0_U_n_216;
  wire clefia_s0_U_n_217;
  wire clefia_s0_U_n_218;
  wire clefia_s0_U_n_219;
  wire clefia_s0_U_n_220;
  wire clefia_s0_U_n_221;
  wire clefia_s0_U_n_222;
  wire clefia_s0_U_n_223;
  wire clefia_s0_U_n_224;
  wire clefia_s0_U_n_225;
  wire clefia_s0_U_n_226;
  wire clefia_s0_U_n_227;
  wire clefia_s0_U_n_228;
  wire clefia_s0_U_n_229;
  wire clefia_s0_U_n_230;
  wire clefia_s0_U_n_231;
  wire clefia_s0_U_n_232;
  wire clefia_s0_U_n_233;
  wire clefia_s0_U_n_234;
  wire clefia_s0_U_n_235;
  wire clefia_s0_U_n_236;
  wire clefia_s0_U_n_237;
  wire clefia_s0_U_n_238;
  wire clefia_s0_U_n_239;
  wire clefia_s0_U_n_240;
  wire clefia_s0_U_n_241;
  wire clefia_s0_U_n_242;
  wire clefia_s0_U_n_243;
  wire clefia_s0_U_n_244;
  wire clefia_s0_U_n_245;
  wire clefia_s0_U_n_246;
  wire clefia_s0_U_n_247;
  wire clefia_s0_U_n_248;
  wire clefia_s0_U_n_249;
  wire clefia_s0_U_n_250;
  wire clefia_s0_U_n_251;
  wire clefia_s0_U_n_252;
  wire clefia_s0_U_n_253;
  wire clefia_s0_U_n_254;
  wire clefia_s0_U_n_255;
  wire clefia_s0_U_n_256;
  wire clefia_s0_U_n_257;
  wire clefia_s0_U_n_258;
  wire clefia_s0_U_n_259;
  wire clefia_s0_U_n_260;
  wire clefia_s0_U_n_261;
  wire clefia_s0_U_n_262;
  wire clefia_s0_U_n_263;
  wire clefia_s0_U_n_264;
  wire clefia_s0_U_n_265;
  wire clefia_s0_U_n_266;
  wire clefia_s0_U_n_267;
  wire clefia_s0_U_n_268;
  wire clefia_s0_U_n_269;
  wire clefia_s0_U_n_270;
  wire clefia_s0_U_n_271;
  wire clefia_s0_U_n_272;
  wire clefia_s0_U_n_273;
  wire clefia_s0_U_n_274;
  wire clefia_s0_U_n_275;
  wire clefia_s0_U_n_276;
  wire clefia_s0_U_n_277;
  wire clefia_s0_U_n_278;
  wire clefia_s0_U_n_279;
  wire clefia_s0_U_n_280;
  wire clefia_s0_U_n_281;
  wire clefia_s0_U_n_282;
  wire clefia_s0_U_n_283;
  wire clefia_s0_U_n_284;
  wire clefia_s0_U_n_285;
  wire clefia_s0_U_n_286;
  wire clefia_s0_U_n_287;
  wire clefia_s0_U_n_288;
  wire clefia_s0_U_n_289;
  wire clefia_s0_U_n_290;
  wire clefia_s0_U_n_297;
  wire clefia_s0_U_n_298;
  wire clefia_s0_U_n_299;
  wire clefia_s0_U_n_300;
  wire clefia_s0_U_n_301;
  wire clefia_s0_U_n_302;
  wire clefia_s0_U_n_303;
  wire clefia_s0_U_n_304;
  wire clefia_s0_U_n_305;
  wire clefia_s0_U_n_306;
  wire clefia_s0_U_n_307;
  wire clefia_s0_U_n_308;
  wire clefia_s0_U_n_309;
  wire clefia_s0_U_n_310;
  wire clefia_s0_U_n_311;
  wire clefia_s0_U_n_312;
  wire clefia_s0_U_n_313;
  wire clefia_s0_U_n_314;
  wire clefia_s0_U_n_315;
  wire clefia_s0_U_n_316;
  wire clefia_s0_U_n_323;
  wire clefia_s0_U_n_324;
  wire clefia_s0_U_n_327;
  wire clefia_s0_U_n_358;
  wire clefia_s0_U_n_380;
  wire clefia_s0_U_n_389;
  wire clefia_s0_U_n_390;
  wire clefia_s0_U_n_393;
  wire clefia_s0_U_n_394;
  wire clefia_s0_U_n_395;
  wire clefia_s0_U_n_396;
  wire clefia_s0_U_n_405;
  wire clefia_s0_U_n_406;
  wire clefia_s0_U_n_407;
  wire clefia_s0_U_n_408;
  wire clefia_s0_U_n_409;
  wire clefia_s0_U_n_410;
  wire clefia_s0_U_n_411;
  wire clefia_s0_U_n_412;
  wire clefia_s0_U_n_437;
  wire clefia_s0_U_n_438;
  wire clefia_s0_U_n_439;
  wire clefia_s0_U_n_440;
  wire clefia_s0_U_n_441;
  wire clefia_s0_U_n_442;
  wire clefia_s0_U_n_443;
  wire clefia_s0_U_n_444;
  wire clefia_s0_U_n_445;
  wire clefia_s0_U_n_446;
  wire clefia_s0_U_n_447;
  wire clefia_s0_U_n_448;
  wire clefia_s0_U_n_449;
  wire clefia_s0_U_n_45;
  wire clefia_s0_U_n_453;
  wire clefia_s0_U_n_454;
  wire clefia_s0_U_n_455;
  wire clefia_s0_U_n_456;
  wire clefia_s0_U_n_457;
  wire clefia_s0_U_n_458;
  wire clefia_s0_U_n_459;
  wire clefia_s0_U_n_46;
  wire clefia_s0_U_n_460;
  wire clefia_s0_U_n_461;
  wire clefia_s0_U_n_462;
  wire clefia_s0_U_n_463;
  wire clefia_s0_U_n_464;
  wire clefia_s0_U_n_465;
  wire clefia_s0_U_n_466;
  wire clefia_s0_U_n_467;
  wire clefia_s0_U_n_468;
  wire clefia_s0_U_n_469;
  wire clefia_s0_U_n_47;
  wire clefia_s0_U_n_470;
  wire clefia_s0_U_n_471;
  wire clefia_s0_U_n_472;
  wire clefia_s0_U_n_473;
  wire clefia_s0_U_n_474;
  wire clefia_s0_U_n_475;
  wire clefia_s0_U_n_476;
  wire clefia_s0_U_n_477;
  wire clefia_s0_U_n_479;
  wire clefia_s0_U_n_48;
  wire clefia_s0_U_n_480;
  wire clefia_s0_U_n_481;
  wire clefia_s0_U_n_482;
  wire clefia_s0_U_n_483;
  wire clefia_s0_U_n_486;
  wire clefia_s0_U_n_487;
  wire clefia_s0_U_n_488;
  wire clefia_s0_U_n_489;
  wire clefia_s0_U_n_49;
  wire clefia_s0_U_n_490;
  wire clefia_s0_U_n_491;
  wire clefia_s0_U_n_492;
  wire clefia_s0_U_n_493;
  wire clefia_s0_U_n_494;
  wire clefia_s0_U_n_495;
  wire clefia_s0_U_n_496;
  wire clefia_s0_U_n_497;
  wire clefia_s0_U_n_498;
  wire clefia_s0_U_n_499;
  wire clefia_s0_U_n_500;
  wire clefia_s0_U_n_501;
  wire clefia_s0_U_n_502;
  wire clefia_s0_U_n_503;
  wire clefia_s0_U_n_504;
  wire clefia_s0_U_n_505;
  wire clefia_s0_U_n_506;
  wire clefia_s0_U_n_507;
  wire clefia_s0_U_n_508;
  wire clefia_s0_U_n_509;
  wire clefia_s0_U_n_510;
  wire clefia_s0_U_n_511;
  wire clefia_s0_U_n_512;
  wire clefia_s0_U_n_513;
  wire clefia_s0_U_n_514;
  wire clefia_s0_U_n_515;
  wire clefia_s0_U_n_516;
  wire clefia_s0_U_n_517;
  wire clefia_s0_U_n_518;
  wire clefia_s0_U_n_519;
  wire clefia_s0_U_n_520;
  wire clefia_s0_U_n_521;
  wire clefia_s0_U_n_522;
  wire clefia_s0_U_n_523;
  wire clefia_s0_U_n_524;
  wire clefia_s0_U_n_525;
  wire clefia_s0_U_n_526;
  wire clefia_s0_U_n_527;
  wire clefia_s0_U_n_528;
  wire clefia_s0_U_n_529;
  wire clefia_s0_U_n_530;
  wire clefia_s0_U_n_535;
  wire clefia_s0_U_n_536;
  wire clefia_s0_U_n_537;
  wire clefia_s0_U_n_540;
  wire clefia_s0_U_n_541;
  wire clefia_s0_U_n_58;
  wire clefia_s0_U_n_59;
  wire clefia_s0_U_n_60;
  wire clefia_s0_U_n_61;
  wire clefia_s0_U_n_62;
  wire clefia_s0_U_n_63;
  wire clefia_s0_U_n_64;
  wire clefia_s0_U_n_65;
  wire clefia_s0_U_n_66;
  wire clefia_s0_U_n_67;
  wire clefia_s0_U_n_68;
  wire clefia_s0_U_n_69;
  wire clefia_s0_U_n_70;
  wire clefia_s0_U_n_71;
  wire clefia_s0_U_n_72;
  wire clefia_s0_U_n_73;
  wire clefia_s0_U_n_74;
  wire clefia_s0_U_n_75;
  wire clefia_s0_U_n_76;
  wire clefia_s0_U_n_77;
  wire clefia_s0_U_n_78;
  wire clefia_s0_U_n_79;
  wire clefia_s0_U_n_80;
  wire clefia_s0_U_n_81;
  wire clefia_s0_U_n_82;
  wire clefia_s0_U_n_83;
  wire clefia_s0_U_n_84;
  wire clefia_s0_U_n_85;
  wire clefia_s0_U_n_86;
  wire clefia_s0_U_n_87;
  wire clefia_s0_U_n_88;
  wire clefia_s0_U_n_89;
  wire clefia_s0_U_n_90;
  wire clefia_s0_U_n_91;
  wire clefia_s0_U_n_92;
  wire clefia_s0_U_n_93;
  wire clefia_s0_U_n_94;
  wire clefia_s0_U_n_95;
  wire clefia_s0_U_n_96;
  wire clefia_s0_U_n_97;
  wire clefia_s0_U_n_98;
  wire clefia_s0_U_n_99;
  wire clefia_s0_ce0;
  wire clefia_s0_ce2;
  wire clefia_s0_ce4;
  wire [7:0]clefia_s0_q2;
  wire [7:0]clefia_s0_q3;
  wire [7:0]clefia_s0_q4;
  wire clefia_s1_U_n_100;
  wire clefia_s1_U_n_101;
  wire clefia_s1_U_n_102;
  wire clefia_s1_U_n_103;
  wire clefia_s1_U_n_104;
  wire clefia_s1_U_n_105;
  wire clefia_s1_U_n_106;
  wire clefia_s1_U_n_107;
  wire clefia_s1_U_n_108;
  wire clefia_s1_U_n_109;
  wire clefia_s1_U_n_110;
  wire clefia_s1_U_n_111;
  wire clefia_s1_U_n_112;
  wire clefia_s1_U_n_113;
  wire clefia_s1_U_n_114;
  wire clefia_s1_U_n_115;
  wire clefia_s1_U_n_116;
  wire clefia_s1_U_n_117;
  wire clefia_s1_U_n_118;
  wire clefia_s1_U_n_119;
  wire clefia_s1_U_n_120;
  wire clefia_s1_U_n_121;
  wire clefia_s1_U_n_122;
  wire clefia_s1_U_n_123;
  wire clefia_s1_U_n_127;
  wire clefia_s1_U_n_128;
  wire clefia_s1_U_n_129;
  wire clefia_s1_U_n_130;
  wire clefia_s1_U_n_131;
  wire clefia_s1_U_n_132;
  wire clefia_s1_U_n_146;
  wire clefia_s1_U_n_152;
  wire clefia_s1_U_n_154;
  wire clefia_s1_U_n_155;
  wire clefia_s1_U_n_156;
  wire clefia_s1_U_n_157;
  wire clefia_s1_U_n_160;
  wire clefia_s1_U_n_161;
  wire clefia_s1_U_n_162;
  wire clefia_s1_U_n_163;
  wire clefia_s1_U_n_164;
  wire clefia_s1_U_n_165;
  wire clefia_s1_U_n_166;
  wire clefia_s1_U_n_167;
  wire clefia_s1_U_n_168;
  wire clefia_s1_U_n_169;
  wire clefia_s1_U_n_170;
  wire clefia_s1_U_n_171;
  wire clefia_s1_U_n_180;
  wire clefia_s1_U_n_190;
  wire clefia_s1_U_n_191;
  wire clefia_s1_U_n_192;
  wire clefia_s1_U_n_193;
  wire clefia_s1_U_n_195;
  wire clefia_s1_U_n_196;
  wire clefia_s1_U_n_197;
  wire clefia_s1_U_n_198;
  wire clefia_s1_U_n_199;
  wire clefia_s1_U_n_200;
  wire clefia_s1_U_n_201;
  wire clefia_s1_U_n_202;
  wire clefia_s1_U_n_203;
  wire clefia_s1_U_n_204;
  wire clefia_s1_U_n_205;
  wire clefia_s1_U_n_206;
  wire clefia_s1_U_n_207;
  wire clefia_s1_U_n_208;
  wire clefia_s1_U_n_209;
  wire clefia_s1_U_n_210;
  wire clefia_s1_U_n_211;
  wire clefia_s1_U_n_212;
  wire clefia_s1_U_n_213;
  wire clefia_s1_U_n_214;
  wire clefia_s1_U_n_215;
  wire clefia_s1_U_n_216;
  wire clefia_s1_U_n_217;
  wire clefia_s1_U_n_218;
  wire clefia_s1_U_n_219;
  wire clefia_s1_U_n_220;
  wire clefia_s1_U_n_221;
  wire clefia_s1_U_n_222;
  wire clefia_s1_U_n_223;
  wire clefia_s1_U_n_224;
  wire clefia_s1_U_n_225;
  wire clefia_s1_U_n_226;
  wire clefia_s1_U_n_227;
  wire clefia_s1_U_n_228;
  wire clefia_s1_U_n_229;
  wire clefia_s1_U_n_230;
  wire clefia_s1_U_n_231;
  wire clefia_s1_U_n_232;
  wire clefia_s1_U_n_233;
  wire clefia_s1_U_n_234;
  wire clefia_s1_U_n_235;
  wire clefia_s1_U_n_236;
  wire clefia_s1_U_n_237;
  wire clefia_s1_U_n_238;
  wire clefia_s1_U_n_239;
  wire clefia_s1_U_n_240;
  wire clefia_s1_U_n_241;
  wire clefia_s1_U_n_242;
  wire clefia_s1_U_n_243;
  wire clefia_s1_U_n_244;
  wire clefia_s1_U_n_245;
  wire clefia_s1_U_n_246;
  wire clefia_s1_U_n_247;
  wire clefia_s1_U_n_248;
  wire clefia_s1_U_n_249;
  wire clefia_s1_U_n_250;
  wire clefia_s1_U_n_251;
  wire clefia_s1_U_n_252;
  wire clefia_s1_U_n_253;
  wire clefia_s1_U_n_254;
  wire clefia_s1_U_n_255;
  wire clefia_s1_U_n_256;
  wire clefia_s1_U_n_257;
  wire clefia_s1_U_n_258;
  wire clefia_s1_U_n_259;
  wire clefia_s1_U_n_260;
  wire clefia_s1_U_n_261;
  wire clefia_s1_U_n_262;
  wire clefia_s1_U_n_263;
  wire clefia_s1_U_n_264;
  wire clefia_s1_U_n_265;
  wire clefia_s1_U_n_266;
  wire clefia_s1_U_n_267;
  wire clefia_s1_U_n_268;
  wire clefia_s1_U_n_269;
  wire clefia_s1_U_n_270;
  wire clefia_s1_U_n_271;
  wire clefia_s1_U_n_272;
  wire clefia_s1_U_n_273;
  wire clefia_s1_U_n_274;
  wire clefia_s1_U_n_275;
  wire clefia_s1_U_n_276;
  wire clefia_s1_U_n_277;
  wire clefia_s1_U_n_278;
  wire clefia_s1_U_n_279;
  wire clefia_s1_U_n_280;
  wire clefia_s1_U_n_281;
  wire clefia_s1_U_n_284;
  wire clefia_s1_U_n_285;
  wire clefia_s1_U_n_286;
  wire clefia_s1_U_n_287;
  wire clefia_s1_U_n_288;
  wire clefia_s1_U_n_291;
  wire clefia_s1_U_n_300;
  wire clefia_s1_U_n_301;
  wire clefia_s1_U_n_302;
  wire clefia_s1_U_n_303;
  wire clefia_s1_U_n_304;
  wire clefia_s1_U_n_306;
  wire clefia_s1_U_n_307;
  wire clefia_s1_U_n_308;
  wire clefia_s1_U_n_310;
  wire clefia_s1_U_n_311;
  wire clefia_s1_U_n_312;
  wire clefia_s1_U_n_313;
  wire clefia_s1_U_n_314;
  wire clefia_s1_U_n_325;
  wire clefia_s1_U_n_326;
  wire clefia_s1_U_n_327;
  wire clefia_s1_U_n_328;
  wire clefia_s1_U_n_329;
  wire clefia_s1_U_n_330;
  wire clefia_s1_U_n_331;
  wire clefia_s1_U_n_337;
  wire clefia_s1_U_n_338;
  wire clefia_s1_U_n_339;
  wire clefia_s1_U_n_340;
  wire clefia_s1_U_n_341;
  wire clefia_s1_U_n_342;
  wire clefia_s1_U_n_343;
  wire clefia_s1_U_n_344;
  wire clefia_s1_U_n_345;
  wire clefia_s1_U_n_346;
  wire clefia_s1_U_n_347;
  wire clefia_s1_U_n_348;
  wire clefia_s1_U_n_349;
  wire clefia_s1_U_n_350;
  wire clefia_s1_U_n_351;
  wire clefia_s1_U_n_352;
  wire clefia_s1_U_n_353;
  wire clefia_s1_U_n_354;
  wire clefia_s1_U_n_355;
  wire clefia_s1_U_n_356;
  wire clefia_s1_U_n_357;
  wire clefia_s1_U_n_358;
  wire clefia_s1_U_n_359;
  wire clefia_s1_U_n_360;
  wire clefia_s1_U_n_361;
  wire clefia_s1_U_n_362;
  wire clefia_s1_U_n_387;
  wire clefia_s1_U_n_388;
  wire clefia_s1_U_n_389;
  wire clefia_s1_U_n_39;
  wire clefia_s1_U_n_390;
  wire clefia_s1_U_n_391;
  wire clefia_s1_U_n_392;
  wire clefia_s1_U_n_393;
  wire clefia_s1_U_n_394;
  wire clefia_s1_U_n_395;
  wire clefia_s1_U_n_396;
  wire clefia_s1_U_n_397;
  wire clefia_s1_U_n_398;
  wire clefia_s1_U_n_399;
  wire clefia_s1_U_n_40;
  wire clefia_s1_U_n_400;
  wire clefia_s1_U_n_401;
  wire clefia_s1_U_n_402;
  wire clefia_s1_U_n_403;
  wire clefia_s1_U_n_404;
  wire clefia_s1_U_n_405;
  wire clefia_s1_U_n_406;
  wire clefia_s1_U_n_407;
  wire clefia_s1_U_n_41;
  wire clefia_s1_U_n_416;
  wire clefia_s1_U_n_417;
  wire clefia_s1_U_n_418;
  wire clefia_s1_U_n_419;
  wire clefia_s1_U_n_42;
  wire clefia_s1_U_n_420;
  wire clefia_s1_U_n_421;
  wire clefia_s1_U_n_422;
  wire clefia_s1_U_n_423;
  wire clefia_s1_U_n_424;
  wire clefia_s1_U_n_425;
  wire clefia_s1_U_n_426;
  wire clefia_s1_U_n_427;
  wire clefia_s1_U_n_428;
  wire clefia_s1_U_n_429;
  wire clefia_s1_U_n_43;
  wire clefia_s1_U_n_430;
  wire clefia_s1_U_n_431;
  wire clefia_s1_U_n_432;
  wire clefia_s1_U_n_433;
  wire clefia_s1_U_n_434;
  wire clefia_s1_U_n_435;
  wire clefia_s1_U_n_436;
  wire clefia_s1_U_n_437;
  wire clefia_s1_U_n_438;
  wire clefia_s1_U_n_439;
  wire clefia_s1_U_n_44;
  wire clefia_s1_U_n_440;
  wire clefia_s1_U_n_441;
  wire clefia_s1_U_n_442;
  wire clefia_s1_U_n_443;
  wire clefia_s1_U_n_444;
  wire clefia_s1_U_n_445;
  wire clefia_s1_U_n_446;
  wire clefia_s1_U_n_45;
  wire clefia_s1_U_n_452;
  wire clefia_s1_U_n_453;
  wire clefia_s1_U_n_454;
  wire clefia_s1_U_n_455;
  wire clefia_s1_U_n_456;
  wire clefia_s1_U_n_457;
  wire clefia_s1_U_n_458;
  wire clefia_s1_U_n_459;
  wire clefia_s1_U_n_46;
  wire clefia_s1_U_n_460;
  wire clefia_s1_U_n_461;
  wire clefia_s1_U_n_462;
  wire clefia_s1_U_n_463;
  wire clefia_s1_U_n_464;
  wire clefia_s1_U_n_465;
  wire clefia_s1_U_n_466;
  wire clefia_s1_U_n_467;
  wire clefia_s1_U_n_468;
  wire clefia_s1_U_n_47;
  wire clefia_s1_U_n_473;
  wire clefia_s1_U_n_474;
  wire clefia_s1_U_n_475;
  wire clefia_s1_U_n_478;
  wire clefia_s1_U_n_479;
  wire clefia_s1_U_n_48;
  wire clefia_s1_U_n_480;
  wire clefia_s1_U_n_481;
  wire clefia_s1_U_n_482;
  wire clefia_s1_U_n_49;
  wire clefia_s1_U_n_50;
  wire clefia_s1_U_n_51;
  wire clefia_s1_U_n_52;
  wire clefia_s1_U_n_53;
  wire clefia_s1_U_n_54;
  wire clefia_s1_U_n_55;
  wire clefia_s1_U_n_56;
  wire clefia_s1_U_n_57;
  wire clefia_s1_U_n_58;
  wire clefia_s1_U_n_59;
  wire clefia_s1_U_n_60;
  wire clefia_s1_U_n_61;
  wire clefia_s1_U_n_62;
  wire clefia_s1_U_n_63;
  wire clefia_s1_U_n_64;
  wire clefia_s1_U_n_65;
  wire clefia_s1_U_n_66;
  wire clefia_s1_U_n_67;
  wire clefia_s1_U_n_68;
  wire clefia_s1_U_n_69;
  wire clefia_s1_U_n_70;
  wire clefia_s1_U_n_71;
  wire clefia_s1_U_n_72;
  wire clefia_s1_U_n_73;
  wire clefia_s1_U_n_74;
  wire clefia_s1_U_n_75;
  wire clefia_s1_U_n_76;
  wire clefia_s1_U_n_77;
  wire clefia_s1_U_n_78;
  wire clefia_s1_U_n_79;
  wire clefia_s1_U_n_80;
  wire clefia_s1_U_n_81;
  wire clefia_s1_U_n_82;
  wire clefia_s1_U_n_83;
  wire clefia_s1_U_n_84;
  wire clefia_s1_U_n_85;
  wire clefia_s1_U_n_86;
  wire clefia_s1_U_n_87;
  wire clefia_s1_U_n_88;
  wire clefia_s1_U_n_89;
  wire clefia_s1_U_n_90;
  wire clefia_s1_U_n_91;
  wire clefia_s1_U_n_92;
  wire clefia_s1_U_n_93;
  wire clefia_s1_U_n_94;
  wire clefia_s1_U_n_95;
  wire clefia_s1_U_n_96;
  wire clefia_s1_U_n_97;
  wire clefia_s1_U_n_98;
  wire clefia_s1_U_n_99;
  wire clefia_s1_ce3;
  wire clefia_s1_ce4;
  wire [7:0]clefia_s1_q2;
  wire [7:0]clefia_s1_q3;
  wire [7:0]clefia_s1_q4;
  wire control_s_axi_U_n_102;
  wire control_s_axi_U_n_106;
  wire control_s_axi_U_n_109;
  wire control_s_axi_U_n_113;
  wire control_s_axi_U_n_114;
  wire control_s_axi_U_n_115;
  wire control_s_axi_U_n_116;
  wire control_s_axi_U_n_117;
  wire control_s_axi_U_n_118;
  wire control_s_axi_U_n_119;
  wire control_s_axi_U_n_120;
  wire control_s_axi_U_n_121;
  wire control_s_axi_U_n_122;
  wire control_s_axi_U_n_123;
  wire control_s_axi_U_n_124;
  wire control_s_axi_U_n_125;
  wire control_s_axi_U_n_126;
  wire control_s_axi_U_n_127;
  wire control_s_axi_U_n_20;
  wire control_s_axi_U_n_68;
  wire control_s_axi_U_n_72;
  wire control_s_axi_U_n_73;
  wire control_s_axi_U_n_74;
  wire control_s_axi_U_n_75;
  wire control_s_axi_U_n_76;
  wire control_s_axi_U_n_77;
  wire control_s_axi_U_n_78;
  wire control_s_axi_U_n_79;
  wire control_s_axi_U_n_81;
  wire control_s_axi_U_n_82;
  wire control_s_axi_U_n_83;
  wire control_s_axi_U_n_84;
  wire control_s_axi_U_n_85;
  wire control_s_axi_U_n_86;
  wire control_s_axi_U_n_87;
  wire control_s_axi_U_n_88;
  wire control_s_axi_U_n_89;
  wire control_s_axi_U_n_90;
  wire control_s_axi_U_n_91;
  wire control_s_axi_U_n_94;
  wire control_s_axi_U_n_97;
  wire interrupt;
  wire [7:2]or_ln127_100_fu_17381_p3;
  wire [7:2]or_ln127_101_fu_17387_p3;
  wire [5:2]or_ln127_102_fu_17393_p3;
  wire [7:2]or_ln127_103_fu_16419_p3;
  wire [7:2]or_ln127_104_fu_16425_p3;
  wire [7:1]or_ln127_105_fu_16431_p3;
  wire [7:1]or_ln127_106_fu_16437_p3;
  wire [7:2]or_ln127_107_fu_18507_p3;
  wire [7:0]or_ln127_108_fu_18513_p3;
  wire [7:2]or_ln127_109_fu_18519_p3;
  wire [7:0]or_ln127_10_fu_3386_p3;
  wire [7:0]or_ln127_110_fu_18525_p3;
  wire [7:0]or_ln127_111_fu_17551_p3;
  wire [7:1]or_ln127_112_fu_17557_p3;
  wire [7:1]or_ln127_113_fu_17563_p3;
  wire [4:2]or_ln127_114_fu_17569_p3;
  wire [7:0]or_ln127_115_fu_19639_p3;
  wire [7:2]or_ln127_116_fu_19645_p3;
  wire [7:2]or_ln127_117_fu_19651_p3;
  wire [5:2]or_ln127_118_fu_19657_p3;
  wire [7:2]or_ln127_119_fu_18683_p3;
  wire [7:2]or_ln127_11_fu_5082_p3;
  wire [7:2]or_ln127_120_fu_18689_p3;
  wire [7:1]or_ln127_121_fu_18695_p3;
  wire [7:1]or_ln127_122_fu_18701_p3;
  wire [7:2]or_ln127_123_fu_20771_p3;
  wire [7:2]or_ln127_124_fu_20777_p3;
  wire [7:2]or_ln127_125_fu_20783_p3;
  wire [7:2]or_ln127_126_fu_20789_p3;
  wire [7:0]or_ln127_127_fu_19815_p3;
  wire [7:1]or_ln127_128_fu_19821_p3;
  wire [7:1]or_ln127_129_fu_19827_p3;
  wire [3:2]or_ln127_12_fu_4611_p3;
  wire [7:0]or_ln127_12_reg_22978;
  wire [4:2]or_ln127_130_fu_19833_p3;
  wire [7:0]or_ln127_131_fu_21579_p3;
  wire [7:2]or_ln127_132_fu_21585_p3;
  wire [7:2]or_ln127_133_fu_21591_p3;
  wire [5:2]or_ln127_134_fu_21597_p3;
  wire [7:1]or_ln127_135_fu_20947_p3;
  wire [7:1]or_ln127_136_fu_20953_p3;
  wire [7:1]or_ln127_137_fu_20959_p3;
  wire [7:1]or_ln127_138_fu_20965_p3;
  wire [7:0]or_ln127_139_fu_22234_p3;
  wire [5:2]or_ln127_13_fu_4619_p3;
  wire [7:2]or_ln127_140_fu_22240_p3;
  wire [7:0]or_ln127_141_fu_22246_p3;
  wire [7:2]or_ln127_142_fu_22252_p3;
  wire [5:2]or_ln127_14_fu_4625_p3;
  wire [5:2]or_ln127_19_reg_23094;
  wire [5:2]or_ln127_1_fu_3244_p3;
  wire [7:0]or_ln127_1_reg_22785;
  wire [7:0]or_ln127_20_reg_23112;
  wire [7:2]or_ln127_21_reg_23124;
  wire [7:0]or_ln127_22_reg_23130;
  wire [7:0]or_ln127_23_reg_23000;
  wire [4:2]or_ln127_24_reg_23011;
  wire [7:0]or_ln127_25_reg_23016;
  wire [7:1]or_ln127_26_reg_23021;
  wire [5:2]or_ln127_27_fu_7178_p3;
  wire [7:0]or_ln127_28_fu_7184_p3;
  wire [7:2]or_ln127_29_fu_7190_p3;
  wire [4:2]or_ln127_2_fu_2656_p3;
  wire [7:0]or_ln127_2_reg_22616;
  wire [7:0]or_ln127_30_fu_7196_p3;
  wire [4:2]or_ln127_31_fu_6222_p3;
  wire [4:2]or_ln127_32_fu_6228_p3;
  wire [7:1]or_ln127_33_fu_6234_p3;
  wire [7:0]or_ln127_34_fu_6240_p3;
  wire [5:2]or_ln127_35_fu_8310_p3;
  wire [7:0]or_ln127_36_fu_8316_p3;
  wire [7:2]or_ln127_37_fu_8322_p3;
  wire [7:0]or_ln127_38_fu_8328_p3;
  wire [4:2]or_ln127_39_fu_7354_p3;
  wire [5:2]or_ln127_3_fu_3250_p3;
  wire [7:0]or_ln127_3_reg_22790;
  wire [4:2]or_ln127_40_fu_7360_p3;
  wire [7:1]or_ln127_41_fu_7366_p3;
  wire [7:0]or_ln127_42_fu_7372_p3;
  wire [5:2]or_ln127_43_fu_9442_p3;
  wire [7:0]or_ln127_44_fu_9448_p3;
  wire [7:2]or_ln127_45_fu_9454_p3;
  wire [7:0]or_ln127_46_fu_9460_p3;
  wire [4:2]or_ln127_47_fu_8486_p3;
  wire [4:2]or_ln127_48_fu_8492_p3;
  wire [7:1]or_ln127_49_fu_8498_p3;
  wire [4:2]or_ln127_4_fu_2662_p3;
  wire [7:0]or_ln127_4_reg_22621;
  wire [7:0]or_ln127_50_fu_8504_p3;
  wire [5:2]or_ln127_51_fu_10574_p3;
  wire [7:0]or_ln127_52_fu_10580_p3;
  wire [7:2]or_ln127_53_fu_10586_p3;
  wire [7:0]or_ln127_54_fu_10592_p3;
  wire [4:2]or_ln127_55_fu_9618_p3;
  wire [4:2]or_ln127_56_fu_9624_p3;
  wire [7:1]or_ln127_57_fu_9630_p3;
  wire [7:0]or_ln127_58_fu_9636_p3;
  wire [5:2]or_ln127_59_fu_11706_p3;
  wire [4:2]or_ln127_5_fu_3290_p3;
  wire [5:2]or_ln127_60_fu_11712_p3;
  wire [7:0]or_ln127_61_fu_11718_p3;
  wire [7:2]or_ln127_62_fu_11724_p3;
  wire [4:2]or_ln127_63_fu_10750_p3;
  wire [4:2]or_ln127_64_fu_10756_p3;
  wire [7:1]or_ln127_65_fu_10762_p3;
  wire [7:0]or_ln127_66_fu_10768_p3;
  wire [7:2]or_ln127_67_fu_12607_p3;
  wire [7:0]or_ln127_68_fu_12613_p3;
  wire [5:2]or_ln127_69_fu_12619_p3;
  wire [4:2]or_ln127_6_fu_2862_p3;
  wire [7:0]or_ln127_6_reg_22669;
  wire [7:2]or_ln127_70_fu_12625_p3;
  wire [7:1]or_ln127_71_fu_11882_p3;
  wire [7:0]or_ln127_72_fu_11888_p3;
  wire [4:2]or_ln127_73_fu_11894_p3;
  wire [7:1]or_ln127_74_fu_11900_p3;
  wire [7:2]or_ln127_75_fu_14133_p3;
  wire [7:0]or_ln127_76_fu_14139_p3;
  wire [5:2]or_ln127_77_fu_13670_p3;
  wire [5:2]or_ln127_78_fu_13676_p3;
  wire [4:2]or_ln127_82_fu_13024_p3;
  wire [7:0]or_ln127_83_fu_15111_p3;
  wire [7:2]or_ln127_84_fu_15117_p3;
  wire [7:2]or_ln127_85_fu_15123_p3;
  wire [5:2]or_ln127_86_fu_15129_p3;
  wire [7:0]or_ln127_87_reg_24431;
  wire [4:2]or_ln127_88_reg_24442;
  wire [7:0]or_ln127_89_reg_24447;
  wire [7:1]or_ln127_8_fu_3380_p3;
  wire [7:1]or_ln127_90_reg_24452;
  wire [7:2]or_ln127_91_fu_16243_p3;
  wire [7:0]or_ln127_92_fu_16249_p3;
  wire [7:2]or_ln127_93_fu_16255_p3;
  wire [7:0]or_ln127_94_fu_16261_p3;
  wire [7:0]or_ln127_95_fu_15287_p3;
  wire [7:1]or_ln127_96_fu_15293_p3;
  wire [7:1]or_ln127_97_fu_15299_p3;
  wire [4:2]or_ln127_98_fu_15305_p3;
  wire [7:0]or_ln127_99_fu_17375_p3;
  wire [5:2]or_ln127_9_fu_3112_p3;
  wire [7:0]or_ln127_9_reg_22743;
  wire [7:2]or_ln127_s_fu_3118_p3;
  wire [7:0]or_ln127_s_reg_22748;
  wire [7:1]or_ln_fu_2868_p3;
  wire [7:0]or_ln_reg_22674;
  wire [7:0]p_1_in;
  wire pt_ce01;
  wire pt_ce011;
  wire pt_ce012;
  wire pt_ce01529_out;
  wire pt_ce04;
  wire [7:0]pt_load_10_reg_22549;
  wire [7:0]pt_load_11_reg_22585;
  wire [7:0]pt_load_1_reg_22394;
  wire [7:0]pt_load_2_reg_22425;
  wire [7:0]pt_load_3_reg_22456;
  wire [7:0]pt_load_8_reg_22487;
  wire [7:0]pt_load_9_reg_22518;
  wire [7:0]pt_load_reg_22379;
  wire [7:0]pt_load_reg_22379_pp0_iter1_reg;
  wire [7:0]pt_q0;
  wire [7:0]q0_reg;
  wire [7:0]q0_reg_1;
  wire [7:0]q1_reg;
  wire [7:0]q1_reg_0;
  wire [7:0]reg_1816;
  wire reg_18160;
  wire [7:0]reg_1820;
  wire \reg_1820[7]_i_3_n_0 ;
  wire [7:0]reg_1825;
  wire [7:0]reg_1832;
  wire reg_18325;
  wire \reg_1832[7]_i_3_n_0 ;
  wire \reg_1832[7]_i_4_n_0 ;
  wire \reg_1832[7]_i_6_n_0 ;
  wire [7:0]reg_1839;
  wire \reg_1839[7]_i_3_n_0 ;
  wire reg_1846;
  wire \reg_1846[3]_i_3_n_0 ;
  wire \reg_1846[7]_i_3_n_0 ;
  wire \reg_1846[7]_i_4_n_0 ;
  wire \reg_1846[7]_i_6_n_0 ;
  wire \reg_1846[7]_i_7_n_0 ;
  wire \reg_1846_reg_n_0_[0] ;
  wire \reg_1846_reg_n_0_[1] ;
  wire \reg_1846_reg_n_0_[2] ;
  wire \reg_1846_reg_n_0_[3] ;
  wire \reg_1846_reg_n_0_[4] ;
  wire \reg_1846_reg_n_0_[5] ;
  wire \reg_1846_reg_n_0_[6] ;
  wire \reg_1846_reg_n_0_[7] ;
  wire \reg_1854[7]_i_3_n_0 ;
  wire \reg_1854[7]_i_4_n_0 ;
  wire \reg_1854[7]_i_5_n_0 ;
  wire \reg_1854[7]_i_6_n_0 ;
  wire \reg_1854[7]_i_8_n_0 ;
  wire \reg_1854[7]_i_9_n_0 ;
  wire \reg_1854_reg_n_0_[0] ;
  wire \reg_1854_reg_n_0_[1] ;
  wire \reg_1854_reg_n_0_[2] ;
  wire \reg_1854_reg_n_0_[3] ;
  wire \reg_1854_reg_n_0_[4] ;
  wire \reg_1854_reg_n_0_[5] ;
  wire \reg_1854_reg_n_0_[6] ;
  wire \reg_1854_reg_n_0_[7] ;
  wire reg_1862;
  wire \reg_1862[3]_i_3_n_0 ;
  wire \reg_1862[6]_i_3_n_0 ;
  wire \reg_1862[7]_i_3_n_0 ;
  wire \reg_1862_reg_n_0_[0] ;
  wire \reg_1862_reg_n_0_[1] ;
  wire \reg_1862_reg_n_0_[2] ;
  wire \reg_1862_reg_n_0_[3] ;
  wire \reg_1862_reg_n_0_[4] ;
  wire \reg_1862_reg_n_0_[5] ;
  wire \reg_1862_reg_n_0_[6] ;
  wire \reg_1862_reg_n_0_[7] ;
  wire [7:0]reg_1870;
  wire \reg_1870[7]_i_1_n_0 ;
  wire \reg_1877[7]_i_1_n_0 ;
  wire \reg_1877_reg_n_0_[0] ;
  wire \reg_1877_reg_n_0_[1] ;
  wire \reg_1877_reg_n_0_[2] ;
  wire \reg_1877_reg_n_0_[3] ;
  wire \reg_1877_reg_n_0_[4] ;
  wire \reg_1877_reg_n_0_[5] ;
  wire \reg_1877_reg_n_0_[6] ;
  wire \reg_1877_reg_n_0_[7] ;
  wire [7:0]reg_1883;
  wire reg_188313_out;
  wire [7:0]reg_1890;
  wire \reg_1890[7]_i_1_n_0 ;
  wire \reg_1890[7]_i_3_n_0 ;
  wire \reg_1890[7]_i_4_n_0 ;
  wire \reg_1896[7]_i_1_n_0 ;
  wire \reg_1896[7]_i_3_n_0 ;
  wire \reg_1896[7]_i_4_n_0 ;
  wire \reg_1896_reg_n_0_[0] ;
  wire \reg_1896_reg_n_0_[1] ;
  wire \reg_1896_reg_n_0_[2] ;
  wire \reg_1896_reg_n_0_[3] ;
  wire \reg_1896_reg_n_0_[4] ;
  wire \reg_1896_reg_n_0_[5] ;
  wire \reg_1896_reg_n_0_[6] ;
  wire \reg_1896_reg_n_0_[7] ;
  wire [7:0]reg_1901;
  wire \reg_1901[7]_i_1_n_0 ;
  wire \reg_1901[7]_i_3_n_0 ;
  wire [7:0]reg_1906;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]x_assign_100_reg_24188;
  wire [7:0]x_assign_102_reg_24204;
  wire [3:0]x_assign_103_reg_24210;
  wire [4:2]x_assign_104_fu_12265_p3;
  wire [7:0]x_assign_105_reg_24226;
  wire [4:2]x_assign_107_fu_12459_p3;
  wire [7:1]x_assign_108_reg_24076;
  wire [7:1]x_assign_109_reg_24082;
  wire [3:1]x_assign_110_reg_24098;
  wire [7:0]x_assign_111_reg_24114;
  wire [7:0]x_assign_112_reg_24332;
  wire [7:0]x_assign_114_reg_24348;
  wire [3:0]x_assign_115_reg_24400;
  wire [7:0]x_assign_117_reg_24354;
  wire [4:2]x_assign_119_fu_13470_p3;
  wire [7:0]x_assign_120_reg_24267;
  wire [3:0]x_assign_124_reg_24519;
  wire [7:0]x_assign_126_reg_24535;
  wire [7:0]x_assign_127_reg_24541;
  wire [7:0]x_assign_129_reg_24557;
  wire [3:1]x_assign_12_reg_22722;
  wire [7:1]x_assign_132_reg_24425;
  wire [7:0]x_assign_134_reg_24436;
  wire [7:0]x_assign_136_reg_24707;
  wire [7:0]x_assign_138_reg_24723;
  wire [7:0]x_assign_139_reg_24729;
  wire [7:0]x_assign_13_reg_22764;
  wire [7:0]x_assign_141_reg_24745;
  wire [7:0]x_assign_144_reg_24583;
  wire [3:1]x_assign_145_reg_24589;
  wire [7:1]x_assign_146_reg_24605;
  wire [7:1]x_assign_147_reg_24621;
  wire [3:0]x_assign_148_reg_24895;
  wire [7:0]x_assign_150_reg_24911;
  wire [7:0]x_assign_151_reg_24917;
  wire [7:0]x_assign_153_reg_24933;
  wire [7:1]x_assign_156_reg_24771;
  wire [7:0]x_assign_157_reg_24777;
  wire [7:0]x_assign_158_reg_24793;
  wire [7:1]x_assign_159_reg_24809;
  wire [7:1]x_assign_15_reg_22690;
  wire [7:0]x_assign_160_reg_25083;
  wire [7:0]x_assign_162_reg_25099;
  wire [7:0]x_assign_163_reg_25105;
  wire [7:0]x_assign_165_reg_25121;
  wire [7:0]x_assign_168_reg_24959;
  wire [3:1]x_assign_169_reg_24965;
  wire [7:0]x_assign_16_reg_22892;
  wire [7:1]x_assign_170_reg_24981;
  wire [7:1]x_assign_171_reg_24997;
  wire [3:0]x_assign_172_reg_25271;
  wire [7:0]x_assign_174_reg_25287;
  wire [7:0]x_assign_175_reg_25293;
  wire [7:0]x_assign_177_reg_25309;
  wire [7:1]x_assign_180_reg_25147;
  wire [7:0]x_assign_181_reg_25153;
  wire [7:0]x_assign_182_reg_25169;
  wire [7:1]x_assign_183_reg_25185;
  wire [7:0]x_assign_184_reg_25459;
  wire [7:0]x_assign_186_reg_25475;
  wire [7:0]x_assign_187_reg_25481;
  wire [7:0]x_assign_189_reg_25497;
  wire [7:0]x_assign_18_reg_22937;
  wire [7:0]x_assign_192_reg_25340;
  wire [3:1]x_assign_193_reg_25346;
  wire [7:1]x_assign_194_reg_25362;
  wire [7:1]x_assign_195_reg_25378;
  wire [3:0]x_assign_196_reg_25627;
  wire [7:0]x_assign_198_reg_25643;
  wire [7:0]x_assign_199_reg_25649;
  wire [3:0]x_assign_19_reg_22973;
  wire [7:0]x_assign_1_reg_22497;
  wire [7:0]x_assign_201_reg_25665;
  wire [7:1]x_assign_204_reg_25523;
  wire [7:1]x_assign_205_reg_25529;
  wire [7:1]x_assign_206_reg_25545;
  wire [7:1]x_assign_207_reg_25561;
  wire [7:0]x_assign_210_reg_25736;
  wire [7:0]x_assign_211_reg_25742;
  wire [7:0]x_assign_21_reg_22846;
  wire [7:0]x_assign_28_reg_23088;
  wire [7:0]x_assign_2_reg_22409;
  wire [3:0]x_assign_30_reg_23100;
  wire [3:0]x_assign_31_reg_23106;
  wire [7:0]x_assign_33_reg_23118;
  wire [7:1]x_assign_36_reg_22994;
  wire [7:0]x_assign_38_reg_23005;
  wire [7:0]x_assign_3_reg_22564;
  wire [7:0]x_assign_40_reg_23260;
  wire [3:0]x_assign_42_reg_23276;
  wire [3:0]x_assign_43_reg_23282;
  wire [7:0]x_assign_45_reg_23298;
  wire [3:1]x_assign_48_reg_23136;
  wire [4:2]x_assign_49_fu_5856_p3;
  wire [7:0]x_assign_49_reg_23142;
  wire [4:2]x_assign_4_fu_2485_p3;
  wire [4:2]x_assign_50_fu_5932_p3;
  wire [7:0]x_assign_50_reg_23158;
  wire [7:1]x_assign_51_reg_23174;
  wire [7:0]x_assign_52_reg_23448;
  wire [3:0]x_assign_54_reg_23464;
  wire [3:0]x_assign_55_reg_23470;
  wire [7:0]x_assign_57_reg_23486;
  wire [7:0]x_assign_5_reg_22595;
  wire [3:1]x_assign_60_reg_23324;
  wire [7:0]x_assign_61_reg_23330;
  wire [7:0]x_assign_62_reg_23346;
  wire [7:1]x_assign_63_reg_23362;
  wire [7:0]x_assign_64_reg_23636;
  wire [3:0]x_assign_66_reg_23652;
  wire [3:0]x_assign_67_reg_23658;
  wire [7:0]x_assign_69_reg_23674;
  wire [7:0]x_assign_6_reg_22471;
  wire [3:1]x_assign_72_reg_23512;
  wire [7:0]x_assign_73_reg_23518;
  wire [7:0]x_assign_74_reg_23534;
  wire [7:1]x_assign_75_reg_23550;
  wire [7:0]x_assign_76_reg_23824;
  wire [3:0]x_assign_78_reg_23840;
  wire [3:0]x_assign_79_reg_23846;
  wire [7:0]x_assign_7_reg_22632;
  wire [7:0]x_assign_81_reg_23862;
  wire [3:1]x_assign_84_reg_23700;
  wire [7:0]x_assign_85_reg_23706;
  wire [7:0]x_assign_86_reg_23722;
  wire [7:1]x_assign_87_reg_23738;
  wire [7:0]x_assign_88_reg_24012;
  wire [7:0]x_assign_90_reg_24028;
  wire [7:0]x_assign_91_reg_24034;
  wire [3:0]x_assign_93_reg_24050;
  wire [3:1]x_assign_96_reg_23888;
  wire [7:0]x_assign_97_reg_23894;
  wire [7:0]x_assign_98_reg_23910;
  wire [7:1]x_assign_99_reg_23926;
  wire [7:0]x_assign_9_reg_22533;
  wire [7:1]x_assign_s_reg_22440;
  wire [7:0]xor_ln117_107_fu_8532_p2;
  wire [7:0]xor_ln117_107_reg_23596;
  wire [7:0]xor_ln117_108_fu_8560_p2;
  wire [7:0]xor_ln117_108_reg_23601;
  wire [7:0]xor_ln117_109_fu_8588_p2;
  wire [7:0]xor_ln117_109_reg_23606;
  wire [7:0]xor_ln117_110_fu_8616_p2;
  wire [7:0]xor_ln117_110_reg_23611;
  wire [7:0]xor_ln117_11_fu_2846_p2;
  wire [7:0]xor_ln117_11_reg_22653;
  wire [7:0]xor_ln117_123_fu_9664_p2;
  wire [7:0]xor_ln117_123_reg_23784;
  wire [7:0]xor_ln117_124_fu_9692_p2;
  wire [7:0]xor_ln117_124_reg_23789;
  wire [7:0]xor_ln117_125_fu_9720_p2;
  wire [7:0]xor_ln117_125_reg_23794;
  wire [7:0]xor_ln117_126_fu_9748_p2;
  wire [7:0]xor_ln117_126_reg_23799;
  wire [7:0]xor_ln117_139_fu_10796_p2;
  wire [7:0]xor_ln117_139_reg_23972;
  wire [7:0]xor_ln117_140_fu_10824_p2;
  wire [7:0]xor_ln117_140_reg_23977;
  wire [7:0]xor_ln117_141_fu_10852_p2;
  wire [7:0]xor_ln117_141_reg_23982;
  wire [7:0]xor_ln117_142_fu_10880_p2;
  wire [7:0]xor_ln117_142_reg_23987;
  wire [7:0]xor_ln117_14_fu_2902_p2;
  wire [7:0]xor_ln117_14_reg_22679;
  wire [7:0]xor_ln117_150_fu_12733_p2;
  wire [7:0]xor_ln117_150_reg_24283;
  wire [7:0]xor_ln117_155_fu_11928_p2;
  wire [7:0]xor_ln117_155_reg_24160;
  wire [7:0]xor_ln117_156_fu_11956_p2;
  wire [7:0]xor_ln117_156_reg_24166;
  wire [7:0]xor_ln117_157_fu_11984_p2;
  wire [7:0]xor_ln117_157_reg_24171;
  wire [7:0]xor_ln117_158_fu_12012_p2;
  wire [7:0]xor_ln117_158_reg_24177;
  wire [7:0]xor_ln117_15_fu_3020_p2;
  wire [7:0]xor_ln117_15_reg_22711;
  wire [7:0]xor_ln117_164_fu_13704_p2;
  wire [7:0]xor_ln117_164_reg_24415;
  wire \xor_ln117_164_reg_24415[2]_i_2_n_0 ;
  wire \xor_ln117_164_reg_24415[3]_i_2_n_0 ;
  wire \xor_ln117_164_reg_24415[4]_i_2_n_0 ;
  wire [7:0]xor_ln117_166_fu_13731_p2;
  wire [7:0]xor_ln117_166_reg_24420;
  wire [7:0]xor_ln117_171_fu_13053_p2;
  wire [7:0]xor_ln117_171_reg_24303;
  wire [7:0]xor_ln117_172_fu_13083_p2;
  wire [7:0]xor_ln117_172_reg_24309;
  wire [7:0]xor_ln117_173_fu_13112_p2;
  wire [7:0]xor_ln117_173_reg_24315;
  wire [7:0]xor_ln117_174_fu_13142_p2;
  wire [7:0]xor_ln117_174_reg_24321;
  wire \xor_ln117_174_reg_24321[2]_i_2_n_0 ;
  wire [7:0]xor_ln117_187_fu_14261_p2;
  wire [7:0]xor_ln117_187_reg_24489;
  wire [7:0]xor_ln117_188_fu_14097_p2;
  wire [7:0]xor_ln117_188_reg_24457;
  wire [7:0]xor_ln117_189_fu_14287_p2;
  wire [7:0]xor_ln117_189_reg_24494;
  wire [7:0]xor_ln117_190_fu_14127_p2;
  wire [7:0]xor_ln117_190_reg_24463;
  wire [7:0]xor_ln117_203_fu_15333_p2;
  wire [7:0]xor_ln117_203_reg_24667;
  wire [7:0]xor_ln117_204_fu_15361_p2;
  wire [7:0]xor_ln117_204_reg_24672;
  wire [7:0]xor_ln117_205_fu_15389_p2;
  wire [7:0]xor_ln117_205_reg_24677;
  wire [7:0]xor_ln117_206_fu_15417_p2;
  wire [7:0]xor_ln117_206_reg_24682;
  wire [7:0]xor_ln117_20_fu_3152_p2;
  wire [7:0]xor_ln117_20_reg_22753;
  wire [7:0]xor_ln117_219_fu_16465_p2;
  wire [7:0]xor_ln117_219_reg_24855;
  wire [7:0]xor_ln117_21_fu_3284_p2;
  wire [7:0]xor_ln117_21_reg_22795;
  wire [7:0]xor_ln117_220_fu_16493_p2;
  wire [7:0]xor_ln117_220_reg_24860;
  wire [7:0]xor_ln117_221_fu_16521_p2;
  wire [7:0]xor_ln117_221_reg_24865;
  wire [7:0]xor_ln117_222_fu_16549_p2;
  wire [7:0]xor_ln117_222_reg_24870;
  wire [7:0]xor_ln117_22_fu_3538_p2;
  wire [7:0]xor_ln117_22_reg_22835;
  wire [7:0]xor_ln117_235_fu_17597_p2;
  wire [7:0]xor_ln117_235_reg_25043;
  wire [7:0]xor_ln117_236_fu_17625_p2;
  wire [7:0]xor_ln117_236_reg_25048;
  wire [7:0]xor_ln117_237_fu_17653_p2;
  wire [7:0]xor_ln117_237_reg_25053;
  wire [7:0]xor_ln117_238_fu_17681_p2;
  wire [7:0]xor_ln117_238_reg_25058;
  wire [7:0]xor_ln117_23_fu_3738_p2;
  wire [7:0]xor_ln117_23_reg_22882;
  wire [7:0]xor_ln117_251_fu_18729_p2;
  wire [7:0]xor_ln117_251_reg_25231;
  wire [7:0]xor_ln117_252_fu_18757_p2;
  wire [7:0]xor_ln117_252_reg_25236;
  wire [7:0]xor_ln117_253_fu_18785_p2;
  wire [7:0]xor_ln117_253_reg_25241;
  wire [7:0]xor_ln117_254_fu_18813_p2;
  wire [7:0]xor_ln117_254_reg_25246;
  wire [7:0]xor_ln117_268_fu_19890_p2;
  wire [7:0]xor_ln117_268_reg_25424;
  wire [7:0]xor_ln117_269_fu_19917_p2;
  wire [7:0]xor_ln117_269_reg_25429;
  wire [7:0]xor_ln117_270_fu_19945_p2;
  wire [7:0]xor_ln117_270_reg_25434;
  wire [7:0]xor_ln117_276_fu_21652_p2;
  wire [7:0]xor_ln117_276_reg_25691;
  wire [7:0]xor_ln117_277_fu_21679_p2;
  wire [7:0]xor_ln117_277_reg_25696;
  wire [7:0]xor_ln117_278_fu_21706_p2;
  wire [7:0]xor_ln117_278_reg_25701;
  wire [7:0]xor_ln117_28_fu_3414_p2;
  wire [7:0]xor_ln117_28_reg_22801;
  wire [7:0]xor_ln117_294_fu_22274_p2;
  wire [7:0]xor_ln117_294_reg_25784;
  wire [7:0]xor_ln117_295_fu_20999_p2;
  wire [7:0]xor_ln117_295_reg_25607;
  wire [7:0]xor_ln117_296_fu_21033_p2;
  wire [7:0]xor_ln117_296_reg_25612;
  wire [7:0]xor_ln117_297_fu_21067_p2;
  wire [7:0]xor_ln117_297_reg_25617;
  wire [7:0]xor_ln117_298_fu_21101_p2;
  wire [7:0]xor_ln117_298_reg_25622;
  wire [7:0]xor_ln117_299_fu_22307_p2;
  wire [7:0]xor_ln117_299_reg_25789;
  wire [7:0]xor_ln117_29_fu_3441_p2;
  wire [7:0]xor_ln117_29_reg_22807;
  wire [7:0]xor_ln117_300_fu_22340_p2;
  wire [7:0]xor_ln117_300_reg_25794;
  wire [7:1]xor_ln117_301_fu_22368_p2;
  wire [7:0]xor_ln117_301_reg_25799;
  wire \xor_ln117_301_reg_25799[0]_i_1_n_0 ;
  wire \xor_ln117_301_reg_25799[4]_i_1_n_0 ;
  wire [7:0]xor_ln117_30_fu_3469_p2;
  wire [7:0]xor_ln117_30_reg_22813;
  wire [7:0]xor_ln117_31_fu_3496_p2;
  wire [7:0]xor_ln117_31_reg_22819;
  wire [7:0]xor_ln117_37_fu_4653_p2;
  wire [7:0]xor_ln117_37_reg_22984;
  wire \xor_ln117_37_reg_22984[3]_i_2_n_0 ;
  wire \xor_ln117_37_reg_22984[4]_i_2_n_0 ;
  wire [7:0]xor_ln117_39_fu_4680_p2;
  wire [7:0]xor_ln117_39_reg_22989;
  wire [7:0]xor_ln117_44_fu_4231_p2;
  wire [7:0]xor_ln117_44_reg_22908;
  wire [7:0]xor_ln117_45_fu_4260_p2;
  wire [7:0]xor_ln117_45_reg_22914;
  wire [7:0]xor_ln117_46_fu_4289_p2;
  wire [7:0]xor_ln117_46_reg_22920;
  wire [7:0]xor_ln117_47_fu_4319_p2;
  wire [7:0]xor_ln117_47_reg_22926;
  wire [7:0]xor_ln117_5_fu_2696_p2;
  wire [7:0]xor_ln117_5_reg_22626;
  wire [7:0]xor_ln117_60_fu_5202_p2;
  wire [7:0]xor_ln117_60_reg_23058;
  wire [7:0]xor_ln117_61_fu_5046_p2;
  wire [7:0]xor_ln117_61_reg_23026;
  wire \xor_ln117_61_reg_23026[2]_i_3_n_0 ;
  wire [7:0]xor_ln117_62_fu_5228_p2;
  wire [7:0]xor_ln117_62_reg_23063;
  wire [7:0]xor_ln117_63_fu_5076_p2;
  wire [7:0]xor_ln117_63_reg_23032;
  wire [7:0]xor_ln117_75_fu_6268_p2;
  wire [7:0]xor_ln117_75_reg_23220;
  wire [7:0]xor_ln117_76_fu_6296_p2;
  wire [7:0]xor_ln117_76_reg_23225;
  wire [7:0]xor_ln117_77_fu_6324_p2;
  wire [7:0]xor_ln117_77_reg_23230;
  wire [7:0]xor_ln117_78_fu_6352_p2;
  wire [7:0]xor_ln117_78_reg_23235;
  wire [7:0]xor_ln117_835_fu_22228_p2;
  wire [7:0]xor_ln117_835_reg_25778;
  wire [7:0]xor_ln117_91_fu_7400_p2;
  wire [7:0]xor_ln117_91_reg_23408;
  wire [7:0]xor_ln117_92_fu_7428_p2;
  wire [7:0]xor_ln117_92_reg_23413;
  wire [7:0]xor_ln117_93_fu_7456_p2;
  wire [7:0]xor_ln117_93_reg_23418;
  wire [7:0]xor_ln117_94_fu_7484_p2;
  wire [7:0]xor_ln117_94_reg_23423;
  wire [7:0]z_130_reg_25335;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage6),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(control_s_axi_U_n_118),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_CS_fsm_pp0_stage5),
        .I5(control_s_axi_U_n_89),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_122),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_126),
        .Q(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_127),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_rep_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_rep_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_rep_i_1_n_0));
  LUT5 #(
    .INIT(32'h00B08080)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp0_stage13),
        .I4(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s0_ROM_AUTO_1R clefia_s0_U
       (.ADDRARDADDR({control_s_axi_U_n_72,control_s_axi_U_n_73,control_s_axi_U_n_74,control_s_axi_U_n_75,control_s_axi_U_n_76,control_s_axi_U_n_77,control_s_axi_U_n_78,control_s_axi_U_n_79}),
        .D(xor_ln117_47_fu_4319_p2),
        .DOADO({q1_reg[7:4],q1_reg[0]}),
        .DOBDO(clefia_s0_q2),
        .Q({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .\ap_CS_fsm_reg[10] (clefia_s0_U_n_194),
        .\ap_CS_fsm_reg[13] (clefia_s0_U_n_100),
        .\ap_CS_fsm_reg[13]_0 (clefia_s0_U_n_143),
        .\ap_CS_fsm_reg[1] ({clefia_s0_U_n_91,clefia_s0_U_n_92,clefia_s0_U_n_93,clefia_s0_U_n_94,clefia_s0_U_n_95,clefia_s0_U_n_96,clefia_s0_U_n_97,clefia_s0_U_n_98}),
        .\ap_CS_fsm_reg[1]_0 (clefia_s0_U_n_170),
        .\ap_CS_fsm_reg[2] (clefia_s0_U_n_82),
        .\ap_CS_fsm_reg[3] (clefia_s0_U_n_152),
        .\ap_CS_fsm_reg[5] (clefia_s0_U_n_147),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_rep__0(clefia_s0_U_n_111),
        .ap_enable_reg_pp0_iter1_reg_rep__0_0(clefia_s0_U_n_151),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg_rep(clefia_s0_U_n_153),
        .ap_enable_reg_pp0_iter2_reg_rep_0(clefia_s0_U_n_541),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(clefia_s0_U_n_99),
        .ap_enable_reg_pp0_iter3_reg_0(clefia_s0_U_n_193),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s0_ce2(clefia_s0_ce2),
        .clefia_s0_ce4(clefia_s0_ce4),
        .or_ln127_100_fu_17381_p3(or_ln127_100_fu_17381_p3),
        .or_ln127_101_fu_17387_p3(or_ln127_101_fu_17387_p3[7:6]),
        .or_ln127_103_fu_16419_p3({or_ln127_103_fu_16419_p3[7],or_ln127_103_fu_16419_p3[4:2]}),
        .or_ln127_104_fu_16425_p3({or_ln127_104_fu_16425_p3[7],or_ln127_104_fu_16425_p3[4:2]}),
        .or_ln127_105_fu_16431_p3(or_ln127_105_fu_16431_p3),
        .or_ln127_106_fu_16437_p3(or_ln127_106_fu_16437_p3),
        .or_ln127_107_fu_18507_p3({or_ln127_107_fu_18507_p3[7],or_ln127_107_fu_18507_p3[5:2]}),
        .or_ln127_108_fu_18513_p3({or_ln127_108_fu_18513_p3[7:2],or_ln127_108_fu_18513_p3[0]}),
        .or_ln127_109_fu_18519_p3(or_ln127_109_fu_18519_p3[7:6]),
        .or_ln127_110_fu_18525_p3({or_ln127_110_fu_18525_p3[7:6],or_ln127_110_fu_18525_p3[0]}),
        .or_ln127_111_fu_17551_p3(or_ln127_111_fu_17551_p3),
        .or_ln127_112_fu_17557_p3(or_ln127_112_fu_17557_p3),
        .or_ln127_113_fu_17563_p3(or_ln127_113_fu_17563_p3),
        .or_ln127_115_fu_19639_p3(or_ln127_115_fu_19639_p3),
        .or_ln127_116_fu_19645_p3(or_ln127_116_fu_19645_p3),
        .or_ln127_117_fu_19651_p3(or_ln127_117_fu_19651_p3[7:6]),
        .or_ln127_119_fu_18683_p3({or_ln127_119_fu_18683_p3[7],or_ln127_119_fu_18683_p3[4:2]}),
        .or_ln127_11_fu_5082_p3(or_ln127_11_fu_5082_p3),
        .or_ln127_120_fu_18689_p3({or_ln127_120_fu_18689_p3[7],or_ln127_120_fu_18689_p3[4:2]}),
        .or_ln127_121_fu_18695_p3(or_ln127_121_fu_18695_p3),
        .or_ln127_122_fu_18701_p3(or_ln127_122_fu_18701_p3),
        .or_ln127_123_fu_20771_p3(or_ln127_123_fu_20771_p3[7:6]),
        .or_ln127_124_fu_20777_p3(or_ln127_124_fu_20777_p3[7:6]),
        .or_ln127_125_fu_20783_p3(or_ln127_125_fu_20783_p3),
        .or_ln127_126_fu_20789_p3(or_ln127_126_fu_20789_p3),
        .or_ln127_127_fu_19815_p3({or_ln127_127_fu_19815_p3[6],or_ln127_127_fu_19815_p3[4:1]}),
        .or_ln127_128_fu_19821_p3(or_ln127_128_fu_19821_p3),
        .or_ln127_129_fu_19827_p3(or_ln127_129_fu_19827_p3),
        .or_ln127_12_reg_22978(or_ln127_12_reg_22978),
        .\or_ln127_12_reg_22978_reg[0] (clefia_s0_U_n_204),
        .\or_ln127_12_reg_22978_reg[0]_0 (clefia_s0_U_n_464),
        .\or_ln127_12_reg_22978_reg[1] (clefia_s0_U_n_205),
        .\or_ln127_12_reg_22978_reg[1]_0 (clefia_s0_U_n_445),
        .\or_ln127_12_reg_22978_reg[1]_1 (clefia_s0_U_n_463),
        .\or_ln127_12_reg_22978_reg[4] (clefia_s0_U_n_443),
        .\or_ln127_12_reg_22978_reg[5] (clefia_s0_U_n_255),
        .\or_ln127_12_reg_22978_reg[6] (clefia_s0_U_n_442),
        .or_ln127_131_fu_21579_p3({or_ln127_131_fu_21579_p3[7:6],or_ln127_131_fu_21579_p3[1:0]}),
        .or_ln127_132_fu_21585_p3(or_ln127_132_fu_21585_p3[7:6]),
        .or_ln127_133_fu_21591_p3(or_ln127_133_fu_21591_p3),
        .\or_ln127_19_reg_23094_reg[2] (clefia_s0_U_n_250),
        .\or_ln127_19_reg_23094_reg[2]_0 (clefia_s0_U_n_530),
        .\or_ln127_19_reg_23094_reg[3] (clefia_s0_U_n_266),
        .\or_ln127_19_reg_23094_reg[3]_0 (clefia_s0_U_n_511),
        .or_ln127_20_reg_23112(or_ln127_20_reg_23112),
        .\or_ln127_20_reg_23112_reg[0] (clefia_s0_U_n_209),
        .\or_ln127_20_reg_23112_reg[4] (clefia_s0_U_n_510),
        .\or_ln127_20_reg_23112_reg[5] (clefia_s0_U_n_254),
        .or_ln127_21_reg_23124({or_ln127_21_reg_23124[7:5],or_ln127_21_reg_23124[3:2]}),
        .or_ln127_22_reg_23130({or_ln127_22_reg_23130[7:5],or_ln127_22_reg_23130[3:0]}),
        .or_ln127_26_reg_23021(or_ln127_26_reg_23021),
        .\or_ln127_26_reg_23021_reg[4] ({xor_ln117_62_fu_5228_p2[4],xor_ln117_62_fu_5228_p2[1:0]}),
        .or_ln127_28_fu_7184_p3({or_ln127_28_fu_7184_p3[7:5],or_ln127_28_fu_7184_p3[3:0]}),
        .or_ln127_29_fu_7190_p3({or_ln127_29_fu_7190_p3[7],or_ln127_29_fu_7190_p3[5]}),
        .or_ln127_30_fu_7196_p3({or_ln127_30_fu_7196_p3[7],or_ln127_30_fu_7196_p3[5],or_ln127_30_fu_7196_p3[1:0]}),
        .or_ln127_33_fu_6234_p3(or_ln127_33_fu_6234_p3),
        .or_ln127_34_fu_6240_p3(or_ln127_34_fu_6240_p3),
        .or_ln127_36_fu_8316_p3(or_ln127_36_fu_8316_p3),
        .or_ln127_37_fu_8322_p3(or_ln127_37_fu_8322_p3),
        .or_ln127_38_fu_8328_p3(or_ln127_38_fu_8328_p3),
        .or_ln127_41_fu_7366_p3(or_ln127_41_fu_7366_p3),
        .or_ln127_42_fu_7372_p3(or_ln127_42_fu_7372_p3),
        .or_ln127_44_fu_9448_p3(or_ln127_44_fu_9448_p3),
        .or_ln127_45_fu_9454_p3(or_ln127_45_fu_9454_p3[7:6]),
        .or_ln127_46_fu_9460_p3(or_ln127_46_fu_9460_p3[6]),
        .or_ln127_49_fu_8498_p3(or_ln127_49_fu_8498_p3),
        .or_ln127_50_fu_8504_p3(or_ln127_50_fu_8504_p3),
        .or_ln127_52_fu_10580_p3(or_ln127_52_fu_10580_p3),
        .or_ln127_53_fu_10586_p3(or_ln127_53_fu_10586_p3[7:6]),
        .or_ln127_54_fu_10592_p3({or_ln127_54_fu_10592_p3[7:6],or_ln127_54_fu_10592_p3[1:0]}),
        .or_ln127_57_fu_9630_p3(or_ln127_57_fu_9630_p3),
        .or_ln127_58_fu_9636_p3(or_ln127_58_fu_9636_p3),
        .or_ln127_61_fu_11718_p3(or_ln127_61_fu_11718_p3),
        .or_ln127_62_fu_11724_p3(or_ln127_62_fu_11724_p3),
        .or_ln127_65_fu_10762_p3(or_ln127_65_fu_10762_p3),
        .or_ln127_66_fu_10768_p3(or_ln127_66_fu_10768_p3),
        .or_ln127_68_fu_12613_p3({or_ln127_68_fu_12613_p3[7:6],or_ln127_68_fu_12613_p3[1:0]}),
        .or_ln127_70_fu_12625_p3(or_ln127_70_fu_12625_p3),
        .or_ln127_75_fu_14133_p3(or_ln127_75_fu_14133_p3),
        .or_ln127_76_fu_14139_p3(or_ln127_76_fu_14139_p3),
        .or_ln127_83_fu_15111_p3(or_ln127_83_fu_15111_p3),
        .or_ln127_84_fu_15117_p3(or_ln127_84_fu_15117_p3),
        .or_ln127_85_fu_15123_p3(or_ln127_85_fu_15123_p3[7:6]),
        .or_ln127_90_reg_24452(or_ln127_90_reg_24452),
        .or_ln127_91_fu_16243_p3({or_ln127_91_fu_16243_p3[7],or_ln127_91_fu_16243_p3[5:2]}),
        .or_ln127_92_fu_16249_p3({or_ln127_92_fu_16249_p3[7:2],or_ln127_92_fu_16249_p3[0]}),
        .or_ln127_93_fu_16255_p3(or_ln127_93_fu_16255_p3[7:6]),
        .or_ln127_94_fu_16261_p3({or_ln127_94_fu_16261_p3[7:6],or_ln127_94_fu_16261_p3[0]}),
        .or_ln127_95_fu_15287_p3(or_ln127_95_fu_15287_p3),
        .or_ln127_96_fu_15293_p3(or_ln127_96_fu_15293_p3),
        .or_ln127_97_fu_15299_p3(or_ln127_97_fu_15299_p3),
        .or_ln127_99_fu_17375_p3(or_ln127_99_fu_17375_p3),
        .\pt_load_2_reg_22425_reg[0] (clefia_s0_U_n_446),
        .\pt_load_2_reg_22425_reg[7] (clefia_s0_U_n_441),
        .\pt_load_3_reg_22456_reg[7] (xor_ln117_39_fu_4680_p2),
        .q1_reg_0({clefia_s0_U_n_58,clefia_s0_U_n_59,clefia_s0_U_n_60,clefia_s0_U_n_61,clefia_s0_U_n_62,clefia_s0_U_n_63,clefia_s0_U_n_64,clefia_s0_U_n_65}),
        .q1_reg_1({clefia_s0_U_n_66,clefia_s0_U_n_67,clefia_s0_U_n_68,clefia_s0_U_n_69,clefia_s0_U_n_70,clefia_s0_U_n_71,clefia_s0_U_n_72,clefia_s0_U_n_73}),
        .q1_reg_10(clefia_s0_U_n_412),
        .q1_reg_11(xor_ln117_835_fu_22228_p2),
        .q1_reg_12(xor_ln117_63_fu_5076_p2),
        .q1_reg_13(clefia_s0_U_n_437),
        .q1_reg_14({clefia_s0_U_n_438,clefia_s0_U_n_439,clefia_s0_U_n_440}),
        .q1_reg_15({clefia_s0_U_n_447,clefia_s0_U_n_448,clefia_s0_U_n_449}),
        .q1_reg_16({xor_ln117_171_fu_13053_p2[7:6],xor_ln117_171_fu_13053_p2[4]}),
        .q1_reg_17(clefia_s1_U_n_106),
        .q1_reg_18(clefia_s1_U_n_108),
        .q1_reg_19(clefia_s1_U_n_97),
        .q1_reg_2(clefia_s0_U_n_323),
        .q1_reg_20(clefia_s1_U_n_399),
        .q1_reg_21(clefia_s1_U_n_400),
        .q1_reg_22(clefia_s1_U_n_405),
        .q1_reg_23(clefia_s1_U_n_404),
        .q1_reg_24(clefia_s1_U_n_403),
        .q1_reg_25(clefia_s1_U_n_402),
        .q1_reg_26(clefia_s1_U_n_401),
        .q1_reg_27(clefia_s1_U_n_398),
        .q1_reg_28(clefia_s1_U_n_155),
        .q1_reg_29(clefia_s1_U_n_95),
        .q1_reg_3(clefia_s0_U_n_324),
        .q1_reg_30(clefia_s1_U_n_466),
        .q1_reg_31(clefia_s1_U_n_277),
        .q1_reg_32(xor_ln117_157_reg_24171),
        .q1_reg_33(clefia_s1_U_n_464),
        .q1_reg_34(clefia_s1_U_n_276),
        .q1_reg_35(clefia_s1_U_n_463),
        .q1_reg_36(clefia_s1_U_n_244),
        .q1_reg_37(clefia_s1_U_n_460),
        .q1_reg_38(clefia_s1_U_n_275),
        .q1_reg_39(clefia_s1_U_n_459),
        .q1_reg_4({xor_ln117_172_fu_13083_p2[7:3],xor_ln117_172_fu_13083_p2[1:0]}),
        .q1_reg_40(clefia_s1_U_n_274),
        .q1_reg_41(clefia_s1_U_n_456),
        .q1_reg_42(clefia_s1_U_n_273),
        .q1_reg_43(clefia_s1_U_n_454),
        .q1_reg_44(clefia_s1_U_n_272),
        .q1_reg_45(clefia_s1_U_n_452),
        .q1_reg_46(clefia_s1_U_n_271),
        .q1_reg_47(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .q1_reg_48(clefia_s1_U_n_345),
        .q1_reg_49(clefia_s1_U_n_226),
        .q1_reg_5(clefia_s0_U_n_380),
        .q1_reg_50(clefia_s1_U_n_346),
        .q1_reg_51(clefia_s1_U_n_348),
        .q1_reg_52(clefia_s1_U_n_349),
        .q1_reg_53(clefia_s1_U_n_350),
        .q1_reg_54(clefia_s1_U_n_351),
        .q1_reg_55(clefia_s1_U_n_344),
        .q1_reg_56(clefia_s1_U_n_201),
        .q1_reg_57(clefia_s1_U_n_171),
        .q1_reg_58(clefia_s1_U_n_278),
        .q1_reg_59(clefia_s1_U_n_426),
        .q1_reg_6(clefia_s0_U_n_393),
        .q1_reg_60(clefia_s1_U_n_279),
        .q1_reg_61(clefia_s1_U_n_427),
        .q1_reg_62(clefia_s1_U_n_280),
        .q1_reg_63(clefia_s1_U_n_199),
        .q1_reg_64(clefia_s1_U_n_281),
        .q1_reg_65(clefia_s1_U_n_431),
        .q1_reg_66(clefia_s1_U_n_284),
        .q1_reg_67(clefia_s1_U_n_432),
        .q1_reg_68(clefia_s1_U_n_285),
        .q1_reg_69(clefia_s1_U_n_433),
        .q1_reg_7({clefia_s0_U_n_395,clefia_s0_U_n_396}),
        .q1_reg_70(clefia_s1_U_n_286),
        .q1_reg_71(clefia_s1_U_n_434),
        .q1_reg_72(clefia_s1_U_n_287),
        .q1_reg_73(control_s_axi_U_n_113),
        .q1_reg_74(control_s_axi_U_n_91),
        .q1_reg_75(control_s_axi_U_n_115),
        .q1_reg_76(control_s_axi_U_n_116),
        .q1_reg_8({clefia_s0_U_n_406,clefia_s0_U_n_407,clefia_s0_U_n_408}),
        .q1_reg_9(clefia_s0_U_n_409),
        .q1_reg_i_109_0(reg_1870),
        .q1_reg_i_127_0(or_ln127_24_reg_23011),
        .q1_reg_i_130_0(or_ln127_40_fu_7360_p3),
        .q1_reg_i_130_1(or_ln127_39_fu_7354_p3),
        .q1_reg_i_130_2(or_ln127_48_fu_8492_p3),
        .q1_reg_i_130_3(or_ln127_47_fu_8486_p3),
        .q1_reg_i_138_0(x_assign_72_reg_23512),
        .q1_reg_i_172_0(xor_ln117_166_reg_24420),
        .q1_reg_i_26_0(clefia_s1_U_n_160),
        .q1_reg_i_26_1(xor_ln117_46_reg_22920),
        .q1_reg_i_26_2(clefia_s1_U_n_245),
        .q1_reg_i_26_3(clefia_s1_U_n_246),
        .q1_reg_i_26_4(or_ln127_23_reg_23000),
        .q1_reg_i_27_0(or_ln127_87_reg_24431),
        .q1_reg_i_31_0(clefia_s1_U_n_242),
        .q1_reg_i_31_1(clefia_s1_U_n_193),
        .q1_reg_i_31_2(clefia_s1_U_n_241),
        .q1_reg_i_35_0(clefia_s1_U_n_161),
        .q1_reg_i_35_1(clefia_s1_U_n_192),
        .q1_reg_i_39_0(clefia_s1_U_n_247),
        .q1_reg_i_39_1(or_ln127_55_fu_9618_p3),
        .q1_reg_i_39_2(or_ln127_56_fu_9624_p3),
        .q1_reg_i_39_3(or_ln127_32_fu_6228_p3),
        .q1_reg_i_39_4(or_ln127_31_fu_6222_p3),
        .q1_reg_i_44_0(clefia_s1_U_n_190),
        .q1_reg_i_44_1(clefia_s1_U_n_191),
        .q1_reg_i_48_0(clefia_s1_U_n_248),
        .q1_reg_i_52_0(clefia_s1_U_n_250),
        .q1_reg_i_56_0(clefia_s1_U_n_249),
        .q1_reg_i_56_1(clefia_s1_U_n_243),
        .q1_reg_i_62_0(clefia_s1_U_n_288),
        .q1_reg_i_62_1(clefia_s1_U_n_202),
        .q1_reg_i_64_0(clefia_s1_U_n_170),
        .q1_reg_i_64_1(clefia_s1_U_n_388),
        .q1_reg_i_64_2(xor_ln117_39_reg_22989),
        .q1_reg_i_64_3(clefia_s1_U_n_436),
        .q1_reg_i_67_0(clefia_s1_U_n_203),
        .q1_reg_i_67_1(clefia_s1_U_n_204),
        .q1_reg_i_69_0(clefia_s1_U_n_169),
        .q1_reg_i_69_1(clefia_s1_U_n_389),
        .q1_reg_i_69_2(clefia_s1_U_n_437),
        .q1_reg_i_72_0(clefia_s1_U_n_205),
        .q1_reg_i_72_1(clefia_s1_U_n_206),
        .q1_reg_i_74_0(clefia_s1_U_n_422),
        .q1_reg_i_74_1(clefia_s1_U_n_391),
        .q1_reg_i_74_2(clefia_s1_U_n_438),
        .q1_reg_i_77_0(clefia_s1_U_n_446),
        .q1_reg_i_77_1(clefia_s1_U_n_200),
        .q1_reg_i_79_0(clefia_s1_U_n_168),
        .q1_reg_i_79_1(clefia_s1_U_n_393),
        .q1_reg_i_79_2(clefia_s1_U_n_440),
        .q1_reg_i_82_0(clefia_s1_U_n_208),
        .q1_reg_i_82_1(clefia_s1_U_n_207),
        .q1_reg_i_84_0(clefia_s1_U_n_394),
        .q1_reg_i_84_1(clefia_s1_U_n_441),
        .q1_reg_i_87_0(clefia_s1_U_n_210),
        .q1_reg_i_87_1(clefia_s1_U_n_209),
        .q1_reg_i_89_0(clefia_s1_U_n_423),
        .q1_reg_i_89_1(clefia_s1_U_n_395),
        .q1_reg_i_89_2(clefia_s1_U_n_442),
        .q1_reg_i_92_0(clefia_s1_U_n_212),
        .q1_reg_i_92_1(clefia_s1_U_n_211),
        .q1_reg_i_94_0(clefia_s1_U_n_167),
        .q1_reg_i_94_1(clefia_s1_U_n_396),
        .q1_reg_i_94_2(clefia_s1_U_n_443),
        .q1_reg_i_97_0(clefia_s1_U_n_214),
        .q1_reg_i_97_1(clefia_s1_U_n_213),
        .q1_reg_i_99_0(clefia_s1_U_n_166),
        .q1_reg_i_99_1(clefia_s1_U_n_397),
        .q1_reg_i_99_2(clefia_s1_U_n_444),
        .q2_reg({xor_ln117_190_fu_14127_p2[7:6],clefia_s0_U_n_358,xor_ln117_190_fu_14127_p2[4:0]}),
        .q2_reg_0(xor_ln117_61_fu_5046_p2),
        .q3_reg_0(clefia_s0_q3),
        .q3_reg_1(q0_reg),
        .q3_reg_10({clefia_s0_U_n_389,clefia_s0_U_n_390,or_ln127_12_fu_4611_p3}),
        .q3_reg_11(clefia_s0_U_n_394),
        .q3_reg_12(clefia_s0_U_n_405),
        .q3_reg_13({clefia_s0_U_n_410,clefia_s0_U_n_411}),
        .q3_reg_14(clefia_s0_U_n_498),
        .q3_reg_15({x_assign_104_fu_12265_p3[4],clefia_s0_U_n_535,clefia_s0_U_n_536,clefia_s0_U_n_537}),
        .q3_reg_16(x_assign_104_fu_12265_p3[3:2]),
        .q3_reg_17(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .q3_reg_18(clefia_s1_U_n_109),
        .q3_reg_19(clefia_s1_U_n_107),
        .q3_reg_2(clefia_s0_U_n_45),
        .q3_reg_20(clefia_s1_U_n_132),
        .q3_reg_21(clefia_s1_U_n_157),
        .q3_reg_22(clefia_s1_U_n_152),
        .q3_reg_23(clefia_s1_U_n_146),
        .q3_reg_24(clefia_s1_U_n_467),
        .q3_reg_25(clefia_s1_U_n_239),
        .q3_reg_26(xor_ln117_155_reg_24160),
        .q3_reg_27(clefia_s1_U_n_96),
        .q3_reg_28(clefia_s1_U_n_465),
        .q3_reg_29(clefia_s1_U_n_238),
        .q3_reg_3(clefia_s0_U_n_46),
        .q3_reg_30(clefia_s1_U_n_462),
        .q3_reg_31(clefia_s1_U_n_236),
        .q3_reg_32(clefia_s1_U_n_461),
        .q3_reg_33(clefia_s1_U_n_233),
        .q3_reg_34(clefia_s1_U_n_458),
        .q3_reg_35(clefia_s1_U_n_270),
        .q3_reg_36(clefia_s1_U_n_457),
        .q3_reg_37(clefia_s1_U_n_232),
        .q3_reg_38(clefia_s1_U_n_455),
        .q3_reg_39(clefia_s1_U_n_229),
        .q3_reg_4(clefia_s0_U_n_47),
        .q3_reg_40(clefia_s1_U_n_453),
        .q3_reg_41(clefia_s1_U_n_228),
        .q3_reg_42(clefia_s1_U_n_227),
        .q3_reg_43(clefia_s1_U_n_230),
        .q3_reg_44(clefia_s1_U_n_231),
        .q3_reg_45(clefia_s1_U_n_347),
        .q3_reg_46(clefia_s1_U_n_234),
        .q3_reg_47(clefia_s1_U_n_235),
        .q3_reg_48(clefia_s1_U_n_237),
        .q3_reg_49(clefia_s1_U_n_240),
        .q3_reg_5(clefia_s0_U_n_48),
        .q3_reg_50(clefia_s1_U_n_424),
        .q3_reg_51(clefia_s1_U_n_352),
        .q3_reg_52(clefia_s1_U_n_425),
        .q3_reg_53(clefia_s1_U_n_353),
        .q3_reg_54(clefia_s1_U_n_428),
        .q3_reg_55(clefia_s1_U_n_354),
        .q3_reg_56(clefia_s1_U_n_429),
        .q3_reg_57(clefia_s1_U_n_355),
        .q3_reg_58(clefia_s1_U_n_430),
        .q3_reg_59(clefia_s1_U_n_356),
        .q3_reg_6(clefia_s0_U_n_49),
        .q3_reg_60(clefia_s1_U_n_197),
        .q3_reg_61(clefia_s1_U_n_357),
        .q3_reg_62(clefia_s1_U_n_195),
        .q3_reg_63(clefia_s1_U_n_358),
        .q3_reg_64(clefia_s1_U_n_435),
        .q3_reg_65(clefia_s1_U_n_359),
        .q3_reg_66(clefia_s1_U_n_480),
        .q3_reg_67(clefia_s1_U_n_180),
        .q3_reg_68(xor_ln117_187_reg_24489),
        .q3_reg_69(reg_1820),
        .q3_reg_7(p_1_in),
        .q3_reg_70({xor_ln117_203_reg_24667[6],xor_ln117_203_reg_24667[4:1]}),
        .q3_reg_8({clefia_s0_U_n_83,clefia_s0_U_n_84,clefia_s0_U_n_85,clefia_s0_U_n_86,clefia_s0_U_n_87,clefia_s0_U_n_88,clefia_s0_U_n_89,clefia_s0_U_n_90}),
        .q3_reg_9(xor_ln117_188_fu_14097_p2),
        .q3_reg_i_157_0(or_ln127_98_fu_15305_p3),
        .q3_reg_i_18__0_0(clefia_s1_U_n_216),
        .q3_reg_i_18__0_1(clefia_s1_U_n_215),
        .q3_reg_i_20_0(xor_ln117_23_reg_22882),
        .q3_reg_i_20_1(xor_ln117_28_reg_22801),
        .q3_reg_i_20_2(xor_ln117_37_reg_22984),
        .q3_reg_i_23_0(clefia_s1_U_n_445),
        .q3_reg_i_23_1(clefia_s1_U_n_406),
        .q3_reg_i_25_0(clefia_s1_U_n_421),
        .q3_reg_i_25_1(clefia_s1_U_n_390),
        .q3_reg_i_28_0(clefia_s1_U_n_217),
        .q3_reg_i_28_1(clefia_s1_U_n_218),
        .q3_reg_i_33__0_0(clefia_s1_U_n_407),
        .q3_reg_i_33__0_1(clefia_s1_U_n_219),
        .q3_reg_i_35_0(clefia_s1_U_n_392),
        .q3_reg_i_35_1(clefia_s1_U_n_439),
        .q3_reg_i_38__0_0(clefia_s1_U_n_221),
        .q3_reg_i_38__0_1(clefia_s1_U_n_220),
        .q3_reg_i_40_0(clefia_s1_U_n_253),
        .q3_reg_i_43__0_0(clefia_s1_U_n_198),
        .q3_reg_i_43__0_1(clefia_s1_U_n_225),
        .q3_reg_i_45_0(clefia_s1_U_n_252),
        .q3_reg_i_48_0(clefia_s1_U_n_196),
        .q3_reg_i_48_1(clefia_s1_U_n_224),
        .q3_reg_i_50_0(clefia_s1_U_n_251),
        .q3_reg_i_53__0_0(clefia_s1_U_n_223),
        .q3_reg_i_53__0_1(clefia_s1_U_n_222),
        .q3_reg_i_57__0_0(clefia_s1_U_n_164),
        .q3_reg_i_58__0_0(or_ln127_25_reg_23016),
        .q3_reg_i_71_0(clefia_s1_U_n_163),
        .q3_reg_i_74__0_0(or_ln127_114_fu_17569_p3),
        .q3_reg_i_79__0_0(x_assign_196_reg_25627),
        .q3_reg_i_84_0(clefia_s1_U_n_162),
        .q3_reg_i_84_1(clefia_s1_U_n_154),
        .q3_reg_i_86_0(clefia_s1_U_n_165),
        .q3_reg_i_96_0(xor_ln117_164_reg_24415),
        .q4_reg_0(clefia_s0_q4),
        .q4_reg_1({clefia_s0_U_n_74,clefia_s0_U_n_75,clefia_s0_U_n_76,clefia_s0_U_n_77,clefia_s0_U_n_78,clefia_s0_U_n_79,clefia_s0_U_n_80,clefia_s0_U_n_81}),
        .q4_reg_2(clefia_s0_U_n_477),
        .q4_reg_3({x_assign_4_fu_2485_p3[4],clefia_s0_U_n_479,clefia_s0_U_n_480,clefia_s0_U_n_481}),
        .q4_reg_4({clefia_s0_U_n_482,clefia_s0_U_n_483}),
        .q4_reg_5(x_assign_4_fu_2485_p3[3:2]),
        .\reg_1820_reg[2] (clefia_s0_U_n_206),
        .\reg_1820_reg[4] (clefia_s0_U_n_207),
        .\reg_1820_reg[5] (clefia_s0_U_n_208),
        .\reg_1825_reg[7] (ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .\reg_1832_reg[1] (clefia_s0_U_n_287),
        .\reg_1832_reg[4] (clefia_s0_U_n_282),
        .\reg_1839_reg[3] (clefia_s0_U_n_472),
        .\reg_1846_reg[3] (\reg_1846[3]_i_3_n_0 ),
        .\reg_1846_reg[3]_0 (\reg_1846[7]_i_3_n_0 ),
        .\reg_1846_reg[7] ({xor_ln117_189_fu_14287_p2[7:6],xor_ln117_189_fu_14287_p2[3],clefia_s0_U_n_121,xor_ln117_189_fu_14287_p2[0]}),
        .\reg_1846_reg[7]_0 (\reg_1846[7]_i_6_n_0 ),
        .\reg_1846_reg[7]_1 (\reg_1846[7]_i_7_n_0 ),
        .\reg_1862_reg[0] (\reg_1862[6]_i_3_n_0 ),
        .\reg_1862_reg[3] (\reg_1862[3]_i_3_n_0 ),
        .\reg_1862_reg[7] (\reg_1846[7]_i_4_n_0 ),
        .\reg_1862_reg[7]_0 (\reg_1862[7]_i_3_n_0 ),
        .\reg_1870_reg[5] (xor_ln117_75_fu_6268_p2[5]),
        .\reg_1870_reg[5]_0 (xor_ln117_203_fu_15333_p2[5]),
        .\reg_1877_reg[0] (xor_ln117_235_fu_17597_p2[0]),
        .\reg_1877_reg[3] ({xor_ln117_123_fu_9664_p2[3],xor_ln117_123_fu_9664_p2[1:0]}),
        .\reg_1877_reg[6] ({xor_ln117_93_fu_7456_p2[6],xor_ln117_93_fu_7456_p2[3],xor_ln117_93_fu_7456_p2[1]}),
        .\reg_1877_reg[6]_0 ({xor_ln117_251_fu_18729_p2[6],xor_ln117_251_fu_18729_p2[4:2]}),
        .\reg_1877_reg[7] ({xor_ln117_77_fu_6324_p2[7:6],xor_ln117_77_fu_6324_p2[3]}),
        .\reg_1877_reg[7]_0 (\reg_1901[7]_i_3_n_0 ),
        .\reg_1883_reg[5] (clefia_s0_U_n_301),
        .\reg_1883_reg[6] (clefia_s0_U_n_300),
        .\reg_1883_reg[7] (clefia_s0_U_n_297),
        .\reg_1901_reg[6] ({xor_ln117_125_fu_9720_p2[6],xor_ln117_125_fu_9720_p2[3]}),
        .\reg_1901_reg[6]_0 ({xor_ln117_109_fu_8588_p2[6],xor_ln117_109_fu_8588_p2[1:0]}),
        .\reg_1901_reg[7] ({xor_ln117_237_fu_17653_p2[7],xor_ln117_237_fu_17653_p2[0]}),
        .\reg_1901_reg[7]_0 ({xor_ln117_253_fu_18785_p2[7:6],xor_ln117_253_fu_18785_p2[4:3],xor_ln117_253_fu_18785_p2[1:0]}),
        .\tmp_389_reg_24410_reg[0] (clefia_s0_U_n_462),
        .\tmp_549_reg_25116_reg[0] (clefia_s0_U_n_311),
        .\tmp_559_reg_25142_reg[0] (clefia_s0_U_n_299),
        .\trunc_ln127_110_reg_23642_reg[3] (clefia_s0_U_n_244),
        .\trunc_ln127_110_reg_23642_reg[4] (clefia_s0_U_n_243),
        .\trunc_ln127_114_reg_23664_reg[1] (clefia_s0_U_n_248),
        .\trunc_ln127_114_reg_23664_reg[2] (clefia_s0_U_n_455),
        .\trunc_ln127_114_reg_23664_reg[2]_0 (clefia_s0_U_n_465),
        .\trunc_ln127_114_reg_23664_reg[5] (clefia_s0_U_n_249),
        .\trunc_ln127_137_reg_23868_reg[6] (clefia_s0_U_n_242),
        .\trunc_ln127_139_reg_23878_reg[6] (clefia_s0_U_n_281),
        .\trunc_ln127_177_reg_24232_reg[1] (clefia_s0_U_n_125),
        .\trunc_ln127_190_reg_24338_reg[6] (clefia_s0_U_n_468),
        .\trunc_ln127_194_reg_24405_reg[0] (clefia_s0_U_n_461),
        .\trunc_ln127_194_reg_24405_reg[3] (clefia_s0_U_n_459),
        .\trunc_ln127_194_reg_24405_reg[4] (clefia_s0_U_n_458),
        .\trunc_ln127_194_reg_24405_reg[5] (clefia_s0_U_n_471),
        .\trunc_ln127_194_reg_24405_reg[6] (clefia_s0_U_n_470),
        .\trunc_ln127_210_reg_24525_reg[3] (clefia_s0_U_n_236),
        .\trunc_ln127_210_reg_24525_reg[4] (clefia_s0_U_n_234),
        .\trunc_ln127_214_reg_24547_reg[5] (clefia_s0_U_n_512),
        .\trunc_ln127_234_reg_24735_reg[1] (clefia_s0_U_n_213),
        .\trunc_ln127_234_reg_24735_reg[1]_0 (clefia_s0_U_n_217),
        .\trunc_ln127_234_reg_24735_reg[2] (clefia_s0_U_n_315),
        .\trunc_ln127_237_reg_24751_reg[5] (clefia_s0_U_n_235),
        .\trunc_ln127_250_reg_24901_reg[3] (clefia_s0_U_n_501),
        .\trunc_ln127_250_reg_24901_reg[4] (clefia_s0_U_n_500),
        .\trunc_ln127_254_reg_24923_reg[1] (clefia_s0_U_n_212),
        .\trunc_ln127_254_reg_24923_reg[1]_0 (clefia_s0_U_n_216),
        .\trunc_ln127_254_reg_24923_reg[2] (clefia_s0_U_n_218),
        .\trunc_ln127_254_reg_24923_reg[2]_0 (clefia_s0_U_n_502),
        .\trunc_ln127_254_reg_24923_reg[5] (clefia_s0_U_n_505),
        .\trunc_ln127_254_reg_24923_reg[6] (clefia_s0_U_n_220),
        .\trunc_ln127_270_reg_25089_reg[1] (clefia_s0_U_n_307),
        .\trunc_ln127_270_reg_25089_reg[1]_0 (clefia_s0_U_n_308),
        .\trunc_ln127_270_reg_25089_reg[2] (clefia_s0_U_n_305),
        .\trunc_ln127_270_reg_25089_reg[2]_0 (clefia_s0_U_n_306),
        .\trunc_ln127_270_reg_25089_reg[3] (clefia_s0_U_n_303),
        .\trunc_ln127_279_reg_25137_reg[5] (clefia_s0_U_n_304),
        .\trunc_ln127_290_reg_25277_reg[1] (clefia_s0_U_n_518),
        .\trunc_ln127_290_reg_25277_reg[1]_0 (clefia_s0_U_n_528),
        .\trunc_ln127_290_reg_25277_reg[2] (clefia_s0_U_n_517),
        .\trunc_ln127_294_reg_25299_reg[3] (clefia_s0_U_n_516),
        .\trunc_ln127_294_reg_25299_reg[4] (clefia_s0_U_n_515),
        .\trunc_ln127_294_reg_25299_reg[5] (clefia_s0_U_n_514),
        .\trunc_ln127_294_reg_25299_reg[6] (clefia_s0_U_n_513),
        .\trunc_ln127_310_reg_25465_reg[5] (clefia_s0_U_n_272),
        .\trunc_ln127_310_reg_25465_reg[6] (clefia_s0_U_n_184),
        .\trunc_ln127_319_reg_25513_reg[2] (clefia_s0_U_n_183),
        .\trunc_ln127_319_reg_25513_reg[2]_0 (clefia_s0_U_n_271),
        .\trunc_ln127_337_reg_25671_reg[6] ({xor_ln117_278_fu_21706_p2[7:4],xor_ln117_278_fu_21706_p2[2:0]}),
        .\trunc_ln127_70_reg_23266_reg[1] (clefia_s0_U_n_251),
        .\trunc_ln127_74_reg_23288_reg[0] (clefia_s0_U_n_161),
        .\trunc_ln127_74_reg_23288_reg[4] (clefia_s0_U_n_252),
        .\trunc_ln127_90_reg_23454_reg[3] (clefia_s0_U_n_494),
        .\trunc_ln127_90_reg_23454_reg[4] (clefia_s0_U_n_493),
        .\trunc_ln127_94_reg_23476_reg[0] (clefia_s0_U_n_496),
        .\trunc_ln127_94_reg_23476_reg[2] (clefia_s0_U_n_173),
        .x_assign_102_reg_24204({x_assign_102_reg_24204[7:6],x_assign_102_reg_24204[3:0]}),
        .x_assign_105_reg_24226(x_assign_105_reg_24226[7:4]),
        .x_assign_112_reg_24332({x_assign_112_reg_24332[7:6],x_assign_112_reg_24332[3:0]}),
        .\x_assign_112_reg_24332_reg[3] (clefia_s0_U_n_460),
        .\x_assign_112_reg_24332_reg[7] (xor_ln117_166_fu_13731_p2),
        .x_assign_114_reg_24348(x_assign_114_reg_24348),
        .\x_assign_114_reg_24348_reg[7] (xor_ln117_164_fu_13704_p2),
        .\x_assign_115_reg_24400_reg[0] (clefia_s0_U_n_476),
        .\x_assign_115_reg_24400_reg[1] (clefia_s0_U_n_475),
        .x_assign_117_reg_24354(x_assign_117_reg_24354),
        .\x_assign_117_reg_24354_reg[2] (clefia_s0_U_n_474),
        .x_assign_120_reg_24267(x_assign_120_reg_24267),
        .\x_assign_120_reg_24267_reg[6] ({xor_ln117_174_fu_13142_p2[7:6],clefia_s0_U_n_327,xor_ln117_174_fu_13142_p2[4:0]}),
        .\x_assign_120_reg_24267_reg[6]_0 (xor_ln117_173_fu_13112_p2),
        .x_assign_126_reg_24535(x_assign_126_reg_24535),
        .\x_assign_126_reg_24535_reg[0] (clefia_s0_U_n_230),
        .\x_assign_126_reg_24535_reg[1] (clefia_s0_U_n_229),
        .\x_assign_126_reg_24535_reg[3] (clefia_s0_U_n_219),
        .x_assign_127_reg_24541({x_assign_127_reg_24541[7:6],x_assign_127_reg_24541[3:0]}),
        .\x_assign_127_reg_24541_reg[2] (clefia_s0_U_n_524),
        .\x_assign_127_reg_24541_reg[6] (clefia_s0_U_n_223),
        .x_assign_129_reg_24557({x_assign_129_reg_24557[7:6],x_assign_129_reg_24557[3:0]}),
        .x_assign_132_reg_24425({x_assign_132_reg_24425[7],x_assign_132_reg_24425[3:1]}),
        .x_assign_134_reg_24436(x_assign_134_reg_24436),
        .\x_assign_134_reg_24436_reg[4] ({xor_ln117_187_fu_14261_p2[5:4],xor_ln117_187_fu_14261_p2[2]}),
        .x_assign_136_reg_24707({x_assign_136_reg_24707[7:6],x_assign_136_reg_24707[4:0]}),
        .x_assign_138_reg_24723({x_assign_138_reg_24723[7],x_assign_138_reg_24723[3:0]}),
        .\x_assign_138_reg_24723_reg[0] (clefia_s0_U_n_231),
        .\x_assign_138_reg_24723_reg[1] (clefia_s0_U_n_228),
        .\x_assign_138_reg_24723_reg[7] (clefia_s0_U_n_224),
        .x_assign_139_reg_24729({x_assign_139_reg_24729[7],x_assign_139_reg_24729[3:0]}),
        .x_assign_141_reg_24745({x_assign_141_reg_24745[7:6],x_assign_141_reg_24745[3:0]}),
        .\x_assign_141_reg_24745_reg[0] (clefia_s0_U_n_241),
        .\x_assign_141_reg_24745_reg[3] (clefia_s0_U_n_237),
        .x_assign_144_reg_24583(x_assign_144_reg_24583),
        .x_assign_146_reg_24605({x_assign_146_reg_24605[7],x_assign_146_reg_24605[3:1]}),
        .x_assign_147_reg_24621(x_assign_147_reg_24621[7]),
        .x_assign_150_reg_24911(x_assign_150_reg_24911),
        .\x_assign_150_reg_24911_reg[0] (clefia_s0_U_n_507),
        .\x_assign_150_reg_24911_reg[1] (clefia_s0_U_n_506),
        .x_assign_151_reg_24917({x_assign_151_reg_24917[7:6],x_assign_151_reg_24917[3:0]}),
        .\x_assign_151_reg_24917_reg[7] (clefia_s0_U_n_504),
        .x_assign_153_reg_24933({x_assign_153_reg_24933[7:6],x_assign_153_reg_24933[3:0]}),
        .x_assign_156_reg_24771({x_assign_156_reg_24771[7],x_assign_156_reg_24771[3:1]}),
        .x_assign_157_reg_24777({x_assign_157_reg_24777[7],x_assign_157_reg_24777[5:4],x_assign_157_reg_24777[0]}),
        .x_assign_158_reg_24793({x_assign_158_reg_24793[7],x_assign_158_reg_24793[5:0]}),
        .x_assign_159_reg_24809(x_assign_159_reg_24809[7]),
        .x_assign_160_reg_25083({x_assign_160_reg_25083[7:6],x_assign_160_reg_25083[4:0]}),
        .x_assign_162_reg_25099({x_assign_162_reg_25099[7],x_assign_162_reg_25099[3:0]}),
        .\x_assign_162_reg_25099_reg[0] (clefia_s0_U_n_312),
        .\x_assign_162_reg_25099_reg[1] (clefia_s0_U_n_310),
        .x_assign_163_reg_25105({x_assign_163_reg_25105[7],x_assign_163_reg_25105[3:0]}),
        .\x_assign_163_reg_25105_reg[7] (clefia_s0_U_n_309),
        .x_assign_165_reg_25121({x_assign_165_reg_25121[7:6],x_assign_165_reg_25121[3:0]}),
        .x_assign_168_reg_24959(x_assign_168_reg_24959),
        .x_assign_16_reg_22892({x_assign_16_reg_22892[7:6],x_assign_16_reg_22892[3:0]}),
        .\x_assign_16_reg_22892_reg[3] (clefia_s0_U_n_444),
        .x_assign_170_reg_24981({x_assign_170_reg_24981[7],x_assign_170_reg_24981[3:1]}),
        .x_assign_171_reg_24997(x_assign_171_reg_24997[7]),
        .x_assign_174_reg_25287({x_assign_174_reg_25287[6],x_assign_174_reg_25287[4:1]}),
        .\x_assign_174_reg_25287_reg[1] (clefia_s0_U_n_529),
        .x_assign_175_reg_25293({x_assign_175_reg_25293[7:6],x_assign_175_reg_25293[3:1]}),
        .\x_assign_175_reg_25293_reg[3] (clefia_s0_U_n_527),
        .\x_assign_175_reg_25293_reg[6] (clefia_s0_U_n_525),
        .x_assign_177_reg_25309({x_assign_177_reg_25309[7:6],x_assign_177_reg_25309[3:0]}),
        .x_assign_180_reg_25147({x_assign_180_reg_25147[7],x_assign_180_reg_25147[3:1]}),
        .x_assign_181_reg_25153({x_assign_181_reg_25153[7],x_assign_181_reg_25153[5:4],x_assign_181_reg_25153[0]}),
        .x_assign_182_reg_25169({x_assign_182_reg_25169[7],x_assign_182_reg_25169[5:0]}),
        .x_assign_183_reg_25185(x_assign_183_reg_25185[7]),
        .x_assign_184_reg_25459({x_assign_184_reg_25459[7:6],x_assign_184_reg_25459[3:0]}),
        .x_assign_186_reg_25475({x_assign_186_reg_25475[7:6],x_assign_186_reg_25475[3:0]}),
        .\x_assign_186_reg_25475_reg[2] (clefia_s0_U_n_275),
        .x_assign_187_reg_25481({x_assign_187_reg_25481[7:6],x_assign_187_reg_25481[3:0]}),
        .\x_assign_187_reg_25481_reg[0] (clefia_s0_U_n_274),
        .\x_assign_187_reg_25481_reg[1] (clefia_s0_U_n_491),
        .\x_assign_187_reg_25481_reg[6] (clefia_s0_U_n_177),
        .\x_assign_187_reg_25481_reg[7] (clefia_s0_U_n_176),
        .x_assign_189_reg_25497({x_assign_189_reg_25497[7:6],x_assign_189_reg_25497[3:0]}),
        .\x_assign_189_reg_25497_reg[2] (clefia_s0_U_n_268),
        .\x_assign_189_reg_25497_reg[6] (clefia_s0_U_n_490),
        .x_assign_18_reg_22937(x_assign_18_reg_22937),
        .\x_assign_18_reg_22937_reg[5] (xor_ln117_37_fu_4653_p2),
        .x_assign_192_reg_25340(x_assign_192_reg_25340),
        .x_assign_194_reg_25362({x_assign_194_reg_25362[7],x_assign_194_reg_25362[3:1]}),
        .x_assign_195_reg_25378(x_assign_195_reg_25378[7]),
        .x_assign_198_reg_25643(x_assign_198_reg_25643),
        .x_assign_199_reg_25649({x_assign_199_reg_25649[7:6],x_assign_199_reg_25649[3:0]}),
        .\x_assign_199_reg_25649_reg[7] (xor_ln117_276_fu_21652_p2[7:1]),
        .x_assign_201_reg_25665({x_assign_201_reg_25665[7:6],x_assign_201_reg_25665[3:0]}),
        .x_assign_21_reg_22846(x_assign_21_reg_22846),
        .\x_assign_21_reg_22846_reg[2] (clefia_s0_U_n_256),
        .x_assign_28_reg_23088({x_assign_28_reg_23088[7:2],x_assign_28_reg_23088[0]}),
        .\x_assign_30_reg_23100_reg[2] (clefia_s0_U_n_259),
        .\x_assign_30_reg_23100_reg[3] (clefia_s0_U_n_260),
        .\x_assign_31_reg_23106_reg[0] (clefia_s0_U_n_257),
        .\x_assign_31_reg_23106_reg[0]_0 (clefia_s0_U_n_265),
        .\x_assign_31_reg_23106_reg[1] (clefia_s0_U_n_258),
        .\x_assign_31_reg_23106_reg[1]_0 (clefia_s0_U_n_522),
        .x_assign_33_reg_23118({x_assign_33_reg_23118[7:6],x_assign_33_reg_23118[3:2],x_assign_33_reg_23118[0]}),
        .x_assign_36_reg_22994({x_assign_36_reg_22994[7],x_assign_36_reg_22994[3:1]}),
        .x_assign_38_reg_23005(x_assign_38_reg_23005),
        .\x_assign_38_reg_23005_reg[5] (xor_ln117_60_fu_5202_p2[6]),
        .x_assign_40_reg_23260(x_assign_40_reg_23260),
        .\x_assign_43_reg_23282_reg[0] (clefia_s0_U_n_169),
        .x_assign_45_reg_23298({x_assign_45_reg_23298[7:6],x_assign_45_reg_23298[3:0]}),
        .x_assign_49_fu_5856_p3(x_assign_49_fu_5856_p3),
        .x_assign_49_reg_23142({x_assign_49_reg_23142[7:4],x_assign_49_reg_23142[0]}),
        .x_assign_50_reg_23158(x_assign_50_reg_23158),
        .x_assign_51_reg_23174(x_assign_51_reg_23174[7]),
        .x_assign_52_reg_23448({x_assign_52_reg_23448[7:3],x_assign_52_reg_23448[1:0]}),
        .\x_assign_54_reg_23464_reg[2] (clefia_s0_U_n_166),
        .\x_assign_54_reg_23464_reg[2]_0 (clefia_s0_U_n_172),
        .\x_assign_55_reg_23470_reg[0] (clefia_s0_U_n_168),
        .\x_assign_55_reg_23470_reg[1] (clefia_s0_U_n_167),
        .\x_assign_55_reg_23470_reg[1]_0 (clefia_s0_U_n_171),
        .\x_assign_55_reg_23470_reg[3] (clefia_s0_U_n_165),
        .x_assign_57_reg_23486({x_assign_57_reg_23486[7:6],x_assign_57_reg_23486[3],x_assign_57_reg_23486[1:0]}),
        .\x_assign_57_reg_23486_reg[3] (clefia_s0_U_n_159),
        .x_assign_61_reg_23330({x_assign_61_reg_23330[7:4],x_assign_61_reg_23330[0]}),
        .x_assign_62_reg_23346(x_assign_62_reg_23346),
        .x_assign_63_reg_23362(x_assign_63_reg_23362[7]),
        .x_assign_64_reg_23636(x_assign_64_reg_23636),
        .\x_assign_64_reg_23636_reg[2] (clefia_s0_U_n_246),
        .\x_assign_67_reg_23658_reg[0] (clefia_s0_U_n_467),
        .\x_assign_67_reg_23658_reg[1] (clefia_s0_U_n_466),
        .x_assign_69_reg_23674({x_assign_69_reg_23674[7:6],x_assign_69_reg_23674[3:0]}),
        .x_assign_73_reg_23518({x_assign_73_reg_23518[7:4],x_assign_73_reg_23518[0]}),
        .x_assign_74_reg_23534(x_assign_74_reg_23534),
        .x_assign_75_reg_23550(x_assign_75_reg_23550[7]),
        .x_assign_76_reg_23824(x_assign_76_reg_23824),
        .\x_assign_76_reg_23824_reg[2] (clefia_s0_U_n_245),
        .\x_assign_76_reg_23824_reg[3] (clefia_s0_U_n_285),
        .\x_assign_76_reg_23824_reg[4] (clefia_s0_U_n_279),
        .\x_assign_76_reg_23824_reg[5] (clefia_s0_U_n_278),
        .\x_assign_79_reg_23846_reg[2] (clefia_s0_U_n_286),
        .\x_assign_79_reg_23846_reg[3] (clefia_s0_U_n_284),
        .x_assign_81_reg_23862({x_assign_81_reg_23862[7:6],x_assign_81_reg_23862[3:0]}),
        .\x_assign_81_reg_23862_reg[0] (clefia_s0_U_n_289),
        .\x_assign_81_reg_23862_reg[1] (clefia_s0_U_n_288),
        .x_assign_85_reg_23706({x_assign_85_reg_23706[7:4],x_assign_85_reg_23706[0]}),
        .x_assign_86_reg_23722(x_assign_86_reg_23722),
        .x_assign_87_reg_23738(x_assign_87_reg_23738[7]),
        .x_assign_88_reg_24012(x_assign_88_reg_24012),
        .\x_assign_88_reg_24012_reg[3] (clefia_s0_U_n_126),
        .\x_assign_88_reg_24012_reg[4] (clefia_s0_U_n_127),
        .\x_assign_88_reg_24012_reg[5] (clefia_s0_U_n_135),
        .x_assign_90_reg_24028(x_assign_90_reg_24028[7:6]),
        .\x_assign_90_reg_24028_reg[6] (clefia_s0_U_n_117),
        .\x_assign_93_reg_24050_reg[2] (clefia_s0_U_n_124),
        .x_assign_97_reg_23894({x_assign_97_reg_23894[7:4],x_assign_97_reg_23894[0]}),
        .x_assign_98_reg_23910(x_assign_98_reg_23910),
        .\x_assign_98_reg_23910_reg[1] (xor_ln117_141_fu_10852_p2[1]),
        .\x_assign_98_reg_23910_reg[7] (xor_ln117_139_fu_10796_p2[7:1]),
        .x_assign_99_reg_23926(x_assign_99_reg_23926[7]),
        .\xor_ln117_107_reg_23596_reg[7] (xor_ln117_44_reg_22908),
        .\xor_ln117_108_reg_23601_reg[3] (x_assign_55_reg_23470),
        .\xor_ln117_108_reg_23601_reg[3]_0 (x_assign_54_reg_23464),
        .\xor_ln117_108_reg_23601_reg[7] ({xor_ln117_45_reg_22914[7],xor_ln117_45_reg_22914[5:0]}),
        .\xor_ln117_109_reg_23606_reg[5] (or_ln127_35_fu_8310_p3),
        .\xor_ln117_110_reg_23611_reg[3] (xor_ln117_47_reg_22926[3]),
        .\xor_ln117_11_reg_22653_reg[5] (clefia_s0_U_n_261),
        .\xor_ln117_11_reg_22653_reg[6] (clefia_s0_U_n_262),
        .\xor_ln117_11_reg_22653_reg[7] (clefia_s0_U_n_263),
        .\xor_ln117_123_reg_23784_reg[2] (clefia_s0_U_n_473),
        .\xor_ln117_123_reg_23784_reg[3] (x_assign_67_reg_23658),
        .\xor_ln117_123_reg_23784_reg[3]_0 (x_assign_66_reg_23652),
        .\xor_ln117_123_reg_23784_reg[4] (xor_ln117_60_reg_23058[4:0]),
        .\xor_ln117_123_reg_23784_reg[6] (clefia_s0_U_n_469),
        .\xor_ln117_125_reg_23794_reg[3] (x_assign_84_reg_23700),
        .\xor_ln117_125_reg_23794_reg[5] (or_ln127_43_fu_9442_p3),
        .\xor_ln117_125_reg_23794_reg[6] (clefia_s0_U_n_457),
        .\xor_ln117_125_reg_23794_reg[7] (clefia_s0_U_n_456),
        .\xor_ln117_125_reg_23794_reg[7]_0 (xor_ln117_62_reg_23063),
        .\xor_ln117_139_reg_23972_reg[3] (x_assign_96_reg_23888),
        .\xor_ln117_139_reg_23972_reg[3]_0 (x_assign_79_reg_23846),
        .\xor_ln117_139_reg_23972_reg[3]_1 (x_assign_78_reg_23840),
        .\xor_ln117_139_reg_23972_reg[4] (clefia_s0_U_n_226),
        .\xor_ln117_139_reg_23972_reg[4]_0 (or_ln127_63_fu_10750_p3),
        .\xor_ln117_139_reg_23972_reg[4]_1 (or_ln127_64_fu_10756_p3),
        .\xor_ln117_139_reg_23972_reg[5] (clefia_s0_U_n_523),
        .\xor_ln117_139_reg_23972_reg[7] (clefia_s0_U_n_225),
        .\xor_ln117_139_reg_23972_reg[7]_0 ({\reg_1877_reg_n_0_[7] ,\reg_1877_reg_n_0_[6] ,\reg_1877_reg_n_0_[5] ,\reg_1877_reg_n_0_[4] ,\reg_1877_reg_n_0_[3] ,\reg_1877_reg_n_0_[2] ,\reg_1877_reg_n_0_[1] ,\reg_1877_reg_n_0_[0] }),
        .\xor_ln117_139_reg_23972_reg[7]_1 (reg_1832),
        .\xor_ln117_139_reg_23972_reg[7]_2 (xor_ln117_75_reg_23220),
        .\xor_ln117_141_reg_23982_reg[0] (clefia_s0_U_n_240),
        .\xor_ln117_141_reg_23982_reg[1] (clefia_s0_U_n_211),
        .\xor_ln117_141_reg_23982_reg[2] (clefia_s0_U_n_239),
        .\xor_ln117_141_reg_23982_reg[3] (clefia_s0_U_n_238),
        .\xor_ln117_141_reg_23982_reg[5] (or_ln127_51_fu_10574_p3),
        .\xor_ln117_141_reg_23982_reg[7] (clefia_s0_U_n_232),
        .\xor_ln117_141_reg_23982_reg[7]_0 (xor_ln117_77_reg_23230),
        .\xor_ln117_141_reg_23982_reg[7]_1 (reg_1883),
        .\xor_ln117_14_reg_22679_reg[0] (clefia_s0_U_n_264),
        .\xor_ln117_14_reg_22679_reg[6] (clefia_s0_U_n_509),
        .\xor_ln117_14_reg_22679_reg[7] (clefia_s0_U_n_508),
        .\xor_ln117_155_reg_24160_reg[4] (clefia_s0_U_n_227),
        .\xor_ln117_155_reg_24160_reg[5] (clefia_s0_U_n_221),
        .\xor_ln117_155_reg_24160_reg[6] (clefia_s0_U_n_313),
        .\xor_ln117_157_reg_24171_reg[1] (clefia_s0_U_n_316),
        .\xor_ln117_157_reg_24171_reg[5] (clefia_s0_U_n_314),
        .\xor_ln117_157_reg_24171_reg[6] (clefia_s0_U_n_214),
        .\xor_ln117_157_reg_24171_reg[7] (clefia_s0_U_n_233),
        .\xor_ln117_158_reg_24177_reg[3] (x_assign_93_reg_24050),
        .\xor_ln117_158_reg_24177_reg[7] (xor_ln117_94_reg_23423),
        .\xor_ln117_164_reg_24415_reg[2] (\xor_ln117_164_reg_24415[2]_i_2_n_0 ),
        .\xor_ln117_164_reg_24415_reg[3] (\xor_ln117_164_reg_24415[3]_i_2_n_0 ),
        .\xor_ln117_164_reg_24415_reg[4] (\xor_ln117_164_reg_24415[4]_i_2_n_0 ),
        .\xor_ln117_164_reg_24415_reg[5] (or_ln127_77_fu_13670_p3),
        .\xor_ln117_164_reg_24415_reg[5]_0 (or_ln127_78_fu_13676_p3),
        .\xor_ln117_164_reg_24415_reg[7] (xor_ln117_124_reg_23789),
        .\xor_ln117_164_reg_24415_reg[7]_0 ({\reg_1862_reg_n_0_[7] ,\reg_1862_reg_n_0_[6] ,\reg_1862_reg_n_0_[5] ,\reg_1862_reg_n_0_[4] ,\reg_1862_reg_n_0_[3] ,\reg_1862_reg_n_0_[2] ,\reg_1862_reg_n_0_[1] ,\reg_1862_reg_n_0_[0] }),
        .\xor_ln117_166_reg_24420_reg[7] (xor_ln117_126_reg_23799),
        .\xor_ln117_171_reg_24303_reg[4] (clefia_s1_U_n_115),
        .\xor_ln117_171_reg_24303_reg[6] (clefia_s0_U_n_222),
        .\xor_ln117_171_reg_24303_reg[6]_0 (clefia_s1_U_n_117),
        .\xor_ln117_171_reg_24303_reg[7] (clefia_s1_U_n_119),
        .\xor_ln117_172_reg_24309_reg[3] (x_assign_103_reg_24210),
        .\xor_ln117_172_reg_24309_reg[5] (or_ln127_69_fu_12619_p3),
        .\xor_ln117_172_reg_24309_reg[7] ({\reg_1854_reg_n_0_[7] ,\reg_1854_reg_n_0_[6] ,\reg_1854_reg_n_0_[5] ,\reg_1854_reg_n_0_[4] ,\reg_1854_reg_n_0_[3] ,\reg_1854_reg_n_0_[2] ,\reg_1854_reg_n_0_[1] ,\reg_1854_reg_n_0_[0] }),
        .\xor_ln117_172_reg_24309_reg[7]_0 (xor_ln117_108_reg_23601),
        .\xor_ln117_173_reg_24315_reg[0] (clefia_s0_U_n_503),
        .\xor_ln117_173_reg_24315_reg[0]_0 (clefia_s1_U_n_121),
        .\xor_ln117_173_reg_24315_reg[1] (clefia_s0_U_n_210),
        .\xor_ln117_173_reg_24315_reg[1]_0 (clefia_s1_U_n_122),
        .\xor_ln117_173_reg_24315_reg[2] (clefia_s1_U_n_123),
        .\xor_ln117_173_reg_24315_reg[3] (clefia_s1_U_n_127),
        .\xor_ln117_173_reg_24315_reg[4] (clefia_s1_U_n_128),
        .\xor_ln117_173_reg_24315_reg[4]_0 (clefia_s1_U_n_343),
        .\xor_ln117_173_reg_24315_reg[5] (clefia_s1_U_n_129),
        .\xor_ln117_173_reg_24315_reg[6] (clefia_s0_U_n_215),
        .\xor_ln117_173_reg_24315_reg[6]_0 (clefia_s1_U_n_130),
        .\xor_ln117_173_reg_24315_reg[7] (clefia_s0_U_n_499),
        .\xor_ln117_173_reg_24315_reg[7]_0 (clefia_s1_U_n_131),
        .\xor_ln117_174_reg_24321_reg[2] (\xor_ln117_174_reg_24321[2]_i_2_n_0 ),
        .\xor_ln117_174_reg_24321_reg[4] (or_ln127_82_fu_13024_p3),
        .\xor_ln117_174_reg_24321_reg[7] ({xor_ln117_150_fu_12733_p2[7:3],xor_ln117_150_fu_12733_p2[1:0]}),
        .\xor_ln117_187_reg_24489_reg[3] (x_assign_115_reg_24400),
        .\xor_ln117_187_reg_24489_reg[4] (or_ln127_88_reg_24442),
        .\xor_ln117_187_reg_24489_reg[5] (clefia_s0_U_n_302),
        .\xor_ln117_187_reg_24489_reg[7] (clefia_s0_U_n_298),
        .\xor_ln117_187_reg_24489_reg[7]_0 (reg_1839),
        .\xor_ln117_187_reg_24489_reg[7]_1 (xor_ln117_123_reg_23784),
        .\xor_ln117_188_reg_24457_reg[3] (clefia_s1_U_n_339),
        .\xor_ln117_188_reg_24457_reg[4] (clefia_s1_U_n_338),
        .\xor_ln117_189_reg_24494_reg[7] ({\reg_1846_reg_n_0_[7] ,\reg_1846_reg_n_0_[6] ,\reg_1846_reg_n_0_[5] ,\reg_1846_reg_n_0_[4] ,\reg_1846_reg_n_0_[3] ,\reg_1846_reg_n_0_[2] ,\reg_1846_reg_n_0_[1] ,\reg_1846_reg_n_0_[0] }),
        .\xor_ln117_189_reg_24494_reg[7]_0 (or_ln127_89_reg_24447),
        .\xor_ln117_189_reg_24494_reg[7]_1 (xor_ln117_125_reg_23794),
        .\xor_ln117_190_reg_24463_reg[2] (clefia_s1_U_n_327),
        .\xor_ln117_190_reg_24463_reg[3] (clefia_s1_U_n_291),
        .\xor_ln117_190_reg_24463_reg[5] (clefia_s1_U_n_301),
        .\xor_ln117_203_reg_24667_reg[4] (clefia_s0_U_n_526),
        .\xor_ln117_203_reg_24667_reg[7] (xor_ln117_139_reg_23972),
        .\xor_ln117_205_reg_24677_reg[0] (clefia_s0_U_n_520),
        .\xor_ln117_205_reg_24677_reg[1] (clefia_s0_U_n_519),
        .\xor_ln117_205_reg_24677_reg[3] (x_assign_124_reg_24519),
        .\xor_ln117_205_reg_24677_reg[7] (xor_ln117_141_reg_23982),
        .\xor_ln117_21_reg_22795_reg[7] ({xor_ln117_45_fu_4260_p2[7:4],xor_ln117_45_fu_4260_p2[1:0]}),
        .\xor_ln117_220_reg_24860_reg[4] (clefia_s0_U_n_276),
        .\xor_ln117_220_reg_24860_reg[5] (clefia_s0_U_n_182),
        .\xor_ln117_222_reg_24870_reg[0] (clefia_s0_U_n_269),
        .\xor_ln117_222_reg_24870_reg[1] (clefia_s0_U_n_270),
        .\xor_ln117_222_reg_24870_reg[7] (clefia_s0_U_n_273),
        .\xor_ln117_235_reg_25043_reg[7] (xor_ln117_171_reg_24303),
        .\xor_ln117_237_reg_25053_reg[3] (x_assign_148_reg_24895),
        .\xor_ln117_237_reg_25053_reg[7] (xor_ln117_173_reg_24315),
        .\xor_ln117_237_reg_25053_reg[7]_0 (reg_1890),
        .\xor_ln117_253_reg_25241_reg[7] (reg_1901),
        .\xor_ln117_253_reg_25241_reg[7]_0 (xor_ln117_189_reg_24494),
        .\xor_ln117_269_reg_25429_reg[3] (x_assign_172_reg_25271),
        .\xor_ln117_269_reg_25429_reg[4] (or_ln127_130_fu_19833_p3),
        .\xor_ln117_269_reg_25429_reg[7] (z_130_reg_25335),
        .\xor_ln117_269_reg_25429_reg[7]_0 (xor_ln117_205_reg_24677),
        .\xor_ln117_276_reg_25691_reg[5] (or_ln127_134_fu_21597_p3),
        .\xor_ln117_276_reg_25691_reg[7] (reg_1825),
        .\xor_ln117_276_reg_25691_reg[7]_0 (xor_ln117_236_reg_25048),
        .\xor_ln117_278_reg_25701_reg[7] (xor_ln117_238_reg_25058),
        .\xor_ln117_296_reg_25612_reg[7] (xor_ln117_220_reg_24860),
        .\xor_ln117_298_reg_25622_reg[7] (xor_ln117_222_reg_24870),
        .\xor_ln117_29_reg_22807_reg[5] (clefia_s0_U_n_163),
        .\xor_ln117_30_reg_22813_reg[0] (clefia_s0_U_n_489),
        .\xor_ln117_30_reg_22813_reg[1] (clefia_s0_U_n_488),
        .\xor_ln117_30_reg_22813_reg[3] (clefia_s0_U_n_487),
        .\xor_ln117_30_reg_22813_reg[6] (clefia_s0_U_n_486),
        .\xor_ln117_30_reg_22813_reg[7] (clefia_s0_U_n_253),
        .\xor_ln117_37_reg_22984_reg[3] (\xor_ln117_37_reg_22984[3]_i_2_n_0 ),
        .\xor_ln117_37_reg_22984_reg[4] (\xor_ln117_37_reg_22984[4]_i_2_n_0 ),
        .\xor_ln117_37_reg_22984_reg[5] (or_ln127_14_fu_4625_p3),
        .\xor_ln117_37_reg_22984_reg[5]_0 (or_ln127_13_fu_4619_p3),
        .\xor_ln117_37_reg_22984_reg[7] (reg_1816),
        .\xor_ln117_37_reg_22984_reg[7]_0 (pt_load_1_reg_22394),
        .\xor_ln117_39_reg_22989_reg[7] (pt_load_3_reg_22456),
        .\xor_ln117_44_reg_22908_reg[4] (clefia_s0_U_n_158),
        .\xor_ln117_44_reg_22908_reg[5] (clefia_s0_U_n_174),
        .\xor_ln117_44_reg_22908_reg[7] (clefia_s0_U_n_175),
        .\xor_ln117_45_reg_22914_reg[4] (clefia_s0_U_n_164),
        .\xor_ln117_45_reg_22914_reg[4]_0 (clefia_s1_U_n_325),
        .\xor_ln117_45_reg_22914_reg[5] (clefia_s0_U_n_162),
        .\xor_ln117_45_reg_22914_reg[7] (clefia_s0_U_n_160),
        .\xor_ln117_45_reg_22914_reg[7]_0 ({xor_ln117_21_reg_22795[7:4],xor_ln117_21_reg_22795[1:0]}),
        .\xor_ln117_46_reg_22920_reg[0] (clefia_s0_U_n_497),
        .\xor_ln117_46_reg_22920_reg[3] (clefia_s0_U_n_495),
        .\xor_ln117_46_reg_22920_reg[6] (clefia_s0_U_n_492),
        .\xor_ln117_47_reg_22926_reg[1] ({clefia_s1_q4[7:4],clefia_s1_q4[1:0]}),
        .\xor_ln117_47_reg_22926_reg[2] (clefia_s1_U_n_307),
        .\xor_ln117_47_reg_22926_reg[3] (clefia_s1_U_n_303),
        .\xor_ln117_47_reg_22926_reg[4] (clefia_s1_U_n_387),
        .\xor_ln117_47_reg_22926_reg[5] (clefia_s1_U_n_302),
        .\xor_ln117_47_reg_22926_reg[6] (xor_ln117_23_fu_3738_p2[6:0]),
        .\xor_ln117_47_reg_22926_reg[7] (clefia_s1_q3),
        .\xor_ln117_47_reg_22926_reg[7]_0 (control_s_axi_U_n_90),
        .\xor_ln117_5_reg_22626_reg[4] (clefia_s0_U_n_267),
        .\xor_ln117_5_reg_22626_reg[5] (clefia_s0_U_n_521),
        .\xor_ln117_60_reg_23058_reg[2] (x_assign_19_reg_22973[2:0]),
        .\xor_ln117_60_reg_23058_reg[7] ({pt_load_reg_22379_pp0_iter1_reg[7:4],pt_load_reg_22379_pp0_iter1_reg[2:0]}),
        .\xor_ln117_61_reg_23026_reg[2] (clefia_s1_U_n_342),
        .\xor_ln117_61_reg_23026_reg[2]_0 (\xor_ln117_61_reg_23026[2]_i_3_n_0 ),
        .\xor_ln117_61_reg_23026_reg[3] (clefia_s1_U_n_337),
        .\xor_ln117_61_reg_23026_reg[4] (clefia_s1_U_n_481),
        .\xor_ln117_62_reg_23063_reg[0] (clefia_s0_U_n_540),
        .\xor_ln117_62_reg_23063_reg[1] (clefia_s0_U_n_247),
        .\xor_ln117_62_reg_23063_reg[6] (clefia_s0_U_n_454),
        .\xor_ln117_62_reg_23063_reg[7] (clefia_s0_U_n_453),
        .\xor_ln117_62_reg_23063_reg[7]_0 (pt_load_2_reg_22425),
        .\xor_ln117_63_reg_23032_reg[3] (clefia_s1_U_n_328),
        .\xor_ln117_63_reg_23032_reg[7] (clefia_s1_q2),
        .\xor_ln117_75_reg_23220_reg[0] (clefia_s0_U_n_290),
        .\xor_ln117_75_reg_23220_reg[6] (xor_ln117_5_reg_22626[6:0]),
        .\xor_ln117_76_reg_23225_reg[3] (x_assign_30_reg_23100),
        .\xor_ln117_76_reg_23225_reg[3]_0 (x_assign_31_reg_23106),
        .\xor_ln117_76_reg_23225_reg[7] ({xor_ln117_11_reg_22653[7:5],xor_ln117_11_reg_22653[3:0]}),
        .\xor_ln117_77_reg_23230_reg[3] (x_assign_48_reg_23136),
        .\xor_ln117_77_reg_23230_reg[4] (clefia_s0_U_n_283),
        .\xor_ln117_77_reg_23230_reg[5] (or_ln127_19_reg_23094),
        .\xor_ln117_77_reg_23230_reg[6] (clefia_s0_U_n_280),
        .\xor_ln117_77_reg_23230_reg[7] (clefia_s0_U_n_277),
        .\xor_ln117_77_reg_23230_reg[7]_0 ({xor_ln117_14_reg_22679[7:2],xor_ln117_14_reg_22679[0]}),
        .\xor_ln117_835_reg_25778_reg[4] (q1_reg_0),
        .\xor_ln117_92_reg_23413_reg[0] (x_assign_43_reg_23282[0]),
        .\xor_ln117_92_reg_23413_reg[0]_0 (x_assign_42_reg_23276[0]),
        .\xor_ln117_92_reg_23413_reg[7] ({xor_ln117_29_reg_22807[7],xor_ln117_29_reg_22807[5],xor_ln117_29_reg_22807[0]}),
        .\xor_ln117_93_reg_23418_reg[3] (x_assign_60_reg_23324),
        .\xor_ln117_93_reg_23418_reg[5] ({or_ln127_27_fu_7178_p3[5],or_ln127_27_fu_7178_p3[3:2]}),
        .\xor_ln117_93_reg_23418_reg[7] (xor_ln117_30_reg_22813),
        .\xor_ln117_94_reg_23423_reg[1] (clefia_s0_U_n_123),
        .\xor_ln117_94_reg_23423_reg[6] (clefia_s0_U_n_136),
        .\xor_ln117_94_reg_23423_reg[7] (clefia_s0_U_n_137),
        .\z_130_reg_25335_reg[7] ({xor_ln117_269_fu_19917_p2[7:3],xor_ln117_269_fu_19917_p2[1]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s1_ROM_AUTO_1R clefia_s1_U
       (.ADDRBWRADDR({control_s_axi_U_n_81,control_s_axi_U_n_82,control_s_axi_U_n_83,control_s_axi_U_n_84,control_s_axi_U_n_85,control_s_axi_U_n_86,control_s_axi_U_n_87,control_s_axi_U_n_88}),
        .D({clefia_s1_U_n_39,clefia_s1_U_n_40,clefia_s1_U_n_41,clefia_s1_U_n_42,clefia_s1_U_n_43,clefia_s1_U_n_44,clefia_s1_U_n_45,clefia_s1_U_n_46}),
        .DOADO(q0_reg_1),
        .DOBDO(clefia_s0_q2),
        .Q({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .\ap_CS_fsm_reg[10] (clefia_s1_U_n_180),
        .\ap_CS_fsm_reg[11] (clefia_s1_U_n_154),
        .\ap_CS_fsm_reg[12] (clefia_s1_U_n_156),
        .\ap_CS_fsm_reg[12]_0 (clefia_s1_U_n_480),
        .\ap_CS_fsm_reg[13] (clefia_s1_U_n_132),
        .\ap_CS_fsm_reg[14] (clefia_s1_U_n_468),
        .\ap_CS_fsm_reg[14]_0 (clefia_s1_U_n_478),
        .\ap_CS_fsm_reg[14]_1 (clefia_s1_U_n_479),
        .\ap_CS_fsm_reg[15] (clefia_s1_U_n_97),
        .\ap_CS_fsm_reg[1] (clefia_s1_U_n_109),
        .\ap_CS_fsm_reg[4] (clefia_s1_U_n_107),
        .\ap_CS_fsm_reg[4]_0 (clefia_s1_U_n_108),
        .\ap_CS_fsm_reg[6] (clefia_s1_U_n_96),
        .\ap_CS_fsm_reg[6]_0 (clefia_s1_U_n_106),
        .\ap_CS_fsm_reg[7] (clefia_s1_U_n_146),
        .\ap_CS_fsm_reg[7]_0 (clefia_s1_U_n_152),
        .\ap_CS_fsm_reg[7]_1 (clefia_s1_U_n_482),
        .\ap_CS_fsm_reg[9] (clefia_s1_U_n_157),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_rep__0(clefia_s1_U_n_155),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg_rep(clefia_s1_U_n_95),
        .ap_enable_reg_pp0_iter2_reg_rep_0(clefia_s1_U_n_171),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s1_ce3(clefia_s1_ce3),
        .clefia_s1_ce4(clefia_s1_ce4),
        .or_ln127_100_fu_17381_p3(or_ln127_100_fu_17381_p3[7:6]),
        .or_ln127_101_fu_17387_p3(or_ln127_101_fu_17387_p3),
        .or_ln127_103_fu_16419_p3({or_ln127_103_fu_16419_p3[7],or_ln127_103_fu_16419_p3[4:2]}),
        .or_ln127_104_fu_16425_p3({or_ln127_104_fu_16425_p3[7],or_ln127_104_fu_16425_p3[4:2]}),
        .or_ln127_105_fu_16431_p3(or_ln127_105_fu_16431_p3),
        .or_ln127_106_fu_16437_p3(or_ln127_106_fu_16437_p3),
        .or_ln127_107_fu_18507_p3(or_ln127_107_fu_18507_p3[7]),
        .or_ln127_108_fu_18513_p3({or_ln127_108_fu_18513_p3[7:6],or_ln127_108_fu_18513_p3[0]}),
        .or_ln127_109_fu_18519_p3(or_ln127_109_fu_18519_p3),
        .or_ln127_10_fu_3386_p3(or_ln127_10_fu_3386_p3),
        .or_ln127_110_fu_18525_p3({or_ln127_110_fu_18525_p3[7:2],or_ln127_110_fu_18525_p3[0]}),
        .or_ln127_111_fu_17551_p3(or_ln127_111_fu_17551_p3),
        .or_ln127_112_fu_17557_p3(or_ln127_112_fu_17557_p3),
        .or_ln127_113_fu_17563_p3(or_ln127_113_fu_17563_p3),
        .or_ln127_115_fu_19639_p3({or_ln127_115_fu_19639_p3[7:6],or_ln127_115_fu_19639_p3[1:0]}),
        .or_ln127_116_fu_19645_p3(or_ln127_116_fu_19645_p3[7:6]),
        .or_ln127_117_fu_19651_p3(or_ln127_117_fu_19651_p3),
        .or_ln127_119_fu_18683_p3({or_ln127_119_fu_18683_p3[7],or_ln127_119_fu_18683_p3[4:2]}),
        .or_ln127_120_fu_18689_p3({or_ln127_120_fu_18689_p3[7],or_ln127_120_fu_18689_p3[4:2]}),
        .or_ln127_121_fu_18695_p3(or_ln127_121_fu_18695_p3),
        .or_ln127_122_fu_18701_p3(or_ln127_122_fu_18701_p3),
        .or_ln127_123_fu_20771_p3(or_ln127_123_fu_20771_p3),
        .or_ln127_124_fu_20777_p3(or_ln127_124_fu_20777_p3),
        .or_ln127_125_fu_20783_p3(or_ln127_125_fu_20783_p3[7:6]),
        .or_ln127_126_fu_20789_p3(or_ln127_126_fu_20789_p3[7:6]),
        .or_ln127_127_fu_19815_p3(or_ln127_127_fu_19815_p3),
        .or_ln127_128_fu_19821_p3(or_ln127_128_fu_19821_p3),
        .or_ln127_129_fu_19827_p3(or_ln127_129_fu_19827_p3),
        .or_ln127_131_fu_21579_p3(or_ln127_131_fu_21579_p3),
        .or_ln127_132_fu_21585_p3(or_ln127_132_fu_21585_p3),
        .or_ln127_133_fu_21591_p3(or_ln127_133_fu_21591_p3[7:6]),
        .or_ln127_20_reg_23112({or_ln127_20_reg_23112[7:6],or_ln127_20_reg_23112[1]}),
        .\or_ln127_20_reg_23112_reg[1] (clefia_s1_U_n_246),
        .or_ln127_21_reg_23124(or_ln127_21_reg_23124),
        .or_ln127_22_reg_23130(or_ln127_22_reg_23130),
        .or_ln127_28_fu_7184_p3(or_ln127_28_fu_7184_p3),
        .or_ln127_29_fu_7190_p3(or_ln127_29_fu_7190_p3),
        .or_ln127_30_fu_7196_p3(or_ln127_30_fu_7196_p3),
        .or_ln127_33_fu_6234_p3(or_ln127_33_fu_6234_p3),
        .or_ln127_34_fu_6240_p3(or_ln127_34_fu_6240_p3),
        .or_ln127_36_fu_8316_p3({or_ln127_36_fu_8316_p3[7:6],or_ln127_36_fu_8316_p3[2],or_ln127_36_fu_8316_p3[0]}),
        .or_ln127_37_fu_8322_p3({or_ln127_37_fu_8322_p3[7:4],or_ln127_37_fu_8322_p3[2]}),
        .or_ln127_38_fu_8328_p3({or_ln127_38_fu_8328_p3[7:4],or_ln127_38_fu_8328_p3[2:0]}),
        .or_ln127_41_fu_7366_p3(or_ln127_41_fu_7366_p3),
        .or_ln127_42_fu_7372_p3(or_ln127_42_fu_7372_p3),
        .or_ln127_44_fu_9448_p3({or_ln127_44_fu_9448_p3[7:5],or_ln127_44_fu_9448_p3[1:0]}),
        .or_ln127_45_fu_9454_p3(or_ln127_45_fu_9454_p3),
        .or_ln127_46_fu_9460_p3(or_ln127_46_fu_9460_p3),
        .or_ln127_49_fu_8498_p3(or_ln127_49_fu_8498_p3),
        .or_ln127_50_fu_8504_p3(or_ln127_50_fu_8504_p3),
        .or_ln127_52_fu_10580_p3({or_ln127_52_fu_10580_p3[7:6],or_ln127_52_fu_10580_p3[1:0]}),
        .or_ln127_53_fu_10586_p3(or_ln127_53_fu_10586_p3),
        .or_ln127_54_fu_10592_p3(or_ln127_54_fu_10592_p3),
        .or_ln127_57_fu_9630_p3(or_ln127_57_fu_9630_p3),
        .or_ln127_58_fu_9636_p3(or_ln127_58_fu_9636_p3),
        .or_ln127_61_fu_11718_p3(or_ln127_61_fu_11718_p3),
        .or_ln127_62_fu_11724_p3(or_ln127_62_fu_11724_p3),
        .or_ln127_65_fu_10762_p3(or_ln127_65_fu_10762_p3),
        .or_ln127_66_fu_10768_p3(or_ln127_66_fu_10768_p3),
        .or_ln127_67_fu_12607_p3(or_ln127_67_fu_12607_p3),
        .or_ln127_68_fu_12613_p3(or_ln127_68_fu_12613_p3),
        .or_ln127_70_fu_12625_p3(or_ln127_70_fu_12625_p3[7:6]),
        .or_ln127_71_fu_11882_p3(or_ln127_71_fu_11882_p3),
        .or_ln127_72_fu_11888_p3(or_ln127_72_fu_11888_p3),
        .or_ln127_83_fu_15111_p3({or_ln127_83_fu_15111_p3[7:6],or_ln127_83_fu_15111_p3[1:0]}),
        .or_ln127_84_fu_15117_p3(or_ln127_84_fu_15117_p3[7:6]),
        .or_ln127_85_fu_15123_p3(or_ln127_85_fu_15123_p3),
        .or_ln127_8_fu_3380_p3(or_ln127_8_fu_3380_p3),
        .or_ln127_91_fu_16243_p3(or_ln127_91_fu_16243_p3[7]),
        .or_ln127_92_fu_16249_p3({or_ln127_92_fu_16249_p3[7:6],or_ln127_92_fu_16249_p3[0]}),
        .or_ln127_93_fu_16255_p3(or_ln127_93_fu_16255_p3),
        .or_ln127_94_fu_16261_p3({or_ln127_94_fu_16261_p3[7:2],or_ln127_94_fu_16261_p3[0]}),
        .or_ln127_95_fu_15287_p3(or_ln127_95_fu_15287_p3),
        .or_ln127_96_fu_15293_p3(or_ln127_96_fu_15293_p3),
        .or_ln127_97_fu_15299_p3(or_ln127_97_fu_15299_p3),
        .or_ln127_99_fu_17375_p3({or_ln127_99_fu_17375_p3[7:6],or_ln127_99_fu_17375_p3[1:0]}),
        .\pt_load_10_reg_22549_reg[7] (xor_ln117_30_fu_3469_p2),
        .\pt_load_8_reg_22487_reg[7] (xor_ln117_28_fu_3414_p2),
        .\pt_load_9_reg_22518_reg[7] (xor_ln117_29_fu_3441_p2),
        .q0_reg_0(q1_reg_0),
        .q0_reg_1({clefia_s1_U_n_55,clefia_s1_U_n_56,clefia_s1_U_n_57,clefia_s1_U_n_58,clefia_s1_U_n_59,clefia_s1_U_n_60,clefia_s1_U_n_61,clefia_s1_U_n_62}),
        .q0_reg_10(x_assign_119_fu_13470_p3[3:2]),
        .q0_reg_11(clefia_s0_U_n_100),
        .q0_reg_12(clefia_s0_U_n_193),
        .q0_reg_13(xor_ln117_190_reg_24463),
        .q0_reg_14(clefia_s0_U_n_152),
        .q0_reg_15(control_s_axi_U_n_113),
        .q0_reg_16(clefia_s0_U_n_99),
        .q0_reg_17(clefia_s0_U_n_151),
        .q0_reg_18(clefia_s0_U_n_147),
        .q0_reg_19(clefia_s0_U_n_143),
        .q0_reg_2({clefia_s1_U_n_63,clefia_s1_U_n_64,clefia_s1_U_n_65,clefia_s1_U_n_66,clefia_s1_U_n_67,clefia_s1_U_n_68,clefia_s1_U_n_69,clefia_s1_U_n_70}),
        .q0_reg_20(clefia_s0_U_n_541),
        .q0_reg_21(clefia_s0_U_n_194),
        .q0_reg_22(xor_ln117_235_reg_25043),
        .q0_reg_3({clefia_s1_U_n_71,clefia_s1_U_n_72,clefia_s1_U_n_73,clefia_s1_U_n_74,clefia_s1_U_n_75,clefia_s1_U_n_76,clefia_s1_U_n_77,clefia_s1_U_n_78}),
        .q0_reg_4({clefia_s1_U_n_87,clefia_s1_U_n_88,clefia_s1_U_n_89,clefia_s1_U_n_90,clefia_s1_U_n_91,clefia_s1_U_n_92,clefia_s1_U_n_93,clefia_s1_U_n_94}),
        .q0_reg_5(clefia_s1_U_n_308),
        .q0_reg_6({x_assign_107_fu_12459_p3[4],clefia_s1_U_n_310,clefia_s1_U_n_311,clefia_s1_U_n_312}),
        .q0_reg_7({clefia_s1_U_n_313,clefia_s1_U_n_314}),
        .q0_reg_8(x_assign_107_fu_12459_p3[3:2]),
        .q0_reg_9({x_assign_119_fu_13470_p3[4],clefia_s1_U_n_473,clefia_s1_U_n_474,clefia_s1_U_n_475}),
        .q0_reg_i_101_0(clefia_s0_U_n_169),
        .q0_reg_i_101_1(clefia_s0_U_n_257),
        .q0_reg_i_101_2(clefia_s0_U_n_168),
        .q0_reg_i_115_0(reg_1906),
        .q0_reg_i_145_0(or_ln127_114_fu_17569_p3),
        .q0_reg_i_214_0(or_ln127_48_fu_8492_p3),
        .q0_reg_i_214_1(or_ln127_47_fu_8486_p3),
        .q0_reg_i_223_0(x_assign_145_reg_24589),
        .q0_reg_i_224_0(x_assign_169_reg_24965),
        .q0_reg_i_39_0(or_ln127_98_fu_15305_p3),
        .q0_reg_i_40_0(or_ln127_130_fu_19833_p3),
        .q0_reg_i_43_0(clefia_s0_U_n_159),
        .q0_reg_i_44_0(x_assign_196_reg_25627),
        .q0_reg_i_65_0(clefia_s0_U_n_161),
        .q0_reg_i_65_1(clefia_s0_U_n_263),
        .q0_reg_i_65_2(clefia_s0_U_n_160),
        .q0_reg_i_68_0(clefia_s0_U_n_262),
        .q0_reg_i_76_0(clefia_s0_U_n_163),
        .q0_reg_i_76_1(clefia_s0_U_n_261),
        .q0_reg_i_76_2(clefia_s0_U_n_162),
        .q0_reg_i_77_0(or_ln127_63_fu_10750_p3),
        .q0_reg_i_77_1(or_ln127_64_fu_10756_p3),
        .q0_reg_i_77_2(or_ln127_56_fu_9624_p3),
        .q0_reg_i_77_3(or_ln127_55_fu_9618_p3),
        .q0_reg_i_77_4(clefia_s0_U_n_164),
        .q0_reg_i_78_0(or_ln127_40_fu_7360_p3),
        .q0_reg_i_78_1(or_ln127_39_fu_7354_p3),
        .q0_reg_i_86_0(clefia_s0_U_n_260),
        .q0_reg_i_86_1(clefia_s0_U_n_165),
        .q0_reg_i_91_0(clefia_s0_U_n_259),
        .q0_reg_i_91_1(clefia_s0_U_n_166),
        .q0_reg_i_96_0(clefia_s0_U_n_258),
        .q0_reg_i_96_1(clefia_s0_U_n_167),
        .q1_reg_i_63(clefia_s0_U_n_82),
        .q2_reg_0(clefia_s1_q2),
        .q2_reg_1(xor_ln117_172_fu_13083_p2[2]),
        .q2_reg_10(clefia_s0_U_n_153),
        .q2_reg_11(clefia_s0_U_n_513),
        .q2_reg_12(clefia_s0_U_n_111),
        .q2_reg_13(clefia_s0_U_n_514),
        .q2_reg_14(clefia_s0_U_n_300),
        .q2_reg_15(clefia_s0_U_n_301),
        .q2_reg_16(clefia_s0_U_n_515),
        .q2_reg_17(clefia_s0_U_n_303),
        .q2_reg_18(clefia_s0_U_n_516),
        .q2_reg_19(clefia_s0_U_n_305),
        .q2_reg_2(clefia_s1_U_n_337),
        .q2_reg_20(clefia_s0_U_n_517),
        .q2_reg_21(clefia_s0_U_n_518),
        .q2_reg_22(clefia_s0_U_n_308),
        .q2_reg_23(clefia_s0_U_n_519),
        .q2_reg_24(clefia_s0_U_n_309),
        .q2_reg_25(clefia_s0_U_n_311),
        .q2_reg_26(clefia_s0_U_n_520),
        .q2_reg_27(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .q2_reg_28(clefia_s0_U_n_233),
        .q2_reg_29(clefia_s0_U_n_499),
        .q2_reg_3({clefia_s1_U_n_338,clefia_s1_U_n_339}),
        .q2_reg_30(clefia_s0_U_n_214),
        .q2_reg_31(clefia_s0_U_n_215),
        .q2_reg_32(clefia_s0_U_n_314),
        .q2_reg_33(clefia_s0_U_n_500),
        .q2_reg_34(clefia_s0_U_n_235),
        .q2_reg_35(clefia_s0_U_n_501),
        .q2_reg_36(clefia_s0_U_n_237),
        .q2_reg_37(clefia_s0_U_n_502),
        .q2_reg_38(clefia_s0_U_n_213),
        .q2_reg_39(clefia_s0_U_n_212),
        .q2_reg_4({clefia_s1_U_n_340,clefia_s1_U_n_341,clefia_s1_U_n_342}),
        .q2_reg_40(clefia_s0_U_n_316),
        .q2_reg_41(clefia_s0_U_n_210),
        .q2_reg_42(clefia_s0_U_n_241),
        .q2_reg_43(clefia_s0_U_n_503),
        .q2_reg_5(clefia_s1_U_n_343),
        .q2_reg_6({clefia_s1_U_n_360,clefia_s1_U_n_361,clefia_s1_U_n_362}),
        .q2_reg_7(clefia_s1_U_n_481),
        .q2_reg_8(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .q2_reg_9(clefia_s0_U_n_297),
        .q2_reg_i_10_0(clefia_s0_U_n_277),
        .q2_reg_i_10_1(clefia_s0_U_n_453),
        .q2_reg_i_10_2(clefia_s0_U_n_253),
        .q2_reg_i_10_3(clefia_s0_U_n_508),
        .q2_reg_i_10_4(clefia_s0_U_n_441),
        .q2_reg_i_12_0(clefia_s0_U_n_456),
        .q2_reg_i_12_1(clefia_s0_U_n_232),
        .q2_reg_i_14_0(clefia_s0_U_n_280),
        .q2_reg_i_14_1(clefia_s0_U_n_454),
        .q2_reg_i_14_2(clefia_s0_U_n_492),
        .q2_reg_i_14_3(clefia_s0_U_n_486),
        .q2_reg_i_14_4(clefia_s0_U_n_509),
        .q2_reg_i_14_5(clefia_s0_U_n_442),
        .q2_reg_i_16_0(clefia_s0_U_n_457),
        .q2_reg_i_16_1(clefia_s0_U_n_512),
        .q2_reg_i_18_0(clefia_s0_U_n_242),
        .q2_reg_i_18_1(clefia_s0_U_n_243),
        .q2_reg_i_18_2(clefia_s0_U_n_252),
        .q2_reg_i_18_3(clefia_s0_U_n_493),
        .q2_reg_i_18_4(clefia_s0_U_n_254),
        .q2_reg_i_18_5(clefia_s0_U_n_255),
        .q2_reg_i_20_0(clefia_s0_U_n_458),
        .q2_reg_i_20_1(clefia_s0_U_n_234),
        .q2_reg_i_22_0(clefia_s0_U_n_283),
        .q2_reg_i_22_1(clefia_s0_U_n_244),
        .q2_reg_i_22_2(clefia_s0_U_n_494),
        .q2_reg_i_22_3(clefia_s0_U_n_443),
        .q2_reg_i_22_4(clefia_s0_U_n_510),
        .q2_reg_i_24_0(clefia_s0_U_n_459),
        .q2_reg_i_24_1(clefia_s0_U_n_236),
        .q2_reg_i_26_0(clefia_s0_U_n_285),
        .q2_reg_i_26_1(clefia_s0_U_n_455),
        .q2_reg_i_26_2(clefia_s0_U_n_487),
        .q2_reg_i_26_3(clefia_s0_U_n_495),
        .q2_reg_i_26_4(clefia_s0_U_n_444),
        .q2_reg_i_26_5(clefia_s0_U_n_511),
        .q2_reg_i_28_0(clefia_s0_U_n_460),
        .q2_reg_i_28_1(clefia_s0_U_n_238),
        .q2_reg_i_30_0(clefia_s0_U_n_245),
        .q2_reg_i_30_1(clefia_s0_U_n_246),
        .q2_reg_i_30_2(clefia_s0_U_n_251),
        .q2_reg_i_30_3(clefia_s0_U_n_250),
        .q2_reg_i_30_4(clefia_s0_U_n_256),
        .q2_reg_i_32_0(clefia_s0_U_n_474),
        .q2_reg_i_32_1(clefia_s0_U_n_239),
        .q2_reg_i_34_0(clefia_s0_U_n_288),
        .q2_reg_i_34_1(clefia_s0_U_n_247),
        .q2_reg_i_34_2(clefia_s0_U_n_496),
        .q2_reg_i_34_3(clefia_s0_U_n_488),
        .q2_reg_i_34_4(clefia_s0_U_n_445),
        .q2_reg_i_36_0(clefia_s0_U_n_461),
        .q2_reg_i_36_1(clefia_s0_U_n_211),
        .q2_reg_i_38_0(clefia_s0_U_n_289),
        .q2_reg_i_38_1(clefia_s0_U_n_540),
        .q2_reg_i_38_2(clefia_s0_U_n_489),
        .q2_reg_i_38_3(clefia_s0_U_n_497),
        .q2_reg_i_38_4(clefia_s0_U_n_446),
        .q2_reg_i_38_5(clefia_s0_U_n_264),
        .q2_reg_i_40_0(clefia_s0_U_n_462),
        .q2_reg_i_40_1(clefia_s0_U_n_240),
        .q3_reg_0(clefia_s1_q3),
        .q3_reg_1({clefia_s1_q4[7:4],clefia_s1_q4[1:0]}),
        .q3_reg_10(clefia_s1_U_n_304),
        .q3_reg_11(clefia_s1_U_n_306),
        .q3_reg_12(clefia_s1_U_n_307),
        .q3_reg_13(xor_ln117_44_fu_4231_p2),
        .q3_reg_14({clefia_s1_U_n_325,clefia_s1_U_n_326,clefia_s1_U_n_327}),
        .q3_reg_15(clefia_s1_U_n_328),
        .q3_reg_16({clefia_s1_U_n_329,clefia_s1_U_n_330,clefia_s1_U_n_331}),
        .q3_reg_17(xor_ln117_31_fu_3496_p2),
        .q3_reg_18(clefia_s1_U_n_387),
        .q3_reg_19({clefia_s1_U_n_416,clefia_s1_U_n_417}),
        .q3_reg_2({clefia_s1_U_n_47,clefia_s1_U_n_48,clefia_s1_U_n_49,clefia_s1_U_n_50,clefia_s1_U_n_51,clefia_s1_U_n_52,clefia_s1_U_n_53,clefia_s1_U_n_54}),
        .q3_reg_20({clefia_s1_U_n_418,clefia_s1_U_n_419,clefia_s1_U_n_420}),
        .q3_reg_21(clefia_s0_U_n_298),
        .q3_reg_22(control_s_axi_U_n_119),
        .q3_reg_23(clefia_s0_U_n_299),
        .q3_reg_24(clefia_s0_U_n_525),
        .q3_reg_25(clefia_s0_U_n_302),
        .q3_reg_26(control_s_axi_U_n_120),
        .q3_reg_27(clefia_s0_U_n_304),
        .q3_reg_28(clefia_s0_U_n_526),
        .q3_reg_29(clefia_s0_U_n_306),
        .q3_reg_3({clefia_s1_U_n_79,clefia_s1_U_n_80,clefia_s1_U_n_81,clefia_s1_U_n_82,clefia_s1_U_n_83,clefia_s1_U_n_84,clefia_s1_U_n_85,clefia_s1_U_n_86}),
        .q3_reg_30(clefia_s0_U_n_527),
        .q3_reg_31(clefia_s0_U_n_307),
        .q3_reg_32(clefia_s0_U_n_528),
        .q3_reg_33(clefia_s0_U_n_310),
        .q3_reg_34(clefia_s0_U_n_529),
        .q3_reg_35(clefia_s0_U_n_312),
        .q3_reg_36(control_s_axi_U_n_121),
        .q3_reg_37(clefia_s0_U_n_224),
        .q3_reg_38(clefia_s0_U_n_504),
        .q3_reg_39(clefia_s0_U_n_313),
        .q3_reg_4(xor_ln117_45_fu_4260_p2[3:2]),
        .q3_reg_40(clefia_s0_U_n_222),
        .q3_reg_41(clefia_s0_U_n_221),
        .q3_reg_42(clefia_s0_U_n_220),
        .q3_reg_43(clefia_s0_U_n_227),
        .q3_reg_44(clefia_s0_U_n_505),
        .q3_reg_45(clefia_s0_U_n_315),
        .q3_reg_46(clefia_s0_U_n_218),
        .q3_reg_47(clefia_s0_U_n_217),
        .q3_reg_48(clefia_s0_U_n_216),
        .q3_reg_49(clefia_s0_U_n_228),
        .q3_reg_5(clefia_s1_U_n_291),
        .q3_reg_50(clefia_s0_U_n_506),
        .q3_reg_51(clefia_s0_U_n_231),
        .q3_reg_52(clefia_s0_U_n_507),
        .q3_reg_6(clefia_s1_U_n_300),
        .q3_reg_7(clefia_s1_U_n_301),
        .q3_reg_8(clefia_s1_U_n_302),
        .q3_reg_9(clefia_s1_U_n_303),
        .q3_reg_i_21__0_0(clefia_s0_U_n_225),
        .q3_reg_i_21__0_1(clefia_s0_U_n_468),
        .q3_reg_i_22_0(clefia_s0_U_n_175),
        .q3_reg_i_22_1(clefia_s0_U_n_278),
        .q3_reg_i_22_2(xor_ln117_45_reg_22914),
        .q3_reg_i_22_3(clefia_s0_U_n_463),
        .q3_reg_i_25__0_0(clefia_s0_U_n_223),
        .q3_reg_i_25__0_1(clefia_s0_U_n_469),
        .q3_reg_i_27_0(clefia_s0_U_n_209),
        .q3_reg_i_27_1(clefia_s0_U_n_464),
        .q3_reg_i_27_2(clefia_s0_U_n_279),
        .q3_reg_i_29__0_0(clefia_s0_U_n_470),
        .q3_reg_i_29__0_1(clefia_s0_U_n_523),
        .q3_reg_i_30_0(clefia_s0_U_n_281),
        .q3_reg_i_30_1(clefia_s0_U_n_174),
        .q3_reg_i_30_2(clefia_s0_U_n_208),
        .q3_reg_i_30_3(clefia_s0_U_n_521),
        .q3_reg_i_33_0(clefia_s0_U_n_471),
        .q3_reg_i_33_1(clefia_s0_U_n_226),
        .q3_reg_i_34__0_0(clefia_s0_U_n_282),
        .q3_reg_i_34__0_1(clefia_s0_U_n_158),
        .q3_reg_i_34__0_2(clefia_s0_U_n_249),
        .q3_reg_i_34__0_3(clefia_s0_U_n_267),
        .q3_reg_i_34__0_4(clefia_s0_U_n_207),
        .q3_reg_i_37_0(clefia_s0_U_n_219),
        .q3_reg_i_37_1(clefia_s0_U_n_472),
        .q3_reg_i_38_0(clefia_s0_U_n_173),
        .q3_reg_i_38_1(clefia_s0_U_n_284),
        .q3_reg_i_38_2(clefia_s0_U_n_465),
        .q3_reg_i_38_3(clefia_s0_U_n_266),
        .q3_reg_i_41__0_0(clefia_s0_U_n_473),
        .q3_reg_i_41__0_1(clefia_s0_U_n_524),
        .q3_reg_i_43_0(clefia_s0_U_n_248),
        .q3_reg_i_43_1(clefia_s0_U_n_286),
        .q3_reg_i_43_2(clefia_s0_U_n_172),
        .q3_reg_i_43_3(clefia_s0_U_n_530),
        .q3_reg_i_43_4(clefia_s0_U_n_206),
        .q3_reg_i_45__0_0(clefia_s0_U_n_229),
        .q3_reg_i_45__0_1(clefia_s0_U_n_475),
        .q3_reg_i_46__0_0(clefia_s0_U_n_171),
        .q3_reg_i_46__0_1(clefia_s0_U_n_287),
        .q3_reg_i_46__0_2(clefia_s0_U_n_466),
        .q3_reg_i_46__0_3(clefia_s0_U_n_522),
        .q3_reg_i_46__0_4(clefia_s0_U_n_205),
        .q3_reg_i_49__0_0(clefia_s0_U_n_476),
        .q3_reg_i_49__0_1(clefia_s0_U_n_230),
        .q3_reg_i_51__0_0(clefia_s0_U_n_170),
        .q3_reg_i_51__0_1(clefia_s0_U_n_204),
        .q3_reg_i_51__0_2(clefia_s0_U_n_290),
        .q3_reg_i_51__0_3(clefia_s0_U_n_467),
        .q3_reg_i_51__0_4(clefia_s0_U_n_265),
        .\reg_1820_reg[0] (\reg_1820[7]_i_3_n_0 ),
        .\reg_1820_reg[3] (clefia_s1_U_n_191),
        .\reg_1832_reg[0] (\reg_1832[7]_i_4_n_0 ),
        .\reg_1832_reg[0]_0 (\reg_1832[7]_i_6_n_0 ),
        .\reg_1839_reg[7] ({xor_ln117_156_fu_11956_p2[7],xor_ln117_156_fu_11956_p2[4:3]}),
        .\reg_1839_reg[7]_0 (\reg_1839[7]_i_3_n_0 ),
        .\reg_1854_reg[0] (\reg_1854[7]_i_8_n_0 ),
        .\reg_1854_reg[0]_0 (\reg_1854[7]_i_9_n_0 ),
        .\reg_1854_reg[2] (\reg_1846[7]_i_6_n_0 ),
        .\reg_1854_reg[4] (xor_ln117_76_fu_6296_p2[4]),
        .\reg_1854_reg[5] (\reg_1854[7]_i_3_n_0 ),
        .\reg_1854_reg[5]_0 (control_s_axi_U_n_114),
        .\reg_1854_reg[7] (\reg_1854[7]_i_4_n_0 ),
        .\reg_1854_reg[7]_0 (\reg_1854[7]_i_5_n_0 ),
        .\reg_1854_reg[7]_1 (\reg_1854[7]_i_6_n_0 ),
        .\reg_1862_reg[6] (clefia_s1_U_n_229),
        .\reg_1862_reg[7] (clefia_s1_U_n_228),
        .\reg_1870_reg[7] (clefia_s1_U_n_344),
        .\reg_1883_reg[0] (\reg_1896[7]_i_3_n_0 ),
        .\reg_1883_reg[6] ({xor_ln117_78_fu_6352_p2[6:4],xor_ln117_78_fu_6352_p2[1:0]}),
        .\reg_1883_reg[7] ({xor_ln117_268_fu_19890_p2[7:6],xor_ln117_268_fu_19890_p2[3:2],xor_ln117_268_fu_19890_p2[0]}),
        .\reg_1890_reg[0] (\reg_1890[7]_i_3_n_0 ),
        .\reg_1890_reg[0]_0 (\reg_1890[7]_i_4_n_0 ),
        .\reg_1890_reg[4] ({xor_ln117_252_fu_18757_p2[4:3],xor_ln117_252_fu_18757_p2[1]}),
        .\reg_1890_reg[7] ({xor_ln117_270_fu_19945_p2[7],xor_ln117_270_fu_19945_p2[5],xor_ln117_270_fu_19945_p2[3],xor_ln117_270_fu_19945_p2[1:0]}),
        .\reg_1896_reg[3] ({xor_ln117_254_fu_18813_p2[3],xor_ln117_254_fu_18813_p2[1]}),
        .\reg_1896_reg[6] (xor_ln117_108_fu_8560_p2[6]),
        .\reg_1896_reg[6]_0 (xor_ln117_236_fu_17625_p2[6]),
        .\reg_1896_reg[7] ({xor_ln117_126_fu_9748_p2[7:6],xor_ln117_126_fu_9748_p2[2:1]}),
        .\reg_1896_reg[7]_0 ({xor_ln117_142_fu_10880_p2[7:5],xor_ln117_142_fu_10880_p2[1]}),
        .\reg_1896_reg[7]_1 ({xor_ln117_94_fu_7484_p2[7:5],xor_ln117_94_fu_7484_p2[3:2]}),
        .\reg_1896_reg[7]_2 (ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .\reg_1906_reg[1] (xor_ln117_238_fu_17681_p2[1:0]),
        .\tmp_149_reg_23293_reg[0] (clefia_s1_U_n_193),
        .\tmp_149_reg_23293_reg[0]_0 (clefia_s1_U_n_390),
        .\tmp_479_reg_24766_reg[0] (clefia_s1_U_n_406),
        .\trunc_ln127_114_reg_23664_reg[0] (clefia_s1_U_n_160),
        .\trunc_ln127_114_reg_23664_reg[5] (clefia_s1_U_n_347),
        .\trunc_ln127_114_reg_23664_reg[6] (clefia_s1_U_n_161),
        .\trunc_ln127_119_reg_23690_reg[1] (clefia_s1_U_n_235),
        .\trunc_ln127_137_reg_23868_reg[5] (clefia_s1_U_n_274),
        .\trunc_ln127_139_reg_23878_reg[3] (clefia_s1_U_n_270),
        .\trunc_ln127_139_reg_23878_reg[4] (clefia_s1_U_n_232),
        .\trunc_ln127_150_reg_24018_reg[1] (clefia_s1_U_n_103),
        .\trunc_ln127_150_reg_24018_reg[1]_0 (clefia_s1_U_n_112),
        .\trunc_ln127_150_reg_24018_reg[2] (clefia_s1_U_n_113),
        .\trunc_ln127_154_reg_24040_reg[3] (clefia_s1_U_n_114),
        .\trunc_ln127_154_reg_24040_reg[4] (clefia_s1_U_n_116),
        .\trunc_ln127_170_reg_24194_reg[2] (clefia_s1_U_n_127),
        .\trunc_ln127_174_reg_24216_reg[3] (clefia_s1_U_n_128),
        .\trunc_ln127_174_reg_24216_reg[4] (clefia_s1_U_n_129),
        .\trunc_ln127_210_reg_24525_reg[5] (clefia_s1_U_n_446),
        .\trunc_ln127_210_reg_24525_reg[6] (clefia_s1_U_n_206),
        .\trunc_ln127_219_reg_24573_reg[1] (clefia_s1_U_n_198),
        .\trunc_ln127_219_reg_24573_reg[1]_0 (clefia_s1_U_n_210),
        .\trunc_ln127_219_reg_24573_reg[2] (clefia_s1_U_n_208),
        .\trunc_ln127_219_reg_24573_reg[2]_0 (clefia_s1_U_n_221),
        .\trunc_ln127_237_reg_24751_reg[1] (clefia_s1_U_n_209),
        .\trunc_ln127_237_reg_24751_reg[1]_0 (clefia_s1_U_n_225),
        .\trunc_ln127_237_reg_24751_reg[2] (clefia_s1_U_n_207),
        .\trunc_ln127_237_reg_24751_reg[2]_0 (clefia_s1_U_n_220),
        .\trunc_ln127_239_reg_24761_reg[3] (clefia_s1_U_n_200),
        .\trunc_ln127_239_reg_24761_reg[4] (clefia_s1_U_n_205),
        .\trunc_ln127_250_reg_24901_reg[5] (clefia_s1_U_n_199),
        .\trunc_ln127_254_reg_24923_reg[5] (clefia_s1_U_n_429),
        .\trunc_ln127_254_reg_24923_reg[6] (clefia_s1_U_n_428),
        .\trunc_ln127_277_reg_25127_reg[3] (clefia_s1_U_n_281),
        .\trunc_ln127_277_reg_25127_reg[4] (clefia_s1_U_n_280),
        .\trunc_ln127_279_reg_25137_reg[1] (clefia_s1_U_n_285),
        .\trunc_ln127_279_reg_25137_reg[2] (clefia_s1_U_n_284),
        .\trunc_ln127_279_reg_25137_reg[5] (clefia_s1_U_n_355),
        .\trunc_ln127_294_reg_25299_reg[6] (clefia_s1_U_n_457),
        .\trunc_ln127_299_reg_25325_reg[2] (clefia_s1_U_n_460),
        .\trunc_ln127_310_reg_25465_reg[3] (clefia_s1_U_n_266),
        .\trunc_ln127_310_reg_25465_reg[4] (clefia_s1_U_n_267),
        .\trunc_ln127_314_reg_25487_reg[1] (clefia_s1_U_n_264),
        .\trunc_ln127_314_reg_25487_reg[2] (clefia_s1_U_n_265),
        .\trunc_ln127_70_reg_23266_reg[1] (clefia_s1_U_n_248),
        .\trunc_ln127_70_reg_23266_reg[2] (clefia_s1_U_n_190),
        .\trunc_ln127_74_reg_23288_reg[0] (clefia_s1_U_n_245),
        .\trunc_ln127_74_reg_23288_reg[3] (clefia_s1_U_n_163),
        .\trunc_ln127_74_reg_23288_reg[5] (clefia_s1_U_n_392),
        .\trunc_ln127_74_reg_23288_reg[6] (clefia_s1_U_n_192),
        .x_assign_100_reg_24188({x_assign_100_reg_24188[7:6],x_assign_100_reg_24188[3:0]}),
        .x_assign_102_reg_24204({x_assign_102_reg_24204[7:6],x_assign_102_reg_24204[3:0]}),
        .x_assign_105_reg_24226(x_assign_105_reg_24226),
        .\x_assign_105_reg_24226_reg[2] (clefia_s1_U_n_123),
        .x_assign_109_reg_24082({x_assign_109_reg_24082[7],x_assign_109_reg_24082[3:1]}),
        .x_assign_111_reg_24114(x_assign_111_reg_24114),
        .x_assign_120_reg_24267({x_assign_120_reg_24267[5],x_assign_120_reg_24267[3:0]}),
        .\x_assign_120_reg_24267_reg[5] ({xor_ln117_171_fu_13053_p2[5],xor_ln117_171_fu_13053_p2[3:0]}),
        .x_assign_126_reg_24535(x_assign_126_reg_24535),
        .\x_assign_126_reg_24535_reg[0] (clefia_s1_U_n_223),
        .\x_assign_126_reg_24535_reg[1] (clefia_s1_U_n_196),
        .x_assign_127_reg_24541({x_assign_127_reg_24541[7:6],x_assign_127_reg_24541[3:0]}),
        .\x_assign_127_reg_24541_reg[6] (clefia_s1_U_n_445),
        .\x_assign_127_reg_24541_reg[7] (clefia_s1_U_n_216),
        .x_assign_129_reg_24557({x_assign_129_reg_24557[7:6],x_assign_129_reg_24557[3:0]}),
        .\x_assign_129_reg_24557_reg[0] (clefia_s1_U_n_214),
        .x_assign_136_reg_24707({x_assign_136_reg_24707[7:6],x_assign_136_reg_24707[4:0]}),
        .x_assign_138_reg_24723({x_assign_138_reg_24723[7],x_assign_138_reg_24723[3:0]}),
        .\x_assign_138_reg_24723_reg[0] (clefia_s1_U_n_222),
        .\x_assign_138_reg_24723_reg[1] (clefia_s1_U_n_224),
        .x_assign_139_reg_24729({x_assign_139_reg_24729[7],x_assign_139_reg_24729[3:0]}),
        .x_assign_13_reg_22764(x_assign_13_reg_22764),
        .x_assign_141_reg_24745({x_assign_141_reg_24745[7:6],x_assign_141_reg_24745[3:0]}),
        .x_assign_144_reg_24583({x_assign_144_reg_24583[7:4],x_assign_144_reg_24583[0]}),
        .x_assign_146_reg_24605(x_assign_146_reg_24605[7]),
        .x_assign_147_reg_24621({x_assign_147_reg_24621[7],x_assign_147_reg_24621[3:1]}),
        .x_assign_150_reg_24911(x_assign_150_reg_24911),
        .\x_assign_150_reg_24911_reg[0] (clefia_s1_U_n_435),
        .\x_assign_150_reg_24911_reg[1] (clefia_s1_U_n_195),
        .\x_assign_150_reg_24911_reg[7] (clefia_s1_U_n_433),
        .x_assign_151_reg_24917({x_assign_151_reg_24917[7:6],x_assign_151_reg_24917[3:0]}),
        .\x_assign_151_reg_24917_reg[2] (clefia_s1_U_n_197),
        .\x_assign_151_reg_24917_reg[3] (clefia_s1_U_n_430),
        .x_assign_153_reg_24933({x_assign_153_reg_24933[7:6],x_assign_153_reg_24933[3:0]}),
        .\x_assign_153_reg_24933_reg[0] (clefia_s1_U_n_434),
        .\x_assign_153_reg_24933_reg[3] (clefia_s1_U_n_431),
        .x_assign_156_reg_24771(x_assign_156_reg_24771[7]),
        .x_assign_157_reg_24777({x_assign_157_reg_24777[7],x_assign_157_reg_24777[5:0]}),
        .x_assign_158_reg_24793({x_assign_158_reg_24793[7],x_assign_158_reg_24793[5:4],x_assign_158_reg_24793[0]}),
        .x_assign_159_reg_24809({x_assign_159_reg_24809[7],x_assign_159_reg_24809[3:1]}),
        .x_assign_15_reg_22690({x_assign_15_reg_22690[7],x_assign_15_reg_22690[3:1]}),
        .x_assign_160_reg_25083({x_assign_160_reg_25083[7:6],x_assign_160_reg_25083[4:0]}),
        .x_assign_162_reg_25099({x_assign_162_reg_25099[7],x_assign_162_reg_25099[3:0]}),
        .\x_assign_162_reg_25099_reg[0] (clefia_s1_U_n_359),
        .\x_assign_162_reg_25099_reg[1] (clefia_s1_U_n_358),
        .\x_assign_162_reg_25099_reg[7] (clefia_s1_U_n_286),
        .x_assign_163_reg_25105({x_assign_163_reg_25105[7],x_assign_163_reg_25105[3:0]}),
        .\x_assign_163_reg_25105_reg[2] (clefia_s1_U_n_357),
        .\x_assign_163_reg_25105_reg[3] (clefia_s1_U_n_356),
        .x_assign_165_reg_25121({x_assign_165_reg_25121[7:6],x_assign_165_reg_25121[3:0]}),
        .x_assign_168_reg_24959({x_assign_168_reg_24959[7:4],x_assign_168_reg_24959[0]}),
        .x_assign_170_reg_24981(x_assign_170_reg_24981[7]),
        .x_assign_171_reg_24997({x_assign_171_reg_24997[7],x_assign_171_reg_24997[3:1]}),
        .\x_assign_172_reg_25271_reg[2] (clefia_s1_U_n_463),
        .x_assign_174_reg_25287(x_assign_174_reg_25287),
        .\x_assign_174_reg_25287_reg[0] (clefia_s1_U_n_467),
        .\x_assign_174_reg_25287_reg[1] (clefia_s1_U_n_465),
        .\x_assign_174_reg_25287_reg[4] (clefia_s1_U_n_454),
        .\x_assign_174_reg_25287_reg[6] (clefia_s1_U_n_466),
        .\x_assign_174_reg_25287_reg[7] (clefia_s1_U_n_464),
        .x_assign_175_reg_25293({x_assign_175_reg_25293[7:6],x_assign_175_reg_25293[3:0]}),
        .\x_assign_175_reg_25293_reg[2] (clefia_s1_U_n_462),
        .\x_assign_175_reg_25293_reg[3] (clefia_s1_U_n_461),
        .x_assign_177_reg_25309({x_assign_177_reg_25309[7:6],x_assign_177_reg_25309[3:0]}),
        .x_assign_180_reg_25147(x_assign_180_reg_25147[7]),
        .x_assign_181_reg_25153({x_assign_181_reg_25153[7],x_assign_181_reg_25153[5:0]}),
        .x_assign_182_reg_25169({x_assign_182_reg_25169[7],x_assign_182_reg_25169[5:4],x_assign_182_reg_25169[0]}),
        .x_assign_183_reg_25185({x_assign_183_reg_25185[7],x_assign_183_reg_25185[3:1]}),
        .x_assign_184_reg_25459({x_assign_184_reg_25459[7:6],x_assign_184_reg_25459[3:0]}),
        .x_assign_186_reg_25475({x_assign_186_reg_25475[7:6],x_assign_186_reg_25475[3:0]}),
        .\x_assign_186_reg_25475_reg[2] (clefia_s1_U_n_256),
        .\x_assign_186_reg_25475_reg[3] (clefia_s1_U_n_257),
        .x_assign_187_reg_25481({x_assign_187_reg_25481[7:6],x_assign_187_reg_25481[3:0]}),
        .\x_assign_187_reg_25481_reg[0] (clefia_s1_U_n_254),
        .\x_assign_187_reg_25481_reg[1] (clefia_s1_U_n_255),
        .\x_assign_187_reg_25481_reg[6] (clefia_s1_U_n_260),
        .\x_assign_187_reg_25481_reg[7] (clefia_s1_U_n_261),
        .x_assign_189_reg_25497({x_assign_189_reg_25497[7:6],x_assign_189_reg_25497[3:0]}),
        .x_assign_192_reg_25340({x_assign_192_reg_25340[7:4],x_assign_192_reg_25340[0]}),
        .x_assign_194_reg_25362(x_assign_194_reg_25362[7]),
        .x_assign_195_reg_25378({x_assign_195_reg_25378[7],x_assign_195_reg_25378[3:1]}),
        .x_assign_198_reg_25643(x_assign_198_reg_25643),
        .x_assign_199_reg_25649({x_assign_199_reg_25649[7:6],x_assign_199_reg_25649[3:0]}),
        .x_assign_201_reg_25665({x_assign_201_reg_25665[7:6],x_assign_201_reg_25665[3:0]}),
        .x_assign_28_reg_23088(x_assign_28_reg_23088),
        .\x_assign_28_reg_23088_reg[4] (clefia_s1_U_n_440),
        .x_assign_33_reg_23118({x_assign_33_reg_23118[7:6],x_assign_33_reg_23118[3:0]}),
        .\x_assign_33_reg_23118_reg[2] (clefia_s1_U_n_442),
        .\x_assign_33_reg_23118_reg[3] (clefia_s1_U_n_441),
        .x_assign_40_reg_23260(x_assign_40_reg_23260),
        .\x_assign_43_reg_23282_reg[0] (clefia_s1_U_n_249),
        .\x_assign_43_reg_23282_reg[1] (clefia_s1_U_n_250),
        .\x_assign_43_reg_23282_reg[1]_0 (clefia_s1_U_n_251),
        .\x_assign_43_reg_23282_reg[2] (clefia_s1_U_n_252),
        .\x_assign_43_reg_23282_reg[3] (clefia_s1_U_n_253),
        .x_assign_45_reg_23298({x_assign_45_reg_23298[7:6],x_assign_45_reg_23298[3:0]}),
        .x_assign_49_reg_23142(x_assign_49_reg_23142),
        .x_assign_50_fu_5932_p3(x_assign_50_fu_5932_p3),
        .x_assign_50_reg_23158({x_assign_50_reg_23158[7:4],x_assign_50_reg_23158[0]}),
        .x_assign_51_reg_23174({x_assign_51_reg_23174[7],x_assign_51_reg_23174[3:1]}),
        .x_assign_52_reg_23448({x_assign_52_reg_23448[7:4],x_assign_52_reg_23448[2:0]}),
        .\x_assign_55_reg_23470_reg[0] (clefia_s1_U_n_243),
        .x_assign_57_reg_23486({x_assign_57_reg_23486[7:6],x_assign_57_reg_23486[2:0]}),
        .\x_assign_57_reg_23486_reg[2] (clefia_s1_U_n_423),
        .x_assign_61_reg_23330(x_assign_61_reg_23330),
        .x_assign_62_reg_23346({x_assign_62_reg_23346[7:4],x_assign_62_reg_23346[0]}),
        .x_assign_63_reg_23362({x_assign_63_reg_23362[7],x_assign_63_reg_23362[3:1]}),
        .x_assign_64_reg_23636(x_assign_64_reg_23636),
        .\x_assign_64_reg_23636_reg[1] (clefia_s1_U_n_350),
        .\x_assign_64_reg_23636_reg[2] (clefia_s1_U_n_349),
        .\x_assign_64_reg_23636_reg[3] (clefia_s1_U_n_348),
        .\x_assign_64_reg_23636_reg[4] (clefia_s1_U_n_346),
        .\x_assign_64_reg_23636_reg[5] (clefia_s1_U_n_226),
        .\x_assign_66_reg_23652_reg[3] (clefia_s1_U_n_234),
        .\x_assign_67_reg_23658_reg[0] (clefia_s1_U_n_240),
        .\x_assign_67_reg_23658_reg[1] (clefia_s1_U_n_237),
        .x_assign_69_reg_23674({x_assign_69_reg_23674[7:6],x_assign_69_reg_23674[3:0]}),
        .x_assign_73_reg_23518(x_assign_73_reg_23518),
        .\x_assign_73_reg_23518_reg[5] (xor_ln117_110_fu_8616_p2[5]),
        .x_assign_74_reg_23534({x_assign_74_reg_23534[7:4],x_assign_74_reg_23534[0]}),
        .x_assign_75_reg_23550({x_assign_75_reg_23550[7],x_assign_75_reg_23550[3:1]}),
        .x_assign_76_reg_23824(x_assign_76_reg_23824),
        .\x_assign_76_reg_23824_reg[2] (clefia_s1_U_n_244),
        .\x_assign_76_reg_23824_reg[3] (clefia_s1_U_n_275),
        .\x_assign_79_reg_23846_reg[2] (clefia_s1_U_n_236),
        .\x_assign_79_reg_23846_reg[3] (clefia_s1_U_n_233),
        .x_assign_81_reg_23862({x_assign_81_reg_23862[7:6],x_assign_81_reg_23862[3:0]}),
        .\x_assign_81_reg_23862_reg[0] (clefia_s1_U_n_277),
        .\x_assign_81_reg_23862_reg[1] (clefia_s1_U_n_276),
        .x_assign_85_reg_23706(x_assign_85_reg_23706),
        .x_assign_86_reg_23722({x_assign_86_reg_23722[7:4],x_assign_86_reg_23722[0]}),
        .x_assign_87_reg_23738({x_assign_87_reg_23738[7],x_assign_87_reg_23738[3:1]}),
        .x_assign_88_reg_24012(x_assign_88_reg_24012),
        .x_assign_90_reg_24028({x_assign_90_reg_24028[7:6],x_assign_90_reg_24028[3:0]}),
        .\x_assign_90_reg_24028_reg[3] (clefia_s1_U_n_402),
        .x_assign_91_reg_24034(x_assign_91_reg_24034),
        .\x_assign_91_reg_24034_reg[0] (clefia_s1_U_n_105),
        .\x_assign_91_reg_24034_reg[0]_0 (clefia_s1_U_n_405),
        .\x_assign_91_reg_24034_reg[1] (clefia_s1_U_n_104),
        .\x_assign_91_reg_24034_reg[1]_0 (clefia_s1_U_n_404),
        .\x_assign_91_reg_24034_reg[2] (clefia_s1_U_n_403),
        .\x_assign_91_reg_24034_reg[3] (clefia_s1_U_n_102),
        .\x_assign_91_reg_24034_reg[6] (clefia_s1_U_n_110),
        .x_assign_97_reg_23894(x_assign_97_reg_23894),
        .x_assign_98_reg_23910({x_assign_98_reg_23910[7:4],x_assign_98_reg_23910[0]}),
        .x_assign_99_reg_23926({x_assign_99_reg_23926[7],x_assign_99_reg_23926[3:1]}),
        .\xor_ln117_107_reg_23596_reg[0] (x_assign_55_reg_23470[0]),
        .\xor_ln117_107_reg_23596_reg[0]_0 (x_assign_54_reg_23464[0]),
        .\xor_ln117_107_reg_23596_reg[4] (clefia_s1_U_n_115),
        .\xor_ln117_107_reg_23596_reg[6] (clefia_s1_U_n_117),
        .\xor_ln117_107_reg_23596_reg[6]_0 ({xor_ln117_44_reg_22908[6],xor_ln117_44_reg_22908[0]}),
        .\xor_ln117_107_reg_23596_reg[7] (clefia_s1_U_n_119),
        .\xor_ln117_109_reg_23606_reg[0] (clefia_s1_U_n_121),
        .\xor_ln117_109_reg_23606_reg[1] (clefia_s1_U_n_122),
        .\xor_ln117_109_reg_23606_reg[2] (or_ln127_35_fu_8310_p3[2]),
        .\xor_ln117_109_reg_23606_reg[6] (clefia_s1_U_n_130),
        .\xor_ln117_109_reg_23606_reg[7] (clefia_s1_U_n_131),
        .\xor_ln117_109_reg_23606_reg[7]_0 ({xor_ln117_46_reg_22920[7],xor_ln117_46_reg_22920[2]}),
        .\xor_ln117_110_reg_23611_reg[7] (xor_ln117_47_reg_22926),
        .\xor_ln117_11_reg_22653_reg[4] (clefia_s1_U_n_439),
        .\xor_ln117_123_reg_23784_reg[5] (or_ln127_43_fu_9442_p3[5]),
        .\xor_ln117_123_reg_23784_reg[7] (xor_ln117_60_reg_23058[7:5]),
        .\xor_ln117_124_reg_23789_reg[3] (x_assign_66_reg_23652),
        .\xor_ln117_124_reg_23789_reg[3]_0 (x_assign_67_reg_23658),
        .\xor_ln117_124_reg_23789_reg[7] (xor_ln117_61_reg_23026),
        .\xor_ln117_126_reg_23799_reg[7] (xor_ln117_63_reg_23032),
        .\xor_ln117_140_reg_23977_reg[3] (x_assign_78_reg_23840),
        .\xor_ln117_140_reg_23977_reg[3]_0 (x_assign_79_reg_23846),
        .\xor_ln117_140_reg_23977_reg[4] (clefia_s1_U_n_219),
        .\xor_ln117_140_reg_23977_reg[5] (clefia_s1_U_n_217),
        .\xor_ln117_140_reg_23977_reg[7] (xor_ln117_76_reg_23225),
        .\xor_ln117_142_reg_23987_reg[1] (clefia_s1_U_n_212),
        .\xor_ln117_142_reg_23987_reg[6] (clefia_s1_U_n_203),
        .\xor_ln117_142_reg_23987_reg[7] (clefia_s1_U_n_202),
        .\xor_ln117_142_reg_23987_reg[7]_0 ({\reg_1896_reg_n_0_[7] ,\reg_1896_reg_n_0_[6] ,\reg_1896_reg_n_0_[5] ,\reg_1896_reg_n_0_[4] ,\reg_1896_reg_n_0_[3] ,\reg_1896_reg_n_0_[2] ,\reg_1896_reg_n_0_[1] ,\reg_1896_reg_n_0_[0] }),
        .\xor_ln117_142_reg_23987_reg[7]_1 (xor_ln117_78_reg_23235),
        .\xor_ln117_142_reg_23987_reg[7]_2 (reg_1870),
        .\xor_ln117_14_reg_22679_reg[1] (clefia_s1_U_n_165),
        .\xor_ln117_155_reg_24160_reg[7] (xor_ln117_91_reg_23408),
        .\xor_ln117_156_reg_24166_reg[4] (clefia_s1_U_n_407),
        .\xor_ln117_156_reg_24166_reg[5] (clefia_s1_U_n_218),
        .\xor_ln117_156_reg_24166_reg[7] (clefia_s1_U_n_215),
        .\xor_ln117_156_reg_24166_reg[7]_0 (reg_1839),
        .\xor_ln117_156_reg_24166_reg[7]_1 (xor_ln117_92_reg_23413),
        .\xor_ln117_157_reg_24171_reg[3] (x_assign_93_reg_24050),
        .\xor_ln117_157_reg_24171_reg[5] (or_ln127_60_fu_11712_p3),
        .\xor_ln117_157_reg_24171_reg[5]_0 (or_ln127_59_fu_11706_p3),
        .\xor_ln117_157_reg_24171_reg[7] (xor_ln117_93_reg_23418),
        .\xor_ln117_157_reg_24171_reg[7]_0 (reg_1832),
        .\xor_ln117_158_reg_24177_reg[0] (clefia_s1_U_n_213),
        .\xor_ln117_158_reg_24177_reg[1] (clefia_s1_U_n_211),
        .\xor_ln117_158_reg_24177_reg[6] (clefia_s1_U_n_204),
        .\xor_ln117_158_reg_24177_reg[7] (clefia_s1_U_n_288),
        .\xor_ln117_15_reg_22711_reg[0] (clefia_s1_U_n_444),
        .\xor_ln117_15_reg_22711_reg[1] (clefia_s1_U_n_443),
        .\xor_ln117_15_reg_22711_reg[5] (clefia_s1_U_n_438),
        .\xor_ln117_15_reg_22711_reg[6] (clefia_s1_U_n_437),
        .\xor_ln117_15_reg_22711_reg[7] (clefia_s1_U_n_436),
        .\xor_ln117_171_reg_24303_reg[3] (x_assign_103_reg_24210),
        .\xor_ln117_171_reg_24303_reg[7] (xor_ln117_107_reg_23596),
        .\xor_ln117_172_reg_24309_reg[2] (clefia_s0_U_n_125),
        .\xor_ln117_172_reg_24309_reg[6] (clefia_s1_U_n_425),
        .\xor_ln117_172_reg_24309_reg[7] (clefia_s1_U_n_424),
        .\xor_ln117_173_reg_24315_reg[7] (xor_ln117_109_reg_23606),
        .\xor_ln117_174_reg_24321_reg[2] (clefia_s1_U_n_432),
        .\xor_ln117_174_reg_24321_reg[5] (clefia_s1_U_n_427),
        .\xor_ln117_174_reg_24321_reg[6] (clefia_s1_U_n_426),
        .\xor_ln117_174_reg_24321_reg[7] (clefia_s1_U_n_201),
        .\xor_ln117_188_reg_24457_reg[5] (clefia_s1_U_n_354),
        .\xor_ln117_188_reg_24457_reg[6] (clefia_s1_U_n_353),
        .\xor_ln117_188_reg_24457_reg[7] (clefia_s1_U_n_352),
        .\xor_ln117_190_reg_24463_reg[0] (clefia_s1_U_n_287),
        .\xor_ln117_190_reg_24463_reg[6] (clefia_s1_U_n_279),
        .\xor_ln117_190_reg_24463_reg[7] (clefia_s1_U_n_278),
        .\xor_ln117_204_reg_24672_reg[4] (clefia_s1_U_n_458),
        .\xor_ln117_204_reg_24672_reg[5] (or_ln127_86_fu_15129_p3),
        .\xor_ln117_204_reg_24672_reg[6] (clefia_s1_U_n_455),
        .\xor_ln117_204_reg_24672_reg[7] (clefia_s1_U_n_453),
        .\xor_ln117_204_reg_24672_reg[7]_0 ({\reg_1846_reg_n_0_[7] ,\reg_1846_reg_n_0_[6] ,\reg_1846_reg_n_0_[5] ,\reg_1846_reg_n_0_[4] ,\reg_1846_reg_n_0_[3] ,\reg_1846_reg_n_0_[2] ,\reg_1846_reg_n_0_[1] ,\reg_1846_reg_n_0_[0] }),
        .\xor_ln117_204_reg_24672_reg[7]_1 (xor_ln117_140_reg_23977),
        .\xor_ln117_206_reg_24682_reg[3] (x_assign_124_reg_24519),
        .\xor_ln117_206_reg_24682_reg[4] (clefia_s1_U_n_459),
        .\xor_ln117_206_reg_24682_reg[5] (clefia_s1_U_n_456),
        .\xor_ln117_206_reg_24682_reg[7] (clefia_s1_U_n_452),
        .\xor_ln117_206_reg_24682_reg[7]_0 (xor_ln117_142_reg_23987),
        .\xor_ln117_219_reg_24855_reg[4] (clefia_s1_U_n_258),
        .\xor_ln117_219_reg_24855_reg[5] (clefia_s1_U_n_259),
        .\xor_ln117_220_reg_24860_reg[7] (xor_ln117_156_reg_24166),
        .\xor_ln117_221_reg_24865_reg[0] (clefia_s1_U_n_262),
        .\xor_ln117_221_reg_24865_reg[1] (clefia_s1_U_n_263),
        .\xor_ln117_221_reg_24865_reg[6] (clefia_s1_U_n_268),
        .\xor_ln117_221_reg_24865_reg[7] (clefia_s1_U_n_269),
        .\xor_ln117_222_reg_24870_reg[7] (xor_ln117_158_reg_24177),
        .\xor_ln117_22_reg_22835_reg[7] (xor_ln117_46_fu_4289_p2),
        .\xor_ln117_236_reg_25048_reg[5] (or_ln127_102_fu_17393_p3),
        .\xor_ln117_236_reg_25048_reg[7] (xor_ln117_172_reg_24309),
        .\xor_ln117_237_reg_25053_reg[7] ({xor_ln117_277_fu_21679_p2[7:4],xor_ln117_277_fu_21679_p2[2:0]}),
        .\xor_ln117_238_reg_25058_reg[3] (x_assign_148_reg_24895),
        .\xor_ln117_238_reg_25058_reg[7] (xor_ln117_174_reg_24321),
        .\xor_ln117_252_reg_25236_reg[7] (xor_ln117_188_reg_24457),
        .\xor_ln117_268_reg_25424_reg[7] (reg_1883),
        .\xor_ln117_268_reg_25424_reg[7]_0 (xor_ln117_204_reg_24672),
        .\xor_ln117_270_reg_25434_reg[3] (x_assign_193_reg_25346),
        .\xor_ln117_270_reg_25434_reg[3]_0 (x_assign_172_reg_25271),
        .\xor_ln117_270_reg_25434_reg[5] (or_ln127_118_fu_19657_p3),
        .\xor_ln117_270_reg_25434_reg[7] (reg_1890),
        .\xor_ln117_270_reg_25434_reg[7]_0 (xor_ln117_206_reg_24682),
        .\xor_ln117_270_reg_25434_reg[7]_1 ({\reg_1877_reg_n_0_[7] ,\reg_1877_reg_n_0_[6] ,\reg_1877_reg_n_0_[5] ,\reg_1877_reg_n_0_[4] ,\reg_1877_reg_n_0_[3] ,\reg_1877_reg_n_0_[2] ,\reg_1877_reg_n_0_[1] ,\reg_1877_reg_n_0_[0] }),
        .\xor_ln117_277_reg_25696_reg[7] ({\reg_1854_reg_n_0_[7] ,\reg_1854_reg_n_0_[6] ,\reg_1854_reg_n_0_[5] ,\reg_1854_reg_n_0_[4] ,\reg_1854_reg_n_0_[3] ,\reg_1854_reg_n_0_[2] ,\reg_1854_reg_n_0_[1] ,\reg_1854_reg_n_0_[0] }),
        .\xor_ln117_277_reg_25696_reg[7]_0 (xor_ln117_237_reg_25053),
        .\xor_ln117_28_reg_22801_reg[4] (clefia_s1_U_n_247),
        .\xor_ln117_28_reg_22801_reg[7] (reg_1825),
        .\xor_ln117_28_reg_22801_reg[7]_0 (pt_load_8_reg_22487),
        .\xor_ln117_295_reg_25607_reg[7] (xor_ln117_219_reg_24855),
        .\xor_ln117_297_reg_25617_reg[7] (xor_ln117_221_reg_24865),
        .\xor_ln117_29_reg_22807_reg[4] (or_ln127_5_fu_3290_p3),
        .\xor_ln117_29_reg_22807_reg[7] (reg_1820),
        .\xor_ln117_29_reg_22807_reg[7]_0 (pt_load_9_reg_22518),
        .\xor_ln117_30_reg_22813_reg[3] (x_assign_12_reg_22722),
        .\xor_ln117_30_reg_22813_reg[7] ({\reg_1862_reg_n_0_[7] ,\reg_1862_reg_n_0_[6] ,\reg_1862_reg_n_0_[5] ,\reg_1862_reg_n_0_[4] ,\reg_1862_reg_n_0_[3] ,\reg_1862_reg_n_0_[2] ,\reg_1862_reg_n_0_[1] ,\reg_1862_reg_n_0_[0] }),
        .\xor_ln117_30_reg_22813_reg[7]_0 (pt_load_10_reg_22549),
        .\xor_ln117_31_reg_22819_reg[0] (clefia_s1_U_n_397),
        .\xor_ln117_31_reg_22819_reg[1] (clefia_s1_U_n_396),
        .\xor_ln117_31_reg_22819_reg[2] (clefia_s1_U_n_395),
        .\xor_ln117_31_reg_22819_reg[3] (clefia_s1_U_n_394),
        .\xor_ln117_31_reg_22819_reg[4] (clefia_s1_U_n_393),
        .\xor_ln117_31_reg_22819_reg[5] (clefia_s1_U_n_391),
        .\xor_ln117_31_reg_22819_reg[6] (clefia_s1_U_n_389),
        .\xor_ln117_31_reg_22819_reg[7] (clefia_s1_U_n_388),
        .\xor_ln117_31_reg_22819_reg[7]_0 (pt_load_11_reg_22585),
        .\xor_ln117_44_reg_22908_reg[3] (clefia_s0_q3[3:0]),
        .\xor_ln117_44_reg_22908_reg[5] ({clefia_s0_q3[5:4],clefia_s0_U_n_411,clefia_s0_q3[7:6]}),
        .\xor_ln117_44_reg_22908_reg[5]_0 ({clefia_s0_U_n_324,clefia_s0_U_n_323}),
        .\xor_ln117_44_reg_22908_reg[6] (clefia_s1_U_n_241),
        .\xor_ln117_44_reg_22908_reg[7] (xor_ln117_20_reg_22753),
        .\xor_ln117_45_reg_22914_reg[2] (clefia_s0_U_n_45),
        .\xor_ln117_45_reg_22914_reg[2]_0 (clefia_s0_U_n_412),
        .\xor_ln117_45_reg_22914_reg[3] (clefia_s0_U_n_393),
        .\xor_ln117_45_reg_22914_reg[3]_0 (xor_ln117_21_reg_22795[3:2]),
        .\xor_ln117_45_reg_22914_reg[3]_1 (clefia_s0_U_n_46),
        .\xor_ln117_45_reg_22914_reg[6] (clefia_s1_U_n_421),
        .\xor_ln117_46_reg_22920_reg[2] (clefia_s1_U_n_162),
        .\xor_ln117_46_reg_22920_reg[3] (clefia_s0_U_n_394),
        .\xor_ln117_46_reg_22920_reg[4] (clefia_s0_U_n_405),
        .\xor_ln117_46_reg_22920_reg[5] (clefia_s0_U_n_498),
        .\xor_ln117_46_reg_22920_reg[7] (clefia_s1_U_n_164),
        .\xor_ln117_46_reg_22920_reg[7]_0 (xor_ln117_22_reg_22835),
        .\xor_ln117_47_reg_22926_reg[0] (clefia_s1_U_n_166),
        .\xor_ln117_47_reg_22926_reg[1] (clefia_s1_U_n_167),
        .\xor_ln117_47_reg_22926_reg[4] (clefia_s1_U_n_168),
        .\xor_ln117_47_reg_22926_reg[5] (clefia_s1_U_n_422),
        .\xor_ln117_47_reg_22926_reg[6] (clefia_s1_U_n_169),
        .\xor_ln117_47_reg_22926_reg[7] (clefia_s1_U_n_170),
        .\xor_ln117_60_reg_23058_reg[3] (x_assign_18_reg_22937[3]),
        .\xor_ln117_60_reg_23058_reg[3]_0 (pt_load_reg_22379_pp0_iter1_reg[3]),
        .\xor_ln117_60_reg_23058_reg[3]_1 (x_assign_19_reg_22973[3]),
        .\xor_ln117_60_reg_23058_reg[3]_2 (or_ln127_12_reg_22978[3]),
        .\xor_ln117_60_reg_23058_reg[3]_3 (or_ln127_11_fu_5082_p3[3]),
        .\xor_ln117_60_reg_23058_reg[6] (clefia_s1_U_n_242),
        .\xor_ln117_61_reg_23026_reg[5] (clefia_s1_U_n_231),
        .\xor_ln117_61_reg_23026_reg[6] (clefia_s1_U_n_230),
        .\xor_ln117_61_reg_23026_reg[7] (clefia_s1_U_n_227),
        .\xor_ln117_63_reg_23032_reg[0] (clefia_s1_U_n_351),
        .\xor_ln117_63_reg_23032_reg[6] (clefia_s1_U_n_345),
        .\xor_ln117_75_reg_23220_reg[7] (xor_ln117_5_reg_22626[7]),
        .\xor_ln117_76_reg_23225_reg[0] (clefia_s1_U_n_239),
        .\xor_ln117_76_reg_23225_reg[1] (clefia_s1_U_n_238),
        .\xor_ln117_76_reg_23225_reg[4] (or_ln127_32_fu_6228_p3),
        .\xor_ln117_76_reg_23225_reg[4]_0 (or_ln127_31_fu_6222_p3),
        .\xor_ln117_76_reg_23225_reg[4]_1 (xor_ln117_11_reg_22653[4]),
        .\xor_ln117_77_reg_23230_reg[1] (xor_ln117_14_reg_22679[1]),
        .\xor_ln117_78_reg_23235_reg[5] (clefia_s1_U_n_273),
        .\xor_ln117_78_reg_23235_reg[6] (clefia_s1_U_n_272),
        .\xor_ln117_78_reg_23235_reg[7] (clefia_s1_U_n_271),
        .\xor_ln117_78_reg_23235_reg[7]_0 (xor_ln117_15_reg_22711),
        .\xor_ln117_91_reg_23408_reg[4] (clefia_s1_U_n_101),
        .\xor_ln117_91_reg_23408_reg[5] (clefia_s1_U_n_100),
        .\xor_ln117_91_reg_23408_reg[5]_0 (or_ln127_27_fu_7178_p3),
        .\xor_ln117_91_reg_23408_reg[6] (clefia_s1_U_n_99),
        .\xor_ln117_91_reg_23408_reg[7] (clefia_s1_U_n_98),
        .\xor_ln117_91_reg_23408_reg[7]_0 (xor_ln117_28_reg_22801),
        .\xor_ln117_92_reg_23413_reg[3] (x_assign_43_reg_23282),
        .\xor_ln117_92_reg_23413_reg[3]_0 (x_assign_42_reg_23276),
        .\xor_ln117_92_reg_23413_reg[4] (clefia_s1_U_n_401),
        .\xor_ln117_92_reg_23413_reg[5] (clefia_s1_U_n_400),
        .\xor_ln117_92_reg_23413_reg[6] (clefia_s1_U_n_399),
        .\xor_ln117_92_reg_23413_reg[6]_0 ({xor_ln117_29_reg_22807[6],xor_ln117_29_reg_22807[4:1]}),
        .\xor_ln117_92_reg_23413_reg[7] (clefia_s1_U_n_398),
        .\xor_ln117_93_reg_23418_reg[1] (clefia_s1_U_n_111),
        .\xor_ln117_93_reg_23418_reg[4] (xor_ln117_30_reg_22813[4]),
        .\xor_ln117_93_reg_23418_reg[6] (clefia_s1_U_n_118),
        .\xor_ln117_93_reg_23418_reg[7] (clefia_s1_U_n_120),
        .\xor_ln117_94_reg_23423_reg[7] (xor_ln117_31_reg_22819));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi control_s_axi_U
       (.ADDRARDADDR({control_s_axi_U_n_72,control_s_axi_U_n_73,control_s_axi_U_n_74,control_s_axi_U_n_75,control_s_axi_U_n_76,control_s_axi_U_n_77,control_s_axi_U_n_78,control_s_axi_U_n_79}),
        .ADDRBWRADDR({control_s_axi_U_n_81,control_s_axi_U_n_82,control_s_axi_U_n_83,control_s_axi_U_n_84,control_s_axi_U_n_85,control_s_axi_U_n_86,control_s_axi_U_n_87,control_s_axi_U_n_88}),
        .D(xor_ln117_20_fu_3152_p2),
        .E(control_s_axi_U_n_94),
        .Q(reg_1839),
        .\ap_CS_fsm_reg[13] (reg_1862),
        .\ap_CS_fsm_reg[13]_0 ({ap_NS_fsm[14],ap_NS_fsm[1:0]}),
        .\ap_CS_fsm_reg[14] (ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .\ap_CS_fsm_reg[15] (control_s_axi_U_n_89),
        .\ap_CS_fsm_reg[15]_0 (control_s_axi_U_n_114),
        .\ap_CS_fsm_reg[1] (pt_ce011),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_3_n_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_4_n_0 ),
        .\ap_CS_fsm_reg[2] (reg_1846),
        .\ap_CS_fsm_reg[2]_0 (pt_ce01),
        .\ap_CS_fsm_reg[2]_1 (control_s_axi_U_n_109),
        .\ap_CS_fsm_reg[3] (control_s_axi_U_n_97),
        .\ap_CS_fsm_reg[3]_0 (control_s_axi_U_n_106),
        .\ap_CS_fsm_reg[5] (control_s_axi_U_n_102),
        .\ap_CS_fsm_reg[5]_0 (pt_ce012),
        .\ap_CS_fsm_reg[8] (control_s_axi_U_n_118),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(control_s_axi_U_n_123),
        .ap_enable_reg_pp0_iter0_reg_reg_0(control_s_axi_U_n_124),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_rep__0(reg_18160),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(control_s_axi_U_n_113),
        .ap_enable_reg_pp0_iter3_reg_0(control_s_axi_U_n_117),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clefia_s0_ce2(clefia_s0_ce2),
        .clefia_s0_ce4(clefia_s0_ce4),
        .clefia_s1_ce3(clefia_s1_ce3),
        .clefia_s1_ce4(clefia_s1_ce4),
        .int_ap_start_reg_0(pt_ce04),
        .int_ap_start_reg_1(pt_ce01529_out),
        .int_ap_start_reg_2(control_s_axi_U_n_122),
        .int_ap_start_reg_3(control_s_axi_U_n_125),
        .int_ap_start_reg_4(control_s_axi_U_n_126),
        .int_ap_start_reg_5(control_s_axi_U_n_127),
        .interrupt(interrupt),
        .mem_reg_0_3_1_1_i_1(clefia_s0_U_n_529),
        .mem_reg_0_3_2_2_i_1(clefia_s0_U_n_528),
        .mem_reg_0_3_31_31_i_1(xor_ln117_301_reg_25799),
        .mem_reg_0_3_31_31_i_1_0(xor_ln117_296_reg_25612),
        .mem_reg_0_3_31_31_i_3(xor_ln117_268_reg_25424),
        .mem_reg_0_3_31_31_i_3_0(xor_ln117_269_reg_25429),
        .mem_reg_0_3_31_31_i_3_1(xor_ln117_295_reg_25607),
        .mem_reg_0_3_31_31_i_3_2(xor_ln117_277_reg_25696),
        .mem_reg_0_3_31_31_i_3_3(xor_ln117_278_reg_25701),
        .mem_reg_0_3_31_31_i_5(xor_ln117_270_reg_25434),
        .mem_reg_0_3_31_31_i_5_0(xor_ln117_276_reg_25691),
        .mem_reg_0_3_31_31_i_5_1(xor_ln117_235_reg_25043),
        .mem_reg_0_3_3_3_i_1(clefia_s0_U_n_527),
        .mem_reg_0_3_4_4_i_1(clefia_s0_U_n_526),
        .mem_reg_0_3_6_6_i_1(clefia_s0_U_n_525),
        .mem_reg_0_3_7_7_i_3(xor_ln117_297_reg_25617),
        .mem_reg_0_3_7_7_i_3_0(xor_ln117_298_reg_25622),
        .mem_reg_0_3_7_7_i_3_1(xor_ln117_300_reg_25794),
        .mem_reg_0_3_7_7_i_3_2(xor_ln117_299_reg_25789),
        .mem_reg_0_3_8_8_i_1(clefia_s0_U_n_99),
        .or_ln127_115_fu_19639_p3({or_ln127_115_fu_19639_p3[7],or_ln127_115_fu_19639_p3[5],or_ln127_115_fu_19639_p3[0]}),
        .or_ln127_116_fu_19645_p3({or_ln127_116_fu_19645_p3[7],or_ln127_116_fu_19645_p3[5]}),
        .or_ln127_127_fu_19815_p3(or_ln127_127_fu_19815_p3),
        .or_ln127_128_fu_19821_p3(or_ln127_128_fu_19821_p3),
        .or_ln127_131_fu_21579_p3(or_ln127_131_fu_21579_p3),
        .or_ln127_132_fu_21585_p3(or_ln127_132_fu_21585_p3),
        .\or_ln127_1_reg_22785_reg[7] (control_s_axi_U_n_90),
        .\or_ln127_9_reg_22743_reg[7] ({xor_ln117_22_fu_3538_p2[7:4],control_s_axi_U_n_20,xor_ln117_22_fu_3538_p2[2:0]}),
        .or_ln_fu_2868_p3(or_ln_fu_2868_p3),
        .pt_q0(pt_q0),
        .\q1_reg[7] (xor_ln117_294_reg_25784),
        .q1_reg_i_30(reg_1901),
        .q3_reg({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .q3_reg_0(xor_ln117_20_reg_22753),
        .q3_reg_1(xor_ln117_29_reg_22807),
        .q3_reg_10(ap_enable_reg_pp0_iter1_reg_rep__0_n_0),
        .q3_reg_11(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .q3_reg_12({xor_ln117_203_reg_24667[7],xor_ln117_203_reg_24667[5],xor_ln117_203_reg_24667[0]}),
        .q3_reg_2(xor_ln117_15_reg_22711[4:0]),
        .q3_reg_3(xor_ln117_11_reg_22653),
        .q3_reg_4(clefia_s1_U_n_482),
        .q3_reg_5(clefia_s1_U_n_479),
        .q3_reg_6(clefia_s1_U_n_478),
        .q3_reg_7(clefia_s1_U_n_468),
        .q3_reg_8(clefia_s1_U_n_156),
        .q3_reg_9(clefia_s1_U_n_155),
        .q4_reg(xor_ln117_21_reg_22795),
        .q4_reg_0(clefia_s0_U_n_82),
        .q4_reg_1(xor_ln117_150_reg_24283),
        .q4_reg_2(xor_ln117_14_reg_22679),
        .q4_reg_i_13(xor_ln117_5_reg_22626),
        .\reg_1820_reg[0] (\reg_1820[7]_i_3_n_0 ),
        .\reg_1832_reg[0] (\reg_1832[7]_i_3_n_0 ),
        .\reg_1832_reg[0]_0 (\reg_1832[7]_i_4_n_0 ),
        .\reg_1839_reg[0] (\reg_1839[7]_i_3_n_0 ),
        .\reg_1839_reg[0]_0 (\reg_1854[7]_i_4_n_0 ),
        .\reg_1846_reg[0] (\reg_1846[7]_i_3_n_0 ),
        .\reg_1854_reg[7] (\reg_1854[7]_i_3_n_0 ),
        .\reg_1862_reg[0] (\reg_1862[7]_i_3_n_0 ),
        .\reg_1862_reg[0]_0 (\reg_1901[7]_i_3_n_0 ),
        .\reg_1862_reg[0]_1 (\reg_1846[7]_i_4_n_0 ),
        .\reg_1901_reg[0] (control_s_axi_U_n_116),
        .\reg_1901_reg[5] (control_s_axi_U_n_115),
        .\reg_1901_reg[7] (control_s_axi_U_n_91),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .\trunc_ln127_7_reg_22446_reg[6] (xor_ln117_14_fu_2902_p2),
        .x_assign_174_reg_25287({x_assign_174_reg_25287[7],x_assign_174_reg_25287[5],x_assign_174_reg_25287[0]}),
        .\x_assign_174_reg_25287_reg[0] (control_s_axi_U_n_121),
        .x_assign_175_reg_25293({x_assign_175_reg_25293[7:6],x_assign_175_reg_25293[0]}),
        .x_assign_192_reg_25340(x_assign_192_reg_25340),
        .x_assign_194_reg_25362({x_assign_194_reg_25362[7],x_assign_194_reg_25362[3:1]}),
        .x_assign_198_reg_25643(x_assign_198_reg_25643),
        .x_assign_199_reg_25649({x_assign_199_reg_25649[7:6],x_assign_199_reg_25649[3:0]}),
        .x_assign_1_reg_22497(x_assign_1_reg_22497),
        .x_assign_2_reg_22409(x_assign_2_reg_22409),
        .x_assign_3_reg_22564(x_assign_3_reg_22564),
        .\x_assign_3_reg_22564_reg[7] (xor_ln117_23_fu_3738_p2),
        .x_assign_5_reg_22595(x_assign_5_reg_22595),
        .x_assign_6_reg_22471(x_assign_6_reg_22471),
        .\x_assign_6_reg_22471_reg[6] ({xor_ln117_5_fu_2696_p2[7:4],control_s_axi_U_n_68,xor_ln117_5_fu_2696_p2[2:0]}),
        .\x_assign_6_reg_22471_reg[7] (xor_ln117_15_fu_3020_p2),
        .\x_assign_6_reg_22471_reg[7]_0 (xor_ln117_11_fu_2846_p2),
        .x_assign_7_reg_22632({x_assign_7_reg_22632[7:6],x_assign_7_reg_22632[3:0]}),
        .x_assign_9_reg_22533(x_assign_9_reg_22533),
        .\x_assign_9_reg_22533_reg[5] (xor_ln117_21_fu_3284_p2),
        .x_assign_s_reg_22440({x_assign_s_reg_22440[7],x_assign_s_reg_22440[3:1]}),
        .\xor_ln117_11_reg_22653_reg[7] (or_ln127_4_reg_22621),
        .\xor_ln117_11_reg_22653_reg[7]_0 (reg_1820),
        .\xor_ln117_11_reg_22653_reg[7]_1 (or_ln127_2_reg_22616),
        .\xor_ln117_14_reg_22679_reg[4] (or_ln127_6_fu_2862_p3),
        .\xor_ln117_14_reg_22679_reg[7] (reg_1825),
        .\xor_ln117_15_reg_22711_reg[7] (reg_1832),
        .\xor_ln117_15_reg_22711_reg[7]_0 (or_ln127_6_reg_22669),
        .\xor_ln117_15_reg_22711_reg[7]_1 (or_ln_reg_22674),
        .\xor_ln117_203_reg_24667_reg[5] (control_s_axi_U_n_120),
        .\xor_ln117_203_reg_24667_reg[7] (control_s_axi_U_n_119),
        .\xor_ln117_20_reg_22753_reg[5] (or_ln127_9_fu_3112_p3),
        .\xor_ln117_20_reg_22753_reg[7] (or_ln127_s_fu_3118_p3),
        .\xor_ln117_21_reg_22795_reg[5] (or_ln127_1_fu_3244_p3),
        .\xor_ln117_21_reg_22795_reg[5]_0 (or_ln127_3_fu_3250_p3),
        .\xor_ln117_21_reg_22795_reg[7] ({\reg_1846_reg_n_0_[7] ,\reg_1846_reg_n_0_[6] ,\reg_1846_reg_n_0_[5] ,\reg_1846_reg_n_0_[4] ,\reg_1846_reg_n_0_[3] ,\reg_1846_reg_n_0_[2] ,\reg_1846_reg_n_0_[1] ,\reg_1846_reg_n_0_[0] }),
        .\xor_ln117_22_reg_22835_reg[7] (or_ln127_9_reg_22743),
        .\xor_ln117_22_reg_22835_reg[7]_0 ({\reg_1854_reg_n_0_[7] ,\reg_1854_reg_n_0_[6] ,\reg_1854_reg_n_0_[5] ,\reg_1854_reg_n_0_[4] ,\reg_1854_reg_n_0_[3] ,\reg_1854_reg_n_0_[2] ,\reg_1854_reg_n_0_[1] ,\reg_1854_reg_n_0_[0] }),
        .\xor_ln117_22_reg_22835_reg[7]_1 (or_ln127_s_reg_22748),
        .\xor_ln117_23_reg_22882_reg[7] (or_ln127_1_reg_22785),
        .\xor_ln117_23_reg_22882_reg[7]_0 (or_ln127_3_reg_22790),
        .\xor_ln117_5_reg_22626_reg[4] (or_ln127_2_fu_2656_p3),
        .\xor_ln117_5_reg_22626_reg[4]_0 (or_ln127_4_fu_2662_p3),
        .\xor_ln117_5_reg_22626_reg[7] (reg_1816));
  FDRE \or_ln127_12_reg_22978_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q3[5]),
        .Q(or_ln127_12_reg_22978[0]),
        .R(1'b0));
  FDRE \or_ln127_12_reg_22978_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q3[6]),
        .Q(or_ln127_12_reg_22978[1]),
        .R(1'b0));
  FDRE \or_ln127_12_reg_22978_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(or_ln127_12_fu_4611_p3[2]),
        .Q(or_ln127_12_reg_22978[2]),
        .R(1'b0));
  FDRE \or_ln127_12_reg_22978_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(or_ln127_12_fu_4611_p3[3]),
        .Q(or_ln127_12_reg_22978[3]),
        .R(1'b0));
  FDRE \or_ln127_12_reg_22978_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_390),
        .Q(or_ln127_12_reg_22978[4]),
        .R(1'b0));
  FDRE \or_ln127_12_reg_22978_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_389),
        .Q(or_ln127_12_reg_22978[5]),
        .R(1'b0));
  FDRE \or_ln127_12_reg_22978_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_49),
        .Q(or_ln127_12_reg_22978[6]),
        .R(1'b0));
  FDRE \or_ln127_12_reg_22978_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q3[4]),
        .Q(or_ln127_12_reg_22978[7]),
        .R(1'b0));
  FDRE \or_ln127_19_reg_23094_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(or_ln127_12_fu_4611_p3[2]),
        .Q(or_ln127_19_reg_23094[2]),
        .R(1'b0));
  FDRE \or_ln127_19_reg_23094_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(or_ln127_12_fu_4611_p3[3]),
        .Q(or_ln127_19_reg_23094[3]),
        .R(1'b0));
  FDRE \or_ln127_19_reg_23094_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_390),
        .Q(or_ln127_19_reg_23094[4]),
        .R(1'b0));
  FDRE \or_ln127_19_reg_23094_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_389),
        .Q(or_ln127_19_reg_23094[5]),
        .R(1'b0));
  FDRE \or_ln127_1_reg_22785_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_9_reg_22533[6]),
        .Q(or_ln127_1_reg_22785[0]),
        .R(1'b0));
  FDRE \or_ln127_1_reg_22785_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_9_reg_22533[7]),
        .Q(or_ln127_1_reg_22785[1]),
        .R(1'b0));
  FDRE \or_ln127_1_reg_22785_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln127_1_fu_3244_p3[2]),
        .Q(or_ln127_1_reg_22785[2]),
        .R(1'b0));
  FDRE \or_ln127_1_reg_22785_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln127_1_fu_3244_p3[3]),
        .Q(or_ln127_1_reg_22785[3]),
        .R(1'b0));
  FDRE \or_ln127_1_reg_22785_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln127_1_fu_3244_p3[4]),
        .Q(or_ln127_1_reg_22785[4]),
        .R(1'b0));
  FDRE \or_ln127_1_reg_22785_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln127_1_fu_3244_p3[5]),
        .Q(or_ln127_1_reg_22785[5]),
        .R(1'b0));
  FDRE \or_ln127_1_reg_22785_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_9_reg_22533[4]),
        .Q(or_ln127_1_reg_22785[6]),
        .R(1'b0));
  FDRE \or_ln127_1_reg_22785_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_9_reg_22533[5]),
        .Q(or_ln127_1_reg_22785[7]),
        .R(1'b0));
  FDRE \or_ln127_20_reg_23112_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q2[5]),
        .Q(or_ln127_20_reg_23112[0]),
        .R(1'b0));
  FDRE \or_ln127_20_reg_23112_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q2[6]),
        .Q(or_ln127_20_reg_23112[1]),
        .R(1'b0));
  FDRE \or_ln127_20_reg_23112_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_449),
        .Q(or_ln127_20_reg_23112[2]),
        .R(1'b0));
  FDRE \or_ln127_20_reg_23112_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_448),
        .Q(or_ln127_20_reg_23112[3]),
        .R(1'b0));
  FDRE \or_ln127_20_reg_23112_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_447),
        .Q(or_ln127_20_reg_23112[4]),
        .R(1'b0));
  FDRE \or_ln127_20_reg_23112_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_323),
        .Q(or_ln127_20_reg_23112[5]),
        .R(1'b0));
  FDRE \or_ln127_20_reg_23112_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_324),
        .Q(or_ln127_20_reg_23112[6]),
        .R(1'b0));
  FDRE \or_ln127_20_reg_23112_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q2[4]),
        .Q(or_ln127_20_reg_23112[7]),
        .R(1'b0));
  FDRE \or_ln127_21_reg_23124_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_331),
        .Q(or_ln127_21_reg_23124[2]),
        .R(1'b0));
  FDRE \or_ln127_21_reg_23124_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_330),
        .Q(or_ln127_21_reg_23124[3]),
        .R(1'b0));
  FDRE \or_ln127_21_reg_23124_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_329),
        .Q(or_ln127_21_reg_23124[4]),
        .R(1'b0));
  FDRE \or_ln127_21_reg_23124_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_325),
        .Q(or_ln127_21_reg_23124[5]),
        .R(1'b0));
  FDRE \or_ln127_21_reg_23124_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_301),
        .Q(or_ln127_21_reg_23124[6]),
        .R(1'b0));
  FDRE \or_ln127_21_reg_23124_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[4]),
        .Q(or_ln127_21_reg_23124[7]),
        .R(1'b0));
  FDRE \or_ln127_22_reg_23130_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[5]),
        .Q(or_ln127_22_reg_23130[0]),
        .R(1'b0));
  FDRE \or_ln127_22_reg_23130_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[6]),
        .Q(or_ln127_22_reg_23130[1]),
        .R(1'b0));
  FDRE \or_ln127_22_reg_23130_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_362),
        .Q(or_ln127_22_reg_23130[2]),
        .R(1'b0));
  FDRE \or_ln127_22_reg_23130_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_361),
        .Q(or_ln127_22_reg_23130[3]),
        .R(1'b0));
  FDRE \or_ln127_22_reg_23130_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_360),
        .Q(or_ln127_22_reg_23130[4]),
        .R(1'b0));
  FDRE \or_ln127_22_reg_23130_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_340),
        .Q(or_ln127_22_reg_23130[5]),
        .R(1'b0));
  FDRE \or_ln127_22_reg_23130_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_343),
        .Q(or_ln127_22_reg_23130[6]),
        .R(1'b0));
  FDRE \or_ln127_22_reg_23130_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[4]),
        .Q(or_ln127_22_reg_23130[7]),
        .R(1'b0));
  FDRE \or_ln127_23_reg_23000_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg[6]),
        .Q(or_ln127_23_reg_23000[0]),
        .R(1'b0));
  FDRE \or_ln127_23_reg_23000_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg[7]),
        .Q(or_ln127_23_reg_23000[1]),
        .R(1'b0));
  FDRE \or_ln127_23_reg_23000_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_408),
        .Q(or_ln127_23_reg_23000[2]),
        .R(1'b0));
  FDRE \or_ln127_23_reg_23000_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_407),
        .Q(or_ln127_23_reg_23000[3]),
        .R(1'b0));
  FDRE \or_ln127_23_reg_23000_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_406),
        .Q(or_ln127_23_reg_23000[4]),
        .R(1'b0));
  FDRE \or_ln127_23_reg_23000_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_437),
        .Q(or_ln127_23_reg_23000[5]),
        .R(1'b0));
  FDRE \or_ln127_23_reg_23000_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg[4]),
        .Q(or_ln127_23_reg_23000[6]),
        .R(1'b0));
  FDRE \or_ln127_23_reg_23000_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg[5]),
        .Q(or_ln127_23_reg_23000[7]),
        .R(1'b0));
  FDRE \or_ln127_24_reg_23011_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_342),
        .Q(or_ln127_24_reg_23011[2]),
        .R(1'b0));
  FDRE \or_ln127_24_reg_23011_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_341),
        .Q(or_ln127_24_reg_23011[3]),
        .R(1'b0));
  FDRE \or_ln127_24_reg_23011_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_340),
        .Q(or_ln127_24_reg_23011[4]),
        .R(1'b0));
  FDRE \or_ln127_25_reg_23016_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q2[6]),
        .Q(or_ln127_25_reg_23016[0]),
        .R(1'b0));
  FDRE \or_ln127_25_reg_23016_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q2[7]),
        .Q(or_ln127_25_reg_23016[1]),
        .R(1'b0));
  FDRE \or_ln127_25_reg_23016_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_412),
        .Q(or_ln127_25_reg_23016[2]),
        .R(1'b0));
  FDRE \or_ln127_25_reg_23016_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_393),
        .Q(or_ln127_25_reg_23016[3]),
        .R(1'b0));
  FDRE \or_ln127_25_reg_23016_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_323),
        .Q(or_ln127_25_reg_23016[4]),
        .R(1'b0));
  FDRE \or_ln127_25_reg_23016_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_324),
        .Q(or_ln127_25_reg_23016[5]),
        .R(1'b0));
  FDRE \or_ln127_25_reg_23016_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q2[4]),
        .Q(or_ln127_25_reg_23016[6]),
        .R(1'b0));
  FDRE \or_ln127_25_reg_23016_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q2[5]),
        .Q(or_ln127_25_reg_23016[7]),
        .R(1'b0));
  FDRE \or_ln127_26_reg_23021_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q3[7]),
        .Q(or_ln127_26_reg_23021[1]),
        .R(1'b0));
  FDRE \or_ln127_26_reg_23021_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_327),
        .Q(or_ln127_26_reg_23021[2]),
        .R(1'b0));
  FDRE \or_ln127_26_reg_23021_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_326),
        .Q(or_ln127_26_reg_23021[3]),
        .R(1'b0));
  FDRE \or_ln127_26_reg_23021_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_325),
        .Q(or_ln127_26_reg_23021[4]),
        .R(1'b0));
  FDRE \or_ln127_26_reg_23021_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_301),
        .Q(or_ln127_26_reg_23021[5]),
        .R(1'b0));
  FDRE \or_ln127_26_reg_23021_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q3[4]),
        .Q(or_ln127_26_reg_23021[6]),
        .R(1'b0));
  FDRE \or_ln127_26_reg_23021_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q3[5]),
        .Q(or_ln127_26_reg_23021[7]),
        .R(1'b0));
  FDRE \or_ln127_2_reg_22616_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_6_reg_22471[7]),
        .Q(or_ln127_2_reg_22616[0]),
        .R(1'b0));
  FDRE \or_ln127_2_reg_22616_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_6_reg_22471[0]),
        .Q(or_ln127_2_reg_22616[1]),
        .R(1'b0));
  FDRE \or_ln127_2_reg_22616_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln127_2_fu_2656_p3[2]),
        .Q(or_ln127_2_reg_22616[2]),
        .R(1'b0));
  FDRE \or_ln127_2_reg_22616_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln127_2_fu_2656_p3[3]),
        .Q(or_ln127_2_reg_22616[3]),
        .R(1'b0));
  FDRE \or_ln127_2_reg_22616_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln127_2_fu_2656_p3[4]),
        .Q(or_ln127_2_reg_22616[4]),
        .R(1'b0));
  FDRE \or_ln127_2_reg_22616_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_6_reg_22471[4]),
        .Q(or_ln127_2_reg_22616[5]),
        .R(1'b0));
  FDRE \or_ln127_2_reg_22616_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_6_reg_22471[5]),
        .Q(or_ln127_2_reg_22616[6]),
        .R(1'b0));
  FDRE \or_ln127_2_reg_22616_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_6_reg_22471[6]),
        .Q(or_ln127_2_reg_22616[7]),
        .R(1'b0));
  FDRE \or_ln127_3_reg_22790_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_5_reg_22595[6]),
        .Q(or_ln127_3_reg_22790[0]),
        .R(1'b0));
  FDRE \or_ln127_3_reg_22790_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_5_reg_22595[7]),
        .Q(or_ln127_3_reg_22790[1]),
        .R(1'b0));
  FDRE \or_ln127_3_reg_22790_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln127_3_fu_3250_p3[2]),
        .Q(or_ln127_3_reg_22790[2]),
        .R(1'b0));
  FDRE \or_ln127_3_reg_22790_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln127_3_fu_3250_p3[3]),
        .Q(or_ln127_3_reg_22790[3]),
        .R(1'b0));
  FDRE \or_ln127_3_reg_22790_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln127_3_fu_3250_p3[4]),
        .Q(or_ln127_3_reg_22790[4]),
        .R(1'b0));
  FDRE \or_ln127_3_reg_22790_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln127_3_fu_3250_p3[5]),
        .Q(or_ln127_3_reg_22790[5]),
        .R(1'b0));
  FDRE \or_ln127_3_reg_22790_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_5_reg_22595[4]),
        .Q(or_ln127_3_reg_22790[6]),
        .R(1'b0));
  FDRE \or_ln127_3_reg_22790_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_5_reg_22595[5]),
        .Q(or_ln127_3_reg_22790[7]),
        .R(1'b0));
  FDRE \or_ln127_4_reg_22621_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_22497[7]),
        .Q(or_ln127_4_reg_22621[0]),
        .R(1'b0));
  FDRE \or_ln127_4_reg_22621_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_22497[0]),
        .Q(or_ln127_4_reg_22621[1]),
        .R(1'b0));
  FDRE \or_ln127_4_reg_22621_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln127_4_fu_2662_p3[2]),
        .Q(or_ln127_4_reg_22621[2]),
        .R(1'b0));
  FDRE \or_ln127_4_reg_22621_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln127_4_fu_2662_p3[3]),
        .Q(or_ln127_4_reg_22621[3]),
        .R(1'b0));
  FDRE \or_ln127_4_reg_22621_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln127_4_fu_2662_p3[4]),
        .Q(or_ln127_4_reg_22621[4]),
        .R(1'b0));
  FDRE \or_ln127_4_reg_22621_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_22497[4]),
        .Q(or_ln127_4_reg_22621[5]),
        .R(1'b0));
  FDRE \or_ln127_4_reg_22621_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_22497[5]),
        .Q(or_ln127_4_reg_22621[6]),
        .R(1'b0));
  FDRE \or_ln127_4_reg_22621_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_22497[6]),
        .Q(or_ln127_4_reg_22621[7]),
        .R(1'b0));
  FDRE \or_ln127_6_reg_22669_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_2_reg_22409[7]),
        .Q(or_ln127_6_reg_22669[0]),
        .R(1'b0));
  FDRE \or_ln127_6_reg_22669_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_2_reg_22409[0]),
        .Q(or_ln127_6_reg_22669[1]),
        .R(1'b0));
  FDRE \or_ln127_6_reg_22669_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln127_6_fu_2862_p3[2]),
        .Q(or_ln127_6_reg_22669[2]),
        .R(1'b0));
  FDRE \or_ln127_6_reg_22669_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln127_6_fu_2862_p3[3]),
        .Q(or_ln127_6_reg_22669[3]),
        .R(1'b0));
  FDRE \or_ln127_6_reg_22669_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln127_6_fu_2862_p3[4]),
        .Q(or_ln127_6_reg_22669[4]),
        .R(1'b0));
  FDRE \or_ln127_6_reg_22669_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_2_reg_22409[4]),
        .Q(or_ln127_6_reg_22669[5]),
        .R(1'b0));
  FDRE \or_ln127_6_reg_22669_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_2_reg_22409[5]),
        .Q(or_ln127_6_reg_22669[6]),
        .R(1'b0));
  FDRE \or_ln127_6_reg_22669_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_2_reg_22409[6]),
        .Q(or_ln127_6_reg_22669[7]),
        .R(1'b0));
  FDRE \or_ln127_87_reg_24431_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q2[6]),
        .Q(or_ln127_87_reg_24431[0]),
        .R(1'b0));
  FDRE \or_ln127_87_reg_24431_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q2[7]),
        .Q(or_ln127_87_reg_24431[1]),
        .R(1'b0));
  FDRE \or_ln127_87_reg_24431_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_412),
        .Q(or_ln127_87_reg_24431[2]),
        .R(1'b0));
  FDRE \or_ln127_87_reg_24431_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_393),
        .Q(or_ln127_87_reg_24431[3]),
        .R(1'b0));
  FDRE \or_ln127_87_reg_24431_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_323),
        .Q(or_ln127_87_reg_24431[4]),
        .R(1'b0));
  FDRE \or_ln127_87_reg_24431_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_324),
        .Q(or_ln127_87_reg_24431[5]),
        .R(1'b0));
  FDRE \or_ln127_87_reg_24431_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q2[4]),
        .Q(or_ln127_87_reg_24431[6]),
        .R(1'b0));
  FDRE \or_ln127_87_reg_24431_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q2[5]),
        .Q(or_ln127_87_reg_24431[7]),
        .R(1'b0));
  FDRE \or_ln127_88_reg_24442_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_342),
        .Q(or_ln127_88_reg_24442[2]),
        .R(1'b0));
  FDRE \or_ln127_88_reg_24442_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_341),
        .Q(or_ln127_88_reg_24442[3]),
        .R(1'b0));
  FDRE \or_ln127_88_reg_24442_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_340),
        .Q(or_ln127_88_reg_24442[4]),
        .R(1'b0));
  FDRE \or_ln127_89_reg_24447_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[6]),
        .Q(or_ln127_89_reg_24447[0]),
        .R(1'b0));
  FDRE \or_ln127_89_reg_24447_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[7]),
        .Q(or_ln127_89_reg_24447[1]),
        .R(1'b0));
  FDRE \or_ln127_89_reg_24447_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_411),
        .Q(or_ln127_89_reg_24447[2]),
        .R(1'b0));
  FDRE \or_ln127_89_reg_24447_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_410),
        .Q(or_ln127_89_reg_24447[3]),
        .R(1'b0));
  FDRE \or_ln127_89_reg_24447_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_389),
        .Q(or_ln127_89_reg_24447[4]),
        .R(1'b0));
  FDRE \or_ln127_89_reg_24447_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_49),
        .Q(or_ln127_89_reg_24447[5]),
        .R(1'b0));
  FDRE \or_ln127_89_reg_24447_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[4]),
        .Q(or_ln127_89_reg_24447[6]),
        .R(1'b0));
  FDRE \or_ln127_89_reg_24447_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[5]),
        .Q(or_ln127_89_reg_24447[7]),
        .R(1'b0));
  FDRE \or_ln127_90_reg_24452_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q3[7]),
        .Q(or_ln127_90_reg_24452[1]),
        .R(1'b0));
  FDRE \or_ln127_90_reg_24452_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_327),
        .Q(or_ln127_90_reg_24452[2]),
        .R(1'b0));
  FDRE \or_ln127_90_reg_24452_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_326),
        .Q(or_ln127_90_reg_24452[3]),
        .R(1'b0));
  FDRE \or_ln127_90_reg_24452_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_325),
        .Q(or_ln127_90_reg_24452[4]),
        .R(1'b0));
  FDRE \or_ln127_90_reg_24452_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_301),
        .Q(or_ln127_90_reg_24452[5]),
        .R(1'b0));
  FDRE \or_ln127_90_reg_24452_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q3[4]),
        .Q(or_ln127_90_reg_24452[6]),
        .R(1'b0));
  FDRE \or_ln127_90_reg_24452_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q3[5]),
        .Q(or_ln127_90_reg_24452[7]),
        .R(1'b0));
  FDRE \or_ln127_9_reg_22743_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_3_reg_22564[6]),
        .Q(or_ln127_9_reg_22743[0]),
        .R(1'b0));
  FDRE \or_ln127_9_reg_22743_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_3_reg_22564[7]),
        .Q(or_ln127_9_reg_22743[1]),
        .R(1'b0));
  FDRE \or_ln127_9_reg_22743_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln127_9_fu_3112_p3[2]),
        .Q(or_ln127_9_reg_22743[2]),
        .R(1'b0));
  FDRE \or_ln127_9_reg_22743_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln127_9_fu_3112_p3[3]),
        .Q(or_ln127_9_reg_22743[3]),
        .R(1'b0));
  FDRE \or_ln127_9_reg_22743_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln127_9_fu_3112_p3[4]),
        .Q(or_ln127_9_reg_22743[4]),
        .R(1'b0));
  FDRE \or_ln127_9_reg_22743_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln127_9_fu_3112_p3[5]),
        .Q(or_ln127_9_reg_22743[5]),
        .R(1'b0));
  FDRE \or_ln127_9_reg_22743_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_3_reg_22564[4]),
        .Q(or_ln127_9_reg_22743[6]),
        .R(1'b0));
  FDRE \or_ln127_9_reg_22743_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_3_reg_22564[5]),
        .Q(or_ln127_9_reg_22743[7]),
        .R(1'b0));
  FDRE \or_ln127_s_reg_22748_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_7_reg_22632[6]),
        .Q(or_ln127_s_reg_22748[0]),
        .R(1'b0));
  FDRE \or_ln127_s_reg_22748_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_7_reg_22632[7]),
        .Q(or_ln127_s_reg_22748[1]),
        .R(1'b0));
  FDRE \or_ln127_s_reg_22748_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln127_s_fu_3118_p3[2]),
        .Q(or_ln127_s_reg_22748[2]),
        .R(1'b0));
  FDRE \or_ln127_s_reg_22748_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln127_s_fu_3118_p3[3]),
        .Q(or_ln127_s_reg_22748[3]),
        .R(1'b0));
  FDRE \or_ln127_s_reg_22748_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln127_s_fu_3118_p3[4]),
        .Q(or_ln127_s_reg_22748[4]),
        .R(1'b0));
  FDRE \or_ln127_s_reg_22748_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln127_s_fu_3118_p3[5]),
        .Q(or_ln127_s_reg_22748[5]),
        .R(1'b0));
  FDRE \or_ln127_s_reg_22748_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln127_s_fu_3118_p3[6]),
        .Q(or_ln127_s_reg_22748[6]),
        .R(1'b0));
  FDRE \or_ln127_s_reg_22748_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln127_s_fu_3118_p3[7]),
        .Q(or_ln127_s_reg_22748[7]),
        .R(1'b0));
  FDRE \or_ln_reg_22674_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_s_reg_22440[7]),
        .Q(or_ln_reg_22674[0]),
        .R(1'b0));
  FDRE \or_ln_reg_22674_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_2868_p3[1]),
        .Q(or_ln_reg_22674[1]),
        .R(1'b0));
  FDRE \or_ln_reg_22674_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_2868_p3[2]),
        .Q(or_ln_reg_22674[2]),
        .R(1'b0));
  FDRE \or_ln_reg_22674_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_2868_p3[3]),
        .Q(or_ln_reg_22674[3]),
        .R(1'b0));
  FDRE \or_ln_reg_22674_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_2868_p3[4]),
        .Q(or_ln_reg_22674[4]),
        .R(1'b0));
  FDRE \or_ln_reg_22674_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_2868_p3[5]),
        .Q(or_ln_reg_22674[5]),
        .R(1'b0));
  FDRE \or_ln_reg_22674_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_2868_p3[6]),
        .Q(or_ln_reg_22674[6]),
        .R(1'b0));
  FDRE \or_ln_reg_22674_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_2868_p3[7]),
        .Q(or_ln_reg_22674[7]),
        .R(1'b0));
  FDRE \pt_load_10_reg_22549_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_123),
        .D(pt_q0[0]),
        .Q(pt_load_10_reg_22549[0]),
        .R(1'b0));
  FDRE \pt_load_10_reg_22549_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_123),
        .D(pt_q0[1]),
        .Q(pt_load_10_reg_22549[1]),
        .R(1'b0));
  FDRE \pt_load_10_reg_22549_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_123),
        .D(pt_q0[2]),
        .Q(pt_load_10_reg_22549[2]),
        .R(1'b0));
  FDRE \pt_load_10_reg_22549_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_123),
        .D(pt_q0[3]),
        .Q(pt_load_10_reg_22549[3]),
        .R(1'b0));
  FDRE \pt_load_10_reg_22549_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_123),
        .D(pt_q0[4]),
        .Q(pt_load_10_reg_22549[4]),
        .R(1'b0));
  FDRE \pt_load_10_reg_22549_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_123),
        .D(pt_q0[5]),
        .Q(pt_load_10_reg_22549[5]),
        .R(1'b0));
  FDRE \pt_load_10_reg_22549_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_123),
        .D(pt_q0[6]),
        .Q(pt_load_10_reg_22549[6]),
        .R(1'b0));
  FDRE \pt_load_10_reg_22549_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_123),
        .D(pt_q0[7]),
        .Q(pt_load_10_reg_22549[7]),
        .R(1'b0));
  FDRE \pt_load_11_reg_22585_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce01529_out),
        .D(pt_q0[0]),
        .Q(pt_load_11_reg_22585[0]),
        .R(1'b0));
  FDRE \pt_load_11_reg_22585_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce01529_out),
        .D(pt_q0[1]),
        .Q(pt_load_11_reg_22585[1]),
        .R(1'b0));
  FDRE \pt_load_11_reg_22585_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce01529_out),
        .D(pt_q0[2]),
        .Q(pt_load_11_reg_22585[2]),
        .R(1'b0));
  FDRE \pt_load_11_reg_22585_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce01529_out),
        .D(pt_q0[3]),
        .Q(pt_load_11_reg_22585[3]),
        .R(1'b0));
  FDRE \pt_load_11_reg_22585_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce01529_out),
        .D(pt_q0[4]),
        .Q(pt_load_11_reg_22585[4]),
        .R(1'b0));
  FDRE \pt_load_11_reg_22585_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce01529_out),
        .D(pt_q0[5]),
        .Q(pt_load_11_reg_22585[5]),
        .R(1'b0));
  FDRE \pt_load_11_reg_22585_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce01529_out),
        .D(pt_q0[6]),
        .Q(pt_load_11_reg_22585[6]),
        .R(1'b0));
  FDRE \pt_load_11_reg_22585_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce01529_out),
        .D(pt_q0[7]),
        .Q(pt_load_11_reg_22585[7]),
        .R(1'b0));
  FDRE \pt_load_1_reg_22394_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[0]),
        .Q(pt_load_1_reg_22394[0]),
        .R(1'b0));
  FDRE \pt_load_1_reg_22394_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[1]),
        .Q(pt_load_1_reg_22394[1]),
        .R(1'b0));
  FDRE \pt_load_1_reg_22394_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[2]),
        .Q(pt_load_1_reg_22394[2]),
        .R(1'b0));
  FDRE \pt_load_1_reg_22394_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[3]),
        .Q(pt_load_1_reg_22394[3]),
        .R(1'b0));
  FDRE \pt_load_1_reg_22394_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[4]),
        .Q(pt_load_1_reg_22394[4]),
        .R(1'b0));
  FDRE \pt_load_1_reg_22394_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[5]),
        .Q(pt_load_1_reg_22394[5]),
        .R(1'b0));
  FDRE \pt_load_1_reg_22394_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[6]),
        .Q(pt_load_1_reg_22394[6]),
        .R(1'b0));
  FDRE \pt_load_1_reg_22394_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[7]),
        .Q(pt_load_1_reg_22394[7]),
        .R(1'b0));
  FDRE \pt_load_2_reg_22425_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[0]),
        .Q(pt_load_2_reg_22425[0]),
        .R(1'b0));
  FDRE \pt_load_2_reg_22425_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[1]),
        .Q(pt_load_2_reg_22425[1]),
        .R(1'b0));
  FDRE \pt_load_2_reg_22425_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[2]),
        .Q(pt_load_2_reg_22425[2]),
        .R(1'b0));
  FDRE \pt_load_2_reg_22425_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[3]),
        .Q(pt_load_2_reg_22425[3]),
        .R(1'b0));
  FDRE \pt_load_2_reg_22425_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[4]),
        .Q(pt_load_2_reg_22425[4]),
        .R(1'b0));
  FDRE \pt_load_2_reg_22425_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[5]),
        .Q(pt_load_2_reg_22425[5]),
        .R(1'b0));
  FDRE \pt_load_2_reg_22425_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[6]),
        .Q(pt_load_2_reg_22425[6]),
        .R(1'b0));
  FDRE \pt_load_2_reg_22425_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[7]),
        .Q(pt_load_2_reg_22425[7]),
        .R(1'b0));
  FDRE \pt_load_3_reg_22456_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_124),
        .D(pt_q0[0]),
        .Q(pt_load_3_reg_22456[0]),
        .R(1'b0));
  FDRE \pt_load_3_reg_22456_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_124),
        .D(pt_q0[1]),
        .Q(pt_load_3_reg_22456[1]),
        .R(1'b0));
  FDRE \pt_load_3_reg_22456_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_124),
        .D(pt_q0[2]),
        .Q(pt_load_3_reg_22456[2]),
        .R(1'b0));
  FDRE \pt_load_3_reg_22456_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_124),
        .D(pt_q0[3]),
        .Q(pt_load_3_reg_22456[3]),
        .R(1'b0));
  FDRE \pt_load_3_reg_22456_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_124),
        .D(pt_q0[4]),
        .Q(pt_load_3_reg_22456[4]),
        .R(1'b0));
  FDRE \pt_load_3_reg_22456_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_124),
        .D(pt_q0[5]),
        .Q(pt_load_3_reg_22456[5]),
        .R(1'b0));
  FDRE \pt_load_3_reg_22456_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_124),
        .D(pt_q0[6]),
        .Q(pt_load_3_reg_22456[6]),
        .R(1'b0));
  FDRE \pt_load_3_reg_22456_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_124),
        .D(pt_q0[7]),
        .Q(pt_load_3_reg_22456[7]),
        .R(1'b0));
  FDRE \pt_load_8_reg_22487_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[0]),
        .Q(pt_load_8_reg_22487[0]),
        .R(1'b0));
  FDRE \pt_load_8_reg_22487_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[1]),
        .Q(pt_load_8_reg_22487[1]),
        .R(1'b0));
  FDRE \pt_load_8_reg_22487_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[2]),
        .Q(pt_load_8_reg_22487[2]),
        .R(1'b0));
  FDRE \pt_load_8_reg_22487_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[3]),
        .Q(pt_load_8_reg_22487[3]),
        .R(1'b0));
  FDRE \pt_load_8_reg_22487_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[4]),
        .Q(pt_load_8_reg_22487[4]),
        .R(1'b0));
  FDRE \pt_load_8_reg_22487_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[5]),
        .Q(pt_load_8_reg_22487[5]),
        .R(1'b0));
  FDRE \pt_load_8_reg_22487_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[6]),
        .Q(pt_load_8_reg_22487[6]),
        .R(1'b0));
  FDRE \pt_load_8_reg_22487_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[7]),
        .Q(pt_load_8_reg_22487[7]),
        .R(1'b0));
  FDRE \pt_load_9_reg_22518_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_94),
        .D(pt_q0[0]),
        .Q(pt_load_9_reg_22518[0]),
        .R(1'b0));
  FDRE \pt_load_9_reg_22518_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_94),
        .D(pt_q0[1]),
        .Q(pt_load_9_reg_22518[1]),
        .R(1'b0));
  FDRE \pt_load_9_reg_22518_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_94),
        .D(pt_q0[2]),
        .Q(pt_load_9_reg_22518[2]),
        .R(1'b0));
  FDRE \pt_load_9_reg_22518_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_94),
        .D(pt_q0[3]),
        .Q(pt_load_9_reg_22518[3]),
        .R(1'b0));
  FDRE \pt_load_9_reg_22518_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_94),
        .D(pt_q0[4]),
        .Q(pt_load_9_reg_22518[4]),
        .R(1'b0));
  FDRE \pt_load_9_reg_22518_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_94),
        .D(pt_q0[5]),
        .Q(pt_load_9_reg_22518[5]),
        .R(1'b0));
  FDRE \pt_load_9_reg_22518_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_94),
        .D(pt_q0[6]),
        .Q(pt_load_9_reg_22518[6]),
        .R(1'b0));
  FDRE \pt_load_9_reg_22518_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_94),
        .D(pt_q0[7]),
        .Q(pt_load_9_reg_22518[7]),
        .R(1'b0));
  FDRE \pt_load_reg_22379_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_22379[0]),
        .Q(pt_load_reg_22379_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \pt_load_reg_22379_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_22379[1]),
        .Q(pt_load_reg_22379_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \pt_load_reg_22379_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_22379[2]),
        .Q(pt_load_reg_22379_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \pt_load_reg_22379_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_22379[3]),
        .Q(pt_load_reg_22379_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \pt_load_reg_22379_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_22379[4]),
        .Q(pt_load_reg_22379_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \pt_load_reg_22379_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_22379[5]),
        .Q(pt_load_reg_22379_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \pt_load_reg_22379_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_22379[6]),
        .Q(pt_load_reg_22379_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \pt_load_reg_22379_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_22379[7]),
        .Q(pt_load_reg_22379_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \pt_load_reg_22379_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[0]),
        .Q(pt_load_reg_22379[0]),
        .R(1'b0));
  FDRE \pt_load_reg_22379_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[1]),
        .Q(pt_load_reg_22379[1]),
        .R(1'b0));
  FDRE \pt_load_reg_22379_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[2]),
        .Q(pt_load_reg_22379[2]),
        .R(1'b0));
  FDRE \pt_load_reg_22379_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[3]),
        .Q(pt_load_reg_22379[3]),
        .R(1'b0));
  FDRE \pt_load_reg_22379_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[4]),
        .Q(pt_load_reg_22379[4]),
        .R(1'b0));
  FDRE \pt_load_reg_22379_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[5]),
        .Q(pt_load_reg_22379[5]),
        .R(1'b0));
  FDRE \pt_load_reg_22379_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[6]),
        .Q(pt_load_reg_22379[6]),
        .R(1'b0));
  FDRE \pt_load_reg_22379_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[7]),
        .Q(pt_load_reg_22379[7]),
        .R(1'b0));
  FDRE \reg_1816_reg[0] 
       (.C(ap_clk),
        .CE(reg_18160),
        .D(clefia_s0_q4[0]),
        .Q(reg_1816[0]),
        .R(1'b0));
  FDRE \reg_1816_reg[1] 
       (.C(ap_clk),
        .CE(reg_18160),
        .D(clefia_s0_q4[1]),
        .Q(reg_1816[1]),
        .R(1'b0));
  FDRE \reg_1816_reg[2] 
       (.C(ap_clk),
        .CE(reg_18160),
        .D(clefia_s0_q4[2]),
        .Q(reg_1816[2]),
        .R(1'b0));
  FDRE \reg_1816_reg[3] 
       (.C(ap_clk),
        .CE(reg_18160),
        .D(clefia_s0_q4[3]),
        .Q(reg_1816[3]),
        .R(1'b0));
  FDRE \reg_1816_reg[4] 
       (.C(ap_clk),
        .CE(reg_18160),
        .D(clefia_s0_q4[4]),
        .Q(reg_1816[4]),
        .R(1'b0));
  FDRE \reg_1816_reg[5] 
       (.C(ap_clk),
        .CE(reg_18160),
        .D(clefia_s0_q4[5]),
        .Q(reg_1816[5]),
        .R(1'b0));
  FDRE \reg_1816_reg[6] 
       (.C(ap_clk),
        .CE(reg_18160),
        .D(clefia_s0_q4[6]),
        .Q(reg_1816[6]),
        .R(1'b0));
  FDRE \reg_1816_reg[7] 
       (.C(ap_clk),
        .CE(reg_18160),
        .D(clefia_s0_q4[7]),
        .Q(reg_1816[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \reg_1820[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(ap_CS_fsm_pp0_stage14),
        .I4(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .O(\reg_1820[7]_i_3_n_0 ));
  FDRE \reg_1820_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_97),
        .D(clefia_s1_U_n_86),
        .Q(reg_1820[0]),
        .R(1'b0));
  FDRE \reg_1820_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_97),
        .D(clefia_s1_U_n_85),
        .Q(reg_1820[1]),
        .R(1'b0));
  FDRE \reg_1820_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_97),
        .D(clefia_s1_U_n_84),
        .Q(reg_1820[2]),
        .R(1'b0));
  FDRE \reg_1820_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_97),
        .D(clefia_s1_U_n_83),
        .Q(reg_1820[3]),
        .R(1'b0));
  FDRE \reg_1820_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_97),
        .D(clefia_s1_U_n_82),
        .Q(reg_1820[4]),
        .R(1'b0));
  FDRE \reg_1820_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_97),
        .D(clefia_s1_U_n_81),
        .Q(reg_1820[5]),
        .R(1'b0));
  FDRE \reg_1820_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_97),
        .D(clefia_s1_U_n_80),
        .Q(reg_1820[6]),
        .R(1'b0));
  FDRE \reg_1820_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_97),
        .D(clefia_s1_U_n_79),
        .Q(reg_1820[7]),
        .R(1'b0));
  FDRE \reg_1825_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s0_U_n_98),
        .Q(reg_1825[0]),
        .R(1'b0));
  FDRE \reg_1825_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s0_U_n_97),
        .Q(reg_1825[1]),
        .R(1'b0));
  FDRE \reg_1825_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s0_U_n_96),
        .Q(reg_1825[2]),
        .R(1'b0));
  FDRE \reg_1825_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s0_U_n_95),
        .Q(reg_1825[3]),
        .R(1'b0));
  FDRE \reg_1825_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s0_U_n_94),
        .Q(reg_1825[4]),
        .R(1'b0));
  FDRE \reg_1825_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s0_U_n_93),
        .Q(reg_1825[5]),
        .R(1'b0));
  FDRE \reg_1825_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s0_U_n_92),
        .Q(reg_1825[6]),
        .R(1'b0));
  FDRE \reg_1825_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_109),
        .D(clefia_s0_U_n_91),
        .Q(reg_1825[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFD5D5FFD5D5D5)) 
    \reg_1832[7]_i_3 
       (.I0(\reg_1854[7]_i_4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I5(ap_CS_fsm_pp0_stage12),
        .O(\reg_1832[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \reg_1832[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\reg_1832[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \reg_1832[7]_i_6 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .O(\reg_1832[7]_i_6_n_0 ));
  FDRE \reg_1832_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_106),
        .D(clefia_s1_U_n_46),
        .Q(reg_1832[0]),
        .R(1'b0));
  FDRE \reg_1832_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_106),
        .D(clefia_s1_U_n_45),
        .Q(reg_1832[1]),
        .R(1'b0));
  FDRE \reg_1832_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_106),
        .D(clefia_s1_U_n_44),
        .Q(reg_1832[2]),
        .R(1'b0));
  FDRE \reg_1832_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_106),
        .D(clefia_s1_U_n_43),
        .Q(reg_1832[3]),
        .R(1'b0));
  FDRE \reg_1832_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_106),
        .D(clefia_s1_U_n_42),
        .Q(reg_1832[4]),
        .R(1'b0));
  FDRE \reg_1832_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_106),
        .D(clefia_s1_U_n_41),
        .Q(reg_1832[5]),
        .R(1'b0));
  FDRE \reg_1832_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_106),
        .D(clefia_s1_U_n_40),
        .Q(reg_1832[6]),
        .R(1'b0));
  FDRE \reg_1832_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_106),
        .D(clefia_s1_U_n_39),
        .Q(reg_1832[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00707070)) 
    \reg_1839[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I2(\reg_1846[7]_i_6_n_0 ),
        .I3(ap_CS_fsm_pp0_stage14),
        .I4(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .O(\reg_1839[7]_i_3_n_0 ));
  FDRE \reg_1839_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_102),
        .D(clefia_s1_U_n_54),
        .Q(reg_1839[0]),
        .R(1'b0));
  FDRE \reg_1839_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_102),
        .D(clefia_s1_U_n_53),
        .Q(reg_1839[1]),
        .R(1'b0));
  FDRE \reg_1839_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_102),
        .D(clefia_s1_U_n_52),
        .Q(reg_1839[2]),
        .R(1'b0));
  FDRE \reg_1839_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_102),
        .D(clefia_s1_U_n_51),
        .Q(reg_1839[3]),
        .R(1'b0));
  FDRE \reg_1839_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_102),
        .D(clefia_s1_U_n_50),
        .Q(reg_1839[4]),
        .R(1'b0));
  FDRE \reg_1839_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_102),
        .D(clefia_s1_U_n_49),
        .Q(reg_1839[5]),
        .R(1'b0));
  FDRE \reg_1839_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_102),
        .D(clefia_s1_U_n_48),
        .Q(reg_1839[6]),
        .R(1'b0));
  FDRE \reg_1839_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_102),
        .D(clefia_s1_U_n_47),
        .Q(reg_1839[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_1846[3]_i_3 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .O(\reg_1846[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0333077700000000)) 
    \reg_1846[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(\reg_1846[7]_i_6_n_0 ),
        .O(\reg_1846[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00153F3F)) 
    \reg_1846[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .O(\reg_1846[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \reg_1846[7]_i_6 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\reg_1846[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h003F153F)) 
    \reg_1846[7]_i_7 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(\reg_1846[7]_i_7_n_0 ));
  FDRE \reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(reg_1846),
        .D(clefia_s0_U_n_90),
        .Q(\reg_1846_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(reg_1846),
        .D(clefia_s0_U_n_89),
        .Q(\reg_1846_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(reg_1846),
        .D(clefia_s0_U_n_88),
        .Q(\reg_1846_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(reg_1846),
        .D(clefia_s0_U_n_87),
        .Q(\reg_1846_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(reg_1846),
        .D(clefia_s0_U_n_86),
        .Q(\reg_1846_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(reg_1846),
        .D(clefia_s0_U_n_85),
        .Q(\reg_1846_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(reg_1846),
        .D(clefia_s0_U_n_84),
        .Q(\reg_1846_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(reg_1846),
        .D(clefia_s0_U_n_83),
        .Q(\reg_1846_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF888FFFFFFFFFFFF)) 
    \reg_1854[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage7),
        .I4(\reg_1854[7]_i_4_n_0 ),
        .I5(\reg_1854[7]_i_6_n_0 ),
        .O(\reg_1854[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \reg_1854[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage4),
        .O(\reg_1854[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \reg_1854[7]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage7),
        .O(\reg_1854[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00003F3F00153F3F)) 
    \reg_1854[7]_i_6 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I5(ap_CS_fsm_pp0_stage5),
        .O(\reg_1854[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h003F153F)) 
    \reg_1854[7]_i_8 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(\reg_1854[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_1854[7]_i_9 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .O(\reg_1854[7]_i_9_n_0 ));
  FDRE \reg_1854_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_125),
        .D(clefia_s1_U_n_78),
        .Q(\reg_1854_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_1854_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_125),
        .D(clefia_s1_U_n_77),
        .Q(\reg_1854_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_1854_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_125),
        .D(clefia_s1_U_n_76),
        .Q(\reg_1854_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_1854_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_125),
        .D(clefia_s1_U_n_75),
        .Q(\reg_1854_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_1854_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_125),
        .D(clefia_s1_U_n_74),
        .Q(\reg_1854_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_1854_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_125),
        .D(clefia_s1_U_n_73),
        .Q(\reg_1854_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_1854_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_125),
        .D(clefia_s1_U_n_72),
        .Q(\reg_1854_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_1854_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_125),
        .D(clefia_s1_U_n_71),
        .Q(\reg_1854_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888FFFFFFFF)) 
    \reg_1862[3]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I4(\reg_1896[7]_i_4_n_0 ),
        .I5(\reg_1846[7]_i_4_n_0 ),
        .O(\reg_1862[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_1862[6]_i_3 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I5(ap_CS_fsm_pp0_stage14),
        .O(\reg_1862[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000003F153F)) 
    \reg_1862[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(control_s_axi_U_n_117),
        .O(\reg_1862[7]_i_3_n_0 ));
  FDRE \reg_1862_reg[0] 
       (.C(ap_clk),
        .CE(reg_1862),
        .D(clefia_s0_U_n_81),
        .Q(\reg_1862_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_1862_reg[1] 
       (.C(ap_clk),
        .CE(reg_1862),
        .D(clefia_s0_U_n_80),
        .Q(\reg_1862_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_1862_reg[2] 
       (.C(ap_clk),
        .CE(reg_1862),
        .D(clefia_s0_U_n_79),
        .Q(\reg_1862_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_1862_reg[3] 
       (.C(ap_clk),
        .CE(reg_1862),
        .D(clefia_s0_U_n_78),
        .Q(\reg_1862_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_1862_reg[4] 
       (.C(ap_clk),
        .CE(reg_1862),
        .D(clefia_s0_U_n_77),
        .Q(\reg_1862_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_1862_reg[5] 
       (.C(ap_clk),
        .CE(reg_1862),
        .D(clefia_s0_U_n_76),
        .Q(\reg_1862_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_1862_reg[6] 
       (.C(ap_clk),
        .CE(reg_1862),
        .D(clefia_s0_U_n_75),
        .Q(\reg_1862_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_1862_reg[7] 
       (.C(ap_clk),
        .CE(reg_1862),
        .D(clefia_s0_U_n_74),
        .Q(\reg_1862_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_1870[7]_i_1 
       (.I0(\reg_1877[7]_i_1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(control_s_axi_U_n_117),
        .O(\reg_1870[7]_i_1_n_0 ));
  FDRE \reg_1870_reg[0] 
       (.C(ap_clk),
        .CE(\reg_1870[7]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(reg_1870[0]),
        .R(1'b0));
  FDRE \reg_1870_reg[1] 
       (.C(ap_clk),
        .CE(\reg_1870[7]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(reg_1870[1]),
        .R(1'b0));
  FDRE \reg_1870_reg[2] 
       (.C(ap_clk),
        .CE(\reg_1870[7]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(reg_1870[2]),
        .R(1'b0));
  FDRE \reg_1870_reg[3] 
       (.C(ap_clk),
        .CE(\reg_1870[7]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(reg_1870[3]),
        .R(1'b0));
  FDRE \reg_1870_reg[4] 
       (.C(ap_clk),
        .CE(\reg_1870[7]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(reg_1870[4]),
        .R(1'b0));
  FDRE \reg_1870_reg[5] 
       (.C(ap_clk),
        .CE(\reg_1870[7]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(reg_1870[5]),
        .R(1'b0));
  FDRE \reg_1870_reg[6] 
       (.C(ap_clk),
        .CE(\reg_1870[7]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(reg_1870[6]),
        .R(1'b0));
  FDRE \reg_1870_reg[7] 
       (.C(ap_clk),
        .CE(\reg_1870[7]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(reg_1870[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF8F)) 
    \reg_1877[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(\reg_1846[7]_i_4_n_0 ),
        .I3(\reg_1901[7]_i_3_n_0 ),
        .O(\reg_1877[7]_i_1_n_0 ));
  FDRE \reg_1877_reg[0] 
       (.C(ap_clk),
        .CE(\reg_1877[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_73),
        .Q(\reg_1877_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_1877_reg[1] 
       (.C(ap_clk),
        .CE(\reg_1877[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_72),
        .Q(\reg_1877_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_1877_reg[2] 
       (.C(ap_clk),
        .CE(\reg_1877[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_71),
        .Q(\reg_1877_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_1877_reg[3] 
       (.C(ap_clk),
        .CE(\reg_1877[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_70),
        .Q(\reg_1877_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_1877_reg[4] 
       (.C(ap_clk),
        .CE(\reg_1877[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_69),
        .Q(\reg_1877_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_1877_reg[5] 
       (.C(ap_clk),
        .CE(\reg_1877[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_68),
        .Q(\reg_1877_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_1877_reg[6] 
       (.C(ap_clk),
        .CE(\reg_1877[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_67),
        .Q(\reg_1877_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_1877_reg[7] 
       (.C(ap_clk),
        .CE(\reg_1877[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_66),
        .Q(\reg_1877_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_1883_reg[0] 
       (.C(ap_clk),
        .CE(\reg_1870[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_70),
        .Q(reg_1883[0]),
        .R(1'b0));
  FDRE \reg_1883_reg[1] 
       (.C(ap_clk),
        .CE(\reg_1870[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_69),
        .Q(reg_1883[1]),
        .R(1'b0));
  FDRE \reg_1883_reg[2] 
       (.C(ap_clk),
        .CE(\reg_1870[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_68),
        .Q(reg_1883[2]),
        .R(1'b0));
  FDRE \reg_1883_reg[3] 
       (.C(ap_clk),
        .CE(\reg_1870[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_67),
        .Q(reg_1883[3]),
        .R(1'b0));
  FDRE \reg_1883_reg[4] 
       (.C(ap_clk),
        .CE(\reg_1870[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_66),
        .Q(reg_1883[4]),
        .R(1'b0));
  FDRE \reg_1883_reg[5] 
       (.C(ap_clk),
        .CE(\reg_1870[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_65),
        .Q(reg_1883[5]),
        .R(1'b0));
  FDRE \reg_1883_reg[6] 
       (.C(ap_clk),
        .CE(\reg_1870[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_64),
        .Q(reg_1883[6]),
        .R(1'b0));
  FDRE \reg_1883_reg[7] 
       (.C(ap_clk),
        .CE(\reg_1870[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_63),
        .Q(reg_1883[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFAEA)) 
    \reg_1890[7]_i_1 
       (.I0(\reg_1896[7]_i_1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage13),
        .O(\reg_1890[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \reg_1890[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage5),
        .O(\reg_1890[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \reg_1890[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\reg_1890[7]_i_4_n_0 ));
  FDRE \reg_1890_reg[0] 
       (.C(ap_clk),
        .CE(\reg_1890[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_62),
        .Q(reg_1890[0]),
        .R(1'b0));
  FDRE \reg_1890_reg[1] 
       (.C(ap_clk),
        .CE(\reg_1890[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_61),
        .Q(reg_1890[1]),
        .R(1'b0));
  FDRE \reg_1890_reg[2] 
       (.C(ap_clk),
        .CE(\reg_1890[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_60),
        .Q(reg_1890[2]),
        .R(1'b0));
  FDRE \reg_1890_reg[3] 
       (.C(ap_clk),
        .CE(\reg_1890[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_59),
        .Q(reg_1890[3]),
        .R(1'b0));
  FDRE \reg_1890_reg[4] 
       (.C(ap_clk),
        .CE(\reg_1890[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_58),
        .Q(reg_1890[4]),
        .R(1'b0));
  FDRE \reg_1890_reg[5] 
       (.C(ap_clk),
        .CE(\reg_1890[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_57),
        .Q(reg_1890[5]),
        .R(1'b0));
  FDRE \reg_1890_reg[6] 
       (.C(ap_clk),
        .CE(\reg_1890[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_56),
        .Q(reg_1890[6]),
        .R(1'b0));
  FDRE \reg_1890_reg[7] 
       (.C(ap_clk),
        .CE(\reg_1890[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_55),
        .Q(reg_1890[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_1896[7]_i_1 
       (.I0(\reg_1896[7]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .O(\reg_1896[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \reg_1896[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(\reg_1896[7]_i_4_n_0 ),
        .O(\reg_1896[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFECCFA00FA00)) 
    \reg_1896[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I4(ap_CS_fsm_pp0_stage12),
        .I5(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .O(\reg_1896[7]_i_4_n_0 ));
  FDRE \reg_1896_reg[0] 
       (.C(ap_clk),
        .CE(\reg_1896[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_94),
        .Q(\reg_1896_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_1896_reg[1] 
       (.C(ap_clk),
        .CE(\reg_1896[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_93),
        .Q(\reg_1896_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_1896_reg[2] 
       (.C(ap_clk),
        .CE(\reg_1896[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_92),
        .Q(\reg_1896_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_1896_reg[3] 
       (.C(ap_clk),
        .CE(\reg_1896[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_91),
        .Q(\reg_1896_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_1896_reg[4] 
       (.C(ap_clk),
        .CE(\reg_1896[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_90),
        .Q(\reg_1896_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_1896_reg[5] 
       (.C(ap_clk),
        .CE(\reg_1896[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_89),
        .Q(\reg_1896_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_1896_reg[6] 
       (.C(ap_clk),
        .CE(\reg_1896[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_88),
        .Q(\reg_1896_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_1896_reg[7] 
       (.C(ap_clk),
        .CE(\reg_1896[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_87),
        .Q(\reg_1896_reg_n_0_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    \reg_1901[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(\reg_1901[7]_i_3_n_0 ),
        .O(\reg_1901[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_1901[7]_i_3 
       (.I0(\reg_1896[7]_i_4_n_0 ),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .O(\reg_1901[7]_i_3_n_0 ));
  FDRE \reg_1901_reg[0] 
       (.C(ap_clk),
        .CE(\reg_1901[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_65),
        .Q(reg_1901[0]),
        .R(1'b0));
  FDRE \reg_1901_reg[1] 
       (.C(ap_clk),
        .CE(\reg_1901[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_64),
        .Q(reg_1901[1]),
        .R(1'b0));
  FDRE \reg_1901_reg[2] 
       (.C(ap_clk),
        .CE(\reg_1901[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_63),
        .Q(reg_1901[2]),
        .R(1'b0));
  FDRE \reg_1901_reg[3] 
       (.C(ap_clk),
        .CE(\reg_1901[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_62),
        .Q(reg_1901[3]),
        .R(1'b0));
  FDRE \reg_1901_reg[4] 
       (.C(ap_clk),
        .CE(\reg_1901[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_61),
        .Q(reg_1901[4]),
        .R(1'b0));
  FDRE \reg_1901_reg[5] 
       (.C(ap_clk),
        .CE(\reg_1901[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_60),
        .Q(reg_1901[5]),
        .R(1'b0));
  FDRE \reg_1901_reg[6] 
       (.C(ap_clk),
        .CE(\reg_1901[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_59),
        .Q(reg_1901[6]),
        .R(1'b0));
  FDRE \reg_1901_reg[7] 
       (.C(ap_clk),
        .CE(\reg_1901[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_58),
        .Q(reg_1901[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_1906[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage9),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .O(reg_188313_out));
  FDRE \reg_1906_reg[0] 
       (.C(ap_clk),
        .CE(reg_188313_out),
        .D(q0_reg_1[0]),
        .Q(reg_1906[0]),
        .R(1'b0));
  FDRE \reg_1906_reg[1] 
       (.C(ap_clk),
        .CE(reg_188313_out),
        .D(q0_reg_1[1]),
        .Q(reg_1906[1]),
        .R(1'b0));
  FDRE \reg_1906_reg[2] 
       (.C(ap_clk),
        .CE(reg_188313_out),
        .D(q0_reg_1[2]),
        .Q(reg_1906[2]),
        .R(1'b0));
  FDRE \reg_1906_reg[3] 
       (.C(ap_clk),
        .CE(reg_188313_out),
        .D(q0_reg_1[3]),
        .Q(reg_1906[3]),
        .R(1'b0));
  FDRE \reg_1906_reg[4] 
       (.C(ap_clk),
        .CE(reg_188313_out),
        .D(q0_reg_1[4]),
        .Q(reg_1906[4]),
        .R(1'b0));
  FDRE \reg_1906_reg[5] 
       (.C(ap_clk),
        .CE(reg_188313_out),
        .D(q0_reg_1[5]),
        .Q(reg_1906[5]),
        .R(1'b0));
  FDRE \reg_1906_reg[6] 
       (.C(ap_clk),
        .CE(reg_188313_out),
        .D(q0_reg_1[6]),
        .Q(reg_1906[6]),
        .R(1'b0));
  FDRE \reg_1906_reg[7] 
       (.C(ap_clk),
        .CE(reg_188313_out),
        .D(q0_reg_1[7]),
        .Q(reg_1906[7]),
        .R(1'b0));
  FDRE \tmp_149_reg_23293_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q2[5]),
        .Q(or_ln127_28_fu_7184_p3[0]),
        .R(1'b0));
  FDRE \tmp_159_reg_23319_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q2[5]),
        .Q(or_ln127_30_fu_7196_p3[0]),
        .R(1'b0));
  FDRE \tmp_175_reg_23195_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg_0[6]),
        .Q(or_ln127_34_fu_6240_p3[0]),
        .R(1'b0));
  FDRE \tmp_189_reg_23481_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q2[5]),
        .Q(or_ln127_36_fu_8316_p3[0]),
        .R(1'b0));
  FDRE \tmp_199_reg_23507_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[5]),
        .Q(or_ln127_38_fu_8328_p3[0]),
        .R(1'b0));
  FDRE \tmp_215_reg_23383_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg_0[6]),
        .Q(or_ln127_42_fu_7372_p3[0]),
        .R(1'b0));
  FDRE \tmp_229_reg_23669_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q2[5]),
        .Q(or_ln127_44_fu_9448_p3[0]),
        .R(1'b0));
  FDRE \tmp_239_reg_23695_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q2[5]),
        .Q(or_ln127_46_fu_9460_p3[0]),
        .R(1'b0));
  FDRE \tmp_255_reg_23571_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg_0[6]),
        .Q(or_ln127_50_fu_8504_p3[0]),
        .R(1'b0));
  FDRE \tmp_269_reg_23857_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q2[5]),
        .Q(or_ln127_52_fu_10580_p3[0]),
        .R(1'b0));
  FDRE \tmp_279_reg_23883_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[5]),
        .Q(or_ln127_54_fu_10592_p3[0]),
        .R(1'b0));
  FDRE \tmp_295_reg_23759_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg_0[6]),
        .Q(or_ln127_58_fu_9636_p3[0]),
        .R(1'b0));
  FDRE \tmp_315_reg_24061_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q3[5]),
        .Q(or_ln127_61_fu_11718_p3[0]),
        .R(1'b0));
  FDRE \tmp_335_reg_23947_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg_0[6]),
        .Q(or_ln127_66_fu_10768_p3[0]),
        .R(1'b0));
  FDRE \tmp_349_reg_24221_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg[5]),
        .Q(or_ln127_68_fu_12613_p3[0]),
        .R(1'b0));
  FDRE \tmp_369_reg_24109_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg_1[6]),
        .Q(or_ln127_72_fu_11888_p3[0]),
        .R(1'b0));
  FDRE \tmp_389_reg_24410_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q4[5]),
        .Q(or_ln127_76_fu_14139_p3[0]),
        .R(1'b0));
  FDRE \tmp_421_reg_24530_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[5]),
        .Q(or_ln127_83_fu_15111_p3[0]),
        .R(1'b0));
  FDRE \tmp_469_reg_24740_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q2[5]),
        .Q(or_ln127_92_fu_16249_p3[0]),
        .R(1'b0));
  FDRE \tmp_479_reg_24766_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q2[5]),
        .Q(or_ln127_94_fu_16261_p3[0]),
        .R(1'b0));
  FDRE \tmp_485_reg_24600_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg[6]),
        .Q(or_ln127_95_fu_15287_p3[0]),
        .R(1'b0));
  FDRE \tmp_501_reg_24906_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[5]),
        .Q(or_ln127_99_fu_17375_p3[0]),
        .R(1'b0));
  FDRE \tmp_549_reg_25116_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q2[5]),
        .Q(or_ln127_108_fu_18513_p3[0]),
        .R(1'b0));
  FDRE \tmp_559_reg_25142_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q2[5]),
        .Q(or_ln127_110_fu_18525_p3[0]),
        .R(1'b0));
  FDRE \tmp_55_reg_22733_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[6]),
        .Q(or_ln127_10_fu_3386_p3[0]),
        .R(1'b0));
  FDRE \tmp_565_reg_24976_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg[6]),
        .Q(or_ln127_111_fu_17551_p3[0]),
        .R(1'b0));
  FDRE \tmp_581_reg_25282_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[5]),
        .Q(or_ln127_115_fu_19639_p3[0]),
        .R(1'b0));
  FDRE \tmp_645_reg_25357_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg[6]),
        .Q(or_ln127_127_fu_19815_p3[0]),
        .R(1'b0));
  FDRE \tmp_661_reg_25638_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg[5]),
        .Q(or_ln127_131_fu_21579_p3[0]),
        .R(1'b0));
  FDRE \tmp_701_reg_25731_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg[5]),
        .Q(or_ln127_139_fu_22234_p3[0]),
        .R(1'b0));
  FDRE \tmp_715_reg_25763_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg_0[5]),
        .Q(or_ln127_141_fu_22246_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln127_102_reg_23336_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_104_fu_12265_p3[2]),
        .Q(or_ln127_39_fu_7354_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_102_reg_23336_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_104_fu_12265_p3[3]),
        .Q(or_ln127_39_fu_7354_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_102_reg_23336_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_104_fu_12265_p3[4]),
        .Q(or_ln127_39_fu_7354_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_104_reg_23352_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_119_fu_13470_p3[2]),
        .Q(or_ln127_40_fu_7360_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_104_reg_23352_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_119_fu_13470_p3[3]),
        .Q(or_ln127_40_fu_7360_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_104_reg_23352_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_119_fu_13470_p3[4]),
        .Q(or_ln127_40_fu_7360_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_106_reg_23368_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg[7]),
        .Q(or_ln127_41_fu_7366_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_106_reg_23368_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_408),
        .Q(or_ln127_41_fu_7366_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_106_reg_23368_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_407),
        .Q(or_ln127_41_fu_7366_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_106_reg_23368_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_406),
        .Q(or_ln127_41_fu_7366_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_106_reg_23368_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_437),
        .Q(or_ln127_41_fu_7366_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_106_reg_23368_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg[4]),
        .Q(or_ln127_41_fu_7366_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_106_reg_23368_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg[5]),
        .Q(or_ln127_41_fu_7366_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_107_reg_23378_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg_0[7]),
        .Q(or_ln127_42_fu_7372_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_107_reg_23378_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_107_fu_12459_p3[2]),
        .Q(or_ln127_42_fu_7372_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_107_reg_23378_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_107_fu_12459_p3[3]),
        .Q(or_ln127_42_fu_7372_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_107_reg_23378_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_107_fu_12459_p3[4]),
        .Q(or_ln127_42_fu_7372_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_107_reg_23378_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_308),
        .Q(or_ln127_42_fu_7372_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_107_reg_23378_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg_0[4]),
        .Q(or_ln127_42_fu_7372_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_107_reg_23378_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg_0[5]),
        .Q(or_ln127_42_fu_7372_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_10_reg_22570_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_481),
        .Q(or_ln127_9_fu_3112_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_10_reg_22570_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_480),
        .Q(or_ln127_9_fu_3112_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_10_reg_22570_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_479),
        .Q(or_ln127_9_fu_3112_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_10_reg_22570_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_4_fu_2485_p3[4]),
        .Q(or_ln127_9_fu_3112_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_110_reg_23642_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(or_ln127_12_fu_4611_p3[2]),
        .Q(or_ln127_43_fu_9442_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_110_reg_23642_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(or_ln127_12_fu_4611_p3[3]),
        .Q(or_ln127_43_fu_9442_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_110_reg_23642_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_390),
        .Q(or_ln127_43_fu_9442_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_110_reg_23642_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_389),
        .Q(or_ln127_43_fu_9442_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_114_reg_23664_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q2[6]),
        .Q(or_ln127_44_fu_9448_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_114_reg_23664_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_449),
        .Q(or_ln127_44_fu_9448_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_114_reg_23664_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_448),
        .Q(or_ln127_44_fu_9448_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_114_reg_23664_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_447),
        .Q(or_ln127_44_fu_9448_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_114_reg_23664_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_323),
        .Q(or_ln127_44_fu_9448_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_114_reg_23664_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_324),
        .Q(or_ln127_44_fu_9448_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_114_reg_23664_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q2[4]),
        .Q(or_ln127_44_fu_9448_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_117_reg_23680_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_331),
        .Q(or_ln127_45_fu_9454_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_117_reg_23680_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_330),
        .Q(or_ln127_45_fu_9454_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_117_reg_23680_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_329),
        .Q(or_ln127_45_fu_9454_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_117_reg_23680_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_325),
        .Q(or_ln127_45_fu_9454_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_117_reg_23680_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_301),
        .Q(or_ln127_45_fu_9454_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_117_reg_23680_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q3[4]),
        .Q(or_ln127_45_fu_9454_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_119_reg_23690_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q2[6]),
        .Q(or_ln127_46_fu_9460_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_119_reg_23690_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_362),
        .Q(or_ln127_46_fu_9460_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_119_reg_23690_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_361),
        .Q(or_ln127_46_fu_9460_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_119_reg_23690_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_360),
        .Q(or_ln127_46_fu_9460_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_119_reg_23690_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_340),
        .Q(or_ln127_46_fu_9460_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_119_reg_23690_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_343),
        .Q(or_ln127_46_fu_9460_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_119_reg_23690_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q2[4]),
        .Q(or_ln127_46_fu_9460_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_122_reg_23524_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_104_fu_12265_p3[2]),
        .Q(or_ln127_47_fu_8486_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_122_reg_23524_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_104_fu_12265_p3[3]),
        .Q(or_ln127_47_fu_8486_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_122_reg_23524_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_104_fu_12265_p3[4]),
        .Q(or_ln127_47_fu_8486_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_124_reg_23540_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_119_fu_13470_p3[2]),
        .Q(or_ln127_48_fu_8492_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_124_reg_23540_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_119_fu_13470_p3[3]),
        .Q(or_ln127_48_fu_8492_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_124_reg_23540_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_119_fu_13470_p3[4]),
        .Q(or_ln127_48_fu_8492_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_126_reg_23556_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg[7]),
        .Q(or_ln127_49_fu_8498_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_126_reg_23556_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_408),
        .Q(or_ln127_49_fu_8498_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_126_reg_23556_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_407),
        .Q(or_ln127_49_fu_8498_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_126_reg_23556_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_406),
        .Q(or_ln127_49_fu_8498_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_126_reg_23556_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_437),
        .Q(or_ln127_49_fu_8498_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_126_reg_23556_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg[4]),
        .Q(or_ln127_49_fu_8498_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_126_reg_23556_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg[5]),
        .Q(or_ln127_49_fu_8498_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_127_reg_23566_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg_0[7]),
        .Q(or_ln127_50_fu_8504_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_127_reg_23566_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_107_fu_12459_p3[2]),
        .Q(or_ln127_50_fu_8504_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_127_reg_23566_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_107_fu_12459_p3[3]),
        .Q(or_ln127_50_fu_8504_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_127_reg_23566_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_107_fu_12459_p3[4]),
        .Q(or_ln127_50_fu_8504_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_127_reg_23566_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_308),
        .Q(or_ln127_50_fu_8504_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_127_reg_23566_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg_0[4]),
        .Q(or_ln127_50_fu_8504_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_127_reg_23566_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg_0[5]),
        .Q(or_ln127_50_fu_8504_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_130_reg_23830_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(or_ln127_12_fu_4611_p3[2]),
        .Q(or_ln127_51_fu_10574_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_130_reg_23830_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(or_ln127_12_fu_4611_p3[3]),
        .Q(or_ln127_51_fu_10574_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_130_reg_23830_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_390),
        .Q(or_ln127_51_fu_10574_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_130_reg_23830_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_389),
        .Q(or_ln127_51_fu_10574_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_134_reg_23852_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q2[6]),
        .Q(or_ln127_52_fu_10580_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_134_reg_23852_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_449),
        .Q(or_ln127_52_fu_10580_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_134_reg_23852_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_448),
        .Q(or_ln127_52_fu_10580_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_134_reg_23852_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_447),
        .Q(or_ln127_52_fu_10580_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_134_reg_23852_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_323),
        .Q(or_ln127_52_fu_10580_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_134_reg_23852_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_324),
        .Q(or_ln127_52_fu_10580_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_134_reg_23852_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q2[4]),
        .Q(or_ln127_52_fu_10580_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_137_reg_23868_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_331),
        .Q(or_ln127_53_fu_10586_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_137_reg_23868_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_330),
        .Q(or_ln127_53_fu_10586_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_137_reg_23868_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_329),
        .Q(or_ln127_53_fu_10586_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_137_reg_23868_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_325),
        .Q(or_ln127_53_fu_10586_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_137_reg_23868_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_301),
        .Q(or_ln127_53_fu_10586_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_137_reg_23868_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[4]),
        .Q(or_ln127_53_fu_10586_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_139_reg_23878_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[6]),
        .Q(or_ln127_54_fu_10592_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_139_reg_23878_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_362),
        .Q(or_ln127_54_fu_10592_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_139_reg_23878_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_361),
        .Q(or_ln127_54_fu_10592_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_139_reg_23878_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_360),
        .Q(or_ln127_54_fu_10592_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_139_reg_23878_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_340),
        .Q(or_ln127_54_fu_10592_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_139_reg_23878_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_343),
        .Q(or_ln127_54_fu_10592_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_139_reg_23878_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[4]),
        .Q(or_ln127_54_fu_10592_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_142_reg_23712_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_104_fu_12265_p3[2]),
        .Q(or_ln127_55_fu_9618_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_142_reg_23712_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_104_fu_12265_p3[3]),
        .Q(or_ln127_55_fu_9618_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_142_reg_23712_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_104_fu_12265_p3[4]),
        .Q(or_ln127_55_fu_9618_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_144_reg_23728_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_119_fu_13470_p3[2]),
        .Q(or_ln127_56_fu_9624_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_144_reg_23728_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_119_fu_13470_p3[3]),
        .Q(or_ln127_56_fu_9624_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_144_reg_23728_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_119_fu_13470_p3[4]),
        .Q(or_ln127_56_fu_9624_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_146_reg_23744_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg[7]),
        .Q(or_ln127_57_fu_9630_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_146_reg_23744_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_408),
        .Q(or_ln127_57_fu_9630_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_146_reg_23744_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_407),
        .Q(or_ln127_57_fu_9630_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_146_reg_23744_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_406),
        .Q(or_ln127_57_fu_9630_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_146_reg_23744_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_437),
        .Q(or_ln127_57_fu_9630_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_146_reg_23744_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg[4]),
        .Q(or_ln127_57_fu_9630_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_146_reg_23744_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg[5]),
        .Q(or_ln127_57_fu_9630_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_147_reg_23754_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg_0[7]),
        .Q(or_ln127_58_fu_9636_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_147_reg_23754_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_107_fu_12459_p3[2]),
        .Q(or_ln127_58_fu_9636_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_147_reg_23754_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_107_fu_12459_p3[3]),
        .Q(or_ln127_58_fu_9636_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_147_reg_23754_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_107_fu_12459_p3[4]),
        .Q(or_ln127_58_fu_9636_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_147_reg_23754_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_308),
        .Q(or_ln127_58_fu_9636_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_147_reg_23754_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg_0[4]),
        .Q(or_ln127_58_fu_9636_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_147_reg_23754_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg_0[5]),
        .Q(or_ln127_58_fu_9636_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_14_reg_22638_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_481),
        .Q(or_ln127_s_fu_3118_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_14_reg_22638_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_480),
        .Q(or_ln127_s_fu_3118_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_14_reg_22638_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_479),
        .Q(or_ln127_s_fu_3118_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_14_reg_22638_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_4_fu_2485_p3[4]),
        .Q(or_ln127_s_fu_3118_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_14_reg_22638_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_477),
        .Q(or_ln127_s_fu_3118_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_14_reg_22638_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q4[4]),
        .Q(or_ln127_s_fu_3118_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_150_reg_24018_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln127_12_fu_4611_p3[2]),
        .Q(or_ln127_59_fu_11706_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_150_reg_24018_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln127_12_fu_4611_p3[3]),
        .Q(or_ln127_59_fu_11706_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_150_reg_24018_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_390),
        .Q(or_ln127_59_fu_11706_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_150_reg_24018_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_389),
        .Q(or_ln127_59_fu_11706_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_154_reg_24040_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_449),
        .Q(or_ln127_60_fu_11712_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_154_reg_24040_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_448),
        .Q(or_ln127_60_fu_11712_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_154_reg_24040_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_447),
        .Q(or_ln127_60_fu_11712_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_154_reg_24040_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_323),
        .Q(or_ln127_60_fu_11712_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_157_reg_24056_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q3[6]),
        .Q(or_ln127_61_fu_11718_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_157_reg_24056_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_331),
        .Q(or_ln127_61_fu_11718_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_157_reg_24056_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_330),
        .Q(or_ln127_61_fu_11718_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_157_reg_24056_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_329),
        .Q(or_ln127_61_fu_11718_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_157_reg_24056_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_325),
        .Q(or_ln127_61_fu_11718_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_157_reg_24056_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_301),
        .Q(or_ln127_61_fu_11718_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_157_reg_24056_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q3[4]),
        .Q(or_ln127_61_fu_11718_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_159_reg_24066_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_362),
        .Q(or_ln127_62_fu_11724_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_159_reg_24066_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_361),
        .Q(or_ln127_62_fu_11724_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_159_reg_24066_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_360),
        .Q(or_ln127_62_fu_11724_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_159_reg_24066_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_340),
        .Q(or_ln127_62_fu_11724_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_159_reg_24066_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_343),
        .Q(or_ln127_62_fu_11724_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_159_reg_24066_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q2[4]),
        .Q(or_ln127_62_fu_11724_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_162_reg_23900_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_104_fu_12265_p3[2]),
        .Q(or_ln127_63_fu_10750_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_162_reg_23900_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_104_fu_12265_p3[3]),
        .Q(or_ln127_63_fu_10750_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_162_reg_23900_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_104_fu_12265_p3[4]),
        .Q(or_ln127_63_fu_10750_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_164_reg_23916_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_119_fu_13470_p3[2]),
        .Q(or_ln127_64_fu_10756_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_164_reg_23916_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_119_fu_13470_p3[3]),
        .Q(or_ln127_64_fu_10756_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_164_reg_23916_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_119_fu_13470_p3[4]),
        .Q(or_ln127_64_fu_10756_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_166_reg_23932_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg[7]),
        .Q(or_ln127_65_fu_10762_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_166_reg_23932_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_408),
        .Q(or_ln127_65_fu_10762_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_166_reg_23932_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_407),
        .Q(or_ln127_65_fu_10762_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_166_reg_23932_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_406),
        .Q(or_ln127_65_fu_10762_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_166_reg_23932_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_437),
        .Q(or_ln127_65_fu_10762_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_166_reg_23932_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg[4]),
        .Q(or_ln127_65_fu_10762_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_166_reg_23932_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg[5]),
        .Q(or_ln127_65_fu_10762_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_167_reg_23942_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg_0[7]),
        .Q(or_ln127_66_fu_10768_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_167_reg_23942_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_107_fu_12459_p3[2]),
        .Q(or_ln127_66_fu_10768_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_167_reg_23942_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_107_fu_12459_p3[3]),
        .Q(or_ln127_66_fu_10768_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_167_reg_23942_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_107_fu_12459_p3[4]),
        .Q(or_ln127_66_fu_10768_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_167_reg_23942_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_308),
        .Q(or_ln127_66_fu_10768_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_167_reg_23942_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg_0[4]),
        .Q(or_ln127_66_fu_10768_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_167_reg_23942_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg_0[5]),
        .Q(or_ln127_66_fu_10768_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_170_reg_24194_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_440),
        .Q(or_ln127_67_fu_12607_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_170_reg_24194_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_439),
        .Q(or_ln127_67_fu_12607_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_170_reg_24194_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_438),
        .Q(or_ln127_67_fu_12607_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_170_reg_24194_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_406),
        .Q(or_ln127_67_fu_12607_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_170_reg_24194_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_437),
        .Q(or_ln127_67_fu_12607_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_170_reg_24194_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg[4]),
        .Q(or_ln127_67_fu_12607_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_174_reg_24216_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg[6]),
        .Q(or_ln127_68_fu_12613_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_174_reg_24216_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_537),
        .Q(or_ln127_68_fu_12613_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_174_reg_24216_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_536),
        .Q(or_ln127_68_fu_12613_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_174_reg_24216_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_535),
        .Q(or_ln127_68_fu_12613_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_174_reg_24216_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_104_fu_12265_p3[4]),
        .Q(or_ln127_68_fu_12613_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_174_reg_24216_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_49_fu_5856_p3[4]),
        .Q(or_ln127_68_fu_12613_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_174_reg_24216_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg[4]),
        .Q(or_ln127_68_fu_12613_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_177_reg_24232_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_362),
        .Q(or_ln127_69_fu_12619_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_177_reg_24232_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_361),
        .Q(or_ln127_69_fu_12619_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_177_reg_24232_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_360),
        .Q(or_ln127_69_fu_12619_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_177_reg_24232_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_340),
        .Q(or_ln127_69_fu_12619_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_179_reg_24242_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_312),
        .Q(or_ln127_70_fu_12625_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_179_reg_24242_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_311),
        .Q(or_ln127_70_fu_12625_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_179_reg_24242_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_310),
        .Q(or_ln127_70_fu_12625_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_179_reg_24242_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_107_fu_12459_p3[4]),
        .Q(or_ln127_70_fu_12625_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_179_reg_24242_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_308),
        .Q(or_ln127_70_fu_12625_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_179_reg_24242_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg_0[4]),
        .Q(or_ln127_70_fu_12625_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_17_reg_22539_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_420),
        .Q(or_ln127_1_fu_3244_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_17_reg_22539_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_419),
        .Q(or_ln127_1_fu_3244_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_17_reg_22539_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_418),
        .Q(or_ln127_1_fu_3244_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_17_reg_22539_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_416),
        .Q(or_ln127_1_fu_3244_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_182_reg_24088_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg[7]),
        .Q(or_ln127_71_fu_11882_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_182_reg_24088_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_104_fu_12265_p3[2]),
        .Q(or_ln127_71_fu_11882_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_182_reg_24088_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_104_fu_12265_p3[3]),
        .Q(or_ln127_71_fu_11882_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_182_reg_24088_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_104_fu_12265_p3[4]),
        .Q(or_ln127_71_fu_11882_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_182_reg_24088_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_49_fu_5856_p3[4]),
        .Q(or_ln127_71_fu_11882_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_182_reg_24088_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg[4]),
        .Q(or_ln127_71_fu_11882_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_182_reg_24088_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg[5]),
        .Q(or_ln127_71_fu_11882_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_184_reg_24104_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg_1[7]),
        .Q(or_ln127_72_fu_11888_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_184_reg_24104_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_119_fu_13470_p3[2]),
        .Q(or_ln127_72_fu_11888_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_184_reg_24104_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_119_fu_13470_p3[3]),
        .Q(or_ln127_72_fu_11888_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_184_reg_24104_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_119_fu_13470_p3[4]),
        .Q(or_ln127_72_fu_11888_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_184_reg_24104_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_50_fu_5932_p3[4]),
        .Q(or_ln127_72_fu_11888_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_184_reg_24104_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg_1[4]),
        .Q(or_ln127_72_fu_11888_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_184_reg_24104_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg_1[5]),
        .Q(or_ln127_72_fu_11888_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_186_reg_24120_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_408),
        .Q(or_ln127_73_fu_11894_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_186_reg_24120_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_407),
        .Q(or_ln127_73_fu_11894_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_186_reg_24120_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_406),
        .Q(or_ln127_73_fu_11894_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_187_reg_24130_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg_0[7]),
        .Q(or_ln127_74_fu_11900_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_187_reg_24130_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_107_fu_12459_p3[2]),
        .Q(or_ln127_74_fu_11900_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_187_reg_24130_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_107_fu_12459_p3[3]),
        .Q(or_ln127_74_fu_11900_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_187_reg_24130_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_107_fu_12459_p3[4]),
        .Q(or_ln127_74_fu_11900_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_187_reg_24130_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_308),
        .Q(or_ln127_74_fu_11900_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_187_reg_24130_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg_0[4]),
        .Q(or_ln127_74_fu_11900_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_187_reg_24130_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg_0[5]),
        .Q(or_ln127_74_fu_11900_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_190_reg_24338_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_537),
        .Q(or_ln127_75_fu_14133_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_190_reg_24338_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_536),
        .Q(or_ln127_75_fu_14133_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_190_reg_24338_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_535),
        .Q(or_ln127_75_fu_14133_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_190_reg_24338_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_104_fu_12265_p3[4]),
        .Q(or_ln127_75_fu_14133_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_190_reg_24338_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_49_fu_5856_p3[4]),
        .Q(or_ln127_75_fu_14133_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_190_reg_24338_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg[4]),
        .Q(or_ln127_75_fu_14133_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_194_reg_24405_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q4[6]),
        .Q(or_ln127_76_fu_14139_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_194_reg_24405_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_481),
        .Q(or_ln127_76_fu_14139_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_194_reg_24405_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_480),
        .Q(or_ln127_76_fu_14139_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_194_reg_24405_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_479),
        .Q(or_ln127_76_fu_14139_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_194_reg_24405_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_4_fu_2485_p3[4]),
        .Q(or_ln127_76_fu_14139_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_194_reg_24405_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_477),
        .Q(or_ln127_76_fu_14139_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_194_reg_24405_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q4[4]),
        .Q(or_ln127_76_fu_14139_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_197_reg_24360_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_312),
        .Q(or_ln127_77_fu_13670_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_197_reg_24360_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_311),
        .Q(or_ln127_77_fu_13670_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_197_reg_24360_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_310),
        .Q(or_ln127_77_fu_13670_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_197_reg_24360_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_107_fu_12459_p3[4]),
        .Q(or_ln127_77_fu_13670_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_199_reg_24370_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_475),
        .Q(or_ln127_78_fu_13676_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_199_reg_24370_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_474),
        .Q(or_ln127_78_fu_13676_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_199_reg_24370_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_473),
        .Q(or_ln127_78_fu_13676_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_199_reg_24370_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_119_fu_13470_p3[4]),
        .Q(or_ln127_78_fu_13676_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_19_reg_22601_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_420),
        .Q(or_ln127_3_fu_3250_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_19_reg_22601_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_419),
        .Q(or_ln127_3_fu_3250_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_19_reg_22601_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_418),
        .Q(or_ln127_3_fu_3250_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_19_reg_22601_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_416),
        .Q(or_ln127_3_fu_3250_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_207_reg_24273_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_119_fu_13470_p3[2]),
        .Q(or_ln127_82_fu_13024_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_207_reg_24273_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_119_fu_13470_p3[3]),
        .Q(or_ln127_82_fu_13024_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_207_reg_24273_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_119_fu_13470_p3[4]),
        .Q(or_ln127_82_fu_13024_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_210_reg_24525_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[6]),
        .Q(or_ln127_83_fu_15111_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_210_reg_24525_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(or_ln127_12_fu_4611_p3[2]),
        .Q(or_ln127_83_fu_15111_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_210_reg_24525_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(or_ln127_12_fu_4611_p3[3]),
        .Q(or_ln127_83_fu_15111_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_210_reg_24525_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_390),
        .Q(or_ln127_83_fu_15111_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_210_reg_24525_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_389),
        .Q(or_ln127_83_fu_15111_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_210_reg_24525_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_49),
        .Q(or_ln127_83_fu_15111_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_210_reg_24525_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[4]),
        .Q(or_ln127_83_fu_15111_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_214_reg_24547_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_449),
        .Q(or_ln127_84_fu_15117_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_214_reg_24547_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_448),
        .Q(or_ln127_84_fu_15117_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_214_reg_24547_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_447),
        .Q(or_ln127_84_fu_15117_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_214_reg_24547_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_323),
        .Q(or_ln127_84_fu_15117_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_214_reg_24547_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_324),
        .Q(or_ln127_84_fu_15117_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_214_reg_24547_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q2[4]),
        .Q(or_ln127_84_fu_15117_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_217_reg_24563_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_331),
        .Q(or_ln127_85_fu_15123_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_217_reg_24563_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_330),
        .Q(or_ln127_85_fu_15123_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_217_reg_24563_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_329),
        .Q(or_ln127_85_fu_15123_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_217_reg_24563_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_325),
        .Q(or_ln127_85_fu_15123_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_217_reg_24563_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_301),
        .Q(or_ln127_85_fu_15123_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_217_reg_24563_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[4]),
        .Q(or_ln127_85_fu_15123_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_219_reg_24573_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_362),
        .Q(or_ln127_86_fu_15129_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_219_reg_24573_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_361),
        .Q(or_ln127_86_fu_15129_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_219_reg_24573_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_360),
        .Q(or_ln127_86_fu_15129_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_219_reg_24573_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_340),
        .Q(or_ln127_86_fu_15129_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_22_reg_22770_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_4_fu_2485_p3[2]),
        .Q(or_ln127_5_fu_3290_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_22_reg_22770_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_4_fu_2485_p3[3]),
        .Q(or_ln127_5_fu_3290_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_22_reg_22770_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_4_fu_2485_p3[4]),
        .Q(or_ln127_5_fu_3290_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_230_reg_24713_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(or_ln127_12_fu_4611_p3[2]),
        .Q(or_ln127_91_fu_16243_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_230_reg_24713_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(or_ln127_12_fu_4611_p3[3]),
        .Q(or_ln127_91_fu_16243_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_230_reg_24713_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_390),
        .Q(or_ln127_91_fu_16243_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_230_reg_24713_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_389),
        .Q(or_ln127_91_fu_16243_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_230_reg_24713_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q3[4]),
        .Q(or_ln127_91_fu_16243_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_234_reg_24735_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_449),
        .Q(or_ln127_92_fu_16249_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_234_reg_24735_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_448),
        .Q(or_ln127_92_fu_16249_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_234_reg_24735_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_447),
        .Q(or_ln127_92_fu_16249_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_234_reg_24735_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_323),
        .Q(or_ln127_92_fu_16249_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_234_reg_24735_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_324),
        .Q(or_ln127_92_fu_16249_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_234_reg_24735_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q2[4]),
        .Q(or_ln127_92_fu_16249_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_237_reg_24751_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_331),
        .Q(or_ln127_93_fu_16255_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_237_reg_24751_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_330),
        .Q(or_ln127_93_fu_16255_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_237_reg_24751_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_329),
        .Q(or_ln127_93_fu_16255_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_237_reg_24751_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_325),
        .Q(or_ln127_93_fu_16255_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_237_reg_24751_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_301),
        .Q(or_ln127_93_fu_16255_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_237_reg_24751_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q3[4]),
        .Q(or_ln127_93_fu_16255_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_239_reg_24761_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_362),
        .Q(or_ln127_94_fu_16261_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_239_reg_24761_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_361),
        .Q(or_ln127_94_fu_16261_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_239_reg_24761_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_360),
        .Q(or_ln127_94_fu_16261_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_239_reg_24761_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_340),
        .Q(or_ln127_94_fu_16261_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_239_reg_24761_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_343),
        .Q(or_ln127_94_fu_16261_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_239_reg_24761_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q2[4]),
        .Q(or_ln127_94_fu_16261_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_242_reg_24595_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg[7]),
        .Q(or_ln127_95_fu_15287_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_242_reg_24595_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_104_fu_12265_p3[2]),
        .Q(or_ln127_95_fu_15287_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_242_reg_24595_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_104_fu_12265_p3[3]),
        .Q(or_ln127_95_fu_15287_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_242_reg_24595_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_104_fu_12265_p3[4]),
        .Q(or_ln127_95_fu_15287_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_242_reg_24595_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_49_fu_5856_p3[4]),
        .Q(or_ln127_95_fu_15287_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_242_reg_24595_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg[4]),
        .Q(or_ln127_95_fu_15287_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_242_reg_24595_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg[5]),
        .Q(or_ln127_95_fu_15287_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_244_reg_24611_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg_1[7]),
        .Q(or_ln127_96_fu_15293_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_244_reg_24611_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_119_fu_13470_p3[2]),
        .Q(or_ln127_96_fu_15293_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_244_reg_24611_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_119_fu_13470_p3[3]),
        .Q(or_ln127_96_fu_15293_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_244_reg_24611_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_119_fu_13470_p3[4]),
        .Q(or_ln127_96_fu_15293_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_244_reg_24611_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_50_fu_5932_p3[4]),
        .Q(or_ln127_96_fu_15293_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_244_reg_24611_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg_1[4]),
        .Q(or_ln127_96_fu_15293_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_244_reg_24611_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg_1[5]),
        .Q(or_ln127_96_fu_15293_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_246_reg_24627_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg[7]),
        .Q(or_ln127_97_fu_15299_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_246_reg_24627_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_408),
        .Q(or_ln127_97_fu_15299_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_246_reg_24627_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_407),
        .Q(or_ln127_97_fu_15299_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_246_reg_24627_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_406),
        .Q(or_ln127_97_fu_15299_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_246_reg_24627_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_437),
        .Q(or_ln127_97_fu_15299_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_246_reg_24627_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg[4]),
        .Q(or_ln127_97_fu_15299_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_246_reg_24627_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg[5]),
        .Q(or_ln127_97_fu_15299_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_247_reg_24637_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_107_fu_12459_p3[2]),
        .Q(or_ln127_98_fu_15305_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_247_reg_24637_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_107_fu_12459_p3[3]),
        .Q(or_ln127_98_fu_15305_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_247_reg_24637_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_107_fu_12459_p3[4]),
        .Q(or_ln127_98_fu_15305_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_250_reg_24901_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[6]),
        .Q(or_ln127_99_fu_17375_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_250_reg_24901_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln127_12_fu_4611_p3[2]),
        .Q(or_ln127_99_fu_17375_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_250_reg_24901_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln127_12_fu_4611_p3[3]),
        .Q(or_ln127_99_fu_17375_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_250_reg_24901_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_390),
        .Q(or_ln127_99_fu_17375_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_250_reg_24901_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_389),
        .Q(or_ln127_99_fu_17375_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_250_reg_24901_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_49),
        .Q(or_ln127_99_fu_17375_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_250_reg_24901_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[4]),
        .Q(or_ln127_99_fu_17375_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_254_reg_24923_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_449),
        .Q(or_ln127_100_fu_17381_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_254_reg_24923_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_448),
        .Q(or_ln127_100_fu_17381_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_254_reg_24923_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_447),
        .Q(or_ln127_100_fu_17381_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_254_reg_24923_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_323),
        .Q(or_ln127_100_fu_17381_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_254_reg_24923_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_324),
        .Q(or_ln127_100_fu_17381_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_254_reg_24923_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q2[4]),
        .Q(or_ln127_100_fu_17381_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_257_reg_24939_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_331),
        .Q(or_ln127_101_fu_17387_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_257_reg_24939_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_330),
        .Q(or_ln127_101_fu_17387_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_257_reg_24939_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_329),
        .Q(or_ln127_101_fu_17387_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_257_reg_24939_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_325),
        .Q(or_ln127_101_fu_17387_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_257_reg_24939_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_301),
        .Q(or_ln127_101_fu_17387_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_257_reg_24939_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[4]),
        .Q(or_ln127_101_fu_17387_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_259_reg_24949_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_362),
        .Q(or_ln127_102_fu_17393_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_259_reg_24949_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_361),
        .Q(or_ln127_102_fu_17393_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_259_reg_24949_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_360),
        .Q(or_ln127_102_fu_17393_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_259_reg_24949_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_340),
        .Q(or_ln127_102_fu_17393_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_262_reg_24783_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_104_fu_12265_p3[2]),
        .Q(or_ln127_103_fu_16419_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_262_reg_24783_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_104_fu_12265_p3[3]),
        .Q(or_ln127_103_fu_16419_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_262_reg_24783_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_104_fu_12265_p3[4]),
        .Q(or_ln127_103_fu_16419_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_262_reg_24783_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg[5]),
        .Q(or_ln127_103_fu_16419_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_264_reg_24799_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_119_fu_13470_p3[2]),
        .Q(or_ln127_104_fu_16425_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_264_reg_24799_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_119_fu_13470_p3[3]),
        .Q(or_ln127_104_fu_16425_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_264_reg_24799_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_119_fu_13470_p3[4]),
        .Q(or_ln127_104_fu_16425_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_264_reg_24799_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg_1[5]),
        .Q(or_ln127_104_fu_16425_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_266_reg_24815_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg[7]),
        .Q(or_ln127_105_fu_16431_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_266_reg_24815_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_408),
        .Q(or_ln127_105_fu_16431_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_266_reg_24815_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_407),
        .Q(or_ln127_105_fu_16431_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_266_reg_24815_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_406),
        .Q(or_ln127_105_fu_16431_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_266_reg_24815_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_437),
        .Q(or_ln127_105_fu_16431_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_266_reg_24815_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg[4]),
        .Q(or_ln127_105_fu_16431_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_266_reg_24815_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg[5]),
        .Q(or_ln127_105_fu_16431_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_267_reg_24825_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg_0[7]),
        .Q(or_ln127_106_fu_16437_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_267_reg_24825_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_107_fu_12459_p3[2]),
        .Q(or_ln127_106_fu_16437_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_267_reg_24825_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_107_fu_12459_p3[3]),
        .Q(or_ln127_106_fu_16437_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_267_reg_24825_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_107_fu_12459_p3[4]),
        .Q(or_ln127_106_fu_16437_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_267_reg_24825_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_308),
        .Q(or_ln127_106_fu_16437_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_267_reg_24825_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg_0[4]),
        .Q(or_ln127_106_fu_16437_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_267_reg_24825_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg_0[5]),
        .Q(or_ln127_106_fu_16437_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_26_reg_22696_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q4[7]),
        .Q(or_ln127_8_fu_3380_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_26_reg_22696_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_4_fu_2485_p3[2]),
        .Q(or_ln127_8_fu_3380_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_26_reg_22696_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_4_fu_2485_p3[3]),
        .Q(or_ln127_8_fu_3380_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_26_reg_22696_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_4_fu_2485_p3[4]),
        .Q(or_ln127_8_fu_3380_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_26_reg_22696_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_477),
        .Q(or_ln127_8_fu_3380_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_26_reg_22696_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q4[4]),
        .Q(or_ln127_8_fu_3380_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_26_reg_22696_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q4[5]),
        .Q(or_ln127_8_fu_3380_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_270_reg_25089_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln127_12_fu_4611_p3[2]),
        .Q(or_ln127_107_fu_18507_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_270_reg_25089_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln127_12_fu_4611_p3[3]),
        .Q(or_ln127_107_fu_18507_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_270_reg_25089_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_390),
        .Q(or_ln127_107_fu_18507_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_270_reg_25089_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_389),
        .Q(or_ln127_107_fu_18507_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_270_reg_25089_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q3[4]),
        .Q(or_ln127_107_fu_18507_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_274_reg_25111_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_449),
        .Q(or_ln127_108_fu_18513_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_274_reg_25111_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_448),
        .Q(or_ln127_108_fu_18513_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_274_reg_25111_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_447),
        .Q(or_ln127_108_fu_18513_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_274_reg_25111_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_323),
        .Q(or_ln127_108_fu_18513_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_274_reg_25111_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_324),
        .Q(or_ln127_108_fu_18513_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_274_reg_25111_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q2[4]),
        .Q(or_ln127_108_fu_18513_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_277_reg_25127_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_331),
        .Q(or_ln127_109_fu_18519_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_277_reg_25127_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_330),
        .Q(or_ln127_109_fu_18519_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_277_reg_25127_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_329),
        .Q(or_ln127_109_fu_18519_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_277_reg_25127_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_325),
        .Q(or_ln127_109_fu_18519_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_277_reg_25127_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_301),
        .Q(or_ln127_109_fu_18519_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_277_reg_25127_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q3[4]),
        .Q(or_ln127_109_fu_18519_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_279_reg_25137_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_362),
        .Q(or_ln127_110_fu_18525_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_279_reg_25137_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_361),
        .Q(or_ln127_110_fu_18525_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_279_reg_25137_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_360),
        .Q(or_ln127_110_fu_18525_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_279_reg_25137_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_340),
        .Q(or_ln127_110_fu_18525_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_279_reg_25137_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_343),
        .Q(or_ln127_110_fu_18525_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_279_reg_25137_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q2[4]),
        .Q(or_ln127_110_fu_18525_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_27_reg_22728_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[7]),
        .Q(or_ln127_10_fu_3386_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_27_reg_22728_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_307),
        .Q(or_ln127_10_fu_3386_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_27_reg_22728_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_417),
        .Q(or_ln127_10_fu_3386_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_27_reg_22728_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_416),
        .Q(or_ln127_10_fu_3386_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_27_reg_22728_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_302),
        .Q(or_ln127_10_fu_3386_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_27_reg_22728_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[4]),
        .Q(or_ln127_10_fu_3386_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_27_reg_22728_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[5]),
        .Q(or_ln127_10_fu_3386_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_282_reg_24971_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg[7]),
        .Q(or_ln127_111_fu_17551_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_282_reg_24971_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_104_fu_12265_p3[2]),
        .Q(or_ln127_111_fu_17551_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_282_reg_24971_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_104_fu_12265_p3[3]),
        .Q(or_ln127_111_fu_17551_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_282_reg_24971_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_104_fu_12265_p3[4]),
        .Q(or_ln127_111_fu_17551_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_282_reg_24971_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_49_fu_5856_p3[4]),
        .Q(or_ln127_111_fu_17551_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_282_reg_24971_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg[4]),
        .Q(or_ln127_111_fu_17551_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_282_reg_24971_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg[5]),
        .Q(or_ln127_111_fu_17551_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_284_reg_24987_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg_1[7]),
        .Q(or_ln127_112_fu_17557_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_284_reg_24987_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_119_fu_13470_p3[2]),
        .Q(or_ln127_112_fu_17557_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_284_reg_24987_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_119_fu_13470_p3[3]),
        .Q(or_ln127_112_fu_17557_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_284_reg_24987_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_119_fu_13470_p3[4]),
        .Q(or_ln127_112_fu_17557_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_284_reg_24987_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_50_fu_5932_p3[4]),
        .Q(or_ln127_112_fu_17557_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_284_reg_24987_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg_1[4]),
        .Q(or_ln127_112_fu_17557_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_284_reg_24987_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg_1[5]),
        .Q(or_ln127_112_fu_17557_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_286_reg_25003_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg[7]),
        .Q(or_ln127_113_fu_17563_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_286_reg_25003_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_408),
        .Q(or_ln127_113_fu_17563_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_286_reg_25003_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_407),
        .Q(or_ln127_113_fu_17563_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_286_reg_25003_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_406),
        .Q(or_ln127_113_fu_17563_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_286_reg_25003_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_437),
        .Q(or_ln127_113_fu_17563_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_286_reg_25003_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg[4]),
        .Q(or_ln127_113_fu_17563_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_286_reg_25003_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg[5]),
        .Q(or_ln127_113_fu_17563_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_287_reg_25013_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_107_fu_12459_p3[2]),
        .Q(or_ln127_114_fu_17569_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_287_reg_25013_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_107_fu_12459_p3[3]),
        .Q(or_ln127_114_fu_17569_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_287_reg_25013_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_107_fu_12459_p3[4]),
        .Q(or_ln127_114_fu_17569_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_290_reg_25277_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[6]),
        .Q(or_ln127_115_fu_19639_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_290_reg_25277_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln127_12_fu_4611_p3[2]),
        .Q(or_ln127_115_fu_19639_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_290_reg_25277_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln127_12_fu_4611_p3[3]),
        .Q(or_ln127_115_fu_19639_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_290_reg_25277_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_390),
        .Q(or_ln127_115_fu_19639_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_290_reg_25277_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_389),
        .Q(or_ln127_115_fu_19639_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_290_reg_25277_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_49),
        .Q(or_ln127_115_fu_19639_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_290_reg_25277_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[4]),
        .Q(or_ln127_115_fu_19639_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_294_reg_25299_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_449),
        .Q(or_ln127_116_fu_19645_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_294_reg_25299_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_448),
        .Q(or_ln127_116_fu_19645_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_294_reg_25299_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_447),
        .Q(or_ln127_116_fu_19645_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_294_reg_25299_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_323),
        .Q(or_ln127_116_fu_19645_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_294_reg_25299_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_324),
        .Q(or_ln127_116_fu_19645_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_294_reg_25299_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q2[4]),
        .Q(or_ln127_116_fu_19645_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_297_reg_25315_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_331),
        .Q(or_ln127_117_fu_19651_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_297_reg_25315_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_330),
        .Q(or_ln127_117_fu_19651_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_297_reg_25315_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_329),
        .Q(or_ln127_117_fu_19651_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_297_reg_25315_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_325),
        .Q(or_ln127_117_fu_19651_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_297_reg_25315_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_301),
        .Q(or_ln127_117_fu_19651_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_297_reg_25315_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[4]),
        .Q(or_ln127_117_fu_19651_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_299_reg_25325_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_362),
        .Q(or_ln127_118_fu_19657_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_299_reg_25325_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_361),
        .Q(or_ln127_118_fu_19657_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_299_reg_25325_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_360),
        .Q(or_ln127_118_fu_19657_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_299_reg_25325_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_340),
        .Q(or_ln127_118_fu_19657_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_2_reg_22477_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_4_fu_2485_p3[2]),
        .Q(or_ln127_2_fu_2656_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_2_reg_22477_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_4_fu_2485_p3[3]),
        .Q(or_ln127_2_fu_2656_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_2_reg_22477_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_4_fu_2485_p3[4]),
        .Q(or_ln127_2_fu_2656_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_302_reg_25159_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_104_fu_12265_p3[2]),
        .Q(or_ln127_119_fu_18683_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_302_reg_25159_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_104_fu_12265_p3[3]),
        .Q(or_ln127_119_fu_18683_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_302_reg_25159_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_104_fu_12265_p3[4]),
        .Q(or_ln127_119_fu_18683_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_302_reg_25159_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg[5]),
        .Q(or_ln127_119_fu_18683_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_304_reg_25175_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_119_fu_13470_p3[2]),
        .Q(or_ln127_120_fu_18689_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_304_reg_25175_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_119_fu_13470_p3[3]),
        .Q(or_ln127_120_fu_18689_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_304_reg_25175_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_119_fu_13470_p3[4]),
        .Q(or_ln127_120_fu_18689_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_304_reg_25175_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg_1[5]),
        .Q(or_ln127_120_fu_18689_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_306_reg_25191_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg[7]),
        .Q(or_ln127_121_fu_18695_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_306_reg_25191_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_408),
        .Q(or_ln127_121_fu_18695_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_306_reg_25191_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_407),
        .Q(or_ln127_121_fu_18695_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_306_reg_25191_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_406),
        .Q(or_ln127_121_fu_18695_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_306_reg_25191_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_437),
        .Q(or_ln127_121_fu_18695_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_306_reg_25191_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg[4]),
        .Q(or_ln127_121_fu_18695_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_306_reg_25191_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg[5]),
        .Q(or_ln127_121_fu_18695_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_307_reg_25201_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg_0[7]),
        .Q(or_ln127_122_fu_18701_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_307_reg_25201_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_107_fu_12459_p3[2]),
        .Q(or_ln127_122_fu_18701_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_307_reg_25201_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_107_fu_12459_p3[3]),
        .Q(or_ln127_122_fu_18701_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_307_reg_25201_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_107_fu_12459_p3[4]),
        .Q(or_ln127_122_fu_18701_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_307_reg_25201_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_308),
        .Q(or_ln127_122_fu_18701_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_307_reg_25201_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg_0[4]),
        .Q(or_ln127_122_fu_18701_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_307_reg_25201_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg_0[5]),
        .Q(or_ln127_122_fu_18701_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_30_reg_22898_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_481),
        .Q(or_ln127_11_fu_5082_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_30_reg_22898_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_480),
        .Q(or_ln127_11_fu_5082_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_30_reg_22898_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_479),
        .Q(or_ln127_11_fu_5082_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_30_reg_22898_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_4_fu_2485_p3[4]),
        .Q(or_ln127_11_fu_5082_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_30_reg_22898_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_477),
        .Q(or_ln127_11_fu_5082_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_30_reg_22898_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q4[4]),
        .Q(or_ln127_11_fu_5082_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_310_reg_25465_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(or_ln127_12_fu_4611_p3[2]),
        .Q(or_ln127_123_fu_20771_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_310_reg_25465_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(or_ln127_12_fu_4611_p3[3]),
        .Q(or_ln127_123_fu_20771_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_310_reg_25465_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_390),
        .Q(or_ln127_123_fu_20771_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_310_reg_25465_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_389),
        .Q(or_ln127_123_fu_20771_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_310_reg_25465_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_49),
        .Q(or_ln127_123_fu_20771_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_310_reg_25465_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q3[4]),
        .Q(or_ln127_123_fu_20771_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_314_reg_25487_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_449),
        .Q(or_ln127_124_fu_20777_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_314_reg_25487_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_448),
        .Q(or_ln127_124_fu_20777_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_314_reg_25487_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_447),
        .Q(or_ln127_124_fu_20777_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_314_reg_25487_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_323),
        .Q(or_ln127_124_fu_20777_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_314_reg_25487_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_324),
        .Q(or_ln127_124_fu_20777_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_314_reg_25487_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q2[4]),
        .Q(or_ln127_124_fu_20777_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_317_reg_25503_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_331),
        .Q(or_ln127_125_fu_20783_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_317_reg_25503_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_330),
        .Q(or_ln127_125_fu_20783_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_317_reg_25503_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_329),
        .Q(or_ln127_125_fu_20783_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_317_reg_25503_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_325),
        .Q(or_ln127_125_fu_20783_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_317_reg_25503_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_301),
        .Q(or_ln127_125_fu_20783_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_317_reg_25503_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q3[4]),
        .Q(or_ln127_125_fu_20783_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_319_reg_25513_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_362),
        .Q(or_ln127_126_fu_20789_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_319_reg_25513_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_361),
        .Q(or_ln127_126_fu_20789_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_319_reg_25513_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_360),
        .Q(or_ln127_126_fu_20789_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_319_reg_25513_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_340),
        .Q(or_ln127_126_fu_20789_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_319_reg_25513_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_343),
        .Q(or_ln127_126_fu_20789_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_319_reg_25513_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q2[4]),
        .Q(or_ln127_126_fu_20789_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_322_reg_25352_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg[7]),
        .Q(or_ln127_127_fu_19815_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_322_reg_25352_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_104_fu_12265_p3[2]),
        .Q(or_ln127_127_fu_19815_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_322_reg_25352_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_104_fu_12265_p3[3]),
        .Q(or_ln127_127_fu_19815_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_322_reg_25352_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_104_fu_12265_p3[4]),
        .Q(or_ln127_127_fu_19815_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_322_reg_25352_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_49_fu_5856_p3[4]),
        .Q(or_ln127_127_fu_19815_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_322_reg_25352_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg[4]),
        .Q(or_ln127_127_fu_19815_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_322_reg_25352_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg[5]),
        .Q(or_ln127_127_fu_19815_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_324_reg_25368_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg_1[7]),
        .Q(or_ln127_128_fu_19821_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_324_reg_25368_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_119_fu_13470_p3[2]),
        .Q(or_ln127_128_fu_19821_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_324_reg_25368_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_119_fu_13470_p3[3]),
        .Q(or_ln127_128_fu_19821_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_324_reg_25368_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_119_fu_13470_p3[4]),
        .Q(or_ln127_128_fu_19821_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_324_reg_25368_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_50_fu_5932_p3[4]),
        .Q(or_ln127_128_fu_19821_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_324_reg_25368_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg_1[4]),
        .Q(or_ln127_128_fu_19821_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_324_reg_25368_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg_1[5]),
        .Q(or_ln127_128_fu_19821_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_326_reg_25384_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg[7]),
        .Q(or_ln127_129_fu_19827_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_326_reg_25384_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_408),
        .Q(or_ln127_129_fu_19827_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_326_reg_25384_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_407),
        .Q(or_ln127_129_fu_19827_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_326_reg_25384_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_406),
        .Q(or_ln127_129_fu_19827_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_326_reg_25384_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_437),
        .Q(or_ln127_129_fu_19827_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_326_reg_25384_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg[4]),
        .Q(or_ln127_129_fu_19827_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_326_reg_25384_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg[5]),
        .Q(or_ln127_129_fu_19827_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_327_reg_25394_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_107_fu_12459_p3[2]),
        .Q(or_ln127_130_fu_19833_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_327_reg_25394_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_107_fu_12459_p3[3]),
        .Q(or_ln127_130_fu_19833_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_327_reg_25394_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_107_fu_12459_p3[4]),
        .Q(or_ln127_130_fu_19833_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_330_reg_25633_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg[6]),
        .Q(or_ln127_131_fu_21579_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_330_reg_25633_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_440),
        .Q(or_ln127_131_fu_21579_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_330_reg_25633_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_439),
        .Q(or_ln127_131_fu_21579_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_330_reg_25633_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_438),
        .Q(or_ln127_131_fu_21579_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_330_reg_25633_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_406),
        .Q(or_ln127_131_fu_21579_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_330_reg_25633_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_437),
        .Q(or_ln127_131_fu_21579_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_330_reg_25633_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg[4]),
        .Q(or_ln127_131_fu_21579_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_334_reg_25655_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_537),
        .Q(or_ln127_132_fu_21585_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_334_reg_25655_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_536),
        .Q(or_ln127_132_fu_21585_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_334_reg_25655_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_535),
        .Q(or_ln127_132_fu_21585_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_334_reg_25655_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_104_fu_12265_p3[4]),
        .Q(or_ln127_132_fu_21585_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_334_reg_25655_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_49_fu_5856_p3[4]),
        .Q(or_ln127_132_fu_21585_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_334_reg_25655_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[4]),
        .Q(or_ln127_132_fu_21585_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_337_reg_25671_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_312),
        .Q(or_ln127_133_fu_21591_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_337_reg_25671_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_311),
        .Q(or_ln127_133_fu_21591_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_337_reg_25671_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_310),
        .Q(or_ln127_133_fu_21591_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_337_reg_25671_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_107_fu_12459_p3[4]),
        .Q(or_ln127_133_fu_21591_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_337_reg_25671_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_308),
        .Q(or_ln127_133_fu_21591_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_337_reg_25671_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg_0[4]),
        .Q(or_ln127_133_fu_21591_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_339_reg_25681_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_475),
        .Q(or_ln127_134_fu_21597_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_339_reg_25681_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_474),
        .Q(or_ln127_134_fu_21597_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_339_reg_25681_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_473),
        .Q(or_ln127_134_fu_21597_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_339_reg_25681_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_119_fu_13470_p3[4]),
        .Q(or_ln127_134_fu_21597_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_342_reg_25535_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg[7]),
        .Q(or_ln127_135_fu_20947_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_342_reg_25535_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_104_fu_12265_p3[2]),
        .Q(or_ln127_135_fu_20947_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_342_reg_25535_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_104_fu_12265_p3[3]),
        .Q(or_ln127_135_fu_20947_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_342_reg_25535_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_104_fu_12265_p3[4]),
        .Q(or_ln127_135_fu_20947_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_342_reg_25535_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_49_fu_5856_p3[4]),
        .Q(or_ln127_135_fu_20947_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_342_reg_25535_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg[4]),
        .Q(or_ln127_135_fu_20947_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_342_reg_25535_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg[5]),
        .Q(or_ln127_135_fu_20947_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_344_reg_25551_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg_1[7]),
        .Q(or_ln127_136_fu_20953_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_344_reg_25551_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_119_fu_13470_p3[2]),
        .Q(or_ln127_136_fu_20953_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_344_reg_25551_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_119_fu_13470_p3[3]),
        .Q(or_ln127_136_fu_20953_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_344_reg_25551_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_119_fu_13470_p3[4]),
        .Q(or_ln127_136_fu_20953_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_344_reg_25551_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_50_fu_5932_p3[4]),
        .Q(or_ln127_136_fu_20953_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_344_reg_25551_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg_1[4]),
        .Q(or_ln127_136_fu_20953_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_344_reg_25551_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg_1[5]),
        .Q(or_ln127_136_fu_20953_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_346_reg_25567_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg[7]),
        .Q(or_ln127_137_fu_20959_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_346_reg_25567_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_408),
        .Q(or_ln127_137_fu_20959_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_346_reg_25567_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_407),
        .Q(or_ln127_137_fu_20959_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_346_reg_25567_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_406),
        .Q(or_ln127_137_fu_20959_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_346_reg_25567_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_437),
        .Q(or_ln127_137_fu_20959_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_346_reg_25567_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg[4]),
        .Q(or_ln127_137_fu_20959_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_346_reg_25567_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg[5]),
        .Q(or_ln127_137_fu_20959_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_347_reg_25577_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg_0[7]),
        .Q(or_ln127_138_fu_20965_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_347_reg_25577_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_107_fu_12459_p3[2]),
        .Q(or_ln127_138_fu_20965_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_347_reg_25577_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_107_fu_12459_p3[3]),
        .Q(or_ln127_138_fu_20965_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_347_reg_25577_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_107_fu_12459_p3[4]),
        .Q(or_ln127_138_fu_20965_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_347_reg_25577_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_308),
        .Q(or_ln127_138_fu_20965_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_347_reg_25577_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg_0[4]),
        .Q(or_ln127_138_fu_20965_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_347_reg_25577_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg_0[5]),
        .Q(or_ln127_138_fu_20965_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_350_reg_25726_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg[6]),
        .Q(or_ln127_139_fu_22234_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_350_reg_25726_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_440),
        .Q(or_ln127_139_fu_22234_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_350_reg_25726_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_439),
        .Q(or_ln127_139_fu_22234_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_350_reg_25726_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_438),
        .Q(or_ln127_139_fu_22234_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_350_reg_25726_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_406),
        .Q(or_ln127_139_fu_22234_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_350_reg_25726_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_437),
        .Q(or_ln127_139_fu_22234_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_350_reg_25726_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg[4]),
        .Q(or_ln127_139_fu_22234_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_354_reg_25748_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_537),
        .Q(or_ln127_140_fu_22240_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_354_reg_25748_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_536),
        .Q(or_ln127_140_fu_22240_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_354_reg_25748_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_535),
        .Q(or_ln127_140_fu_22240_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_354_reg_25748_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_104_fu_12265_p3[4]),
        .Q(or_ln127_140_fu_22240_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_354_reg_25748_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_49_fu_5856_p3[4]),
        .Q(or_ln127_140_fu_22240_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_354_reg_25748_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg[4]),
        .Q(or_ln127_140_fu_22240_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_357_reg_25758_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg_0[6]),
        .Q(or_ln127_141_fu_22246_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_357_reg_25758_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_312),
        .Q(or_ln127_141_fu_22246_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_357_reg_25758_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_311),
        .Q(or_ln127_141_fu_22246_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_357_reg_25758_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_310),
        .Q(or_ln127_141_fu_22246_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_357_reg_25758_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_107_fu_12459_p3[4]),
        .Q(or_ln127_141_fu_22246_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_357_reg_25758_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_308),
        .Q(or_ln127_141_fu_22246_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_357_reg_25758_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg_0[4]),
        .Q(or_ln127_141_fu_22246_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_359_reg_25768_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_475),
        .Q(or_ln127_142_fu_22252_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_359_reg_25768_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_474),
        .Q(or_ln127_142_fu_22252_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_359_reg_25768_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_473),
        .Q(or_ln127_142_fu_22252_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_359_reg_25768_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_119_fu_13470_p3[4]),
        .Q(or_ln127_142_fu_22252_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_359_reg_25768_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_50_fu_5932_p3[4]),
        .Q(or_ln127_142_fu_22252_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_359_reg_25768_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg_1[4]),
        .Q(or_ln127_142_fu_22252_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_37_reg_22852_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_420),
        .Q(or_ln127_13_fu_4619_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_37_reg_22852_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_419),
        .Q(or_ln127_13_fu_4619_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_37_reg_22852_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_418),
        .Q(or_ln127_13_fu_4619_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_37_reg_22852_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_416),
        .Q(or_ln127_13_fu_4619_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_39_reg_22943_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_331),
        .Q(or_ln127_14_fu_4625_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_39_reg_22943_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_330),
        .Q(or_ln127_14_fu_4625_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_39_reg_22943_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_329),
        .Q(or_ln127_14_fu_4625_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_39_reg_22943_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_325),
        .Q(or_ln127_14_fu_4625_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_4_reg_22503_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_307),
        .Q(or_ln127_4_fu_2662_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_4_reg_22503_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_417),
        .Q(or_ln127_4_fu_2662_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_4_reg_22503_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_416),
        .Q(or_ln127_4_fu_2662_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_6_reg_22415_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_4_fu_2485_p3[2]),
        .Q(or_ln127_6_fu_2862_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_6_reg_22415_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_4_fu_2485_p3[3]),
        .Q(or_ln127_6_fu_2862_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_6_reg_22415_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_4_fu_2485_p3[4]),
        .Q(or_ln127_6_fu_2862_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_70_reg_23266_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(or_ln127_12_fu_4611_p3[2]),
        .Q(or_ln127_27_fu_7178_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_70_reg_23266_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(or_ln127_12_fu_4611_p3[3]),
        .Q(or_ln127_27_fu_7178_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_70_reg_23266_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_390),
        .Q(or_ln127_27_fu_7178_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_70_reg_23266_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_389),
        .Q(or_ln127_27_fu_7178_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_74_reg_23288_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q2[6]),
        .Q(or_ln127_28_fu_7184_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_74_reg_23288_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_449),
        .Q(or_ln127_28_fu_7184_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_74_reg_23288_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_448),
        .Q(or_ln127_28_fu_7184_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_74_reg_23288_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_447),
        .Q(or_ln127_28_fu_7184_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_74_reg_23288_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_323),
        .Q(or_ln127_28_fu_7184_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_74_reg_23288_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_324),
        .Q(or_ln127_28_fu_7184_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_74_reg_23288_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q2[4]),
        .Q(or_ln127_28_fu_7184_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_77_reg_23304_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_331),
        .Q(or_ln127_29_fu_7190_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_77_reg_23304_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_330),
        .Q(or_ln127_29_fu_7190_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_77_reg_23304_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_329),
        .Q(or_ln127_29_fu_7190_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_77_reg_23304_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_325),
        .Q(or_ln127_29_fu_7190_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_77_reg_23304_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_301),
        .Q(or_ln127_29_fu_7190_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_77_reg_23304_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q3[4]),
        .Q(or_ln127_29_fu_7190_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_79_reg_23314_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q2[6]),
        .Q(or_ln127_30_fu_7196_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_79_reg_23314_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_362),
        .Q(or_ln127_30_fu_7196_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_79_reg_23314_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_361),
        .Q(or_ln127_30_fu_7196_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_79_reg_23314_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_360),
        .Q(or_ln127_30_fu_7196_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_79_reg_23314_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_340),
        .Q(or_ln127_30_fu_7196_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_79_reg_23314_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_343),
        .Q(or_ln127_30_fu_7196_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_79_reg_23314_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q2[4]),
        .Q(or_ln127_30_fu_7196_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_7_reg_22446_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q4[7]),
        .Q(or_ln_fu_2868_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_7_reg_22446_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_307),
        .Q(or_ln_fu_2868_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_7_reg_22446_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_417),
        .Q(or_ln_fu_2868_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_7_reg_22446_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_416),
        .Q(or_ln_fu_2868_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_7_reg_22446_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_302),
        .Q(or_ln_fu_2868_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_7_reg_22446_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q4[4]),
        .Q(or_ln_fu_2868_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_7_reg_22446_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q4[5]),
        .Q(or_ln_fu_2868_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_82_reg_23148_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_104_fu_12265_p3[2]),
        .Q(or_ln127_31_fu_6222_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_82_reg_23148_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_104_fu_12265_p3[3]),
        .Q(or_ln127_31_fu_6222_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_82_reg_23148_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_104_fu_12265_p3[4]),
        .Q(or_ln127_31_fu_6222_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_84_reg_23164_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_119_fu_13470_p3[2]),
        .Q(or_ln127_32_fu_6228_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_84_reg_23164_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_119_fu_13470_p3[3]),
        .Q(or_ln127_32_fu_6228_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_84_reg_23164_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_119_fu_13470_p3[4]),
        .Q(or_ln127_32_fu_6228_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_86_reg_23180_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg[7]),
        .Q(or_ln127_33_fu_6234_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_86_reg_23180_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_408),
        .Q(or_ln127_33_fu_6234_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_86_reg_23180_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_407),
        .Q(or_ln127_33_fu_6234_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_86_reg_23180_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_406),
        .Q(or_ln127_33_fu_6234_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_86_reg_23180_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_437),
        .Q(or_ln127_33_fu_6234_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_86_reg_23180_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg[4]),
        .Q(or_ln127_33_fu_6234_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_86_reg_23180_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg[5]),
        .Q(or_ln127_33_fu_6234_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_87_reg_23190_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg_0[7]),
        .Q(or_ln127_34_fu_6240_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_87_reg_23190_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_107_fu_12459_p3[2]),
        .Q(or_ln127_34_fu_6240_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_87_reg_23190_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_107_fu_12459_p3[3]),
        .Q(or_ln127_34_fu_6240_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_87_reg_23190_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_107_fu_12459_p3[4]),
        .Q(or_ln127_34_fu_6240_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_87_reg_23190_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_308),
        .Q(or_ln127_34_fu_6240_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_87_reg_23190_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg_0[4]),
        .Q(or_ln127_34_fu_6240_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_87_reg_23190_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg_0[5]),
        .Q(or_ln127_34_fu_6240_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_90_reg_23454_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(or_ln127_12_fu_4611_p3[2]),
        .Q(or_ln127_35_fu_8310_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_90_reg_23454_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(or_ln127_12_fu_4611_p3[3]),
        .Q(or_ln127_35_fu_8310_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_90_reg_23454_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_390),
        .Q(or_ln127_35_fu_8310_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_90_reg_23454_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_389),
        .Q(or_ln127_35_fu_8310_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_94_reg_23476_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q2[6]),
        .Q(or_ln127_36_fu_8316_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_94_reg_23476_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_449),
        .Q(or_ln127_36_fu_8316_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_94_reg_23476_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_448),
        .Q(or_ln127_36_fu_8316_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_94_reg_23476_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_447),
        .Q(or_ln127_36_fu_8316_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_94_reg_23476_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_323),
        .Q(or_ln127_36_fu_8316_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_94_reg_23476_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_324),
        .Q(or_ln127_36_fu_8316_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_94_reg_23476_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q2[4]),
        .Q(or_ln127_36_fu_8316_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_97_reg_23492_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_331),
        .Q(or_ln127_37_fu_8322_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_97_reg_23492_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_330),
        .Q(or_ln127_37_fu_8322_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_97_reg_23492_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_329),
        .Q(or_ln127_37_fu_8322_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_97_reg_23492_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_325),
        .Q(or_ln127_37_fu_8322_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_97_reg_23492_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_301),
        .Q(or_ln127_37_fu_8322_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_97_reg_23492_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[4]),
        .Q(or_ln127_37_fu_8322_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln127_99_reg_23502_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[6]),
        .Q(or_ln127_38_fu_8328_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln127_99_reg_23502_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_362),
        .Q(or_ln127_38_fu_8328_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln127_99_reg_23502_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_361),
        .Q(or_ln127_38_fu_8328_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln127_99_reg_23502_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_360),
        .Q(or_ln127_38_fu_8328_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln127_99_reg_23502_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_340),
        .Q(or_ln127_38_fu_8328_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln127_99_reg_23502_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_343),
        .Q(or_ln127_38_fu_8328_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln127_99_reg_23502_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[4]),
        .Q(or_ln127_38_fu_8328_p3[7]),
        .R(1'b0));
  FDRE \x_assign_100_reg_24188_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg[7]),
        .Q(x_assign_100_reg_24188[0]),
        .R(1'b0));
  FDRE \x_assign_100_reg_24188_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg[0]),
        .Q(x_assign_100_reg_24188[1]),
        .R(1'b0));
  FDRE \x_assign_100_reg_24188_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_409),
        .Q(x_assign_100_reg_24188[2]),
        .R(1'b0));
  FDRE \x_assign_100_reg_24188_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_100_reg_24188[3]),
        .R(1'b0));
  FDRE \x_assign_100_reg_24188_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg[5]),
        .Q(x_assign_100_reg_24188[6]),
        .R(1'b0));
  FDRE \x_assign_100_reg_24188_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg[6]),
        .Q(x_assign_100_reg_24188[7]),
        .R(1'b0));
  FDRE \x_assign_102_reg_24204_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg_0[7]),
        .Q(x_assign_102_reg_24204[0]),
        .R(1'b0));
  FDRE \x_assign_102_reg_24204_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg_0[0]),
        .Q(x_assign_102_reg_24204[1]),
        .R(1'b0));
  FDRE \x_assign_102_reg_24204_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_102_reg_24204[2]),
        .R(1'b0));
  FDRE \x_assign_102_reg_24204_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_102_reg_24204[3]),
        .R(1'b0));
  FDRE \x_assign_102_reg_24204_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg_0[5]),
        .Q(x_assign_102_reg_24204[6]),
        .R(1'b0));
  FDRE \x_assign_102_reg_24204_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg_0[6]),
        .Q(x_assign_102_reg_24204[7]),
        .R(1'b0));
  FDRE \x_assign_103_reg_24210_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg[7]),
        .Q(x_assign_103_reg_24210[0]),
        .R(1'b0));
  FDRE \x_assign_103_reg_24210_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg[0]),
        .Q(x_assign_103_reg_24210[1]),
        .R(1'b0));
  FDRE \x_assign_103_reg_24210_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_49_fu_5856_p3[2]),
        .Q(x_assign_103_reg_24210[2]),
        .R(1'b0));
  FDRE \x_assign_103_reg_24210_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_49_fu_5856_p3[3]),
        .Q(x_assign_103_reg_24210[3]),
        .R(1'b0));
  FDRE \x_assign_105_reg_24226_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_105_reg_24226[0]),
        .R(1'b0));
  FDRE \x_assign_105_reg_24226_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_105_reg_24226[1]),
        .R(1'b0));
  FDRE \x_assign_105_reg_24226_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_339),
        .Q(x_assign_105_reg_24226[2]),
        .R(1'b0));
  FDRE \x_assign_105_reg_24226_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_105_reg_24226[3]),
        .R(1'b0));
  FDRE \x_assign_105_reg_24226_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_343),
        .Q(x_assign_105_reg_24226[4]),
        .R(1'b0));
  FDRE \x_assign_105_reg_24226_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_105_reg_24226[5]),
        .R(1'b0));
  FDRE \x_assign_105_reg_24226_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_105_reg_24226[6]),
        .R(1'b0));
  FDRE \x_assign_105_reg_24226_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_105_reg_24226[7]),
        .R(1'b0));
  FDRE \x_assign_108_reg_24076_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg_0[0]),
        .Q(x_assign_108_reg_24076[1]),
        .R(1'b0));
  FDRE \x_assign_108_reg_24076_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_108_reg_24076[2]),
        .R(1'b0));
  FDRE \x_assign_108_reg_24076_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_108_reg_24076[3]),
        .R(1'b0));
  FDRE \x_assign_108_reg_24076_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg_0[6]),
        .Q(x_assign_108_reg_24076[7]),
        .R(1'b0));
  FDRE \x_assign_109_reg_24082_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg[0]),
        .Q(x_assign_109_reg_24082[1]),
        .R(1'b0));
  FDRE \x_assign_109_reg_24082_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_49_fu_5856_p3[2]),
        .Q(x_assign_109_reg_24082[2]),
        .R(1'b0));
  FDRE \x_assign_109_reg_24082_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_49_fu_5856_p3[3]),
        .Q(x_assign_109_reg_24082[3]),
        .R(1'b0));
  FDRE \x_assign_109_reg_24082_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg[6]),
        .Q(x_assign_109_reg_24082[7]),
        .R(1'b0));
  FDRE \x_assign_110_reg_24098_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q0_reg_1[0]),
        .Q(x_assign_110_reg_24098[1]),
        .R(1'b0));
  FDRE \x_assign_110_reg_24098_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_50_fu_5932_p3[2]),
        .Q(x_assign_110_reg_24098[2]),
        .R(1'b0));
  FDRE \x_assign_110_reg_24098_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_50_fu_5932_p3[3]),
        .Q(x_assign_110_reg_24098[3]),
        .R(1'b0));
  FDRE \x_assign_111_reg_24114_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg[7]),
        .Q(x_assign_111_reg_24114[0]),
        .R(1'b0));
  FDRE \x_assign_111_reg_24114_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg[0]),
        .Q(x_assign_111_reg_24114[1]),
        .R(1'b0));
  FDRE \x_assign_111_reg_24114_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_409),
        .Q(x_assign_111_reg_24114[2]),
        .R(1'b0));
  FDRE \x_assign_111_reg_24114_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_111_reg_24114[3]),
        .R(1'b0));
  FDRE \x_assign_111_reg_24114_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_437),
        .Q(x_assign_111_reg_24114[4]),
        .R(1'b0));
  FDRE \x_assign_111_reg_24114_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg[4]),
        .Q(x_assign_111_reg_24114[5]),
        .R(1'b0));
  FDRE \x_assign_111_reg_24114_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg[5]),
        .Q(x_assign_111_reg_24114[6]),
        .R(1'b0));
  FDRE \x_assign_111_reg_24114_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg[6]),
        .Q(x_assign_111_reg_24114[7]),
        .R(1'b0));
  FDRE \x_assign_112_reg_24332_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg[7]),
        .Q(x_assign_112_reg_24332[0]),
        .R(1'b0));
  FDRE \x_assign_112_reg_24332_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg[0]),
        .Q(x_assign_112_reg_24332[1]),
        .R(1'b0));
  FDRE \x_assign_112_reg_24332_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_49_fu_5856_p3[2]),
        .Q(x_assign_112_reg_24332[2]),
        .R(1'b0));
  FDRE \x_assign_112_reg_24332_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_49_fu_5856_p3[3]),
        .Q(x_assign_112_reg_24332[3]),
        .R(1'b0));
  FDRE \x_assign_112_reg_24332_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg[5]),
        .Q(x_assign_112_reg_24332[6]),
        .R(1'b0));
  FDRE \x_assign_112_reg_24332_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg[6]),
        .Q(x_assign_112_reg_24332[7]),
        .R(1'b0));
  FDRE \x_assign_114_reg_24348_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg_1[7]),
        .Q(x_assign_114_reg_24348[0]),
        .R(1'b0));
  FDRE \x_assign_114_reg_24348_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg_1[0]),
        .Q(x_assign_114_reg_24348[1]),
        .R(1'b0));
  FDRE \x_assign_114_reg_24348_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_50_fu_5932_p3[2]),
        .Q(x_assign_114_reg_24348[2]),
        .R(1'b0));
  FDRE \x_assign_114_reg_24348_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_50_fu_5932_p3[3]),
        .Q(x_assign_114_reg_24348[3]),
        .R(1'b0));
  FDRE \x_assign_114_reg_24348_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_50_fu_5932_p3[4]),
        .Q(x_assign_114_reg_24348[4]),
        .R(1'b0));
  FDRE \x_assign_114_reg_24348_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg_1[4]),
        .Q(x_assign_114_reg_24348[5]),
        .R(1'b0));
  FDRE \x_assign_114_reg_24348_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg_1[5]),
        .Q(x_assign_114_reg_24348[6]),
        .R(1'b0));
  FDRE \x_assign_114_reg_24348_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q0_reg_1[6]),
        .Q(x_assign_114_reg_24348[7]),
        .R(1'b0));
  FDRE \x_assign_115_reg_24400_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_115_reg_24400[0]),
        .R(1'b0));
  FDRE \x_assign_115_reg_24400_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_115_reg_24400[1]),
        .R(1'b0));
  FDRE \x_assign_115_reg_24400_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_483),
        .Q(x_assign_115_reg_24400[2]),
        .R(1'b0));
  FDRE \x_assign_115_reg_24400_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_482),
        .Q(x_assign_115_reg_24400[3]),
        .R(1'b0));
  FDRE \x_assign_117_reg_24354_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg_0[7]),
        .Q(x_assign_117_reg_24354[0]),
        .R(1'b0));
  FDRE \x_assign_117_reg_24354_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg_0[0]),
        .Q(x_assign_117_reg_24354[1]),
        .R(1'b0));
  FDRE \x_assign_117_reg_24354_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_117_reg_24354[2]),
        .R(1'b0));
  FDRE \x_assign_117_reg_24354_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_117_reg_24354[3]),
        .R(1'b0));
  FDRE \x_assign_117_reg_24354_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_308),
        .Q(x_assign_117_reg_24354[4]),
        .R(1'b0));
  FDRE \x_assign_117_reg_24354_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg_0[4]),
        .Q(x_assign_117_reg_24354[5]),
        .R(1'b0));
  FDRE \x_assign_117_reg_24354_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg_0[5]),
        .Q(x_assign_117_reg_24354[6]),
        .R(1'b0));
  FDRE \x_assign_117_reg_24354_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg_0[6]),
        .Q(x_assign_117_reg_24354[7]),
        .R(1'b0));
  FDRE \x_assign_120_reg_24267_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg_1[7]),
        .Q(x_assign_120_reg_24267[0]),
        .R(1'b0));
  FDRE \x_assign_120_reg_24267_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg_1[0]),
        .Q(x_assign_120_reg_24267[1]),
        .R(1'b0));
  FDRE \x_assign_120_reg_24267_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_50_fu_5932_p3[2]),
        .Q(x_assign_120_reg_24267[2]),
        .R(1'b0));
  FDRE \x_assign_120_reg_24267_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_50_fu_5932_p3[3]),
        .Q(x_assign_120_reg_24267[3]),
        .R(1'b0));
  FDRE \x_assign_120_reg_24267_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_50_fu_5932_p3[4]),
        .Q(x_assign_120_reg_24267[4]),
        .R(1'b0));
  FDRE \x_assign_120_reg_24267_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg_1[4]),
        .Q(x_assign_120_reg_24267[5]),
        .R(1'b0));
  FDRE \x_assign_120_reg_24267_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg_1[5]),
        .Q(x_assign_120_reg_24267[6]),
        .R(1'b0));
  FDRE \x_assign_120_reg_24267_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg_1[6]),
        .Q(x_assign_120_reg_24267[7]),
        .R(1'b0));
  FDRE \x_assign_124_reg_24519_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_124_reg_24519[0]),
        .R(1'b0));
  FDRE \x_assign_124_reg_24519_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_124_reg_24519[1]),
        .R(1'b0));
  FDRE \x_assign_124_reg_24519_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_47),
        .Q(x_assign_124_reg_24519[2]),
        .R(1'b0));
  FDRE \x_assign_124_reg_24519_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_48),
        .Q(x_assign_124_reg_24519[3]),
        .R(1'b0));
  FDRE \x_assign_126_reg_24535_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_126_reg_24535[0]),
        .R(1'b0));
  FDRE \x_assign_126_reg_24535_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_126_reg_24535[1]),
        .R(1'b0));
  FDRE \x_assign_126_reg_24535_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_339),
        .Q(x_assign_126_reg_24535[2]),
        .R(1'b0));
  FDRE \x_assign_126_reg_24535_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_126_reg_24535[3]),
        .R(1'b0));
  FDRE \x_assign_126_reg_24535_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_343),
        .Q(x_assign_126_reg_24535[4]),
        .R(1'b0));
  FDRE \x_assign_126_reg_24535_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_126_reg_24535[5]),
        .R(1'b0));
  FDRE \x_assign_126_reg_24535_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_126_reg_24535[6]),
        .R(1'b0));
  FDRE \x_assign_126_reg_24535_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_126_reg_24535[7]),
        .R(1'b0));
  FDRE \x_assign_127_reg_24541_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_127_reg_24541[0]),
        .R(1'b0));
  FDRE \x_assign_127_reg_24541_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_127_reg_24541[1]),
        .R(1'b0));
  FDRE \x_assign_127_reg_24541_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_396),
        .Q(x_assign_127_reg_24541[2]),
        .R(1'b0));
  FDRE \x_assign_127_reg_24541_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_395),
        .Q(x_assign_127_reg_24541[3]),
        .R(1'b0));
  FDRE \x_assign_127_reg_24541_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_127_reg_24541[6]),
        .R(1'b0));
  FDRE \x_assign_127_reg_24541_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_127_reg_24541[7]),
        .R(1'b0));
  FDRE \x_assign_129_reg_24557_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_129_reg_24557[0]),
        .R(1'b0));
  FDRE \x_assign_129_reg_24557_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_129_reg_24557[1]),
        .R(1'b0));
  FDRE \x_assign_129_reg_24557_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_291),
        .Q(x_assign_129_reg_24557[2]),
        .R(1'b0));
  FDRE \x_assign_129_reg_24557_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_304),
        .Q(x_assign_129_reg_24557[3]),
        .R(1'b0));
  FDRE \x_assign_129_reg_24557_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_129_reg_24557[6]),
        .R(1'b0));
  FDRE \x_assign_129_reg_24557_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_129_reg_24557[7]),
        .R(1'b0));
  FDRE \x_assign_12_reg_22722_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_12_reg_22722[1]),
        .R(1'b0));
  FDRE \x_assign_12_reg_22722_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_306),
        .Q(x_assign_12_reg_22722[2]),
        .R(1'b0));
  FDRE \x_assign_12_reg_22722_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_12_reg_22722[3]),
        .R(1'b0));
  FDRE \x_assign_132_reg_24425_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_132_reg_24425[1]),
        .R(1'b0));
  FDRE \x_assign_132_reg_24425_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_291),
        .Q(x_assign_132_reg_24425[2]),
        .R(1'b0));
  FDRE \x_assign_132_reg_24425_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_304),
        .Q(x_assign_132_reg_24425[3]),
        .R(1'b0));
  FDRE \x_assign_132_reg_24425_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_132_reg_24425[7]),
        .R(1'b0));
  FDRE \x_assign_134_reg_24436_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_134_reg_24436[0]),
        .R(1'b0));
  FDRE \x_assign_134_reg_24436_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_134_reg_24436[1]),
        .R(1'b0));
  FDRE \x_assign_134_reg_24436_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_339),
        .Q(x_assign_134_reg_24436[2]),
        .R(1'b0));
  FDRE \x_assign_134_reg_24436_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_134_reg_24436[3]),
        .R(1'b0));
  FDRE \x_assign_134_reg_24436_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_343),
        .Q(x_assign_134_reg_24436[4]),
        .R(1'b0));
  FDRE \x_assign_134_reg_24436_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_134_reg_24436[5]),
        .R(1'b0));
  FDRE \x_assign_134_reg_24436_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_134_reg_24436[6]),
        .R(1'b0));
  FDRE \x_assign_134_reg_24436_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_134_reg_24436[7]),
        .R(1'b0));
  FDRE \x_assign_136_reg_24707_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_136_reg_24707[0]),
        .R(1'b0));
  FDRE \x_assign_136_reg_24707_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_136_reg_24707[1]),
        .R(1'b0));
  FDRE \x_assign_136_reg_24707_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_47),
        .Q(x_assign_136_reg_24707[2]),
        .R(1'b0));
  FDRE \x_assign_136_reg_24707_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_48),
        .Q(x_assign_136_reg_24707[3]),
        .R(1'b0));
  FDRE \x_assign_136_reg_24707_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_49),
        .Q(x_assign_136_reg_24707[4]),
        .R(1'b0));
  FDRE \x_assign_136_reg_24707_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_136_reg_24707[6]),
        .R(1'b0));
  FDRE \x_assign_136_reg_24707_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_136_reg_24707[7]),
        .R(1'b0));
  FDRE \x_assign_138_reg_24723_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_138_reg_24723[0]),
        .R(1'b0));
  FDRE \x_assign_138_reg_24723_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_138_reg_24723[1]),
        .R(1'b0));
  FDRE \x_assign_138_reg_24723_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_339),
        .Q(x_assign_138_reg_24723[2]),
        .R(1'b0));
  FDRE \x_assign_138_reg_24723_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_138_reg_24723[3]),
        .R(1'b0));
  FDRE \x_assign_138_reg_24723_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_138_reg_24723[7]),
        .R(1'b0));
  FDRE \x_assign_139_reg_24729_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_139_reg_24729[0]),
        .R(1'b0));
  FDRE \x_assign_139_reg_24729_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_139_reg_24729[1]),
        .R(1'b0));
  FDRE \x_assign_139_reg_24729_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_396),
        .Q(x_assign_139_reg_24729[2]),
        .R(1'b0));
  FDRE \x_assign_139_reg_24729_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_395),
        .Q(x_assign_139_reg_24729[3]),
        .R(1'b0));
  FDRE \x_assign_139_reg_24729_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_139_reg_24729[7]),
        .R(1'b0));
  FDRE \x_assign_13_reg_22764_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_13_reg_22764[0]),
        .R(1'b0));
  FDRE \x_assign_13_reg_22764_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_13_reg_22764[1]),
        .R(1'b0));
  FDRE \x_assign_13_reg_22764_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_483),
        .Q(x_assign_13_reg_22764[2]),
        .R(1'b0));
  FDRE \x_assign_13_reg_22764_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_482),
        .Q(x_assign_13_reg_22764[3]),
        .R(1'b0));
  FDRE \x_assign_13_reg_22764_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_477),
        .Q(x_assign_13_reg_22764[4]),
        .R(1'b0));
  FDRE \x_assign_13_reg_22764_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_13_reg_22764[5]),
        .R(1'b0));
  FDRE \x_assign_13_reg_22764_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_13_reg_22764[6]),
        .R(1'b0));
  FDRE \x_assign_13_reg_22764_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_13_reg_22764[7]),
        .R(1'b0));
  FDRE \x_assign_141_reg_24745_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_141_reg_24745[0]),
        .R(1'b0));
  FDRE \x_assign_141_reg_24745_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_141_reg_24745[1]),
        .R(1'b0));
  FDRE \x_assign_141_reg_24745_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_291),
        .Q(x_assign_141_reg_24745[2]),
        .R(1'b0));
  FDRE \x_assign_141_reg_24745_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_304),
        .Q(x_assign_141_reg_24745[3]),
        .R(1'b0));
  FDRE \x_assign_141_reg_24745_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_141_reg_24745[6]),
        .R(1'b0));
  FDRE \x_assign_141_reg_24745_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_141_reg_24745[7]),
        .R(1'b0));
  FDRE \x_assign_144_reg_24583_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg_0[7]),
        .Q(x_assign_144_reg_24583[0]),
        .R(1'b0));
  FDRE \x_assign_144_reg_24583_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg_0[0]),
        .Q(x_assign_144_reg_24583[1]),
        .R(1'b0));
  FDRE \x_assign_144_reg_24583_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_144_reg_24583[2]),
        .R(1'b0));
  FDRE \x_assign_144_reg_24583_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_144_reg_24583[3]),
        .R(1'b0));
  FDRE \x_assign_144_reg_24583_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_308),
        .Q(x_assign_144_reg_24583[4]),
        .R(1'b0));
  FDRE \x_assign_144_reg_24583_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg_0[4]),
        .Q(x_assign_144_reg_24583[5]),
        .R(1'b0));
  FDRE \x_assign_144_reg_24583_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg_0[5]),
        .Q(x_assign_144_reg_24583[6]),
        .R(1'b0));
  FDRE \x_assign_144_reg_24583_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg_0[6]),
        .Q(x_assign_144_reg_24583[7]),
        .R(1'b0));
  FDRE \x_assign_145_reg_24589_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg[0]),
        .Q(x_assign_145_reg_24589[1]),
        .R(1'b0));
  FDRE \x_assign_145_reg_24589_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_49_fu_5856_p3[2]),
        .Q(x_assign_145_reg_24589[2]),
        .R(1'b0));
  FDRE \x_assign_145_reg_24589_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_49_fu_5856_p3[3]),
        .Q(x_assign_145_reg_24589[3]),
        .R(1'b0));
  FDRE \x_assign_146_reg_24605_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg_1[0]),
        .Q(x_assign_146_reg_24605[1]),
        .R(1'b0));
  FDRE \x_assign_146_reg_24605_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_50_fu_5932_p3[2]),
        .Q(x_assign_146_reg_24605[2]),
        .R(1'b0));
  FDRE \x_assign_146_reg_24605_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_50_fu_5932_p3[3]),
        .Q(x_assign_146_reg_24605[3]),
        .R(1'b0));
  FDRE \x_assign_146_reg_24605_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q0_reg_1[6]),
        .Q(x_assign_146_reg_24605[7]),
        .R(1'b0));
  FDRE \x_assign_147_reg_24621_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg[0]),
        .Q(x_assign_147_reg_24621[1]),
        .R(1'b0));
  FDRE \x_assign_147_reg_24621_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_409),
        .Q(x_assign_147_reg_24621[2]),
        .R(1'b0));
  FDRE \x_assign_147_reg_24621_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_147_reg_24621[3]),
        .R(1'b0));
  FDRE \x_assign_147_reg_24621_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg[6]),
        .Q(x_assign_147_reg_24621[7]),
        .R(1'b0));
  FDRE \x_assign_148_reg_24895_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_148_reg_24895[0]),
        .R(1'b0));
  FDRE \x_assign_148_reg_24895_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_148_reg_24895[1]),
        .R(1'b0));
  FDRE \x_assign_148_reg_24895_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_47),
        .Q(x_assign_148_reg_24895[2]),
        .R(1'b0));
  FDRE \x_assign_148_reg_24895_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_48),
        .Q(x_assign_148_reg_24895[3]),
        .R(1'b0));
  FDRE \x_assign_150_reg_24911_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_150_reg_24911[0]),
        .R(1'b0));
  FDRE \x_assign_150_reg_24911_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_150_reg_24911[1]),
        .R(1'b0));
  FDRE \x_assign_150_reg_24911_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_339),
        .Q(x_assign_150_reg_24911[2]),
        .R(1'b0));
  FDRE \x_assign_150_reg_24911_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_150_reg_24911[3]),
        .R(1'b0));
  FDRE \x_assign_150_reg_24911_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_343),
        .Q(x_assign_150_reg_24911[4]),
        .R(1'b0));
  FDRE \x_assign_150_reg_24911_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_150_reg_24911[5]),
        .R(1'b0));
  FDRE \x_assign_150_reg_24911_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_150_reg_24911[6]),
        .R(1'b0));
  FDRE \x_assign_150_reg_24911_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_150_reg_24911[7]),
        .R(1'b0));
  FDRE \x_assign_151_reg_24917_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_151_reg_24917[0]),
        .R(1'b0));
  FDRE \x_assign_151_reg_24917_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_151_reg_24917[1]),
        .R(1'b0));
  FDRE \x_assign_151_reg_24917_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_396),
        .Q(x_assign_151_reg_24917[2]),
        .R(1'b0));
  FDRE \x_assign_151_reg_24917_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_395),
        .Q(x_assign_151_reg_24917[3]),
        .R(1'b0));
  FDRE \x_assign_151_reg_24917_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_151_reg_24917[6]),
        .R(1'b0));
  FDRE \x_assign_151_reg_24917_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_151_reg_24917[7]),
        .R(1'b0));
  FDRE \x_assign_153_reg_24933_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_153_reg_24933[0]),
        .R(1'b0));
  FDRE \x_assign_153_reg_24933_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_153_reg_24933[1]),
        .R(1'b0));
  FDRE \x_assign_153_reg_24933_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_291),
        .Q(x_assign_153_reg_24933[2]),
        .R(1'b0));
  FDRE \x_assign_153_reg_24933_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_304),
        .Q(x_assign_153_reg_24933[3]),
        .R(1'b0));
  FDRE \x_assign_153_reg_24933_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_153_reg_24933[6]),
        .R(1'b0));
  FDRE \x_assign_153_reg_24933_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_153_reg_24933[7]),
        .R(1'b0));
  FDRE \x_assign_156_reg_24771_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg_0[0]),
        .Q(x_assign_156_reg_24771[1]),
        .R(1'b0));
  FDRE \x_assign_156_reg_24771_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_156_reg_24771[2]),
        .R(1'b0));
  FDRE \x_assign_156_reg_24771_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_156_reg_24771[3]),
        .R(1'b0));
  FDRE \x_assign_156_reg_24771_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg_0[6]),
        .Q(x_assign_156_reg_24771[7]),
        .R(1'b0));
  FDRE \x_assign_157_reg_24777_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg[7]),
        .Q(x_assign_157_reg_24777[0]),
        .R(1'b0));
  FDRE \x_assign_157_reg_24777_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg[0]),
        .Q(x_assign_157_reg_24777[1]),
        .R(1'b0));
  FDRE \x_assign_157_reg_24777_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_49_fu_5856_p3[2]),
        .Q(x_assign_157_reg_24777[2]),
        .R(1'b0));
  FDRE \x_assign_157_reg_24777_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_49_fu_5856_p3[3]),
        .Q(x_assign_157_reg_24777[3]),
        .R(1'b0));
  FDRE \x_assign_157_reg_24777_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_49_fu_5856_p3[4]),
        .Q(x_assign_157_reg_24777[4]),
        .R(1'b0));
  FDRE \x_assign_157_reg_24777_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg[4]),
        .Q(x_assign_157_reg_24777[5]),
        .R(1'b0));
  FDRE \x_assign_157_reg_24777_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg[6]),
        .Q(x_assign_157_reg_24777[7]),
        .R(1'b0));
  FDRE \x_assign_158_reg_24793_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg_1[7]),
        .Q(x_assign_158_reg_24793[0]),
        .R(1'b0));
  FDRE \x_assign_158_reg_24793_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg_1[0]),
        .Q(x_assign_158_reg_24793[1]),
        .R(1'b0));
  FDRE \x_assign_158_reg_24793_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_50_fu_5932_p3[2]),
        .Q(x_assign_158_reg_24793[2]),
        .R(1'b0));
  FDRE \x_assign_158_reg_24793_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_50_fu_5932_p3[3]),
        .Q(x_assign_158_reg_24793[3]),
        .R(1'b0));
  FDRE \x_assign_158_reg_24793_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_50_fu_5932_p3[4]),
        .Q(x_assign_158_reg_24793[4]),
        .R(1'b0));
  FDRE \x_assign_158_reg_24793_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg_1[4]),
        .Q(x_assign_158_reg_24793[5]),
        .R(1'b0));
  FDRE \x_assign_158_reg_24793_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q0_reg_1[6]),
        .Q(x_assign_158_reg_24793[7]),
        .R(1'b0));
  FDRE \x_assign_159_reg_24809_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg[0]),
        .Q(x_assign_159_reg_24809[1]),
        .R(1'b0));
  FDRE \x_assign_159_reg_24809_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_409),
        .Q(x_assign_159_reg_24809[2]),
        .R(1'b0));
  FDRE \x_assign_159_reg_24809_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_159_reg_24809[3]),
        .R(1'b0));
  FDRE \x_assign_159_reg_24809_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg[6]),
        .Q(x_assign_159_reg_24809[7]),
        .R(1'b0));
  FDRE \x_assign_15_reg_22690_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_15_reg_22690[1]),
        .R(1'b0));
  FDRE \x_assign_15_reg_22690_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_483),
        .Q(x_assign_15_reg_22690[2]),
        .R(1'b0));
  FDRE \x_assign_15_reg_22690_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_482),
        .Q(x_assign_15_reg_22690[3]),
        .R(1'b0));
  FDRE \x_assign_15_reg_22690_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_15_reg_22690[7]),
        .R(1'b0));
  FDRE \x_assign_160_reg_25083_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_160_reg_25083[0]),
        .R(1'b0));
  FDRE \x_assign_160_reg_25083_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_160_reg_25083[1]),
        .R(1'b0));
  FDRE \x_assign_160_reg_25083_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_47),
        .Q(x_assign_160_reg_25083[2]),
        .R(1'b0));
  FDRE \x_assign_160_reg_25083_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_48),
        .Q(x_assign_160_reg_25083[3]),
        .R(1'b0));
  FDRE \x_assign_160_reg_25083_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_49),
        .Q(x_assign_160_reg_25083[4]),
        .R(1'b0));
  FDRE \x_assign_160_reg_25083_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_160_reg_25083[6]),
        .R(1'b0));
  FDRE \x_assign_160_reg_25083_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_160_reg_25083[7]),
        .R(1'b0));
  FDRE \x_assign_162_reg_25099_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_162_reg_25099[0]),
        .R(1'b0));
  FDRE \x_assign_162_reg_25099_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_162_reg_25099[1]),
        .R(1'b0));
  FDRE \x_assign_162_reg_25099_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_339),
        .Q(x_assign_162_reg_25099[2]),
        .R(1'b0));
  FDRE \x_assign_162_reg_25099_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_162_reg_25099[3]),
        .R(1'b0));
  FDRE \x_assign_162_reg_25099_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_162_reg_25099[7]),
        .R(1'b0));
  FDRE \x_assign_163_reg_25105_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_163_reg_25105[0]),
        .R(1'b0));
  FDRE \x_assign_163_reg_25105_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_163_reg_25105[1]),
        .R(1'b0));
  FDRE \x_assign_163_reg_25105_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_396),
        .Q(x_assign_163_reg_25105[2]),
        .R(1'b0));
  FDRE \x_assign_163_reg_25105_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_395),
        .Q(x_assign_163_reg_25105[3]),
        .R(1'b0));
  FDRE \x_assign_163_reg_25105_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_163_reg_25105[7]),
        .R(1'b0));
  FDRE \x_assign_165_reg_25121_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_165_reg_25121[0]),
        .R(1'b0));
  FDRE \x_assign_165_reg_25121_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_165_reg_25121[1]),
        .R(1'b0));
  FDRE \x_assign_165_reg_25121_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_291),
        .Q(x_assign_165_reg_25121[2]),
        .R(1'b0));
  FDRE \x_assign_165_reg_25121_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_304),
        .Q(x_assign_165_reg_25121[3]),
        .R(1'b0));
  FDRE \x_assign_165_reg_25121_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_165_reg_25121[6]),
        .R(1'b0));
  FDRE \x_assign_165_reg_25121_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_165_reg_25121[7]),
        .R(1'b0));
  FDRE \x_assign_168_reg_24959_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg_0[7]),
        .Q(x_assign_168_reg_24959[0]),
        .R(1'b0));
  FDRE \x_assign_168_reg_24959_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg_0[0]),
        .Q(x_assign_168_reg_24959[1]),
        .R(1'b0));
  FDRE \x_assign_168_reg_24959_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_168_reg_24959[2]),
        .R(1'b0));
  FDRE \x_assign_168_reg_24959_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_168_reg_24959[3]),
        .R(1'b0));
  FDRE \x_assign_168_reg_24959_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_308),
        .Q(x_assign_168_reg_24959[4]),
        .R(1'b0));
  FDRE \x_assign_168_reg_24959_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg_0[4]),
        .Q(x_assign_168_reg_24959[5]),
        .R(1'b0));
  FDRE \x_assign_168_reg_24959_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg_0[5]),
        .Q(x_assign_168_reg_24959[6]),
        .R(1'b0));
  FDRE \x_assign_168_reg_24959_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg_0[6]),
        .Q(x_assign_168_reg_24959[7]),
        .R(1'b0));
  FDRE \x_assign_169_reg_24965_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg[0]),
        .Q(x_assign_169_reg_24965[1]),
        .R(1'b0));
  FDRE \x_assign_169_reg_24965_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_49_fu_5856_p3[2]),
        .Q(x_assign_169_reg_24965[2]),
        .R(1'b0));
  FDRE \x_assign_169_reg_24965_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_49_fu_5856_p3[3]),
        .Q(x_assign_169_reg_24965[3]),
        .R(1'b0));
  FDRE \x_assign_16_reg_22892_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_16_reg_22892[0]),
        .R(1'b0));
  FDRE \x_assign_16_reg_22892_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_16_reg_22892[1]),
        .R(1'b0));
  FDRE \x_assign_16_reg_22892_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_483),
        .Q(x_assign_16_reg_22892[2]),
        .R(1'b0));
  FDRE \x_assign_16_reg_22892_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_482),
        .Q(x_assign_16_reg_22892[3]),
        .R(1'b0));
  FDRE \x_assign_16_reg_22892_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_16_reg_22892[6]),
        .R(1'b0));
  FDRE \x_assign_16_reg_22892_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_16_reg_22892[7]),
        .R(1'b0));
  FDRE \x_assign_170_reg_24981_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg_1[0]),
        .Q(x_assign_170_reg_24981[1]),
        .R(1'b0));
  FDRE \x_assign_170_reg_24981_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_50_fu_5932_p3[2]),
        .Q(x_assign_170_reg_24981[2]),
        .R(1'b0));
  FDRE \x_assign_170_reg_24981_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_50_fu_5932_p3[3]),
        .Q(x_assign_170_reg_24981[3]),
        .R(1'b0));
  FDRE \x_assign_170_reg_24981_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q0_reg_1[6]),
        .Q(x_assign_170_reg_24981[7]),
        .R(1'b0));
  FDRE \x_assign_171_reg_24997_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg[0]),
        .Q(x_assign_171_reg_24997[1]),
        .R(1'b0));
  FDRE \x_assign_171_reg_24997_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_409),
        .Q(x_assign_171_reg_24997[2]),
        .R(1'b0));
  FDRE \x_assign_171_reg_24997_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_171_reg_24997[3]),
        .R(1'b0));
  FDRE \x_assign_171_reg_24997_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg[6]),
        .Q(x_assign_171_reg_24997[7]),
        .R(1'b0));
  FDRE \x_assign_172_reg_25271_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_172_reg_25271[0]),
        .R(1'b0));
  FDRE \x_assign_172_reg_25271_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_172_reg_25271[1]),
        .R(1'b0));
  FDRE \x_assign_172_reg_25271_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_47),
        .Q(x_assign_172_reg_25271[2]),
        .R(1'b0));
  FDRE \x_assign_172_reg_25271_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_48),
        .Q(x_assign_172_reg_25271[3]),
        .R(1'b0));
  FDRE \x_assign_174_reg_25287_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_174_reg_25287[0]),
        .R(1'b0));
  FDRE \x_assign_174_reg_25287_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_174_reg_25287[1]),
        .R(1'b0));
  FDRE \x_assign_174_reg_25287_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_339),
        .Q(x_assign_174_reg_25287[2]),
        .R(1'b0));
  FDRE \x_assign_174_reg_25287_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_174_reg_25287[3]),
        .R(1'b0));
  FDRE \x_assign_174_reg_25287_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_343),
        .Q(x_assign_174_reg_25287[4]),
        .R(1'b0));
  FDRE \x_assign_174_reg_25287_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_174_reg_25287[5]),
        .R(1'b0));
  FDRE \x_assign_174_reg_25287_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_174_reg_25287[6]),
        .R(1'b0));
  FDRE \x_assign_174_reg_25287_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_174_reg_25287[7]),
        .R(1'b0));
  FDRE \x_assign_175_reg_25293_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_175_reg_25293[0]),
        .R(1'b0));
  FDRE \x_assign_175_reg_25293_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_175_reg_25293[1]),
        .R(1'b0));
  FDRE \x_assign_175_reg_25293_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_396),
        .Q(x_assign_175_reg_25293[2]),
        .R(1'b0));
  FDRE \x_assign_175_reg_25293_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_395),
        .Q(x_assign_175_reg_25293[3]),
        .R(1'b0));
  FDRE \x_assign_175_reg_25293_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_175_reg_25293[6]),
        .R(1'b0));
  FDRE \x_assign_175_reg_25293_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_175_reg_25293[7]),
        .R(1'b0));
  FDRE \x_assign_177_reg_25309_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_177_reg_25309[0]),
        .R(1'b0));
  FDRE \x_assign_177_reg_25309_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_177_reg_25309[1]),
        .R(1'b0));
  FDRE \x_assign_177_reg_25309_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_291),
        .Q(x_assign_177_reg_25309[2]),
        .R(1'b0));
  FDRE \x_assign_177_reg_25309_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_304),
        .Q(x_assign_177_reg_25309[3]),
        .R(1'b0));
  FDRE \x_assign_177_reg_25309_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_177_reg_25309[6]),
        .R(1'b0));
  FDRE \x_assign_177_reg_25309_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_177_reg_25309[7]),
        .R(1'b0));
  FDRE \x_assign_180_reg_25147_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg_0[0]),
        .Q(x_assign_180_reg_25147[1]),
        .R(1'b0));
  FDRE \x_assign_180_reg_25147_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_180_reg_25147[2]),
        .R(1'b0));
  FDRE \x_assign_180_reg_25147_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_180_reg_25147[3]),
        .R(1'b0));
  FDRE \x_assign_180_reg_25147_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg_0[6]),
        .Q(x_assign_180_reg_25147[7]),
        .R(1'b0));
  FDRE \x_assign_181_reg_25153_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg[7]),
        .Q(x_assign_181_reg_25153[0]),
        .R(1'b0));
  FDRE \x_assign_181_reg_25153_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg[0]),
        .Q(x_assign_181_reg_25153[1]),
        .R(1'b0));
  FDRE \x_assign_181_reg_25153_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_49_fu_5856_p3[2]),
        .Q(x_assign_181_reg_25153[2]),
        .R(1'b0));
  FDRE \x_assign_181_reg_25153_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_49_fu_5856_p3[3]),
        .Q(x_assign_181_reg_25153[3]),
        .R(1'b0));
  FDRE \x_assign_181_reg_25153_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_49_fu_5856_p3[4]),
        .Q(x_assign_181_reg_25153[4]),
        .R(1'b0));
  FDRE \x_assign_181_reg_25153_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg[4]),
        .Q(x_assign_181_reg_25153[5]),
        .R(1'b0));
  FDRE \x_assign_181_reg_25153_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg[6]),
        .Q(x_assign_181_reg_25153[7]),
        .R(1'b0));
  FDRE \x_assign_182_reg_25169_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg_1[7]),
        .Q(x_assign_182_reg_25169[0]),
        .R(1'b0));
  FDRE \x_assign_182_reg_25169_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg_1[0]),
        .Q(x_assign_182_reg_25169[1]),
        .R(1'b0));
  FDRE \x_assign_182_reg_25169_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_50_fu_5932_p3[2]),
        .Q(x_assign_182_reg_25169[2]),
        .R(1'b0));
  FDRE \x_assign_182_reg_25169_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_50_fu_5932_p3[3]),
        .Q(x_assign_182_reg_25169[3]),
        .R(1'b0));
  FDRE \x_assign_182_reg_25169_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_50_fu_5932_p3[4]),
        .Q(x_assign_182_reg_25169[4]),
        .R(1'b0));
  FDRE \x_assign_182_reg_25169_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg_1[4]),
        .Q(x_assign_182_reg_25169[5]),
        .R(1'b0));
  FDRE \x_assign_182_reg_25169_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q0_reg_1[6]),
        .Q(x_assign_182_reg_25169[7]),
        .R(1'b0));
  FDRE \x_assign_183_reg_25185_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg[0]),
        .Q(x_assign_183_reg_25185[1]),
        .R(1'b0));
  FDRE \x_assign_183_reg_25185_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_409),
        .Q(x_assign_183_reg_25185[2]),
        .R(1'b0));
  FDRE \x_assign_183_reg_25185_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_183_reg_25185[3]),
        .R(1'b0));
  FDRE \x_assign_183_reg_25185_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg[6]),
        .Q(x_assign_183_reg_25185[7]),
        .R(1'b0));
  FDRE \x_assign_184_reg_25459_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_184_reg_25459[0]),
        .R(1'b0));
  FDRE \x_assign_184_reg_25459_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_184_reg_25459[1]),
        .R(1'b0));
  FDRE \x_assign_184_reg_25459_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_47),
        .Q(x_assign_184_reg_25459[2]),
        .R(1'b0));
  FDRE \x_assign_184_reg_25459_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_48),
        .Q(x_assign_184_reg_25459[3]),
        .R(1'b0));
  FDRE \x_assign_184_reg_25459_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_184_reg_25459[6]),
        .R(1'b0));
  FDRE \x_assign_184_reg_25459_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_184_reg_25459[7]),
        .R(1'b0));
  FDRE \x_assign_186_reg_25475_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_186_reg_25475[0]),
        .R(1'b0));
  FDRE \x_assign_186_reg_25475_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_186_reg_25475[1]),
        .R(1'b0));
  FDRE \x_assign_186_reg_25475_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_339),
        .Q(x_assign_186_reg_25475[2]),
        .R(1'b0));
  FDRE \x_assign_186_reg_25475_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_186_reg_25475[3]),
        .R(1'b0));
  FDRE \x_assign_186_reg_25475_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_186_reg_25475[6]),
        .R(1'b0));
  FDRE \x_assign_186_reg_25475_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_186_reg_25475[7]),
        .R(1'b0));
  FDRE \x_assign_187_reg_25481_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_187_reg_25481[0]),
        .R(1'b0));
  FDRE \x_assign_187_reg_25481_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_187_reg_25481[1]),
        .R(1'b0));
  FDRE \x_assign_187_reg_25481_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_396),
        .Q(x_assign_187_reg_25481[2]),
        .R(1'b0));
  FDRE \x_assign_187_reg_25481_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_395),
        .Q(x_assign_187_reg_25481[3]),
        .R(1'b0));
  FDRE \x_assign_187_reg_25481_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_187_reg_25481[6]),
        .R(1'b0));
  FDRE \x_assign_187_reg_25481_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_187_reg_25481[7]),
        .R(1'b0));
  FDRE \x_assign_189_reg_25497_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_189_reg_25497[0]),
        .R(1'b0));
  FDRE \x_assign_189_reg_25497_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_189_reg_25497[1]),
        .R(1'b0));
  FDRE \x_assign_189_reg_25497_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_291),
        .Q(x_assign_189_reg_25497[2]),
        .R(1'b0));
  FDRE \x_assign_189_reg_25497_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_304),
        .Q(x_assign_189_reg_25497[3]),
        .R(1'b0));
  FDRE \x_assign_189_reg_25497_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_189_reg_25497[6]),
        .R(1'b0));
  FDRE \x_assign_189_reg_25497_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_189_reg_25497[7]),
        .R(1'b0));
  FDRE \x_assign_18_reg_22937_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_18_reg_22937[0]),
        .R(1'b0));
  FDRE \x_assign_18_reg_22937_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_18_reg_22937[1]),
        .R(1'b0));
  FDRE \x_assign_18_reg_22937_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_291),
        .Q(x_assign_18_reg_22937[2]),
        .R(1'b0));
  FDRE \x_assign_18_reg_22937_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_304),
        .Q(x_assign_18_reg_22937[3]),
        .R(1'b0));
  FDRE \x_assign_18_reg_22937_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_301),
        .Q(x_assign_18_reg_22937[4]),
        .R(1'b0));
  FDRE \x_assign_18_reg_22937_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q3[4]),
        .Q(x_assign_18_reg_22937[5]),
        .R(1'b0));
  FDRE \x_assign_18_reg_22937_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_18_reg_22937[6]),
        .R(1'b0));
  FDRE \x_assign_18_reg_22937_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_18_reg_22937[7]),
        .R(1'b0));
  FDRE \x_assign_192_reg_25340_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg_0[7]),
        .Q(x_assign_192_reg_25340[0]),
        .R(1'b0));
  FDRE \x_assign_192_reg_25340_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg_0[0]),
        .Q(x_assign_192_reg_25340[1]),
        .R(1'b0));
  FDRE \x_assign_192_reg_25340_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_192_reg_25340[2]),
        .R(1'b0));
  FDRE \x_assign_192_reg_25340_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_192_reg_25340[3]),
        .R(1'b0));
  FDRE \x_assign_192_reg_25340_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_308),
        .Q(x_assign_192_reg_25340[4]),
        .R(1'b0));
  FDRE \x_assign_192_reg_25340_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg_0[4]),
        .Q(x_assign_192_reg_25340[5]),
        .R(1'b0));
  FDRE \x_assign_192_reg_25340_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg_0[5]),
        .Q(x_assign_192_reg_25340[6]),
        .R(1'b0));
  FDRE \x_assign_192_reg_25340_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg_0[6]),
        .Q(x_assign_192_reg_25340[7]),
        .R(1'b0));
  FDRE \x_assign_193_reg_25346_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg[0]),
        .Q(x_assign_193_reg_25346[1]),
        .R(1'b0));
  FDRE \x_assign_193_reg_25346_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_49_fu_5856_p3[2]),
        .Q(x_assign_193_reg_25346[2]),
        .R(1'b0));
  FDRE \x_assign_193_reg_25346_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_49_fu_5856_p3[3]),
        .Q(x_assign_193_reg_25346[3]),
        .R(1'b0));
  FDRE \x_assign_194_reg_25362_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg_1[0]),
        .Q(x_assign_194_reg_25362[1]),
        .R(1'b0));
  FDRE \x_assign_194_reg_25362_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_50_fu_5932_p3[2]),
        .Q(x_assign_194_reg_25362[2]),
        .R(1'b0));
  FDRE \x_assign_194_reg_25362_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_50_fu_5932_p3[3]),
        .Q(x_assign_194_reg_25362[3]),
        .R(1'b0));
  FDRE \x_assign_194_reg_25362_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q0_reg_1[6]),
        .Q(x_assign_194_reg_25362[7]),
        .R(1'b0));
  FDRE \x_assign_195_reg_25378_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg[0]),
        .Q(x_assign_195_reg_25378[1]),
        .R(1'b0));
  FDRE \x_assign_195_reg_25378_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_409),
        .Q(x_assign_195_reg_25378[2]),
        .R(1'b0));
  FDRE \x_assign_195_reg_25378_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_195_reg_25378[3]),
        .R(1'b0));
  FDRE \x_assign_195_reg_25378_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg[6]),
        .Q(x_assign_195_reg_25378[7]),
        .R(1'b0));
  FDRE \x_assign_196_reg_25627_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg[7]),
        .Q(x_assign_196_reg_25627[0]),
        .R(1'b0));
  FDRE \x_assign_196_reg_25627_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg[0]),
        .Q(x_assign_196_reg_25627[1]),
        .R(1'b0));
  FDRE \x_assign_196_reg_25627_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_409),
        .Q(x_assign_196_reg_25627[2]),
        .R(1'b0));
  FDRE \x_assign_196_reg_25627_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_196_reg_25627[3]),
        .R(1'b0));
  FDRE \x_assign_198_reg_25643_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg_1[7]),
        .Q(x_assign_198_reg_25643[0]),
        .R(1'b0));
  FDRE \x_assign_198_reg_25643_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg_1[0]),
        .Q(x_assign_198_reg_25643[1]),
        .R(1'b0));
  FDRE \x_assign_198_reg_25643_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_50_fu_5932_p3[2]),
        .Q(x_assign_198_reg_25643[2]),
        .R(1'b0));
  FDRE \x_assign_198_reg_25643_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_50_fu_5932_p3[3]),
        .Q(x_assign_198_reg_25643[3]),
        .R(1'b0));
  FDRE \x_assign_198_reg_25643_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_50_fu_5932_p3[4]),
        .Q(x_assign_198_reg_25643[4]),
        .R(1'b0));
  FDRE \x_assign_198_reg_25643_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg_1[4]),
        .Q(x_assign_198_reg_25643[5]),
        .R(1'b0));
  FDRE \x_assign_198_reg_25643_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg_1[5]),
        .Q(x_assign_198_reg_25643[6]),
        .R(1'b0));
  FDRE \x_assign_198_reg_25643_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg_1[6]),
        .Q(x_assign_198_reg_25643[7]),
        .R(1'b0));
  FDRE \x_assign_199_reg_25649_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[7]),
        .Q(x_assign_199_reg_25649[0]),
        .R(1'b0));
  FDRE \x_assign_199_reg_25649_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[0]),
        .Q(x_assign_199_reg_25649[1]),
        .R(1'b0));
  FDRE \x_assign_199_reg_25649_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_49_fu_5856_p3[2]),
        .Q(x_assign_199_reg_25649[2]),
        .R(1'b0));
  FDRE \x_assign_199_reg_25649_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_49_fu_5856_p3[3]),
        .Q(x_assign_199_reg_25649[3]),
        .R(1'b0));
  FDRE \x_assign_199_reg_25649_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[5]),
        .Q(x_assign_199_reg_25649[6]),
        .R(1'b0));
  FDRE \x_assign_199_reg_25649_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[6]),
        .Q(x_assign_199_reg_25649[7]),
        .R(1'b0));
  FDRE \x_assign_19_reg_22973_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_19_reg_22973[0]),
        .R(1'b0));
  FDRE \x_assign_19_reg_22973_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_19_reg_22973[1]),
        .R(1'b0));
  FDRE \x_assign_19_reg_22973_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_47),
        .Q(x_assign_19_reg_22973[2]),
        .R(1'b0));
  FDRE \x_assign_19_reg_22973_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_48),
        .Q(x_assign_19_reg_22973[3]),
        .R(1'b0));
  FDRE \x_assign_1_reg_22497_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_1_reg_22497[0]),
        .R(1'b0));
  FDRE \x_assign_1_reg_22497_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_1_reg_22497[1]),
        .R(1'b0));
  FDRE \x_assign_1_reg_22497_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_306),
        .Q(x_assign_1_reg_22497[2]),
        .R(1'b0));
  FDRE \x_assign_1_reg_22497_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_1_reg_22497[3]),
        .R(1'b0));
  FDRE \x_assign_1_reg_22497_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_302),
        .Q(x_assign_1_reg_22497[4]),
        .R(1'b0));
  FDRE \x_assign_1_reg_22497_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_1_reg_22497[5]),
        .R(1'b0));
  FDRE \x_assign_1_reg_22497_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_1_reg_22497[6]),
        .R(1'b0));
  FDRE \x_assign_1_reg_22497_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_1_reg_22497[7]),
        .R(1'b0));
  FDRE \x_assign_201_reg_25665_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg_0[7]),
        .Q(x_assign_201_reg_25665[0]),
        .R(1'b0));
  FDRE \x_assign_201_reg_25665_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg_0[0]),
        .Q(x_assign_201_reg_25665[1]),
        .R(1'b0));
  FDRE \x_assign_201_reg_25665_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_201_reg_25665[2]),
        .R(1'b0));
  FDRE \x_assign_201_reg_25665_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_201_reg_25665[3]),
        .R(1'b0));
  FDRE \x_assign_201_reg_25665_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg_0[5]),
        .Q(x_assign_201_reg_25665[6]),
        .R(1'b0));
  FDRE \x_assign_201_reg_25665_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg_0[6]),
        .Q(x_assign_201_reg_25665[7]),
        .R(1'b0));
  FDRE \x_assign_204_reg_25523_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg_0[0]),
        .Q(x_assign_204_reg_25523[1]),
        .R(1'b0));
  FDRE \x_assign_204_reg_25523_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_204_reg_25523[2]),
        .R(1'b0));
  FDRE \x_assign_204_reg_25523_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_204_reg_25523[3]),
        .R(1'b0));
  FDRE \x_assign_204_reg_25523_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg_0[6]),
        .Q(x_assign_204_reg_25523[7]),
        .R(1'b0));
  FDRE \x_assign_205_reg_25529_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg[0]),
        .Q(x_assign_205_reg_25529[1]),
        .R(1'b0));
  FDRE \x_assign_205_reg_25529_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_49_fu_5856_p3[2]),
        .Q(x_assign_205_reg_25529[2]),
        .R(1'b0));
  FDRE \x_assign_205_reg_25529_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_49_fu_5856_p3[3]),
        .Q(x_assign_205_reg_25529[3]),
        .R(1'b0));
  FDRE \x_assign_205_reg_25529_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg[6]),
        .Q(x_assign_205_reg_25529[7]),
        .R(1'b0));
  FDRE \x_assign_206_reg_25545_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg_1[0]),
        .Q(x_assign_206_reg_25545[1]),
        .R(1'b0));
  FDRE \x_assign_206_reg_25545_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_50_fu_5932_p3[2]),
        .Q(x_assign_206_reg_25545[2]),
        .R(1'b0));
  FDRE \x_assign_206_reg_25545_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_50_fu_5932_p3[3]),
        .Q(x_assign_206_reg_25545[3]),
        .R(1'b0));
  FDRE \x_assign_206_reg_25545_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q0_reg_1[6]),
        .Q(x_assign_206_reg_25545[7]),
        .R(1'b0));
  FDRE \x_assign_207_reg_25561_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg[0]),
        .Q(x_assign_207_reg_25561[1]),
        .R(1'b0));
  FDRE \x_assign_207_reg_25561_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_409),
        .Q(x_assign_207_reg_25561[2]),
        .R(1'b0));
  FDRE \x_assign_207_reg_25561_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_207_reg_25561[3]),
        .R(1'b0));
  FDRE \x_assign_207_reg_25561_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg[6]),
        .Q(x_assign_207_reg_25561[7]),
        .R(1'b0));
  FDRE \x_assign_210_reg_25736_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg_1[7]),
        .Q(x_assign_210_reg_25736[0]),
        .R(1'b0));
  FDRE \x_assign_210_reg_25736_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg_1[0]),
        .Q(x_assign_210_reg_25736[1]),
        .R(1'b0));
  FDRE \x_assign_210_reg_25736_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_50_fu_5932_p3[2]),
        .Q(x_assign_210_reg_25736[2]),
        .R(1'b0));
  FDRE \x_assign_210_reg_25736_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_50_fu_5932_p3[3]),
        .Q(x_assign_210_reg_25736[3]),
        .R(1'b0));
  FDRE \x_assign_210_reg_25736_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg_1[5]),
        .Q(x_assign_210_reg_25736[6]),
        .R(1'b0));
  FDRE \x_assign_210_reg_25736_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg_1[6]),
        .Q(x_assign_210_reg_25736[7]),
        .R(1'b0));
  FDRE \x_assign_211_reg_25742_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg[7]),
        .Q(x_assign_211_reg_25742[0]),
        .R(1'b0));
  FDRE \x_assign_211_reg_25742_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg[0]),
        .Q(x_assign_211_reg_25742[1]),
        .R(1'b0));
  FDRE \x_assign_211_reg_25742_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_49_fu_5856_p3[2]),
        .Q(x_assign_211_reg_25742[2]),
        .R(1'b0));
  FDRE \x_assign_211_reg_25742_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_49_fu_5856_p3[3]),
        .Q(x_assign_211_reg_25742[3]),
        .R(1'b0));
  FDRE \x_assign_211_reg_25742_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg[5]),
        .Q(x_assign_211_reg_25742[6]),
        .R(1'b0));
  FDRE \x_assign_211_reg_25742_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg[6]),
        .Q(x_assign_211_reg_25742[7]),
        .R(1'b0));
  FDRE \x_assign_21_reg_22846_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_21_reg_22846[0]),
        .R(1'b0));
  FDRE \x_assign_21_reg_22846_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_21_reg_22846[1]),
        .R(1'b0));
  FDRE \x_assign_21_reg_22846_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_306),
        .Q(x_assign_21_reg_22846[2]),
        .R(1'b0));
  FDRE \x_assign_21_reg_22846_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_21_reg_22846[3]),
        .R(1'b0));
  FDRE \x_assign_21_reg_22846_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_302),
        .Q(x_assign_21_reg_22846[4]),
        .R(1'b0));
  FDRE \x_assign_21_reg_22846_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_21_reg_22846[5]),
        .R(1'b0));
  FDRE \x_assign_21_reg_22846_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_21_reg_22846[6]),
        .R(1'b0));
  FDRE \x_assign_21_reg_22846_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_21_reg_22846[7]),
        .R(1'b0));
  FDRE \x_assign_28_reg_23088_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_28_reg_23088[0]),
        .R(1'b0));
  FDRE \x_assign_28_reg_23088_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_28_reg_23088[1]),
        .R(1'b0));
  FDRE \x_assign_28_reg_23088_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_47),
        .Q(x_assign_28_reg_23088[2]),
        .R(1'b0));
  FDRE \x_assign_28_reg_23088_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_48),
        .Q(x_assign_28_reg_23088[3]),
        .R(1'b0));
  FDRE \x_assign_28_reg_23088_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_49),
        .Q(x_assign_28_reg_23088[4]),
        .R(1'b0));
  FDRE \x_assign_28_reg_23088_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[4]),
        .Q(x_assign_28_reg_23088[5]),
        .R(1'b0));
  FDRE \x_assign_28_reg_23088_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_28_reg_23088[6]),
        .R(1'b0));
  FDRE \x_assign_28_reg_23088_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_28_reg_23088[7]),
        .R(1'b0));
  FDRE \x_assign_2_reg_22409_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_2_reg_22409[0]),
        .R(1'b0));
  FDRE \x_assign_2_reg_22409_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_2_reg_22409[1]),
        .R(1'b0));
  FDRE \x_assign_2_reg_22409_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_483),
        .Q(x_assign_2_reg_22409[2]),
        .R(1'b0));
  FDRE \x_assign_2_reg_22409_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_482),
        .Q(x_assign_2_reg_22409[3]),
        .R(1'b0));
  FDRE \x_assign_2_reg_22409_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_477),
        .Q(x_assign_2_reg_22409[4]),
        .R(1'b0));
  FDRE \x_assign_2_reg_22409_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_2_reg_22409[5]),
        .R(1'b0));
  FDRE \x_assign_2_reg_22409_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_2_reg_22409[6]),
        .R(1'b0));
  FDRE \x_assign_2_reg_22409_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_2_reg_22409[7]),
        .R(1'b0));
  FDRE \x_assign_30_reg_23100_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_30_reg_23100[0]),
        .R(1'b0));
  FDRE \x_assign_30_reg_23100_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_30_reg_23100[1]),
        .R(1'b0));
  FDRE \x_assign_30_reg_23100_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_339),
        .Q(x_assign_30_reg_23100[2]),
        .R(1'b0));
  FDRE \x_assign_30_reg_23100_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_30_reg_23100[3]),
        .R(1'b0));
  FDRE \x_assign_31_reg_23106_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_31_reg_23106[0]),
        .R(1'b0));
  FDRE \x_assign_31_reg_23106_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_31_reg_23106[1]),
        .R(1'b0));
  FDRE \x_assign_31_reg_23106_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_396),
        .Q(x_assign_31_reg_23106[2]),
        .R(1'b0));
  FDRE \x_assign_31_reg_23106_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_395),
        .Q(x_assign_31_reg_23106[3]),
        .R(1'b0));
  FDRE \x_assign_33_reg_23118_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_33_reg_23118[0]),
        .R(1'b0));
  FDRE \x_assign_33_reg_23118_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_33_reg_23118[1]),
        .R(1'b0));
  FDRE \x_assign_33_reg_23118_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_291),
        .Q(x_assign_33_reg_23118[2]),
        .R(1'b0));
  FDRE \x_assign_33_reg_23118_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_304),
        .Q(x_assign_33_reg_23118[3]),
        .R(1'b0));
  FDRE \x_assign_33_reg_23118_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_33_reg_23118[6]),
        .R(1'b0));
  FDRE \x_assign_33_reg_23118_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_33_reg_23118[7]),
        .R(1'b0));
  FDRE \x_assign_36_reg_22994_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_36_reg_22994[1]),
        .R(1'b0));
  FDRE \x_assign_36_reg_22994_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_291),
        .Q(x_assign_36_reg_22994[2]),
        .R(1'b0));
  FDRE \x_assign_36_reg_22994_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_304),
        .Q(x_assign_36_reg_22994[3]),
        .R(1'b0));
  FDRE \x_assign_36_reg_22994_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_36_reg_22994[7]),
        .R(1'b0));
  FDRE \x_assign_38_reg_23005_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_38_reg_23005[0]),
        .R(1'b0));
  FDRE \x_assign_38_reg_23005_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_38_reg_23005[1]),
        .R(1'b0));
  FDRE \x_assign_38_reg_23005_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_339),
        .Q(x_assign_38_reg_23005[2]),
        .R(1'b0));
  FDRE \x_assign_38_reg_23005_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_38_reg_23005[3]),
        .R(1'b0));
  FDRE \x_assign_38_reg_23005_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_343),
        .Q(x_assign_38_reg_23005[4]),
        .R(1'b0));
  FDRE \x_assign_38_reg_23005_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_38_reg_23005[5]),
        .R(1'b0));
  FDRE \x_assign_38_reg_23005_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_38_reg_23005[6]),
        .R(1'b0));
  FDRE \x_assign_38_reg_23005_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_38_reg_23005[7]),
        .R(1'b0));
  FDRE \x_assign_3_reg_22564_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_3_reg_22564[0]),
        .R(1'b0));
  FDRE \x_assign_3_reg_22564_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_3_reg_22564[1]),
        .R(1'b0));
  FDRE \x_assign_3_reg_22564_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_483),
        .Q(x_assign_3_reg_22564[2]),
        .R(1'b0));
  FDRE \x_assign_3_reg_22564_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_482),
        .Q(x_assign_3_reg_22564[3]),
        .R(1'b0));
  FDRE \x_assign_3_reg_22564_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_477),
        .Q(x_assign_3_reg_22564[4]),
        .R(1'b0));
  FDRE \x_assign_3_reg_22564_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_3_reg_22564[5]),
        .R(1'b0));
  FDRE \x_assign_3_reg_22564_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_3_reg_22564[6]),
        .R(1'b0));
  FDRE \x_assign_3_reg_22564_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_3_reg_22564[7]),
        .R(1'b0));
  FDRE \x_assign_40_reg_23260_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_40_reg_23260[0]),
        .R(1'b0));
  FDRE \x_assign_40_reg_23260_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_40_reg_23260[1]),
        .R(1'b0));
  FDRE \x_assign_40_reg_23260_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_47),
        .Q(x_assign_40_reg_23260[2]),
        .R(1'b0));
  FDRE \x_assign_40_reg_23260_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_48),
        .Q(x_assign_40_reg_23260[3]),
        .R(1'b0));
  FDRE \x_assign_40_reg_23260_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_49),
        .Q(x_assign_40_reg_23260[4]),
        .R(1'b0));
  FDRE \x_assign_40_reg_23260_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q3[4]),
        .Q(x_assign_40_reg_23260[5]),
        .R(1'b0));
  FDRE \x_assign_40_reg_23260_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_40_reg_23260[6]),
        .R(1'b0));
  FDRE \x_assign_40_reg_23260_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_40_reg_23260[7]),
        .R(1'b0));
  FDRE \x_assign_42_reg_23276_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_42_reg_23276[0]),
        .R(1'b0));
  FDRE \x_assign_42_reg_23276_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_42_reg_23276[1]),
        .R(1'b0));
  FDRE \x_assign_42_reg_23276_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_339),
        .Q(x_assign_42_reg_23276[2]),
        .R(1'b0));
  FDRE \x_assign_42_reg_23276_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_42_reg_23276[3]),
        .R(1'b0));
  FDRE \x_assign_43_reg_23282_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_43_reg_23282[0]),
        .R(1'b0));
  FDRE \x_assign_43_reg_23282_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_43_reg_23282[1]),
        .R(1'b0));
  FDRE \x_assign_43_reg_23282_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_396),
        .Q(x_assign_43_reg_23282[2]),
        .R(1'b0));
  FDRE \x_assign_43_reg_23282_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_395),
        .Q(x_assign_43_reg_23282[3]),
        .R(1'b0));
  FDRE \x_assign_45_reg_23298_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_45_reg_23298[0]),
        .R(1'b0));
  FDRE \x_assign_45_reg_23298_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_45_reg_23298[1]),
        .R(1'b0));
  FDRE \x_assign_45_reg_23298_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_291),
        .Q(x_assign_45_reg_23298[2]),
        .R(1'b0));
  FDRE \x_assign_45_reg_23298_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_304),
        .Q(x_assign_45_reg_23298[3]),
        .R(1'b0));
  FDRE \x_assign_45_reg_23298_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_45_reg_23298[6]),
        .R(1'b0));
  FDRE \x_assign_45_reg_23298_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_45_reg_23298[7]),
        .R(1'b0));
  FDRE \x_assign_48_reg_23136_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg_0[0]),
        .Q(x_assign_48_reg_23136[1]),
        .R(1'b0));
  FDRE \x_assign_48_reg_23136_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_48_reg_23136[2]),
        .R(1'b0));
  FDRE \x_assign_48_reg_23136_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_48_reg_23136[3]),
        .R(1'b0));
  FDRE \x_assign_49_reg_23142_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg[7]),
        .Q(x_assign_49_reg_23142[0]),
        .R(1'b0));
  FDRE \x_assign_49_reg_23142_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg[0]),
        .Q(x_assign_49_reg_23142[1]),
        .R(1'b0));
  FDRE \x_assign_49_reg_23142_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_49_fu_5856_p3[2]),
        .Q(x_assign_49_reg_23142[2]),
        .R(1'b0));
  FDRE \x_assign_49_reg_23142_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_49_fu_5856_p3[3]),
        .Q(x_assign_49_reg_23142[3]),
        .R(1'b0));
  FDRE \x_assign_49_reg_23142_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_49_fu_5856_p3[4]),
        .Q(x_assign_49_reg_23142[4]),
        .R(1'b0));
  FDRE \x_assign_49_reg_23142_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg[4]),
        .Q(x_assign_49_reg_23142[5]),
        .R(1'b0));
  FDRE \x_assign_49_reg_23142_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg[5]),
        .Q(x_assign_49_reg_23142[6]),
        .R(1'b0));
  FDRE \x_assign_49_reg_23142_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg[6]),
        .Q(x_assign_49_reg_23142[7]),
        .R(1'b0));
  FDRE \x_assign_50_reg_23158_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg_1[7]),
        .Q(x_assign_50_reg_23158[0]),
        .R(1'b0));
  FDRE \x_assign_50_reg_23158_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg_1[0]),
        .Q(x_assign_50_reg_23158[1]),
        .R(1'b0));
  FDRE \x_assign_50_reg_23158_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_50_fu_5932_p3[2]),
        .Q(x_assign_50_reg_23158[2]),
        .R(1'b0));
  FDRE \x_assign_50_reg_23158_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_50_fu_5932_p3[3]),
        .Q(x_assign_50_reg_23158[3]),
        .R(1'b0));
  FDRE \x_assign_50_reg_23158_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_50_fu_5932_p3[4]),
        .Q(x_assign_50_reg_23158[4]),
        .R(1'b0));
  FDRE \x_assign_50_reg_23158_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg_1[4]),
        .Q(x_assign_50_reg_23158[5]),
        .R(1'b0));
  FDRE \x_assign_50_reg_23158_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg_1[5]),
        .Q(x_assign_50_reg_23158[6]),
        .R(1'b0));
  FDRE \x_assign_50_reg_23158_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q0_reg_1[6]),
        .Q(x_assign_50_reg_23158[7]),
        .R(1'b0));
  FDRE \x_assign_51_reg_23174_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg[0]),
        .Q(x_assign_51_reg_23174[1]),
        .R(1'b0));
  FDRE \x_assign_51_reg_23174_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_409),
        .Q(x_assign_51_reg_23174[2]),
        .R(1'b0));
  FDRE \x_assign_51_reg_23174_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_51_reg_23174[3]),
        .R(1'b0));
  FDRE \x_assign_51_reg_23174_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg[6]),
        .Q(x_assign_51_reg_23174[7]),
        .R(1'b0));
  FDRE \x_assign_52_reg_23448_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_52_reg_23448[0]),
        .R(1'b0));
  FDRE \x_assign_52_reg_23448_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_52_reg_23448[1]),
        .R(1'b0));
  FDRE \x_assign_52_reg_23448_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_47),
        .Q(x_assign_52_reg_23448[2]),
        .R(1'b0));
  FDRE \x_assign_52_reg_23448_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_48),
        .Q(x_assign_52_reg_23448[3]),
        .R(1'b0));
  FDRE \x_assign_52_reg_23448_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_49),
        .Q(x_assign_52_reg_23448[4]),
        .R(1'b0));
  FDRE \x_assign_52_reg_23448_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[4]),
        .Q(x_assign_52_reg_23448[5]),
        .R(1'b0));
  FDRE \x_assign_52_reg_23448_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_52_reg_23448[6]),
        .R(1'b0));
  FDRE \x_assign_52_reg_23448_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_52_reg_23448[7]),
        .R(1'b0));
  FDRE \x_assign_54_reg_23464_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_54_reg_23464[0]),
        .R(1'b0));
  FDRE \x_assign_54_reg_23464_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_54_reg_23464[1]),
        .R(1'b0));
  FDRE \x_assign_54_reg_23464_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_339),
        .Q(x_assign_54_reg_23464[2]),
        .R(1'b0));
  FDRE \x_assign_54_reg_23464_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_54_reg_23464[3]),
        .R(1'b0));
  FDRE \x_assign_55_reg_23470_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_55_reg_23470[0]),
        .R(1'b0));
  FDRE \x_assign_55_reg_23470_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_55_reg_23470[1]),
        .R(1'b0));
  FDRE \x_assign_55_reg_23470_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_396),
        .Q(x_assign_55_reg_23470[2]),
        .R(1'b0));
  FDRE \x_assign_55_reg_23470_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_395),
        .Q(x_assign_55_reg_23470[3]),
        .R(1'b0));
  FDRE \x_assign_57_reg_23486_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_57_reg_23486[0]),
        .R(1'b0));
  FDRE \x_assign_57_reg_23486_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_57_reg_23486[1]),
        .R(1'b0));
  FDRE \x_assign_57_reg_23486_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_291),
        .Q(x_assign_57_reg_23486[2]),
        .R(1'b0));
  FDRE \x_assign_57_reg_23486_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_304),
        .Q(x_assign_57_reg_23486[3]),
        .R(1'b0));
  FDRE \x_assign_57_reg_23486_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_57_reg_23486[6]),
        .R(1'b0));
  FDRE \x_assign_57_reg_23486_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_57_reg_23486[7]),
        .R(1'b0));
  FDRE \x_assign_5_reg_22595_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_5_reg_22595[0]),
        .R(1'b0));
  FDRE \x_assign_5_reg_22595_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_5_reg_22595[1]),
        .R(1'b0));
  FDRE \x_assign_5_reg_22595_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_306),
        .Q(x_assign_5_reg_22595[2]),
        .R(1'b0));
  FDRE \x_assign_5_reg_22595_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_5_reg_22595[3]),
        .R(1'b0));
  FDRE \x_assign_5_reg_22595_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_302),
        .Q(x_assign_5_reg_22595[4]),
        .R(1'b0));
  FDRE \x_assign_5_reg_22595_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_5_reg_22595[5]),
        .R(1'b0));
  FDRE \x_assign_5_reg_22595_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_5_reg_22595[6]),
        .R(1'b0));
  FDRE \x_assign_5_reg_22595_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_5_reg_22595[7]),
        .R(1'b0));
  FDRE \x_assign_60_reg_23324_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg_0[0]),
        .Q(x_assign_60_reg_23324[1]),
        .R(1'b0));
  FDRE \x_assign_60_reg_23324_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_60_reg_23324[2]),
        .R(1'b0));
  FDRE \x_assign_60_reg_23324_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_60_reg_23324[3]),
        .R(1'b0));
  FDRE \x_assign_61_reg_23330_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg[7]),
        .Q(x_assign_61_reg_23330[0]),
        .R(1'b0));
  FDRE \x_assign_61_reg_23330_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg[0]),
        .Q(x_assign_61_reg_23330[1]),
        .R(1'b0));
  FDRE \x_assign_61_reg_23330_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_49_fu_5856_p3[2]),
        .Q(x_assign_61_reg_23330[2]),
        .R(1'b0));
  FDRE \x_assign_61_reg_23330_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_49_fu_5856_p3[3]),
        .Q(x_assign_61_reg_23330[3]),
        .R(1'b0));
  FDRE \x_assign_61_reg_23330_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_49_fu_5856_p3[4]),
        .Q(x_assign_61_reg_23330[4]),
        .R(1'b0));
  FDRE \x_assign_61_reg_23330_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg[4]),
        .Q(x_assign_61_reg_23330[5]),
        .R(1'b0));
  FDRE \x_assign_61_reg_23330_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg[5]),
        .Q(x_assign_61_reg_23330[6]),
        .R(1'b0));
  FDRE \x_assign_61_reg_23330_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg[6]),
        .Q(x_assign_61_reg_23330[7]),
        .R(1'b0));
  FDRE \x_assign_62_reg_23346_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg_1[7]),
        .Q(x_assign_62_reg_23346[0]),
        .R(1'b0));
  FDRE \x_assign_62_reg_23346_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg_1[0]),
        .Q(x_assign_62_reg_23346[1]),
        .R(1'b0));
  FDRE \x_assign_62_reg_23346_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_50_fu_5932_p3[2]),
        .Q(x_assign_62_reg_23346[2]),
        .R(1'b0));
  FDRE \x_assign_62_reg_23346_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_50_fu_5932_p3[3]),
        .Q(x_assign_62_reg_23346[3]),
        .R(1'b0));
  FDRE \x_assign_62_reg_23346_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_50_fu_5932_p3[4]),
        .Q(x_assign_62_reg_23346[4]),
        .R(1'b0));
  FDRE \x_assign_62_reg_23346_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg_1[4]),
        .Q(x_assign_62_reg_23346[5]),
        .R(1'b0));
  FDRE \x_assign_62_reg_23346_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg_1[5]),
        .Q(x_assign_62_reg_23346[6]),
        .R(1'b0));
  FDRE \x_assign_62_reg_23346_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q0_reg_1[6]),
        .Q(x_assign_62_reg_23346[7]),
        .R(1'b0));
  FDRE \x_assign_63_reg_23362_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg[0]),
        .Q(x_assign_63_reg_23362[1]),
        .R(1'b0));
  FDRE \x_assign_63_reg_23362_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_409),
        .Q(x_assign_63_reg_23362[2]),
        .R(1'b0));
  FDRE \x_assign_63_reg_23362_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_63_reg_23362[3]),
        .R(1'b0));
  FDRE \x_assign_63_reg_23362_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg[6]),
        .Q(x_assign_63_reg_23362[7]),
        .R(1'b0));
  FDRE \x_assign_64_reg_23636_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_64_reg_23636[0]),
        .R(1'b0));
  FDRE \x_assign_64_reg_23636_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_64_reg_23636[1]),
        .R(1'b0));
  FDRE \x_assign_64_reg_23636_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_47),
        .Q(x_assign_64_reg_23636[2]),
        .R(1'b0));
  FDRE \x_assign_64_reg_23636_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_48),
        .Q(x_assign_64_reg_23636[3]),
        .R(1'b0));
  FDRE \x_assign_64_reg_23636_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_49),
        .Q(x_assign_64_reg_23636[4]),
        .R(1'b0));
  FDRE \x_assign_64_reg_23636_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q3[4]),
        .Q(x_assign_64_reg_23636[5]),
        .R(1'b0));
  FDRE \x_assign_64_reg_23636_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_64_reg_23636[6]),
        .R(1'b0));
  FDRE \x_assign_64_reg_23636_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_64_reg_23636[7]),
        .R(1'b0));
  FDRE \x_assign_66_reg_23652_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_66_reg_23652[0]),
        .R(1'b0));
  FDRE \x_assign_66_reg_23652_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_66_reg_23652[1]),
        .R(1'b0));
  FDRE \x_assign_66_reg_23652_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_339),
        .Q(x_assign_66_reg_23652[2]),
        .R(1'b0));
  FDRE \x_assign_66_reg_23652_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_66_reg_23652[3]),
        .R(1'b0));
  FDRE \x_assign_67_reg_23658_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_67_reg_23658[0]),
        .R(1'b0));
  FDRE \x_assign_67_reg_23658_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_67_reg_23658[1]),
        .R(1'b0));
  FDRE \x_assign_67_reg_23658_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_396),
        .Q(x_assign_67_reg_23658[2]),
        .R(1'b0));
  FDRE \x_assign_67_reg_23658_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_395),
        .Q(x_assign_67_reg_23658[3]),
        .R(1'b0));
  FDRE \x_assign_69_reg_23674_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_69_reg_23674[0]),
        .R(1'b0));
  FDRE \x_assign_69_reg_23674_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_69_reg_23674[1]),
        .R(1'b0));
  FDRE \x_assign_69_reg_23674_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_291),
        .Q(x_assign_69_reg_23674[2]),
        .R(1'b0));
  FDRE \x_assign_69_reg_23674_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_304),
        .Q(x_assign_69_reg_23674[3]),
        .R(1'b0));
  FDRE \x_assign_69_reg_23674_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_69_reg_23674[6]),
        .R(1'b0));
  FDRE \x_assign_69_reg_23674_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_69_reg_23674[7]),
        .R(1'b0));
  FDRE \x_assign_6_reg_22471_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_6_reg_22471[0]),
        .R(1'b0));
  FDRE \x_assign_6_reg_22471_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_6_reg_22471[1]),
        .R(1'b0));
  FDRE \x_assign_6_reg_22471_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_483),
        .Q(x_assign_6_reg_22471[2]),
        .R(1'b0));
  FDRE \x_assign_6_reg_22471_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_482),
        .Q(x_assign_6_reg_22471[3]),
        .R(1'b0));
  FDRE \x_assign_6_reg_22471_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_477),
        .Q(x_assign_6_reg_22471[4]),
        .R(1'b0));
  FDRE \x_assign_6_reg_22471_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_6_reg_22471[5]),
        .R(1'b0));
  FDRE \x_assign_6_reg_22471_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_6_reg_22471[6]),
        .R(1'b0));
  FDRE \x_assign_6_reg_22471_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_6_reg_22471[7]),
        .R(1'b0));
  FDRE \x_assign_72_reg_23512_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg_0[0]),
        .Q(x_assign_72_reg_23512[1]),
        .R(1'b0));
  FDRE \x_assign_72_reg_23512_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_72_reg_23512[2]),
        .R(1'b0));
  FDRE \x_assign_72_reg_23512_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_72_reg_23512[3]),
        .R(1'b0));
  FDRE \x_assign_73_reg_23518_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg[7]),
        .Q(x_assign_73_reg_23518[0]),
        .R(1'b0));
  FDRE \x_assign_73_reg_23518_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg[0]),
        .Q(x_assign_73_reg_23518[1]),
        .R(1'b0));
  FDRE \x_assign_73_reg_23518_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_49_fu_5856_p3[2]),
        .Q(x_assign_73_reg_23518[2]),
        .R(1'b0));
  FDRE \x_assign_73_reg_23518_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_49_fu_5856_p3[3]),
        .Q(x_assign_73_reg_23518[3]),
        .R(1'b0));
  FDRE \x_assign_73_reg_23518_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_49_fu_5856_p3[4]),
        .Q(x_assign_73_reg_23518[4]),
        .R(1'b0));
  FDRE \x_assign_73_reg_23518_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg[4]),
        .Q(x_assign_73_reg_23518[5]),
        .R(1'b0));
  FDRE \x_assign_73_reg_23518_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg[5]),
        .Q(x_assign_73_reg_23518[6]),
        .R(1'b0));
  FDRE \x_assign_73_reg_23518_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg[6]),
        .Q(x_assign_73_reg_23518[7]),
        .R(1'b0));
  FDRE \x_assign_74_reg_23534_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg_1[7]),
        .Q(x_assign_74_reg_23534[0]),
        .R(1'b0));
  FDRE \x_assign_74_reg_23534_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg_1[0]),
        .Q(x_assign_74_reg_23534[1]),
        .R(1'b0));
  FDRE \x_assign_74_reg_23534_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_50_fu_5932_p3[2]),
        .Q(x_assign_74_reg_23534[2]),
        .R(1'b0));
  FDRE \x_assign_74_reg_23534_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_50_fu_5932_p3[3]),
        .Q(x_assign_74_reg_23534[3]),
        .R(1'b0));
  FDRE \x_assign_74_reg_23534_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_50_fu_5932_p3[4]),
        .Q(x_assign_74_reg_23534[4]),
        .R(1'b0));
  FDRE \x_assign_74_reg_23534_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg_1[4]),
        .Q(x_assign_74_reg_23534[5]),
        .R(1'b0));
  FDRE \x_assign_74_reg_23534_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg_1[5]),
        .Q(x_assign_74_reg_23534[6]),
        .R(1'b0));
  FDRE \x_assign_74_reg_23534_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q0_reg_1[6]),
        .Q(x_assign_74_reg_23534[7]),
        .R(1'b0));
  FDRE \x_assign_75_reg_23550_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg[0]),
        .Q(x_assign_75_reg_23550[1]),
        .R(1'b0));
  FDRE \x_assign_75_reg_23550_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_409),
        .Q(x_assign_75_reg_23550[2]),
        .R(1'b0));
  FDRE \x_assign_75_reg_23550_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_75_reg_23550[3]),
        .R(1'b0));
  FDRE \x_assign_75_reg_23550_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg[6]),
        .Q(x_assign_75_reg_23550[7]),
        .R(1'b0));
  FDRE \x_assign_76_reg_23824_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_76_reg_23824[0]),
        .R(1'b0));
  FDRE \x_assign_76_reg_23824_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_76_reg_23824[1]),
        .R(1'b0));
  FDRE \x_assign_76_reg_23824_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_47),
        .Q(x_assign_76_reg_23824[2]),
        .R(1'b0));
  FDRE \x_assign_76_reg_23824_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_48),
        .Q(x_assign_76_reg_23824[3]),
        .R(1'b0));
  FDRE \x_assign_76_reg_23824_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_49),
        .Q(x_assign_76_reg_23824[4]),
        .R(1'b0));
  FDRE \x_assign_76_reg_23824_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[4]),
        .Q(x_assign_76_reg_23824[5]),
        .R(1'b0));
  FDRE \x_assign_76_reg_23824_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_76_reg_23824[6]),
        .R(1'b0));
  FDRE \x_assign_76_reg_23824_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_76_reg_23824[7]),
        .R(1'b0));
  FDRE \x_assign_78_reg_23840_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_78_reg_23840[0]),
        .R(1'b0));
  FDRE \x_assign_78_reg_23840_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_78_reg_23840[1]),
        .R(1'b0));
  FDRE \x_assign_78_reg_23840_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_339),
        .Q(x_assign_78_reg_23840[2]),
        .R(1'b0));
  FDRE \x_assign_78_reg_23840_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_78_reg_23840[3]),
        .R(1'b0));
  FDRE \x_assign_79_reg_23846_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_79_reg_23846[0]),
        .R(1'b0));
  FDRE \x_assign_79_reg_23846_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_79_reg_23846[1]),
        .R(1'b0));
  FDRE \x_assign_79_reg_23846_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_396),
        .Q(x_assign_79_reg_23846[2]),
        .R(1'b0));
  FDRE \x_assign_79_reg_23846_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_395),
        .Q(x_assign_79_reg_23846[3]),
        .R(1'b0));
  FDRE \x_assign_7_reg_22632_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_7_reg_22632[0]),
        .R(1'b0));
  FDRE \x_assign_7_reg_22632_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_7_reg_22632[1]),
        .R(1'b0));
  FDRE \x_assign_7_reg_22632_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_483),
        .Q(x_assign_7_reg_22632[2]),
        .R(1'b0));
  FDRE \x_assign_7_reg_22632_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_482),
        .Q(x_assign_7_reg_22632[3]),
        .R(1'b0));
  FDRE \x_assign_7_reg_22632_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_7_reg_22632[6]),
        .R(1'b0));
  FDRE \x_assign_7_reg_22632_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_7_reg_22632[7]),
        .R(1'b0));
  FDRE \x_assign_81_reg_23862_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_81_reg_23862[0]),
        .R(1'b0));
  FDRE \x_assign_81_reg_23862_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_81_reg_23862[1]),
        .R(1'b0));
  FDRE \x_assign_81_reg_23862_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_291),
        .Q(x_assign_81_reg_23862[2]),
        .R(1'b0));
  FDRE \x_assign_81_reg_23862_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_304),
        .Q(x_assign_81_reg_23862[3]),
        .R(1'b0));
  FDRE \x_assign_81_reg_23862_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_81_reg_23862[6]),
        .R(1'b0));
  FDRE \x_assign_81_reg_23862_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_81_reg_23862[7]),
        .R(1'b0));
  FDRE \x_assign_84_reg_23700_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg_0[0]),
        .Q(x_assign_84_reg_23700[1]),
        .R(1'b0));
  FDRE \x_assign_84_reg_23700_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_84_reg_23700[2]),
        .R(1'b0));
  FDRE \x_assign_84_reg_23700_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_84_reg_23700[3]),
        .R(1'b0));
  FDRE \x_assign_85_reg_23706_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg[7]),
        .Q(x_assign_85_reg_23706[0]),
        .R(1'b0));
  FDRE \x_assign_85_reg_23706_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg[0]),
        .Q(x_assign_85_reg_23706[1]),
        .R(1'b0));
  FDRE \x_assign_85_reg_23706_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_49_fu_5856_p3[2]),
        .Q(x_assign_85_reg_23706[2]),
        .R(1'b0));
  FDRE \x_assign_85_reg_23706_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_49_fu_5856_p3[3]),
        .Q(x_assign_85_reg_23706[3]),
        .R(1'b0));
  FDRE \x_assign_85_reg_23706_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_49_fu_5856_p3[4]),
        .Q(x_assign_85_reg_23706[4]),
        .R(1'b0));
  FDRE \x_assign_85_reg_23706_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg[4]),
        .Q(x_assign_85_reg_23706[5]),
        .R(1'b0));
  FDRE \x_assign_85_reg_23706_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg[5]),
        .Q(x_assign_85_reg_23706[6]),
        .R(1'b0));
  FDRE \x_assign_85_reg_23706_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg[6]),
        .Q(x_assign_85_reg_23706[7]),
        .R(1'b0));
  FDRE \x_assign_86_reg_23722_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg_1[7]),
        .Q(x_assign_86_reg_23722[0]),
        .R(1'b0));
  FDRE \x_assign_86_reg_23722_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg_1[0]),
        .Q(x_assign_86_reg_23722[1]),
        .R(1'b0));
  FDRE \x_assign_86_reg_23722_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_50_fu_5932_p3[2]),
        .Q(x_assign_86_reg_23722[2]),
        .R(1'b0));
  FDRE \x_assign_86_reg_23722_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_50_fu_5932_p3[3]),
        .Q(x_assign_86_reg_23722[3]),
        .R(1'b0));
  FDRE \x_assign_86_reg_23722_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_50_fu_5932_p3[4]),
        .Q(x_assign_86_reg_23722[4]),
        .R(1'b0));
  FDRE \x_assign_86_reg_23722_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg_1[4]),
        .Q(x_assign_86_reg_23722[5]),
        .R(1'b0));
  FDRE \x_assign_86_reg_23722_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg_1[5]),
        .Q(x_assign_86_reg_23722[6]),
        .R(1'b0));
  FDRE \x_assign_86_reg_23722_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q0_reg_1[6]),
        .Q(x_assign_86_reg_23722[7]),
        .R(1'b0));
  FDRE \x_assign_87_reg_23738_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg[0]),
        .Q(x_assign_87_reg_23738[1]),
        .R(1'b0));
  FDRE \x_assign_87_reg_23738_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_409),
        .Q(x_assign_87_reg_23738[2]),
        .R(1'b0));
  FDRE \x_assign_87_reg_23738_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_87_reg_23738[3]),
        .R(1'b0));
  FDRE \x_assign_87_reg_23738_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg[6]),
        .Q(x_assign_87_reg_23738[7]),
        .R(1'b0));
  FDRE \x_assign_88_reg_24012_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_88_reg_24012[0]),
        .R(1'b0));
  FDRE \x_assign_88_reg_24012_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_88_reg_24012[1]),
        .R(1'b0));
  FDRE \x_assign_88_reg_24012_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_47),
        .Q(x_assign_88_reg_24012[2]),
        .R(1'b0));
  FDRE \x_assign_88_reg_24012_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_48),
        .Q(x_assign_88_reg_24012[3]),
        .R(1'b0));
  FDRE \x_assign_88_reg_24012_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_49),
        .Q(x_assign_88_reg_24012[4]),
        .R(1'b0));
  FDRE \x_assign_88_reg_24012_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q3[4]),
        .Q(x_assign_88_reg_24012[5]),
        .R(1'b0));
  FDRE \x_assign_88_reg_24012_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_88_reg_24012[6]),
        .R(1'b0));
  FDRE \x_assign_88_reg_24012_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_88_reg_24012[7]),
        .R(1'b0));
  FDRE \x_assign_90_reg_24028_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_90_reg_24028[0]),
        .R(1'b0));
  FDRE \x_assign_90_reg_24028_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_90_reg_24028[1]),
        .R(1'b0));
  FDRE \x_assign_90_reg_24028_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_339),
        .Q(x_assign_90_reg_24028[2]),
        .R(1'b0));
  FDRE \x_assign_90_reg_24028_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_90_reg_24028[3]),
        .R(1'b0));
  FDRE \x_assign_90_reg_24028_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_90_reg_24028[6]),
        .R(1'b0));
  FDRE \x_assign_90_reg_24028_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_90_reg_24028[7]),
        .R(1'b0));
  FDRE \x_assign_91_reg_24034_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q2[7]),
        .Q(x_assign_91_reg_24034[0]),
        .R(1'b0));
  FDRE \x_assign_91_reg_24034_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q2[0]),
        .Q(x_assign_91_reg_24034[1]),
        .R(1'b0));
  FDRE \x_assign_91_reg_24034_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_396),
        .Q(x_assign_91_reg_24034[2]),
        .R(1'b0));
  FDRE \x_assign_91_reg_24034_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_395),
        .Q(x_assign_91_reg_24034[3]),
        .R(1'b0));
  FDRE \x_assign_91_reg_24034_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_324),
        .Q(x_assign_91_reg_24034[4]),
        .R(1'b0));
  FDRE \x_assign_91_reg_24034_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q2[4]),
        .Q(x_assign_91_reg_24034[5]),
        .R(1'b0));
  FDRE \x_assign_91_reg_24034_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q2[5]),
        .Q(x_assign_91_reg_24034[6]),
        .R(1'b0));
  FDRE \x_assign_91_reg_24034_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q2[6]),
        .Q(x_assign_91_reg_24034[7]),
        .R(1'b0));
  FDRE \x_assign_93_reg_24050_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_93_reg_24050[0]),
        .R(1'b0));
  FDRE \x_assign_93_reg_24050_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_93_reg_24050[1]),
        .R(1'b0));
  FDRE \x_assign_93_reg_24050_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_291),
        .Q(x_assign_93_reg_24050[2]),
        .R(1'b0));
  FDRE \x_assign_93_reg_24050_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_304),
        .Q(x_assign_93_reg_24050[3]),
        .R(1'b0));
  FDRE \x_assign_96_reg_23888_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg_0[0]),
        .Q(x_assign_96_reg_23888[1]),
        .R(1'b0));
  FDRE \x_assign_96_reg_23888_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_96_reg_23888[2]),
        .R(1'b0));
  FDRE \x_assign_96_reg_23888_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_96_reg_23888[3]),
        .R(1'b0));
  FDRE \x_assign_97_reg_23894_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg[7]),
        .Q(x_assign_97_reg_23894[0]),
        .R(1'b0));
  FDRE \x_assign_97_reg_23894_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg[0]),
        .Q(x_assign_97_reg_23894[1]),
        .R(1'b0));
  FDRE \x_assign_97_reg_23894_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_49_fu_5856_p3[2]),
        .Q(x_assign_97_reg_23894[2]),
        .R(1'b0));
  FDRE \x_assign_97_reg_23894_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_49_fu_5856_p3[3]),
        .Q(x_assign_97_reg_23894[3]),
        .R(1'b0));
  FDRE \x_assign_97_reg_23894_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_49_fu_5856_p3[4]),
        .Q(x_assign_97_reg_23894[4]),
        .R(1'b0));
  FDRE \x_assign_97_reg_23894_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg[4]),
        .Q(x_assign_97_reg_23894[5]),
        .R(1'b0));
  FDRE \x_assign_97_reg_23894_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg[5]),
        .Q(x_assign_97_reg_23894[6]),
        .R(1'b0));
  FDRE \x_assign_97_reg_23894_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg[6]),
        .Q(x_assign_97_reg_23894[7]),
        .R(1'b0));
  FDRE \x_assign_98_reg_23910_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg_1[7]),
        .Q(x_assign_98_reg_23910[0]),
        .R(1'b0));
  FDRE \x_assign_98_reg_23910_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg_1[0]),
        .Q(x_assign_98_reg_23910[1]),
        .R(1'b0));
  FDRE \x_assign_98_reg_23910_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_50_fu_5932_p3[2]),
        .Q(x_assign_98_reg_23910[2]),
        .R(1'b0));
  FDRE \x_assign_98_reg_23910_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_50_fu_5932_p3[3]),
        .Q(x_assign_98_reg_23910[3]),
        .R(1'b0));
  FDRE \x_assign_98_reg_23910_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_50_fu_5932_p3[4]),
        .Q(x_assign_98_reg_23910[4]),
        .R(1'b0));
  FDRE \x_assign_98_reg_23910_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg_1[4]),
        .Q(x_assign_98_reg_23910[5]),
        .R(1'b0));
  FDRE \x_assign_98_reg_23910_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg_1[5]),
        .Q(x_assign_98_reg_23910[6]),
        .R(1'b0));
  FDRE \x_assign_98_reg_23910_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q0_reg_1[6]),
        .Q(x_assign_98_reg_23910[7]),
        .R(1'b0));
  FDRE \x_assign_99_reg_23926_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg[0]),
        .Q(x_assign_99_reg_23926[1]),
        .R(1'b0));
  FDRE \x_assign_99_reg_23926_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_409),
        .Q(x_assign_99_reg_23926[2]),
        .R(1'b0));
  FDRE \x_assign_99_reg_23926_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_380),
        .Q(x_assign_99_reg_23926[3]),
        .R(1'b0));
  FDRE \x_assign_99_reg_23926_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg[6]),
        .Q(x_assign_99_reg_23926[7]),
        .R(1'b0));
  FDRE \x_assign_9_reg_22533_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_9_reg_22533[0]),
        .R(1'b0));
  FDRE \x_assign_9_reg_22533_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_9_reg_22533[1]),
        .R(1'b0));
  FDRE \x_assign_9_reg_22533_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_306),
        .Q(x_assign_9_reg_22533[2]),
        .R(1'b0));
  FDRE \x_assign_9_reg_22533_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_9_reg_22533[3]),
        .R(1'b0));
  FDRE \x_assign_9_reg_22533_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_302),
        .Q(x_assign_9_reg_22533[4]),
        .R(1'b0));
  FDRE \x_assign_9_reg_22533_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_9_reg_22533[5]),
        .R(1'b0));
  FDRE \x_assign_9_reg_22533_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_9_reg_22533[6]),
        .R(1'b0));
  FDRE \x_assign_9_reg_22533_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_9_reg_22533[7]),
        .R(1'b0));
  FDRE \x_assign_s_reg_22440_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_s_reg_22440[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_22440_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_306),
        .Q(x_assign_s_reg_22440[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_22440_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_300),
        .Q(x_assign_s_reg_22440[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_22440_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_s_reg_22440[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_107_reg_23596[0]_i_1 
       (.I0(x_assign_74_reg_23534[7]),
        .I1(x_assign_73_reg_23518[7]),
        .I2(or_ln127_50_fu_8504_p3[1]),
        .I3(x_assign_74_reg_23534[0]),
        .I4(\reg_1877_reg_n_0_[0] ),
        .I5(clefia_s1_U_n_243),
        .O(xor_ln117_107_fu_8532_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_107_reg_23596[1]_i_1 
       (.I0(\reg_1877_reg_n_0_[1] ),
        .I1(x_assign_73_reg_23518[0]),
        .I2(x_assign_74_reg_23534[0]),
        .I3(x_assign_74_reg_23534[1]),
        .I4(x_assign_72_reg_23512[1]),
        .I5(clefia_s0_U_n_171),
        .O(xor_ln117_107_fu_8532_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_107_reg_23596[2]_i_1 
       (.I0(clefia_s0_U_n_172),
        .I1(\reg_1877_reg_n_0_[2] ),
        .I2(x_assign_72_reg_23512[2]),
        .I3(x_assign_74_reg_23534[2]),
        .I4(or_ln127_47_fu_8486_p3[2]),
        .I5(or_ln127_48_fu_8492_p3[2]),
        .O(xor_ln117_107_fu_8532_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_107_reg_23596[3]_i_1 
       (.I0(clefia_s0_U_n_173),
        .I1(\reg_1877_reg_n_0_[3] ),
        .I2(x_assign_72_reg_23512[3]),
        .I3(x_assign_74_reg_23534[3]),
        .I4(or_ln127_47_fu_8486_p3[3]),
        .I5(or_ln127_48_fu_8492_p3[3]),
        .O(xor_ln117_107_fu_8532_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_107_reg_23596[4]_i_1 
       (.I0(clefia_s0_U_n_158),
        .I1(\reg_1877_reg_n_0_[4] ),
        .I2(x_assign_74_reg_23534[4]),
        .I3(or_ln127_50_fu_8504_p3[5]),
        .I4(or_ln127_47_fu_8486_p3[4]),
        .I5(or_ln127_48_fu_8492_p3[4]),
        .O(xor_ln117_107_fu_8532_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_107_reg_23596[5]_i_1 
       (.I0(x_assign_74_reg_23534[4]),
        .I1(x_assign_73_reg_23518[4]),
        .I2(or_ln127_50_fu_8504_p3[6]),
        .I3(x_assign_74_reg_23534[5]),
        .I4(\reg_1877_reg_n_0_[5] ),
        .I5(clefia_s0_U_n_174),
        .O(xor_ln117_107_fu_8532_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_107_reg_23596[6]_i_1 
       (.I0(clefia_s1_U_n_241),
        .I1(\reg_1877_reg_n_0_[6] ),
        .I2(x_assign_74_reg_23534[6]),
        .I3(or_ln127_50_fu_8504_p3[7]),
        .I4(x_assign_73_reg_23518[5]),
        .I5(x_assign_74_reg_23534[5]),
        .O(xor_ln117_107_fu_8532_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_107_reg_23596[7]_i_1 
       (.I0(clefia_s0_U_n_175),
        .I1(\reg_1877_reg_n_0_[7] ),
        .I2(x_assign_74_reg_23534[7]),
        .I3(or_ln127_50_fu_8504_p3[0]),
        .I4(x_assign_73_reg_23518[6]),
        .I5(x_assign_74_reg_23534[6]),
        .O(xor_ln117_107_fu_8532_p2[7]));
  FDRE \xor_ln117_107_reg_23596_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_107_fu_8532_p2[0]),
        .Q(xor_ln117_107_reg_23596[0]),
        .R(1'b0));
  FDRE \xor_ln117_107_reg_23596_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_107_fu_8532_p2[1]),
        .Q(xor_ln117_107_reg_23596[1]),
        .R(1'b0));
  FDRE \xor_ln117_107_reg_23596_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_107_fu_8532_p2[2]),
        .Q(xor_ln117_107_reg_23596[2]),
        .R(1'b0));
  FDRE \xor_ln117_107_reg_23596_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_107_fu_8532_p2[3]),
        .Q(xor_ln117_107_reg_23596[3]),
        .R(1'b0));
  FDRE \xor_ln117_107_reg_23596_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_107_fu_8532_p2[4]),
        .Q(xor_ln117_107_reg_23596[4]),
        .R(1'b0));
  FDRE \xor_ln117_107_reg_23596_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_107_fu_8532_p2[5]),
        .Q(xor_ln117_107_reg_23596[5]),
        .R(1'b0));
  FDRE \xor_ln117_107_reg_23596_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_107_fu_8532_p2[6]),
        .Q(xor_ln117_107_reg_23596[6]),
        .R(1'b0));
  FDRE \xor_ln117_107_reg_23596_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_107_fu_8532_p2[7]),
        .Q(xor_ln117_107_reg_23596[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_108_reg_23601[0]_i_1 
       (.I0(clefia_s0_U_n_168),
        .I1(\reg_1896_reg_n_0_[0] ),
        .I2(x_assign_73_reg_23518[0]),
        .I3(or_ln127_49_fu_8498_p3[1]),
        .I4(x_assign_73_reg_23518[7]),
        .I5(x_assign_74_reg_23534[7]),
        .O(xor_ln117_108_fu_8560_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_108_reg_23601[1]_i_1 
       (.I0(\reg_1896_reg_n_0_[1] ),
        .I1(x_assign_73_reg_23518[0]),
        .I2(x_assign_74_reg_23534[0]),
        .I3(x_assign_75_reg_23550[1]),
        .I4(x_assign_73_reg_23518[1]),
        .I5(clefia_s0_U_n_167),
        .O(xor_ln117_108_fu_8560_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_108_reg_23601[2]_i_1 
       (.I0(clefia_s0_U_n_166),
        .I1(\reg_1896_reg_n_0_[2] ),
        .I2(x_assign_73_reg_23518[2]),
        .I3(x_assign_75_reg_23550[2]),
        .I4(or_ln127_47_fu_8486_p3[2]),
        .I5(or_ln127_48_fu_8492_p3[2]),
        .O(xor_ln117_108_fu_8560_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_108_reg_23601[3]_i_1 
       (.I0(clefia_s0_U_n_165),
        .I1(\reg_1896_reg_n_0_[3] ),
        .I2(x_assign_73_reg_23518[3]),
        .I3(x_assign_75_reg_23550[3]),
        .I4(or_ln127_47_fu_8486_p3[3]),
        .I5(or_ln127_48_fu_8492_p3[3]),
        .O(xor_ln117_108_fu_8560_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_108_reg_23601[4]_i_1 
       (.I0(clefia_s0_U_n_164),
        .I1(\reg_1896_reg_n_0_[4] ),
        .I2(x_assign_73_reg_23518[4]),
        .I3(or_ln127_49_fu_8498_p3[5]),
        .I4(or_ln127_47_fu_8486_p3[4]),
        .I5(or_ln127_48_fu_8492_p3[4]),
        .O(xor_ln117_108_fu_8560_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_108_reg_23601[5]_i_1 
       (.I0(clefia_s0_U_n_162),
        .I1(\reg_1896_reg_n_0_[5] ),
        .I2(x_assign_73_reg_23518[5]),
        .I3(or_ln127_49_fu_8498_p3[6]),
        .I4(x_assign_73_reg_23518[4]),
        .I5(x_assign_74_reg_23534[4]),
        .O(xor_ln117_108_fu_8560_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_108_reg_23601[7]_i_1 
       (.I0(clefia_s0_U_n_160),
        .I1(\reg_1896_reg_n_0_[7] ),
        .I2(x_assign_73_reg_23518[7]),
        .I3(x_assign_75_reg_23550[7]),
        .I4(x_assign_73_reg_23518[6]),
        .I5(x_assign_74_reg_23534[6]),
        .O(xor_ln117_108_fu_8560_p2[7]));
  FDRE \xor_ln117_108_reg_23601_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_108_fu_8560_p2[0]),
        .Q(xor_ln117_108_reg_23601[0]),
        .R(1'b0));
  FDRE \xor_ln117_108_reg_23601_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_108_fu_8560_p2[1]),
        .Q(xor_ln117_108_reg_23601[1]),
        .R(1'b0));
  FDRE \xor_ln117_108_reg_23601_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_108_fu_8560_p2[2]),
        .Q(xor_ln117_108_reg_23601[2]),
        .R(1'b0));
  FDRE \xor_ln117_108_reg_23601_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_108_fu_8560_p2[3]),
        .Q(xor_ln117_108_reg_23601[3]),
        .R(1'b0));
  FDRE \xor_ln117_108_reg_23601_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_108_fu_8560_p2[4]),
        .Q(xor_ln117_108_reg_23601[4]),
        .R(1'b0));
  FDRE \xor_ln117_108_reg_23601_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_108_fu_8560_p2[5]),
        .Q(xor_ln117_108_reg_23601[5]),
        .R(1'b0));
  FDRE \xor_ln117_108_reg_23601_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_108_fu_8560_p2[6]),
        .Q(xor_ln117_108_reg_23601[6]),
        .R(1'b0));
  FDRE \xor_ln117_108_reg_23601_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_108_fu_8560_p2[7]),
        .Q(xor_ln117_108_reg_23601[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_109_reg_23606[2]_i_1 
       (.I0(clefia_s1_U_n_162),
        .I1(reg_1901[2]),
        .I2(or_ln127_50_fu_8504_p3[2]),
        .I3(or_ln127_49_fu_8498_p3[2]),
        .I4(x_assign_74_reg_23534[2]),
        .I5(x_assign_72_reg_23512[2]),
        .O(xor_ln117_109_fu_8588_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_109_reg_23606[3]_i_1 
       (.I0(x_assign_72_reg_23512[3]),
        .I1(x_assign_74_reg_23534[3]),
        .I2(or_ln127_49_fu_8498_p3[3]),
        .I3(or_ln127_50_fu_8504_p3[3]),
        .I4(reg_1901[3]),
        .I5(clefia_s0_U_n_495),
        .O(xor_ln117_109_fu_8588_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_109_reg_23606[4]_i_1 
       (.I0(reg_1901[4]),
        .I1(or_ln127_50_fu_8504_p3[5]),
        .I2(x_assign_74_reg_23534[4]),
        .I3(or_ln127_49_fu_8498_p3[4]),
        .I4(or_ln127_50_fu_8504_p3[4]),
        .I5(clefia_s0_U_n_494),
        .O(xor_ln117_109_fu_8588_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_109_reg_23606[5]_i_1 
       (.I0(clefia_s0_U_n_493),
        .I1(reg_1901[5]),
        .I2(or_ln127_49_fu_8498_p3[5]),
        .I3(or_ln127_50_fu_8504_p3[5]),
        .I4(or_ln127_50_fu_8504_p3[6]),
        .I5(x_assign_74_reg_23534[5]),
        .O(xor_ln117_109_fu_8588_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_109_reg_23606[7]_i_1 
       (.I0(x_assign_74_reg_23534[7]),
        .I1(or_ln127_50_fu_8504_p3[0]),
        .I2(or_ln127_50_fu_8504_p3[7]),
        .I3(or_ln127_49_fu_8498_p3[7]),
        .I4(reg_1901[7]),
        .I5(clefia_s1_U_n_164),
        .O(xor_ln117_109_fu_8588_p2[7]));
  FDRE \xor_ln117_109_reg_23606_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_109_fu_8588_p2[0]),
        .Q(xor_ln117_109_reg_23606[0]),
        .R(1'b0));
  FDRE \xor_ln117_109_reg_23606_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_109_fu_8588_p2[1]),
        .Q(xor_ln117_109_reg_23606[1]),
        .R(1'b0));
  FDRE \xor_ln117_109_reg_23606_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_109_fu_8588_p2[2]),
        .Q(xor_ln117_109_reg_23606[2]),
        .R(1'b0));
  FDRE \xor_ln117_109_reg_23606_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_109_fu_8588_p2[3]),
        .Q(xor_ln117_109_reg_23606[3]),
        .R(1'b0));
  FDRE \xor_ln117_109_reg_23606_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_109_fu_8588_p2[4]),
        .Q(xor_ln117_109_reg_23606[4]),
        .R(1'b0));
  FDRE \xor_ln117_109_reg_23606_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_109_fu_8588_p2[5]),
        .Q(xor_ln117_109_reg_23606[5]),
        .R(1'b0));
  FDRE \xor_ln117_109_reg_23606_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_109_fu_8588_p2[6]),
        .Q(xor_ln117_109_reg_23606[6]),
        .R(1'b0));
  FDRE \xor_ln117_109_reg_23606_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_109_fu_8588_p2[7]),
        .Q(xor_ln117_109_reg_23606[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_110_reg_23611[0]_i_1 
       (.I0(clefia_s1_U_n_166),
        .I1(reg_1906[0]),
        .I2(x_assign_73_reg_23518[0]),
        .I3(or_ln127_49_fu_8498_p3[1]),
        .I4(x_assign_75_reg_23550[7]),
        .I5(or_ln127_50_fu_8504_p3[0]),
        .O(xor_ln117_110_fu_8616_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_110_reg_23611[1]_i_1 
       (.I0(x_assign_73_reg_23518[1]),
        .I1(x_assign_75_reg_23550[1]),
        .I2(or_ln127_50_fu_8504_p3[1]),
        .I3(or_ln127_49_fu_8498_p3[1]),
        .I4(reg_1906[1]),
        .I5(clefia_s1_U_n_167),
        .O(xor_ln117_110_fu_8616_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_110_reg_23611[2]_i_1 
       (.I0(or_ln127_50_fu_8504_p3[2]),
        .I1(or_ln127_49_fu_8498_p3[2]),
        .I2(x_assign_75_reg_23550[2]),
        .I3(x_assign_73_reg_23518[2]),
        .I4(reg_1906[2]),
        .I5(clefia_s1_U_n_423),
        .O(xor_ln117_110_fu_8616_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_110_reg_23611[3]_i_1 
       (.I0(clefia_s0_U_n_159),
        .I1(reg_1906[3]),
        .I2(x_assign_73_reg_23518[3]),
        .I3(x_assign_75_reg_23550[3]),
        .I4(or_ln127_49_fu_8498_p3[3]),
        .I5(or_ln127_50_fu_8504_p3[3]),
        .O(xor_ln117_110_fu_8616_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_110_reg_23611[4]_i_1 
       (.I0(x_assign_73_reg_23518[4]),
        .I1(or_ln127_49_fu_8498_p3[5]),
        .I2(or_ln127_49_fu_8498_p3[4]),
        .I3(or_ln127_50_fu_8504_p3[4]),
        .I4(reg_1906[4]),
        .I5(clefia_s1_U_n_168),
        .O(xor_ln117_110_fu_8616_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_110_reg_23611[6]_i_1 
       (.I0(or_ln127_49_fu_8498_p3[6]),
        .I1(or_ln127_50_fu_8504_p3[6]),
        .I2(or_ln127_49_fu_8498_p3[7]),
        .I3(x_assign_73_reg_23518[6]),
        .I4(reg_1906[6]),
        .I5(clefia_s1_U_n_169),
        .O(xor_ln117_110_fu_8616_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_110_reg_23611[7]_i_1 
       (.I0(or_ln127_49_fu_8498_p3[7]),
        .I1(or_ln127_50_fu_8504_p3[7]),
        .I2(x_assign_75_reg_23550[7]),
        .I3(x_assign_73_reg_23518[7]),
        .I4(reg_1906[7]),
        .I5(clefia_s1_U_n_170),
        .O(xor_ln117_110_fu_8616_p2[7]));
  FDRE \xor_ln117_110_reg_23611_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_110_fu_8616_p2[0]),
        .Q(xor_ln117_110_reg_23611[0]),
        .R(1'b0));
  FDRE \xor_ln117_110_reg_23611_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_110_fu_8616_p2[1]),
        .Q(xor_ln117_110_reg_23611[1]),
        .R(1'b0));
  FDRE \xor_ln117_110_reg_23611_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_110_fu_8616_p2[2]),
        .Q(xor_ln117_110_reg_23611[2]),
        .R(1'b0));
  FDRE \xor_ln117_110_reg_23611_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_110_fu_8616_p2[3]),
        .Q(xor_ln117_110_reg_23611[3]),
        .R(1'b0));
  FDRE \xor_ln117_110_reg_23611_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_110_fu_8616_p2[4]),
        .Q(xor_ln117_110_reg_23611[4]),
        .R(1'b0));
  FDRE \xor_ln117_110_reg_23611_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_110_fu_8616_p2[5]),
        .Q(xor_ln117_110_reg_23611[5]),
        .R(1'b0));
  FDRE \xor_ln117_110_reg_23611_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_110_fu_8616_p2[6]),
        .Q(xor_ln117_110_reg_23611[6]),
        .R(1'b0));
  FDRE \xor_ln117_110_reg_23611_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_110_fu_8616_p2[7]),
        .Q(xor_ln117_110_reg_23611[7]),
        .R(1'b0));
  FDRE \xor_ln117_11_reg_22653_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_11_fu_2846_p2[0]),
        .Q(xor_ln117_11_reg_22653[0]),
        .R(1'b0));
  FDRE \xor_ln117_11_reg_22653_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_11_fu_2846_p2[1]),
        .Q(xor_ln117_11_reg_22653[1]),
        .R(1'b0));
  FDRE \xor_ln117_11_reg_22653_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_11_fu_2846_p2[2]),
        .Q(xor_ln117_11_reg_22653[2]),
        .R(1'b0));
  FDRE \xor_ln117_11_reg_22653_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_11_fu_2846_p2[3]),
        .Q(xor_ln117_11_reg_22653[3]),
        .R(1'b0));
  FDRE \xor_ln117_11_reg_22653_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_11_fu_2846_p2[4]),
        .Q(xor_ln117_11_reg_22653[4]),
        .R(1'b0));
  FDRE \xor_ln117_11_reg_22653_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_11_fu_2846_p2[5]),
        .Q(xor_ln117_11_reg_22653[5]),
        .R(1'b0));
  FDRE \xor_ln117_11_reg_22653_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_11_fu_2846_p2[6]),
        .Q(xor_ln117_11_reg_22653[6]),
        .R(1'b0));
  FDRE \xor_ln117_11_reg_22653_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_11_fu_2846_p2[7]),
        .Q(xor_ln117_11_reg_22653[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_123_reg_23784[2]_i_1 
       (.I0(clefia_s0_U_n_248),
        .I1(\reg_1877_reg_n_0_[2] ),
        .I2(x_assign_86_reg_23722[2]),
        .I3(x_assign_84_reg_23700[2]),
        .I4(or_ln127_56_fu_9624_p3[2]),
        .I5(or_ln127_55_fu_9618_p3[2]),
        .O(xor_ln117_123_fu_9664_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_123_reg_23784[4]_i_1 
       (.I0(or_ln127_55_fu_9618_p3[4]),
        .I1(or_ln127_56_fu_9624_p3[4]),
        .I2(or_ln127_58_fu_9636_p3[5]),
        .I3(x_assign_86_reg_23722[4]),
        .I4(\reg_1877_reg_n_0_[4] ),
        .I5(clefia_s0_U_n_249),
        .O(xor_ln117_123_fu_9664_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_123_reg_23784[5]_i_1 
       (.I0(x_assign_86_reg_23722[4]),
        .I1(x_assign_85_reg_23706[4]),
        .I2(or_ln127_58_fu_9636_p3[6]),
        .I3(x_assign_86_reg_23722[5]),
        .I4(\reg_1877_reg_n_0_[5] ),
        .I5(clefia_s1_U_n_161),
        .O(xor_ln117_123_fu_9664_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_123_reg_23784[6]_i_1 
       (.I0(x_assign_86_reg_23722[5]),
        .I1(x_assign_85_reg_23706[5]),
        .I2(or_ln127_58_fu_9636_p3[7]),
        .I3(x_assign_86_reg_23722[6]),
        .I4(\reg_1877_reg_n_0_[6] ),
        .I5(clefia_s1_U_n_242),
        .O(xor_ln117_123_fu_9664_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_123_reg_23784[7]_i_1 
       (.I0(x_assign_86_reg_23722[6]),
        .I1(x_assign_85_reg_23706[6]),
        .I2(or_ln127_58_fu_9636_p3[0]),
        .I3(x_assign_86_reg_23722[7]),
        .I4(\reg_1877_reg_n_0_[7] ),
        .I5(clefia_s1_U_n_160),
        .O(xor_ln117_123_fu_9664_p2[7]));
  FDRE \xor_ln117_123_reg_23784_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_123_fu_9664_p2[0]),
        .Q(xor_ln117_123_reg_23784[0]),
        .R(1'b0));
  FDRE \xor_ln117_123_reg_23784_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_123_fu_9664_p2[1]),
        .Q(xor_ln117_123_reg_23784[1]),
        .R(1'b0));
  FDRE \xor_ln117_123_reg_23784_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_123_fu_9664_p2[2]),
        .Q(xor_ln117_123_reg_23784[2]),
        .R(1'b0));
  FDRE \xor_ln117_123_reg_23784_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_123_fu_9664_p2[3]),
        .Q(xor_ln117_123_reg_23784[3]),
        .R(1'b0));
  FDRE \xor_ln117_123_reg_23784_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_123_fu_9664_p2[4]),
        .Q(xor_ln117_123_reg_23784[4]),
        .R(1'b0));
  FDRE \xor_ln117_123_reg_23784_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_123_fu_9664_p2[5]),
        .Q(xor_ln117_123_reg_23784[5]),
        .R(1'b0));
  FDRE \xor_ln117_123_reg_23784_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_123_fu_9664_p2[6]),
        .Q(xor_ln117_123_reg_23784[6]),
        .R(1'b0));
  FDRE \xor_ln117_123_reg_23784_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_123_fu_9664_p2[7]),
        .Q(xor_ln117_123_reg_23784[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_124_reg_23789[0]_i_1 
       (.I0(clefia_s1_U_n_240),
        .I1(reg_1890[0]),
        .I2(x_assign_85_reg_23706[0]),
        .I3(or_ln127_57_fu_9630_p3[1]),
        .I4(x_assign_85_reg_23706[7]),
        .I5(x_assign_86_reg_23722[7]),
        .O(xor_ln117_124_fu_9692_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_124_reg_23789[1]_i_1 
       (.I0(clefia_s1_U_n_237),
        .I1(reg_1890[1]),
        .I2(x_assign_85_reg_23706[0]),
        .I3(x_assign_86_reg_23722[0]),
        .I4(x_assign_87_reg_23738[1]),
        .I5(x_assign_85_reg_23706[1]),
        .O(xor_ln117_124_fu_9692_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_124_reg_23789[2]_i_1 
       (.I0(or_ln127_55_fu_9618_p3[2]),
        .I1(or_ln127_56_fu_9624_p3[2]),
        .I2(x_assign_87_reg_23738[2]),
        .I3(x_assign_85_reg_23706[2]),
        .I4(reg_1890[2]),
        .I5(clefia_s1_U_n_235),
        .O(xor_ln117_124_fu_9692_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_124_reg_23789[3]_i_1 
       (.I0(or_ln127_55_fu_9618_p3[3]),
        .I1(or_ln127_56_fu_9624_p3[3]),
        .I2(x_assign_87_reg_23738[3]),
        .I3(x_assign_85_reg_23706[3]),
        .I4(reg_1890[3]),
        .I5(clefia_s1_U_n_234),
        .O(xor_ln117_124_fu_9692_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_124_reg_23789[4]_i_1 
       (.I0(or_ln127_55_fu_9618_p3[4]),
        .I1(or_ln127_56_fu_9624_p3[4]),
        .I2(or_ln127_57_fu_9630_p3[5]),
        .I3(x_assign_85_reg_23706[4]),
        .I4(reg_1890[4]),
        .I5(clefia_s1_U_n_347),
        .O(xor_ln117_124_fu_9692_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_124_reg_23789[5]_i_1 
       (.I0(clefia_s1_U_n_231),
        .I1(reg_1890[5]),
        .I2(x_assign_85_reg_23706[5]),
        .I3(or_ln127_57_fu_9630_p3[6]),
        .I4(x_assign_85_reg_23706[4]),
        .I5(x_assign_86_reg_23722[4]),
        .O(xor_ln117_124_fu_9692_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_124_reg_23789[6]_i_1 
       (.I0(x_assign_86_reg_23722[5]),
        .I1(x_assign_85_reg_23706[5]),
        .I2(or_ln127_57_fu_9630_p3[7]),
        .I3(x_assign_85_reg_23706[6]),
        .I4(reg_1890[6]),
        .I5(clefia_s1_U_n_230),
        .O(xor_ln117_124_fu_9692_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_124_reg_23789[7]_i_1 
       (.I0(clefia_s1_U_n_227),
        .I1(reg_1890[7]),
        .I2(x_assign_87_reg_23738[7]),
        .I3(x_assign_85_reg_23706[7]),
        .I4(x_assign_85_reg_23706[6]),
        .I5(x_assign_86_reg_23722[6]),
        .O(xor_ln117_124_fu_9692_p2[7]));
  FDRE \xor_ln117_124_reg_23789_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_124_fu_9692_p2[0]),
        .Q(xor_ln117_124_reg_23789[0]),
        .R(1'b0));
  FDRE \xor_ln117_124_reg_23789_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_124_fu_9692_p2[1]),
        .Q(xor_ln117_124_reg_23789[1]),
        .R(1'b0));
  FDRE \xor_ln117_124_reg_23789_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_124_fu_9692_p2[2]),
        .Q(xor_ln117_124_reg_23789[2]),
        .R(1'b0));
  FDRE \xor_ln117_124_reg_23789_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_124_fu_9692_p2[3]),
        .Q(xor_ln117_124_reg_23789[3]),
        .R(1'b0));
  FDRE \xor_ln117_124_reg_23789_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_124_fu_9692_p2[4]),
        .Q(xor_ln117_124_reg_23789[4]),
        .R(1'b0));
  FDRE \xor_ln117_124_reg_23789_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_124_fu_9692_p2[5]),
        .Q(xor_ln117_124_reg_23789[5]),
        .R(1'b0));
  FDRE \xor_ln117_124_reg_23789_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_124_fu_9692_p2[6]),
        .Q(xor_ln117_124_reg_23789[6]),
        .R(1'b0));
  FDRE \xor_ln117_124_reg_23789_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_124_fu_9692_p2[7]),
        .Q(xor_ln117_124_reg_23789[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_125_reg_23794[0]_i_1 
       (.I0(clefia_s0_U_n_540),
        .I1(reg_1901[0]),
        .I2(or_ln127_58_fu_9636_p3[0]),
        .I3(x_assign_87_reg_23738[7]),
        .I4(or_ln127_58_fu_9636_p3[1]),
        .I5(x_assign_86_reg_23722[0]),
        .O(xor_ln117_125_fu_9720_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_125_reg_23794[1]_i_1 
       (.I0(x_assign_86_reg_23722[1]),
        .I1(x_assign_84_reg_23700[1]),
        .I2(or_ln127_58_fu_9636_p3[1]),
        .I3(or_ln127_57_fu_9630_p3[1]),
        .I4(reg_1901[1]),
        .I5(clefia_s0_U_n_247),
        .O(xor_ln117_125_fu_9720_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_125_reg_23794[2]_i_1 
       (.I0(clefia_s0_U_n_246),
        .I1(reg_1901[2]),
        .I2(or_ln127_58_fu_9636_p3[2]),
        .I3(or_ln127_57_fu_9630_p3[2]),
        .I4(x_assign_84_reg_23700[2]),
        .I5(x_assign_86_reg_23722[2]),
        .O(xor_ln117_125_fu_9720_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_125_reg_23794[4]_i_1 
       (.I0(clefia_s0_U_n_244),
        .I1(reg_1901[4]),
        .I2(or_ln127_58_fu_9636_p3[4]),
        .I3(or_ln127_57_fu_9630_p3[4]),
        .I4(or_ln127_58_fu_9636_p3[5]),
        .I5(x_assign_86_reg_23722[4]),
        .O(xor_ln117_125_fu_9720_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_125_reg_23794[5]_i_1 
       (.I0(x_assign_86_reg_23722[5]),
        .I1(or_ln127_58_fu_9636_p3[6]),
        .I2(or_ln127_58_fu_9636_p3[5]),
        .I3(or_ln127_57_fu_9630_p3[5]),
        .I4(reg_1901[5]),
        .I5(clefia_s0_U_n_243),
        .O(xor_ln117_125_fu_9720_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_125_reg_23794[7]_i_1 
       (.I0(x_assign_86_reg_23722[7]),
        .I1(or_ln127_58_fu_9636_p3[0]),
        .I2(or_ln127_58_fu_9636_p3[7]),
        .I3(or_ln127_57_fu_9630_p3[7]),
        .I4(reg_1901[7]),
        .I5(clefia_s0_U_n_453),
        .O(xor_ln117_125_fu_9720_p2[7]));
  FDRE \xor_ln117_125_reg_23794_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_125_fu_9720_p2[0]),
        .Q(xor_ln117_125_reg_23794[0]),
        .R(1'b0));
  FDRE \xor_ln117_125_reg_23794_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_125_fu_9720_p2[1]),
        .Q(xor_ln117_125_reg_23794[1]),
        .R(1'b0));
  FDRE \xor_ln117_125_reg_23794_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_125_fu_9720_p2[2]),
        .Q(xor_ln117_125_reg_23794[2]),
        .R(1'b0));
  FDRE \xor_ln117_125_reg_23794_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_125_fu_9720_p2[3]),
        .Q(xor_ln117_125_reg_23794[3]),
        .R(1'b0));
  FDRE \xor_ln117_125_reg_23794_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_125_fu_9720_p2[4]),
        .Q(xor_ln117_125_reg_23794[4]),
        .R(1'b0));
  FDRE \xor_ln117_125_reg_23794_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_125_fu_9720_p2[5]),
        .Q(xor_ln117_125_reg_23794[5]),
        .R(1'b0));
  FDRE \xor_ln117_125_reg_23794_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_125_fu_9720_p2[6]),
        .Q(xor_ln117_125_reg_23794[6]),
        .R(1'b0));
  FDRE \xor_ln117_125_reg_23794_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_125_fu_9720_p2[7]),
        .Q(xor_ln117_125_reg_23794[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_126_reg_23799[0]_i_1 
       (.I0(x_assign_85_reg_23706[0]),
        .I1(or_ln127_57_fu_9630_p3[1]),
        .I2(x_assign_87_reg_23738[7]),
        .I3(or_ln127_58_fu_9636_p3[0]),
        .I4(\reg_1896_reg_n_0_[0] ),
        .I5(clefia_s1_U_n_351),
        .O(xor_ln117_126_fu_9748_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_126_reg_23799[3]_i_1 
       (.I0(or_ln127_58_fu_9636_p3[3]),
        .I1(or_ln127_57_fu_9630_p3[3]),
        .I2(x_assign_87_reg_23738[3]),
        .I3(x_assign_85_reg_23706[3]),
        .I4(\reg_1896_reg_n_0_[3] ),
        .I5(clefia_s1_U_n_348),
        .O(xor_ln117_126_fu_9748_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_126_reg_23799[4]_i_1 
       (.I0(\reg_1896_reg_n_0_[4] ),
        .I1(or_ln127_57_fu_9630_p3[4]),
        .I2(or_ln127_58_fu_9636_p3[4]),
        .I3(or_ln127_57_fu_9630_p3[5]),
        .I4(x_assign_85_reg_23706[4]),
        .I5(clefia_s1_U_n_346),
        .O(xor_ln117_126_fu_9748_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_126_reg_23799[5]_i_1 
       (.I0(or_ln127_57_fu_9630_p3[5]),
        .I1(or_ln127_58_fu_9636_p3[5]),
        .I2(or_ln127_57_fu_9630_p3[6]),
        .I3(x_assign_85_reg_23706[5]),
        .I4(\reg_1896_reg_n_0_[5] ),
        .I5(clefia_s1_U_n_226),
        .O(xor_ln117_126_fu_9748_p2[5]));
  FDRE \xor_ln117_126_reg_23799_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_126_fu_9748_p2[0]),
        .Q(xor_ln117_126_reg_23799[0]),
        .R(1'b0));
  FDRE \xor_ln117_126_reg_23799_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_126_fu_9748_p2[1]),
        .Q(xor_ln117_126_reg_23799[1]),
        .R(1'b0));
  FDRE \xor_ln117_126_reg_23799_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_126_fu_9748_p2[2]),
        .Q(xor_ln117_126_reg_23799[2]),
        .R(1'b0));
  FDRE \xor_ln117_126_reg_23799_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_126_fu_9748_p2[3]),
        .Q(xor_ln117_126_reg_23799[3]),
        .R(1'b0));
  FDRE \xor_ln117_126_reg_23799_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_126_fu_9748_p2[4]),
        .Q(xor_ln117_126_reg_23799[4]),
        .R(1'b0));
  FDRE \xor_ln117_126_reg_23799_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_126_fu_9748_p2[5]),
        .Q(xor_ln117_126_reg_23799[5]),
        .R(1'b0));
  FDRE \xor_ln117_126_reg_23799_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_126_fu_9748_p2[6]),
        .Q(xor_ln117_126_reg_23799[6]),
        .R(1'b0));
  FDRE \xor_ln117_126_reg_23799_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_126_fu_9748_p2[7]),
        .Q(xor_ln117_126_reg_23799[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_139_reg_23972[0]_i_1 
       (.I0(x_assign_97_reg_23894[7]),
        .I1(x_assign_98_reg_23910[7]),
        .I2(x_assign_98_reg_23910[0]),
        .I3(or_ln127_66_fu_10768_p3[1]),
        .I4(\reg_1877_reg_n_0_[0] ),
        .I5(clefia_s0_U_n_290),
        .O(xor_ln117_139_fu_10796_p2[0]));
  FDRE \xor_ln117_139_reg_23972_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_139_fu_10796_p2[0]),
        .Q(xor_ln117_139_reg_23972[0]),
        .R(1'b0));
  FDRE \xor_ln117_139_reg_23972_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_139_fu_10796_p2[1]),
        .Q(xor_ln117_139_reg_23972[1]),
        .R(1'b0));
  FDRE \xor_ln117_139_reg_23972_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_139_fu_10796_p2[2]),
        .Q(xor_ln117_139_reg_23972[2]),
        .R(1'b0));
  FDRE \xor_ln117_139_reg_23972_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_139_fu_10796_p2[3]),
        .Q(xor_ln117_139_reg_23972[3]),
        .R(1'b0));
  FDRE \xor_ln117_139_reg_23972_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_139_fu_10796_p2[4]),
        .Q(xor_ln117_139_reg_23972[4]),
        .R(1'b0));
  FDRE \xor_ln117_139_reg_23972_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_139_fu_10796_p2[5]),
        .Q(xor_ln117_139_reg_23972[5]),
        .R(1'b0));
  FDRE \xor_ln117_139_reg_23972_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_139_fu_10796_p2[6]),
        .Q(xor_ln117_139_reg_23972[6]),
        .R(1'b0));
  FDRE \xor_ln117_139_reg_23972_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_139_fu_10796_p2[7]),
        .Q(xor_ln117_139_reg_23972[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_140_reg_23977[0]_i_1 
       (.I0(or_ln127_65_fu_10762_p3[1]),
        .I1(x_assign_97_reg_23894[0]),
        .I2(x_assign_98_reg_23910[7]),
        .I3(x_assign_97_reg_23894[7]),
        .I4(reg_1890[0]),
        .I5(clefia_s1_U_n_239),
        .O(xor_ln117_140_fu_10824_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_140_reg_23977[1]_i_1 
       (.I0(x_assign_97_reg_23894[1]),
        .I1(x_assign_99_reg_23926[1]),
        .I2(x_assign_98_reg_23910[0]),
        .I3(x_assign_97_reg_23894[0]),
        .I4(reg_1890[1]),
        .I5(clefia_s1_U_n_238),
        .O(xor_ln117_140_fu_10824_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_140_reg_23977[2]_i_1 
       (.I0(x_assign_97_reg_23894[2]),
        .I1(x_assign_99_reg_23926[2]),
        .I2(or_ln127_64_fu_10756_p3[2]),
        .I3(or_ln127_63_fu_10750_p3[2]),
        .I4(reg_1890[2]),
        .I5(clefia_s1_U_n_236),
        .O(xor_ln117_140_fu_10824_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_140_reg_23977[3]_i_1 
       (.I0(x_assign_97_reg_23894[3]),
        .I1(x_assign_99_reg_23926[3]),
        .I2(or_ln127_64_fu_10756_p3[3]),
        .I3(or_ln127_63_fu_10750_p3[3]),
        .I4(reg_1890[3]),
        .I5(clefia_s1_U_n_233),
        .O(xor_ln117_140_fu_10824_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_140_reg_23977[4]_i_1 
       (.I0(reg_1890[4]),
        .I1(x_assign_97_reg_23894[4]),
        .I2(or_ln127_65_fu_10762_p3[5]),
        .I3(or_ln127_64_fu_10756_p3[4]),
        .I4(or_ln127_63_fu_10750_p3[4]),
        .I5(clefia_s1_U_n_270),
        .O(xor_ln117_140_fu_10824_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_140_reg_23977[5]_i_1 
       (.I0(or_ln127_65_fu_10762_p3[6]),
        .I1(x_assign_97_reg_23894[5]),
        .I2(x_assign_98_reg_23910[4]),
        .I3(x_assign_97_reg_23894[4]),
        .I4(reg_1890[5]),
        .I5(clefia_s1_U_n_232),
        .O(xor_ln117_140_fu_10824_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_140_reg_23977[6]_i_1 
       (.I0(x_assign_98_reg_23910[5]),
        .I1(x_assign_97_reg_23894[5]),
        .I2(reg_1890[6]),
        .I3(or_ln127_65_fu_10762_p3[7]),
        .I4(x_assign_97_reg_23894[6]),
        .I5(clefia_s1_U_n_229),
        .O(xor_ln117_140_fu_10824_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_140_reg_23977[7]_i_1 
       (.I0(clefia_s1_U_n_228),
        .I1(reg_1890[7]),
        .I2(x_assign_97_reg_23894[6]),
        .I3(x_assign_98_reg_23910[6]),
        .I4(x_assign_97_reg_23894[7]),
        .I5(x_assign_99_reg_23926[7]),
        .O(xor_ln117_140_fu_10824_p2[7]));
  FDRE \xor_ln117_140_reg_23977_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_140_fu_10824_p2[0]),
        .Q(xor_ln117_140_reg_23977[0]),
        .R(1'b0));
  FDRE \xor_ln117_140_reg_23977_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_140_fu_10824_p2[1]),
        .Q(xor_ln117_140_reg_23977[1]),
        .R(1'b0));
  FDRE \xor_ln117_140_reg_23977_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_140_fu_10824_p2[2]),
        .Q(xor_ln117_140_reg_23977[2]),
        .R(1'b0));
  FDRE \xor_ln117_140_reg_23977_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_140_fu_10824_p2[3]),
        .Q(xor_ln117_140_reg_23977[3]),
        .R(1'b0));
  FDRE \xor_ln117_140_reg_23977_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_140_fu_10824_p2[4]),
        .Q(xor_ln117_140_reg_23977[4]),
        .R(1'b0));
  FDRE \xor_ln117_140_reg_23977_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_140_fu_10824_p2[5]),
        .Q(xor_ln117_140_reg_23977[5]),
        .R(1'b0));
  FDRE \xor_ln117_140_reg_23977_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_140_fu_10824_p2[6]),
        .Q(xor_ln117_140_reg_23977[6]),
        .R(1'b0));
  FDRE \xor_ln117_140_reg_23977_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_140_fu_10824_p2[7]),
        .Q(xor_ln117_140_reg_23977[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_141_reg_23982[0]_i_1 
       (.I0(x_assign_99_reg_23926[7]),
        .I1(or_ln127_66_fu_10768_p3[0]),
        .I2(x_assign_98_reg_23910[0]),
        .I3(or_ln127_66_fu_10768_p3[1]),
        .I4(reg_1901[0]),
        .I5(clefia_s0_U_n_289),
        .O(xor_ln117_141_fu_10852_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_141_reg_23982[2]_i_1 
       (.I0(or_ln127_66_fu_10768_p3[2]),
        .I1(or_ln127_65_fu_10762_p3[2]),
        .I2(x_assign_96_reg_23888[2]),
        .I3(x_assign_98_reg_23910[2]),
        .I4(reg_1901[2]),
        .I5(clefia_s0_U_n_245),
        .O(xor_ln117_141_fu_10852_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_141_reg_23982[3]_i_1 
       (.I0(or_ln127_66_fu_10768_p3[3]),
        .I1(or_ln127_65_fu_10762_p3[3]),
        .I2(x_assign_96_reg_23888[3]),
        .I3(x_assign_98_reg_23910[3]),
        .I4(reg_1901[3]),
        .I5(clefia_s0_U_n_285),
        .O(xor_ln117_141_fu_10852_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_141_reg_23982[4]_i_1 
       (.I0(or_ln127_66_fu_10768_p3[4]),
        .I1(or_ln127_65_fu_10762_p3[4]),
        .I2(x_assign_98_reg_23910[4]),
        .I3(or_ln127_66_fu_10768_p3[5]),
        .I4(reg_1901[4]),
        .I5(clefia_s0_U_n_283),
        .O(xor_ln117_141_fu_10852_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_141_reg_23982[5]_i_1 
       (.I0(or_ln127_65_fu_10762_p3[5]),
        .I1(or_ln127_66_fu_10768_p3[5]),
        .I2(x_assign_98_reg_23910[5]),
        .I3(or_ln127_66_fu_10768_p3[6]),
        .I4(reg_1901[5]),
        .I5(clefia_s0_U_n_242),
        .O(xor_ln117_141_fu_10852_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_141_reg_23982[6]_i_1 
       (.I0(or_ln127_65_fu_10762_p3[6]),
        .I1(or_ln127_66_fu_10768_p3[6]),
        .I2(x_assign_98_reg_23910[6]),
        .I3(or_ln127_66_fu_10768_p3[7]),
        .I4(reg_1901[6]),
        .I5(clefia_s0_U_n_280),
        .O(xor_ln117_141_fu_10852_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_141_reg_23982[7]_i_1 
       (.I0(or_ln127_65_fu_10762_p3[7]),
        .I1(or_ln127_66_fu_10768_p3[7]),
        .I2(x_assign_98_reg_23910[7]),
        .I3(or_ln127_66_fu_10768_p3[0]),
        .I4(reg_1901[7]),
        .I5(clefia_s0_U_n_277),
        .O(xor_ln117_141_fu_10852_p2[7]));
  FDRE \xor_ln117_141_reg_23982_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_141_fu_10852_p2[0]),
        .Q(xor_ln117_141_reg_23982[0]),
        .R(1'b0));
  FDRE \xor_ln117_141_reg_23982_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_141_fu_10852_p2[1]),
        .Q(xor_ln117_141_reg_23982[1]),
        .R(1'b0));
  FDRE \xor_ln117_141_reg_23982_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_141_fu_10852_p2[2]),
        .Q(xor_ln117_141_reg_23982[2]),
        .R(1'b0));
  FDRE \xor_ln117_141_reg_23982_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_141_fu_10852_p2[3]),
        .Q(xor_ln117_141_reg_23982[3]),
        .R(1'b0));
  FDRE \xor_ln117_141_reg_23982_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_141_fu_10852_p2[4]),
        .Q(xor_ln117_141_reg_23982[4]),
        .R(1'b0));
  FDRE \xor_ln117_141_reg_23982_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_141_fu_10852_p2[5]),
        .Q(xor_ln117_141_reg_23982[5]),
        .R(1'b0));
  FDRE \xor_ln117_141_reg_23982_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_141_fu_10852_p2[6]),
        .Q(xor_ln117_141_reg_23982[6]),
        .R(1'b0));
  FDRE \xor_ln117_141_reg_23982_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_141_fu_10852_p2[7]),
        .Q(xor_ln117_141_reg_23982[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_142_reg_23987[0]_i_1 
       (.I0(x_assign_99_reg_23926[7]),
        .I1(or_ln127_66_fu_10768_p3[0]),
        .I2(x_assign_97_reg_23894[0]),
        .I3(or_ln127_65_fu_10762_p3[1]),
        .I4(\reg_1896_reg_n_0_[0] ),
        .I5(clefia_s1_U_n_277),
        .O(xor_ln117_142_fu_10880_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_142_reg_23987[2]_i_1 
       (.I0(x_assign_97_reg_23894[2]),
        .I1(x_assign_99_reg_23926[2]),
        .I2(or_ln127_65_fu_10762_p3[2]),
        .I3(or_ln127_66_fu_10768_p3[2]),
        .I4(\reg_1896_reg_n_0_[2] ),
        .I5(clefia_s1_U_n_244),
        .O(xor_ln117_142_fu_10880_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_142_reg_23987[3]_i_1 
       (.I0(x_assign_97_reg_23894[3]),
        .I1(x_assign_99_reg_23926[3]),
        .I2(or_ln127_65_fu_10762_p3[3]),
        .I3(or_ln127_66_fu_10768_p3[3]),
        .I4(\reg_1896_reg_n_0_[3] ),
        .I5(clefia_s1_U_n_275),
        .O(xor_ln117_142_fu_10880_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_142_reg_23987[4]_i_1 
       (.I0(or_ln127_66_fu_10768_p3[4]),
        .I1(or_ln127_65_fu_10762_p3[4]),
        .I2(x_assign_97_reg_23894[4]),
        .I3(or_ln127_65_fu_10762_p3[5]),
        .I4(\reg_1896_reg_n_0_[4] ),
        .I5(clefia_s1_U_n_274),
        .O(xor_ln117_142_fu_10880_p2[4]));
  FDRE \xor_ln117_142_reg_23987_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_142_fu_10880_p2[0]),
        .Q(xor_ln117_142_reg_23987[0]),
        .R(1'b0));
  FDRE \xor_ln117_142_reg_23987_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_142_fu_10880_p2[1]),
        .Q(xor_ln117_142_reg_23987[1]),
        .R(1'b0));
  FDRE \xor_ln117_142_reg_23987_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_142_fu_10880_p2[2]),
        .Q(xor_ln117_142_reg_23987[2]),
        .R(1'b0));
  FDRE \xor_ln117_142_reg_23987_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_142_fu_10880_p2[3]),
        .Q(xor_ln117_142_reg_23987[3]),
        .R(1'b0));
  FDRE \xor_ln117_142_reg_23987_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_142_fu_10880_p2[4]),
        .Q(xor_ln117_142_reg_23987[4]),
        .R(1'b0));
  FDRE \xor_ln117_142_reg_23987_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_142_fu_10880_p2[5]),
        .Q(xor_ln117_142_reg_23987[5]),
        .R(1'b0));
  FDRE \xor_ln117_142_reg_23987_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_142_fu_10880_p2[6]),
        .Q(xor_ln117_142_reg_23987[6]),
        .R(1'b0));
  FDRE \xor_ln117_142_reg_23987_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_142_fu_10880_p2[7]),
        .Q(xor_ln117_142_reg_23987[7]),
        .R(1'b0));
  FDRE \xor_ln117_14_reg_22679_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_14_fu_2902_p2[0]),
        .Q(xor_ln117_14_reg_22679[0]),
        .R(1'b0));
  FDRE \xor_ln117_14_reg_22679_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_14_fu_2902_p2[1]),
        .Q(xor_ln117_14_reg_22679[1]),
        .R(1'b0));
  FDRE \xor_ln117_14_reg_22679_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_14_fu_2902_p2[2]),
        .Q(xor_ln117_14_reg_22679[2]),
        .R(1'b0));
  FDRE \xor_ln117_14_reg_22679_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_14_fu_2902_p2[3]),
        .Q(xor_ln117_14_reg_22679[3]),
        .R(1'b0));
  FDRE \xor_ln117_14_reg_22679_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_14_fu_2902_p2[4]),
        .Q(xor_ln117_14_reg_22679[4]),
        .R(1'b0));
  FDRE \xor_ln117_14_reg_22679_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_14_fu_2902_p2[5]),
        .Q(xor_ln117_14_reg_22679[5]),
        .R(1'b0));
  FDRE \xor_ln117_14_reg_22679_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_14_fu_2902_p2[6]),
        .Q(xor_ln117_14_reg_22679[6]),
        .R(1'b0));
  FDRE \xor_ln117_14_reg_22679_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln117_14_fu_2902_p2[7]),
        .Q(xor_ln117_14_reg_22679[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_150_reg_24283[0]_i_1 
       (.I0(x_assign_102_reg_24204[6]),
        .I1(x_assign_105_reg_24226[6]),
        .I2(x_assign_100_reg_24188[0]),
        .I3(x_assign_105_reg_24226[0]),
        .I4(\reg_1846_reg_n_0_[0] ),
        .I5(xor_ln117_110_reg_23611[0]),
        .O(xor_ln117_150_fu_12733_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_150_reg_24283[1]_i_1 
       (.I0(x_assign_102_reg_24204[7]),
        .I1(x_assign_105_reg_24226[7]),
        .I2(x_assign_100_reg_24188[1]),
        .I3(x_assign_105_reg_24226[1]),
        .I4(\reg_1846_reg_n_0_[1] ),
        .I5(xor_ln117_110_reg_23611[1]),
        .O(xor_ln117_150_fu_12733_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_150_reg_24283[2]_i_1 
       (.I0(x_assign_105_reg_24226[2]),
        .I1(x_assign_100_reg_24188[2]),
        .I2(xor_ln117_110_reg_23611[2]),
        .I3(\reg_1846_reg_n_0_[2] ),
        .I4(or_ln127_70_fu_12625_p3[2]),
        .I5(or_ln127_69_fu_12619_p3[2]),
        .O(xor_ln117_150_fu_12733_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_150_reg_24283[3]_i_1 
       (.I0(or_ln127_69_fu_12619_p3[3]),
        .I1(or_ln127_70_fu_12625_p3[3]),
        .I2(\reg_1846_reg_n_0_[3] ),
        .I3(xor_ln117_110_reg_23611[3]),
        .I4(x_assign_100_reg_24188[3]),
        .I5(x_assign_105_reg_24226[3]),
        .O(xor_ln117_150_fu_12733_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_150_reg_24283[4]_i_1 
       (.I0(or_ln127_67_fu_12607_p3[6]),
        .I1(x_assign_105_reg_24226[4]),
        .I2(or_ln127_70_fu_12625_p3[4]),
        .I3(or_ln127_69_fu_12619_p3[4]),
        .I4(\reg_1846_reg_n_0_[4] ),
        .I5(xor_ln117_110_reg_23611[4]),
        .O(xor_ln117_150_fu_12733_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_150_reg_24283[5]_i_1 
       (.I0(or_ln127_67_fu_12607_p3[7]),
        .I1(x_assign_105_reg_24226[5]),
        .I2(or_ln127_70_fu_12625_p3[5]),
        .I3(or_ln127_69_fu_12619_p3[5]),
        .I4(\reg_1846_reg_n_0_[5] ),
        .I5(xor_ln117_110_reg_23611[5]),
        .O(xor_ln117_150_fu_12733_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_150_reg_24283[6]_i_1 
       (.I0(xor_ln117_110_reg_23611[6]),
        .I1(\reg_1846_reg_n_0_[6] ),
        .I2(or_ln127_70_fu_12625_p3[6]),
        .I3(x_assign_105_reg_24226[4]),
        .I4(x_assign_100_reg_24188[6]),
        .I5(x_assign_105_reg_24226[6]),
        .O(xor_ln117_150_fu_12733_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_150_reg_24283[7]_i_1 
       (.I0(xor_ln117_110_reg_23611[7]),
        .I1(\reg_1846_reg_n_0_[7] ),
        .I2(or_ln127_70_fu_12625_p3[7]),
        .I3(x_assign_105_reg_24226[5]),
        .I4(x_assign_100_reg_24188[7]),
        .I5(x_assign_105_reg_24226[7]),
        .O(xor_ln117_150_fu_12733_p2[7]));
  FDRE \xor_ln117_150_reg_24283_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_150_fu_12733_p2[0]),
        .Q(xor_ln117_150_reg_24283[0]),
        .R(1'b0));
  FDRE \xor_ln117_150_reg_24283_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_150_fu_12733_p2[1]),
        .Q(xor_ln117_150_reg_24283[1]),
        .R(1'b0));
  FDRE \xor_ln117_150_reg_24283_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_150_fu_12733_p2[2]),
        .Q(xor_ln117_150_reg_24283[2]),
        .R(1'b0));
  FDRE \xor_ln117_150_reg_24283_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_150_fu_12733_p2[3]),
        .Q(xor_ln117_150_reg_24283[3]),
        .R(1'b0));
  FDRE \xor_ln117_150_reg_24283_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_150_fu_12733_p2[4]),
        .Q(xor_ln117_150_reg_24283[4]),
        .R(1'b0));
  FDRE \xor_ln117_150_reg_24283_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_150_fu_12733_p2[5]),
        .Q(xor_ln117_150_reg_24283[5]),
        .R(1'b0));
  FDRE \xor_ln117_150_reg_24283_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_150_fu_12733_p2[6]),
        .Q(xor_ln117_150_reg_24283[6]),
        .R(1'b0));
  FDRE \xor_ln117_150_reg_24283_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_150_fu_12733_p2[7]),
        .Q(xor_ln117_150_reg_24283[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_155_reg_24160[0]_i_1 
       (.I0(clefia_s1_U_n_105),
        .I1(\reg_1862_reg_n_0_[0] ),
        .I2(or_ln127_72_fu_11888_p3[1]),
        .I3(or_ln127_74_fu_11900_p3[1]),
        .I4(x_assign_109_reg_24082[7]),
        .I5(or_ln127_72_fu_11888_p3[0]),
        .O(xor_ln117_155_fu_11928_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_155_reg_24160[1]_i_1 
       (.I0(clefia_s1_U_n_104),
        .I1(x_assign_108_reg_24076[1]),
        .I2(x_assign_110_reg_24098[1]),
        .I3(or_ln127_72_fu_11888_p3[1]),
        .I4(or_ln127_71_fu_11882_p3[1]),
        .I5(\reg_1862_reg_n_0_[1] ),
        .O(xor_ln117_155_fu_11928_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_155_reg_24160[2]_i_1 
       (.I0(clefia_s1_U_n_103),
        .I1(\reg_1862_reg_n_0_[2] ),
        .I2(x_assign_108_reg_24076[2]),
        .I3(x_assign_110_reg_24098[2]),
        .I4(or_ln127_71_fu_11882_p3[2]),
        .I5(or_ln127_72_fu_11888_p3[2]),
        .O(xor_ln117_155_fu_11928_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_155_reg_24160[3]_i_1 
       (.I0(clefia_s1_U_n_102),
        .I1(\reg_1862_reg_n_0_[3] ),
        .I2(x_assign_108_reg_24076[3]),
        .I3(x_assign_110_reg_24098[3]),
        .I4(or_ln127_71_fu_11882_p3[3]),
        .I5(or_ln127_72_fu_11888_p3[3]),
        .O(xor_ln117_155_fu_11928_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_155_reg_24160[4]_i_1 
       (.I0(clefia_s1_U_n_101),
        .I1(\reg_1862_reg_n_0_[4] ),
        .I2(or_ln127_72_fu_11888_p3[5]),
        .I3(or_ln127_74_fu_11900_p3[5]),
        .I4(or_ln127_72_fu_11888_p3[4]),
        .I5(or_ln127_71_fu_11882_p3[4]),
        .O(xor_ln117_155_fu_11928_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_155_reg_24160[5]_i_1 
       (.I0(clefia_s1_U_n_100),
        .I1(\reg_1862_reg_n_0_[5] ),
        .I2(or_ln127_72_fu_11888_p3[6]),
        .I3(or_ln127_74_fu_11900_p3[6]),
        .I4(or_ln127_71_fu_11882_p3[5]),
        .I5(or_ln127_72_fu_11888_p3[5]),
        .O(xor_ln117_155_fu_11928_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_155_reg_24160[6]_i_1 
       (.I0(clefia_s1_U_n_99),
        .I1(\reg_1862_reg_n_0_[6] ),
        .I2(or_ln127_72_fu_11888_p3[7]),
        .I3(or_ln127_74_fu_11900_p3[7]),
        .I4(or_ln127_71_fu_11882_p3[6]),
        .I5(or_ln127_72_fu_11888_p3[6]),
        .O(xor_ln117_155_fu_11928_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_155_reg_24160[7]_i_1 
       (.I0(clefia_s1_U_n_98),
        .I1(\reg_1862_reg_n_0_[7] ),
        .I2(or_ln127_72_fu_11888_p3[0]),
        .I3(x_assign_108_reg_24076[7]),
        .I4(or_ln127_71_fu_11882_p3[7]),
        .I5(or_ln127_72_fu_11888_p3[7]),
        .O(xor_ln117_155_fu_11928_p2[7]));
  FDRE \xor_ln117_155_reg_24160_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_155_fu_11928_p2[0]),
        .Q(xor_ln117_155_reg_24160[0]),
        .R(1'b0));
  FDRE \xor_ln117_155_reg_24160_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_155_fu_11928_p2[1]),
        .Q(xor_ln117_155_reg_24160[1]),
        .R(1'b0));
  FDRE \xor_ln117_155_reg_24160_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_155_fu_11928_p2[2]),
        .Q(xor_ln117_155_reg_24160[2]),
        .R(1'b0));
  FDRE \xor_ln117_155_reg_24160_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_155_fu_11928_p2[3]),
        .Q(xor_ln117_155_reg_24160[3]),
        .R(1'b0));
  FDRE \xor_ln117_155_reg_24160_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_155_fu_11928_p2[4]),
        .Q(xor_ln117_155_reg_24160[4]),
        .R(1'b0));
  FDRE \xor_ln117_155_reg_24160_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_155_fu_11928_p2[5]),
        .Q(xor_ln117_155_reg_24160[5]),
        .R(1'b0));
  FDRE \xor_ln117_155_reg_24160_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_155_fu_11928_p2[6]),
        .Q(xor_ln117_155_reg_24160[6]),
        .R(1'b0));
  FDRE \xor_ln117_155_reg_24160_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_155_fu_11928_p2[7]),
        .Q(xor_ln117_155_reg_24160[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_156_reg_24166[0]_i_1 
       (.I0(or_ln127_72_fu_11888_p3[0]),
        .I1(x_assign_109_reg_24082[7]),
        .I2(x_assign_111_reg_24114[0]),
        .I3(or_ln127_71_fu_11882_p3[1]),
        .I4(reg_1839[0]),
        .I5(clefia_s1_U_n_405),
        .O(xor_ln117_156_fu_11956_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_156_reg_24166[1]_i_1 
       (.I0(reg_1839[1]),
        .I1(or_ln127_71_fu_11882_p3[1]),
        .I2(or_ln127_72_fu_11888_p3[1]),
        .I3(x_assign_111_reg_24114[1]),
        .I4(x_assign_109_reg_24082[1]),
        .I5(clefia_s1_U_n_404),
        .O(xor_ln117_156_fu_11956_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_156_reg_24166[2]_i_1 
       (.I0(or_ln127_72_fu_11888_p3[2]),
        .I1(or_ln127_71_fu_11882_p3[2]),
        .I2(x_assign_111_reg_24114[2]),
        .I3(x_assign_109_reg_24082[2]),
        .I4(reg_1839[2]),
        .I5(clefia_s1_U_n_403),
        .O(xor_ln117_156_fu_11956_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_156_reg_24166[5]_i_1 
       (.I0(or_ln127_72_fu_11888_p3[5]),
        .I1(or_ln127_71_fu_11882_p3[5]),
        .I2(x_assign_111_reg_24114[5]),
        .I3(or_ln127_71_fu_11882_p3[6]),
        .I4(reg_1839[5]),
        .I5(clefia_s1_U_n_400),
        .O(xor_ln117_156_fu_11956_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_156_reg_24166[6]_i_1 
       (.I0(or_ln127_72_fu_11888_p3[6]),
        .I1(or_ln127_71_fu_11882_p3[6]),
        .I2(x_assign_111_reg_24114[6]),
        .I3(or_ln127_71_fu_11882_p3[7]),
        .I4(reg_1839[6]),
        .I5(clefia_s1_U_n_399),
        .O(xor_ln117_156_fu_11956_p2[6]));
  FDRE \xor_ln117_156_reg_24166_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_156_fu_11956_p2[0]),
        .Q(xor_ln117_156_reg_24166[0]),
        .R(1'b0));
  FDRE \xor_ln117_156_reg_24166_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_156_fu_11956_p2[1]),
        .Q(xor_ln117_156_reg_24166[1]),
        .R(1'b0));
  FDRE \xor_ln117_156_reg_24166_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_156_fu_11956_p2[2]),
        .Q(xor_ln117_156_reg_24166[2]),
        .R(1'b0));
  FDRE \xor_ln117_156_reg_24166_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_156_fu_11956_p2[3]),
        .Q(xor_ln117_156_reg_24166[3]),
        .R(1'b0));
  FDRE \xor_ln117_156_reg_24166_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_156_fu_11956_p2[4]),
        .Q(xor_ln117_156_reg_24166[4]),
        .R(1'b0));
  FDRE \xor_ln117_156_reg_24166_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_156_fu_11956_p2[5]),
        .Q(xor_ln117_156_reg_24166[5]),
        .R(1'b0));
  FDRE \xor_ln117_156_reg_24166_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_156_fu_11956_p2[6]),
        .Q(xor_ln117_156_reg_24166[6]),
        .R(1'b0));
  FDRE \xor_ln117_156_reg_24166_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_156_fu_11956_p2[7]),
        .Q(xor_ln117_156_reg_24166[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_157_reg_24171[0]_i_1 
       (.I0(clefia_s1_U_n_110),
        .I1(reg_1870[0]),
        .I2(x_assign_108_reg_24076[7]),
        .I3(x_assign_111_reg_24114[7]),
        .I4(or_ln127_74_fu_11900_p3[1]),
        .I5(or_ln127_72_fu_11888_p3[1]),
        .O(xor_ln117_157_fu_11984_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_157_reg_24171[1]_i_1 
       (.I0(clefia_s1_U_n_111),
        .I1(reg_1870[1]),
        .I2(or_ln127_74_fu_11900_p3[1]),
        .I3(x_assign_111_reg_24114[0]),
        .I4(x_assign_110_reg_24098[1]),
        .I5(x_assign_108_reg_24076[1]),
        .O(xor_ln117_157_fu_11984_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_157_reg_24171[2]_i_1 
       (.I0(clefia_s1_U_n_112),
        .I1(reg_1870[2]),
        .I2(or_ln127_74_fu_11900_p3[2]),
        .I3(or_ln127_73_fu_11894_p3[2]),
        .I4(x_assign_110_reg_24098[2]),
        .I5(x_assign_108_reg_24076[2]),
        .O(xor_ln117_157_fu_11984_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_157_reg_24171[3]_i_1 
       (.I0(clefia_s1_U_n_113),
        .I1(reg_1870[3]),
        .I2(or_ln127_74_fu_11900_p3[3]),
        .I3(or_ln127_73_fu_11894_p3[3]),
        .I4(x_assign_110_reg_24098[3]),
        .I5(x_assign_108_reg_24076[3]),
        .O(xor_ln117_157_fu_11984_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_157_reg_24171[4]_i_1 
       (.I0(clefia_s1_U_n_114),
        .I1(or_ln127_74_fu_11900_p3[4]),
        .I2(or_ln127_73_fu_11894_p3[4]),
        .I3(or_ln127_72_fu_11888_p3[5]),
        .I4(or_ln127_74_fu_11900_p3[5]),
        .I5(reg_1870[4]),
        .O(xor_ln117_157_fu_11984_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_157_reg_24171[5]_i_1 
       (.I0(clefia_s1_U_n_116),
        .I1(reg_1870[5]),
        .I2(or_ln127_74_fu_11900_p3[5]),
        .I3(x_assign_111_reg_24114[4]),
        .I4(or_ln127_74_fu_11900_p3[6]),
        .I5(or_ln127_72_fu_11888_p3[6]),
        .O(xor_ln117_157_fu_11984_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_157_reg_24171[6]_i_1 
       (.I0(clefia_s1_U_n_118),
        .I1(reg_1870[6]),
        .I2(or_ln127_74_fu_11900_p3[6]),
        .I3(x_assign_111_reg_24114[5]),
        .I4(or_ln127_74_fu_11900_p3[7]),
        .I5(or_ln127_72_fu_11888_p3[7]),
        .O(xor_ln117_157_fu_11984_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_157_reg_24171[7]_i_1 
       (.I0(clefia_s1_U_n_120),
        .I1(reg_1870[7]),
        .I2(or_ln127_74_fu_11900_p3[7]),
        .I3(x_assign_111_reg_24114[6]),
        .I4(x_assign_108_reg_24076[7]),
        .I5(or_ln127_72_fu_11888_p3[0]),
        .O(xor_ln117_157_fu_11984_p2[7]));
  FDRE \xor_ln117_157_reg_24171_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_157_fu_11984_p2[0]),
        .Q(xor_ln117_157_reg_24171[0]),
        .R(1'b0));
  FDRE \xor_ln117_157_reg_24171_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_157_fu_11984_p2[1]),
        .Q(xor_ln117_157_reg_24171[1]),
        .R(1'b0));
  FDRE \xor_ln117_157_reg_24171_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_157_fu_11984_p2[2]),
        .Q(xor_ln117_157_reg_24171[2]),
        .R(1'b0));
  FDRE \xor_ln117_157_reg_24171_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_157_fu_11984_p2[3]),
        .Q(xor_ln117_157_reg_24171[3]),
        .R(1'b0));
  FDRE \xor_ln117_157_reg_24171_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_157_fu_11984_p2[4]),
        .Q(xor_ln117_157_reg_24171[4]),
        .R(1'b0));
  FDRE \xor_ln117_157_reg_24171_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_157_fu_11984_p2[5]),
        .Q(xor_ln117_157_reg_24171[5]),
        .R(1'b0));
  FDRE \xor_ln117_157_reg_24171_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_157_fu_11984_p2[6]),
        .Q(xor_ln117_157_reg_24171[6]),
        .R(1'b0));
  FDRE \xor_ln117_157_reg_24171_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_157_fu_11984_p2[7]),
        .Q(xor_ln117_157_reg_24171[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_158_reg_24177[0]_i_1 
       (.I0(clefia_s0_U_n_117),
        .I1(reg_1883[0]),
        .I2(x_assign_108_reg_24076[7]),
        .I3(x_assign_111_reg_24114[7]),
        .I4(x_assign_111_reg_24114[0]),
        .I5(or_ln127_71_fu_11882_p3[1]),
        .O(xor_ln117_158_fu_12012_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_158_reg_24177[1]_i_1 
       (.I0(clefia_s0_U_n_123),
        .I1(x_assign_109_reg_24082[1]),
        .I2(x_assign_111_reg_24114[1]),
        .I3(or_ln127_74_fu_11900_p3[1]),
        .I4(x_assign_111_reg_24114[0]),
        .I5(reg_1883[1]),
        .O(xor_ln117_158_fu_12012_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_158_reg_24177[2]_i_1 
       (.I0(clefia_s0_U_n_124),
        .I1(reg_1883[2]),
        .I2(or_ln127_74_fu_11900_p3[2]),
        .I3(or_ln127_73_fu_11894_p3[2]),
        .I4(x_assign_111_reg_24114[2]),
        .I5(x_assign_109_reg_24082[2]),
        .O(xor_ln117_158_fu_12012_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_158_reg_24177[3]_i_1 
       (.I0(clefia_s0_U_n_126),
        .I1(reg_1883[3]),
        .I2(or_ln127_74_fu_11900_p3[3]),
        .I3(or_ln127_73_fu_11894_p3[3]),
        .I4(x_assign_111_reg_24114[3]),
        .I5(x_assign_109_reg_24082[3]),
        .O(xor_ln117_158_fu_12012_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_158_reg_24177[4]_i_1 
       (.I0(clefia_s0_U_n_127),
        .I1(reg_1883[4]),
        .I2(or_ln127_74_fu_11900_p3[4]),
        .I3(or_ln127_73_fu_11894_p3[4]),
        .I4(x_assign_111_reg_24114[4]),
        .I5(or_ln127_71_fu_11882_p3[5]),
        .O(xor_ln117_158_fu_12012_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_158_reg_24177[5]_i_1 
       (.I0(clefia_s0_U_n_135),
        .I1(reg_1883[5]),
        .I2(or_ln127_71_fu_11882_p3[6]),
        .I3(x_assign_111_reg_24114[5]),
        .I4(x_assign_111_reg_24114[4]),
        .I5(or_ln127_74_fu_11900_p3[5]),
        .O(xor_ln117_158_fu_12012_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_158_reg_24177[6]_i_1 
       (.I0(clefia_s0_U_n_136),
        .I1(reg_1883[6]),
        .I2(or_ln127_71_fu_11882_p3[7]),
        .I3(x_assign_111_reg_24114[6]),
        .I4(x_assign_111_reg_24114[5]),
        .I5(or_ln127_74_fu_11900_p3[6]),
        .O(xor_ln117_158_fu_12012_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_158_reg_24177[7]_i_1 
       (.I0(clefia_s0_U_n_137),
        .I1(reg_1883[7]),
        .I2(x_assign_111_reg_24114[7]),
        .I3(x_assign_109_reg_24082[7]),
        .I4(x_assign_111_reg_24114[6]),
        .I5(or_ln127_74_fu_11900_p3[7]),
        .O(xor_ln117_158_fu_12012_p2[7]));
  FDRE \xor_ln117_158_reg_24177_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_158_fu_12012_p2[0]),
        .Q(xor_ln117_158_reg_24177[0]),
        .R(1'b0));
  FDRE \xor_ln117_158_reg_24177_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_158_fu_12012_p2[1]),
        .Q(xor_ln117_158_reg_24177[1]),
        .R(1'b0));
  FDRE \xor_ln117_158_reg_24177_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_158_fu_12012_p2[2]),
        .Q(xor_ln117_158_reg_24177[2]),
        .R(1'b0));
  FDRE \xor_ln117_158_reg_24177_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_158_fu_12012_p2[3]),
        .Q(xor_ln117_158_reg_24177[3]),
        .R(1'b0));
  FDRE \xor_ln117_158_reg_24177_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_158_fu_12012_p2[4]),
        .Q(xor_ln117_158_reg_24177[4]),
        .R(1'b0));
  FDRE \xor_ln117_158_reg_24177_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_158_fu_12012_p2[5]),
        .Q(xor_ln117_158_reg_24177[5]),
        .R(1'b0));
  FDRE \xor_ln117_158_reg_24177_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_158_fu_12012_p2[6]),
        .Q(xor_ln117_158_reg_24177[6]),
        .R(1'b0));
  FDRE \xor_ln117_158_reg_24177_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_158_fu_12012_p2[7]),
        .Q(xor_ln117_158_reg_24177[7]),
        .R(1'b0));
  FDRE \xor_ln117_15_reg_22711_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_15_fu_3020_p2[0]),
        .Q(xor_ln117_15_reg_22711[0]),
        .R(1'b0));
  FDRE \xor_ln117_15_reg_22711_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_15_fu_3020_p2[1]),
        .Q(xor_ln117_15_reg_22711[1]),
        .R(1'b0));
  FDRE \xor_ln117_15_reg_22711_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_15_fu_3020_p2[2]),
        .Q(xor_ln117_15_reg_22711[2]),
        .R(1'b0));
  FDRE \xor_ln117_15_reg_22711_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_15_fu_3020_p2[3]),
        .Q(xor_ln117_15_reg_22711[3]),
        .R(1'b0));
  FDRE \xor_ln117_15_reg_22711_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_15_fu_3020_p2[4]),
        .Q(xor_ln117_15_reg_22711[4]),
        .R(1'b0));
  FDRE \xor_ln117_15_reg_22711_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_15_fu_3020_p2[5]),
        .Q(xor_ln117_15_reg_22711[5]),
        .R(1'b0));
  FDRE \xor_ln117_15_reg_22711_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_15_fu_3020_p2[6]),
        .Q(xor_ln117_15_reg_22711[6]),
        .R(1'b0));
  FDRE \xor_ln117_15_reg_22711_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_15_fu_3020_p2[7]),
        .Q(xor_ln117_15_reg_22711[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln117_164_reg_24415[2]_i_2 
       (.I0(or_ln127_77_fu_13670_p3[2]),
        .I1(or_ln127_78_fu_13676_p3[2]),
        .O(\xor_ln117_164_reg_24415[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln117_164_reg_24415[3]_i_2 
       (.I0(or_ln127_77_fu_13670_p3[3]),
        .I1(or_ln127_78_fu_13676_p3[3]),
        .O(\xor_ln117_164_reg_24415[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln117_164_reg_24415[4]_i_2 
       (.I0(or_ln127_77_fu_13670_p3[4]),
        .I1(or_ln127_78_fu_13676_p3[4]),
        .O(\xor_ln117_164_reg_24415[4]_i_2_n_0 ));
  FDRE \xor_ln117_164_reg_24415_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_164_fu_13704_p2[0]),
        .Q(xor_ln117_164_reg_24415[0]),
        .R(1'b0));
  FDRE \xor_ln117_164_reg_24415_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_164_fu_13704_p2[1]),
        .Q(xor_ln117_164_reg_24415[1]),
        .R(1'b0));
  FDRE \xor_ln117_164_reg_24415_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_164_fu_13704_p2[2]),
        .Q(xor_ln117_164_reg_24415[2]),
        .R(1'b0));
  FDRE \xor_ln117_164_reg_24415_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_164_fu_13704_p2[3]),
        .Q(xor_ln117_164_reg_24415[3]),
        .R(1'b0));
  FDRE \xor_ln117_164_reg_24415_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_164_fu_13704_p2[4]),
        .Q(xor_ln117_164_reg_24415[4]),
        .R(1'b0));
  FDRE \xor_ln117_164_reg_24415_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_164_fu_13704_p2[5]),
        .Q(xor_ln117_164_reg_24415[5]),
        .R(1'b0));
  FDRE \xor_ln117_164_reg_24415_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_164_fu_13704_p2[6]),
        .Q(xor_ln117_164_reg_24415[6]),
        .R(1'b0));
  FDRE \xor_ln117_164_reg_24415_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_164_fu_13704_p2[7]),
        .Q(xor_ln117_164_reg_24415[7]),
        .R(1'b0));
  FDRE \xor_ln117_166_reg_24420_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_166_fu_13731_p2[0]),
        .Q(xor_ln117_166_reg_24420[0]),
        .R(1'b0));
  FDRE \xor_ln117_166_reg_24420_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_166_fu_13731_p2[1]),
        .Q(xor_ln117_166_reg_24420[1]),
        .R(1'b0));
  FDRE \xor_ln117_166_reg_24420_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_166_fu_13731_p2[2]),
        .Q(xor_ln117_166_reg_24420[2]),
        .R(1'b0));
  FDRE \xor_ln117_166_reg_24420_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_166_fu_13731_p2[3]),
        .Q(xor_ln117_166_reg_24420[3]),
        .R(1'b0));
  FDRE \xor_ln117_166_reg_24420_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_166_fu_13731_p2[4]),
        .Q(xor_ln117_166_reg_24420[4]),
        .R(1'b0));
  FDRE \xor_ln117_166_reg_24420_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_166_fu_13731_p2[5]),
        .Q(xor_ln117_166_reg_24420[5]),
        .R(1'b0));
  FDRE \xor_ln117_166_reg_24420_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_166_fu_13731_p2[6]),
        .Q(xor_ln117_166_reg_24420[6]),
        .R(1'b0));
  FDRE \xor_ln117_166_reg_24420_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_166_fu_13731_p2[7]),
        .Q(xor_ln117_166_reg_24420[7]),
        .R(1'b0));
  FDRE \xor_ln117_171_reg_24303_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_171_fu_13053_p2[0]),
        .Q(xor_ln117_171_reg_24303[0]),
        .R(1'b0));
  FDRE \xor_ln117_171_reg_24303_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_171_fu_13053_p2[1]),
        .Q(xor_ln117_171_reg_24303[1]),
        .R(1'b0));
  FDRE \xor_ln117_171_reg_24303_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_171_fu_13053_p2[2]),
        .Q(xor_ln117_171_reg_24303[2]),
        .R(1'b0));
  FDRE \xor_ln117_171_reg_24303_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_171_fu_13053_p2[3]),
        .Q(xor_ln117_171_reg_24303[3]),
        .R(1'b0));
  FDRE \xor_ln117_171_reg_24303_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_171_fu_13053_p2[4]),
        .Q(xor_ln117_171_reg_24303[4]),
        .R(1'b0));
  FDRE \xor_ln117_171_reg_24303_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_171_fu_13053_p2[5]),
        .Q(xor_ln117_171_reg_24303[5]),
        .R(1'b0));
  FDRE \xor_ln117_171_reg_24303_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_171_fu_13053_p2[6]),
        .Q(xor_ln117_171_reg_24303[6]),
        .R(1'b0));
  FDRE \xor_ln117_171_reg_24303_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_171_fu_13053_p2[7]),
        .Q(xor_ln117_171_reg_24303[7]),
        .R(1'b0));
  FDRE \xor_ln117_172_reg_24309_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_172_fu_13083_p2[0]),
        .Q(xor_ln117_172_reg_24309[0]),
        .R(1'b0));
  FDRE \xor_ln117_172_reg_24309_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_172_fu_13083_p2[1]),
        .Q(xor_ln117_172_reg_24309[1]),
        .R(1'b0));
  FDRE \xor_ln117_172_reg_24309_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_172_fu_13083_p2[2]),
        .Q(xor_ln117_172_reg_24309[2]),
        .R(1'b0));
  FDRE \xor_ln117_172_reg_24309_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_172_fu_13083_p2[3]),
        .Q(xor_ln117_172_reg_24309[3]),
        .R(1'b0));
  FDRE \xor_ln117_172_reg_24309_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_172_fu_13083_p2[4]),
        .Q(xor_ln117_172_reg_24309[4]),
        .R(1'b0));
  FDRE \xor_ln117_172_reg_24309_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_172_fu_13083_p2[5]),
        .Q(xor_ln117_172_reg_24309[5]),
        .R(1'b0));
  FDRE \xor_ln117_172_reg_24309_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_172_fu_13083_p2[6]),
        .Q(xor_ln117_172_reg_24309[6]),
        .R(1'b0));
  FDRE \xor_ln117_172_reg_24309_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_172_fu_13083_p2[7]),
        .Q(xor_ln117_172_reg_24309[7]),
        .R(1'b0));
  FDRE \xor_ln117_173_reg_24315_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_173_fu_13112_p2[0]),
        .Q(xor_ln117_173_reg_24315[0]),
        .R(1'b0));
  FDRE \xor_ln117_173_reg_24315_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_173_fu_13112_p2[1]),
        .Q(xor_ln117_173_reg_24315[1]),
        .R(1'b0));
  FDRE \xor_ln117_173_reg_24315_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_173_fu_13112_p2[2]),
        .Q(xor_ln117_173_reg_24315[2]),
        .R(1'b0));
  FDRE \xor_ln117_173_reg_24315_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_173_fu_13112_p2[3]),
        .Q(xor_ln117_173_reg_24315[3]),
        .R(1'b0));
  FDRE \xor_ln117_173_reg_24315_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_173_fu_13112_p2[4]),
        .Q(xor_ln117_173_reg_24315[4]),
        .R(1'b0));
  FDRE \xor_ln117_173_reg_24315_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_173_fu_13112_p2[5]),
        .Q(xor_ln117_173_reg_24315[5]),
        .R(1'b0));
  FDRE \xor_ln117_173_reg_24315_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_173_fu_13112_p2[6]),
        .Q(xor_ln117_173_reg_24315[6]),
        .R(1'b0));
  FDRE \xor_ln117_173_reg_24315_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_173_fu_13112_p2[7]),
        .Q(xor_ln117_173_reg_24315[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_174_reg_24321[2]_i_2 
       (.I0(or_ln127_69_fu_12619_p3[2]),
        .I1(or_ln127_70_fu_12625_p3[2]),
        .I2(\reg_1846_reg_n_0_[2] ),
        .I3(xor_ln117_110_reg_23611[2]),
        .I4(x_assign_100_reg_24188[2]),
        .I5(x_assign_105_reg_24226[2]),
        .O(\xor_ln117_174_reg_24321[2]_i_2_n_0 ));
  FDRE \xor_ln117_174_reg_24321_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_174_fu_13142_p2[0]),
        .Q(xor_ln117_174_reg_24321[0]),
        .R(1'b0));
  FDRE \xor_ln117_174_reg_24321_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_174_fu_13142_p2[1]),
        .Q(xor_ln117_174_reg_24321[1]),
        .R(1'b0));
  FDRE \xor_ln117_174_reg_24321_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_174_fu_13142_p2[2]),
        .Q(xor_ln117_174_reg_24321[2]),
        .R(1'b0));
  FDRE \xor_ln117_174_reg_24321_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_174_fu_13142_p2[3]),
        .Q(xor_ln117_174_reg_24321[3]),
        .R(1'b0));
  FDRE \xor_ln117_174_reg_24321_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_174_fu_13142_p2[4]),
        .Q(xor_ln117_174_reg_24321[4]),
        .R(1'b0));
  FDRE \xor_ln117_174_reg_24321_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_327),
        .Q(xor_ln117_174_reg_24321[5]),
        .R(1'b0));
  FDRE \xor_ln117_174_reg_24321_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_174_fu_13142_p2[6]),
        .Q(xor_ln117_174_reg_24321[6]),
        .R(1'b0));
  FDRE \xor_ln117_174_reg_24321_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln117_174_fu_13142_p2[7]),
        .Q(xor_ln117_174_reg_24321[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_187_reg_24489[0]_i_1 
       (.I0(x_assign_134_reg_24436[0]),
        .I1(or_ln127_90_reg_24452[1]),
        .I2(x_assign_134_reg_24436[7]),
        .I3(reg_1825[0]),
        .I4(or_ln127_87_reg_24431[0]),
        .I5(clefia_s0_U_n_476),
        .O(xor_ln117_187_fu_14261_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_187_reg_24489[1]_i_1 
       (.I0(or_ln127_87_reg_24431[1]),
        .I1(x_assign_134_reg_24436[0]),
        .I2(reg_1825[1]),
        .I3(x_assign_134_reg_24436[1]),
        .I4(x_assign_132_reg_24425[1]),
        .I5(clefia_s0_U_n_475),
        .O(xor_ln117_187_fu_14261_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_187_reg_24489[3]_i_1 
       (.I0(x_assign_132_reg_24425[3]),
        .I1(x_assign_134_reg_24436[3]),
        .I2(or_ln127_88_reg_24442[3]),
        .I3(reg_1825[3]),
        .I4(or_ln127_87_reg_24431[3]),
        .I5(clefia_s0_U_n_472),
        .O(xor_ln117_187_fu_14261_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_187_reg_24489[6]_i_1 
       (.I0(or_ln127_87_reg_24431[6]),
        .I1(reg_1825[6]),
        .I2(or_ln127_90_reg_24452[7]),
        .I3(x_assign_134_reg_24436[6]),
        .I4(x_assign_134_reg_24436[5]),
        .I5(clefia_s0_U_n_469),
        .O(xor_ln117_187_fu_14261_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_187_reg_24489[7]_i_1 
       (.I0(or_ln127_87_reg_24431[7]),
        .I1(reg_1825[7]),
        .I2(x_assign_134_reg_24436[7]),
        .I3(x_assign_132_reg_24425[7]),
        .I4(x_assign_134_reg_24436[6]),
        .I5(clefia_s0_U_n_468),
        .O(xor_ln117_187_fu_14261_p2[7]));
  FDRE \xor_ln117_187_reg_24489_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_187_fu_14261_p2[0]),
        .Q(xor_ln117_187_reg_24489[0]),
        .R(1'b0));
  FDRE \xor_ln117_187_reg_24489_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_187_fu_14261_p2[1]),
        .Q(xor_ln117_187_reg_24489[1]),
        .R(1'b0));
  FDRE \xor_ln117_187_reg_24489_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_187_fu_14261_p2[2]),
        .Q(xor_ln117_187_reg_24489[2]),
        .R(1'b0));
  FDRE \xor_ln117_187_reg_24489_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_187_fu_14261_p2[3]),
        .Q(xor_ln117_187_reg_24489[3]),
        .R(1'b0));
  FDRE \xor_ln117_187_reg_24489_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_187_fu_14261_p2[4]),
        .Q(xor_ln117_187_reg_24489[4]),
        .R(1'b0));
  FDRE \xor_ln117_187_reg_24489_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_187_fu_14261_p2[5]),
        .Q(xor_ln117_187_reg_24489[5]),
        .R(1'b0));
  FDRE \xor_ln117_187_reg_24489_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_187_fu_14261_p2[6]),
        .Q(xor_ln117_187_reg_24489[6]),
        .R(1'b0));
  FDRE \xor_ln117_187_reg_24489_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_187_fu_14261_p2[7]),
        .Q(xor_ln117_187_reg_24489[7]),
        .R(1'b0));
  FDRE \xor_ln117_188_reg_24457_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_188_fu_14097_p2[0]),
        .Q(xor_ln117_188_reg_24457[0]),
        .R(1'b0));
  FDRE \xor_ln117_188_reg_24457_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_188_fu_14097_p2[1]),
        .Q(xor_ln117_188_reg_24457[1]),
        .R(1'b0));
  FDRE \xor_ln117_188_reg_24457_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_188_fu_14097_p2[2]),
        .Q(xor_ln117_188_reg_24457[2]),
        .R(1'b0));
  FDRE \xor_ln117_188_reg_24457_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_188_fu_14097_p2[3]),
        .Q(xor_ln117_188_reg_24457[3]),
        .R(1'b0));
  FDRE \xor_ln117_188_reg_24457_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_188_fu_14097_p2[4]),
        .Q(xor_ln117_188_reg_24457[4]),
        .R(1'b0));
  FDRE \xor_ln117_188_reg_24457_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_188_fu_14097_p2[5]),
        .Q(xor_ln117_188_reg_24457[5]),
        .R(1'b0));
  FDRE \xor_ln117_188_reg_24457_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_188_fu_14097_p2[6]),
        .Q(xor_ln117_188_reg_24457[6]),
        .R(1'b0));
  FDRE \xor_ln117_188_reg_24457_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_188_fu_14097_p2[7]),
        .Q(xor_ln117_188_reg_24457[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_189_reg_24494[2]_i_1 
       (.I0(or_ln127_90_reg_24452[2]),
        .I1(\reg_1846_reg_n_0_[2] ),
        .I2(x_assign_134_reg_24436[2]),
        .I3(x_assign_132_reg_24425[2]),
        .I4(or_ln127_89_reg_24447[2]),
        .I5(clefia_s0_U_n_474),
        .O(xor_ln117_189_fu_14287_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_189_reg_24494[4]_i_1 
       (.I0(x_assign_134_reg_24436[4]),
        .I1(or_ln127_90_reg_24452[5]),
        .I2(\reg_1846_reg_n_0_[4] ),
        .I3(or_ln127_90_reg_24452[4]),
        .I4(or_ln127_89_reg_24447[4]),
        .I5(clefia_s0_U_n_459),
        .O(xor_ln117_189_fu_14287_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_189_reg_24494[5]_i_1 
       (.I0(x_assign_134_reg_24436[5]),
        .I1(or_ln127_90_reg_24452[6]),
        .I2(or_ln127_90_reg_24452[5]),
        .I3(or_ln127_89_reg_24447[5]),
        .I4(\reg_1846_reg_n_0_[5] ),
        .I5(clefia_s0_U_n_458),
        .O(xor_ln117_189_fu_14287_p2[5]));
  FDRE \xor_ln117_189_reg_24494_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_189_fu_14287_p2[0]),
        .Q(xor_ln117_189_reg_24494[0]),
        .R(1'b0));
  FDRE \xor_ln117_189_reg_24494_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_121),
        .Q(xor_ln117_189_reg_24494[1]),
        .R(1'b0));
  FDRE \xor_ln117_189_reg_24494_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_189_fu_14287_p2[2]),
        .Q(xor_ln117_189_reg_24494[2]),
        .R(1'b0));
  FDRE \xor_ln117_189_reg_24494_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_189_fu_14287_p2[3]),
        .Q(xor_ln117_189_reg_24494[3]),
        .R(1'b0));
  FDRE \xor_ln117_189_reg_24494_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_189_fu_14287_p2[4]),
        .Q(xor_ln117_189_reg_24494[4]),
        .R(1'b0));
  FDRE \xor_ln117_189_reg_24494_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_189_fu_14287_p2[5]),
        .Q(xor_ln117_189_reg_24494[5]),
        .R(1'b0));
  FDRE \xor_ln117_189_reg_24494_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_189_fu_14287_p2[6]),
        .Q(xor_ln117_189_reg_24494[6]),
        .R(1'b0));
  FDRE \xor_ln117_189_reg_24494_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_189_fu_14287_p2[7]),
        .Q(xor_ln117_189_reg_24494[7]),
        .R(1'b0));
  FDRE \xor_ln117_190_reg_24463_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_190_fu_14127_p2[0]),
        .Q(xor_ln117_190_reg_24463[0]),
        .R(1'b0));
  FDRE \xor_ln117_190_reg_24463_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_190_fu_14127_p2[1]),
        .Q(xor_ln117_190_reg_24463[1]),
        .R(1'b0));
  FDRE \xor_ln117_190_reg_24463_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_190_fu_14127_p2[2]),
        .Q(xor_ln117_190_reg_24463[2]),
        .R(1'b0));
  FDRE \xor_ln117_190_reg_24463_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_190_fu_14127_p2[3]),
        .Q(xor_ln117_190_reg_24463[3]),
        .R(1'b0));
  FDRE \xor_ln117_190_reg_24463_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_190_fu_14127_p2[4]),
        .Q(xor_ln117_190_reg_24463[4]),
        .R(1'b0));
  FDRE \xor_ln117_190_reg_24463_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_358),
        .Q(xor_ln117_190_reg_24463[5]),
        .R(1'b0));
  FDRE \xor_ln117_190_reg_24463_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_190_fu_14127_p2[6]),
        .Q(xor_ln117_190_reg_24463[6]),
        .R(1'b0));
  FDRE \xor_ln117_190_reg_24463_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_190_fu_14127_p2[7]),
        .Q(xor_ln117_190_reg_24463[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_203_reg_24667[0]_i_1 
       (.I0(clefia_s0_U_n_230),
        .I1(reg_1870[0]),
        .I2(or_ln127_96_fu_15293_p3[1]),
        .I3(x_assign_144_reg_24583[0]),
        .I4(or_ln127_95_fu_15287_p3[0]),
        .I5(x_assign_146_reg_24605[7]),
        .O(xor_ln117_203_fu_15333_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_203_reg_24667[1]_i_1 
       (.I0(clefia_s0_U_n_229),
        .I1(x_assign_144_reg_24583[1]),
        .I2(x_assign_146_reg_24605[1]),
        .I3(or_ln127_96_fu_15293_p3[1]),
        .I4(or_ln127_95_fu_15287_p3[1]),
        .I5(reg_1870[1]),
        .O(xor_ln117_203_fu_15333_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_203_reg_24667[2]_i_1 
       (.I0(or_ln127_96_fu_15293_p3[2]),
        .I1(or_ln127_95_fu_15287_p3[2]),
        .I2(x_assign_146_reg_24605[2]),
        .I3(x_assign_144_reg_24583[2]),
        .I4(reg_1870[2]),
        .I5(clefia_s0_U_n_524),
        .O(xor_ln117_203_fu_15333_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_203_reg_24667[3]_i_1 
       (.I0(or_ln127_96_fu_15293_p3[3]),
        .I1(or_ln127_95_fu_15287_p3[3]),
        .I2(x_assign_146_reg_24605[3]),
        .I3(x_assign_144_reg_24583[3]),
        .I4(reg_1870[3]),
        .I5(clefia_s0_U_n_219),
        .O(xor_ln117_203_fu_15333_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_203_reg_24667[4]_i_1 
       (.I0(clefia_s0_U_n_226),
        .I1(reg_1870[4]),
        .I2(or_ln127_96_fu_15293_p3[5]),
        .I3(x_assign_144_reg_24583[4]),
        .I4(or_ln127_96_fu_15293_p3[4]),
        .I5(or_ln127_95_fu_15287_p3[4]),
        .O(xor_ln117_203_fu_15333_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_203_reg_24667[6]_i_1 
       (.I0(or_ln127_96_fu_15293_p3[6]),
        .I1(or_ln127_95_fu_15287_p3[6]),
        .I2(x_assign_144_reg_24583[6]),
        .I3(or_ln127_96_fu_15293_p3[7]),
        .I4(reg_1870[6]),
        .I5(clefia_s0_U_n_223),
        .O(xor_ln117_203_fu_15333_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_203_reg_24667[7]_i_1 
       (.I0(clefia_s0_U_n_225),
        .I1(reg_1870[7]),
        .I2(x_assign_146_reg_24605[7]),
        .I3(x_assign_144_reg_24583[7]),
        .I4(or_ln127_95_fu_15287_p3[7]),
        .I5(or_ln127_96_fu_15293_p3[7]),
        .O(xor_ln117_203_fu_15333_p2[7]));
  FDRE \xor_ln117_203_reg_24667_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_203_fu_15333_p2[0]),
        .Q(xor_ln117_203_reg_24667[0]),
        .R(1'b0));
  FDRE \xor_ln117_203_reg_24667_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_203_fu_15333_p2[1]),
        .Q(xor_ln117_203_reg_24667[1]),
        .R(1'b0));
  FDRE \xor_ln117_203_reg_24667_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_203_fu_15333_p2[2]),
        .Q(xor_ln117_203_reg_24667[2]),
        .R(1'b0));
  FDRE \xor_ln117_203_reg_24667_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_203_fu_15333_p2[3]),
        .Q(xor_ln117_203_reg_24667[3]),
        .R(1'b0));
  FDRE \xor_ln117_203_reg_24667_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_203_fu_15333_p2[4]),
        .Q(xor_ln117_203_reg_24667[4]),
        .R(1'b0));
  FDRE \xor_ln117_203_reg_24667_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_203_fu_15333_p2[5]),
        .Q(xor_ln117_203_reg_24667[5]),
        .R(1'b0));
  FDRE \xor_ln117_203_reg_24667_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_203_fu_15333_p2[6]),
        .Q(xor_ln117_203_reg_24667[6]),
        .R(1'b0));
  FDRE \xor_ln117_203_reg_24667_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_203_fu_15333_p2[7]),
        .Q(xor_ln117_203_reg_24667[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_204_reg_24672[0]_i_1 
       (.I0(x_assign_146_reg_24605[7]),
        .I1(or_ln127_95_fu_15287_p3[0]),
        .I2(or_ln127_97_fu_15299_p3[1]),
        .I3(or_ln127_95_fu_15287_p3[1]),
        .I4(reg_1883[0]),
        .I5(clefia_s1_U_n_223),
        .O(xor_ln117_204_fu_15361_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_204_reg_24672[1]_i_1 
       (.I0(clefia_s1_U_n_196),
        .I1(reg_1883[1]),
        .I2(or_ln127_95_fu_15287_p3[1]),
        .I3(or_ln127_96_fu_15293_p3[1]),
        .I4(x_assign_145_reg_24589[1]),
        .I5(x_assign_147_reg_24621[1]),
        .O(xor_ln117_204_fu_15361_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_204_reg_24672[2]_i_1 
       (.I0(or_ln127_96_fu_15293_p3[2]),
        .I1(or_ln127_95_fu_15287_p3[2]),
        .I2(x_assign_145_reg_24589[2]),
        .I3(x_assign_147_reg_24621[2]),
        .I4(reg_1883[2]),
        .I5(clefia_s1_U_n_198),
        .O(xor_ln117_204_fu_15361_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_204_reg_24672[3]_i_1 
       (.I0(or_ln127_96_fu_15293_p3[3]),
        .I1(or_ln127_95_fu_15287_p3[3]),
        .I2(x_assign_145_reg_24589[3]),
        .I3(x_assign_147_reg_24621[3]),
        .I4(reg_1883[3]),
        .I5(clefia_s1_U_n_221),
        .O(xor_ln117_204_fu_15361_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_204_reg_24672[4]_i_1 
       (.I0(or_ln127_95_fu_15287_p3[4]),
        .I1(or_ln127_96_fu_15293_p3[4]),
        .I2(or_ln127_97_fu_15299_p3[5]),
        .I3(or_ln127_95_fu_15287_p3[5]),
        .I4(reg_1883[4]),
        .I5(clefia_s1_U_n_219),
        .O(xor_ln117_204_fu_15361_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_204_reg_24672[5]_i_1 
       (.I0(clefia_s1_U_n_217),
        .I1(reg_1883[5]),
        .I2(or_ln127_95_fu_15287_p3[6]),
        .I3(or_ln127_97_fu_15299_p3[6]),
        .I4(or_ln127_95_fu_15287_p3[5]),
        .I5(or_ln127_96_fu_15293_p3[5]),
        .O(xor_ln117_204_fu_15361_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_204_reg_24672[6]_i_1 
       (.I0(or_ln127_96_fu_15293_p3[6]),
        .I1(or_ln127_95_fu_15287_p3[6]),
        .I2(or_ln127_97_fu_15299_p3[7]),
        .I3(or_ln127_95_fu_15287_p3[7]),
        .I4(reg_1883[6]),
        .I5(clefia_s1_U_n_445),
        .O(xor_ln117_204_fu_15361_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_204_reg_24672[7]_i_1 
       (.I0(or_ln127_96_fu_15293_p3[7]),
        .I1(or_ln127_95_fu_15287_p3[7]),
        .I2(or_ln127_95_fu_15287_p3[0]),
        .I3(x_assign_147_reg_24621[7]),
        .I4(reg_1883[7]),
        .I5(clefia_s1_U_n_216),
        .O(xor_ln117_204_fu_15361_p2[7]));
  FDRE \xor_ln117_204_reg_24672_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_204_fu_15361_p2[0]),
        .Q(xor_ln117_204_reg_24672[0]),
        .R(1'b0));
  FDRE \xor_ln117_204_reg_24672_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_204_fu_15361_p2[1]),
        .Q(xor_ln117_204_reg_24672[1]),
        .R(1'b0));
  FDRE \xor_ln117_204_reg_24672_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_204_fu_15361_p2[2]),
        .Q(xor_ln117_204_reg_24672[2]),
        .R(1'b0));
  FDRE \xor_ln117_204_reg_24672_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_204_fu_15361_p2[3]),
        .Q(xor_ln117_204_reg_24672[3]),
        .R(1'b0));
  FDRE \xor_ln117_204_reg_24672_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_204_fu_15361_p2[4]),
        .Q(xor_ln117_204_reg_24672[4]),
        .R(1'b0));
  FDRE \xor_ln117_204_reg_24672_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_204_fu_15361_p2[5]),
        .Q(xor_ln117_204_reg_24672[5]),
        .R(1'b0));
  FDRE \xor_ln117_204_reg_24672_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_204_fu_15361_p2[6]),
        .Q(xor_ln117_204_reg_24672[6]),
        .R(1'b0));
  FDRE \xor_ln117_204_reg_24672_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_204_fu_15361_p2[7]),
        .Q(xor_ln117_204_reg_24672[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_205_reg_24677[0]_i_1 
       (.I0(clefia_s0_U_n_240),
        .I1(\reg_1877_reg_n_0_[0] ),
        .I2(x_assign_144_reg_24583[7]),
        .I3(x_assign_147_reg_24621[7]),
        .I4(x_assign_144_reg_24583[0]),
        .I5(or_ln127_96_fu_15293_p3[1]),
        .O(xor_ln117_205_fu_15389_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_205_reg_24677[1]_i_1 
       (.I0(clefia_s0_U_n_211),
        .I1(\reg_1877_reg_n_0_[1] ),
        .I2(x_assign_144_reg_24583[0]),
        .I3(or_ln127_97_fu_15299_p3[1]),
        .I4(x_assign_146_reg_24605[1]),
        .I5(x_assign_144_reg_24583[1]),
        .O(xor_ln117_205_fu_15389_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_205_reg_24677[2]_i_1 
       (.I0(x_assign_144_reg_24583[2]),
        .I1(x_assign_146_reg_24605[2]),
        .I2(or_ln127_97_fu_15299_p3[2]),
        .I3(or_ln127_98_fu_15305_p3[2]),
        .I4(\reg_1877_reg_n_0_[2] ),
        .I5(clefia_s0_U_n_239),
        .O(xor_ln117_205_fu_15389_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_205_reg_24677[3]_i_1 
       (.I0(clefia_s0_U_n_238),
        .I1(\reg_1877_reg_n_0_[3] ),
        .I2(or_ln127_98_fu_15305_p3[3]),
        .I3(or_ln127_97_fu_15299_p3[3]),
        .I4(x_assign_146_reg_24605[3]),
        .I5(x_assign_144_reg_24583[3]),
        .O(xor_ln117_205_fu_15389_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_205_reg_24677[4]_i_1 
       (.I0(clefia_s0_U_n_236),
        .I1(\reg_1877_reg_n_0_[4] ),
        .I2(x_assign_144_reg_24583[4]),
        .I3(or_ln127_96_fu_15293_p3[5]),
        .I4(or_ln127_97_fu_15299_p3[4]),
        .I5(or_ln127_98_fu_15305_p3[4]),
        .O(xor_ln117_205_fu_15389_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_205_reg_24677[5]_i_1 
       (.I0(clefia_s0_U_n_234),
        .I1(\reg_1877_reg_n_0_[5] ),
        .I2(x_assign_144_reg_24583[4]),
        .I3(or_ln127_97_fu_15299_p3[5]),
        .I4(x_assign_144_reg_24583[5]),
        .I5(or_ln127_96_fu_15293_p3[6]),
        .O(xor_ln117_205_fu_15389_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_205_reg_24677[6]_i_1 
       (.I0(or_ln127_96_fu_15293_p3[7]),
        .I1(x_assign_144_reg_24583[6]),
        .I2(or_ln127_97_fu_15299_p3[6]),
        .I3(x_assign_144_reg_24583[5]),
        .I4(\reg_1877_reg_n_0_[6] ),
        .I5(clefia_s0_U_n_512),
        .O(xor_ln117_205_fu_15389_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_205_reg_24677[7]_i_1 
       (.I0(x_assign_146_reg_24605[7]),
        .I1(x_assign_144_reg_24583[7]),
        .I2(or_ln127_97_fu_15299_p3[7]),
        .I3(x_assign_144_reg_24583[6]),
        .I4(\reg_1877_reg_n_0_[7] ),
        .I5(clefia_s0_U_n_232),
        .O(xor_ln117_205_fu_15389_p2[7]));
  FDRE \xor_ln117_205_reg_24677_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_205_fu_15389_p2[0]),
        .Q(xor_ln117_205_reg_24677[0]),
        .R(1'b0));
  FDRE \xor_ln117_205_reg_24677_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_205_fu_15389_p2[1]),
        .Q(xor_ln117_205_reg_24677[1]),
        .R(1'b0));
  FDRE \xor_ln117_205_reg_24677_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_205_fu_15389_p2[2]),
        .Q(xor_ln117_205_reg_24677[2]),
        .R(1'b0));
  FDRE \xor_ln117_205_reg_24677_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_205_fu_15389_p2[3]),
        .Q(xor_ln117_205_reg_24677[3]),
        .R(1'b0));
  FDRE \xor_ln117_205_reg_24677_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_205_fu_15389_p2[4]),
        .Q(xor_ln117_205_reg_24677[4]),
        .R(1'b0));
  FDRE \xor_ln117_205_reg_24677_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_205_fu_15389_p2[5]),
        .Q(xor_ln117_205_reg_24677[5]),
        .R(1'b0));
  FDRE \xor_ln117_205_reg_24677_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_205_fu_15389_p2[6]),
        .Q(xor_ln117_205_reg_24677[6]),
        .R(1'b0));
  FDRE \xor_ln117_205_reg_24677_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_205_fu_15389_p2[7]),
        .Q(xor_ln117_205_reg_24677[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_206_reg_24682[0]_i_1 
       (.I0(x_assign_144_reg_24583[7]),
        .I1(x_assign_147_reg_24621[7]),
        .I2(or_ln127_97_fu_15299_p3[1]),
        .I3(or_ln127_95_fu_15287_p3[1]),
        .I4(reg_1890[0]),
        .I5(clefia_s1_U_n_214),
        .O(xor_ln117_206_fu_15417_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_206_reg_24682[1]_i_1 
       (.I0(clefia_s1_U_n_212),
        .I1(x_assign_144_reg_24583[0]),
        .I2(or_ln127_97_fu_15299_p3[1]),
        .I3(x_assign_147_reg_24621[1]),
        .I4(x_assign_145_reg_24589[1]),
        .I5(reg_1890[1]),
        .O(xor_ln117_206_fu_15417_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_206_reg_24682[2]_i_1 
       (.I0(clefia_s1_U_n_210),
        .I1(reg_1890[2]),
        .I2(or_ln127_98_fu_15305_p3[2]),
        .I3(or_ln127_97_fu_15299_p3[2]),
        .I4(x_assign_145_reg_24589[2]),
        .I5(x_assign_147_reg_24621[2]),
        .O(xor_ln117_206_fu_15417_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_206_reg_24682[3]_i_1 
       (.I0(clefia_s1_U_n_208),
        .I1(reg_1890[3]),
        .I2(or_ln127_98_fu_15305_p3[3]),
        .I3(or_ln127_97_fu_15299_p3[3]),
        .I4(x_assign_145_reg_24589[3]),
        .I5(x_assign_147_reg_24621[3]),
        .O(xor_ln117_206_fu_15417_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_206_reg_24682[4]_i_1 
       (.I0(or_ln127_98_fu_15305_p3[4]),
        .I1(or_ln127_97_fu_15299_p3[4]),
        .I2(or_ln127_97_fu_15299_p3[5]),
        .I3(or_ln127_95_fu_15287_p3[5]),
        .I4(reg_1890[4]),
        .I5(clefia_s1_U_n_446),
        .O(xor_ln117_206_fu_15417_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_206_reg_24682[5]_i_1 
       (.I0(x_assign_144_reg_24583[4]),
        .I1(or_ln127_97_fu_15299_p3[5]),
        .I2(or_ln127_97_fu_15299_p3[6]),
        .I3(or_ln127_95_fu_15287_p3[6]),
        .I4(reg_1890[5]),
        .I5(clefia_s1_U_n_206),
        .O(xor_ln117_206_fu_15417_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_206_reg_24682[6]_i_1 
       (.I0(clefia_s1_U_n_203),
        .I1(reg_1890[6]),
        .I2(or_ln127_95_fu_15287_p3[7]),
        .I3(or_ln127_97_fu_15299_p3[7]),
        .I4(or_ln127_97_fu_15299_p3[6]),
        .I5(x_assign_144_reg_24583[5]),
        .O(xor_ln117_206_fu_15417_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_206_reg_24682[7]_i_1 
       (.I0(clefia_s1_U_n_202),
        .I1(reg_1890[7]),
        .I2(x_assign_147_reg_24621[7]),
        .I3(or_ln127_95_fu_15287_p3[0]),
        .I4(or_ln127_97_fu_15299_p3[7]),
        .I5(x_assign_144_reg_24583[6]),
        .O(xor_ln117_206_fu_15417_p2[7]));
  FDRE \xor_ln117_206_reg_24682_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_206_fu_15417_p2[0]),
        .Q(xor_ln117_206_reg_24682[0]),
        .R(1'b0));
  FDRE \xor_ln117_206_reg_24682_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_206_fu_15417_p2[1]),
        .Q(xor_ln117_206_reg_24682[1]),
        .R(1'b0));
  FDRE \xor_ln117_206_reg_24682_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_206_fu_15417_p2[2]),
        .Q(xor_ln117_206_reg_24682[2]),
        .R(1'b0));
  FDRE \xor_ln117_206_reg_24682_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_206_fu_15417_p2[3]),
        .Q(xor_ln117_206_reg_24682[3]),
        .R(1'b0));
  FDRE \xor_ln117_206_reg_24682_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_206_fu_15417_p2[4]),
        .Q(xor_ln117_206_reg_24682[4]),
        .R(1'b0));
  FDRE \xor_ln117_206_reg_24682_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_206_fu_15417_p2[5]),
        .Q(xor_ln117_206_reg_24682[5]),
        .R(1'b0));
  FDRE \xor_ln117_206_reg_24682_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_206_fu_15417_p2[6]),
        .Q(xor_ln117_206_reg_24682[6]),
        .R(1'b0));
  FDRE \xor_ln117_206_reg_24682_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln117_206_fu_15417_p2[7]),
        .Q(xor_ln117_206_reg_24682[7]),
        .R(1'b0));
  FDRE \xor_ln117_20_reg_22753_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_20_fu_3152_p2[0]),
        .Q(xor_ln117_20_reg_22753[0]),
        .R(1'b0));
  FDRE \xor_ln117_20_reg_22753_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_20_fu_3152_p2[1]),
        .Q(xor_ln117_20_reg_22753[1]),
        .R(1'b0));
  FDRE \xor_ln117_20_reg_22753_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_20_fu_3152_p2[2]),
        .Q(xor_ln117_20_reg_22753[2]),
        .R(1'b0));
  FDRE \xor_ln117_20_reg_22753_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_20_fu_3152_p2[3]),
        .Q(xor_ln117_20_reg_22753[3]),
        .R(1'b0));
  FDRE \xor_ln117_20_reg_22753_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_20_fu_3152_p2[4]),
        .Q(xor_ln117_20_reg_22753[4]),
        .R(1'b0));
  FDRE \xor_ln117_20_reg_22753_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_20_fu_3152_p2[5]),
        .Q(xor_ln117_20_reg_22753[5]),
        .R(1'b0));
  FDRE \xor_ln117_20_reg_22753_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_20_fu_3152_p2[6]),
        .Q(xor_ln117_20_reg_22753[6]),
        .R(1'b0));
  FDRE \xor_ln117_20_reg_22753_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln117_20_fu_3152_p2[7]),
        .Q(xor_ln117_20_reg_22753[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_219_reg_24855[0]_i_1 
       (.I0(clefia_s0_U_n_231),
        .I1(\reg_1877_reg_n_0_[0] ),
        .I2(x_assign_158_reg_24793[0]),
        .I3(or_ln127_106_fu_16437_p3[1]),
        .I4(x_assign_158_reg_24793[7]),
        .I5(x_assign_157_reg_24777[7]),
        .O(xor_ln117_219_fu_16465_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_219_reg_24855[1]_i_1 
       (.I0(clefia_s0_U_n_228),
        .I1(x_assign_158_reg_24793[1]),
        .I2(x_assign_156_reg_24771[1]),
        .I3(x_assign_157_reg_24777[0]),
        .I4(x_assign_158_reg_24793[0]),
        .I5(\reg_1877_reg_n_0_[1] ),
        .O(xor_ln117_219_fu_16465_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_219_reg_24855[2]_i_1 
       (.I0(or_ln127_104_fu_16425_p3[2]),
        .I1(or_ln127_103_fu_16419_p3[2]),
        .I2(x_assign_156_reg_24771[2]),
        .I3(x_assign_158_reg_24793[2]),
        .I4(\reg_1877_reg_n_0_[2] ),
        .I5(clefia_s0_U_n_217),
        .O(xor_ln117_219_fu_16465_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_219_reg_24855[3]_i_1 
       (.I0(or_ln127_104_fu_16425_p3[3]),
        .I1(or_ln127_103_fu_16419_p3[3]),
        .I2(x_assign_156_reg_24771[3]),
        .I3(x_assign_158_reg_24793[3]),
        .I4(\reg_1877_reg_n_0_[3] ),
        .I5(clefia_s0_U_n_315),
        .O(xor_ln117_219_fu_16465_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_219_reg_24855[4]_i_1 
       (.I0(clefia_s0_U_n_227),
        .I1(\reg_1877_reg_n_0_[4] ),
        .I2(x_assign_158_reg_24793[4]),
        .I3(or_ln127_106_fu_16437_p3[5]),
        .I4(or_ln127_103_fu_16419_p3[4]),
        .I5(or_ln127_104_fu_16425_p3[4]),
        .O(xor_ln117_219_fu_16465_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_219_reg_24855[5]_i_1 
       (.I0(x_assign_157_reg_24777[4]),
        .I1(x_assign_158_reg_24793[4]),
        .I2(or_ln127_106_fu_16437_p3[6]),
        .I3(x_assign_158_reg_24793[5]),
        .I4(\reg_1877_reg_n_0_[5] ),
        .I5(clefia_s0_U_n_221),
        .O(xor_ln117_219_fu_16465_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_219_reg_24855[6]_i_1 
       (.I0(x_assign_157_reg_24777[5]),
        .I1(x_assign_158_reg_24793[5]),
        .I2(or_ln127_106_fu_16437_p3[7]),
        .I3(or_ln127_104_fu_16425_p3[7]),
        .I4(\reg_1877_reg_n_0_[6] ),
        .I5(clefia_s0_U_n_313),
        .O(xor_ln117_219_fu_16465_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_219_reg_24855[7]_i_1 
       (.I0(clefia_s0_U_n_224),
        .I1(\reg_1877_reg_n_0_[7] ),
        .I2(x_assign_156_reg_24771[7]),
        .I3(x_assign_158_reg_24793[7]),
        .I4(or_ln127_104_fu_16425_p3[7]),
        .I5(or_ln127_103_fu_16419_p3[7]),
        .O(xor_ln117_219_fu_16465_p2[7]));
  FDRE \xor_ln117_219_reg_24855_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_219_fu_16465_p2[0]),
        .Q(xor_ln117_219_reg_24855[0]),
        .R(1'b0));
  FDRE \xor_ln117_219_reg_24855_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_219_fu_16465_p2[1]),
        .Q(xor_ln117_219_reg_24855[1]),
        .R(1'b0));
  FDRE \xor_ln117_219_reg_24855_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_219_fu_16465_p2[2]),
        .Q(xor_ln117_219_reg_24855[2]),
        .R(1'b0));
  FDRE \xor_ln117_219_reg_24855_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_219_fu_16465_p2[3]),
        .Q(xor_ln117_219_reg_24855[3]),
        .R(1'b0));
  FDRE \xor_ln117_219_reg_24855_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_219_fu_16465_p2[4]),
        .Q(xor_ln117_219_reg_24855[4]),
        .R(1'b0));
  FDRE \xor_ln117_219_reg_24855_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_219_fu_16465_p2[5]),
        .Q(xor_ln117_219_reg_24855[5]),
        .R(1'b0));
  FDRE \xor_ln117_219_reg_24855_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_219_fu_16465_p2[6]),
        .Q(xor_ln117_219_reg_24855[6]),
        .R(1'b0));
  FDRE \xor_ln117_219_reg_24855_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_219_fu_16465_p2[7]),
        .Q(xor_ln117_219_reg_24855[7]),
        .R(1'b0));
  FDRE \xor_ln117_21_reg_22795_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_21_fu_3284_p2[0]),
        .Q(xor_ln117_21_reg_22795[0]),
        .R(1'b0));
  FDRE \xor_ln117_21_reg_22795_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_21_fu_3284_p2[1]),
        .Q(xor_ln117_21_reg_22795[1]),
        .R(1'b0));
  FDRE \xor_ln117_21_reg_22795_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_21_fu_3284_p2[2]),
        .Q(xor_ln117_21_reg_22795[2]),
        .R(1'b0));
  FDRE \xor_ln117_21_reg_22795_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_21_fu_3284_p2[3]),
        .Q(xor_ln117_21_reg_22795[3]),
        .R(1'b0));
  FDRE \xor_ln117_21_reg_22795_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_21_fu_3284_p2[4]),
        .Q(xor_ln117_21_reg_22795[4]),
        .R(1'b0));
  FDRE \xor_ln117_21_reg_22795_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_21_fu_3284_p2[5]),
        .Q(xor_ln117_21_reg_22795[5]),
        .R(1'b0));
  FDRE \xor_ln117_21_reg_22795_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_21_fu_3284_p2[6]),
        .Q(xor_ln117_21_reg_22795[6]),
        .R(1'b0));
  FDRE \xor_ln117_21_reg_22795_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_21_fu_3284_p2[7]),
        .Q(xor_ln117_21_reg_22795[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_220_reg_24860[0]_i_1 
       (.I0(clefia_s1_U_n_222),
        .I1(reg_1890[0]),
        .I2(x_assign_157_reg_24777[0]),
        .I3(or_ln127_105_fu_16431_p3[1]),
        .I4(x_assign_158_reg_24793[7]),
        .I5(x_assign_157_reg_24777[7]),
        .O(xor_ln117_220_fu_16493_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_220_reg_24860[1]_i_1 
       (.I0(clefia_s1_U_n_224),
        .I1(x_assign_157_reg_24777[1]),
        .I2(x_assign_159_reg_24809[1]),
        .I3(x_assign_157_reg_24777[0]),
        .I4(x_assign_158_reg_24793[0]),
        .I5(reg_1890[1]),
        .O(xor_ln117_220_fu_16493_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_220_reg_24860[2]_i_1 
       (.I0(clefia_s1_U_n_225),
        .I1(reg_1890[2]),
        .I2(x_assign_157_reg_24777[2]),
        .I3(x_assign_159_reg_24809[2]),
        .I4(or_ln127_103_fu_16419_p3[2]),
        .I5(or_ln127_104_fu_16425_p3[2]),
        .O(xor_ln117_220_fu_16493_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_220_reg_24860[3]_i_1 
       (.I0(clefia_s1_U_n_220),
        .I1(reg_1890[3]),
        .I2(x_assign_157_reg_24777[3]),
        .I3(x_assign_159_reg_24809[3]),
        .I4(or_ln127_103_fu_16419_p3[3]),
        .I5(or_ln127_104_fu_16425_p3[3]),
        .O(xor_ln117_220_fu_16493_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_220_reg_24860[4]_i_1 
       (.I0(or_ln127_104_fu_16425_p3[4]),
        .I1(or_ln127_103_fu_16419_p3[4]),
        .I2(or_ln127_105_fu_16431_p3[5]),
        .I3(x_assign_157_reg_24777[4]),
        .I4(reg_1890[4]),
        .I5(clefia_s1_U_n_407),
        .O(xor_ln117_220_fu_16493_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_220_reg_24860[5]_i_1 
       (.I0(clefia_s1_U_n_218),
        .I1(reg_1890[5]),
        .I2(x_assign_157_reg_24777[5]),
        .I3(or_ln127_105_fu_16431_p3[6]),
        .I4(x_assign_158_reg_24793[4]),
        .I5(x_assign_157_reg_24777[4]),
        .O(xor_ln117_220_fu_16493_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_220_reg_24860[6]_i_1 
       (.I0(x_assign_157_reg_24777[5]),
        .I1(x_assign_158_reg_24793[5]),
        .I2(or_ln127_105_fu_16431_p3[7]),
        .I3(or_ln127_103_fu_16419_p3[7]),
        .I4(reg_1890[6]),
        .I5(clefia_s1_U_n_406),
        .O(xor_ln117_220_fu_16493_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_220_reg_24860[7]_i_1 
       (.I0(or_ln127_103_fu_16419_p3[7]),
        .I1(or_ln127_104_fu_16425_p3[7]),
        .I2(x_assign_159_reg_24809[7]),
        .I3(x_assign_157_reg_24777[7]),
        .I4(reg_1890[7]),
        .I5(clefia_s1_U_n_215),
        .O(xor_ln117_220_fu_16493_p2[7]));
  FDRE \xor_ln117_220_reg_24860_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_220_fu_16493_p2[0]),
        .Q(xor_ln117_220_reg_24860[0]),
        .R(1'b0));
  FDRE \xor_ln117_220_reg_24860_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_220_fu_16493_p2[1]),
        .Q(xor_ln117_220_reg_24860[1]),
        .R(1'b0));
  FDRE \xor_ln117_220_reg_24860_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_220_fu_16493_p2[2]),
        .Q(xor_ln117_220_reg_24860[2]),
        .R(1'b0));
  FDRE \xor_ln117_220_reg_24860_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_220_fu_16493_p2[3]),
        .Q(xor_ln117_220_reg_24860[3]),
        .R(1'b0));
  FDRE \xor_ln117_220_reg_24860_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_220_fu_16493_p2[4]),
        .Q(xor_ln117_220_reg_24860[4]),
        .R(1'b0));
  FDRE \xor_ln117_220_reg_24860_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_220_fu_16493_p2[5]),
        .Q(xor_ln117_220_reg_24860[5]),
        .R(1'b0));
  FDRE \xor_ln117_220_reg_24860_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_220_fu_16493_p2[6]),
        .Q(xor_ln117_220_reg_24860[6]),
        .R(1'b0));
  FDRE \xor_ln117_220_reg_24860_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_220_fu_16493_p2[7]),
        .Q(xor_ln117_220_reg_24860[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_221_reg_24865[0]_i_1 
       (.I0(x_assign_158_reg_24793[0]),
        .I1(or_ln127_106_fu_16437_p3[1]),
        .I2(x_assign_156_reg_24771[7]),
        .I3(x_assign_159_reg_24809[7]),
        .I4(reg_1901[0]),
        .I5(clefia_s0_U_n_241),
        .O(xor_ln117_221_fu_16521_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_221_reg_24865[1]_i_1 
       (.I0(clefia_s0_U_n_316),
        .I1(reg_1901[1]),
        .I2(x_assign_156_reg_24771[1]),
        .I3(x_assign_158_reg_24793[1]),
        .I4(or_ln127_106_fu_16437_p3[1]),
        .I5(or_ln127_105_fu_16431_p3[1]),
        .O(xor_ln117_221_fu_16521_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_221_reg_24865[2]_i_1 
       (.I0(clefia_s0_U_n_213),
        .I1(reg_1901[2]),
        .I2(x_assign_158_reg_24793[2]),
        .I3(x_assign_156_reg_24771[2]),
        .I4(or_ln127_106_fu_16437_p3[2]),
        .I5(or_ln127_105_fu_16431_p3[2]),
        .O(xor_ln117_221_fu_16521_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_221_reg_24865[3]_i_1 
       (.I0(clefia_s0_U_n_237),
        .I1(reg_1901[3]),
        .I2(or_ln127_105_fu_16431_p3[3]),
        .I3(or_ln127_106_fu_16437_p3[3]),
        .I4(x_assign_156_reg_24771[3]),
        .I5(x_assign_158_reg_24793[3]),
        .O(xor_ln117_221_fu_16521_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_221_reg_24865[4]_i_1 
       (.I0(x_assign_158_reg_24793[4]),
        .I1(or_ln127_106_fu_16437_p3[5]),
        .I2(or_ln127_105_fu_16431_p3[4]),
        .I3(or_ln127_106_fu_16437_p3[4]),
        .I4(reg_1901[4]),
        .I5(clefia_s0_U_n_235),
        .O(xor_ln117_221_fu_16521_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_221_reg_24865[5]_i_1 
       (.I0(or_ln127_105_fu_16431_p3[5]),
        .I1(or_ln127_106_fu_16437_p3[5]),
        .I2(or_ln127_106_fu_16437_p3[6]),
        .I3(x_assign_158_reg_24793[5]),
        .I4(reg_1901[5]),
        .I5(clefia_s0_U_n_314),
        .O(xor_ln117_221_fu_16521_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_221_reg_24865[6]_i_1 
       (.I0(or_ln127_104_fu_16425_p3[7]),
        .I1(or_ln127_106_fu_16437_p3[7]),
        .I2(or_ln127_106_fu_16437_p3[6]),
        .I3(or_ln127_105_fu_16431_p3[6]),
        .I4(reg_1901[6]),
        .I5(clefia_s0_U_n_214),
        .O(xor_ln117_221_fu_16521_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_221_reg_24865[7]_i_1 
       (.I0(clefia_s0_U_n_233),
        .I1(reg_1901[7]),
        .I2(or_ln127_105_fu_16431_p3[7]),
        .I3(or_ln127_106_fu_16437_p3[7]),
        .I4(x_assign_158_reg_24793[7]),
        .I5(x_assign_156_reg_24771[7]),
        .O(xor_ln117_221_fu_16521_p2[7]));
  FDRE \xor_ln117_221_reg_24865_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_221_fu_16521_p2[0]),
        .Q(xor_ln117_221_reg_24865[0]),
        .R(1'b0));
  FDRE \xor_ln117_221_reg_24865_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_221_fu_16521_p2[1]),
        .Q(xor_ln117_221_reg_24865[1]),
        .R(1'b0));
  FDRE \xor_ln117_221_reg_24865_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_221_fu_16521_p2[2]),
        .Q(xor_ln117_221_reg_24865[2]),
        .R(1'b0));
  FDRE \xor_ln117_221_reg_24865_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_221_fu_16521_p2[3]),
        .Q(xor_ln117_221_reg_24865[3]),
        .R(1'b0));
  FDRE \xor_ln117_221_reg_24865_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_221_fu_16521_p2[4]),
        .Q(xor_ln117_221_reg_24865[4]),
        .R(1'b0));
  FDRE \xor_ln117_221_reg_24865_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_221_fu_16521_p2[5]),
        .Q(xor_ln117_221_reg_24865[5]),
        .R(1'b0));
  FDRE \xor_ln117_221_reg_24865_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_221_fu_16521_p2[6]),
        .Q(xor_ln117_221_reg_24865[6]),
        .R(1'b0));
  FDRE \xor_ln117_221_reg_24865_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_221_fu_16521_p2[7]),
        .Q(xor_ln117_221_reg_24865[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_222_reg_24870[0]_i_1 
       (.I0(x_assign_157_reg_24777[0]),
        .I1(or_ln127_105_fu_16431_p3[1]),
        .I2(x_assign_156_reg_24771[7]),
        .I3(x_assign_159_reg_24809[7]),
        .I4(\reg_1896_reg_n_0_[0] ),
        .I5(clefia_s1_U_n_213),
        .O(xor_ln117_222_fu_16549_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_222_reg_24870[1]_i_1 
       (.I0(clefia_s1_U_n_211),
        .I1(\reg_1896_reg_n_0_[1] ),
        .I2(or_ln127_105_fu_16431_p3[1]),
        .I3(or_ln127_106_fu_16437_p3[1]),
        .I4(x_assign_159_reg_24809[1]),
        .I5(x_assign_157_reg_24777[1]),
        .O(xor_ln117_222_fu_16549_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_222_reg_24870[2]_i_1 
       (.I0(x_assign_157_reg_24777[2]),
        .I1(x_assign_159_reg_24809[2]),
        .I2(or_ln127_106_fu_16437_p3[2]),
        .I3(or_ln127_105_fu_16431_p3[2]),
        .I4(\reg_1896_reg_n_0_[2] ),
        .I5(clefia_s1_U_n_209),
        .O(xor_ln117_222_fu_16549_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_222_reg_24870[3]_i_1 
       (.I0(x_assign_157_reg_24777[3]),
        .I1(x_assign_159_reg_24809[3]),
        .I2(or_ln127_106_fu_16437_p3[3]),
        .I3(or_ln127_105_fu_16431_p3[3]),
        .I4(\reg_1896_reg_n_0_[3] ),
        .I5(clefia_s1_U_n_207),
        .O(xor_ln117_222_fu_16549_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_222_reg_24870[4]_i_1 
       (.I0(clefia_s1_U_n_200),
        .I1(or_ln127_105_fu_16431_p3[4]),
        .I2(or_ln127_106_fu_16437_p3[4]),
        .I3(x_assign_157_reg_24777[4]),
        .I4(or_ln127_105_fu_16431_p3[5]),
        .I5(\reg_1896_reg_n_0_[4] ),
        .O(xor_ln117_222_fu_16549_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_222_reg_24870[5]_i_1 
       (.I0(x_assign_157_reg_24777[5]),
        .I1(or_ln127_105_fu_16431_p3[6]),
        .I2(or_ln127_106_fu_16437_p3[5]),
        .I3(or_ln127_105_fu_16431_p3[5]),
        .I4(\reg_1896_reg_n_0_[5] ),
        .I5(clefia_s1_U_n_205),
        .O(xor_ln117_222_fu_16549_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_222_reg_24870[6]_i_1 
       (.I0(or_ln127_103_fu_16419_p3[7]),
        .I1(or_ln127_105_fu_16431_p3[7]),
        .I2(or_ln127_106_fu_16437_p3[6]),
        .I3(or_ln127_105_fu_16431_p3[6]),
        .I4(\reg_1896_reg_n_0_[6] ),
        .I5(clefia_s1_U_n_204),
        .O(xor_ln117_222_fu_16549_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_222_reg_24870[7]_i_1 
       (.I0(x_assign_157_reg_24777[7]),
        .I1(x_assign_159_reg_24809[7]),
        .I2(or_ln127_106_fu_16437_p3[7]),
        .I3(or_ln127_105_fu_16431_p3[7]),
        .I4(\reg_1896_reg_n_0_[7] ),
        .I5(clefia_s1_U_n_288),
        .O(xor_ln117_222_fu_16549_p2[7]));
  FDRE \xor_ln117_222_reg_24870_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_222_fu_16549_p2[0]),
        .Q(xor_ln117_222_reg_24870[0]),
        .R(1'b0));
  FDRE \xor_ln117_222_reg_24870_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_222_fu_16549_p2[1]),
        .Q(xor_ln117_222_reg_24870[1]),
        .R(1'b0));
  FDRE \xor_ln117_222_reg_24870_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_222_fu_16549_p2[2]),
        .Q(xor_ln117_222_reg_24870[2]),
        .R(1'b0));
  FDRE \xor_ln117_222_reg_24870_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_222_fu_16549_p2[3]),
        .Q(xor_ln117_222_reg_24870[3]),
        .R(1'b0));
  FDRE \xor_ln117_222_reg_24870_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_222_fu_16549_p2[4]),
        .Q(xor_ln117_222_reg_24870[4]),
        .R(1'b0));
  FDRE \xor_ln117_222_reg_24870_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_222_fu_16549_p2[5]),
        .Q(xor_ln117_222_reg_24870[5]),
        .R(1'b0));
  FDRE \xor_ln117_222_reg_24870_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_222_fu_16549_p2[6]),
        .Q(xor_ln117_222_reg_24870[6]),
        .R(1'b0));
  FDRE \xor_ln117_222_reg_24870_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln117_222_fu_16549_p2[7]),
        .Q(xor_ln117_222_reg_24870[7]),
        .R(1'b0));
  FDRE \xor_ln117_22_reg_22835_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_22_fu_3538_p2[0]),
        .Q(xor_ln117_22_reg_22835[0]),
        .R(1'b0));
  FDRE \xor_ln117_22_reg_22835_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_22_fu_3538_p2[1]),
        .Q(xor_ln117_22_reg_22835[1]),
        .R(1'b0));
  FDRE \xor_ln117_22_reg_22835_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_22_fu_3538_p2[2]),
        .Q(xor_ln117_22_reg_22835[2]),
        .R(1'b0));
  FDRE \xor_ln117_22_reg_22835_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(control_s_axi_U_n_20),
        .Q(xor_ln117_22_reg_22835[3]),
        .R(1'b0));
  FDRE \xor_ln117_22_reg_22835_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_22_fu_3538_p2[4]),
        .Q(xor_ln117_22_reg_22835[4]),
        .R(1'b0));
  FDRE \xor_ln117_22_reg_22835_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_22_fu_3538_p2[5]),
        .Q(xor_ln117_22_reg_22835[5]),
        .R(1'b0));
  FDRE \xor_ln117_22_reg_22835_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_22_fu_3538_p2[6]),
        .Q(xor_ln117_22_reg_22835[6]),
        .R(1'b0));
  FDRE \xor_ln117_22_reg_22835_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln117_22_fu_3538_p2[7]),
        .Q(xor_ln117_22_reg_22835[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_235_reg_25043[1]_i_1 
       (.I0(\reg_1877_reg_n_0_[1] ),
        .I1(or_ln127_111_fu_17551_p3[1]),
        .I2(or_ln127_112_fu_17557_p3[1]),
        .I3(x_assign_170_reg_24981[1]),
        .I4(x_assign_168_reg_24959[1]),
        .I5(clefia_s0_U_n_506),
        .O(xor_ln117_235_fu_17597_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_235_reg_25043[2]_i_1 
       (.I0(or_ln127_112_fu_17557_p3[2]),
        .I1(or_ln127_111_fu_17551_p3[2]),
        .I2(x_assign_170_reg_24981[2]),
        .I3(x_assign_168_reg_24959[2]),
        .I4(\reg_1877_reg_n_0_[2] ),
        .I5(clefia_s0_U_n_216),
        .O(xor_ln117_235_fu_17597_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_235_reg_25043[3]_i_1 
       (.I0(or_ln127_112_fu_17557_p3[3]),
        .I1(or_ln127_111_fu_17551_p3[3]),
        .I2(x_assign_170_reg_24981[3]),
        .I3(x_assign_168_reg_24959[3]),
        .I4(\reg_1877_reg_n_0_[3] ),
        .I5(clefia_s0_U_n_218),
        .O(xor_ln117_235_fu_17597_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_235_reg_25043[4]_i_1 
       (.I0(or_ln127_112_fu_17557_p3[4]),
        .I1(or_ln127_111_fu_17551_p3[4]),
        .I2(x_assign_168_reg_24959[4]),
        .I3(or_ln127_112_fu_17557_p3[5]),
        .I4(\reg_1877_reg_n_0_[4] ),
        .I5(clefia_s0_U_n_505),
        .O(xor_ln117_235_fu_17597_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_235_reg_25043[5]_i_1 
       (.I0(or_ln127_112_fu_17557_p3[5]),
        .I1(or_ln127_111_fu_17551_p3[5]),
        .I2(x_assign_168_reg_24959[5]),
        .I3(or_ln127_112_fu_17557_p3[6]),
        .I4(\reg_1877_reg_n_0_[5] ),
        .I5(clefia_s0_U_n_220),
        .O(xor_ln117_235_fu_17597_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_235_reg_25043[6]_i_1 
       (.I0(clefia_s0_U_n_222),
        .I1(\reg_1877_reg_n_0_[6] ),
        .I2(or_ln127_112_fu_17557_p3[7]),
        .I3(x_assign_168_reg_24959[6]),
        .I4(or_ln127_111_fu_17551_p3[6]),
        .I5(or_ln127_112_fu_17557_p3[6]),
        .O(xor_ln117_235_fu_17597_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_235_reg_25043[7]_i_1 
       (.I0(or_ln127_112_fu_17557_p3[7]),
        .I1(or_ln127_111_fu_17551_p3[7]),
        .I2(x_assign_168_reg_24959[7]),
        .I3(x_assign_170_reg_24981[7]),
        .I4(\reg_1877_reg_n_0_[7] ),
        .I5(clefia_s0_U_n_504),
        .O(xor_ln117_235_fu_17597_p2[7]));
  FDRE \xor_ln117_235_reg_25043_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_235_fu_17597_p2[0]),
        .Q(xor_ln117_235_reg_25043[0]),
        .R(1'b0));
  FDRE \xor_ln117_235_reg_25043_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_235_fu_17597_p2[1]),
        .Q(xor_ln117_235_reg_25043[1]),
        .R(1'b0));
  FDRE \xor_ln117_235_reg_25043_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_235_fu_17597_p2[2]),
        .Q(xor_ln117_235_reg_25043[2]),
        .R(1'b0));
  FDRE \xor_ln117_235_reg_25043_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_235_fu_17597_p2[3]),
        .Q(xor_ln117_235_reg_25043[3]),
        .R(1'b0));
  FDRE \xor_ln117_235_reg_25043_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_235_fu_17597_p2[4]),
        .Q(xor_ln117_235_reg_25043[4]),
        .R(1'b0));
  FDRE \xor_ln117_235_reg_25043_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_235_fu_17597_p2[5]),
        .Q(xor_ln117_235_reg_25043[5]),
        .R(1'b0));
  FDRE \xor_ln117_235_reg_25043_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_235_fu_17597_p2[6]),
        .Q(xor_ln117_235_reg_25043[6]),
        .R(1'b0));
  FDRE \xor_ln117_235_reg_25043_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_235_fu_17597_p2[7]),
        .Q(xor_ln117_235_reg_25043[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_236_reg_25048[0]_i_1 
       (.I0(x_assign_170_reg_24981[7]),
        .I1(or_ln127_111_fu_17551_p3[0]),
        .I2(or_ln127_113_fu_17563_p3[1]),
        .I3(or_ln127_111_fu_17551_p3[1]),
        .I4(\reg_1896_reg_n_0_[0] ),
        .I5(clefia_s1_U_n_435),
        .O(xor_ln117_236_fu_17625_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_236_reg_25048[1]_i_1 
       (.I0(clefia_s1_U_n_195),
        .I1(x_assign_169_reg_24965[1]),
        .I2(x_assign_171_reg_24997[1]),
        .I3(or_ln127_112_fu_17557_p3[1]),
        .I4(or_ln127_111_fu_17551_p3[1]),
        .I5(\reg_1896_reg_n_0_[1] ),
        .O(xor_ln117_236_fu_17625_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_236_reg_25048[2]_i_1 
       (.I0(or_ln127_112_fu_17557_p3[2]),
        .I1(or_ln127_111_fu_17551_p3[2]),
        .I2(x_assign_171_reg_24997[2]),
        .I3(x_assign_169_reg_24965[2]),
        .I4(\reg_1896_reg_n_0_[2] ),
        .I5(clefia_s1_U_n_197),
        .O(xor_ln117_236_fu_17625_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_236_reg_25048[3]_i_1 
       (.I0(or_ln127_112_fu_17557_p3[3]),
        .I1(or_ln127_111_fu_17551_p3[3]),
        .I2(x_assign_171_reg_24997[3]),
        .I3(x_assign_169_reg_24965[3]),
        .I4(\reg_1896_reg_n_0_[3] ),
        .I5(clefia_s1_U_n_430),
        .O(xor_ln117_236_fu_17625_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_236_reg_25048[4]_i_1 
       (.I0(or_ln127_112_fu_17557_p3[4]),
        .I1(or_ln127_111_fu_17551_p3[4]),
        .I2(or_ln127_113_fu_17563_p3[5]),
        .I3(or_ln127_111_fu_17551_p3[5]),
        .I4(\reg_1896_reg_n_0_[4] ),
        .I5(clefia_s1_U_n_429),
        .O(xor_ln117_236_fu_17625_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_236_reg_25048[5]_i_1 
       (.I0(or_ln127_112_fu_17557_p3[5]),
        .I1(or_ln127_111_fu_17551_p3[5]),
        .I2(or_ln127_113_fu_17563_p3[6]),
        .I3(or_ln127_111_fu_17551_p3[6]),
        .I4(\reg_1896_reg_n_0_[5] ),
        .I5(clefia_s1_U_n_428),
        .O(xor_ln117_236_fu_17625_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_236_reg_25048[7]_i_1 
       (.I0(clefia_s1_U_n_424),
        .I1(\reg_1896_reg_n_0_[7] ),
        .I2(x_assign_171_reg_24997[7]),
        .I3(or_ln127_111_fu_17551_p3[0]),
        .I4(or_ln127_111_fu_17551_p3[7]),
        .I5(or_ln127_112_fu_17557_p3[7]),
        .O(xor_ln117_236_fu_17625_p2[7]));
  FDRE \xor_ln117_236_reg_25048_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_236_fu_17625_p2[0]),
        .Q(xor_ln117_236_reg_25048[0]),
        .R(1'b0));
  FDRE \xor_ln117_236_reg_25048_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_236_fu_17625_p2[1]),
        .Q(xor_ln117_236_reg_25048[1]),
        .R(1'b0));
  FDRE \xor_ln117_236_reg_25048_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_236_fu_17625_p2[2]),
        .Q(xor_ln117_236_reg_25048[2]),
        .R(1'b0));
  FDRE \xor_ln117_236_reg_25048_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_236_fu_17625_p2[3]),
        .Q(xor_ln117_236_reg_25048[3]),
        .R(1'b0));
  FDRE \xor_ln117_236_reg_25048_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_236_fu_17625_p2[4]),
        .Q(xor_ln117_236_reg_25048[4]),
        .R(1'b0));
  FDRE \xor_ln117_236_reg_25048_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_236_fu_17625_p2[5]),
        .Q(xor_ln117_236_reg_25048[5]),
        .R(1'b0));
  FDRE \xor_ln117_236_reg_25048_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_236_fu_17625_p2[6]),
        .Q(xor_ln117_236_reg_25048[6]),
        .R(1'b0));
  FDRE \xor_ln117_236_reg_25048_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_236_fu_17625_p2[7]),
        .Q(xor_ln117_236_reg_25048[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_237_reg_25053[1]_i_1 
       (.I0(x_assign_168_reg_24959[1]),
        .I1(x_assign_170_reg_24981[1]),
        .I2(x_assign_168_reg_24959[0]),
        .I3(or_ln127_113_fu_17563_p3[1]),
        .I4(reg_1901[1]),
        .I5(clefia_s0_U_n_210),
        .O(xor_ln117_237_fu_17653_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_237_reg_25053[2]_i_1 
       (.I0(x_assign_168_reg_24959[2]),
        .I1(x_assign_170_reg_24981[2]),
        .I2(or_ln127_114_fu_17569_p3[2]),
        .I3(or_ln127_113_fu_17563_p3[2]),
        .I4(reg_1901[2]),
        .I5(clefia_s0_U_n_212),
        .O(xor_ln117_237_fu_17653_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_237_reg_25053[3]_i_1 
       (.I0(x_assign_168_reg_24959[3]),
        .I1(x_assign_170_reg_24981[3]),
        .I2(or_ln127_114_fu_17569_p3[3]),
        .I3(or_ln127_113_fu_17563_p3[3]),
        .I4(reg_1901[3]),
        .I5(clefia_s0_U_n_502),
        .O(xor_ln117_237_fu_17653_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_237_reg_25053[4]_i_1 
       (.I0(reg_1901[4]),
        .I1(x_assign_168_reg_24959[4]),
        .I2(or_ln127_112_fu_17557_p3[5]),
        .I3(or_ln127_114_fu_17569_p3[4]),
        .I4(or_ln127_113_fu_17563_p3[4]),
        .I5(clefia_s0_U_n_501),
        .O(xor_ln117_237_fu_17653_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_237_reg_25053[5]_i_1 
       (.I0(or_ln127_112_fu_17557_p3[6]),
        .I1(x_assign_168_reg_24959[5]),
        .I2(x_assign_168_reg_24959[4]),
        .I3(or_ln127_113_fu_17563_p3[5]),
        .I4(reg_1901[5]),
        .I5(clefia_s0_U_n_500),
        .O(xor_ln117_237_fu_17653_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_237_reg_25053[6]_i_1 
       (.I0(or_ln127_112_fu_17557_p3[7]),
        .I1(x_assign_168_reg_24959[6]),
        .I2(x_assign_168_reg_24959[5]),
        .I3(or_ln127_113_fu_17563_p3[6]),
        .I4(reg_1901[6]),
        .I5(clefia_s0_U_n_215),
        .O(xor_ln117_237_fu_17653_p2[6]));
  FDRE \xor_ln117_237_reg_25053_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_237_fu_17653_p2[0]),
        .Q(xor_ln117_237_reg_25053[0]),
        .R(1'b0));
  FDRE \xor_ln117_237_reg_25053_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_237_fu_17653_p2[1]),
        .Q(xor_ln117_237_reg_25053[1]),
        .R(1'b0));
  FDRE \xor_ln117_237_reg_25053_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_237_fu_17653_p2[2]),
        .Q(xor_ln117_237_reg_25053[2]),
        .R(1'b0));
  FDRE \xor_ln117_237_reg_25053_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_237_fu_17653_p2[3]),
        .Q(xor_ln117_237_reg_25053[3]),
        .R(1'b0));
  FDRE \xor_ln117_237_reg_25053_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_237_fu_17653_p2[4]),
        .Q(xor_ln117_237_reg_25053[4]),
        .R(1'b0));
  FDRE \xor_ln117_237_reg_25053_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_237_fu_17653_p2[5]),
        .Q(xor_ln117_237_reg_25053[5]),
        .R(1'b0));
  FDRE \xor_ln117_237_reg_25053_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_237_fu_17653_p2[6]),
        .Q(xor_ln117_237_reg_25053[6]),
        .R(1'b0));
  FDRE \xor_ln117_237_reg_25053_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_237_fu_17653_p2[7]),
        .Q(xor_ln117_237_reg_25053[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_238_reg_25058[2]_i_1 
       (.I0(or_ln127_113_fu_17563_p3[2]),
        .I1(or_ln127_114_fu_17569_p3[2]),
        .I2(x_assign_171_reg_24997[2]),
        .I3(x_assign_169_reg_24965[2]),
        .I4(reg_1906[2]),
        .I5(clefia_s1_U_n_432),
        .O(xor_ln117_238_fu_17681_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_238_reg_25058[3]_i_1 
       (.I0(reg_1906[3]),
        .I1(x_assign_169_reg_24965[3]),
        .I2(x_assign_171_reg_24997[3]),
        .I3(or_ln127_114_fu_17569_p3[3]),
        .I4(or_ln127_113_fu_17563_p3[3]),
        .I5(clefia_s1_U_n_431),
        .O(xor_ln117_238_fu_17681_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_238_reg_25058[4]_i_1 
       (.I0(clefia_s1_U_n_199),
        .I1(reg_1906[4]),
        .I2(or_ln127_113_fu_17563_p3[4]),
        .I3(or_ln127_114_fu_17569_p3[4]),
        .I4(or_ln127_113_fu_17563_p3[5]),
        .I5(or_ln127_111_fu_17551_p3[5]),
        .O(xor_ln117_238_fu_17681_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_238_reg_25058[5]_i_1 
       (.I0(or_ln127_113_fu_17563_p3[5]),
        .I1(x_assign_168_reg_24959[4]),
        .I2(or_ln127_113_fu_17563_p3[6]),
        .I3(or_ln127_111_fu_17551_p3[6]),
        .I4(reg_1906[5]),
        .I5(clefia_s1_U_n_427),
        .O(xor_ln117_238_fu_17681_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_238_reg_25058[6]_i_1 
       (.I0(or_ln127_113_fu_17563_p3[6]),
        .I1(x_assign_168_reg_24959[5]),
        .I2(or_ln127_113_fu_17563_p3[7]),
        .I3(or_ln127_111_fu_17551_p3[7]),
        .I4(reg_1906[6]),
        .I5(clefia_s1_U_n_426),
        .O(xor_ln117_238_fu_17681_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_238_reg_25058[7]_i_1 
       (.I0(clefia_s1_U_n_201),
        .I1(reg_1906[7]),
        .I2(x_assign_171_reg_24997[7]),
        .I3(or_ln127_111_fu_17551_p3[0]),
        .I4(x_assign_168_reg_24959[6]),
        .I5(or_ln127_113_fu_17563_p3[7]),
        .O(xor_ln117_238_fu_17681_p2[7]));
  FDRE \xor_ln117_238_reg_25058_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_238_fu_17681_p2[0]),
        .Q(xor_ln117_238_reg_25058[0]),
        .R(1'b0));
  FDRE \xor_ln117_238_reg_25058_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_238_fu_17681_p2[1]),
        .Q(xor_ln117_238_reg_25058[1]),
        .R(1'b0));
  FDRE \xor_ln117_238_reg_25058_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_238_fu_17681_p2[2]),
        .Q(xor_ln117_238_reg_25058[2]),
        .R(1'b0));
  FDRE \xor_ln117_238_reg_25058_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_238_fu_17681_p2[3]),
        .Q(xor_ln117_238_reg_25058[3]),
        .R(1'b0));
  FDRE \xor_ln117_238_reg_25058_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_238_fu_17681_p2[4]),
        .Q(xor_ln117_238_reg_25058[4]),
        .R(1'b0));
  FDRE \xor_ln117_238_reg_25058_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_238_fu_17681_p2[5]),
        .Q(xor_ln117_238_reg_25058[5]),
        .R(1'b0));
  FDRE \xor_ln117_238_reg_25058_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_238_fu_17681_p2[6]),
        .Q(xor_ln117_238_reg_25058[6]),
        .R(1'b0));
  FDRE \xor_ln117_238_reg_25058_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln117_238_fu_17681_p2[7]),
        .Q(xor_ln117_238_reg_25058[7]),
        .R(1'b0));
  FDRE \xor_ln117_23_reg_22882_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_23_fu_3738_p2[0]),
        .Q(xor_ln117_23_reg_22882[0]),
        .R(1'b0));
  FDRE \xor_ln117_23_reg_22882_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_23_fu_3738_p2[1]),
        .Q(xor_ln117_23_reg_22882[1]),
        .R(1'b0));
  FDRE \xor_ln117_23_reg_22882_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_23_fu_3738_p2[2]),
        .Q(xor_ln117_23_reg_22882[2]),
        .R(1'b0));
  FDRE \xor_ln117_23_reg_22882_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_23_fu_3738_p2[3]),
        .Q(xor_ln117_23_reg_22882[3]),
        .R(1'b0));
  FDRE \xor_ln117_23_reg_22882_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_23_fu_3738_p2[4]),
        .Q(xor_ln117_23_reg_22882[4]),
        .R(1'b0));
  FDRE \xor_ln117_23_reg_22882_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_23_fu_3738_p2[5]),
        .Q(xor_ln117_23_reg_22882[5]),
        .R(1'b0));
  FDRE \xor_ln117_23_reg_22882_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_23_fu_3738_p2[6]),
        .Q(xor_ln117_23_reg_22882[6]),
        .R(1'b0));
  FDRE \xor_ln117_23_reg_22882_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_23_fu_3738_p2[7]),
        .Q(xor_ln117_23_reg_22882[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_251_reg_25231[0]_i_1 
       (.I0(x_assign_181_reg_25153[7]),
        .I1(x_assign_182_reg_25169[7]),
        .I2(or_ln127_122_fu_18701_p3[1]),
        .I3(x_assign_182_reg_25169[0]),
        .I4(\reg_1877_reg_n_0_[0] ),
        .I5(clefia_s0_U_n_312),
        .O(xor_ln117_251_fu_18729_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_251_reg_25231[1]_i_1 
       (.I0(\reg_1877_reg_n_0_[1] ),
        .I1(x_assign_182_reg_25169[0]),
        .I2(x_assign_181_reg_25153[0]),
        .I3(x_assign_182_reg_25169[1]),
        .I4(x_assign_180_reg_25147[1]),
        .I5(clefia_s0_U_n_310),
        .O(xor_ln117_251_fu_18729_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_251_reg_25231[5]_i_1 
       (.I0(x_assign_182_reg_25169[5]),
        .I1(or_ln127_122_fu_18701_p3[6]),
        .I2(x_assign_182_reg_25169[4]),
        .I3(x_assign_181_reg_25153[4]),
        .I4(\reg_1877_reg_n_0_[5] ),
        .I5(clefia_s0_U_n_302),
        .O(xor_ln117_251_fu_18729_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_251_reg_25231[7]_i_1 
       (.I0(x_assign_182_reg_25169[7]),
        .I1(x_assign_180_reg_25147[7]),
        .I2(or_ln127_120_fu_18689_p3[7]),
        .I3(or_ln127_119_fu_18683_p3[7]),
        .I4(\reg_1877_reg_n_0_[7] ),
        .I5(clefia_s0_U_n_298),
        .O(xor_ln117_251_fu_18729_p2[7]));
  FDRE \xor_ln117_251_reg_25231_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_251_fu_18729_p2[0]),
        .Q(xor_ln117_251_reg_25231[0]),
        .R(1'b0));
  FDRE \xor_ln117_251_reg_25231_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_251_fu_18729_p2[1]),
        .Q(xor_ln117_251_reg_25231[1]),
        .R(1'b0));
  FDRE \xor_ln117_251_reg_25231_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_251_fu_18729_p2[2]),
        .Q(xor_ln117_251_reg_25231[2]),
        .R(1'b0));
  FDRE \xor_ln117_251_reg_25231_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_251_fu_18729_p2[3]),
        .Q(xor_ln117_251_reg_25231[3]),
        .R(1'b0));
  FDRE \xor_ln117_251_reg_25231_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_251_fu_18729_p2[4]),
        .Q(xor_ln117_251_reg_25231[4]),
        .R(1'b0));
  FDRE \xor_ln117_251_reg_25231_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_251_fu_18729_p2[5]),
        .Q(xor_ln117_251_reg_25231[5]),
        .R(1'b0));
  FDRE \xor_ln117_251_reg_25231_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_251_fu_18729_p2[6]),
        .Q(xor_ln117_251_reg_25231[6]),
        .R(1'b0));
  FDRE \xor_ln117_251_reg_25231_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_251_fu_18729_p2[7]),
        .Q(xor_ln117_251_reg_25231[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_252_reg_25236[0]_i_1 
       (.I0(x_assign_181_reg_25153[7]),
        .I1(x_assign_182_reg_25169[7]),
        .I2(or_ln127_121_fu_18695_p3[1]),
        .I3(x_assign_181_reg_25153[0]),
        .I4(reg_1890[0]),
        .I5(clefia_s1_U_n_359),
        .O(xor_ln117_252_fu_18757_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_252_reg_25236[2]_i_1 
       (.I0(or_ln127_119_fu_18683_p3[2]),
        .I1(or_ln127_120_fu_18689_p3[2]),
        .I2(x_assign_181_reg_25153[2]),
        .I3(x_assign_183_reg_25185[2]),
        .I4(reg_1890[2]),
        .I5(clefia_s1_U_n_357),
        .O(xor_ln117_252_fu_18757_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_252_reg_25236[5]_i_1 
       (.I0(x_assign_181_reg_25153[4]),
        .I1(x_assign_182_reg_25169[4]),
        .I2(or_ln127_121_fu_18695_p3[6]),
        .I3(x_assign_181_reg_25153[5]),
        .I4(reg_1890[5]),
        .I5(clefia_s1_U_n_354),
        .O(xor_ln117_252_fu_18757_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_252_reg_25236[6]_i_1 
       (.I0(x_assign_181_reg_25153[5]),
        .I1(x_assign_182_reg_25169[5]),
        .I2(or_ln127_121_fu_18695_p3[7]),
        .I3(or_ln127_119_fu_18683_p3[7]),
        .I4(reg_1890[6]),
        .I5(clefia_s1_U_n_353),
        .O(xor_ln117_252_fu_18757_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_252_reg_25236[7]_i_1 
       (.I0(or_ln127_119_fu_18683_p3[7]),
        .I1(or_ln127_120_fu_18689_p3[7]),
        .I2(x_assign_183_reg_25185[7]),
        .I3(x_assign_181_reg_25153[7]),
        .I4(reg_1890[7]),
        .I5(clefia_s1_U_n_352),
        .O(xor_ln117_252_fu_18757_p2[7]));
  FDRE \xor_ln117_252_reg_25236_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_252_fu_18757_p2[0]),
        .Q(xor_ln117_252_reg_25236[0]),
        .R(1'b0));
  FDRE \xor_ln117_252_reg_25236_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_252_fu_18757_p2[1]),
        .Q(xor_ln117_252_reg_25236[1]),
        .R(1'b0));
  FDRE \xor_ln117_252_reg_25236_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_252_fu_18757_p2[2]),
        .Q(xor_ln117_252_reg_25236[2]),
        .R(1'b0));
  FDRE \xor_ln117_252_reg_25236_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_252_fu_18757_p2[3]),
        .Q(xor_ln117_252_reg_25236[3]),
        .R(1'b0));
  FDRE \xor_ln117_252_reg_25236_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_252_fu_18757_p2[4]),
        .Q(xor_ln117_252_reg_25236[4]),
        .R(1'b0));
  FDRE \xor_ln117_252_reg_25236_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_252_fu_18757_p2[5]),
        .Q(xor_ln117_252_reg_25236[5]),
        .R(1'b0));
  FDRE \xor_ln117_252_reg_25236_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_252_fu_18757_p2[6]),
        .Q(xor_ln117_252_reg_25236[6]),
        .R(1'b0));
  FDRE \xor_ln117_252_reg_25236_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_252_fu_18757_p2[7]),
        .Q(xor_ln117_252_reg_25236[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_253_reg_25241[2]_i_1 
       (.I0(or_ln127_122_fu_18701_p3[2]),
        .I1(or_ln127_121_fu_18695_p3[2]),
        .I2(x_assign_182_reg_25169[2]),
        .I3(x_assign_180_reg_25147[2]),
        .I4(reg_1901[2]),
        .I5(clefia_s0_U_n_308),
        .O(xor_ln117_253_fu_18785_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_253_reg_25241[5]_i_1 
       (.I0(x_assign_182_reg_25169[5]),
        .I1(or_ln127_122_fu_18701_p3[6]),
        .I2(or_ln127_122_fu_18701_p3[5]),
        .I3(or_ln127_121_fu_18695_p3[5]),
        .I4(reg_1901[5]),
        .I5(clefia_s0_U_n_301),
        .O(xor_ln117_253_fu_18785_p2[5]));
  FDRE \xor_ln117_253_reg_25241_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_253_fu_18785_p2[0]),
        .Q(xor_ln117_253_reg_25241[0]),
        .R(1'b0));
  FDRE \xor_ln117_253_reg_25241_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_253_fu_18785_p2[1]),
        .Q(xor_ln117_253_reg_25241[1]),
        .R(1'b0));
  FDRE \xor_ln117_253_reg_25241_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_253_fu_18785_p2[2]),
        .Q(xor_ln117_253_reg_25241[2]),
        .R(1'b0));
  FDRE \xor_ln117_253_reg_25241_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_253_fu_18785_p2[3]),
        .Q(xor_ln117_253_reg_25241[3]),
        .R(1'b0));
  FDRE \xor_ln117_253_reg_25241_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_253_fu_18785_p2[4]),
        .Q(xor_ln117_253_reg_25241[4]),
        .R(1'b0));
  FDRE \xor_ln117_253_reg_25241_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_253_fu_18785_p2[5]),
        .Q(xor_ln117_253_reg_25241[5]),
        .R(1'b0));
  FDRE \xor_ln117_253_reg_25241_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_253_fu_18785_p2[6]),
        .Q(xor_ln117_253_reg_25241[6]),
        .R(1'b0));
  FDRE \xor_ln117_253_reg_25241_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_253_fu_18785_p2[7]),
        .Q(xor_ln117_253_reg_25241[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_254_reg_25246[0]_i_1 
       (.I0(x_assign_181_reg_25153[0]),
        .I1(or_ln127_121_fu_18695_p3[1]),
        .I2(x_assign_180_reg_25147[7]),
        .I3(x_assign_183_reg_25185[7]),
        .I4(\reg_1896_reg_n_0_[0] ),
        .I5(clefia_s1_U_n_287),
        .O(xor_ln117_254_fu_18813_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_254_reg_25246[2]_i_1 
       (.I0(x_assign_183_reg_25185[2]),
        .I1(x_assign_181_reg_25153[2]),
        .I2(or_ln127_121_fu_18695_p3[2]),
        .I3(or_ln127_122_fu_18701_p3[2]),
        .I4(\reg_1896_reg_n_0_[2] ),
        .I5(clefia_s1_U_n_285),
        .O(xor_ln117_254_fu_18813_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_254_reg_25246[4]_i_1 
       (.I0(\reg_1896_reg_n_0_[4] ),
        .I1(or_ln127_121_fu_18695_p3[5]),
        .I2(x_assign_181_reg_25153[4]),
        .I3(or_ln127_121_fu_18695_p3[4]),
        .I4(or_ln127_122_fu_18701_p3[4]),
        .I5(clefia_s1_U_n_281),
        .O(xor_ln117_254_fu_18813_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_254_reg_25246[5]_i_1 
       (.I0(x_assign_181_reg_25153[5]),
        .I1(or_ln127_121_fu_18695_p3[6]),
        .I2(or_ln127_122_fu_18701_p3[5]),
        .I3(or_ln127_121_fu_18695_p3[5]),
        .I4(\reg_1896_reg_n_0_[5] ),
        .I5(clefia_s1_U_n_280),
        .O(xor_ln117_254_fu_18813_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_254_reg_25246[6]_i_1 
       (.I0(or_ln127_119_fu_18683_p3[7]),
        .I1(or_ln127_121_fu_18695_p3[7]),
        .I2(or_ln127_122_fu_18701_p3[6]),
        .I3(or_ln127_121_fu_18695_p3[6]),
        .I4(\reg_1896_reg_n_0_[6] ),
        .I5(clefia_s1_U_n_279),
        .O(xor_ln117_254_fu_18813_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_254_reg_25246[7]_i_1 
       (.I0(x_assign_181_reg_25153[7]),
        .I1(x_assign_183_reg_25185[7]),
        .I2(or_ln127_122_fu_18701_p3[7]),
        .I3(or_ln127_121_fu_18695_p3[7]),
        .I4(\reg_1896_reg_n_0_[7] ),
        .I5(clefia_s1_U_n_278),
        .O(xor_ln117_254_fu_18813_p2[7]));
  FDRE \xor_ln117_254_reg_25246_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_254_fu_18813_p2[0]),
        .Q(xor_ln117_254_reg_25246[0]),
        .R(1'b0));
  FDRE \xor_ln117_254_reg_25246_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_254_fu_18813_p2[1]),
        .Q(xor_ln117_254_reg_25246[1]),
        .R(1'b0));
  FDRE \xor_ln117_254_reg_25246_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_254_fu_18813_p2[2]),
        .Q(xor_ln117_254_reg_25246[2]),
        .R(1'b0));
  FDRE \xor_ln117_254_reg_25246_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_254_fu_18813_p2[3]),
        .Q(xor_ln117_254_reg_25246[3]),
        .R(1'b0));
  FDRE \xor_ln117_254_reg_25246_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_254_fu_18813_p2[4]),
        .Q(xor_ln117_254_reg_25246[4]),
        .R(1'b0));
  FDRE \xor_ln117_254_reg_25246_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_254_fu_18813_p2[5]),
        .Q(xor_ln117_254_reg_25246[5]),
        .R(1'b0));
  FDRE \xor_ln117_254_reg_25246_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_254_fu_18813_p2[6]),
        .Q(xor_ln117_254_reg_25246[6]),
        .R(1'b0));
  FDRE \xor_ln117_254_reg_25246_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln117_254_fu_18813_p2[7]),
        .Q(xor_ln117_254_reg_25246[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_268_reg_25424[1]_i_1 
       (.I0(reg_1883[1]),
        .I1(or_ln127_127_fu_19815_p3[1]),
        .I2(or_ln127_128_fu_19821_p3[1]),
        .I3(x_assign_193_reg_25346[1]),
        .I4(x_assign_195_reg_25378[1]),
        .I5(clefia_s1_U_n_465),
        .O(xor_ln117_268_fu_19890_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_268_reg_25424[4]_i_1 
       (.I0(or_ln127_128_fu_19821_p3[4]),
        .I1(or_ln127_127_fu_19815_p3[4]),
        .I2(or_ln127_129_fu_19827_p3[5]),
        .I3(or_ln127_127_fu_19815_p3[5]),
        .I4(reg_1883[4]),
        .I5(clefia_s1_U_n_458),
        .O(xor_ln117_268_fu_19890_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_268_reg_25424[5]_i_1 
       (.I0(or_ln127_128_fu_19821_p3[5]),
        .I1(or_ln127_127_fu_19815_p3[5]),
        .I2(or_ln127_129_fu_19827_p3[6]),
        .I3(or_ln127_127_fu_19815_p3[6]),
        .I4(reg_1883[5]),
        .I5(clefia_s1_U_n_457),
        .O(xor_ln117_268_fu_19890_p2[5]));
  FDRE \xor_ln117_268_reg_25424_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_268_fu_19890_p2[0]),
        .Q(xor_ln117_268_reg_25424[0]),
        .R(1'b0));
  FDRE \xor_ln117_268_reg_25424_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_268_fu_19890_p2[1]),
        .Q(xor_ln117_268_reg_25424[1]),
        .R(1'b0));
  FDRE \xor_ln117_268_reg_25424_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_268_fu_19890_p2[2]),
        .Q(xor_ln117_268_reg_25424[2]),
        .R(1'b0));
  FDRE \xor_ln117_268_reg_25424_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_268_fu_19890_p2[3]),
        .Q(xor_ln117_268_reg_25424[3]),
        .R(1'b0));
  FDRE \xor_ln117_268_reg_25424_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_268_fu_19890_p2[4]),
        .Q(xor_ln117_268_reg_25424[4]),
        .R(1'b0));
  FDRE \xor_ln117_268_reg_25424_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_268_fu_19890_p2[5]),
        .Q(xor_ln117_268_reg_25424[5]),
        .R(1'b0));
  FDRE \xor_ln117_268_reg_25424_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_268_fu_19890_p2[6]),
        .Q(xor_ln117_268_reg_25424[6]),
        .R(1'b0));
  FDRE \xor_ln117_268_reg_25424_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_268_fu_19890_p2[7]),
        .Q(xor_ln117_268_reg_25424[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_269_reg_25429[0]_i_1 
       (.I0(or_ln127_128_fu_19821_p3[1]),
        .I1(x_assign_192_reg_25340[0]),
        .I2(x_assign_195_reg_25378[7]),
        .I3(x_assign_192_reg_25340[7]),
        .I4(z_130_reg_25335[0]),
        .I5(clefia_s0_U_n_520),
        .O(xor_ln117_269_fu_19917_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_269_reg_25429[2]_i_1 
       (.I0(clefia_s0_U_n_518),
        .I1(z_130_reg_25335[2]),
        .I2(or_ln127_130_fu_19833_p3[2]),
        .I3(or_ln127_129_fu_19827_p3[2]),
        .I4(x_assign_194_reg_25362[2]),
        .I5(x_assign_192_reg_25340[2]),
        .O(xor_ln117_269_fu_19917_p2[2]));
  FDRE \xor_ln117_269_reg_25429_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_269_fu_19917_p2[0]),
        .Q(xor_ln117_269_reg_25429[0]),
        .R(1'b0));
  FDRE \xor_ln117_269_reg_25429_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_269_fu_19917_p2[1]),
        .Q(xor_ln117_269_reg_25429[1]),
        .R(1'b0));
  FDRE \xor_ln117_269_reg_25429_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_269_fu_19917_p2[2]),
        .Q(xor_ln117_269_reg_25429[2]),
        .R(1'b0));
  FDRE \xor_ln117_269_reg_25429_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_269_fu_19917_p2[3]),
        .Q(xor_ln117_269_reg_25429[3]),
        .R(1'b0));
  FDRE \xor_ln117_269_reg_25429_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_269_fu_19917_p2[4]),
        .Q(xor_ln117_269_reg_25429[4]),
        .R(1'b0));
  FDRE \xor_ln117_269_reg_25429_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_269_fu_19917_p2[5]),
        .Q(xor_ln117_269_reg_25429[5]),
        .R(1'b0));
  FDRE \xor_ln117_269_reg_25429_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_269_fu_19917_p2[6]),
        .Q(xor_ln117_269_reg_25429[6]),
        .R(1'b0));
  FDRE \xor_ln117_269_reg_25429_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_269_fu_19917_p2[7]),
        .Q(xor_ln117_269_reg_25429[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_270_reg_25434[2]_i_1 
       (.I0(or_ln127_130_fu_19833_p3[2]),
        .I1(or_ln127_129_fu_19827_p3[2]),
        .I2(x_assign_193_reg_25346[2]),
        .I3(x_assign_195_reg_25378[2]),
        .I4(reg_1890[2]),
        .I5(clefia_s1_U_n_463),
        .O(xor_ln117_270_fu_19945_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_270_reg_25434[4]_i_1 
       (.I0(reg_1890[4]),
        .I1(or_ln127_129_fu_19827_p3[5]),
        .I2(or_ln127_127_fu_19815_p3[5]),
        .I3(or_ln127_129_fu_19827_p3[4]),
        .I4(or_ln127_130_fu_19833_p3[4]),
        .I5(clefia_s1_U_n_459),
        .O(xor_ln117_270_fu_19945_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_270_reg_25434[6]_i_1 
       (.I0(or_ln127_127_fu_19815_p3[7]),
        .I1(or_ln127_129_fu_19827_p3[7]),
        .I2(x_assign_192_reg_25340[5]),
        .I3(or_ln127_129_fu_19827_p3[6]),
        .I4(reg_1890[6]),
        .I5(clefia_s1_U_n_454),
        .O(xor_ln117_270_fu_19945_p2[6]));
  FDRE \xor_ln117_270_reg_25434_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_270_fu_19945_p2[0]),
        .Q(xor_ln117_270_reg_25434[0]),
        .R(1'b0));
  FDRE \xor_ln117_270_reg_25434_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_270_fu_19945_p2[1]),
        .Q(xor_ln117_270_reg_25434[1]),
        .R(1'b0));
  FDRE \xor_ln117_270_reg_25434_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_270_fu_19945_p2[2]),
        .Q(xor_ln117_270_reg_25434[2]),
        .R(1'b0));
  FDRE \xor_ln117_270_reg_25434_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_270_fu_19945_p2[3]),
        .Q(xor_ln117_270_reg_25434[3]),
        .R(1'b0));
  FDRE \xor_ln117_270_reg_25434_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_270_fu_19945_p2[4]),
        .Q(xor_ln117_270_reg_25434[4]),
        .R(1'b0));
  FDRE \xor_ln117_270_reg_25434_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_270_fu_19945_p2[5]),
        .Q(xor_ln117_270_reg_25434[5]),
        .R(1'b0));
  FDRE \xor_ln117_270_reg_25434_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_270_fu_19945_p2[6]),
        .Q(xor_ln117_270_reg_25434[6]),
        .R(1'b0));
  FDRE \xor_ln117_270_reg_25434_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_270_fu_19945_p2[7]),
        .Q(xor_ln117_270_reg_25434[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_276_reg_25691[0]_i_1 
       (.I0(reg_1825[0]),
        .I1(xor_ln117_236_reg_25048[0]),
        .I2(x_assign_198_reg_25643[6]),
        .I3(x_assign_201_reg_25665[6]),
        .I4(x_assign_198_reg_25643[0]),
        .I5(x_assign_199_reg_25649[0]),
        .O(xor_ln117_276_fu_21652_p2[0]));
  FDRE \xor_ln117_276_reg_25691_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_276_fu_21652_p2[0]),
        .Q(xor_ln117_276_reg_25691[0]),
        .R(1'b0));
  FDRE \xor_ln117_276_reg_25691_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_276_fu_21652_p2[1]),
        .Q(xor_ln117_276_reg_25691[1]),
        .R(1'b0));
  FDRE \xor_ln117_276_reg_25691_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_276_fu_21652_p2[2]),
        .Q(xor_ln117_276_reg_25691[2]),
        .R(1'b0));
  FDRE \xor_ln117_276_reg_25691_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_276_fu_21652_p2[3]),
        .Q(xor_ln117_276_reg_25691[3]),
        .R(1'b0));
  FDRE \xor_ln117_276_reg_25691_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_276_fu_21652_p2[4]),
        .Q(xor_ln117_276_reg_25691[4]),
        .R(1'b0));
  FDRE \xor_ln117_276_reg_25691_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_276_fu_21652_p2[5]),
        .Q(xor_ln117_276_reg_25691[5]),
        .R(1'b0));
  FDRE \xor_ln117_276_reg_25691_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_276_fu_21652_p2[6]),
        .Q(xor_ln117_276_reg_25691[6]),
        .R(1'b0));
  FDRE \xor_ln117_276_reg_25691_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_276_fu_21652_p2[7]),
        .Q(xor_ln117_276_reg_25691[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_277_reg_25696[3]_i_1 
       (.I0(or_ln127_131_fu_21579_p3[3]),
        .I1(or_ln127_132_fu_21585_p3[3]),
        .I2(xor_ln117_237_reg_25053[3]),
        .I3(\reg_1854_reg_n_0_[3] ),
        .I4(x_assign_201_reg_25665[3]),
        .I5(x_assign_196_reg_25627[3]),
        .O(xor_ln117_277_fu_21679_p2[3]));
  FDRE \xor_ln117_277_reg_25696_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_277_fu_21679_p2[0]),
        .Q(xor_ln117_277_reg_25696[0]),
        .R(1'b0));
  FDRE \xor_ln117_277_reg_25696_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_277_fu_21679_p2[1]),
        .Q(xor_ln117_277_reg_25696[1]),
        .R(1'b0));
  FDRE \xor_ln117_277_reg_25696_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_277_fu_21679_p2[2]),
        .Q(xor_ln117_277_reg_25696[2]),
        .R(1'b0));
  FDRE \xor_ln117_277_reg_25696_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_277_fu_21679_p2[3]),
        .Q(xor_ln117_277_reg_25696[3]),
        .R(1'b0));
  FDRE \xor_ln117_277_reg_25696_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_277_fu_21679_p2[4]),
        .Q(xor_ln117_277_reg_25696[4]),
        .R(1'b0));
  FDRE \xor_ln117_277_reg_25696_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_277_fu_21679_p2[5]),
        .Q(xor_ln117_277_reg_25696[5]),
        .R(1'b0));
  FDRE \xor_ln117_277_reg_25696_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_277_fu_21679_p2[6]),
        .Q(xor_ln117_277_reg_25696[6]),
        .R(1'b0));
  FDRE \xor_ln117_277_reg_25696_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_277_fu_21679_p2[7]),
        .Q(xor_ln117_277_reg_25696[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_278_reg_25701[3]_i_1 
       (.I0(or_ln127_133_fu_21591_p3[3]),
        .I1(or_ln127_134_fu_21597_p3[3]),
        .I2(xor_ln117_238_reg_25058[3]),
        .I3(\reg_1846_reg_n_0_[3] ),
        .I4(x_assign_201_reg_25665[3]),
        .I5(x_assign_196_reg_25627[3]),
        .O(xor_ln117_278_fu_21706_p2[3]));
  FDRE \xor_ln117_278_reg_25701_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_278_fu_21706_p2[0]),
        .Q(xor_ln117_278_reg_25701[0]),
        .R(1'b0));
  FDRE \xor_ln117_278_reg_25701_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_278_fu_21706_p2[1]),
        .Q(xor_ln117_278_reg_25701[1]),
        .R(1'b0));
  FDRE \xor_ln117_278_reg_25701_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_278_fu_21706_p2[2]),
        .Q(xor_ln117_278_reg_25701[2]),
        .R(1'b0));
  FDRE \xor_ln117_278_reg_25701_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_278_fu_21706_p2[3]),
        .Q(xor_ln117_278_reg_25701[3]),
        .R(1'b0));
  FDRE \xor_ln117_278_reg_25701_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_278_fu_21706_p2[4]),
        .Q(xor_ln117_278_reg_25701[4]),
        .R(1'b0));
  FDRE \xor_ln117_278_reg_25701_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_278_fu_21706_p2[5]),
        .Q(xor_ln117_278_reg_25701[5]),
        .R(1'b0));
  FDRE \xor_ln117_278_reg_25701_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_278_fu_21706_p2[6]),
        .Q(xor_ln117_278_reg_25701[6]),
        .R(1'b0));
  FDRE \xor_ln117_278_reg_25701_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_278_fu_21706_p2[7]),
        .Q(xor_ln117_278_reg_25701[7]),
        .R(1'b0));
  FDRE \xor_ln117_28_reg_22801_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_28_fu_3414_p2[0]),
        .Q(xor_ln117_28_reg_22801[0]),
        .R(1'b0));
  FDRE \xor_ln117_28_reg_22801_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_28_fu_3414_p2[1]),
        .Q(xor_ln117_28_reg_22801[1]),
        .R(1'b0));
  FDRE \xor_ln117_28_reg_22801_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_28_fu_3414_p2[2]),
        .Q(xor_ln117_28_reg_22801[2]),
        .R(1'b0));
  FDRE \xor_ln117_28_reg_22801_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_28_fu_3414_p2[3]),
        .Q(xor_ln117_28_reg_22801[3]),
        .R(1'b0));
  FDRE \xor_ln117_28_reg_22801_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_28_fu_3414_p2[4]),
        .Q(xor_ln117_28_reg_22801[4]),
        .R(1'b0));
  FDRE \xor_ln117_28_reg_22801_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_28_fu_3414_p2[5]),
        .Q(xor_ln117_28_reg_22801[5]),
        .R(1'b0));
  FDRE \xor_ln117_28_reg_22801_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_28_fu_3414_p2[6]),
        .Q(xor_ln117_28_reg_22801[6]),
        .R(1'b0));
  FDRE \xor_ln117_28_reg_22801_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_28_fu_3414_p2[7]),
        .Q(xor_ln117_28_reg_22801[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln117_294_reg_25784[0]_i_1 
       (.I0(or_ln127_141_fu_22246_p3[0]),
        .I1(x_assign_210_reg_25736[6]),
        .I2(xor_ln117_835_reg_25778[0]),
        .I3(xor_ln117_254_reg_25246[0]),
        .I4(reg_1870[0]),
        .O(xor_ln117_294_fu_22274_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln117_294_reg_25784[1]_i_1 
       (.I0(or_ln127_141_fu_22246_p3[1]),
        .I1(x_assign_210_reg_25736[7]),
        .I2(xor_ln117_835_reg_25778[1]),
        .I3(xor_ln117_254_reg_25246[1]),
        .I4(reg_1870[1]),
        .O(xor_ln117_294_fu_22274_p2[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln117_294_reg_25784[2]_i_1 
       (.I0(reg_1870[2]),
        .I1(xor_ln117_254_reg_25246[2]),
        .I2(xor_ln117_835_reg_25778[2]),
        .I3(or_ln127_142_fu_22252_p3[2]),
        .I4(or_ln127_141_fu_22246_p3[2]),
        .O(xor_ln117_294_fu_22274_p2[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln117_294_reg_25784[3]_i_1 
       (.I0(reg_1870[3]),
        .I1(xor_ln117_254_reg_25246[3]),
        .I2(xor_ln117_835_reg_25778[3]),
        .I3(or_ln127_142_fu_22252_p3[3]),
        .I4(or_ln127_141_fu_22246_p3[3]),
        .O(xor_ln117_294_fu_22274_p2[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln117_294_reg_25784[4]_i_1 
       (.I0(reg_1870[4]),
        .I1(xor_ln117_254_reg_25246[4]),
        .I2(xor_ln117_835_reg_25778[4]),
        .I3(or_ln127_142_fu_22252_p3[4]),
        .I4(or_ln127_141_fu_22246_p3[4]),
        .O(xor_ln117_294_fu_22274_p2[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln117_294_reg_25784[5]_i_1 
       (.I0(reg_1870[5]),
        .I1(xor_ln117_254_reg_25246[5]),
        .I2(xor_ln117_835_reg_25778[5]),
        .I3(or_ln127_142_fu_22252_p3[5]),
        .I4(or_ln127_141_fu_22246_p3[5]),
        .O(xor_ln117_294_fu_22274_p2[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln117_294_reg_25784[6]_i_1 
       (.I0(or_ln127_141_fu_22246_p3[6]),
        .I1(or_ln127_142_fu_22252_p3[6]),
        .I2(xor_ln117_835_reg_25778[6]),
        .I3(xor_ln117_254_reg_25246[6]),
        .I4(reg_1870[6]),
        .O(xor_ln117_294_fu_22274_p2[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln117_294_reg_25784[7]_i_1 
       (.I0(or_ln127_141_fu_22246_p3[7]),
        .I1(or_ln127_142_fu_22252_p3[7]),
        .I2(xor_ln117_835_reg_25778[7]),
        .I3(xor_ln117_254_reg_25246[7]),
        .I4(reg_1870[7]),
        .O(xor_ln117_294_fu_22274_p2[7]));
  FDRE \xor_ln117_294_reg_25784_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_294_fu_22274_p2[0]),
        .Q(xor_ln117_294_reg_25784[0]),
        .R(1'b0));
  FDRE \xor_ln117_294_reg_25784_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_294_fu_22274_p2[1]),
        .Q(xor_ln117_294_reg_25784[1]),
        .R(1'b0));
  FDRE \xor_ln117_294_reg_25784_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_294_fu_22274_p2[2]),
        .Q(xor_ln117_294_reg_25784[2]),
        .R(1'b0));
  FDRE \xor_ln117_294_reg_25784_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_294_fu_22274_p2[3]),
        .Q(xor_ln117_294_reg_25784[3]),
        .R(1'b0));
  FDRE \xor_ln117_294_reg_25784_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_294_fu_22274_p2[4]),
        .Q(xor_ln117_294_reg_25784[4]),
        .R(1'b0));
  FDRE \xor_ln117_294_reg_25784_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_294_fu_22274_p2[5]),
        .Q(xor_ln117_294_reg_25784[5]),
        .R(1'b0));
  FDRE \xor_ln117_294_reg_25784_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_294_fu_22274_p2[6]),
        .Q(xor_ln117_294_reg_25784[6]),
        .R(1'b0));
  FDRE \xor_ln117_294_reg_25784_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_294_fu_22274_p2[7]),
        .Q(xor_ln117_294_reg_25784[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_295_reg_25607[0]_i_1 
       (.I0(clefia_s1_U_n_254),
        .I1(or_ln127_138_fu_20965_p3[1]),
        .I2(x_assign_205_reg_25529[7]),
        .I3(\reg_1862_reg_n_0_[0] ),
        .I4(x_assign_206_reg_25545[7]),
        .I5(or_ln127_136_fu_20953_p3[1]),
        .O(xor_ln117_295_fu_20999_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_295_reg_25607[1]_i_1 
       (.I0(clefia_s1_U_n_255),
        .I1(\reg_1862_reg_n_0_[1] ),
        .I2(x_assign_206_reg_25545[1]),
        .I3(x_assign_204_reg_25523[1]),
        .I4(or_ln127_135_fu_20947_p3[1]),
        .I5(or_ln127_136_fu_20953_p3[1]),
        .O(xor_ln117_295_fu_20999_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_295_reg_25607[2]_i_1 
       (.I0(clefia_s1_U_n_256),
        .I1(x_assign_204_reg_25523[2]),
        .I2(x_assign_206_reg_25545[2]),
        .I3(or_ln127_136_fu_20953_p3[2]),
        .I4(or_ln127_135_fu_20947_p3[2]),
        .I5(\reg_1862_reg_n_0_[2] ),
        .O(xor_ln117_295_fu_20999_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_295_reg_25607[3]_i_1 
       (.I0(clefia_s1_U_n_257),
        .I1(x_assign_204_reg_25523[3]),
        .I2(x_assign_206_reg_25545[3]),
        .I3(or_ln127_136_fu_20953_p3[3]),
        .I4(or_ln127_135_fu_20947_p3[3]),
        .I5(\reg_1862_reg_n_0_[3] ),
        .O(xor_ln117_295_fu_20999_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_295_reg_25607[4]_i_1 
       (.I0(clefia_s1_U_n_258),
        .I1(or_ln127_135_fu_20947_p3[4]),
        .I2(or_ln127_136_fu_20953_p3[4]),
        .I3(or_ln127_136_fu_20953_p3[5]),
        .I4(\reg_1862_reg_n_0_[4] ),
        .I5(or_ln127_138_fu_20965_p3[5]),
        .O(xor_ln117_295_fu_20999_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_295_reg_25607[5]_i_1 
       (.I0(clefia_s1_U_n_259),
        .I1(\reg_1862_reg_n_0_[5] ),
        .I2(or_ln127_136_fu_20953_p3[5]),
        .I3(or_ln127_135_fu_20947_p3[5]),
        .I4(or_ln127_138_fu_20965_p3[6]),
        .I5(or_ln127_136_fu_20953_p3[6]),
        .O(xor_ln117_295_fu_20999_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_295_reg_25607[6]_i_1 
       (.I0(clefia_s1_U_n_260),
        .I1(\reg_1862_reg_n_0_[6] ),
        .I2(or_ln127_136_fu_20953_p3[7]),
        .I3(or_ln127_138_fu_20965_p3[7]),
        .I4(or_ln127_135_fu_20947_p3[6]),
        .I5(or_ln127_136_fu_20953_p3[6]),
        .O(xor_ln117_295_fu_20999_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_295_reg_25607[7]_i_1 
       (.I0(clefia_s1_U_n_261),
        .I1(\reg_1862_reg_n_0_[7] ),
        .I2(x_assign_206_reg_25545[7]),
        .I3(x_assign_204_reg_25523[7]),
        .I4(or_ln127_135_fu_20947_p3[7]),
        .I5(or_ln127_136_fu_20953_p3[7]),
        .O(xor_ln117_295_fu_20999_p2[7]));
  FDRE \xor_ln117_295_reg_25607_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_295_fu_20999_p2[0]),
        .Q(xor_ln117_295_reg_25607[0]),
        .R(1'b0));
  FDRE \xor_ln117_295_reg_25607_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_295_fu_20999_p2[1]),
        .Q(xor_ln117_295_reg_25607[1]),
        .R(1'b0));
  FDRE \xor_ln117_295_reg_25607_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_295_fu_20999_p2[2]),
        .Q(xor_ln117_295_reg_25607[2]),
        .R(1'b0));
  FDRE \xor_ln117_295_reg_25607_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_295_fu_20999_p2[3]),
        .Q(xor_ln117_295_reg_25607[3]),
        .R(1'b0));
  FDRE \xor_ln117_295_reg_25607_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_295_fu_20999_p2[4]),
        .Q(xor_ln117_295_reg_25607[4]),
        .R(1'b0));
  FDRE \xor_ln117_295_reg_25607_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_295_fu_20999_p2[5]),
        .Q(xor_ln117_295_reg_25607[5]),
        .R(1'b0));
  FDRE \xor_ln117_295_reg_25607_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_295_fu_20999_p2[6]),
        .Q(xor_ln117_295_reg_25607[6]),
        .R(1'b0));
  FDRE \xor_ln117_295_reg_25607_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_295_fu_20999_p2[7]),
        .Q(xor_ln117_295_reg_25607[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_296_reg_25612[0]_i_1 
       (.I0(clefia_s0_U_n_274),
        .I1(x_assign_206_reg_25545[7]),
        .I2(or_ln127_135_fu_20947_p3[1]),
        .I3(or_ln127_137_fu_20959_p3[1]),
        .I4(\reg_1854_reg_n_0_[0] ),
        .I5(x_assign_205_reg_25529[7]),
        .O(xor_ln117_296_fu_21033_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_296_reg_25612[1]_i_1 
       (.I0(clefia_s0_U_n_491),
        .I1(\reg_1854_reg_n_0_[1] ),
        .I2(or_ln127_136_fu_20953_p3[1]),
        .I3(or_ln127_135_fu_20947_p3[1]),
        .I4(x_assign_205_reg_25529[1]),
        .I5(x_assign_207_reg_25561[1]),
        .O(xor_ln117_296_fu_21033_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_296_reg_25612[2]_i_1 
       (.I0(clefia_s0_U_n_275),
        .I1(\reg_1854_reg_n_0_[2] ),
        .I2(x_assign_207_reg_25561[2]),
        .I3(x_assign_205_reg_25529[2]),
        .I4(or_ln127_135_fu_20947_p3[2]),
        .I5(or_ln127_136_fu_20953_p3[2]),
        .O(xor_ln117_296_fu_21033_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_296_reg_25612[3]_i_1 
       (.I0(clefia_s0_U_n_183),
        .I1(\reg_1854_reg_n_0_[3] ),
        .I2(or_ln127_136_fu_20953_p3[3]),
        .I3(or_ln127_135_fu_20947_p3[3]),
        .I4(x_assign_205_reg_25529[3]),
        .I5(x_assign_207_reg_25561[3]),
        .O(xor_ln117_296_fu_21033_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_296_reg_25612[4]_i_1 
       (.I0(clefia_s0_U_n_276),
        .I1(or_ln127_135_fu_20947_p3[4]),
        .I2(or_ln127_136_fu_20953_p3[4]),
        .I3(or_ln127_137_fu_20959_p3[5]),
        .I4(\reg_1854_reg_n_0_[4] ),
        .I5(or_ln127_135_fu_20947_p3[5]),
        .O(xor_ln117_296_fu_21033_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_296_reg_25612[5]_i_1 
       (.I0(clefia_s0_U_n_182),
        .I1(\reg_1854_reg_n_0_[5] ),
        .I2(or_ln127_135_fu_20947_p3[6]),
        .I3(or_ln127_137_fu_20959_p3[6]),
        .I4(or_ln127_135_fu_20947_p3[5]),
        .I5(or_ln127_136_fu_20953_p3[5]),
        .O(xor_ln117_296_fu_21033_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_296_reg_25612[6]_i_1 
       (.I0(clefia_s0_U_n_177),
        .I1(or_ln127_135_fu_20947_p3[7]),
        .I2(or_ln127_137_fu_20959_p3[7]),
        .I3(\reg_1854_reg_n_0_[6] ),
        .I4(or_ln127_135_fu_20947_p3[6]),
        .I5(or_ln127_136_fu_20953_p3[6]),
        .O(xor_ln117_296_fu_21033_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_296_reg_25612[7]_i_1 
       (.I0(clefia_s0_U_n_176),
        .I1(\reg_1854_reg_n_0_[7] ),
        .I2(x_assign_205_reg_25529[7]),
        .I3(x_assign_207_reg_25561[7]),
        .I4(or_ln127_135_fu_20947_p3[7]),
        .I5(or_ln127_136_fu_20953_p3[7]),
        .O(xor_ln117_296_fu_21033_p2[7]));
  FDRE \xor_ln117_296_reg_25612_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_296_fu_21033_p2[0]),
        .Q(xor_ln117_296_reg_25612[0]),
        .R(1'b0));
  FDRE \xor_ln117_296_reg_25612_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_296_fu_21033_p2[1]),
        .Q(xor_ln117_296_reg_25612[1]),
        .R(1'b0));
  FDRE \xor_ln117_296_reg_25612_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_296_fu_21033_p2[2]),
        .Q(xor_ln117_296_reg_25612[2]),
        .R(1'b0));
  FDRE \xor_ln117_296_reg_25612_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_296_fu_21033_p2[3]),
        .Q(xor_ln117_296_reg_25612[3]),
        .R(1'b0));
  FDRE \xor_ln117_296_reg_25612_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_296_fu_21033_p2[4]),
        .Q(xor_ln117_296_reg_25612[4]),
        .R(1'b0));
  FDRE \xor_ln117_296_reg_25612_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_296_fu_21033_p2[5]),
        .Q(xor_ln117_296_reg_25612[5]),
        .R(1'b0));
  FDRE \xor_ln117_296_reg_25612_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_296_fu_21033_p2[6]),
        .Q(xor_ln117_296_reg_25612[6]),
        .R(1'b0));
  FDRE \xor_ln117_296_reg_25612_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_296_fu_21033_p2[7]),
        .Q(xor_ln117_296_reg_25612[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_297_reg_25617[0]_i_1 
       (.I0(clefia_s1_U_n_262),
        .I1(or_ln127_136_fu_20953_p3[1]),
        .I2(x_assign_204_reg_25523[7]),
        .I3(or_ln127_138_fu_20965_p3[1]),
        .I4(reg_1870[0]),
        .I5(x_assign_207_reg_25561[7]),
        .O(xor_ln117_297_fu_21067_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_297_reg_25617[1]_i_1 
       (.I0(clefia_s1_U_n_263),
        .I1(or_ln127_137_fu_20959_p3[1]),
        .I2(x_assign_206_reg_25545[1]),
        .I3(x_assign_204_reg_25523[1]),
        .I4(reg_1870[1]),
        .I5(or_ln127_138_fu_20965_p3[1]),
        .O(xor_ln117_297_fu_21067_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_297_reg_25617[2]_i_1 
       (.I0(clefia_s1_U_n_264),
        .I1(or_ln127_138_fu_20965_p3[2]),
        .I2(x_assign_204_reg_25523[2]),
        .I3(x_assign_206_reg_25545[2]),
        .I4(reg_1870[2]),
        .I5(or_ln127_137_fu_20959_p3[2]),
        .O(xor_ln117_297_fu_21067_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_297_reg_25617[3]_i_1 
       (.I0(clefia_s1_U_n_265),
        .I1(or_ln127_138_fu_20965_p3[3]),
        .I2(x_assign_204_reg_25523[3]),
        .I3(x_assign_206_reg_25545[3]),
        .I4(reg_1870[3]),
        .I5(or_ln127_137_fu_20959_p3[3]),
        .O(xor_ln117_297_fu_21067_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_297_reg_25617[4]_i_1 
       (.I0(clefia_s1_U_n_266),
        .I1(or_ln127_137_fu_20959_p3[4]),
        .I2(or_ln127_138_fu_20965_p3[5]),
        .I3(reg_1870[4]),
        .I4(or_ln127_138_fu_20965_p3[4]),
        .I5(or_ln127_136_fu_20953_p3[5]),
        .O(xor_ln117_297_fu_21067_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_297_reg_25617[5]_i_1 
       (.I0(clefia_s1_U_n_267),
        .I1(reg_1870[5]),
        .I2(or_ln127_137_fu_20959_p3[5]),
        .I3(or_ln127_138_fu_20965_p3[5]),
        .I4(or_ln127_136_fu_20953_p3[6]),
        .I5(or_ln127_138_fu_20965_p3[6]),
        .O(xor_ln117_297_fu_21067_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_297_reg_25617[6]_i_1 
       (.I0(clefia_s1_U_n_268),
        .I1(reg_1870[6]),
        .I2(or_ln127_136_fu_20953_p3[7]),
        .I3(or_ln127_138_fu_20965_p3[7]),
        .I4(or_ln127_138_fu_20965_p3[6]),
        .I5(or_ln127_137_fu_20959_p3[6]),
        .O(xor_ln117_297_fu_21067_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_297_reg_25617[7]_i_1 
       (.I0(clefia_s1_U_n_269),
        .I1(reg_1870[7]),
        .I2(x_assign_206_reg_25545[7]),
        .I3(x_assign_204_reg_25523[7]),
        .I4(or_ln127_138_fu_20965_p3[7]),
        .I5(or_ln127_137_fu_20959_p3[7]),
        .O(xor_ln117_297_fu_21067_p2[7]));
  FDRE \xor_ln117_297_reg_25617_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_297_fu_21067_p2[0]),
        .Q(xor_ln117_297_reg_25617[0]),
        .R(1'b0));
  FDRE \xor_ln117_297_reg_25617_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_297_fu_21067_p2[1]),
        .Q(xor_ln117_297_reg_25617[1]),
        .R(1'b0));
  FDRE \xor_ln117_297_reg_25617_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_297_fu_21067_p2[2]),
        .Q(xor_ln117_297_reg_25617[2]),
        .R(1'b0));
  FDRE \xor_ln117_297_reg_25617_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_297_fu_21067_p2[3]),
        .Q(xor_ln117_297_reg_25617[3]),
        .R(1'b0));
  FDRE \xor_ln117_297_reg_25617_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_297_fu_21067_p2[4]),
        .Q(xor_ln117_297_reg_25617[4]),
        .R(1'b0));
  FDRE \xor_ln117_297_reg_25617_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_297_fu_21067_p2[5]),
        .Q(xor_ln117_297_reg_25617[5]),
        .R(1'b0));
  FDRE \xor_ln117_297_reg_25617_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_297_fu_21067_p2[6]),
        .Q(xor_ln117_297_reg_25617[6]),
        .R(1'b0));
  FDRE \xor_ln117_297_reg_25617_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_297_fu_21067_p2[7]),
        .Q(xor_ln117_297_reg_25617[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_298_reg_25622[0]_i_1 
       (.I0(clefia_s0_U_n_269),
        .I1(x_assign_204_reg_25523[7]),
        .I2(or_ln127_135_fu_20947_p3[1]),
        .I3(or_ln127_137_fu_20959_p3[1]),
        .I4(reg_1883[0]),
        .I5(x_assign_207_reg_25561[7]),
        .O(xor_ln117_298_fu_21101_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_298_reg_25622[1]_i_1 
       (.I0(clefia_s0_U_n_270),
        .I1(or_ln127_137_fu_20959_p3[1]),
        .I2(reg_1883[1]),
        .I3(x_assign_207_reg_25561[1]),
        .I4(x_assign_205_reg_25529[1]),
        .I5(or_ln127_138_fu_20965_p3[1]),
        .O(xor_ln117_298_fu_21101_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_298_reg_25622[2]_i_1 
       (.I0(clefia_s0_U_n_268),
        .I1(reg_1883[2]),
        .I2(or_ln127_137_fu_20959_p3[2]),
        .I3(x_assign_207_reg_25561[2]),
        .I4(x_assign_205_reg_25529[2]),
        .I5(or_ln127_138_fu_20965_p3[2]),
        .O(xor_ln117_298_fu_21101_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_298_reg_25622[3]_i_1 
       (.I0(clefia_s0_U_n_271),
        .I1(reg_1883[3]),
        .I2(or_ln127_137_fu_20959_p3[3]),
        .I3(x_assign_207_reg_25561[3]),
        .I4(x_assign_205_reg_25529[3]),
        .I5(or_ln127_138_fu_20965_p3[3]),
        .O(xor_ln117_298_fu_21101_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_298_reg_25622[4]_i_1 
       (.I0(clefia_s0_U_n_272),
        .I1(or_ln127_138_fu_20965_p3[4]),
        .I2(or_ln127_135_fu_20947_p3[5]),
        .I3(or_ln127_137_fu_20959_p3[5]),
        .I4(reg_1883[4]),
        .I5(or_ln127_137_fu_20959_p3[4]),
        .O(xor_ln117_298_fu_21101_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_298_reg_25622[5]_i_1 
       (.I0(clefia_s0_U_n_184),
        .I1(or_ln127_138_fu_20965_p3[5]),
        .I2(or_ln127_137_fu_20959_p3[5]),
        .I3(reg_1883[5]),
        .I4(or_ln127_137_fu_20959_p3[6]),
        .I5(or_ln127_135_fu_20947_p3[6]),
        .O(xor_ln117_298_fu_21101_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_298_reg_25622[6]_i_1 
       (.I0(clefia_s0_U_n_490),
        .I1(or_ln127_137_fu_20959_p3[6]),
        .I2(or_ln127_135_fu_20947_p3[7]),
        .I3(reg_1883[6]),
        .I4(or_ln127_137_fu_20959_p3[7]),
        .I5(or_ln127_138_fu_20965_p3[6]),
        .O(xor_ln117_298_fu_21101_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_298_reg_25622[7]_i_1 
       (.I0(clefia_s0_U_n_273),
        .I1(or_ln127_137_fu_20959_p3[7]),
        .I2(x_assign_205_reg_25529[7]),
        .I3(reg_1883[7]),
        .I4(x_assign_207_reg_25561[7]),
        .I5(or_ln127_138_fu_20965_p3[7]),
        .O(xor_ln117_298_fu_21101_p2[7]));
  FDRE \xor_ln117_298_reg_25622_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_298_fu_21101_p2[0]),
        .Q(xor_ln117_298_reg_25622[0]),
        .R(1'b0));
  FDRE \xor_ln117_298_reg_25622_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_298_fu_21101_p2[1]),
        .Q(xor_ln117_298_reg_25622[1]),
        .R(1'b0));
  FDRE \xor_ln117_298_reg_25622_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_298_fu_21101_p2[2]),
        .Q(xor_ln117_298_reg_25622[2]),
        .R(1'b0));
  FDRE \xor_ln117_298_reg_25622_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_298_fu_21101_p2[3]),
        .Q(xor_ln117_298_reg_25622[3]),
        .R(1'b0));
  FDRE \xor_ln117_298_reg_25622_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_298_fu_21101_p2[4]),
        .Q(xor_ln117_298_reg_25622[4]),
        .R(1'b0));
  FDRE \xor_ln117_298_reg_25622_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_298_fu_21101_p2[5]),
        .Q(xor_ln117_298_reg_25622[5]),
        .R(1'b0));
  FDRE \xor_ln117_298_reg_25622_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_298_fu_21101_p2[6]),
        .Q(xor_ln117_298_reg_25622[6]),
        .R(1'b0));
  FDRE \xor_ln117_298_reg_25622_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_298_fu_21101_p2[7]),
        .Q(xor_ln117_298_reg_25622[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_299_reg_25789[0]_i_1 
       (.I0(x_assign_210_reg_25736[0]),
        .I1(reg_1832[0]),
        .I2(x_assign_211_reg_25742[0]),
        .I3(xor_ln117_251_reg_25231[0]),
        .I4(or_ln127_139_fu_22234_p3[0]),
        .I5(x_assign_211_reg_25742[6]),
        .O(xor_ln117_299_fu_22307_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_299_reg_25789[1]_i_1 
       (.I0(x_assign_210_reg_25736[1]),
        .I1(reg_1832[1]),
        .I2(x_assign_211_reg_25742[1]),
        .I3(xor_ln117_251_reg_25231[1]),
        .I4(or_ln127_139_fu_22234_p3[1]),
        .I5(x_assign_211_reg_25742[7]),
        .O(xor_ln117_299_fu_22307_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_299_reg_25789[2]_i_1 
       (.I0(x_assign_210_reg_25736[2]),
        .I1(reg_1832[2]),
        .I2(or_ln127_140_fu_22240_p3[2]),
        .I3(xor_ln117_251_reg_25231[2]),
        .I4(or_ln127_139_fu_22234_p3[2]),
        .I5(x_assign_211_reg_25742[2]),
        .O(xor_ln117_299_fu_22307_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_299_reg_25789[3]_i_1 
       (.I0(x_assign_210_reg_25736[3]),
        .I1(reg_1832[3]),
        .I2(or_ln127_140_fu_22240_p3[3]),
        .I3(xor_ln117_251_reg_25231[3]),
        .I4(or_ln127_139_fu_22234_p3[3]),
        .I5(x_assign_211_reg_25742[3]),
        .O(xor_ln117_299_fu_22307_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_299_reg_25789[4]_i_1 
       (.I0(or_ln127_142_fu_22252_p3[6]),
        .I1(reg_1832[4]),
        .I2(or_ln127_140_fu_22240_p3[4]),
        .I3(xor_ln117_251_reg_25231[4]),
        .I4(or_ln127_140_fu_22240_p3[6]),
        .I5(or_ln127_139_fu_22234_p3[4]),
        .O(xor_ln117_299_fu_22307_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_299_reg_25789[5]_i_1 
       (.I0(or_ln127_142_fu_22252_p3[7]),
        .I1(reg_1832[5]),
        .I2(or_ln127_140_fu_22240_p3[5]),
        .I3(xor_ln117_251_reg_25231[5]),
        .I4(or_ln127_140_fu_22240_p3[7]),
        .I5(or_ln127_139_fu_22234_p3[5]),
        .O(xor_ln117_299_fu_22307_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_299_reg_25789[6]_i_1 
       (.I0(x_assign_210_reg_25736[6]),
        .I1(reg_1832[6]),
        .I2(or_ln127_140_fu_22240_p3[6]),
        .I3(xor_ln117_251_reg_25231[6]),
        .I4(or_ln127_139_fu_22234_p3[6]),
        .I5(x_assign_211_reg_25742[6]),
        .O(xor_ln117_299_fu_22307_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_299_reg_25789[7]_i_1 
       (.I0(x_assign_210_reg_25736[7]),
        .I1(reg_1832[7]),
        .I2(or_ln127_140_fu_22240_p3[7]),
        .I3(xor_ln117_251_reg_25231[7]),
        .I4(or_ln127_139_fu_22234_p3[7]),
        .I5(x_assign_211_reg_25742[7]),
        .O(xor_ln117_299_fu_22307_p2[7]));
  FDRE \xor_ln117_299_reg_25789_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_299_fu_22307_p2[0]),
        .Q(xor_ln117_299_reg_25789[0]),
        .R(1'b0));
  FDRE \xor_ln117_299_reg_25789_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_299_fu_22307_p2[1]),
        .Q(xor_ln117_299_reg_25789[1]),
        .R(1'b0));
  FDRE \xor_ln117_299_reg_25789_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_299_fu_22307_p2[2]),
        .Q(xor_ln117_299_reg_25789[2]),
        .R(1'b0));
  FDRE \xor_ln117_299_reg_25789_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_299_fu_22307_p2[3]),
        .Q(xor_ln117_299_reg_25789[3]),
        .R(1'b0));
  FDRE \xor_ln117_299_reg_25789_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_299_fu_22307_p2[4]),
        .Q(xor_ln117_299_reg_25789[4]),
        .R(1'b0));
  FDRE \xor_ln117_299_reg_25789_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_299_fu_22307_p2[5]),
        .Q(xor_ln117_299_reg_25789[5]),
        .R(1'b0));
  FDRE \xor_ln117_299_reg_25789_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_299_fu_22307_p2[6]),
        .Q(xor_ln117_299_reg_25789[6]),
        .R(1'b0));
  FDRE \xor_ln117_299_reg_25789_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_299_fu_22307_p2[7]),
        .Q(xor_ln117_299_reg_25789[7]),
        .R(1'b0));
  FDRE \xor_ln117_29_reg_22807_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_29_fu_3441_p2[0]),
        .Q(xor_ln117_29_reg_22807[0]),
        .R(1'b0));
  FDRE \xor_ln117_29_reg_22807_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_29_fu_3441_p2[1]),
        .Q(xor_ln117_29_reg_22807[1]),
        .R(1'b0));
  FDRE \xor_ln117_29_reg_22807_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_29_fu_3441_p2[2]),
        .Q(xor_ln117_29_reg_22807[2]),
        .R(1'b0));
  FDRE \xor_ln117_29_reg_22807_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_29_fu_3441_p2[3]),
        .Q(xor_ln117_29_reg_22807[3]),
        .R(1'b0));
  FDRE \xor_ln117_29_reg_22807_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_29_fu_3441_p2[4]),
        .Q(xor_ln117_29_reg_22807[4]),
        .R(1'b0));
  FDRE \xor_ln117_29_reg_22807_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_29_fu_3441_p2[5]),
        .Q(xor_ln117_29_reg_22807[5]),
        .R(1'b0));
  FDRE \xor_ln117_29_reg_22807_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_29_fu_3441_p2[6]),
        .Q(xor_ln117_29_reg_22807[6]),
        .R(1'b0));
  FDRE \xor_ln117_29_reg_22807_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_29_fu_3441_p2[7]),
        .Q(xor_ln117_29_reg_22807[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_300_reg_25794[0]_i_1 
       (.I0(or_ln127_141_fu_22246_p3[0]),
        .I1(x_assign_210_reg_25736[6]),
        .I2(x_assign_210_reg_25736[0]),
        .I3(xor_ln117_252_reg_25236[0]),
        .I4(\reg_1862_reg_n_0_[0] ),
        .I5(x_assign_211_reg_25742[0]),
        .O(xor_ln117_300_fu_22340_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_300_reg_25794[1]_i_1 
       (.I0(x_assign_211_reg_25742[1]),
        .I1(\reg_1862_reg_n_0_[1] ),
        .I2(x_assign_210_reg_25736[1]),
        .I3(xor_ln117_252_reg_25236[1]),
        .I4(x_assign_210_reg_25736[7]),
        .I5(or_ln127_141_fu_22246_p3[1]),
        .O(xor_ln117_300_fu_22340_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_300_reg_25794[2]_i_1 
       (.I0(or_ln127_141_fu_22246_p3[2]),
        .I1(or_ln127_142_fu_22252_p3[2]),
        .I2(\reg_1862_reg_n_0_[2] ),
        .I3(xor_ln117_252_reg_25236[2]),
        .I4(x_assign_211_reg_25742[2]),
        .I5(x_assign_210_reg_25736[2]),
        .O(xor_ln117_300_fu_22340_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_300_reg_25794[3]_i_1 
       (.I0(or_ln127_141_fu_22246_p3[3]),
        .I1(or_ln127_142_fu_22252_p3[3]),
        .I2(\reg_1862_reg_n_0_[3] ),
        .I3(xor_ln117_252_reg_25236[3]),
        .I4(x_assign_211_reg_25742[3]),
        .I5(x_assign_210_reg_25736[3]),
        .O(xor_ln117_300_fu_22340_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_300_reg_25794[4]_i_1 
       (.I0(or_ln127_142_fu_22252_p3[6]),
        .I1(\reg_1862_reg_n_0_[4] ),
        .I2(or_ln127_140_fu_22240_p3[6]),
        .I3(xor_ln117_252_reg_25236[4]),
        .I4(or_ln127_142_fu_22252_p3[4]),
        .I5(or_ln127_141_fu_22246_p3[4]),
        .O(xor_ln117_300_fu_22340_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_300_reg_25794[5]_i_1 
       (.I0(or_ln127_142_fu_22252_p3[7]),
        .I1(\reg_1862_reg_n_0_[5] ),
        .I2(or_ln127_140_fu_22240_p3[7]),
        .I3(xor_ln117_252_reg_25236[5]),
        .I4(or_ln127_142_fu_22252_p3[5]),
        .I5(or_ln127_141_fu_22246_p3[5]),
        .O(xor_ln117_300_fu_22340_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_300_reg_25794[6]_i_1 
       (.I0(x_assign_211_reg_25742[6]),
        .I1(x_assign_210_reg_25736[6]),
        .I2(\reg_1862_reg_n_0_[6] ),
        .I3(xor_ln117_252_reg_25236[6]),
        .I4(or_ln127_142_fu_22252_p3[6]),
        .I5(or_ln127_141_fu_22246_p3[6]),
        .O(xor_ln117_300_fu_22340_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_300_reg_25794[7]_i_1 
       (.I0(x_assign_211_reg_25742[7]),
        .I1(x_assign_210_reg_25736[7]),
        .I2(\reg_1862_reg_n_0_[7] ),
        .I3(xor_ln117_252_reg_25236[7]),
        .I4(or_ln127_142_fu_22252_p3[7]),
        .I5(or_ln127_141_fu_22246_p3[7]),
        .O(xor_ln117_300_fu_22340_p2[7]));
  FDRE \xor_ln117_300_reg_25794_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_300_fu_22340_p2[0]),
        .Q(xor_ln117_300_reg_25794[0]),
        .R(1'b0));
  FDRE \xor_ln117_300_reg_25794_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_300_fu_22340_p2[1]),
        .Q(xor_ln117_300_reg_25794[1]),
        .R(1'b0));
  FDRE \xor_ln117_300_reg_25794_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_300_fu_22340_p2[2]),
        .Q(xor_ln117_300_reg_25794[2]),
        .R(1'b0));
  FDRE \xor_ln117_300_reg_25794_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_300_fu_22340_p2[3]),
        .Q(xor_ln117_300_reg_25794[3]),
        .R(1'b0));
  FDRE \xor_ln117_300_reg_25794_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_300_fu_22340_p2[4]),
        .Q(xor_ln117_300_reg_25794[4]),
        .R(1'b0));
  FDRE \xor_ln117_300_reg_25794_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_300_fu_22340_p2[5]),
        .Q(xor_ln117_300_reg_25794[5]),
        .R(1'b0));
  FDRE \xor_ln117_300_reg_25794_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_300_fu_22340_p2[6]),
        .Q(xor_ln117_300_reg_25794[6]),
        .R(1'b0));
  FDRE \xor_ln117_300_reg_25794_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_300_fu_22340_p2[7]),
        .Q(xor_ln117_300_reg_25794[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln117_301_reg_25799[0]_i_1 
       (.I0(reg_1883[0]),
        .I1(xor_ln117_835_reg_25778[0]),
        .I2(x_assign_211_reg_25742[6]),
        .I3(or_ln127_139_fu_22234_p3[0]),
        .I4(xor_ln117_253_reg_25241[0]),
        .O(\xor_ln117_301_reg_25799[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln117_301_reg_25799[1]_i_1 
       (.I0(reg_1883[1]),
        .I1(xor_ln117_835_reg_25778[1]),
        .I2(x_assign_211_reg_25742[7]),
        .I3(or_ln127_139_fu_22234_p3[1]),
        .I4(xor_ln117_253_reg_25241[1]),
        .O(xor_ln117_301_fu_22368_p2[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln117_301_reg_25799[2]_i_1 
       (.I0(reg_1883[2]),
        .I1(xor_ln117_835_reg_25778[2]),
        .I2(or_ln127_140_fu_22240_p3[2]),
        .I3(or_ln127_139_fu_22234_p3[2]),
        .I4(xor_ln117_253_reg_25241[2]),
        .O(xor_ln117_301_fu_22368_p2[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln117_301_reg_25799[3]_i_1 
       (.I0(reg_1883[3]),
        .I1(xor_ln117_835_reg_25778[3]),
        .I2(or_ln127_140_fu_22240_p3[3]),
        .I3(or_ln127_139_fu_22234_p3[3]),
        .I4(xor_ln117_253_reg_25241[3]),
        .O(xor_ln117_301_fu_22368_p2[3]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln117_301_reg_25799[4]_i_1 
       (.I0(reg_1883[4]),
        .I1(xor_ln117_835_reg_25778[4]),
        .I2(or_ln127_140_fu_22240_p3[4]),
        .I3(or_ln127_139_fu_22234_p3[4]),
        .I4(xor_ln117_253_reg_25241[4]),
        .O(\xor_ln117_301_reg_25799[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln117_301_reg_25799[5]_i_1 
       (.I0(reg_1883[5]),
        .I1(xor_ln117_835_reg_25778[5]),
        .I2(or_ln127_140_fu_22240_p3[5]),
        .I3(or_ln127_139_fu_22234_p3[5]),
        .I4(xor_ln117_253_reg_25241[5]),
        .O(xor_ln117_301_fu_22368_p2[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln117_301_reg_25799[6]_i_1 
       (.I0(reg_1883[6]),
        .I1(xor_ln117_835_reg_25778[6]),
        .I2(or_ln127_140_fu_22240_p3[6]),
        .I3(or_ln127_139_fu_22234_p3[6]),
        .I4(xor_ln117_253_reg_25241[6]),
        .O(xor_ln117_301_fu_22368_p2[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln117_301_reg_25799[7]_i_1 
       (.I0(reg_1883[7]),
        .I1(xor_ln117_835_reg_25778[7]),
        .I2(or_ln127_140_fu_22240_p3[7]),
        .I3(or_ln127_139_fu_22234_p3[7]),
        .I4(xor_ln117_253_reg_25241[7]),
        .O(xor_ln117_301_fu_22368_p2[7]));
  FDRE \xor_ln117_301_reg_25799_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\xor_ln117_301_reg_25799[0]_i_1_n_0 ),
        .Q(xor_ln117_301_reg_25799[0]),
        .R(1'b0));
  FDRE \xor_ln117_301_reg_25799_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_301_fu_22368_p2[1]),
        .Q(xor_ln117_301_reg_25799[1]),
        .R(1'b0));
  FDRE \xor_ln117_301_reg_25799_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_301_fu_22368_p2[2]),
        .Q(xor_ln117_301_reg_25799[2]),
        .R(1'b0));
  FDRE \xor_ln117_301_reg_25799_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_301_fu_22368_p2[3]),
        .Q(xor_ln117_301_reg_25799[3]),
        .R(1'b0));
  FDRE \xor_ln117_301_reg_25799_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\xor_ln117_301_reg_25799[4]_i_1_n_0 ),
        .Q(xor_ln117_301_reg_25799[4]),
        .R(1'b0));
  FDRE \xor_ln117_301_reg_25799_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_301_fu_22368_p2[5]),
        .Q(xor_ln117_301_reg_25799[5]),
        .R(1'b0));
  FDRE \xor_ln117_301_reg_25799_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_301_fu_22368_p2[6]),
        .Q(xor_ln117_301_reg_25799[6]),
        .R(1'b0));
  FDRE \xor_ln117_301_reg_25799_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln117_301_fu_22368_p2[7]),
        .Q(xor_ln117_301_reg_25799[7]),
        .R(1'b0));
  FDRE \xor_ln117_30_reg_22813_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_30_fu_3469_p2[0]),
        .Q(xor_ln117_30_reg_22813[0]),
        .R(1'b0));
  FDRE \xor_ln117_30_reg_22813_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_30_fu_3469_p2[1]),
        .Q(xor_ln117_30_reg_22813[1]),
        .R(1'b0));
  FDRE \xor_ln117_30_reg_22813_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_30_fu_3469_p2[2]),
        .Q(xor_ln117_30_reg_22813[2]),
        .R(1'b0));
  FDRE \xor_ln117_30_reg_22813_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_30_fu_3469_p2[3]),
        .Q(xor_ln117_30_reg_22813[3]),
        .R(1'b0));
  FDRE \xor_ln117_30_reg_22813_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_30_fu_3469_p2[4]),
        .Q(xor_ln117_30_reg_22813[4]),
        .R(1'b0));
  FDRE \xor_ln117_30_reg_22813_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_30_fu_3469_p2[5]),
        .Q(xor_ln117_30_reg_22813[5]),
        .R(1'b0));
  FDRE \xor_ln117_30_reg_22813_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_30_fu_3469_p2[6]),
        .Q(xor_ln117_30_reg_22813[6]),
        .R(1'b0));
  FDRE \xor_ln117_30_reg_22813_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_30_fu_3469_p2[7]),
        .Q(xor_ln117_30_reg_22813[7]),
        .R(1'b0));
  FDRE \xor_ln117_31_reg_22819_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_31_fu_3496_p2[0]),
        .Q(xor_ln117_31_reg_22819[0]),
        .R(1'b0));
  FDRE \xor_ln117_31_reg_22819_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_31_fu_3496_p2[1]),
        .Q(xor_ln117_31_reg_22819[1]),
        .R(1'b0));
  FDRE \xor_ln117_31_reg_22819_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_31_fu_3496_p2[2]),
        .Q(xor_ln117_31_reg_22819[2]),
        .R(1'b0));
  FDRE \xor_ln117_31_reg_22819_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_31_fu_3496_p2[3]),
        .Q(xor_ln117_31_reg_22819[3]),
        .R(1'b0));
  FDRE \xor_ln117_31_reg_22819_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_31_fu_3496_p2[4]),
        .Q(xor_ln117_31_reg_22819[4]),
        .R(1'b0));
  FDRE \xor_ln117_31_reg_22819_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_31_fu_3496_p2[5]),
        .Q(xor_ln117_31_reg_22819[5]),
        .R(1'b0));
  FDRE \xor_ln117_31_reg_22819_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_31_fu_3496_p2[6]),
        .Q(xor_ln117_31_reg_22819[6]),
        .R(1'b0));
  FDRE \xor_ln117_31_reg_22819_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln117_31_fu_3496_p2[7]),
        .Q(xor_ln117_31_reg_22819[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln117_37_reg_22984[3]_i_2 
       (.I0(or_ln127_13_fu_4619_p3[3]),
        .I1(or_ln127_14_fu_4625_p3[3]),
        .O(\xor_ln117_37_reg_22984[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln117_37_reg_22984[4]_i_2 
       (.I0(or_ln127_13_fu_4619_p3[4]),
        .I1(or_ln127_14_fu_4625_p3[4]),
        .O(\xor_ln117_37_reg_22984[4]_i_2_n_0 ));
  FDRE \xor_ln117_37_reg_22984_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_37_fu_4653_p2[0]),
        .Q(xor_ln117_37_reg_22984[0]),
        .R(1'b0));
  FDRE \xor_ln117_37_reg_22984_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_37_fu_4653_p2[1]),
        .Q(xor_ln117_37_reg_22984[1]),
        .R(1'b0));
  FDRE \xor_ln117_37_reg_22984_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_37_fu_4653_p2[2]),
        .Q(xor_ln117_37_reg_22984[2]),
        .R(1'b0));
  FDRE \xor_ln117_37_reg_22984_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_37_fu_4653_p2[3]),
        .Q(xor_ln117_37_reg_22984[3]),
        .R(1'b0));
  FDRE \xor_ln117_37_reg_22984_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_37_fu_4653_p2[4]),
        .Q(xor_ln117_37_reg_22984[4]),
        .R(1'b0));
  FDRE \xor_ln117_37_reg_22984_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_37_fu_4653_p2[5]),
        .Q(xor_ln117_37_reg_22984[5]),
        .R(1'b0));
  FDRE \xor_ln117_37_reg_22984_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_37_fu_4653_p2[6]),
        .Q(xor_ln117_37_reg_22984[6]),
        .R(1'b0));
  FDRE \xor_ln117_37_reg_22984_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_37_fu_4653_p2[7]),
        .Q(xor_ln117_37_reg_22984[7]),
        .R(1'b0));
  FDRE \xor_ln117_39_reg_22989_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_39_fu_4680_p2[0]),
        .Q(xor_ln117_39_reg_22989[0]),
        .R(1'b0));
  FDRE \xor_ln117_39_reg_22989_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_39_fu_4680_p2[1]),
        .Q(xor_ln117_39_reg_22989[1]),
        .R(1'b0));
  FDRE \xor_ln117_39_reg_22989_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_39_fu_4680_p2[2]),
        .Q(xor_ln117_39_reg_22989[2]),
        .R(1'b0));
  FDRE \xor_ln117_39_reg_22989_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_39_fu_4680_p2[3]),
        .Q(xor_ln117_39_reg_22989[3]),
        .R(1'b0));
  FDRE \xor_ln117_39_reg_22989_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_39_fu_4680_p2[4]),
        .Q(xor_ln117_39_reg_22989[4]),
        .R(1'b0));
  FDRE \xor_ln117_39_reg_22989_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_39_fu_4680_p2[5]),
        .Q(xor_ln117_39_reg_22989[5]),
        .R(1'b0));
  FDRE \xor_ln117_39_reg_22989_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_39_fu_4680_p2[6]),
        .Q(xor_ln117_39_reg_22989[6]),
        .R(1'b0));
  FDRE \xor_ln117_39_reg_22989_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_39_fu_4680_p2[7]),
        .Q(xor_ln117_39_reg_22989[7]),
        .R(1'b0));
  FDRE \xor_ln117_44_reg_22908_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_44_fu_4231_p2[0]),
        .Q(xor_ln117_44_reg_22908[0]),
        .R(1'b0));
  FDRE \xor_ln117_44_reg_22908_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_44_fu_4231_p2[1]),
        .Q(xor_ln117_44_reg_22908[1]),
        .R(1'b0));
  FDRE \xor_ln117_44_reg_22908_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_44_fu_4231_p2[2]),
        .Q(xor_ln117_44_reg_22908[2]),
        .R(1'b0));
  FDRE \xor_ln117_44_reg_22908_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_44_fu_4231_p2[3]),
        .Q(xor_ln117_44_reg_22908[3]),
        .R(1'b0));
  FDRE \xor_ln117_44_reg_22908_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_44_fu_4231_p2[4]),
        .Q(xor_ln117_44_reg_22908[4]),
        .R(1'b0));
  FDRE \xor_ln117_44_reg_22908_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_44_fu_4231_p2[5]),
        .Q(xor_ln117_44_reg_22908[5]),
        .R(1'b0));
  FDRE \xor_ln117_44_reg_22908_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_44_fu_4231_p2[6]),
        .Q(xor_ln117_44_reg_22908[6]),
        .R(1'b0));
  FDRE \xor_ln117_44_reg_22908_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_44_fu_4231_p2[7]),
        .Q(xor_ln117_44_reg_22908[7]),
        .R(1'b0));
  FDRE \xor_ln117_45_reg_22914_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_45_fu_4260_p2[0]),
        .Q(xor_ln117_45_reg_22914[0]),
        .R(1'b0));
  FDRE \xor_ln117_45_reg_22914_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_45_fu_4260_p2[1]),
        .Q(xor_ln117_45_reg_22914[1]),
        .R(1'b0));
  FDRE \xor_ln117_45_reg_22914_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_45_fu_4260_p2[2]),
        .Q(xor_ln117_45_reg_22914[2]),
        .R(1'b0));
  FDRE \xor_ln117_45_reg_22914_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_45_fu_4260_p2[3]),
        .Q(xor_ln117_45_reg_22914[3]),
        .R(1'b0));
  FDRE \xor_ln117_45_reg_22914_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_45_fu_4260_p2[4]),
        .Q(xor_ln117_45_reg_22914[4]),
        .R(1'b0));
  FDRE \xor_ln117_45_reg_22914_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_45_fu_4260_p2[5]),
        .Q(xor_ln117_45_reg_22914[5]),
        .R(1'b0));
  FDRE \xor_ln117_45_reg_22914_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_45_fu_4260_p2[6]),
        .Q(xor_ln117_45_reg_22914[6]),
        .R(1'b0));
  FDRE \xor_ln117_45_reg_22914_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_45_fu_4260_p2[7]),
        .Q(xor_ln117_45_reg_22914[7]),
        .R(1'b0));
  FDRE \xor_ln117_46_reg_22920_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_46_fu_4289_p2[0]),
        .Q(xor_ln117_46_reg_22920[0]),
        .R(1'b0));
  FDRE \xor_ln117_46_reg_22920_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_46_fu_4289_p2[1]),
        .Q(xor_ln117_46_reg_22920[1]),
        .R(1'b0));
  FDRE \xor_ln117_46_reg_22920_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_46_fu_4289_p2[2]),
        .Q(xor_ln117_46_reg_22920[2]),
        .R(1'b0));
  FDRE \xor_ln117_46_reg_22920_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_46_fu_4289_p2[3]),
        .Q(xor_ln117_46_reg_22920[3]),
        .R(1'b0));
  FDRE \xor_ln117_46_reg_22920_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_46_fu_4289_p2[4]),
        .Q(xor_ln117_46_reg_22920[4]),
        .R(1'b0));
  FDRE \xor_ln117_46_reg_22920_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_46_fu_4289_p2[5]),
        .Q(xor_ln117_46_reg_22920[5]),
        .R(1'b0));
  FDRE \xor_ln117_46_reg_22920_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_46_fu_4289_p2[6]),
        .Q(xor_ln117_46_reg_22920[6]),
        .R(1'b0));
  FDRE \xor_ln117_46_reg_22920_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_46_fu_4289_p2[7]),
        .Q(xor_ln117_46_reg_22920[7]),
        .R(1'b0));
  FDRE \xor_ln117_47_reg_22926_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_47_fu_4319_p2[0]),
        .Q(xor_ln117_47_reg_22926[0]),
        .R(1'b0));
  FDRE \xor_ln117_47_reg_22926_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_47_fu_4319_p2[1]),
        .Q(xor_ln117_47_reg_22926[1]),
        .R(1'b0));
  FDRE \xor_ln117_47_reg_22926_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_47_fu_4319_p2[2]),
        .Q(xor_ln117_47_reg_22926[2]),
        .R(1'b0));
  FDRE \xor_ln117_47_reg_22926_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_47_fu_4319_p2[3]),
        .Q(xor_ln117_47_reg_22926[3]),
        .R(1'b0));
  FDRE \xor_ln117_47_reg_22926_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_47_fu_4319_p2[4]),
        .Q(xor_ln117_47_reg_22926[4]),
        .R(1'b0));
  FDRE \xor_ln117_47_reg_22926_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_47_fu_4319_p2[5]),
        .Q(xor_ln117_47_reg_22926[5]),
        .R(1'b0));
  FDRE \xor_ln117_47_reg_22926_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_47_fu_4319_p2[6]),
        .Q(xor_ln117_47_reg_22926[6]),
        .R(1'b0));
  FDRE \xor_ln117_47_reg_22926_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln117_47_fu_4319_p2[7]),
        .Q(xor_ln117_47_reg_22926[7]),
        .R(1'b0));
  FDRE \xor_ln117_5_reg_22626_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_5_fu_2696_p2[0]),
        .Q(xor_ln117_5_reg_22626[0]),
        .R(1'b0));
  FDRE \xor_ln117_5_reg_22626_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_5_fu_2696_p2[1]),
        .Q(xor_ln117_5_reg_22626[1]),
        .R(1'b0));
  FDRE \xor_ln117_5_reg_22626_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_5_fu_2696_p2[2]),
        .Q(xor_ln117_5_reg_22626[2]),
        .R(1'b0));
  FDRE \xor_ln117_5_reg_22626_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(control_s_axi_U_n_68),
        .Q(xor_ln117_5_reg_22626[3]),
        .R(1'b0));
  FDRE \xor_ln117_5_reg_22626_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_5_fu_2696_p2[4]),
        .Q(xor_ln117_5_reg_22626[4]),
        .R(1'b0));
  FDRE \xor_ln117_5_reg_22626_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_5_fu_2696_p2[5]),
        .Q(xor_ln117_5_reg_22626[5]),
        .R(1'b0));
  FDRE \xor_ln117_5_reg_22626_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_5_fu_2696_p2[6]),
        .Q(xor_ln117_5_reg_22626[6]),
        .R(1'b0));
  FDRE \xor_ln117_5_reg_22626_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln117_5_fu_2696_p2[7]),
        .Q(xor_ln117_5_reg_22626[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_60_reg_23058[0]_i_1 
       (.I0(or_ln127_23_reg_23000[0]),
        .I1(x_assign_38_reg_23005[7]),
        .I2(or_ln127_26_reg_23021[1]),
        .I3(x_assign_38_reg_23005[0]),
        .I4(reg_1825[0]),
        .I5(clefia_s0_U_n_204),
        .O(xor_ln117_60_fu_5202_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_60_reg_23058[1]_i_1 
       (.I0(clefia_s0_U_n_205),
        .I1(or_ln127_23_reg_23000[1]),
        .I2(x_assign_36_reg_22994[1]),
        .I3(x_assign_38_reg_23005[1]),
        .I4(x_assign_38_reg_23005[0]),
        .I5(reg_1825[1]),
        .O(xor_ln117_60_fu_5202_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_60_reg_23058[2]_i_1 
       (.I0(clefia_s0_U_n_206),
        .I1(reg_1825[2]),
        .I2(x_assign_36_reg_22994[2]),
        .I3(x_assign_38_reg_23005[2]),
        .I4(or_ln127_23_reg_23000[2]),
        .I5(or_ln127_24_reg_23011[2]),
        .O(xor_ln117_60_fu_5202_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_60_reg_23058[3]_i_1 
       (.I0(or_ln127_24_reg_23011[3]),
        .I1(or_ln127_23_reg_23000[3]),
        .I2(reg_1825[3]),
        .I3(x_assign_38_reg_23005[3]),
        .I4(x_assign_36_reg_22994[3]),
        .I5(clefia_s1_U_n_191),
        .O(xor_ln117_60_fu_5202_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_60_reg_23058[4]_i_1 
       (.I0(x_assign_38_reg_23005[4]),
        .I1(or_ln127_26_reg_23021[5]),
        .I2(reg_1825[4]),
        .I3(or_ln127_23_reg_23000[4]),
        .I4(or_ln127_24_reg_23011[4]),
        .I5(clefia_s0_U_n_207),
        .O(xor_ln117_60_fu_5202_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_60_reg_23058[5]_i_1 
       (.I0(clefia_s0_U_n_208),
        .I1(or_ln127_23_reg_23000[5]),
        .I2(reg_1825[5]),
        .I3(x_assign_38_reg_23005[4]),
        .I4(or_ln127_26_reg_23021[6]),
        .I5(x_assign_38_reg_23005[5]),
        .O(xor_ln117_60_fu_5202_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_60_reg_23058[7]_i_1 
       (.I0(reg_1825[7]),
        .I1(or_ln127_23_reg_23000[7]),
        .I2(x_assign_38_reg_23005[7]),
        .I3(x_assign_36_reg_22994[7]),
        .I4(x_assign_38_reg_23005[6]),
        .I5(clefia_s0_U_n_463),
        .O(xor_ln117_60_fu_5202_p2[7]));
  FDRE \xor_ln117_60_reg_23058_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_60_fu_5202_p2[0]),
        .Q(xor_ln117_60_reg_23058[0]),
        .R(1'b0));
  FDRE \xor_ln117_60_reg_23058_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_60_fu_5202_p2[1]),
        .Q(xor_ln117_60_reg_23058[1]),
        .R(1'b0));
  FDRE \xor_ln117_60_reg_23058_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_60_fu_5202_p2[2]),
        .Q(xor_ln117_60_reg_23058[2]),
        .R(1'b0));
  FDRE \xor_ln117_60_reg_23058_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_60_fu_5202_p2[3]),
        .Q(xor_ln117_60_reg_23058[3]),
        .R(1'b0));
  FDRE \xor_ln117_60_reg_23058_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_60_fu_5202_p2[4]),
        .Q(xor_ln117_60_reg_23058[4]),
        .R(1'b0));
  FDRE \xor_ln117_60_reg_23058_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_60_fu_5202_p2[5]),
        .Q(xor_ln117_60_reg_23058[5]),
        .R(1'b0));
  FDRE \xor_ln117_60_reg_23058_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_60_fu_5202_p2[6]),
        .Q(xor_ln117_60_reg_23058[6]),
        .R(1'b0));
  FDRE \xor_ln117_60_reg_23058_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_60_fu_5202_p2[7]),
        .Q(xor_ln117_60_reg_23058[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln117_61_reg_23026[2]_i_3 
       (.I0(or_ln127_13_fu_4619_p3[2]),
        .I1(or_ln127_14_fu_4625_p3[2]),
        .O(\xor_ln117_61_reg_23026[2]_i_3_n_0 ));
  FDRE \xor_ln117_61_reg_23026_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_61_fu_5046_p2[0]),
        .Q(xor_ln117_61_reg_23026[0]),
        .R(1'b0));
  FDRE \xor_ln117_61_reg_23026_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_61_fu_5046_p2[1]),
        .Q(xor_ln117_61_reg_23026[1]),
        .R(1'b0));
  FDRE \xor_ln117_61_reg_23026_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_61_fu_5046_p2[2]),
        .Q(xor_ln117_61_reg_23026[2]),
        .R(1'b0));
  FDRE \xor_ln117_61_reg_23026_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_61_fu_5046_p2[3]),
        .Q(xor_ln117_61_reg_23026[3]),
        .R(1'b0));
  FDRE \xor_ln117_61_reg_23026_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_61_fu_5046_p2[4]),
        .Q(xor_ln117_61_reg_23026[4]),
        .R(1'b0));
  FDRE \xor_ln117_61_reg_23026_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_61_fu_5046_p2[5]),
        .Q(xor_ln117_61_reg_23026[5]),
        .R(1'b0));
  FDRE \xor_ln117_61_reg_23026_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_61_fu_5046_p2[6]),
        .Q(xor_ln117_61_reg_23026[6]),
        .R(1'b0));
  FDRE \xor_ln117_61_reg_23026_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_61_fu_5046_p2[7]),
        .Q(xor_ln117_61_reg_23026[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_62_reg_23063[2]_i_1 
       (.I0(clefia_s0_U_n_256),
        .I1(\reg_1846_reg_n_0_[2] ),
        .I2(x_assign_36_reg_22994[2]),
        .I3(x_assign_38_reg_23005[2]),
        .I4(or_ln127_25_reg_23016[2]),
        .I5(or_ln127_26_reg_23021[2]),
        .O(xor_ln117_62_fu_5228_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_62_reg_23063[3]_i_1 
       (.I0(x_assign_36_reg_22994[3]),
        .I1(x_assign_38_reg_23005[3]),
        .I2(or_ln127_25_reg_23016[3]),
        .I3(or_ln127_26_reg_23021[3]),
        .I4(\reg_1846_reg_n_0_[3] ),
        .I5(clefia_s0_U_n_444),
        .O(xor_ln117_62_fu_5228_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_62_reg_23063[5]_i_1 
       (.I0(or_ln127_25_reg_23016[5]),
        .I1(or_ln127_26_reg_23021[5]),
        .I2(\reg_1846_reg_n_0_[5] ),
        .I3(x_assign_38_reg_23005[5]),
        .I4(or_ln127_26_reg_23021[6]),
        .I5(clefia_s0_U_n_255),
        .O(xor_ln117_62_fu_5228_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_62_reg_23063[6]_i_1 
       (.I0(clefia_s0_U_n_442),
        .I1(\reg_1846_reg_n_0_[6] ),
        .I2(x_assign_38_reg_23005[6]),
        .I3(or_ln127_26_reg_23021[7]),
        .I4(or_ln127_25_reg_23016[6]),
        .I5(or_ln127_26_reg_23021[6]),
        .O(xor_ln117_62_fu_5228_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_62_reg_23063[7]_i_1 
       (.I0(x_assign_36_reg_22994[7]),
        .I1(x_assign_38_reg_23005[7]),
        .I2(or_ln127_25_reg_23016[7]),
        .I3(or_ln127_26_reg_23021[7]),
        .I4(\reg_1846_reg_n_0_[7] ),
        .I5(clefia_s0_U_n_441),
        .O(xor_ln117_62_fu_5228_p2[7]));
  FDRE \xor_ln117_62_reg_23063_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_62_fu_5228_p2[0]),
        .Q(xor_ln117_62_reg_23063[0]),
        .R(1'b0));
  FDRE \xor_ln117_62_reg_23063_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_62_fu_5228_p2[1]),
        .Q(xor_ln117_62_reg_23063[1]),
        .R(1'b0));
  FDRE \xor_ln117_62_reg_23063_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_62_fu_5228_p2[2]),
        .Q(xor_ln117_62_reg_23063[2]),
        .R(1'b0));
  FDRE \xor_ln117_62_reg_23063_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_62_fu_5228_p2[3]),
        .Q(xor_ln117_62_reg_23063[3]),
        .R(1'b0));
  FDRE \xor_ln117_62_reg_23063_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_62_fu_5228_p2[4]),
        .Q(xor_ln117_62_reg_23063[4]),
        .R(1'b0));
  FDRE \xor_ln117_62_reg_23063_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_62_fu_5228_p2[5]),
        .Q(xor_ln117_62_reg_23063[5]),
        .R(1'b0));
  FDRE \xor_ln117_62_reg_23063_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_62_fu_5228_p2[6]),
        .Q(xor_ln117_62_reg_23063[6]),
        .R(1'b0));
  FDRE \xor_ln117_62_reg_23063_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_62_fu_5228_p2[7]),
        .Q(xor_ln117_62_reg_23063[7]),
        .R(1'b0));
  FDRE \xor_ln117_63_reg_23032_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_63_fu_5076_p2[0]),
        .Q(xor_ln117_63_reg_23032[0]),
        .R(1'b0));
  FDRE \xor_ln117_63_reg_23032_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_63_fu_5076_p2[1]),
        .Q(xor_ln117_63_reg_23032[1]),
        .R(1'b0));
  FDRE \xor_ln117_63_reg_23032_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_63_fu_5076_p2[2]),
        .Q(xor_ln117_63_reg_23032[2]),
        .R(1'b0));
  FDRE \xor_ln117_63_reg_23032_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_63_fu_5076_p2[3]),
        .Q(xor_ln117_63_reg_23032[3]),
        .R(1'b0));
  FDRE \xor_ln117_63_reg_23032_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_63_fu_5076_p2[4]),
        .Q(xor_ln117_63_reg_23032[4]),
        .R(1'b0));
  FDRE \xor_ln117_63_reg_23032_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_63_fu_5076_p2[5]),
        .Q(xor_ln117_63_reg_23032[5]),
        .R(1'b0));
  FDRE \xor_ln117_63_reg_23032_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_63_fu_5076_p2[6]),
        .Q(xor_ln117_63_reg_23032[6]),
        .R(1'b0));
  FDRE \xor_ln117_63_reg_23032_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln117_63_fu_5076_p2[7]),
        .Q(xor_ln117_63_reg_23032[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_75_reg_23220[0]_i_1 
       (.I0(clefia_s0_U_n_265),
        .I1(reg_1870[0]),
        .I2(x_assign_50_reg_23158[0]),
        .I3(or_ln127_34_fu_6240_p3[1]),
        .I4(x_assign_49_reg_23142[7]),
        .I5(x_assign_50_reg_23158[7]),
        .O(xor_ln117_75_fu_6268_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_75_reg_23220[1]_i_1 
       (.I0(clefia_s0_U_n_522),
        .I1(reg_1870[1]),
        .I2(x_assign_49_reg_23142[0]),
        .I3(x_assign_50_reg_23158[0]),
        .I4(x_assign_48_reg_23136[1]),
        .I5(x_assign_50_reg_23158[1]),
        .O(xor_ln117_75_fu_6268_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_75_reg_23220[2]_i_1 
       (.I0(or_ln127_32_fu_6228_p3[2]),
        .I1(or_ln127_31_fu_6222_p3[2]),
        .I2(x_assign_48_reg_23136[2]),
        .I3(x_assign_50_reg_23158[2]),
        .I4(reg_1870[2]),
        .I5(clefia_s0_U_n_530),
        .O(xor_ln117_75_fu_6268_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_75_reg_23220[3]_i_1 
       (.I0(or_ln127_32_fu_6228_p3[3]),
        .I1(or_ln127_31_fu_6222_p3[3]),
        .I2(x_assign_48_reg_23136[3]),
        .I3(x_assign_50_reg_23158[3]),
        .I4(reg_1870[3]),
        .I5(clefia_s0_U_n_266),
        .O(xor_ln117_75_fu_6268_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_75_reg_23220[4]_i_1 
       (.I0(clefia_s0_U_n_267),
        .I1(reg_1870[4]),
        .I2(x_assign_50_reg_23158[4]),
        .I3(or_ln127_34_fu_6240_p3[5]),
        .I4(or_ln127_32_fu_6228_p3[4]),
        .I5(or_ln127_31_fu_6222_p3[4]),
        .O(xor_ln117_75_fu_6268_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_75_reg_23220[6]_i_1 
       (.I0(x_assign_50_reg_23158[5]),
        .I1(x_assign_49_reg_23142[5]),
        .I2(or_ln127_34_fu_6240_p3[7]),
        .I3(x_assign_50_reg_23158[6]),
        .I4(reg_1870[6]),
        .I5(clefia_s0_U_n_209),
        .O(xor_ln117_75_fu_6268_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_75_reg_23220[7]_i_1 
       (.I0(x_assign_50_reg_23158[6]),
        .I1(x_assign_49_reg_23142[6]),
        .I2(or_ln127_34_fu_6240_p3[0]),
        .I3(x_assign_50_reg_23158[7]),
        .I4(reg_1870[7]),
        .I5(clefia_s1_U_n_246),
        .O(xor_ln117_75_fu_6268_p2[7]));
  FDRE \xor_ln117_75_reg_23220_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_75_fu_6268_p2[0]),
        .Q(xor_ln117_75_reg_23220[0]),
        .R(1'b0));
  FDRE \xor_ln117_75_reg_23220_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_75_fu_6268_p2[1]),
        .Q(xor_ln117_75_reg_23220[1]),
        .R(1'b0));
  FDRE \xor_ln117_75_reg_23220_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_75_fu_6268_p2[2]),
        .Q(xor_ln117_75_reg_23220[2]),
        .R(1'b0));
  FDRE \xor_ln117_75_reg_23220_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_75_fu_6268_p2[3]),
        .Q(xor_ln117_75_reg_23220[3]),
        .R(1'b0));
  FDRE \xor_ln117_75_reg_23220_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_75_fu_6268_p2[4]),
        .Q(xor_ln117_75_reg_23220[4]),
        .R(1'b0));
  FDRE \xor_ln117_75_reg_23220_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_75_fu_6268_p2[5]),
        .Q(xor_ln117_75_reg_23220[5]),
        .R(1'b0));
  FDRE \xor_ln117_75_reg_23220_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_75_fu_6268_p2[6]),
        .Q(xor_ln117_75_reg_23220[6]),
        .R(1'b0));
  FDRE \xor_ln117_75_reg_23220_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_75_fu_6268_p2[7]),
        .Q(xor_ln117_75_reg_23220[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_76_reg_23225[0]_i_1 
       (.I0(clefia_s0_U_n_257),
        .I1(\reg_1854_reg_n_0_[0] ),
        .I2(x_assign_49_reg_23142[0]),
        .I3(or_ln127_33_fu_6234_p3[1]),
        .I4(x_assign_49_reg_23142[7]),
        .I5(x_assign_50_reg_23158[7]),
        .O(xor_ln117_76_fu_6296_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_76_reg_23225[1]_i_1 
       (.I0(\reg_1854_reg_n_0_[1] ),
        .I1(x_assign_49_reg_23142[0]),
        .I2(x_assign_50_reg_23158[0]),
        .I3(x_assign_51_reg_23174[1]),
        .I4(x_assign_49_reg_23142[1]),
        .I5(clefia_s0_U_n_258),
        .O(xor_ln117_76_fu_6296_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_76_reg_23225[2]_i_1 
       (.I0(clefia_s0_U_n_259),
        .I1(\reg_1854_reg_n_0_[2] ),
        .I2(x_assign_49_reg_23142[2]),
        .I3(x_assign_51_reg_23174[2]),
        .I4(or_ln127_31_fu_6222_p3[2]),
        .I5(or_ln127_32_fu_6228_p3[2]),
        .O(xor_ln117_76_fu_6296_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_76_reg_23225[3]_i_1 
       (.I0(or_ln127_32_fu_6228_p3[3]),
        .I1(or_ln127_31_fu_6222_p3[3]),
        .I2(x_assign_51_reg_23174[3]),
        .I3(x_assign_49_reg_23142[3]),
        .I4(\reg_1854_reg_n_0_[3] ),
        .I5(clefia_s0_U_n_260),
        .O(xor_ln117_76_fu_6296_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_76_reg_23225[5]_i_1 
       (.I0(x_assign_50_reg_23158[4]),
        .I1(x_assign_49_reg_23142[4]),
        .I2(or_ln127_33_fu_6234_p3[6]),
        .I3(x_assign_49_reg_23142[5]),
        .I4(\reg_1854_reg_n_0_[5] ),
        .I5(clefia_s0_U_n_261),
        .O(xor_ln117_76_fu_6296_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_76_reg_23225[6]_i_1 
       (.I0(clefia_s0_U_n_262),
        .I1(\reg_1854_reg_n_0_[6] ),
        .I2(x_assign_49_reg_23142[6]),
        .I3(or_ln127_33_fu_6234_p3[7]),
        .I4(x_assign_49_reg_23142[5]),
        .I5(x_assign_50_reg_23158[5]),
        .O(xor_ln117_76_fu_6296_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_76_reg_23225[7]_i_1 
       (.I0(clefia_s0_U_n_263),
        .I1(\reg_1854_reg_n_0_[7] ),
        .I2(x_assign_49_reg_23142[7]),
        .I3(x_assign_51_reg_23174[7]),
        .I4(x_assign_49_reg_23142[6]),
        .I5(x_assign_50_reg_23158[6]),
        .O(xor_ln117_76_fu_6296_p2[7]));
  FDRE \xor_ln117_76_reg_23225_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_76_fu_6296_p2[0]),
        .Q(xor_ln117_76_reg_23225[0]),
        .R(1'b0));
  FDRE \xor_ln117_76_reg_23225_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_76_fu_6296_p2[1]),
        .Q(xor_ln117_76_reg_23225[1]),
        .R(1'b0));
  FDRE \xor_ln117_76_reg_23225_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_76_fu_6296_p2[2]),
        .Q(xor_ln117_76_reg_23225[2]),
        .R(1'b0));
  FDRE \xor_ln117_76_reg_23225_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_76_fu_6296_p2[3]),
        .Q(xor_ln117_76_reg_23225[3]),
        .R(1'b0));
  FDRE \xor_ln117_76_reg_23225_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_76_fu_6296_p2[4]),
        .Q(xor_ln117_76_reg_23225[4]),
        .R(1'b0));
  FDRE \xor_ln117_76_reg_23225_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_76_fu_6296_p2[5]),
        .Q(xor_ln117_76_reg_23225[5]),
        .R(1'b0));
  FDRE \xor_ln117_76_reg_23225_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_76_fu_6296_p2[6]),
        .Q(xor_ln117_76_reg_23225[6]),
        .R(1'b0));
  FDRE \xor_ln117_76_reg_23225_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_76_fu_6296_p2[7]),
        .Q(xor_ln117_76_reg_23225[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_77_reg_23230[0]_i_1 
       (.I0(x_assign_50_reg_23158[0]),
        .I1(or_ln127_34_fu_6240_p3[1]),
        .I2(x_assign_51_reg_23174[7]),
        .I3(or_ln127_34_fu_6240_p3[0]),
        .I4(\reg_1877_reg_n_0_[0] ),
        .I5(clefia_s0_U_n_264),
        .O(xor_ln117_77_fu_6324_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_77_reg_23230[1]_i_1 
       (.I0(x_assign_50_reg_23158[1]),
        .I1(x_assign_48_reg_23136[1]),
        .I2(or_ln127_34_fu_6240_p3[1]),
        .I3(or_ln127_33_fu_6234_p3[1]),
        .I4(\reg_1877_reg_n_0_[1] ),
        .I5(clefia_s1_U_n_165),
        .O(xor_ln117_77_fu_6324_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_77_reg_23230[2]_i_1 
       (.I0(x_assign_50_reg_23158[2]),
        .I1(x_assign_48_reg_23136[2]),
        .I2(or_ln127_34_fu_6240_p3[2]),
        .I3(or_ln127_33_fu_6234_p3[2]),
        .I4(\reg_1877_reg_n_0_[2] ),
        .I5(clefia_s0_U_n_250),
        .O(xor_ln117_77_fu_6324_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_77_reg_23230[4]_i_1 
       (.I0(\reg_1877_reg_n_0_[4] ),
        .I1(or_ln127_34_fu_6240_p3[5]),
        .I2(x_assign_50_reg_23158[4]),
        .I3(or_ln127_34_fu_6240_p3[4]),
        .I4(or_ln127_33_fu_6234_p3[4]),
        .I5(clefia_s0_U_n_510),
        .O(xor_ln117_77_fu_6324_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_77_reg_23230[5]_i_1 
       (.I0(clefia_s0_U_n_254),
        .I1(\reg_1877_reg_n_0_[5] ),
        .I2(or_ln127_33_fu_6234_p3[5]),
        .I3(or_ln127_34_fu_6240_p3[5]),
        .I4(or_ln127_34_fu_6240_p3[6]),
        .I5(x_assign_50_reg_23158[5]),
        .O(xor_ln117_77_fu_6324_p2[5]));
  FDRE \xor_ln117_77_reg_23230_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_77_fu_6324_p2[0]),
        .Q(xor_ln117_77_reg_23230[0]),
        .R(1'b0));
  FDRE \xor_ln117_77_reg_23230_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_77_fu_6324_p2[1]),
        .Q(xor_ln117_77_reg_23230[1]),
        .R(1'b0));
  FDRE \xor_ln117_77_reg_23230_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_77_fu_6324_p2[2]),
        .Q(xor_ln117_77_reg_23230[2]),
        .R(1'b0));
  FDRE \xor_ln117_77_reg_23230_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_77_fu_6324_p2[3]),
        .Q(xor_ln117_77_reg_23230[3]),
        .R(1'b0));
  FDRE \xor_ln117_77_reg_23230_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_77_fu_6324_p2[4]),
        .Q(xor_ln117_77_reg_23230[4]),
        .R(1'b0));
  FDRE \xor_ln117_77_reg_23230_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_77_fu_6324_p2[5]),
        .Q(xor_ln117_77_reg_23230[5]),
        .R(1'b0));
  FDRE \xor_ln117_77_reg_23230_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_77_fu_6324_p2[6]),
        .Q(xor_ln117_77_reg_23230[6]),
        .R(1'b0));
  FDRE \xor_ln117_77_reg_23230_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_77_fu_6324_p2[7]),
        .Q(xor_ln117_77_reg_23230[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_78_reg_23235[2]_i_1 
       (.I0(or_ln127_33_fu_6234_p3[2]),
        .I1(or_ln127_34_fu_6240_p3[2]),
        .I2(x_assign_51_reg_23174[2]),
        .I3(x_assign_49_reg_23142[2]),
        .I4(reg_1883[2]),
        .I5(clefia_s1_U_n_442),
        .O(xor_ln117_78_fu_6352_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_78_reg_23235[3]_i_1 
       (.I0(or_ln127_33_fu_6234_p3[3]),
        .I1(or_ln127_34_fu_6240_p3[3]),
        .I2(x_assign_51_reg_23174[3]),
        .I3(x_assign_49_reg_23142[3]),
        .I4(reg_1883[3]),
        .I5(clefia_s1_U_n_441),
        .O(xor_ln117_78_fu_6352_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_78_reg_23235[7]_i_1 
       (.I0(x_assign_49_reg_23142[7]),
        .I1(x_assign_51_reg_23174[7]),
        .I2(or_ln127_34_fu_6240_p3[7]),
        .I3(or_ln127_33_fu_6234_p3[7]),
        .I4(reg_1883[7]),
        .I5(clefia_s1_U_n_436),
        .O(xor_ln117_78_fu_6352_p2[7]));
  FDRE \xor_ln117_78_reg_23235_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_78_fu_6352_p2[0]),
        .Q(xor_ln117_78_reg_23235[0]),
        .R(1'b0));
  FDRE \xor_ln117_78_reg_23235_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_78_fu_6352_p2[1]),
        .Q(xor_ln117_78_reg_23235[1]),
        .R(1'b0));
  FDRE \xor_ln117_78_reg_23235_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_78_fu_6352_p2[2]),
        .Q(xor_ln117_78_reg_23235[2]),
        .R(1'b0));
  FDRE \xor_ln117_78_reg_23235_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_78_fu_6352_p2[3]),
        .Q(xor_ln117_78_reg_23235[3]),
        .R(1'b0));
  FDRE \xor_ln117_78_reg_23235_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_78_fu_6352_p2[4]),
        .Q(xor_ln117_78_reg_23235[4]),
        .R(1'b0));
  FDRE \xor_ln117_78_reg_23235_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_78_fu_6352_p2[5]),
        .Q(xor_ln117_78_reg_23235[5]),
        .R(1'b0));
  FDRE \xor_ln117_78_reg_23235_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_78_fu_6352_p2[6]),
        .Q(xor_ln117_78_reg_23235[6]),
        .R(1'b0));
  FDRE \xor_ln117_78_reg_23235_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln117_78_fu_6352_p2[7]),
        .Q(xor_ln117_78_reg_23235[7]),
        .R(1'b0));
  FDRE \xor_ln117_835_reg_25778_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_835_fu_22228_p2[0]),
        .Q(xor_ln117_835_reg_25778[0]),
        .R(1'b0));
  FDRE \xor_ln117_835_reg_25778_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_835_fu_22228_p2[1]),
        .Q(xor_ln117_835_reg_25778[1]),
        .R(1'b0));
  FDRE \xor_ln117_835_reg_25778_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_835_fu_22228_p2[2]),
        .Q(xor_ln117_835_reg_25778[2]),
        .R(1'b0));
  FDRE \xor_ln117_835_reg_25778_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_835_fu_22228_p2[3]),
        .Q(xor_ln117_835_reg_25778[3]),
        .R(1'b0));
  FDRE \xor_ln117_835_reg_25778_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_835_fu_22228_p2[4]),
        .Q(xor_ln117_835_reg_25778[4]),
        .R(1'b0));
  FDRE \xor_ln117_835_reg_25778_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_835_fu_22228_p2[5]),
        .Q(xor_ln117_835_reg_25778[5]),
        .R(1'b0));
  FDRE \xor_ln117_835_reg_25778_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_835_fu_22228_p2[6]),
        .Q(xor_ln117_835_reg_25778[6]),
        .R(1'b0));
  FDRE \xor_ln117_835_reg_25778_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln117_835_fu_22228_p2[7]),
        .Q(xor_ln117_835_reg_25778[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_91_reg_23408[0]_i_1 
       (.I0(clefia_s1_U_n_249),
        .I1(reg_1870[0]),
        .I2(x_assign_62_reg_23346[0]),
        .I3(or_ln127_42_fu_7372_p3[1]),
        .I4(x_assign_61_reg_23330[7]),
        .I5(x_assign_62_reg_23346[7]),
        .O(xor_ln117_91_fu_7400_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_91_reg_23408[1]_i_1 
       (.I0(reg_1870[1]),
        .I1(x_assign_61_reg_23330[0]),
        .I2(x_assign_62_reg_23346[0]),
        .I3(x_assign_62_reg_23346[1]),
        .I4(x_assign_60_reg_23324[1]),
        .I5(clefia_s1_U_n_250),
        .O(xor_ln117_91_fu_7400_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_91_reg_23408[2]_i_1 
       (.I0(clefia_s1_U_n_248),
        .I1(reg_1870[2]),
        .I2(x_assign_60_reg_23324[2]),
        .I3(x_assign_62_reg_23346[2]),
        .I4(or_ln127_39_fu_7354_p3[2]),
        .I5(or_ln127_40_fu_7360_p3[2]),
        .O(xor_ln117_91_fu_7400_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_91_reg_23408[3]_i_1 
       (.I0(clefia_s1_U_n_190),
        .I1(reg_1870[3]),
        .I2(x_assign_60_reg_23324[3]),
        .I3(x_assign_62_reg_23346[3]),
        .I4(or_ln127_39_fu_7354_p3[3]),
        .I5(or_ln127_40_fu_7360_p3[3]),
        .O(xor_ln117_91_fu_7400_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_91_reg_23408[4]_i_1 
       (.I0(or_ln127_40_fu_7360_p3[4]),
        .I1(or_ln127_39_fu_7354_p3[4]),
        .I2(or_ln127_42_fu_7372_p3[5]),
        .I3(x_assign_62_reg_23346[4]),
        .I4(reg_1870[4]),
        .I5(clefia_s1_U_n_247),
        .O(xor_ln117_91_fu_7400_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_91_reg_23408[5]_i_1 
       (.I0(x_assign_62_reg_23346[4]),
        .I1(x_assign_61_reg_23330[4]),
        .I2(or_ln127_42_fu_7372_p3[6]),
        .I3(x_assign_62_reg_23346[5]),
        .I4(reg_1870[5]),
        .I5(clefia_s1_U_n_192),
        .O(xor_ln117_91_fu_7400_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_91_reg_23408[6]_i_1 
       (.I0(x_assign_62_reg_23346[5]),
        .I1(x_assign_61_reg_23330[5]),
        .I2(or_ln127_42_fu_7372_p3[7]),
        .I3(x_assign_62_reg_23346[6]),
        .I4(reg_1870[6]),
        .I5(clefia_s1_U_n_193),
        .O(xor_ln117_91_fu_7400_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_91_reg_23408[7]_i_1 
       (.I0(clefia_s1_U_n_245),
        .I1(reg_1870[7]),
        .I2(x_assign_62_reg_23346[7]),
        .I3(or_ln127_42_fu_7372_p3[0]),
        .I4(x_assign_61_reg_23330[6]),
        .I5(x_assign_62_reg_23346[6]),
        .O(xor_ln117_91_fu_7400_p2[7]));
  FDRE \xor_ln117_91_reg_23408_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_91_fu_7400_p2[0]),
        .Q(xor_ln117_91_reg_23408[0]),
        .R(1'b0));
  FDRE \xor_ln117_91_reg_23408_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_91_fu_7400_p2[1]),
        .Q(xor_ln117_91_reg_23408[1]),
        .R(1'b0));
  FDRE \xor_ln117_91_reg_23408_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_91_fu_7400_p2[2]),
        .Q(xor_ln117_91_reg_23408[2]),
        .R(1'b0));
  FDRE \xor_ln117_91_reg_23408_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_91_fu_7400_p2[3]),
        .Q(xor_ln117_91_reg_23408[3]),
        .R(1'b0));
  FDRE \xor_ln117_91_reg_23408_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_91_fu_7400_p2[4]),
        .Q(xor_ln117_91_reg_23408[4]),
        .R(1'b0));
  FDRE \xor_ln117_91_reg_23408_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_91_fu_7400_p2[5]),
        .Q(xor_ln117_91_reg_23408[5]),
        .R(1'b0));
  FDRE \xor_ln117_91_reg_23408_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_91_fu_7400_p2[6]),
        .Q(xor_ln117_91_reg_23408[6]),
        .R(1'b0));
  FDRE \xor_ln117_91_reg_23408_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_91_fu_7400_p2[7]),
        .Q(xor_ln117_91_reg_23408[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_92_reg_23413[0]_i_1 
       (.I0(x_assign_62_reg_23346[7]),
        .I1(x_assign_61_reg_23330[7]),
        .I2(or_ln127_41_fu_7366_p3[1]),
        .I3(x_assign_61_reg_23330[0]),
        .I4(reg_1890[0]),
        .I5(clefia_s0_U_n_169),
        .O(xor_ln117_92_fu_7428_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_92_reg_23413[1]_i_1 
       (.I0(clefia_s1_U_n_251),
        .I1(x_assign_61_reg_23330[1]),
        .I2(x_assign_63_reg_23362[1]),
        .I3(x_assign_62_reg_23346[0]),
        .I4(x_assign_61_reg_23330[0]),
        .I5(reg_1890[1]),
        .O(xor_ln117_92_fu_7428_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_92_reg_23413[2]_i_1 
       (.I0(clefia_s1_U_n_252),
        .I1(reg_1890[2]),
        .I2(x_assign_61_reg_23330[2]),
        .I3(x_assign_63_reg_23362[2]),
        .I4(or_ln127_39_fu_7354_p3[2]),
        .I5(or_ln127_40_fu_7360_p3[2]),
        .O(xor_ln117_92_fu_7428_p2[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_92_reg_23413[3]_i_1 
       (.I0(clefia_s1_U_n_253),
        .I1(reg_1890[3]),
        .I2(x_assign_61_reg_23330[3]),
        .I3(x_assign_63_reg_23362[3]),
        .I4(or_ln127_39_fu_7354_p3[3]),
        .I5(or_ln127_40_fu_7360_p3[3]),
        .O(xor_ln117_92_fu_7428_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_92_reg_23413[4]_i_1 
       (.I0(or_ln127_40_fu_7360_p3[4]),
        .I1(or_ln127_39_fu_7354_p3[4]),
        .I2(or_ln127_41_fu_7366_p3[5]),
        .I3(x_assign_61_reg_23330[4]),
        .I4(reg_1890[4]),
        .I5(clefia_s1_U_n_392),
        .O(xor_ln117_92_fu_7428_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_92_reg_23413[5]_i_1 
       (.I0(x_assign_62_reg_23346[4]),
        .I1(x_assign_61_reg_23330[4]),
        .I2(or_ln127_41_fu_7366_p3[6]),
        .I3(x_assign_61_reg_23330[5]),
        .I4(reg_1890[5]),
        .I5(clefia_s0_U_n_163),
        .O(xor_ln117_92_fu_7428_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_92_reg_23413[6]_i_1 
       (.I0(x_assign_62_reg_23346[5]),
        .I1(x_assign_61_reg_23330[5]),
        .I2(or_ln127_41_fu_7366_p3[7]),
        .I3(x_assign_61_reg_23330[6]),
        .I4(reg_1890[6]),
        .I5(clefia_s1_U_n_390),
        .O(xor_ln117_92_fu_7428_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_92_reg_23413[7]_i_1 
       (.I0(clefia_s0_U_n_161),
        .I1(reg_1890[7]),
        .I2(x_assign_61_reg_23330[7]),
        .I3(x_assign_63_reg_23362[7]),
        .I4(x_assign_61_reg_23330[6]),
        .I5(x_assign_62_reg_23346[6]),
        .O(xor_ln117_92_fu_7428_p2[7]));
  FDRE \xor_ln117_92_reg_23413_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_92_fu_7428_p2[0]),
        .Q(xor_ln117_92_reg_23413[0]),
        .R(1'b0));
  FDRE \xor_ln117_92_reg_23413_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_92_fu_7428_p2[1]),
        .Q(xor_ln117_92_reg_23413[1]),
        .R(1'b0));
  FDRE \xor_ln117_92_reg_23413_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_92_fu_7428_p2[2]),
        .Q(xor_ln117_92_reg_23413[2]),
        .R(1'b0));
  FDRE \xor_ln117_92_reg_23413_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_92_fu_7428_p2[3]),
        .Q(xor_ln117_92_reg_23413[3]),
        .R(1'b0));
  FDRE \xor_ln117_92_reg_23413_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_92_fu_7428_p2[4]),
        .Q(xor_ln117_92_reg_23413[4]),
        .R(1'b0));
  FDRE \xor_ln117_92_reg_23413_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_92_fu_7428_p2[5]),
        .Q(xor_ln117_92_reg_23413[5]),
        .R(1'b0));
  FDRE \xor_ln117_92_reg_23413_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_92_fu_7428_p2[6]),
        .Q(xor_ln117_92_reg_23413[6]),
        .R(1'b0));
  FDRE \xor_ln117_92_reg_23413_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_92_fu_7428_p2[7]),
        .Q(xor_ln117_92_reg_23413[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_93_reg_23418[0]_i_1 
       (.I0(x_assign_62_reg_23346[0]),
        .I1(or_ln127_42_fu_7372_p3[1]),
        .I2(x_assign_63_reg_23362[7]),
        .I3(or_ln127_42_fu_7372_p3[0]),
        .I4(\reg_1877_reg_n_0_[0] ),
        .I5(clefia_s0_U_n_489),
        .O(xor_ln117_93_fu_7456_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_93_reg_23418[2]_i_1 
       (.I0(clefia_s0_U_n_251),
        .I1(\reg_1877_reg_n_0_[2] ),
        .I2(or_ln127_42_fu_7372_p3[2]),
        .I3(or_ln127_41_fu_7366_p3[2]),
        .I4(x_assign_62_reg_23346[2]),
        .I5(x_assign_60_reg_23324[2]),
        .O(xor_ln117_93_fu_7456_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_93_reg_23418[4]_i_1 
       (.I0(clefia_s1_U_n_163),
        .I1(or_ln127_42_fu_7372_p3[4]),
        .I2(or_ln127_41_fu_7366_p3[4]),
        .I3(x_assign_62_reg_23346[4]),
        .I4(or_ln127_42_fu_7372_p3[5]),
        .I5(\reg_1877_reg_n_0_[4] ),
        .O(xor_ln117_93_fu_7456_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_93_reg_23418[5]_i_1 
       (.I0(clefia_s0_U_n_252),
        .I1(\reg_1877_reg_n_0_[5] ),
        .I2(or_ln127_41_fu_7366_p3[5]),
        .I3(or_ln127_42_fu_7372_p3[5]),
        .I4(or_ln127_42_fu_7372_p3[6]),
        .I5(x_assign_62_reg_23346[5]),
        .O(xor_ln117_93_fu_7456_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_93_reg_23418[7]_i_1 
       (.I0(x_assign_62_reg_23346[7]),
        .I1(or_ln127_42_fu_7372_p3[0]),
        .I2(or_ln127_42_fu_7372_p3[7]),
        .I3(or_ln127_41_fu_7366_p3[7]),
        .I4(\reg_1877_reg_n_0_[7] ),
        .I5(clefia_s0_U_n_253),
        .O(xor_ln117_93_fu_7456_p2[7]));
  FDRE \xor_ln117_93_reg_23418_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_93_fu_7456_p2[0]),
        .Q(xor_ln117_93_reg_23418[0]),
        .R(1'b0));
  FDRE \xor_ln117_93_reg_23418_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_93_fu_7456_p2[1]),
        .Q(xor_ln117_93_reg_23418[1]),
        .R(1'b0));
  FDRE \xor_ln117_93_reg_23418_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_93_fu_7456_p2[2]),
        .Q(xor_ln117_93_reg_23418[2]),
        .R(1'b0));
  FDRE \xor_ln117_93_reg_23418_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_93_fu_7456_p2[3]),
        .Q(xor_ln117_93_reg_23418[3]),
        .R(1'b0));
  FDRE \xor_ln117_93_reg_23418_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_93_fu_7456_p2[4]),
        .Q(xor_ln117_93_reg_23418[4]),
        .R(1'b0));
  FDRE \xor_ln117_93_reg_23418_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_93_fu_7456_p2[5]),
        .Q(xor_ln117_93_reg_23418[5]),
        .R(1'b0));
  FDRE \xor_ln117_93_reg_23418_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_93_fu_7456_p2[6]),
        .Q(xor_ln117_93_reg_23418[6]),
        .R(1'b0));
  FDRE \xor_ln117_93_reg_23418_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_93_fu_7456_p2[7]),
        .Q(xor_ln117_93_reg_23418[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_94_reg_23423[0]_i_1 
       (.I0(or_ln127_42_fu_7372_p3[0]),
        .I1(x_assign_63_reg_23362[7]),
        .I2(or_ln127_41_fu_7366_p3[1]),
        .I3(x_assign_61_reg_23330[0]),
        .I4(\reg_1896_reg_n_0_[0] ),
        .I5(clefia_s1_U_n_397),
        .O(xor_ln117_94_fu_7484_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_94_reg_23423[1]_i_1 
       (.I0(or_ln127_41_fu_7366_p3[1]),
        .I1(or_ln127_42_fu_7372_p3[1]),
        .I2(x_assign_63_reg_23362[1]),
        .I3(x_assign_61_reg_23330[1]),
        .I4(\reg_1896_reg_n_0_[1] ),
        .I5(clefia_s1_U_n_396),
        .O(xor_ln117_94_fu_7484_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_94_reg_23423[4]_i_1 
       (.I0(\reg_1896_reg_n_0_[4] ),
        .I1(or_ln127_41_fu_7366_p3[5]),
        .I2(x_assign_61_reg_23330[4]),
        .I3(or_ln127_41_fu_7366_p3[4]),
        .I4(or_ln127_42_fu_7372_p3[4]),
        .I5(clefia_s1_U_n_393),
        .O(xor_ln117_94_fu_7484_p2[4]));
  FDRE \xor_ln117_94_reg_23423_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_94_fu_7484_p2[0]),
        .Q(xor_ln117_94_reg_23423[0]),
        .R(1'b0));
  FDRE \xor_ln117_94_reg_23423_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_94_fu_7484_p2[1]),
        .Q(xor_ln117_94_reg_23423[1]),
        .R(1'b0));
  FDRE \xor_ln117_94_reg_23423_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_94_fu_7484_p2[2]),
        .Q(xor_ln117_94_reg_23423[2]),
        .R(1'b0));
  FDRE \xor_ln117_94_reg_23423_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_94_fu_7484_p2[3]),
        .Q(xor_ln117_94_reg_23423[3]),
        .R(1'b0));
  FDRE \xor_ln117_94_reg_23423_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_94_fu_7484_p2[4]),
        .Q(xor_ln117_94_reg_23423[4]),
        .R(1'b0));
  FDRE \xor_ln117_94_reg_23423_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_94_fu_7484_p2[5]),
        .Q(xor_ln117_94_reg_23423[5]),
        .R(1'b0));
  FDRE \xor_ln117_94_reg_23423_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_94_fu_7484_p2[6]),
        .Q(xor_ln117_94_reg_23423[6]),
        .R(1'b0));
  FDRE \xor_ln117_94_reg_23423_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln117_94_fu_7484_p2[7]),
        .Q(xor_ln117_94_reg_23423[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_130_reg_25335[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_enable_reg_pp0_iter2),
        .O(reg_18325));
  FDRE \z_130_reg_25335_reg[0] 
       (.C(ap_clk),
        .CE(reg_18325),
        .D(q0_reg[0]),
        .Q(z_130_reg_25335[0]),
        .R(1'b0));
  FDRE \z_130_reg_25335_reg[1] 
       (.C(ap_clk),
        .CE(reg_18325),
        .D(q0_reg[1]),
        .Q(z_130_reg_25335[1]),
        .R(1'b0));
  FDRE \z_130_reg_25335_reg[2] 
       (.C(ap_clk),
        .CE(reg_18325),
        .D(q0_reg[2]),
        .Q(z_130_reg_25335[2]),
        .R(1'b0));
  FDRE \z_130_reg_25335_reg[3] 
       (.C(ap_clk),
        .CE(reg_18325),
        .D(q0_reg[3]),
        .Q(z_130_reg_25335[3]),
        .R(1'b0));
  FDRE \z_130_reg_25335_reg[4] 
       (.C(ap_clk),
        .CE(reg_18325),
        .D(q0_reg[4]),
        .Q(z_130_reg_25335[4]),
        .R(1'b0));
  FDRE \z_130_reg_25335_reg[5] 
       (.C(ap_clk),
        .CE(reg_18325),
        .D(q0_reg[5]),
        .Q(z_130_reg_25335[5]),
        .R(1'b0));
  FDRE \z_130_reg_25335_reg[6] 
       (.C(ap_clk),
        .CE(reg_18325),
        .D(q0_reg[6]),
        .Q(z_130_reg_25335[6]),
        .R(1'b0));
  FDRE \z_130_reg_25335_reg[7] 
       (.C(ap_clk),
        .CE(reg_18325),
        .D(q0_reg[7]),
        .Q(z_130_reg_25335[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s0_ROM_AUTO_1R
   (DOADO,
    DOBDO,
    q3_reg_0,
    q3_reg_1,
    q4_reg_0,
    D,
    q3_reg_2,
    q3_reg_3,
    q3_reg_4,
    q3_reg_5,
    q3_reg_6,
    q3_reg_7,
    q1_reg_0,
    q1_reg_1,
    q4_reg_1,
    \ap_CS_fsm_reg[2] ,
    q3_reg_8,
    \ap_CS_fsm_reg[1] ,
    ap_enable_reg_pp0_iter3_reg,
    \ap_CS_fsm_reg[13] ,
    \x_assign_98_reg_23910_reg[7] ,
    \x_assign_134_reg_24436_reg[4] ,
    ap_enable_reg_pp0_iter1_reg_rep__0,
    \x_assign_38_reg_23005_reg[5] ,
    \reg_1870_reg[5] ,
    \reg_1877_reg[3] ,
    \x_assign_90_reg_24028_reg[6] ,
    \reg_1846_reg[7] ,
    \xor_ln117_94_reg_23423_reg[1] ,
    \x_assign_93_reg_24050_reg[2] ,
    \trunc_ln127_177_reg_24232_reg[1] ,
    \x_assign_88_reg_24012_reg[3] ,
    \x_assign_88_reg_24012_reg[4] ,
    \trunc_ln127_337_reg_25671_reg[6] ,
    \x_assign_88_reg_24012_reg[5] ,
    \xor_ln117_94_reg_23423_reg[6] ,
    \xor_ln117_94_reg_23423_reg[7] ,
    \reg_1901_reg[6] ,
    \reg_1901_reg[6]_0 ,
    \ap_CS_fsm_reg[13]_0 ,
    \or_ln127_26_reg_23021_reg[4] ,
    \ap_CS_fsm_reg[5] ,
    \reg_1877_reg[6] ,
    ap_enable_reg_pp0_iter1_reg_rep__0_0,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter2_reg_rep,
    \reg_1877_reg[7] ,
    \x_assign_98_reg_23910_reg[1] ,
    \xor_ln117_44_reg_22908_reg[4] ,
    \x_assign_57_reg_23486_reg[3] ,
    \xor_ln117_45_reg_22914_reg[7] ,
    \trunc_ln127_74_reg_23288_reg[0] ,
    \xor_ln117_45_reg_22914_reg[5] ,
    \xor_ln117_29_reg_22807_reg[5] ,
    \xor_ln117_45_reg_22914_reg[4] ,
    \x_assign_55_reg_23470_reg[3] ,
    \x_assign_54_reg_23464_reg[2] ,
    \x_assign_55_reg_23470_reg[1] ,
    \x_assign_55_reg_23470_reg[0] ,
    \x_assign_43_reg_23282_reg[0] ,
    \ap_CS_fsm_reg[1]_0 ,
    \x_assign_55_reg_23470_reg[1]_0 ,
    \x_assign_54_reg_23464_reg[2]_0 ,
    \trunc_ln127_94_reg_23476_reg[2] ,
    \xor_ln117_44_reg_22908_reg[5] ,
    \xor_ln117_44_reg_22908_reg[7] ,
    \x_assign_187_reg_25481_reg[7] ,
    \x_assign_187_reg_25481_reg[6] ,
    \reg_1877_reg[6]_0 ,
    \xor_ln117_220_reg_24860_reg[5] ,
    \trunc_ln127_319_reg_25513_reg[2] ,
    \trunc_ln127_310_reg_25465_reg[6] ,
    \z_130_reg_25335_reg[7] ,
    \reg_1901_reg[7] ,
    ap_enable_reg_pp0_iter3_reg_0,
    \ap_CS_fsm_reg[10] ,
    \reg_1877_reg[0] ,
    \x_assign_199_reg_25649_reg[7] ,
    \reg_1870_reg[5]_0 ,
    \or_ln127_12_reg_22978_reg[0] ,
    \or_ln127_12_reg_22978_reg[1] ,
    \reg_1820_reg[2] ,
    \reg_1820_reg[4] ,
    \reg_1820_reg[5] ,
    \or_ln127_20_reg_23112_reg[0] ,
    \xor_ln117_173_reg_24315_reg[1] ,
    \xor_ln117_141_reg_23982_reg[1] ,
    \trunc_ln127_254_reg_24923_reg[1] ,
    \trunc_ln127_234_reg_24735_reg[1] ,
    \xor_ln117_157_reg_24171_reg[6] ,
    \xor_ln117_173_reg_24315_reg[6] ,
    \trunc_ln127_254_reg_24923_reg[1]_0 ,
    \trunc_ln127_234_reg_24735_reg[1]_0 ,
    \trunc_ln127_254_reg_24923_reg[2] ,
    \x_assign_126_reg_24535_reg[3] ,
    \trunc_ln127_254_reg_24923_reg[6] ,
    \xor_ln117_155_reg_24160_reg[5] ,
    \xor_ln117_171_reg_24303_reg[6] ,
    \x_assign_127_reg_24541_reg[6] ,
    \x_assign_138_reg_24723_reg[7] ,
    \xor_ln117_139_reg_23972_reg[7] ,
    \xor_ln117_139_reg_23972_reg[4] ,
    \xor_ln117_155_reg_24160_reg[4] ,
    \x_assign_138_reg_24723_reg[1] ,
    \x_assign_126_reg_24535_reg[1] ,
    \x_assign_126_reg_24535_reg[0] ,
    \x_assign_138_reg_24723_reg[0] ,
    \xor_ln117_141_reg_23982_reg[7] ,
    \xor_ln117_157_reg_24171_reg[7] ,
    \trunc_ln127_210_reg_24525_reg[4] ,
    \trunc_ln127_237_reg_24751_reg[5] ,
    \trunc_ln127_210_reg_24525_reg[3] ,
    \x_assign_141_reg_24745_reg[3] ,
    \xor_ln117_141_reg_23982_reg[3] ,
    \xor_ln117_141_reg_23982_reg[2] ,
    \xor_ln117_141_reg_23982_reg[0] ,
    \x_assign_141_reg_24745_reg[0] ,
    \trunc_ln127_137_reg_23868_reg[6] ,
    \trunc_ln127_110_reg_23642_reg[4] ,
    \trunc_ln127_110_reg_23642_reg[3] ,
    \x_assign_76_reg_23824_reg[2] ,
    \x_assign_64_reg_23636_reg[2] ,
    \xor_ln117_62_reg_23063_reg[1] ,
    \trunc_ln127_114_reg_23664_reg[1] ,
    \trunc_ln127_114_reg_23664_reg[5] ,
    \or_ln127_19_reg_23094_reg[2] ,
    \trunc_ln127_70_reg_23266_reg[1] ,
    \trunc_ln127_74_reg_23288_reg[4] ,
    \xor_ln117_30_reg_22813_reg[7] ,
    \or_ln127_20_reg_23112_reg[5] ,
    \or_ln127_12_reg_22978_reg[5] ,
    \x_assign_21_reg_22846_reg[2] ,
    \x_assign_31_reg_23106_reg[0] ,
    \x_assign_31_reg_23106_reg[1] ,
    \x_assign_30_reg_23100_reg[2] ,
    \x_assign_30_reg_23100_reg[3] ,
    \xor_ln117_11_reg_22653_reg[5] ,
    \xor_ln117_11_reg_22653_reg[6] ,
    \xor_ln117_11_reg_22653_reg[7] ,
    \xor_ln117_14_reg_22679_reg[0] ,
    \x_assign_31_reg_23106_reg[0]_0 ,
    \or_ln127_19_reg_23094_reg[3] ,
    \xor_ln117_5_reg_22626_reg[4] ,
    \x_assign_189_reg_25497_reg[2] ,
    \xor_ln117_222_reg_24870_reg[0] ,
    \xor_ln117_222_reg_24870_reg[1] ,
    \trunc_ln127_319_reg_25513_reg[2]_0 ,
    \trunc_ln127_310_reg_25465_reg[5] ,
    \xor_ln117_222_reg_24870_reg[7] ,
    \x_assign_187_reg_25481_reg[0] ,
    \x_assign_186_reg_25475_reg[2] ,
    \xor_ln117_220_reg_24860_reg[4] ,
    \xor_ln117_77_reg_23230_reg[7] ,
    \x_assign_76_reg_23824_reg[5] ,
    \x_assign_76_reg_23824_reg[4] ,
    \xor_ln117_77_reg_23230_reg[6] ,
    \trunc_ln127_139_reg_23878_reg[6] ,
    \reg_1832_reg[4] ,
    \xor_ln117_77_reg_23230_reg[4] ,
    \x_assign_79_reg_23846_reg[3] ,
    \x_assign_76_reg_23824_reg[3] ,
    \x_assign_79_reg_23846_reg[2] ,
    \reg_1832_reg[1] ,
    \x_assign_81_reg_23862_reg[1] ,
    \x_assign_81_reg_23862_reg[0] ,
    \xor_ln117_75_reg_23220_reg[0] ,
    \reg_1901_reg[7]_0 ,
    \reg_1883_reg[7] ,
    \xor_ln117_187_reg_24489_reg[7] ,
    \tmp_559_reg_25142_reg[0] ,
    \reg_1883_reg[6] ,
    \reg_1883_reg[5] ,
    \xor_ln117_187_reg_24489_reg[5] ,
    \trunc_ln127_270_reg_25089_reg[3] ,
    \trunc_ln127_279_reg_25137_reg[5] ,
    \trunc_ln127_270_reg_25089_reg[2] ,
    \trunc_ln127_270_reg_25089_reg[2]_0 ,
    \trunc_ln127_270_reg_25089_reg[1] ,
    \trunc_ln127_270_reg_25089_reg[1]_0 ,
    \x_assign_163_reg_25105_reg[7] ,
    \x_assign_162_reg_25099_reg[1] ,
    \tmp_549_reg_25116_reg[0] ,
    \x_assign_162_reg_25099_reg[0] ,
    \xor_ln117_155_reg_24160_reg[6] ,
    \xor_ln117_157_reg_24171_reg[5] ,
    \trunc_ln127_234_reg_24735_reg[2] ,
    \xor_ln117_157_reg_24171_reg[1] ,
    \xor_ln117_21_reg_22795_reg[7] ,
    q1_reg_2,
    q1_reg_3,
    \x_assign_120_reg_24267_reg[6] ,
    q3_reg_9,
    \x_assign_114_reg_24348_reg[7] ,
    q1_reg_4,
    q2_reg,
    \x_assign_112_reg_24332_reg[7] ,
    q2_reg_0,
    q1_reg_5,
    \x_assign_18_reg_22937_reg[5] ,
    q3_reg_10,
    q1_reg_6,
    q3_reg_11,
    q1_reg_7,
    \x_assign_120_reg_24267_reg[6]_0 ,
    q3_reg_12,
    q1_reg_8,
    q1_reg_9,
    q3_reg_13,
    q1_reg_10,
    q1_reg_11,
    q1_reg_12,
    \pt_load_3_reg_22456_reg[7] ,
    q1_reg_13,
    q1_reg_14,
    \pt_load_2_reg_22425_reg[7] ,
    \or_ln127_12_reg_22978_reg[6] ,
    \or_ln127_12_reg_22978_reg[4] ,
    \x_assign_16_reg_22892_reg[3] ,
    \or_ln127_12_reg_22978_reg[1]_0 ,
    \pt_load_2_reg_22425_reg[0] ,
    q1_reg_15,
    q1_reg_16,
    \xor_ln117_62_reg_23063_reg[7] ,
    \xor_ln117_62_reg_23063_reg[6] ,
    \trunc_ln127_114_reg_23664_reg[2] ,
    \xor_ln117_125_reg_23794_reg[7] ,
    \xor_ln117_125_reg_23794_reg[6] ,
    \trunc_ln127_194_reg_24405_reg[4] ,
    \trunc_ln127_194_reg_24405_reg[3] ,
    \x_assign_112_reg_24332_reg[3] ,
    \trunc_ln127_194_reg_24405_reg[0] ,
    \tmp_389_reg_24410_reg[0] ,
    \or_ln127_12_reg_22978_reg[1]_1 ,
    \or_ln127_12_reg_22978_reg[0]_0 ,
    \trunc_ln127_114_reg_23664_reg[2]_0 ,
    \x_assign_67_reg_23658_reg[1] ,
    \x_assign_67_reg_23658_reg[0] ,
    \trunc_ln127_190_reg_24338_reg[6] ,
    \xor_ln117_123_reg_23784_reg[6] ,
    \trunc_ln127_194_reg_24405_reg[6] ,
    \trunc_ln127_194_reg_24405_reg[5] ,
    \reg_1839_reg[3] ,
    \xor_ln117_123_reg_23784_reg[2] ,
    \x_assign_117_reg_24354_reg[2] ,
    \x_assign_115_reg_24400_reg[1] ,
    \x_assign_115_reg_24400_reg[0] ,
    q4_reg_2,
    q4_reg_3,
    q4_reg_4,
    q4_reg_5,
    \xor_ln117_30_reg_22813_reg[6] ,
    \xor_ln117_30_reg_22813_reg[3] ,
    \xor_ln117_30_reg_22813_reg[1] ,
    \xor_ln117_30_reg_22813_reg[0] ,
    \x_assign_189_reg_25497_reg[6] ,
    \x_assign_187_reg_25481_reg[1] ,
    \xor_ln117_46_reg_22920_reg[6] ,
    \trunc_ln127_90_reg_23454_reg[4] ,
    \trunc_ln127_90_reg_23454_reg[3] ,
    \xor_ln117_46_reg_22920_reg[3] ,
    \trunc_ln127_94_reg_23476_reg[0] ,
    \xor_ln117_46_reg_22920_reg[0] ,
    q3_reg_14,
    \xor_ln117_173_reg_24315_reg[7] ,
    \trunc_ln127_250_reg_24901_reg[4] ,
    \trunc_ln127_250_reg_24901_reg[3] ,
    \trunc_ln127_254_reg_24923_reg[2]_0 ,
    \xor_ln117_173_reg_24315_reg[0] ,
    \x_assign_151_reg_24917_reg[7] ,
    \trunc_ln127_254_reg_24923_reg[5] ,
    \x_assign_150_reg_24911_reg[1] ,
    \x_assign_150_reg_24911_reg[0] ,
    \xor_ln117_14_reg_22679_reg[7] ,
    \xor_ln117_14_reg_22679_reg[6] ,
    \or_ln127_20_reg_23112_reg[4] ,
    \or_ln127_19_reg_23094_reg[3]_0 ,
    \trunc_ln127_214_reg_24547_reg[5] ,
    \trunc_ln127_294_reg_25299_reg[6] ,
    \trunc_ln127_294_reg_25299_reg[5] ,
    \trunc_ln127_294_reg_25299_reg[4] ,
    \trunc_ln127_294_reg_25299_reg[3] ,
    \trunc_ln127_290_reg_25277_reg[2] ,
    \trunc_ln127_290_reg_25277_reg[1] ,
    \xor_ln117_205_reg_24677_reg[1] ,
    \xor_ln117_205_reg_24677_reg[0] ,
    \xor_ln117_5_reg_22626_reg[5] ,
    \x_assign_31_reg_23106_reg[1]_0 ,
    \xor_ln117_139_reg_23972_reg[5] ,
    \x_assign_127_reg_24541_reg[2] ,
    \x_assign_175_reg_25293_reg[6] ,
    \xor_ln117_203_reg_24667_reg[4] ,
    \x_assign_175_reg_25293_reg[3] ,
    \trunc_ln127_290_reg_25277_reg[1]_0 ,
    \x_assign_174_reg_25287_reg[1] ,
    \or_ln127_19_reg_23094_reg[2]_0 ,
    x_assign_49_fu_5856_p3,
    q3_reg_15,
    q3_reg_16,
    \xor_ln117_62_reg_23063_reg[0] ,
    ap_enable_reg_pp0_iter2_reg_rep_0,
    ap_clk,
    clefia_s0_ce2,
    clefia_s0_ce0,
    clefia_s0_ce4,
    ADDRARDADDR,
    \xor_ln117_47_reg_22926_reg[6] ,
    \xor_ln117_47_reg_22926_reg[1] ,
    \xor_ln117_47_reg_22926_reg[7] ,
    \xor_ln117_47_reg_22926_reg[2] ,
    \xor_ln117_47_reg_22926_reg[3] ,
    \xor_ln117_47_reg_22926_reg[4] ,
    \xor_ln117_47_reg_22926_reg[5] ,
    \xor_ln117_47_reg_22926_reg[7]_0 ,
    Q,
    ap_enable_reg_pp0_iter2,
    \reg_1877_reg[7]_0 ,
    \reg_1862_reg[7] ,
    \reg_1862_reg[7]_0 ,
    \reg_1862_reg[3] ,
    \reg_1862_reg[0] ,
    \reg_1846_reg[7]_0 ,
    \reg_1846_reg[7]_1 ,
    q3_reg_17,
    \reg_1846_reg[3] ,
    \reg_1846_reg[3]_0 ,
    ap_enable_reg_pp0_iter3,
    \reg_1825_reg[7] ,
    q1_reg_17,
    q1_reg_18,
    q1_reg_19,
    q1_reg_20,
    q1_reg_21,
    q1_reg_22,
    q1_reg_23,
    q1_reg_24,
    q1_reg_25,
    q1_reg_26,
    q1_reg_27,
    q1_reg_i_26_0,
    q1_reg_i_31_0,
    q1_reg_i_35_0,
    q3_reg_18,
    q3_reg_19,
    q3_reg_20,
    q3_reg_21,
    q3_reg_22,
    q3_reg_23,
    q1_reg_28,
    q1_reg_29,
    q3_reg_24,
    q3_reg_25,
    q3_reg_26,
    q3_reg_27,
    q3_reg_28,
    q3_reg_29,
    q3_reg_30,
    q3_reg_31,
    q3_reg_32,
    q3_reg_33,
    q3_reg_34,
    q3_reg_35,
    q3_reg_36,
    q3_reg_37,
    q3_reg_38,
    q3_reg_39,
    q3_reg_40,
    q3_reg_41,
    q1_reg_30,
    q1_reg_31,
    q1_reg_32,
    q1_reg_33,
    q1_reg_34,
    q1_reg_35,
    q1_reg_36,
    q1_reg_37,
    q1_reg_38,
    q1_reg_39,
    q1_reg_40,
    q1_reg_41,
    q1_reg_42,
    q1_reg_43,
    q1_reg_44,
    q1_reg_45,
    q1_reg_46,
    q3_reg_i_71_0,
    q1_reg_47,
    q3_reg_i_86_0,
    q1_reg_i_138_0,
    x_assign_74_reg_23534,
    \xor_ln117_253_reg_25241_reg[7] ,
    q3_reg_i_84_0,
    q3_reg_i_84_1,
    q1_reg_i_39_0,
    q1_reg_48,
    q1_reg_i_69_0,
    q1_reg_i_69_1,
    q1_reg_49,
    q1_reg_i_74_0,
    q1_reg_i_74_1,
    q1_reg_50,
    q1_reg_i_79_0,
    q1_reg_i_79_1,
    q1_reg_51,
    q1_reg_i_84_0,
    q1_reg_52,
    q1_reg_i_89_0,
    q1_reg_i_89_1,
    q1_reg_53,
    q1_reg_i_94_0,
    q1_reg_i_94_1,
    q1_reg_54,
    q1_reg_i_99_0,
    q1_reg_i_99_1,
    q3_reg_42,
    q3_reg_43,
    q3_reg_i_25_0,
    q3_reg_i_25_1,
    q3_reg_44,
    q3_reg_45,
    q3_reg_i_35_0,
    q3_reg_46,
    q3_reg_i_40_0,
    q3_reg_47,
    q3_reg_i_45_0,
    q3_reg_48,
    q3_reg_i_50_0,
    q3_reg_49,
    q1_reg_55,
    q1_reg_i_64_0,
    q1_reg_i_64_1,
    q3_reg_i_20_0,
    q3_reg_i_20_1,
    q3_reg_i_20_2,
    \xor_ln117_107_reg_23596_reg[7] ,
    \xor_ln117_93_reg_23418_reg[7] ,
    q1_reg_i_64_2,
    q1_reg_i_56_0,
    q1_reg_i_56_1,
    q1_reg_i_52_0,
    q1_reg_i_48_0,
    q1_reg_i_44_0,
    q1_reg_i_44_1,
    q1_reg_i_26_1,
    q1_reg_i_35_1,
    q1_reg_i_31_1,
    q1_reg_i_31_2,
    q1_reg_i_26_2,
    q1_reg_56,
    q1_reg_57,
    q1_reg_58,
    q1_reg_i_62_0,
    q1_reg_i_62_1,
    \xor_ln117_237_reg_25053_reg[7] ,
    q1_reg_i_172_0,
    q1_reg_59,
    q1_reg_60,
    q1_reg_i_67_0,
    q1_reg_i_67_1,
    q1_reg_61,
    q1_reg_62,
    q1_reg_i_72_0,
    q1_reg_i_72_1,
    q1_reg_63,
    q1_reg_64,
    q1_reg_i_77_0,
    q1_reg_i_77_1,
    q1_reg_65,
    q1_reg_66,
    q1_reg_i_82_0,
    q1_reg_i_82_1,
    q1_reg_67,
    q1_reg_68,
    q1_reg_i_87_0,
    q1_reg_i_87_1,
    q1_reg_69,
    q1_reg_70,
    q1_reg_i_92_0,
    q1_reg_i_92_1,
    q1_reg_71,
    q1_reg_72,
    q1_reg_i_97_0,
    q1_reg_i_97_1,
    q3_reg_50,
    q3_reg_51,
    q3_reg_i_18__0_0,
    q3_reg_i_18__0_1,
    \xor_ln117_235_reg_25043_reg[7] ,
    q3_reg_i_96_0,
    q3_reg_52,
    q3_reg_53,
    q3_reg_i_23_0,
    q3_reg_i_23_1,
    q3_reg_54,
    q3_reg_55,
    q3_reg_i_28_0,
    q3_reg_i_28_1,
    q3_reg_56,
    q3_reg_57,
    q3_reg_i_33__0_0,
    q3_reg_i_33__0_1,
    q3_reg_58,
    q3_reg_59,
    q3_reg_i_38__0_0,
    q3_reg_i_38__0_1,
    q3_reg_60,
    q3_reg_61,
    q3_reg_i_43__0_0,
    q3_reg_i_43__0_1,
    q3_reg_62,
    q3_reg_63,
    q3_reg_i_48_0,
    q3_reg_i_48_1,
    q3_reg_64,
    q3_reg_65,
    q3_reg_i_53__0_0,
    q3_reg_i_53__0_1,
    q3_reg_66,
    q1_reg_73,
    q1_reg_74,
    q1_reg_75,
    q3_reg_67,
    q1_reg_i_26_3,
    or_ln127_96_fu_15293_p3,
    x_assign_144_reg_24583,
    \xor_ln117_139_reg_23972_reg[7]_0 ,
    x_assign_146_reg_24605,
    x_assign_86_reg_23722,
    or_ln127_58_fu_9636_p3,
    \xor_ln117_125_reg_23794_reg[3] ,
    q1_reg_i_39_1,
    q1_reg_i_39_2,
    x_assign_62_reg_23346,
    or_ln127_42_fu_7372_p3,
    or_ln127_26_reg_23021,
    q3_reg_i_58__0_0,
    \xor_ln117_189_reg_24494_reg[7] ,
    q3_reg_i_35_1,
    q1_reg_i_99_2,
    q1_reg_i_94_2,
    q1_reg_i_89_2,
    q1_reg_i_84_1,
    q1_reg_i_79_2,
    q1_reg_i_74_2,
    q1_reg_i_69_2,
    q1_reg_i_64_3,
    x_assign_50_reg_23158,
    or_ln127_34_fu_6240_p3,
    x_assign_49_reg_23142,
    q1_reg_i_109_0,
    q1_reg_i_39_3,
    q1_reg_i_39_4,
    or_ln127_66_fu_10768_p3,
    x_assign_98_reg_23910,
    or_ln127_65_fu_10762_p3,
    x_assign_97_reg_23894,
    x_assign_76_reg_23824,
    or_ln127_52_fu_10580_p3,
    or_ln127_54_fu_10592_p3,
    \xor_ln117_139_reg_23972_reg[7]_1 ,
    \xor_ln117_139_reg_23972_reg[7]_2 ,
    \xor_ln117_141_reg_23982_reg[7]_0 ,
    \xor_ln117_141_reg_23982_reg[7]_1 ,
    x_assign_81_reg_23862,
    or_ln127_53_fu_10586_p3,
    \xor_ln117_141_reg_23982_reg[5] ,
    \xor_ln117_139_reg_23972_reg[4]_0 ,
    \xor_ln117_139_reg_23972_reg[4]_1 ,
    \xor_ln117_139_reg_23972_reg[3] ,
    \xor_ln117_139_reg_23972_reg[3]_0 ,
    \xor_ln117_139_reg_23972_reg[3]_1 ,
    x_assign_99_reg_23926,
    or_ln127_121_fu_18695_p3,
    or_ln127_122_fu_18701_p3,
    x_assign_180_reg_25147,
    x_assign_182_reg_25169,
    or_ln127_119_fu_18683_p3,
    or_ln127_120_fu_18689_p3,
    \xor_ln117_253_reg_25241_reg[7]_0 ,
    x_assign_160_reg_25083,
    x_assign_165_reg_25121,
    or_ln127_108_fu_18513_p3,
    or_ln127_107_fu_18507_p3,
    q3_reg_68,
    q3_reg_69,
    x_assign_163_reg_25105,
    x_assign_162_reg_25099,
    x_assign_181_reg_25153,
    or_ln127_110_fu_18525_p3,
    or_ln127_109_fu_18519_p3,
    x_assign_183_reg_25185,
    x_assign_156_reg_24771,
    x_assign_158_reg_24793,
    or_ln127_106_fu_16437_p3,
    or_ln127_105_fu_16431_p3,
    or_ln127_103_fu_16419_p3,
    or_ln127_104_fu_16425_p3,
    x_assign_138_reg_24723,
    x_assign_139_reg_24729,
    \xor_ln117_172_reg_24309_reg[7] ,
    or_ln127_92_fu_16249_p3,
    or_ln127_91_fu_16243_p3,
    x_assign_136_reg_24707,
    x_assign_141_reg_24745,
    x_assign_157_reg_24777,
    or_ln127_94_fu_16261_p3,
    or_ln127_93_fu_16255_p3,
    x_assign_159_reg_24809,
    \xor_ln117_45_reg_22914_reg[4]_0 ,
    \xor_ln117_45_reg_22914_reg[7]_0 ,
    \xor_ln117_174_reg_24321_reg[7] ,
    \xor_ln117_174_reg_24321_reg[4] ,
    \xor_ln117_63_reg_23032_reg[7] ,
    \xor_ln117_188_reg_24457_reg[4] ,
    \xor_ln117_61_reg_23026_reg[4] ,
    \xor_ln117_37_reg_22984_reg[7] ,
    x_assign_18_reg_22937,
    \xor_ln117_37_reg_22984_reg[7]_0 ,
    \xor_ln117_37_reg_22984_reg[4] ,
    \xor_ln117_188_reg_24457_reg[3] ,
    \xor_ln117_190_reg_24463_reg[3] ,
    \xor_ln117_61_reg_23026_reg[3] ,
    \xor_ln117_37_reg_22984_reg[3] ,
    \xor_ln117_173_reg_24315_reg[4] ,
    \xor_ln117_173_reg_24315_reg[4]_0 ,
    x_assign_120_reg_24267,
    \xor_ln117_61_reg_23026_reg[2] ,
    \xor_ln117_37_reg_22984_reg[5] ,
    \xor_ln117_37_reg_22984_reg[5]_0 ,
    \xor_ln117_61_reg_23026_reg[2]_0 ,
    \xor_ln117_173_reg_24315_reg[3] ,
    \xor_ln117_174_reg_24321_reg[2] ,
    \xor_ln117_190_reg_24463_reg[2] ,
    \xor_ln117_173_reg_24315_reg[2] ,
    \xor_ln117_835_reg_25778_reg[4] ,
    \xor_ln117_63_reg_23032_reg[3] ,
    x_assign_21_reg_22846,
    \xor_ln117_39_reg_22989_reg[7] ,
    x_assign_16_reg_22892,
    x_assign_38_reg_23005,
    x_assign_36_reg_22994,
    \xor_ln117_62_reg_23063_reg[7]_0 ,
    or_ln127_11_fu_5082_p3,
    or_ln127_12_reg_22978,
    \xor_ln117_190_reg_24463_reg[5] ,
    \xor_ln117_171_reg_24303_reg[4] ,
    or_ln127_57_fu_9630_p3,
    \xor_ln117_125_reg_23794_reg[7]_0 ,
    x_assign_64_reg_23636,
    or_ln127_44_fu_9448_p3,
    x_assign_69_reg_23674,
    \xor_ln117_125_reg_23794_reg[5] ,
    or_ln127_45_fu_9454_p3,
    x_assign_87_reg_23738,
    x_assign_114_reg_24348,
    \xor_ln117_164_reg_24415_reg[7] ,
    x_assign_117_reg_24354,
    \xor_ln117_164_reg_24415_reg[7]_0 ,
    x_assign_112_reg_24332,
    \xor_ln117_166_reg_24420_reg[7] ,
    x_assign_132_reg_24425,
    x_assign_134_reg_24436,
    \xor_ln117_189_reg_24494_reg[7]_0 ,
    or_ln127_90_reg_24452,
    \xor_ln117_189_reg_24494_reg[7]_1 ,
    or_ln127_75_fu_14133_p3,
    or_ln127_76_fu_14139_p3,
    \xor_ln117_164_reg_24415_reg[5] ,
    \xor_ln117_164_reg_24415_reg[5]_0 ,
    \xor_ln117_164_reg_24415_reg[4] ,
    \xor_ln117_164_reg_24415_reg[3] ,
    \xor_ln117_164_reg_24415_reg[2] ,
    q1_reg_i_26_4,
    \xor_ln117_276_reg_25691_reg[7] ,
    \xor_ln117_60_reg_23058_reg[7] ,
    q1_reg_i_127_0,
    \xor_ln117_60_reg_23058_reg[2] ,
    x_assign_85_reg_23706,
    or_ln127_46_fu_9460_p3,
    \xor_ln117_123_reg_23784_reg[4] ,
    \xor_ln117_123_reg_23784_reg[3] ,
    \xor_ln117_123_reg_23784_reg[3]_0 ,
    q1_reg_i_27_0,
    \xor_ln117_187_reg_24489_reg[7]_0 ,
    \xor_ln117_187_reg_24489_reg[7]_1 ,
    \xor_ln117_187_reg_24489_reg[4] ,
    \xor_ln117_187_reg_24489_reg[3] ,
    or_ln127_41_fu_7366_p3,
    x_assign_40_reg_23260,
    or_ln127_28_fu_7184_p3,
    x_assign_45_reg_23298,
    or_ln127_30_fu_7196_p3,
    \xor_ln117_92_reg_23413_reg[7] ,
    or_ln127_29_fu_7190_p3,
    \xor_ln117_93_reg_23418_reg[5] ,
    \xor_ln117_93_reg_23418_reg[3] ,
    x_assign_63_reg_23362,
    \xor_ln117_92_reg_23413_reg[0] ,
    \xor_ln117_92_reg_23413_reg[0]_0 ,
    \xor_ln117_158_reg_24177_reg[7] ,
    or_ln127_62_fu_11724_p3,
    or_ln127_61_fu_11718_p3,
    x_assign_88_reg_24012,
    \xor_ln117_158_reg_24177_reg[3] ,
    x_assign_90_reg_24028,
    x_assign_187_reg_25481,
    x_assign_186_reg_25475,
    \xor_ln117_296_reg_25612_reg[7] ,
    or_ln127_126_fu_20789_p3,
    or_ln127_125_fu_20783_p3,
    \xor_ln117_298_reg_25622_reg[7] ,
    x_assign_184_reg_25459,
    x_assign_189_reg_25497,
    or_ln127_124_fu_20777_p3,
    or_ln127_123_fu_20771_p3,
    x_assign_61_reg_23330,
    q1_reg_i_130_0,
    q1_reg_i_130_1,
    or_ln127_50_fu_8504_p3,
    or_ln127_49_fu_8498_p3,
    \xor_ln117_108_reg_23601_reg[7] ,
    or_ln127_38_fu_8328_p3,
    or_ln127_36_fu_8316_p3,
    or_ln127_37_fu_8322_p3,
    \xor_ln117_237_reg_25053_reg[7]_0 ,
    x_assign_52_reg_23448,
    x_assign_57_reg_23486,
    \xor_ln117_109_reg_23606_reg[5] ,
    \xor_ln117_110_reg_23611_reg[3] ,
    \xor_ln117_108_reg_23601_reg[3] ,
    \xor_ln117_108_reg_23601_reg[3]_0 ,
    x_assign_75_reg_23550,
    or_ln127_68_fu_12613_p3,
    x_assign_102_reg_24204,
    \xor_ln117_172_reg_24309_reg[7]_0 ,
    or_ln127_70_fu_12625_p3,
    x_assign_105_reg_24226,
    \xor_ln117_173_reg_24315_reg[7]_0 ,
    \xor_ln117_173_reg_24315_reg[6]_0 ,
    \xor_ln117_172_reg_24309_reg[5] ,
    \xor_ln117_173_reg_24315_reg[5] ,
    \xor_ln117_172_reg_24309_reg[3] ,
    \xor_ln117_173_reg_24315_reg[1]_0 ,
    \xor_ln117_173_reg_24315_reg[0]_0 ,
    or_ln127_113_fu_17563_p3,
    x_assign_168_reg_24959,
    x_assign_170_reg_24981,
    or_ln127_99_fu_17375_p3,
    or_ln127_100_fu_17381_p3,
    x_assign_153_reg_24933,
    or_ln127_112_fu_17557_p3,
    or_ln127_101_fu_17387_p3,
    q3_reg_i_74__0_0,
    \xor_ln117_237_reg_25053_reg[3] ,
    x_assign_151_reg_24917,
    x_assign_171_reg_24997,
    or_ln127_133_fu_21591_p3,
    x_assign_198_reg_25643,
    or_ln127_131_fu_21579_p3,
    x_assign_201_reg_25665,
    \xor_ln117_278_reg_25701_reg[7] ,
    x_assign_199_reg_25649,
    \xor_ln117_276_reg_25691_reg[7]_0 ,
    or_ln127_132_fu_21585_p3,
    \xor_ln117_276_reg_25691_reg[5] ,
    q3_reg_i_79__0_0,
    \xor_ln117_171_reg_24303_reg[7] ,
    \xor_ln117_171_reg_24303_reg[6]_0 ,
    x_assign_73_reg_23518,
    q1_reg_i_130_2,
    q1_reg_i_130_3,
    or_ln127_111_fu_17551_p3,
    x_assign_150_reg_24911,
    or_ln127_33_fu_6234_p3,
    \xor_ln117_77_reg_23230_reg[7]_0 ,
    x_assign_28_reg_23088,
    or_ln127_20_reg_23112,
    x_assign_33_reg_23118,
    \xor_ln117_76_reg_23225_reg[7] ,
    or_ln127_22_reg_23130,
    or_ln127_21_reg_23124,
    \xor_ln117_77_reg_23230_reg[5] ,
    \xor_ln117_77_reg_23230_reg[3] ,
    \xor_ln117_76_reg_23225_reg[3] ,
    \xor_ln117_76_reg_23225_reg[3]_0 ,
    x_assign_51_reg_23174,
    or_ln127_97_fu_15299_p3,
    \xor_ln117_205_reg_24677_reg[7] ,
    or_ln127_83_fu_15111_p3,
    or_ln127_84_fu_15117_p3,
    x_assign_129_reg_24557,
    q3_reg_i_157_0,
    \xor_ln117_205_reg_24677_reg[3] ,
    x_assign_127_reg_24541,
    x_assign_147_reg_24621,
    \xor_ln117_269_reg_25429_reg[7] ,
    or_ln127_129_fu_19827_p3,
    x_assign_192_reg_25340,
    x_assign_194_reg_25362,
    or_ln127_116_fu_19645_p3,
    or_ln127_115_fu_19639_p3,
    \xor_ln117_269_reg_25429_reg[7]_0 ,
    x_assign_177_reg_25309,
    or_ln127_128_fu_19821_p3,
    or_ln127_117_fu_19651_p3,
    \xor_ln117_269_reg_25429_reg[4] ,
    \xor_ln117_269_reg_25429_reg[3] ,
    x_assign_175_reg_25293,
    x_assign_195_reg_25378,
    \xor_ln117_75_reg_23220_reg[6] ,
    or_ln127_95_fu_15287_p3,
    \xor_ln117_203_reg_24667_reg[7] ,
    x_assign_126_reg_24535,
    or_ln127_85_fu_15123_p3,
    or_ln127_127_fu_19815_p3,
    x_assign_174_reg_25287,
    q3_reg_70,
    q3_reg_i_57__0_0,
    q1_reg_76);
  output [4:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]q3_reg_0;
  output [7:0]q3_reg_1;
  output [7:0]q4_reg_0;
  output [7:0]D;
  output q3_reg_2;
  output q3_reg_3;
  output q3_reg_4;
  output q3_reg_5;
  output q3_reg_6;
  output [7:0]q3_reg_7;
  output [7:0]q1_reg_0;
  output [7:0]q1_reg_1;
  output [7:0]q4_reg_1;
  output \ap_CS_fsm_reg[2] ;
  output [7:0]q3_reg_8;
  output [7:0]\ap_CS_fsm_reg[1] ;
  output ap_enable_reg_pp0_iter3_reg;
  output \ap_CS_fsm_reg[13] ;
  output [6:0]\x_assign_98_reg_23910_reg[7] ;
  output [2:0]\x_assign_134_reg_24436_reg[4] ;
  output ap_enable_reg_pp0_iter1_reg_rep__0;
  output [0:0]\x_assign_38_reg_23005_reg[5] ;
  output [0:0]\reg_1870_reg[5] ;
  output [2:0]\reg_1877_reg[3] ;
  output \x_assign_90_reg_24028_reg[6] ;
  output [4:0]\reg_1846_reg[7] ;
  output \xor_ln117_94_reg_23423_reg[1] ;
  output \x_assign_93_reg_24050_reg[2] ;
  output \trunc_ln127_177_reg_24232_reg[1] ;
  output \x_assign_88_reg_24012_reg[3] ;
  output \x_assign_88_reg_24012_reg[4] ;
  output [6:0]\trunc_ln127_337_reg_25671_reg[6] ;
  output \x_assign_88_reg_24012_reg[5] ;
  output \xor_ln117_94_reg_23423_reg[6] ;
  output \xor_ln117_94_reg_23423_reg[7] ;
  output [1:0]\reg_1901_reg[6] ;
  output [2:0]\reg_1901_reg[6]_0 ;
  output \ap_CS_fsm_reg[13]_0 ;
  output [2:0]\or_ln127_26_reg_23021_reg[4] ;
  output \ap_CS_fsm_reg[5] ;
  output [2:0]\reg_1877_reg[6] ;
  output ap_enable_reg_pp0_iter1_reg_rep__0_0;
  output \ap_CS_fsm_reg[3] ;
  output ap_enable_reg_pp0_iter2_reg_rep;
  output [2:0]\reg_1877_reg[7] ;
  output [0:0]\x_assign_98_reg_23910_reg[1] ;
  output \xor_ln117_44_reg_22908_reg[4] ;
  output \x_assign_57_reg_23486_reg[3] ;
  output \xor_ln117_45_reg_22914_reg[7] ;
  output \trunc_ln127_74_reg_23288_reg[0] ;
  output \xor_ln117_45_reg_22914_reg[5] ;
  output \xor_ln117_29_reg_22807_reg[5] ;
  output \xor_ln117_45_reg_22914_reg[4] ;
  output \x_assign_55_reg_23470_reg[3] ;
  output \x_assign_54_reg_23464_reg[2] ;
  output \x_assign_55_reg_23470_reg[1] ;
  output \x_assign_55_reg_23470_reg[0] ;
  output \x_assign_43_reg_23282_reg[0] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output \x_assign_55_reg_23470_reg[1]_0 ;
  output \x_assign_54_reg_23464_reg[2]_0 ;
  output \trunc_ln127_94_reg_23476_reg[2] ;
  output \xor_ln117_44_reg_22908_reg[5] ;
  output \xor_ln117_44_reg_22908_reg[7] ;
  output \x_assign_187_reg_25481_reg[7] ;
  output \x_assign_187_reg_25481_reg[6] ;
  output [3:0]\reg_1877_reg[6]_0 ;
  output \xor_ln117_220_reg_24860_reg[5] ;
  output \trunc_ln127_319_reg_25513_reg[2] ;
  output \trunc_ln127_310_reg_25465_reg[6] ;
  output [5:0]\z_130_reg_25335_reg[7] ;
  output [1:0]\reg_1901_reg[7] ;
  output ap_enable_reg_pp0_iter3_reg_0;
  output \ap_CS_fsm_reg[10] ;
  output [0:0]\reg_1877_reg[0] ;
  output [6:0]\x_assign_199_reg_25649_reg[7] ;
  output [0:0]\reg_1870_reg[5]_0 ;
  output \or_ln127_12_reg_22978_reg[0] ;
  output \or_ln127_12_reg_22978_reg[1] ;
  output \reg_1820_reg[2] ;
  output \reg_1820_reg[4] ;
  output \reg_1820_reg[5] ;
  output \or_ln127_20_reg_23112_reg[0] ;
  output \xor_ln117_173_reg_24315_reg[1] ;
  output \xor_ln117_141_reg_23982_reg[1] ;
  output \trunc_ln127_254_reg_24923_reg[1] ;
  output \trunc_ln127_234_reg_24735_reg[1] ;
  output \xor_ln117_157_reg_24171_reg[6] ;
  output \xor_ln117_173_reg_24315_reg[6] ;
  output \trunc_ln127_254_reg_24923_reg[1]_0 ;
  output \trunc_ln127_234_reg_24735_reg[1]_0 ;
  output \trunc_ln127_254_reg_24923_reg[2] ;
  output \x_assign_126_reg_24535_reg[3] ;
  output \trunc_ln127_254_reg_24923_reg[6] ;
  output \xor_ln117_155_reg_24160_reg[5] ;
  output \xor_ln117_171_reg_24303_reg[6] ;
  output \x_assign_127_reg_24541_reg[6] ;
  output \x_assign_138_reg_24723_reg[7] ;
  output \xor_ln117_139_reg_23972_reg[7] ;
  output \xor_ln117_139_reg_23972_reg[4] ;
  output \xor_ln117_155_reg_24160_reg[4] ;
  output \x_assign_138_reg_24723_reg[1] ;
  output \x_assign_126_reg_24535_reg[1] ;
  output \x_assign_126_reg_24535_reg[0] ;
  output \x_assign_138_reg_24723_reg[0] ;
  output \xor_ln117_141_reg_23982_reg[7] ;
  output \xor_ln117_157_reg_24171_reg[7] ;
  output \trunc_ln127_210_reg_24525_reg[4] ;
  output \trunc_ln127_237_reg_24751_reg[5] ;
  output \trunc_ln127_210_reg_24525_reg[3] ;
  output \x_assign_141_reg_24745_reg[3] ;
  output \xor_ln117_141_reg_23982_reg[3] ;
  output \xor_ln117_141_reg_23982_reg[2] ;
  output \xor_ln117_141_reg_23982_reg[0] ;
  output \x_assign_141_reg_24745_reg[0] ;
  output \trunc_ln127_137_reg_23868_reg[6] ;
  output \trunc_ln127_110_reg_23642_reg[4] ;
  output \trunc_ln127_110_reg_23642_reg[3] ;
  output \x_assign_76_reg_23824_reg[2] ;
  output \x_assign_64_reg_23636_reg[2] ;
  output \xor_ln117_62_reg_23063_reg[1] ;
  output \trunc_ln127_114_reg_23664_reg[1] ;
  output \trunc_ln127_114_reg_23664_reg[5] ;
  output \or_ln127_19_reg_23094_reg[2] ;
  output \trunc_ln127_70_reg_23266_reg[1] ;
  output \trunc_ln127_74_reg_23288_reg[4] ;
  output \xor_ln117_30_reg_22813_reg[7] ;
  output \or_ln127_20_reg_23112_reg[5] ;
  output \or_ln127_12_reg_22978_reg[5] ;
  output \x_assign_21_reg_22846_reg[2] ;
  output \x_assign_31_reg_23106_reg[0] ;
  output \x_assign_31_reg_23106_reg[1] ;
  output \x_assign_30_reg_23100_reg[2] ;
  output \x_assign_30_reg_23100_reg[3] ;
  output \xor_ln117_11_reg_22653_reg[5] ;
  output \xor_ln117_11_reg_22653_reg[6] ;
  output \xor_ln117_11_reg_22653_reg[7] ;
  output \xor_ln117_14_reg_22679_reg[0] ;
  output \x_assign_31_reg_23106_reg[0]_0 ;
  output \or_ln127_19_reg_23094_reg[3] ;
  output \xor_ln117_5_reg_22626_reg[4] ;
  output \x_assign_189_reg_25497_reg[2] ;
  output \xor_ln117_222_reg_24870_reg[0] ;
  output \xor_ln117_222_reg_24870_reg[1] ;
  output \trunc_ln127_319_reg_25513_reg[2]_0 ;
  output \trunc_ln127_310_reg_25465_reg[5] ;
  output \xor_ln117_222_reg_24870_reg[7] ;
  output \x_assign_187_reg_25481_reg[0] ;
  output \x_assign_186_reg_25475_reg[2] ;
  output \xor_ln117_220_reg_24860_reg[4] ;
  output \xor_ln117_77_reg_23230_reg[7] ;
  output \x_assign_76_reg_23824_reg[5] ;
  output \x_assign_76_reg_23824_reg[4] ;
  output \xor_ln117_77_reg_23230_reg[6] ;
  output \trunc_ln127_139_reg_23878_reg[6] ;
  output \reg_1832_reg[4] ;
  output \xor_ln117_77_reg_23230_reg[4] ;
  output \x_assign_79_reg_23846_reg[3] ;
  output \x_assign_76_reg_23824_reg[3] ;
  output \x_assign_79_reg_23846_reg[2] ;
  output \reg_1832_reg[1] ;
  output \x_assign_81_reg_23862_reg[1] ;
  output \x_assign_81_reg_23862_reg[0] ;
  output \xor_ln117_75_reg_23220_reg[0] ;
  output [5:0]\reg_1901_reg[7]_0 ;
  output \reg_1883_reg[7] ;
  output \xor_ln117_187_reg_24489_reg[7] ;
  output \tmp_559_reg_25142_reg[0] ;
  output \reg_1883_reg[6] ;
  output \reg_1883_reg[5] ;
  output \xor_ln117_187_reg_24489_reg[5] ;
  output \trunc_ln127_270_reg_25089_reg[3] ;
  output \trunc_ln127_279_reg_25137_reg[5] ;
  output \trunc_ln127_270_reg_25089_reg[2] ;
  output \trunc_ln127_270_reg_25089_reg[2]_0 ;
  output \trunc_ln127_270_reg_25089_reg[1] ;
  output \trunc_ln127_270_reg_25089_reg[1]_0 ;
  output \x_assign_163_reg_25105_reg[7] ;
  output \x_assign_162_reg_25099_reg[1] ;
  output \tmp_549_reg_25116_reg[0] ;
  output \x_assign_162_reg_25099_reg[0] ;
  output \xor_ln117_155_reg_24160_reg[6] ;
  output \xor_ln117_157_reg_24171_reg[5] ;
  output \trunc_ln127_234_reg_24735_reg[2] ;
  output \xor_ln117_157_reg_24171_reg[1] ;
  output [5:0]\xor_ln117_21_reg_22795_reg[7] ;
  output q1_reg_2;
  output q1_reg_3;
  output [7:0]\x_assign_120_reg_24267_reg[6] ;
  output [7:0]q3_reg_9;
  output [7:0]\x_assign_114_reg_24348_reg[7] ;
  output [6:0]q1_reg_4;
  output [7:0]q2_reg;
  output [7:0]\x_assign_112_reg_24332_reg[7] ;
  output [7:0]q2_reg_0;
  output q1_reg_5;
  output [7:0]\x_assign_18_reg_22937_reg[5] ;
  output [3:0]q3_reg_10;
  output q1_reg_6;
  output q3_reg_11;
  output [1:0]q1_reg_7;
  output [7:0]\x_assign_120_reg_24267_reg[6]_0 ;
  output q3_reg_12;
  output [2:0]q1_reg_8;
  output [0:0]q1_reg_9;
  output [1:0]q3_reg_13;
  output q1_reg_10;
  output [7:0]q1_reg_11;
  output [7:0]q1_reg_12;
  output [7:0]\pt_load_3_reg_22456_reg[7] ;
  output q1_reg_13;
  output [2:0]q1_reg_14;
  output \pt_load_2_reg_22425_reg[7] ;
  output \or_ln127_12_reg_22978_reg[6] ;
  output \or_ln127_12_reg_22978_reg[4] ;
  output \x_assign_16_reg_22892_reg[3] ;
  output \or_ln127_12_reg_22978_reg[1]_0 ;
  output \pt_load_2_reg_22425_reg[0] ;
  output [2:0]q1_reg_15;
  output [2:0]q1_reg_16;
  output \xor_ln117_62_reg_23063_reg[7] ;
  output \xor_ln117_62_reg_23063_reg[6] ;
  output \trunc_ln127_114_reg_23664_reg[2] ;
  output \xor_ln117_125_reg_23794_reg[7] ;
  output \xor_ln117_125_reg_23794_reg[6] ;
  output \trunc_ln127_194_reg_24405_reg[4] ;
  output \trunc_ln127_194_reg_24405_reg[3] ;
  output \x_assign_112_reg_24332_reg[3] ;
  output \trunc_ln127_194_reg_24405_reg[0] ;
  output \tmp_389_reg_24410_reg[0] ;
  output \or_ln127_12_reg_22978_reg[1]_1 ;
  output \or_ln127_12_reg_22978_reg[0]_0 ;
  output \trunc_ln127_114_reg_23664_reg[2]_0 ;
  output \x_assign_67_reg_23658_reg[1] ;
  output \x_assign_67_reg_23658_reg[0] ;
  output \trunc_ln127_190_reg_24338_reg[6] ;
  output \xor_ln117_123_reg_23784_reg[6] ;
  output \trunc_ln127_194_reg_24405_reg[6] ;
  output \trunc_ln127_194_reg_24405_reg[5] ;
  output \reg_1839_reg[3] ;
  output \xor_ln117_123_reg_23784_reg[2] ;
  output \x_assign_117_reg_24354_reg[2] ;
  output \x_assign_115_reg_24400_reg[1] ;
  output \x_assign_115_reg_24400_reg[0] ;
  output q4_reg_2;
  output [3:0]q4_reg_3;
  output [1:0]q4_reg_4;
  output [1:0]q4_reg_5;
  output \xor_ln117_30_reg_22813_reg[6] ;
  output \xor_ln117_30_reg_22813_reg[3] ;
  output \xor_ln117_30_reg_22813_reg[1] ;
  output \xor_ln117_30_reg_22813_reg[0] ;
  output \x_assign_189_reg_25497_reg[6] ;
  output \x_assign_187_reg_25481_reg[1] ;
  output \xor_ln117_46_reg_22920_reg[6] ;
  output \trunc_ln127_90_reg_23454_reg[4] ;
  output \trunc_ln127_90_reg_23454_reg[3] ;
  output \xor_ln117_46_reg_22920_reg[3] ;
  output \trunc_ln127_94_reg_23476_reg[0] ;
  output \xor_ln117_46_reg_22920_reg[0] ;
  output q3_reg_14;
  output \xor_ln117_173_reg_24315_reg[7] ;
  output \trunc_ln127_250_reg_24901_reg[4] ;
  output \trunc_ln127_250_reg_24901_reg[3] ;
  output \trunc_ln127_254_reg_24923_reg[2]_0 ;
  output \xor_ln117_173_reg_24315_reg[0] ;
  output \x_assign_151_reg_24917_reg[7] ;
  output \trunc_ln127_254_reg_24923_reg[5] ;
  output \x_assign_150_reg_24911_reg[1] ;
  output \x_assign_150_reg_24911_reg[0] ;
  output \xor_ln117_14_reg_22679_reg[7] ;
  output \xor_ln117_14_reg_22679_reg[6] ;
  output \or_ln127_20_reg_23112_reg[4] ;
  output \or_ln127_19_reg_23094_reg[3]_0 ;
  output \trunc_ln127_214_reg_24547_reg[5] ;
  output \trunc_ln127_294_reg_25299_reg[6] ;
  output \trunc_ln127_294_reg_25299_reg[5] ;
  output \trunc_ln127_294_reg_25299_reg[4] ;
  output \trunc_ln127_294_reg_25299_reg[3] ;
  output \trunc_ln127_290_reg_25277_reg[2] ;
  output \trunc_ln127_290_reg_25277_reg[1] ;
  output \xor_ln117_205_reg_24677_reg[1] ;
  output \xor_ln117_205_reg_24677_reg[0] ;
  output \xor_ln117_5_reg_22626_reg[5] ;
  output \x_assign_31_reg_23106_reg[1]_0 ;
  output \xor_ln117_139_reg_23972_reg[5] ;
  output \x_assign_127_reg_24541_reg[2] ;
  output \x_assign_175_reg_25293_reg[6] ;
  output \xor_ln117_203_reg_24667_reg[4] ;
  output \x_assign_175_reg_25293_reg[3] ;
  output \trunc_ln127_290_reg_25277_reg[1]_0 ;
  output \x_assign_174_reg_25287_reg[1] ;
  output \or_ln127_19_reg_23094_reg[2]_0 ;
  output [2:0]x_assign_49_fu_5856_p3;
  output [3:0]q3_reg_15;
  output [1:0]q3_reg_16;
  output \xor_ln117_62_reg_23063_reg[0] ;
  output ap_enable_reg_pp0_iter2_reg_rep_0;
  input ap_clk;
  input clefia_s0_ce2;
  input clefia_s0_ce0;
  input clefia_s0_ce4;
  input [7:0]ADDRARDADDR;
  input [6:0]\xor_ln117_47_reg_22926_reg[6] ;
  input [5:0]\xor_ln117_47_reg_22926_reg[1] ;
  input [7:0]\xor_ln117_47_reg_22926_reg[7] ;
  input \xor_ln117_47_reg_22926_reg[2] ;
  input \xor_ln117_47_reg_22926_reg[3] ;
  input \xor_ln117_47_reg_22926_reg[4] ;
  input \xor_ln117_47_reg_22926_reg[5] ;
  input \xor_ln117_47_reg_22926_reg[7]_0 ;
  input [15:0]Q;
  input ap_enable_reg_pp0_iter2;
  input \reg_1877_reg[7]_0 ;
  input \reg_1862_reg[7] ;
  input \reg_1862_reg[7]_0 ;
  input \reg_1862_reg[3] ;
  input \reg_1862_reg[0] ;
  input \reg_1846_reg[7]_0 ;
  input \reg_1846_reg[7]_1 ;
  input q3_reg_17;
  input \reg_1846_reg[3] ;
  input \reg_1846_reg[3]_0 ;
  input ap_enable_reg_pp0_iter3;
  input \reg_1825_reg[7] ;
  input q1_reg_17;
  input q1_reg_18;
  input q1_reg_19;
  input q1_reg_20;
  input q1_reg_21;
  input q1_reg_22;
  input q1_reg_23;
  input q1_reg_24;
  input q1_reg_25;
  input q1_reg_26;
  input q1_reg_27;
  input q1_reg_i_26_0;
  input q1_reg_i_31_0;
  input q1_reg_i_35_0;
  input q3_reg_18;
  input q3_reg_19;
  input q3_reg_20;
  input q3_reg_21;
  input q3_reg_22;
  input q3_reg_23;
  input q1_reg_28;
  input q1_reg_29;
  input q3_reg_24;
  input q3_reg_25;
  input [7:0]q3_reg_26;
  input q3_reg_27;
  input q3_reg_28;
  input q3_reg_29;
  input q3_reg_30;
  input q3_reg_31;
  input q3_reg_32;
  input q3_reg_33;
  input q3_reg_34;
  input q3_reg_35;
  input q3_reg_36;
  input q3_reg_37;
  input q3_reg_38;
  input q3_reg_39;
  input q3_reg_40;
  input q3_reg_41;
  input q1_reg_30;
  input q1_reg_31;
  input [7:0]q1_reg_32;
  input q1_reg_33;
  input q1_reg_34;
  input q1_reg_35;
  input q1_reg_36;
  input q1_reg_37;
  input q1_reg_38;
  input q1_reg_39;
  input q1_reg_40;
  input q1_reg_41;
  input q1_reg_42;
  input q1_reg_43;
  input q1_reg_44;
  input q1_reg_45;
  input q1_reg_46;
  input q3_reg_i_71_0;
  input q1_reg_47;
  input q3_reg_i_86_0;
  input [2:0]q1_reg_i_138_0;
  input [7:0]x_assign_74_reg_23534;
  input [7:0]\xor_ln117_253_reg_25241_reg[7] ;
  input q3_reg_i_84_0;
  input q3_reg_i_84_1;
  input q1_reg_i_39_0;
  input q1_reg_48;
  input q1_reg_i_69_0;
  input q1_reg_i_69_1;
  input q1_reg_49;
  input q1_reg_i_74_0;
  input q1_reg_i_74_1;
  input q1_reg_50;
  input q1_reg_i_79_0;
  input q1_reg_i_79_1;
  input q1_reg_51;
  input q1_reg_i_84_0;
  input q1_reg_52;
  input q1_reg_i_89_0;
  input q1_reg_i_89_1;
  input q1_reg_53;
  input q1_reg_i_94_0;
  input q1_reg_i_94_1;
  input q1_reg_54;
  input q1_reg_i_99_0;
  input q1_reg_i_99_1;
  input q3_reg_42;
  input q3_reg_43;
  input q3_reg_i_25_0;
  input q3_reg_i_25_1;
  input q3_reg_44;
  input q3_reg_45;
  input q3_reg_i_35_0;
  input q3_reg_46;
  input q3_reg_i_40_0;
  input q3_reg_47;
  input q3_reg_i_45_0;
  input q3_reg_48;
  input q3_reg_i_50_0;
  input q3_reg_49;
  input q1_reg_55;
  input q1_reg_i_64_0;
  input q1_reg_i_64_1;
  input [7:0]q3_reg_i_20_0;
  input [7:0]q3_reg_i_20_1;
  input [7:0]q3_reg_i_20_2;
  input [7:0]\xor_ln117_107_reg_23596_reg[7] ;
  input [7:0]\xor_ln117_93_reg_23418_reg[7] ;
  input [7:0]q1_reg_i_64_2;
  input q1_reg_i_56_0;
  input q1_reg_i_56_1;
  input q1_reg_i_52_0;
  input q1_reg_i_48_0;
  input q1_reg_i_44_0;
  input q1_reg_i_44_1;
  input [7:0]q1_reg_i_26_1;
  input q1_reg_i_35_1;
  input q1_reg_i_31_1;
  input q1_reg_i_31_2;
  input q1_reg_i_26_2;
  input q1_reg_56;
  input q1_reg_57;
  input q1_reg_58;
  input q1_reg_i_62_0;
  input q1_reg_i_62_1;
  input [7:0]\xor_ln117_237_reg_25053_reg[7] ;
  input [7:0]q1_reg_i_172_0;
  input q1_reg_59;
  input q1_reg_60;
  input q1_reg_i_67_0;
  input q1_reg_i_67_1;
  input q1_reg_61;
  input q1_reg_62;
  input q1_reg_i_72_0;
  input q1_reg_i_72_1;
  input q1_reg_63;
  input q1_reg_64;
  input q1_reg_i_77_0;
  input q1_reg_i_77_1;
  input q1_reg_65;
  input q1_reg_66;
  input q1_reg_i_82_0;
  input q1_reg_i_82_1;
  input q1_reg_67;
  input q1_reg_68;
  input q1_reg_i_87_0;
  input q1_reg_i_87_1;
  input q1_reg_69;
  input q1_reg_70;
  input q1_reg_i_92_0;
  input q1_reg_i_92_1;
  input q1_reg_71;
  input q1_reg_72;
  input q1_reg_i_97_0;
  input q1_reg_i_97_1;
  input q3_reg_50;
  input q3_reg_51;
  input q3_reg_i_18__0_0;
  input q3_reg_i_18__0_1;
  input [7:0]\xor_ln117_235_reg_25043_reg[7] ;
  input [7:0]q3_reg_i_96_0;
  input q3_reg_52;
  input q3_reg_53;
  input q3_reg_i_23_0;
  input q3_reg_i_23_1;
  input q3_reg_54;
  input q3_reg_55;
  input q3_reg_i_28_0;
  input q3_reg_i_28_1;
  input q3_reg_56;
  input q3_reg_57;
  input q3_reg_i_33__0_0;
  input q3_reg_i_33__0_1;
  input q3_reg_58;
  input q3_reg_59;
  input q3_reg_i_38__0_0;
  input q3_reg_i_38__0_1;
  input q3_reg_60;
  input q3_reg_61;
  input q3_reg_i_43__0_0;
  input q3_reg_i_43__0_1;
  input q3_reg_62;
  input q3_reg_63;
  input q3_reg_i_48_0;
  input q3_reg_i_48_1;
  input q3_reg_64;
  input q3_reg_65;
  input q3_reg_i_53__0_0;
  input q3_reg_i_53__0_1;
  input q3_reg_66;
  input q1_reg_73;
  input q1_reg_74;
  input q1_reg_75;
  input q3_reg_67;
  input q1_reg_i_26_3;
  input [6:0]or_ln127_96_fu_15293_p3;
  input [7:0]x_assign_144_reg_24583;
  input [7:0]\xor_ln117_139_reg_23972_reg[7]_0 ;
  input [3:0]x_assign_146_reg_24605;
  input [7:0]x_assign_86_reg_23722;
  input [7:0]or_ln127_58_fu_9636_p3;
  input [2:0]\xor_ln117_125_reg_23794_reg[3] ;
  input [2:0]q1_reg_i_39_1;
  input [2:0]q1_reg_i_39_2;
  input [7:0]x_assign_62_reg_23346;
  input [7:0]or_ln127_42_fu_7372_p3;
  input [6:0]or_ln127_26_reg_23021;
  input [7:0]q3_reg_i_58__0_0;
  input [7:0]\xor_ln117_189_reg_24494_reg[7] ;
  input q3_reg_i_35_1;
  input q1_reg_i_99_2;
  input q1_reg_i_94_2;
  input q1_reg_i_89_2;
  input q1_reg_i_84_1;
  input q1_reg_i_79_2;
  input q1_reg_i_74_2;
  input q1_reg_i_69_2;
  input q1_reg_i_64_3;
  input [7:0]x_assign_50_reg_23158;
  input [7:0]or_ln127_34_fu_6240_p3;
  input [4:0]x_assign_49_reg_23142;
  input [7:0]q1_reg_i_109_0;
  input [2:0]q1_reg_i_39_3;
  input [2:0]q1_reg_i_39_4;
  input [7:0]or_ln127_66_fu_10768_p3;
  input [7:0]x_assign_98_reg_23910;
  input [6:0]or_ln127_65_fu_10762_p3;
  input [4:0]x_assign_97_reg_23894;
  input [7:0]x_assign_76_reg_23824;
  input [7:0]or_ln127_52_fu_10580_p3;
  input [3:0]or_ln127_54_fu_10592_p3;
  input [7:0]\xor_ln117_139_reg_23972_reg[7]_1 ;
  input [7:0]\xor_ln117_139_reg_23972_reg[7]_2 ;
  input [7:0]\xor_ln117_141_reg_23982_reg[7]_0 ;
  input [7:0]\xor_ln117_141_reg_23982_reg[7]_1 ;
  input [5:0]x_assign_81_reg_23862;
  input [1:0]or_ln127_53_fu_10586_p3;
  input [3:0]\xor_ln117_141_reg_23982_reg[5] ;
  input [2:0]\xor_ln117_139_reg_23972_reg[4]_0 ;
  input [2:0]\xor_ln117_139_reg_23972_reg[4]_1 ;
  input [2:0]\xor_ln117_139_reg_23972_reg[3] ;
  input [3:0]\xor_ln117_139_reg_23972_reg[3]_0 ;
  input [3:0]\xor_ln117_139_reg_23972_reg[3]_1 ;
  input [0:0]x_assign_99_reg_23926;
  input [6:0]or_ln127_121_fu_18695_p3;
  input [6:0]or_ln127_122_fu_18701_p3;
  input [3:0]x_assign_180_reg_25147;
  input [6:0]x_assign_182_reg_25169;
  input [3:0]or_ln127_119_fu_18683_p3;
  input [3:0]or_ln127_120_fu_18689_p3;
  input [7:0]\xor_ln117_253_reg_25241_reg[7]_0 ;
  input [6:0]x_assign_160_reg_25083;
  input [5:0]x_assign_165_reg_25121;
  input [6:0]or_ln127_108_fu_18513_p3;
  input [4:0]or_ln127_107_fu_18507_p3;
  input [7:0]q3_reg_68;
  input [7:0]q3_reg_69;
  input [4:0]x_assign_163_reg_25105;
  input [4:0]x_assign_162_reg_25099;
  input [3:0]x_assign_181_reg_25153;
  input [2:0]or_ln127_110_fu_18525_p3;
  input [1:0]or_ln127_109_fu_18519_p3;
  input [0:0]x_assign_183_reg_25185;
  input [3:0]x_assign_156_reg_24771;
  input [6:0]x_assign_158_reg_24793;
  input [6:0]or_ln127_106_fu_16437_p3;
  input [6:0]or_ln127_105_fu_16431_p3;
  input [3:0]or_ln127_103_fu_16419_p3;
  input [3:0]or_ln127_104_fu_16425_p3;
  input [4:0]x_assign_138_reg_24723;
  input [4:0]x_assign_139_reg_24729;
  input [7:0]\xor_ln117_172_reg_24309_reg[7] ;
  input [6:0]or_ln127_92_fu_16249_p3;
  input [4:0]or_ln127_91_fu_16243_p3;
  input [6:0]x_assign_136_reg_24707;
  input [5:0]x_assign_141_reg_24745;
  input [3:0]x_assign_157_reg_24777;
  input [2:0]or_ln127_94_fu_16261_p3;
  input [1:0]or_ln127_93_fu_16255_p3;
  input [0:0]x_assign_159_reg_24809;
  input \xor_ln117_45_reg_22914_reg[4]_0 ;
  input [5:0]\xor_ln117_45_reg_22914_reg[7]_0 ;
  input [6:0]\xor_ln117_174_reg_24321_reg[7] ;
  input [2:0]\xor_ln117_174_reg_24321_reg[4] ;
  input [7:0]\xor_ln117_63_reg_23032_reg[7] ;
  input \xor_ln117_188_reg_24457_reg[4] ;
  input \xor_ln117_61_reg_23026_reg[4] ;
  input [7:0]\xor_ln117_37_reg_22984_reg[7] ;
  input [7:0]x_assign_18_reg_22937;
  input [7:0]\xor_ln117_37_reg_22984_reg[7]_0 ;
  input \xor_ln117_37_reg_22984_reg[4] ;
  input \xor_ln117_188_reg_24457_reg[3] ;
  input \xor_ln117_190_reg_24463_reg[3] ;
  input \xor_ln117_61_reg_23026_reg[3] ;
  input \xor_ln117_37_reg_22984_reg[3] ;
  input \xor_ln117_173_reg_24315_reg[4] ;
  input \xor_ln117_173_reg_24315_reg[4]_0 ;
  input [7:0]x_assign_120_reg_24267;
  input [0:0]\xor_ln117_61_reg_23026_reg[2] ;
  input [3:0]\xor_ln117_37_reg_22984_reg[5] ;
  input [3:0]\xor_ln117_37_reg_22984_reg[5]_0 ;
  input \xor_ln117_61_reg_23026_reg[2]_0 ;
  input \xor_ln117_173_reg_24315_reg[3] ;
  input \xor_ln117_174_reg_24321_reg[2] ;
  input \xor_ln117_190_reg_24463_reg[2] ;
  input \xor_ln117_173_reg_24315_reg[2] ;
  input [7:0]\xor_ln117_835_reg_25778_reg[4] ;
  input \xor_ln117_63_reg_23032_reg[3] ;
  input [7:0]x_assign_21_reg_22846;
  input [7:0]\xor_ln117_39_reg_22989_reg[7] ;
  input [5:0]x_assign_16_reg_22892;
  input [7:0]x_assign_38_reg_23005;
  input [3:0]x_assign_36_reg_22994;
  input [7:0]\xor_ln117_62_reg_23063_reg[7]_0 ;
  input [5:0]or_ln127_11_fu_5082_p3;
  input [7:0]or_ln127_12_reg_22978;
  input \xor_ln117_190_reg_24463_reg[5] ;
  input \xor_ln117_171_reg_24303_reg[4] ;
  input [6:0]or_ln127_57_fu_9630_p3;
  input [7:0]\xor_ln117_125_reg_23794_reg[7]_0 ;
  input [7:0]x_assign_64_reg_23636;
  input [7:0]or_ln127_44_fu_9448_p3;
  input [5:0]x_assign_69_reg_23674;
  input [3:0]\xor_ln117_125_reg_23794_reg[5] ;
  input [1:0]or_ln127_45_fu_9454_p3;
  input [0:0]x_assign_87_reg_23738;
  input [7:0]x_assign_114_reg_24348;
  input [7:0]\xor_ln117_164_reg_24415_reg[7] ;
  input [7:0]x_assign_117_reg_24354;
  input [7:0]\xor_ln117_164_reg_24415_reg[7]_0 ;
  input [5:0]x_assign_112_reg_24332;
  input [7:0]\xor_ln117_166_reg_24420_reg[7] ;
  input [3:0]x_assign_132_reg_24425;
  input [7:0]x_assign_134_reg_24436;
  input [7:0]\xor_ln117_189_reg_24494_reg[7]_0 ;
  input [6:0]or_ln127_90_reg_24452;
  input [7:0]\xor_ln117_189_reg_24494_reg[7]_1 ;
  input [5:0]or_ln127_75_fu_14133_p3;
  input [7:0]or_ln127_76_fu_14139_p3;
  input [3:0]\xor_ln117_164_reg_24415_reg[5] ;
  input [3:0]\xor_ln117_164_reg_24415_reg[5]_0 ;
  input \xor_ln117_164_reg_24415_reg[4] ;
  input \xor_ln117_164_reg_24415_reg[3] ;
  input \xor_ln117_164_reg_24415_reg[2] ;
  input [7:0]q1_reg_i_26_4;
  input [7:0]\xor_ln117_276_reg_25691_reg[7] ;
  input [6:0]\xor_ln117_60_reg_23058_reg[7] ;
  input [2:0]q1_reg_i_127_0;
  input [2:0]\xor_ln117_60_reg_23058_reg[2] ;
  input [4:0]x_assign_85_reg_23706;
  input [0:0]or_ln127_46_fu_9460_p3;
  input [4:0]\xor_ln117_123_reg_23784_reg[4] ;
  input [3:0]\xor_ln117_123_reg_23784_reg[3] ;
  input [3:0]\xor_ln117_123_reg_23784_reg[3]_0 ;
  input [7:0]q1_reg_i_27_0;
  input [7:0]\xor_ln117_187_reg_24489_reg[7]_0 ;
  input [7:0]\xor_ln117_187_reg_24489_reg[7]_1 ;
  input [2:0]\xor_ln117_187_reg_24489_reg[4] ;
  input [3:0]\xor_ln117_187_reg_24489_reg[3] ;
  input [6:0]or_ln127_41_fu_7366_p3;
  input [7:0]x_assign_40_reg_23260;
  input [6:0]or_ln127_28_fu_7184_p3;
  input [5:0]x_assign_45_reg_23298;
  input [3:0]or_ln127_30_fu_7196_p3;
  input [2:0]\xor_ln117_92_reg_23413_reg[7] ;
  input [1:0]or_ln127_29_fu_7190_p3;
  input [2:0]\xor_ln117_93_reg_23418_reg[5] ;
  input [2:0]\xor_ln117_93_reg_23418_reg[3] ;
  input [0:0]x_assign_63_reg_23362;
  input [0:0]\xor_ln117_92_reg_23413_reg[0] ;
  input [0:0]\xor_ln117_92_reg_23413_reg[0]_0 ;
  input [7:0]\xor_ln117_158_reg_24177_reg[7] ;
  input [5:0]or_ln127_62_fu_11724_p3;
  input [7:0]or_ln127_61_fu_11718_p3;
  input [7:0]x_assign_88_reg_24012;
  input [3:0]\xor_ln117_158_reg_24177_reg[3] ;
  input [1:0]x_assign_90_reg_24028;
  input [5:0]x_assign_187_reg_25481;
  input [5:0]x_assign_186_reg_25475;
  input [7:0]\xor_ln117_296_reg_25612_reg[7] ;
  input [5:0]or_ln127_126_fu_20789_p3;
  input [5:0]or_ln127_125_fu_20783_p3;
  input [7:0]\xor_ln117_298_reg_25622_reg[7] ;
  input [5:0]x_assign_184_reg_25459;
  input [5:0]x_assign_189_reg_25497;
  input [1:0]or_ln127_124_fu_20777_p3;
  input [1:0]or_ln127_123_fu_20771_p3;
  input [4:0]x_assign_61_reg_23330;
  input [2:0]q1_reg_i_130_0;
  input [2:0]q1_reg_i_130_1;
  input [7:0]or_ln127_50_fu_8504_p3;
  input [6:0]or_ln127_49_fu_8498_p3;
  input [6:0]\xor_ln117_108_reg_23601_reg[7] ;
  input [7:0]or_ln127_38_fu_8328_p3;
  input [7:0]or_ln127_36_fu_8316_p3;
  input [5:0]or_ln127_37_fu_8322_p3;
  input [7:0]\xor_ln117_237_reg_25053_reg[7]_0 ;
  input [6:0]x_assign_52_reg_23448;
  input [4:0]x_assign_57_reg_23486;
  input [3:0]\xor_ln117_109_reg_23606_reg[5] ;
  input [0:0]\xor_ln117_110_reg_23611_reg[3] ;
  input [3:0]\xor_ln117_108_reg_23601_reg[3] ;
  input [3:0]\xor_ln117_108_reg_23601_reg[3]_0 ;
  input [0:0]x_assign_75_reg_23550;
  input [3:0]or_ln127_68_fu_12613_p3;
  input [5:0]x_assign_102_reg_24204;
  input [7:0]\xor_ln117_172_reg_24309_reg[7]_0 ;
  input [5:0]or_ln127_70_fu_12625_p3;
  input [3:0]x_assign_105_reg_24226;
  input \xor_ln117_173_reg_24315_reg[7]_0 ;
  input \xor_ln117_173_reg_24315_reg[6]_0 ;
  input [3:0]\xor_ln117_172_reg_24309_reg[5] ;
  input \xor_ln117_173_reg_24315_reg[5] ;
  input [3:0]\xor_ln117_172_reg_24309_reg[3] ;
  input \xor_ln117_173_reg_24315_reg[1]_0 ;
  input \xor_ln117_173_reg_24315_reg[0]_0 ;
  input [6:0]or_ln127_113_fu_17563_p3;
  input [7:0]x_assign_168_reg_24959;
  input [3:0]x_assign_170_reg_24981;
  input [7:0]or_ln127_99_fu_17375_p3;
  input [5:0]or_ln127_100_fu_17381_p3;
  input [5:0]x_assign_153_reg_24933;
  input [6:0]or_ln127_112_fu_17557_p3;
  input [1:0]or_ln127_101_fu_17387_p3;
  input [2:0]q3_reg_i_74__0_0;
  input [3:0]\xor_ln117_237_reg_25053_reg[3] ;
  input [5:0]x_assign_151_reg_24917;
  input [0:0]x_assign_171_reg_24997;
  input [5:0]or_ln127_133_fu_21591_p3;
  input [7:0]x_assign_198_reg_25643;
  input [3:0]or_ln127_131_fu_21579_p3;
  input [5:0]x_assign_201_reg_25665;
  input [7:0]\xor_ln117_278_reg_25701_reg[7] ;
  input [5:0]x_assign_199_reg_25649;
  input [7:0]\xor_ln117_276_reg_25691_reg[7]_0 ;
  input [1:0]or_ln127_132_fu_21585_p3;
  input [3:0]\xor_ln117_276_reg_25691_reg[5] ;
  input [3:0]q3_reg_i_79__0_0;
  input \xor_ln117_171_reg_24303_reg[7] ;
  input \xor_ln117_171_reg_24303_reg[6]_0 ;
  input [4:0]x_assign_73_reg_23518;
  input [2:0]q1_reg_i_130_2;
  input [2:0]q1_reg_i_130_3;
  input [7:0]or_ln127_111_fu_17551_p3;
  input [7:0]x_assign_150_reg_24911;
  input [6:0]or_ln127_33_fu_6234_p3;
  input [6:0]\xor_ln117_77_reg_23230_reg[7]_0 ;
  input [6:0]x_assign_28_reg_23088;
  input [7:0]or_ln127_20_reg_23112;
  input [4:0]x_assign_33_reg_23118;
  input [6:0]\xor_ln117_76_reg_23225_reg[7] ;
  input [6:0]or_ln127_22_reg_23130;
  input [4:0]or_ln127_21_reg_23124;
  input [3:0]\xor_ln117_77_reg_23230_reg[5] ;
  input [2:0]\xor_ln117_77_reg_23230_reg[3] ;
  input [3:0]\xor_ln117_76_reg_23225_reg[3] ;
  input [3:0]\xor_ln117_76_reg_23225_reg[3]_0 ;
  input [0:0]x_assign_51_reg_23174;
  input [6:0]or_ln127_97_fu_15299_p3;
  input [7:0]\xor_ln117_205_reg_24677_reg[7] ;
  input [7:0]or_ln127_83_fu_15111_p3;
  input [5:0]or_ln127_84_fu_15117_p3;
  input [5:0]x_assign_129_reg_24557;
  input [2:0]q3_reg_i_157_0;
  input [3:0]\xor_ln117_205_reg_24677_reg[3] ;
  input [5:0]x_assign_127_reg_24541;
  input [0:0]x_assign_147_reg_24621;
  input [7:0]\xor_ln117_269_reg_25429_reg[7] ;
  input [6:0]or_ln127_129_fu_19827_p3;
  input [7:0]x_assign_192_reg_25340;
  input [3:0]x_assign_194_reg_25362;
  input [5:0]or_ln127_116_fu_19645_p3;
  input [7:0]or_ln127_115_fu_19639_p3;
  input [7:0]\xor_ln117_269_reg_25429_reg[7]_0 ;
  input [5:0]x_assign_177_reg_25309;
  input [6:0]or_ln127_128_fu_19821_p3;
  input [1:0]or_ln127_117_fu_19651_p3;
  input [2:0]\xor_ln117_269_reg_25429_reg[4] ;
  input [3:0]\xor_ln117_269_reg_25429_reg[3] ;
  input [4:0]x_assign_175_reg_25293;
  input [0:0]x_assign_195_reg_25378;
  input [6:0]\xor_ln117_75_reg_23220_reg[6] ;
  input [7:0]or_ln127_95_fu_15287_p3;
  input [7:0]\xor_ln117_203_reg_24667_reg[7] ;
  input [7:0]x_assign_126_reg_24535;
  input [1:0]or_ln127_85_fu_15123_p3;
  input [4:0]or_ln127_127_fu_19815_p3;
  input [4:0]x_assign_174_reg_25287;
  input [4:0]q3_reg_70;
  input q3_reg_i_57__0_0;
  input q1_reg_76;

  wire [7:0]ADDRARDADDR;
  wire [7:0]D;
  wire [4:0]DOADO;
  wire [7:0]DOBDO;
  wire [15:0]Q;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire [7:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_rep__0;
  wire ap_enable_reg_pp0_iter1_reg_rep__0_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg_rep;
  wire ap_enable_reg_pp0_iter2_reg_rep_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire clefia_s0_ce0;
  wire clefia_s0_ce1;
  wire clefia_s0_ce2;
  wire clefia_s0_ce4;
  wire [5:0]or_ln127_100_fu_17381_p3;
  wire [1:0]or_ln127_101_fu_17387_p3;
  wire [3:0]or_ln127_103_fu_16419_p3;
  wire [3:0]or_ln127_104_fu_16425_p3;
  wire [6:0]or_ln127_105_fu_16431_p3;
  wire [6:0]or_ln127_106_fu_16437_p3;
  wire [4:0]or_ln127_107_fu_18507_p3;
  wire [6:0]or_ln127_108_fu_18513_p3;
  wire [1:0]or_ln127_109_fu_18519_p3;
  wire [2:0]or_ln127_110_fu_18525_p3;
  wire [7:0]or_ln127_111_fu_17551_p3;
  wire [6:0]or_ln127_112_fu_17557_p3;
  wire [6:0]or_ln127_113_fu_17563_p3;
  wire [7:0]or_ln127_115_fu_19639_p3;
  wire [5:0]or_ln127_116_fu_19645_p3;
  wire [1:0]or_ln127_117_fu_19651_p3;
  wire [3:0]or_ln127_119_fu_18683_p3;
  wire [5:0]or_ln127_11_fu_5082_p3;
  wire [3:0]or_ln127_120_fu_18689_p3;
  wire [6:0]or_ln127_121_fu_18695_p3;
  wire [6:0]or_ln127_122_fu_18701_p3;
  wire [1:0]or_ln127_123_fu_20771_p3;
  wire [1:0]or_ln127_124_fu_20777_p3;
  wire [5:0]or_ln127_125_fu_20783_p3;
  wire [5:0]or_ln127_126_fu_20789_p3;
  wire [4:0]or_ln127_127_fu_19815_p3;
  wire [6:0]or_ln127_128_fu_19821_p3;
  wire [6:0]or_ln127_129_fu_19827_p3;
  wire [7:0]or_ln127_12_reg_22978;
  wire \or_ln127_12_reg_22978_reg[0] ;
  wire \or_ln127_12_reg_22978_reg[0]_0 ;
  wire \or_ln127_12_reg_22978_reg[1] ;
  wire \or_ln127_12_reg_22978_reg[1]_0 ;
  wire \or_ln127_12_reg_22978_reg[1]_1 ;
  wire \or_ln127_12_reg_22978_reg[4] ;
  wire \or_ln127_12_reg_22978_reg[5] ;
  wire \or_ln127_12_reg_22978_reg[6] ;
  wire [3:0]or_ln127_131_fu_21579_p3;
  wire [1:0]or_ln127_132_fu_21585_p3;
  wire [5:0]or_ln127_133_fu_21591_p3;
  wire \or_ln127_19_reg_23094_reg[2] ;
  wire \or_ln127_19_reg_23094_reg[2]_0 ;
  wire \or_ln127_19_reg_23094_reg[3] ;
  wire \or_ln127_19_reg_23094_reg[3]_0 ;
  wire [7:0]or_ln127_20_reg_23112;
  wire \or_ln127_20_reg_23112_reg[0] ;
  wire \or_ln127_20_reg_23112_reg[4] ;
  wire \or_ln127_20_reg_23112_reg[5] ;
  wire [4:0]or_ln127_21_reg_23124;
  wire [6:0]or_ln127_22_reg_23130;
  wire [6:0]or_ln127_26_reg_23021;
  wire [2:0]\or_ln127_26_reg_23021_reg[4] ;
  wire [6:0]or_ln127_28_fu_7184_p3;
  wire [1:0]or_ln127_29_fu_7190_p3;
  wire [3:0]or_ln127_30_fu_7196_p3;
  wire [6:0]or_ln127_33_fu_6234_p3;
  wire [7:0]or_ln127_34_fu_6240_p3;
  wire [7:0]or_ln127_36_fu_8316_p3;
  wire [5:0]or_ln127_37_fu_8322_p3;
  wire [7:0]or_ln127_38_fu_8328_p3;
  wire [6:0]or_ln127_41_fu_7366_p3;
  wire [7:0]or_ln127_42_fu_7372_p3;
  wire [7:0]or_ln127_44_fu_9448_p3;
  wire [1:0]or_ln127_45_fu_9454_p3;
  wire [0:0]or_ln127_46_fu_9460_p3;
  wire [6:0]or_ln127_49_fu_8498_p3;
  wire [7:0]or_ln127_50_fu_8504_p3;
  wire [7:0]or_ln127_52_fu_10580_p3;
  wire [1:0]or_ln127_53_fu_10586_p3;
  wire [3:0]or_ln127_54_fu_10592_p3;
  wire [6:0]or_ln127_57_fu_9630_p3;
  wire [7:0]or_ln127_58_fu_9636_p3;
  wire [7:0]or_ln127_61_fu_11718_p3;
  wire [5:0]or_ln127_62_fu_11724_p3;
  wire [6:0]or_ln127_65_fu_10762_p3;
  wire [7:0]or_ln127_66_fu_10768_p3;
  wire [3:0]or_ln127_68_fu_12613_p3;
  wire [5:0]or_ln127_70_fu_12625_p3;
  wire [5:0]or_ln127_75_fu_14133_p3;
  wire [7:0]or_ln127_76_fu_14139_p3;
  wire [7:0]or_ln127_83_fu_15111_p3;
  wire [5:0]or_ln127_84_fu_15117_p3;
  wire [1:0]or_ln127_85_fu_15123_p3;
  wire [6:0]or_ln127_90_reg_24452;
  wire [4:0]or_ln127_91_fu_16243_p3;
  wire [6:0]or_ln127_92_fu_16249_p3;
  wire [1:0]or_ln127_93_fu_16255_p3;
  wire [2:0]or_ln127_94_fu_16261_p3;
  wire [7:0]or_ln127_95_fu_15287_p3;
  wire [6:0]or_ln127_96_fu_15293_p3;
  wire [6:0]or_ln127_97_fu_15299_p3;
  wire [7:0]or_ln127_99_fu_17375_p3;
  wire \pt_load_2_reg_22425_reg[0] ;
  wire \pt_load_2_reg_22425_reg[7] ;
  wire [7:0]\pt_load_3_reg_22456_reg[7] ;
  wire [3:1]\^q1_reg ;
  wire [7:0]q1_reg_0;
  wire [7:0]q1_reg_1;
  wire q1_reg_10;
  wire [7:0]q1_reg_11;
  wire [7:0]q1_reg_12;
  wire q1_reg_13;
  wire [2:0]q1_reg_14;
  wire [2:0]q1_reg_15;
  wire [2:0]q1_reg_16;
  wire q1_reg_17;
  wire q1_reg_18;
  wire q1_reg_19;
  wire q1_reg_2;
  wire q1_reg_20;
  wire q1_reg_21;
  wire q1_reg_22;
  wire q1_reg_23;
  wire q1_reg_24;
  wire q1_reg_25;
  wire q1_reg_26;
  wire q1_reg_27;
  wire q1_reg_28;
  wire q1_reg_29;
  wire q1_reg_3;
  wire q1_reg_30;
  wire q1_reg_31;
  wire [7:0]q1_reg_32;
  wire q1_reg_33;
  wire q1_reg_34;
  wire q1_reg_35;
  wire q1_reg_36;
  wire q1_reg_37;
  wire q1_reg_38;
  wire q1_reg_39;
  wire [6:0]q1_reg_4;
  wire q1_reg_40;
  wire q1_reg_41;
  wire q1_reg_42;
  wire q1_reg_43;
  wire q1_reg_44;
  wire q1_reg_45;
  wire q1_reg_46;
  wire q1_reg_47;
  wire q1_reg_48;
  wire q1_reg_49;
  wire q1_reg_5;
  wire q1_reg_50;
  wire q1_reg_51;
  wire q1_reg_52;
  wire q1_reg_53;
  wire q1_reg_54;
  wire q1_reg_55;
  wire q1_reg_56;
  wire q1_reg_57;
  wire q1_reg_58;
  wire q1_reg_59;
  wire q1_reg_6;
  wire q1_reg_60;
  wire q1_reg_61;
  wire q1_reg_62;
  wire q1_reg_63;
  wire q1_reg_64;
  wire q1_reg_65;
  wire q1_reg_66;
  wire q1_reg_67;
  wire q1_reg_68;
  wire q1_reg_69;
  wire [1:0]q1_reg_7;
  wire q1_reg_70;
  wire q1_reg_71;
  wire q1_reg_72;
  wire q1_reg_73;
  wire q1_reg_74;
  wire q1_reg_75;
  wire q1_reg_76;
  wire [2:0]q1_reg_8;
  wire [0:0]q1_reg_9;
  wire q1_reg_i_100_n_0;
  wire q1_reg_i_101_n_0;
  wire q1_reg_i_102_n_0;
  wire q1_reg_i_103_n_0;
  wire q1_reg_i_104_n_0;
  wire q1_reg_i_105_n_0;
  wire q1_reg_i_106_n_0;
  wire q1_reg_i_107_n_0;
  wire q1_reg_i_108_n_0;
  wire [7:0]q1_reg_i_109_0;
  wire q1_reg_i_109_n_0;
  wire q1_reg_i_10_n_0;
  wire q1_reg_i_110_n_0;
  wire q1_reg_i_111_n_0;
  wire q1_reg_i_112_n_0;
  wire q1_reg_i_113_n_0;
  wire q1_reg_i_114_n_0;
  wire q1_reg_i_115_n_0;
  wire q1_reg_i_116_n_0;
  wire q1_reg_i_117_n_0;
  wire q1_reg_i_118_n_0;
  wire q1_reg_i_119_n_0;
  wire q1_reg_i_11_n_0;
  wire q1_reg_i_120_n_0;
  wire q1_reg_i_121_n_0;
  wire q1_reg_i_122_n_0;
  wire q1_reg_i_123_n_0;
  wire q1_reg_i_124_n_0;
  wire q1_reg_i_125_n_0;
  wire q1_reg_i_126_n_0;
  wire [2:0]q1_reg_i_127_0;
  wire q1_reg_i_127_n_0;
  wire q1_reg_i_128_n_0;
  wire q1_reg_i_129_n_0;
  wire q1_reg_i_12_n_0;
  wire [2:0]q1_reg_i_130_0;
  wire [2:0]q1_reg_i_130_1;
  wire [2:0]q1_reg_i_130_2;
  wire [2:0]q1_reg_i_130_3;
  wire q1_reg_i_130_n_0;
  wire q1_reg_i_131_n_0;
  wire q1_reg_i_132_n_0;
  wire q1_reg_i_133_n_0;
  wire q1_reg_i_134_n_0;
  wire q1_reg_i_135_n_0;
  wire q1_reg_i_136_n_0;
  wire q1_reg_i_137_n_0;
  wire [2:0]q1_reg_i_138_0;
  wire q1_reg_i_138_n_0;
  wire q1_reg_i_13_n_0;
  wire q1_reg_i_140_n_0;
  wire q1_reg_i_141_n_0;
  wire q1_reg_i_142_n_0;
  wire q1_reg_i_143_n_0;
  wire q1_reg_i_144_n_0;
  wire q1_reg_i_145_n_0;
  wire q1_reg_i_146_n_0;
  wire q1_reg_i_147_n_0;
  wire q1_reg_i_148_n_0;
  wire q1_reg_i_149_n_0;
  wire q1_reg_i_14_n_0;
  wire q1_reg_i_150_n_0;
  wire q1_reg_i_151_n_0;
  wire q1_reg_i_152_n_0;
  wire q1_reg_i_153_n_0;
  wire q1_reg_i_154_n_0;
  wire q1_reg_i_155_n_0;
  wire q1_reg_i_156_n_0;
  wire q1_reg_i_157_n_0;
  wire q1_reg_i_158_n_0;
  wire q1_reg_i_159_n_0;
  wire q1_reg_i_15_n_0;
  wire q1_reg_i_160_n_0;
  wire q1_reg_i_161_n_0;
  wire q1_reg_i_162_n_0;
  wire q1_reg_i_163_n_0;
  wire q1_reg_i_164_n_0;
  wire q1_reg_i_165_n_0;
  wire q1_reg_i_166_n_0;
  wire q1_reg_i_167_n_0;
  wire q1_reg_i_168_n_0;
  wire q1_reg_i_169_n_0;
  wire q1_reg_i_16_n_0;
  wire q1_reg_i_170_n_0;
  wire q1_reg_i_171_n_0;
  wire [7:0]q1_reg_i_172_0;
  wire q1_reg_i_172_n_0;
  wire q1_reg_i_174_n_0;
  wire q1_reg_i_175_n_0;
  wire q1_reg_i_176_n_0;
  wire q1_reg_i_177_n_0;
  wire q1_reg_i_178_n_0;
  wire q1_reg_i_179_n_0;
  wire q1_reg_i_17_n_0;
  wire q1_reg_i_180_n_0;
  wire q1_reg_i_181_n_0;
  wire q1_reg_i_182_n_0;
  wire q1_reg_i_183_n_0;
  wire q1_reg_i_184_n_0;
  wire q1_reg_i_185_n_0;
  wire q1_reg_i_186_n_0;
  wire q1_reg_i_187_n_0;
  wire q1_reg_i_188_n_0;
  wire q1_reg_i_189_n_0;
  wire q1_reg_i_18_n_0;
  wire q1_reg_i_190_n_0;
  wire q1_reg_i_191_n_0;
  wire q1_reg_i_192_n_0;
  wire q1_reg_i_193_n_0;
  wire q1_reg_i_194_n_0;
  wire q1_reg_i_195_n_0;
  wire q1_reg_i_196_n_0;
  wire q1_reg_i_197_n_0;
  wire q1_reg_i_198_n_0;
  wire q1_reg_i_199_n_0;
  wire q1_reg_i_200_n_0;
  wire q1_reg_i_201_n_0;
  wire q1_reg_i_202_n_0;
  wire q1_reg_i_203_n_0;
  wire q1_reg_i_204_n_0;
  wire q1_reg_i_205_n_0;
  wire q1_reg_i_206_n_0;
  wire q1_reg_i_207_n_0;
  wire q1_reg_i_208_n_0;
  wire q1_reg_i_209_n_0;
  wire q1_reg_i_210_n_0;
  wire q1_reg_i_211_n_0;
  wire q1_reg_i_212_n_0;
  wire q1_reg_i_213_n_0;
  wire q1_reg_i_214_n_0;
  wire q1_reg_i_215_n_0;
  wire q1_reg_i_216_n_0;
  wire q1_reg_i_217_n_0;
  wire q1_reg_i_218_n_0;
  wire q1_reg_i_219_n_0;
  wire q1_reg_i_21_n_0;
  wire q1_reg_i_220_n_0;
  wire q1_reg_i_221_n_0;
  wire q1_reg_i_222_n_0;
  wire q1_reg_i_223_n_0;
  wire q1_reg_i_224_n_0;
  wire q1_reg_i_225_n_0;
  wire q1_reg_i_226_n_0;
  wire q1_reg_i_227_n_0;
  wire q1_reg_i_228_n_0;
  wire q1_reg_i_229_n_0;
  wire q1_reg_i_230_n_0;
  wire q1_reg_i_231_n_0;
  wire q1_reg_i_232_n_0;
  wire q1_reg_i_233_n_0;
  wire q1_reg_i_234_n_0;
  wire q1_reg_i_235_n_0;
  wire q1_reg_i_236_n_0;
  wire q1_reg_i_237_n_0;
  wire q1_reg_i_238_n_0;
  wire q1_reg_i_239_n_0;
  wire q1_reg_i_240_n_0;
  wire q1_reg_i_241_n_0;
  wire q1_reg_i_242_n_0;
  wire q1_reg_i_243_n_0;
  wire q1_reg_i_244_n_0;
  wire q1_reg_i_245_n_0;
  wire q1_reg_i_246_n_0;
  wire q1_reg_i_247_n_0;
  wire q1_reg_i_248_n_0;
  wire q1_reg_i_249_n_0;
  wire q1_reg_i_250_n_0;
  wire q1_reg_i_251_n_0;
  wire q1_reg_i_252_n_0;
  wire q1_reg_i_253_n_0;
  wire q1_reg_i_254_n_0;
  wire q1_reg_i_255_n_0;
  wire q1_reg_i_256_n_0;
  wire q1_reg_i_257_n_0;
  wire q1_reg_i_261_n_0;
  wire q1_reg_i_262_n_0;
  wire q1_reg_i_263_n_0;
  wire q1_reg_i_264_n_0;
  wire q1_reg_i_265_n_0;
  wire q1_reg_i_266_n_0;
  wire q1_reg_i_267_n_0;
  wire q1_reg_i_268_n_0;
  wire q1_reg_i_26_0;
  wire [7:0]q1_reg_i_26_1;
  wire q1_reg_i_26_2;
  wire q1_reg_i_26_3;
  wire [7:0]q1_reg_i_26_4;
  wire q1_reg_i_26_n_0;
  wire [7:0]q1_reg_i_27_0;
  wire q1_reg_i_27_n_0;
  wire q1_reg_i_28_n_0;
  wire q1_reg_i_30_n_0;
  wire q1_reg_i_31_0;
  wire q1_reg_i_31_1;
  wire q1_reg_i_31_2;
  wire q1_reg_i_31_n_0;
  wire q1_reg_i_32_n_0;
  wire q1_reg_i_33_n_0;
  wire q1_reg_i_34_n_0;
  wire q1_reg_i_35_0;
  wire q1_reg_i_35_1;
  wire q1_reg_i_35_n_0;
  wire q1_reg_i_36_n_0;
  wire q1_reg_i_37_n_0;
  wire q1_reg_i_38_n_0;
  wire q1_reg_i_39_0;
  wire [2:0]q1_reg_i_39_1;
  wire [2:0]q1_reg_i_39_2;
  wire [2:0]q1_reg_i_39_3;
  wire [2:0]q1_reg_i_39_4;
  wire q1_reg_i_39_n_0;
  wire q1_reg_i_3_n_0;
  wire q1_reg_i_40_n_0;
  wire q1_reg_i_41_n_0;
  wire q1_reg_i_42_n_0;
  wire q1_reg_i_43_n_0;
  wire q1_reg_i_44_0;
  wire q1_reg_i_44_1;
  wire q1_reg_i_44_n_0;
  wire q1_reg_i_45_n_0;
  wire q1_reg_i_46_n_0;
  wire q1_reg_i_47_n_0;
  wire q1_reg_i_48_0;
  wire q1_reg_i_48_n_0;
  wire q1_reg_i_49_n_0;
  wire q1_reg_i_4_n_0;
  wire q1_reg_i_50_n_0;
  wire q1_reg_i_51_n_0;
  wire q1_reg_i_52_0;
  wire q1_reg_i_52_n_0;
  wire q1_reg_i_53_n_0;
  wire q1_reg_i_54_n_0;
  wire q1_reg_i_55_n_0;
  wire q1_reg_i_56_0;
  wire q1_reg_i_56_1;
  wire q1_reg_i_56_n_0;
  wire q1_reg_i_57_n_0;
  wire q1_reg_i_58_n_0;
  wire q1_reg_i_59_n_0;
  wire q1_reg_i_5_n_0;
  wire q1_reg_i_62_0;
  wire q1_reg_i_62_1;
  wire q1_reg_i_62_n_0;
  wire q1_reg_i_63_n_0;
  wire q1_reg_i_64_0;
  wire q1_reg_i_64_1;
  wire [7:0]q1_reg_i_64_2;
  wire q1_reg_i_64_3;
  wire q1_reg_i_64_n_0;
  wire q1_reg_i_65_n_0;
  wire q1_reg_i_67_0;
  wire q1_reg_i_67_1;
  wire q1_reg_i_67_n_0;
  wire q1_reg_i_68_n_0;
  wire q1_reg_i_69_0;
  wire q1_reg_i_69_1;
  wire q1_reg_i_69_2;
  wire q1_reg_i_69_n_0;
  wire q1_reg_i_6_n_0;
  wire q1_reg_i_70_n_0;
  wire q1_reg_i_72_0;
  wire q1_reg_i_72_1;
  wire q1_reg_i_72_n_0;
  wire q1_reg_i_73_n_0;
  wire q1_reg_i_74_0;
  wire q1_reg_i_74_1;
  wire q1_reg_i_74_2;
  wire q1_reg_i_74_n_0;
  wire q1_reg_i_75_n_0;
  wire q1_reg_i_77_0;
  wire q1_reg_i_77_1;
  wire q1_reg_i_77_n_0;
  wire q1_reg_i_78_n_0;
  wire q1_reg_i_79_0;
  wire q1_reg_i_79_1;
  wire q1_reg_i_79_2;
  wire q1_reg_i_79_n_0;
  wire q1_reg_i_7_n_0;
  wire q1_reg_i_80_n_0;
  wire q1_reg_i_82_0;
  wire q1_reg_i_82_1;
  wire q1_reg_i_82_n_0;
  wire q1_reg_i_83_n_0;
  wire q1_reg_i_84_0;
  wire q1_reg_i_84_1;
  wire q1_reg_i_84_n_0;
  wire q1_reg_i_85_n_0;
  wire q1_reg_i_87_0;
  wire q1_reg_i_87_1;
  wire q1_reg_i_87_n_0;
  wire q1_reg_i_88_n_0;
  wire q1_reg_i_89_0;
  wire q1_reg_i_89_1;
  wire q1_reg_i_89_2;
  wire q1_reg_i_89_n_0;
  wire q1_reg_i_8_n_0;
  wire q1_reg_i_90_n_0;
  wire q1_reg_i_92_0;
  wire q1_reg_i_92_1;
  wire q1_reg_i_92_n_0;
  wire q1_reg_i_93_n_0;
  wire q1_reg_i_94_0;
  wire q1_reg_i_94_1;
  wire q1_reg_i_94_2;
  wire q1_reg_i_94_n_0;
  wire q1_reg_i_95_n_0;
  wire q1_reg_i_97_0;
  wire q1_reg_i_97_1;
  wire q1_reg_i_97_n_0;
  wire q1_reg_i_98_n_0;
  wire q1_reg_i_99_0;
  wire q1_reg_i_99_1;
  wire q1_reg_i_99_2;
  wire q1_reg_i_99_n_0;
  wire q1_reg_i_9_n_0;
  wire [7:0]q2_reg;
  wire [7:0]q2_reg_0;
  wire [7:0]q3_reg_0;
  wire [7:0]q3_reg_1;
  wire [3:0]q3_reg_10;
  wire q3_reg_11;
  wire q3_reg_12;
  wire [1:0]q3_reg_13;
  wire q3_reg_14;
  wire [3:0]q3_reg_15;
  wire [1:0]q3_reg_16;
  wire q3_reg_17;
  wire q3_reg_18;
  wire q3_reg_19;
  wire q3_reg_2;
  wire q3_reg_20;
  wire q3_reg_21;
  wire q3_reg_22;
  wire q3_reg_23;
  wire q3_reg_24;
  wire q3_reg_25;
  wire [7:0]q3_reg_26;
  wire q3_reg_27;
  wire q3_reg_28;
  wire q3_reg_29;
  wire q3_reg_3;
  wire q3_reg_30;
  wire q3_reg_31;
  wire q3_reg_32;
  wire q3_reg_33;
  wire q3_reg_34;
  wire q3_reg_35;
  wire q3_reg_36;
  wire q3_reg_37;
  wire q3_reg_38;
  wire q3_reg_39;
  wire q3_reg_4;
  wire q3_reg_40;
  wire q3_reg_41;
  wire q3_reg_42;
  wire q3_reg_43;
  wire q3_reg_44;
  wire q3_reg_45;
  wire q3_reg_46;
  wire q3_reg_47;
  wire q3_reg_48;
  wire q3_reg_49;
  wire q3_reg_5;
  wire q3_reg_50;
  wire q3_reg_51;
  wire q3_reg_52;
  wire q3_reg_53;
  wire q3_reg_54;
  wire q3_reg_55;
  wire q3_reg_56;
  wire q3_reg_57;
  wire q3_reg_58;
  wire q3_reg_59;
  wire q3_reg_6;
  wire q3_reg_60;
  wire q3_reg_61;
  wire q3_reg_62;
  wire q3_reg_63;
  wire q3_reg_64;
  wire q3_reg_65;
  wire q3_reg_66;
  wire q3_reg_67;
  wire [7:0]q3_reg_68;
  wire [7:0]q3_reg_69;
  wire [7:0]q3_reg_7;
  wire [4:0]q3_reg_70;
  wire [7:0]q3_reg_8;
  wire [7:0]q3_reg_9;
  wire q3_reg_i_100_n_0;
  wire q3_reg_i_101__0_n_0;
  wire q3_reg_i_102_n_0;
  wire q3_reg_i_103_n_0;
  wire q3_reg_i_104_n_0;
  wire q3_reg_i_105__0_n_0;
  wire q3_reg_i_106__0_n_0;
  wire q3_reg_i_107__0_n_0;
  wire q3_reg_i_108_n_0;
  wire q3_reg_i_109_n_0;
  wire q3_reg_i_10_n_0;
  wire q3_reg_i_110_n_0;
  wire q3_reg_i_111_n_0;
  wire q3_reg_i_112_n_0;
  wire q3_reg_i_113_n_0;
  wire q3_reg_i_114_n_0;
  wire q3_reg_i_115_n_0;
  wire q3_reg_i_116_n_0;
  wire q3_reg_i_117_n_0;
  wire q3_reg_i_118_n_0;
  wire q3_reg_i_119_n_0;
  wire q3_reg_i_11__0_n_0;
  wire q3_reg_i_120_n_0;
  wire q3_reg_i_121_n_0;
  wire q3_reg_i_122_n_0;
  wire q3_reg_i_123_n_0;
  wire q3_reg_i_124_n_0;
  wire q3_reg_i_125_n_0;
  wire q3_reg_i_126_n_0;
  wire q3_reg_i_127_n_0;
  wire q3_reg_i_128_n_0;
  wire q3_reg_i_129_n_0;
  wire q3_reg_i_12__0_n_0;
  wire q3_reg_i_130_n_0;
  wire q3_reg_i_131_n_0;
  wire q3_reg_i_132_n_0;
  wire q3_reg_i_133_n_0;
  wire q3_reg_i_134_n_0;
  wire q3_reg_i_135_n_0;
  wire q3_reg_i_136_n_0;
  wire q3_reg_i_137_n_0;
  wire q3_reg_i_138_n_0;
  wire q3_reg_i_139_n_0;
  wire q3_reg_i_13__0_n_0;
  wire q3_reg_i_140_n_0;
  wire q3_reg_i_141_n_0;
  wire q3_reg_i_142_n_0;
  wire q3_reg_i_143_n_0;
  wire q3_reg_i_144_n_0;
  wire q3_reg_i_145_n_0;
  wire q3_reg_i_146_n_0;
  wire q3_reg_i_147_n_0;
  wire q3_reg_i_148_n_0;
  wire q3_reg_i_149_n_0;
  wire q3_reg_i_14__0_n_0;
  wire q3_reg_i_150_n_0;
  wire q3_reg_i_151_n_0;
  wire q3_reg_i_152_n_0;
  wire q3_reg_i_153_n_0;
  wire q3_reg_i_154_n_0;
  wire q3_reg_i_155_n_0;
  wire q3_reg_i_156_n_0;
  wire [2:0]q3_reg_i_157_0;
  wire q3_reg_i_157_n_0;
  wire q3_reg_i_158_n_0;
  wire q3_reg_i_159_n_0;
  wire q3_reg_i_15__0_n_0;
  wire q3_reg_i_160_n_0;
  wire q3_reg_i_161_n_0;
  wire q3_reg_i_162_n_0;
  wire q3_reg_i_163_n_0;
  wire q3_reg_i_164_n_0;
  wire q3_reg_i_165_n_0;
  wire q3_reg_i_166_n_0;
  wire q3_reg_i_167_n_0;
  wire q3_reg_i_168_n_0;
  wire q3_reg_i_169_n_0;
  wire q3_reg_i_16__0_n_0;
  wire q3_reg_i_170_n_0;
  wire q3_reg_i_171_n_0;
  wire q3_reg_i_172_n_0;
  wire q3_reg_i_173_n_0;
  wire q3_reg_i_174_n_0;
  wire q3_reg_i_175_n_0;
  wire q3_reg_i_176_n_0;
  wire q3_reg_i_177_n_0;
  wire q3_reg_i_178_n_0;
  wire q3_reg_i_179_n_0;
  wire q3_reg_i_180_n_0;
  wire q3_reg_i_181_n_0;
  wire q3_reg_i_182_n_0;
  wire q3_reg_i_183_n_0;
  wire q3_reg_i_184_n_0;
  wire q3_reg_i_185_n_0;
  wire q3_reg_i_186_n_0;
  wire q3_reg_i_187_n_0;
  wire q3_reg_i_188_n_0;
  wire q3_reg_i_189_n_0;
  wire q3_reg_i_18__0_0;
  wire q3_reg_i_18__0_1;
  wire q3_reg_i_18__0_n_0;
  wire q3_reg_i_190_n_0;
  wire q3_reg_i_191_n_0;
  wire q3_reg_i_192_n_0;
  wire q3_reg_i_193_n_0;
  wire q3_reg_i_194_n_0;
  wire q3_reg_i_195_n_0;
  wire q3_reg_i_196_n_0;
  wire q3_reg_i_197_n_0;
  wire q3_reg_i_198_n_0;
  wire q3_reg_i_199_n_0;
  wire q3_reg_i_19_n_0;
  wire q3_reg_i_1__0_n_0;
  wire q3_reg_i_200_n_0;
  wire q3_reg_i_201_n_0;
  wire q3_reg_i_202_n_0;
  wire q3_reg_i_203_n_0;
  wire q3_reg_i_204_n_0;
  wire q3_reg_i_205_n_0;
  wire q3_reg_i_206_n_0;
  wire q3_reg_i_207_n_0;
  wire q3_reg_i_208_n_0;
  wire q3_reg_i_209_n_0;
  wire [7:0]q3_reg_i_20_0;
  wire [7:0]q3_reg_i_20_1;
  wire [7:0]q3_reg_i_20_2;
  wire q3_reg_i_20_n_0;
  wire q3_reg_i_210_n_0;
  wire q3_reg_i_211_n_0;
  wire q3_reg_i_212_n_0;
  wire q3_reg_i_213_n_0;
  wire q3_reg_i_214_n_0;
  wire q3_reg_i_215_n_0;
  wire q3_reg_i_216_n_0;
  wire q3_reg_i_217_n_0;
  wire q3_reg_i_218_n_0;
  wire q3_reg_i_219_n_0;
  wire q3_reg_i_21_n_0;
  wire q3_reg_i_220_n_0;
  wire q3_reg_i_221_n_0;
  wire q3_reg_i_222_n_0;
  wire q3_reg_i_223_n_0;
  wire q3_reg_i_224_n_0;
  wire q3_reg_i_225_n_0;
  wire q3_reg_i_226_n_0;
  wire q3_reg_i_227_n_0;
  wire q3_reg_i_228_n_0;
  wire q3_reg_i_229_n_0;
  wire q3_reg_i_230_n_0;
  wire q3_reg_i_231_n_0;
  wire q3_reg_i_232_n_0;
  wire q3_reg_i_233_n_0;
  wire q3_reg_i_234_n_0;
  wire q3_reg_i_235_n_0;
  wire q3_reg_i_236_n_0;
  wire q3_reg_i_23_0;
  wire q3_reg_i_23_1;
  wire q3_reg_i_23_n_0;
  wire q3_reg_i_24_n_0;
  wire q3_reg_i_25_0;
  wire q3_reg_i_25_1;
  wire q3_reg_i_25_n_0;
  wire q3_reg_i_26_n_0;
  wire q3_reg_i_28_0;
  wire q3_reg_i_28_1;
  wire q3_reg_i_28_n_0;
  wire q3_reg_i_29_n_0;
  wire q3_reg_i_2__0_n_0;
  wire q3_reg_i_30__0_n_0;
  wire q3_reg_i_31_n_0;
  wire q3_reg_i_33__0_0;
  wire q3_reg_i_33__0_1;
  wire q3_reg_i_33__0_n_0;
  wire q3_reg_i_34_n_0;
  wire q3_reg_i_35_0;
  wire q3_reg_i_35_1;
  wire q3_reg_i_35_n_0;
  wire q3_reg_i_36_n_0;
  wire q3_reg_i_38__0_0;
  wire q3_reg_i_38__0_1;
  wire q3_reg_i_38__0_n_0;
  wire q3_reg_i_39_n_0;
  wire q3_reg_i_3_n_0;
  wire q3_reg_i_40_0;
  wire q3_reg_i_40_n_0;
  wire q3_reg_i_41_n_0;
  wire q3_reg_i_43__0_0;
  wire q3_reg_i_43__0_1;
  wire q3_reg_i_43__0_n_0;
  wire q3_reg_i_44_n_0;
  wire q3_reg_i_45_0;
  wire q3_reg_i_45_n_0;
  wire q3_reg_i_46_n_0;
  wire q3_reg_i_48_0;
  wire q3_reg_i_48_1;
  wire q3_reg_i_48_n_0;
  wire q3_reg_i_49_n_0;
  wire q3_reg_i_4_n_0;
  wire q3_reg_i_50_0;
  wire q3_reg_i_50_n_0;
  wire q3_reg_i_51_n_0;
  wire q3_reg_i_53__0_0;
  wire q3_reg_i_53__0_1;
  wire q3_reg_i_53__0_n_0;
  wire q3_reg_i_54_n_0;
  wire q3_reg_i_55__0_n_0;
  wire q3_reg_i_56_n_0;
  wire q3_reg_i_57__0_0;
  wire q3_reg_i_57__0_n_0;
  wire [7:0]q3_reg_i_58__0_0;
  wire q3_reg_i_58__0_n_0;
  wire q3_reg_i_59__0_n_0;
  wire q3_reg_i_5_n_0;
  wire q3_reg_i_60__0_n_0;
  wire q3_reg_i_61__0_n_0;
  wire q3_reg_i_62_n_0;
  wire q3_reg_i_63_n_0;
  wire q3_reg_i_64_n_0;
  wire q3_reg_i_65__0_n_0;
  wire q3_reg_i_66__0_n_0;
  wire q3_reg_i_67_n_0;
  wire q3_reg_i_68_n_0;
  wire q3_reg_i_69__0_n_0;
  wire q3_reg_i_6_n_0;
  wire q3_reg_i_70_n_0;
  wire q3_reg_i_71_0;
  wire q3_reg_i_71_n_0;
  wire q3_reg_i_72_n_0;
  wire q3_reg_i_73_n_0;
  wire [2:0]q3_reg_i_74__0_0;
  wire q3_reg_i_74__0_n_0;
  wire q3_reg_i_75__0_n_0;
  wire q3_reg_i_76_n_0;
  wire q3_reg_i_77_n_0;
  wire q3_reg_i_78_n_0;
  wire [3:0]q3_reg_i_79__0_0;
  wire q3_reg_i_79__0_n_0;
  wire q3_reg_i_7_n_0;
  wire q3_reg_i_80__0_n_0;
  wire q3_reg_i_81__0_n_0;
  wire q3_reg_i_82_n_0;
  wire q3_reg_i_83__0_n_0;
  wire q3_reg_i_84_0;
  wire q3_reg_i_84_1;
  wire q3_reg_i_84_n_0;
  wire q3_reg_i_85_n_0;
  wire q3_reg_i_86_0;
  wire q3_reg_i_86_n_0;
  wire q3_reg_i_87_n_0;
  wire q3_reg_i_88_n_0;
  wire q3_reg_i_89__0_n_0;
  wire q3_reg_i_8_n_0;
  wire q3_reg_i_90__0_n_0;
  wire q3_reg_i_91_n_0;
  wire q3_reg_i_92_n_0;
  wire q3_reg_i_93_n_0;
  wire q3_reg_i_94__0_n_0;
  wire q3_reg_i_95__0_n_0;
  wire [7:0]q3_reg_i_96_0;
  wire q3_reg_i_96_n_0;
  wire q3_reg_i_97_n_0;
  wire q3_reg_i_98_n_0;
  wire q3_reg_i_99_n_0;
  wire q3_reg_i_9_n_0;
  wire [7:0]q4_reg_0;
  wire [7:0]q4_reg_1;
  wire q4_reg_2;
  wire [3:0]q4_reg_3;
  wire [1:0]q4_reg_4;
  wire [1:0]q4_reg_5;
  wire \reg_1820_reg[2] ;
  wire \reg_1820_reg[4] ;
  wire \reg_1820_reg[5] ;
  wire \reg_1825[0]_i_2_n_0 ;
  wire \reg_1825[1]_i_2_n_0 ;
  wire \reg_1825[2]_i_2_n_0 ;
  wire \reg_1825[3]_i_2_n_0 ;
  wire \reg_1825[4]_i_2_n_0 ;
  wire \reg_1825[5]_i_2_n_0 ;
  wire \reg_1825[6]_i_2_n_0 ;
  wire \reg_1825[7]_i_3_n_0 ;
  wire \reg_1825_reg[7] ;
  wire \reg_1832_reg[1] ;
  wire \reg_1832_reg[4] ;
  wire \reg_1839_reg[3] ;
  wire \reg_1846[0]_i_2_n_0 ;
  wire \reg_1846[1]_i_2_n_0 ;
  wire \reg_1846[2]_i_2_n_0 ;
  wire \reg_1846[3]_i_2_n_0 ;
  wire \reg_1846[4]_i_2_n_0 ;
  wire \reg_1846[5]_i_2_n_0 ;
  wire \reg_1846[6]_i_2_n_0 ;
  wire \reg_1846[7]_i_5_n_0 ;
  wire \reg_1846_reg[3] ;
  wire \reg_1846_reg[3]_0 ;
  wire [4:0]\reg_1846_reg[7] ;
  wire \reg_1846_reg[7]_0 ;
  wire \reg_1846_reg[7]_1 ;
  wire \reg_1862[0]_i_2_n_0 ;
  wire \reg_1862[1]_i_2_n_0 ;
  wire \reg_1862[2]_i_2_n_0 ;
  wire \reg_1862[3]_i_2_n_0 ;
  wire \reg_1862[4]_i_2_n_0 ;
  wire \reg_1862[5]_i_2_n_0 ;
  wire \reg_1862[5]_i_3_n_0 ;
  wire \reg_1862[6]_i_2_n_0 ;
  wire \reg_1862[7]_i_4_n_0 ;
  wire \reg_1862[7]_i_5_n_0 ;
  wire \reg_1862_reg[0] ;
  wire \reg_1862_reg[3] ;
  wire \reg_1862_reg[7] ;
  wire \reg_1862_reg[7]_0 ;
  wire \reg_1870[0]_i_2_n_0 ;
  wire \reg_1870[1]_i_2_n_0 ;
  wire \reg_1870[2]_i_2_n_0 ;
  wire \reg_1870[3]_i_2_n_0 ;
  wire \reg_1870[4]_i_2_n_0 ;
  wire \reg_1870[5]_i_2_n_0 ;
  wire \reg_1870[6]_i_2_n_0 ;
  wire \reg_1870[7]_i_4_n_0 ;
  wire [0:0]\reg_1870_reg[5] ;
  wire [0:0]\reg_1870_reg[5]_0 ;
  wire [0:0]\reg_1877_reg[0] ;
  wire [2:0]\reg_1877_reg[3] ;
  wire [2:0]\reg_1877_reg[6] ;
  wire [3:0]\reg_1877_reg[6]_0 ;
  wire [2:0]\reg_1877_reg[7] ;
  wire \reg_1877_reg[7]_0 ;
  wire \reg_1883_reg[5] ;
  wire \reg_1883_reg[6] ;
  wire \reg_1883_reg[7] ;
  wire [1:0]\reg_1901_reg[6] ;
  wire [2:0]\reg_1901_reg[6]_0 ;
  wire [1:0]\reg_1901_reg[7] ;
  wire [5:0]\reg_1901_reg[7]_0 ;
  wire \tmp_389_reg_24410_reg[0] ;
  wire \tmp_549_reg_25116_reg[0] ;
  wire \tmp_559_reg_25142_reg[0] ;
  wire \trunc_ln127_110_reg_23642_reg[3] ;
  wire \trunc_ln127_110_reg_23642_reg[4] ;
  wire \trunc_ln127_114_reg_23664_reg[1] ;
  wire \trunc_ln127_114_reg_23664_reg[2] ;
  wire \trunc_ln127_114_reg_23664_reg[2]_0 ;
  wire \trunc_ln127_114_reg_23664_reg[5] ;
  wire \trunc_ln127_137_reg_23868_reg[6] ;
  wire \trunc_ln127_139_reg_23878_reg[6] ;
  wire \trunc_ln127_177_reg_24232_reg[1] ;
  wire \trunc_ln127_190_reg_24338_reg[6] ;
  wire \trunc_ln127_194_reg_24405_reg[0] ;
  wire \trunc_ln127_194_reg_24405_reg[3] ;
  wire \trunc_ln127_194_reg_24405_reg[4] ;
  wire \trunc_ln127_194_reg_24405_reg[5] ;
  wire \trunc_ln127_194_reg_24405_reg[6] ;
  wire \trunc_ln127_210_reg_24525_reg[3] ;
  wire \trunc_ln127_210_reg_24525_reg[4] ;
  wire \trunc_ln127_214_reg_24547_reg[5] ;
  wire \trunc_ln127_234_reg_24735_reg[1] ;
  wire \trunc_ln127_234_reg_24735_reg[1]_0 ;
  wire \trunc_ln127_234_reg_24735_reg[2] ;
  wire \trunc_ln127_237_reg_24751_reg[5] ;
  wire \trunc_ln127_250_reg_24901_reg[3] ;
  wire \trunc_ln127_250_reg_24901_reg[4] ;
  wire \trunc_ln127_254_reg_24923_reg[1] ;
  wire \trunc_ln127_254_reg_24923_reg[1]_0 ;
  wire \trunc_ln127_254_reg_24923_reg[2] ;
  wire \trunc_ln127_254_reg_24923_reg[2]_0 ;
  wire \trunc_ln127_254_reg_24923_reg[5] ;
  wire \trunc_ln127_254_reg_24923_reg[6] ;
  wire \trunc_ln127_270_reg_25089_reg[1] ;
  wire \trunc_ln127_270_reg_25089_reg[1]_0 ;
  wire \trunc_ln127_270_reg_25089_reg[2] ;
  wire \trunc_ln127_270_reg_25089_reg[2]_0 ;
  wire \trunc_ln127_270_reg_25089_reg[3] ;
  wire \trunc_ln127_279_reg_25137_reg[5] ;
  wire \trunc_ln127_290_reg_25277_reg[1] ;
  wire \trunc_ln127_290_reg_25277_reg[1]_0 ;
  wire \trunc_ln127_290_reg_25277_reg[2] ;
  wire \trunc_ln127_294_reg_25299_reg[3] ;
  wire \trunc_ln127_294_reg_25299_reg[4] ;
  wire \trunc_ln127_294_reg_25299_reg[5] ;
  wire \trunc_ln127_294_reg_25299_reg[6] ;
  wire \trunc_ln127_310_reg_25465_reg[5] ;
  wire \trunc_ln127_310_reg_25465_reg[6] ;
  wire \trunc_ln127_319_reg_25513_reg[2] ;
  wire \trunc_ln127_319_reg_25513_reg[2]_0 ;
  wire [6:0]\trunc_ln127_337_reg_25671_reg[6] ;
  wire \trunc_ln127_70_reg_23266_reg[1] ;
  wire \trunc_ln127_74_reg_23288_reg[0] ;
  wire \trunc_ln127_74_reg_23288_reg[4] ;
  wire \trunc_ln127_90_reg_23454_reg[3] ;
  wire \trunc_ln127_90_reg_23454_reg[4] ;
  wire \trunc_ln127_94_reg_23476_reg[0] ;
  wire \trunc_ln127_94_reg_23476_reg[2] ;
  wire [5:0]x_assign_102_reg_24204;
  wire [3:0]x_assign_105_reg_24226;
  wire [5:0]x_assign_112_reg_24332;
  wire \x_assign_112_reg_24332_reg[3] ;
  wire [7:0]\x_assign_112_reg_24332_reg[7] ;
  wire [7:0]x_assign_114_reg_24348;
  wire [7:0]\x_assign_114_reg_24348_reg[7] ;
  wire \x_assign_115_reg_24400_reg[0] ;
  wire \x_assign_115_reg_24400_reg[1] ;
  wire [7:0]x_assign_117_reg_24354;
  wire \x_assign_117_reg_24354_reg[2] ;
  wire [7:0]x_assign_120_reg_24267;
  wire [7:0]\x_assign_120_reg_24267_reg[6] ;
  wire [7:0]\x_assign_120_reg_24267_reg[6]_0 ;
  wire [7:0]x_assign_126_reg_24535;
  wire \x_assign_126_reg_24535_reg[0] ;
  wire \x_assign_126_reg_24535_reg[1] ;
  wire \x_assign_126_reg_24535_reg[3] ;
  wire [5:0]x_assign_127_reg_24541;
  wire \x_assign_127_reg_24541_reg[2] ;
  wire \x_assign_127_reg_24541_reg[6] ;
  wire [5:0]x_assign_129_reg_24557;
  wire [3:0]x_assign_132_reg_24425;
  wire [7:0]x_assign_134_reg_24436;
  wire [2:0]\x_assign_134_reg_24436_reg[4] ;
  wire [6:0]x_assign_136_reg_24707;
  wire [4:0]x_assign_138_reg_24723;
  wire \x_assign_138_reg_24723_reg[0] ;
  wire \x_assign_138_reg_24723_reg[1] ;
  wire \x_assign_138_reg_24723_reg[7] ;
  wire [4:0]x_assign_139_reg_24729;
  wire [5:0]x_assign_141_reg_24745;
  wire \x_assign_141_reg_24745_reg[0] ;
  wire \x_assign_141_reg_24745_reg[3] ;
  wire [7:0]x_assign_144_reg_24583;
  wire [3:0]x_assign_146_reg_24605;
  wire [0:0]x_assign_147_reg_24621;
  wire [7:0]x_assign_150_reg_24911;
  wire \x_assign_150_reg_24911_reg[0] ;
  wire \x_assign_150_reg_24911_reg[1] ;
  wire [5:0]x_assign_151_reg_24917;
  wire \x_assign_151_reg_24917_reg[7] ;
  wire [5:0]x_assign_153_reg_24933;
  wire [3:0]x_assign_156_reg_24771;
  wire [3:0]x_assign_157_reg_24777;
  wire [6:0]x_assign_158_reg_24793;
  wire [0:0]x_assign_159_reg_24809;
  wire [6:0]x_assign_160_reg_25083;
  wire [4:0]x_assign_162_reg_25099;
  wire \x_assign_162_reg_25099_reg[0] ;
  wire \x_assign_162_reg_25099_reg[1] ;
  wire [4:0]x_assign_163_reg_25105;
  wire \x_assign_163_reg_25105_reg[7] ;
  wire [5:0]x_assign_165_reg_25121;
  wire [7:0]x_assign_168_reg_24959;
  wire [5:0]x_assign_16_reg_22892;
  wire \x_assign_16_reg_22892_reg[3] ;
  wire [3:0]x_assign_170_reg_24981;
  wire [0:0]x_assign_171_reg_24997;
  wire [4:0]x_assign_174_reg_25287;
  wire \x_assign_174_reg_25287_reg[1] ;
  wire [4:0]x_assign_175_reg_25293;
  wire \x_assign_175_reg_25293_reg[3] ;
  wire \x_assign_175_reg_25293_reg[6] ;
  wire [5:0]x_assign_177_reg_25309;
  wire [3:0]x_assign_180_reg_25147;
  wire [3:0]x_assign_181_reg_25153;
  wire [6:0]x_assign_182_reg_25169;
  wire [0:0]x_assign_183_reg_25185;
  wire [5:0]x_assign_184_reg_25459;
  wire [5:0]x_assign_186_reg_25475;
  wire \x_assign_186_reg_25475_reg[2] ;
  wire [5:0]x_assign_187_reg_25481;
  wire \x_assign_187_reg_25481_reg[0] ;
  wire \x_assign_187_reg_25481_reg[1] ;
  wire \x_assign_187_reg_25481_reg[6] ;
  wire \x_assign_187_reg_25481_reg[7] ;
  wire [5:0]x_assign_189_reg_25497;
  wire \x_assign_189_reg_25497_reg[2] ;
  wire \x_assign_189_reg_25497_reg[6] ;
  wire [7:0]x_assign_18_reg_22937;
  wire [7:0]\x_assign_18_reg_22937_reg[5] ;
  wire [7:0]x_assign_192_reg_25340;
  wire [3:0]x_assign_194_reg_25362;
  wire [0:0]x_assign_195_reg_25378;
  wire [7:0]x_assign_198_reg_25643;
  wire [5:0]x_assign_199_reg_25649;
  wire [6:0]\x_assign_199_reg_25649_reg[7] ;
  wire [5:0]x_assign_201_reg_25665;
  wire [7:0]x_assign_21_reg_22846;
  wire \x_assign_21_reg_22846_reg[2] ;
  wire [6:0]x_assign_28_reg_23088;
  wire \x_assign_30_reg_23100_reg[2] ;
  wire \x_assign_30_reg_23100_reg[3] ;
  wire \x_assign_31_reg_23106_reg[0] ;
  wire \x_assign_31_reg_23106_reg[0]_0 ;
  wire \x_assign_31_reg_23106_reg[1] ;
  wire \x_assign_31_reg_23106_reg[1]_0 ;
  wire [4:0]x_assign_33_reg_23118;
  wire [3:0]x_assign_36_reg_22994;
  wire [7:0]x_assign_38_reg_23005;
  wire [0:0]\x_assign_38_reg_23005_reg[5] ;
  wire [7:0]x_assign_40_reg_23260;
  wire \x_assign_43_reg_23282_reg[0] ;
  wire [5:0]x_assign_45_reg_23298;
  wire [2:0]x_assign_49_fu_5856_p3;
  wire [4:0]x_assign_49_reg_23142;
  wire [7:0]x_assign_50_reg_23158;
  wire [0:0]x_assign_51_reg_23174;
  wire [6:0]x_assign_52_reg_23448;
  wire \x_assign_54_reg_23464_reg[2] ;
  wire \x_assign_54_reg_23464_reg[2]_0 ;
  wire \x_assign_55_reg_23470_reg[0] ;
  wire \x_assign_55_reg_23470_reg[1] ;
  wire \x_assign_55_reg_23470_reg[1]_0 ;
  wire \x_assign_55_reg_23470_reg[3] ;
  wire [4:0]x_assign_57_reg_23486;
  wire \x_assign_57_reg_23486_reg[3] ;
  wire [4:0]x_assign_61_reg_23330;
  wire [7:0]x_assign_62_reg_23346;
  wire [0:0]x_assign_63_reg_23362;
  wire [7:0]x_assign_64_reg_23636;
  wire \x_assign_64_reg_23636_reg[2] ;
  wire \x_assign_67_reg_23658_reg[0] ;
  wire \x_assign_67_reg_23658_reg[1] ;
  wire [5:0]x_assign_69_reg_23674;
  wire [4:0]x_assign_73_reg_23518;
  wire [7:0]x_assign_74_reg_23534;
  wire [0:0]x_assign_75_reg_23550;
  wire [7:0]x_assign_76_reg_23824;
  wire \x_assign_76_reg_23824_reg[2] ;
  wire \x_assign_76_reg_23824_reg[3] ;
  wire \x_assign_76_reg_23824_reg[4] ;
  wire \x_assign_76_reg_23824_reg[5] ;
  wire \x_assign_79_reg_23846_reg[2] ;
  wire \x_assign_79_reg_23846_reg[3] ;
  wire [5:0]x_assign_81_reg_23862;
  wire \x_assign_81_reg_23862_reg[0] ;
  wire \x_assign_81_reg_23862_reg[1] ;
  wire [4:0]x_assign_85_reg_23706;
  wire [7:0]x_assign_86_reg_23722;
  wire [0:0]x_assign_87_reg_23738;
  wire [7:0]x_assign_88_reg_24012;
  wire \x_assign_88_reg_24012_reg[3] ;
  wire \x_assign_88_reg_24012_reg[4] ;
  wire \x_assign_88_reg_24012_reg[5] ;
  wire [1:0]x_assign_90_reg_24028;
  wire \x_assign_90_reg_24028_reg[6] ;
  wire \x_assign_93_reg_24050_reg[2] ;
  wire [4:0]x_assign_97_reg_23894;
  wire [7:0]x_assign_98_reg_23910;
  wire [0:0]\x_assign_98_reg_23910_reg[1] ;
  wire [6:0]\x_assign_98_reg_23910_reg[7] ;
  wire [0:0]x_assign_99_reg_23926;
  wire [7:0]\xor_ln117_107_reg_23596_reg[7] ;
  wire [3:0]\xor_ln117_108_reg_23601_reg[3] ;
  wire [3:0]\xor_ln117_108_reg_23601_reg[3]_0 ;
  wire [6:0]\xor_ln117_108_reg_23601_reg[7] ;
  wire [3:0]\xor_ln117_109_reg_23606_reg[5] ;
  wire [0:0]\xor_ln117_110_reg_23611_reg[3] ;
  wire \xor_ln117_11_reg_22653_reg[5] ;
  wire \xor_ln117_11_reg_22653_reg[6] ;
  wire \xor_ln117_11_reg_22653_reg[7] ;
  wire \xor_ln117_123_reg_23784_reg[2] ;
  wire [3:0]\xor_ln117_123_reg_23784_reg[3] ;
  wire [3:0]\xor_ln117_123_reg_23784_reg[3]_0 ;
  wire [4:0]\xor_ln117_123_reg_23784_reg[4] ;
  wire \xor_ln117_123_reg_23784_reg[6] ;
  wire [2:0]\xor_ln117_125_reg_23794_reg[3] ;
  wire [3:0]\xor_ln117_125_reg_23794_reg[5] ;
  wire \xor_ln117_125_reg_23794_reg[6] ;
  wire \xor_ln117_125_reg_23794_reg[7] ;
  wire [7:0]\xor_ln117_125_reg_23794_reg[7]_0 ;
  wire [2:0]\xor_ln117_139_reg_23972_reg[3] ;
  wire [3:0]\xor_ln117_139_reg_23972_reg[3]_0 ;
  wire [3:0]\xor_ln117_139_reg_23972_reg[3]_1 ;
  wire \xor_ln117_139_reg_23972_reg[4] ;
  wire [2:0]\xor_ln117_139_reg_23972_reg[4]_0 ;
  wire [2:0]\xor_ln117_139_reg_23972_reg[4]_1 ;
  wire \xor_ln117_139_reg_23972_reg[5] ;
  wire \xor_ln117_139_reg_23972_reg[7] ;
  wire [7:0]\xor_ln117_139_reg_23972_reg[7]_0 ;
  wire [7:0]\xor_ln117_139_reg_23972_reg[7]_1 ;
  wire [7:0]\xor_ln117_139_reg_23972_reg[7]_2 ;
  wire \xor_ln117_141_reg_23982_reg[0] ;
  wire \xor_ln117_141_reg_23982_reg[1] ;
  wire \xor_ln117_141_reg_23982_reg[2] ;
  wire \xor_ln117_141_reg_23982_reg[3] ;
  wire [3:0]\xor_ln117_141_reg_23982_reg[5] ;
  wire \xor_ln117_141_reg_23982_reg[7] ;
  wire [7:0]\xor_ln117_141_reg_23982_reg[7]_0 ;
  wire [7:0]\xor_ln117_141_reg_23982_reg[7]_1 ;
  wire \xor_ln117_14_reg_22679_reg[0] ;
  wire \xor_ln117_14_reg_22679_reg[6] ;
  wire \xor_ln117_14_reg_22679_reg[7] ;
  wire \xor_ln117_155_reg_24160_reg[4] ;
  wire \xor_ln117_155_reg_24160_reg[5] ;
  wire \xor_ln117_155_reg_24160_reg[6] ;
  wire \xor_ln117_157_reg_24171_reg[1] ;
  wire \xor_ln117_157_reg_24171_reg[5] ;
  wire \xor_ln117_157_reg_24171_reg[6] ;
  wire \xor_ln117_157_reg_24171_reg[7] ;
  wire [3:0]\xor_ln117_158_reg_24177_reg[3] ;
  wire [7:0]\xor_ln117_158_reg_24177_reg[7] ;
  wire \xor_ln117_164_reg_24415_reg[2] ;
  wire \xor_ln117_164_reg_24415_reg[3] ;
  wire \xor_ln117_164_reg_24415_reg[4] ;
  wire [3:0]\xor_ln117_164_reg_24415_reg[5] ;
  wire [3:0]\xor_ln117_164_reg_24415_reg[5]_0 ;
  wire [7:0]\xor_ln117_164_reg_24415_reg[7] ;
  wire [7:0]\xor_ln117_164_reg_24415_reg[7]_0 ;
  wire [7:0]\xor_ln117_166_reg_24420_reg[7] ;
  wire \xor_ln117_171_reg_24303_reg[4] ;
  wire \xor_ln117_171_reg_24303_reg[6] ;
  wire \xor_ln117_171_reg_24303_reg[6]_0 ;
  wire \xor_ln117_171_reg_24303_reg[7] ;
  wire \xor_ln117_172_reg_24309[0]_i_2_n_0 ;
  wire \xor_ln117_172_reg_24309[1]_i_2_n_0 ;
  wire \xor_ln117_172_reg_24309[3]_i_2_n_0 ;
  wire \xor_ln117_172_reg_24309[4]_i_2_n_0 ;
  wire \xor_ln117_172_reg_24309[5]_i_2_n_0 ;
  wire \xor_ln117_172_reg_24309[6]_i_2_n_0 ;
  wire \xor_ln117_172_reg_24309[7]_i_2_n_0 ;
  wire [3:0]\xor_ln117_172_reg_24309_reg[3] ;
  wire [3:0]\xor_ln117_172_reg_24309_reg[5] ;
  wire [7:0]\xor_ln117_172_reg_24309_reg[7] ;
  wire [7:0]\xor_ln117_172_reg_24309_reg[7]_0 ;
  wire \xor_ln117_173_reg_24315[4]_i_3_n_0 ;
  wire \xor_ln117_173_reg_24315_reg[0] ;
  wire \xor_ln117_173_reg_24315_reg[0]_0 ;
  wire \xor_ln117_173_reg_24315_reg[1] ;
  wire \xor_ln117_173_reg_24315_reg[1]_0 ;
  wire \xor_ln117_173_reg_24315_reg[2] ;
  wire \xor_ln117_173_reg_24315_reg[3] ;
  wire \xor_ln117_173_reg_24315_reg[4] ;
  wire \xor_ln117_173_reg_24315_reg[4]_0 ;
  wire \xor_ln117_173_reg_24315_reg[5] ;
  wire \xor_ln117_173_reg_24315_reg[6] ;
  wire \xor_ln117_173_reg_24315_reg[6]_0 ;
  wire \xor_ln117_173_reg_24315_reg[7] ;
  wire \xor_ln117_173_reg_24315_reg[7]_0 ;
  wire \xor_ln117_174_reg_24321_reg[2] ;
  wire [2:0]\xor_ln117_174_reg_24321_reg[4] ;
  wire [6:0]\xor_ln117_174_reg_24321_reg[7] ;
  wire [3:0]\xor_ln117_187_reg_24489_reg[3] ;
  wire [2:0]\xor_ln117_187_reg_24489_reg[4] ;
  wire \xor_ln117_187_reg_24489_reg[5] ;
  wire \xor_ln117_187_reg_24489_reg[7] ;
  wire [7:0]\xor_ln117_187_reg_24489_reg[7]_0 ;
  wire [7:0]\xor_ln117_187_reg_24489_reg[7]_1 ;
  wire \xor_ln117_188_reg_24457[0]_i_2_n_0 ;
  wire \xor_ln117_188_reg_24457[1]_i_2_n_0 ;
  wire \xor_ln117_188_reg_24457_reg[3] ;
  wire \xor_ln117_188_reg_24457_reg[4] ;
  wire [7:0]\xor_ln117_189_reg_24494_reg[7] ;
  wire [7:0]\xor_ln117_189_reg_24494_reg[7]_0 ;
  wire [7:0]\xor_ln117_189_reg_24494_reg[7]_1 ;
  wire \xor_ln117_190_reg_24463[2]_i_3_n_0 ;
  wire \xor_ln117_190_reg_24463[4]_i_2_n_0 ;
  wire \xor_ln117_190_reg_24463_reg[2] ;
  wire \xor_ln117_190_reg_24463_reg[3] ;
  wire \xor_ln117_190_reg_24463_reg[5] ;
  wire \xor_ln117_203_reg_24667_reg[4] ;
  wire [7:0]\xor_ln117_203_reg_24667_reg[7] ;
  wire \xor_ln117_205_reg_24677_reg[0] ;
  wire \xor_ln117_205_reg_24677_reg[1] ;
  wire [3:0]\xor_ln117_205_reg_24677_reg[3] ;
  wire [7:0]\xor_ln117_205_reg_24677_reg[7] ;
  wire [5:0]\xor_ln117_21_reg_22795_reg[7] ;
  wire \xor_ln117_220_reg_24860_reg[4] ;
  wire \xor_ln117_220_reg_24860_reg[5] ;
  wire \xor_ln117_222_reg_24870_reg[0] ;
  wire \xor_ln117_222_reg_24870_reg[1] ;
  wire \xor_ln117_222_reg_24870_reg[7] ;
  wire [7:0]\xor_ln117_235_reg_25043_reg[7] ;
  wire [3:0]\xor_ln117_237_reg_25053_reg[3] ;
  wire [7:0]\xor_ln117_237_reg_25053_reg[7] ;
  wire [7:0]\xor_ln117_237_reg_25053_reg[7]_0 ;
  wire [7:0]\xor_ln117_253_reg_25241_reg[7] ;
  wire [7:0]\xor_ln117_253_reg_25241_reg[7]_0 ;
  wire [3:0]\xor_ln117_269_reg_25429_reg[3] ;
  wire [2:0]\xor_ln117_269_reg_25429_reg[4] ;
  wire [7:0]\xor_ln117_269_reg_25429_reg[7] ;
  wire [7:0]\xor_ln117_269_reg_25429_reg[7]_0 ;
  wire [3:0]\xor_ln117_276_reg_25691_reg[5] ;
  wire [7:0]\xor_ln117_276_reg_25691_reg[7] ;
  wire [7:0]\xor_ln117_276_reg_25691_reg[7]_0 ;
  wire [7:0]\xor_ln117_278_reg_25701_reg[7] ;
  wire [7:0]\xor_ln117_296_reg_25612_reg[7] ;
  wire [7:0]\xor_ln117_298_reg_25622_reg[7] ;
  wire \xor_ln117_29_reg_22807_reg[5] ;
  wire \xor_ln117_30_reg_22813_reg[0] ;
  wire \xor_ln117_30_reg_22813_reg[1] ;
  wire \xor_ln117_30_reg_22813_reg[3] ;
  wire \xor_ln117_30_reg_22813_reg[6] ;
  wire \xor_ln117_30_reg_22813_reg[7] ;
  wire \xor_ln117_37_reg_22984_reg[3] ;
  wire \xor_ln117_37_reg_22984_reg[4] ;
  wire [3:0]\xor_ln117_37_reg_22984_reg[5] ;
  wire [3:0]\xor_ln117_37_reg_22984_reg[5]_0 ;
  wire [7:0]\xor_ln117_37_reg_22984_reg[7] ;
  wire [7:0]\xor_ln117_37_reg_22984_reg[7]_0 ;
  wire [7:0]\xor_ln117_39_reg_22989_reg[7] ;
  wire \xor_ln117_44_reg_22908_reg[4] ;
  wire \xor_ln117_44_reg_22908_reg[5] ;
  wire \xor_ln117_44_reg_22908_reg[7] ;
  wire \xor_ln117_45_reg_22914_reg[4] ;
  wire \xor_ln117_45_reg_22914_reg[4]_0 ;
  wire \xor_ln117_45_reg_22914_reg[5] ;
  wire \xor_ln117_45_reg_22914_reg[7] ;
  wire [5:0]\xor_ln117_45_reg_22914_reg[7]_0 ;
  wire \xor_ln117_46_reg_22920_reg[0] ;
  wire \xor_ln117_46_reg_22920_reg[3] ;
  wire \xor_ln117_46_reg_22920_reg[6] ;
  wire [5:0]\xor_ln117_47_reg_22926_reg[1] ;
  wire \xor_ln117_47_reg_22926_reg[2] ;
  wire \xor_ln117_47_reg_22926_reg[3] ;
  wire \xor_ln117_47_reg_22926_reg[4] ;
  wire \xor_ln117_47_reg_22926_reg[5] ;
  wire [6:0]\xor_ln117_47_reg_22926_reg[6] ;
  wire [7:0]\xor_ln117_47_reg_22926_reg[7] ;
  wire \xor_ln117_47_reg_22926_reg[7]_0 ;
  wire \xor_ln117_5_reg_22626_reg[4] ;
  wire \xor_ln117_5_reg_22626_reg[5] ;
  wire [2:0]\xor_ln117_60_reg_23058_reg[2] ;
  wire [6:0]\xor_ln117_60_reg_23058_reg[7] ;
  wire \xor_ln117_61_reg_23026[2]_i_2_n_0 ;
  wire \xor_ln117_61_reg_23026[3]_i_2_n_0 ;
  wire \xor_ln117_61_reg_23026[4]_i_2_n_0 ;
  wire [0:0]\xor_ln117_61_reg_23026_reg[2] ;
  wire \xor_ln117_61_reg_23026_reg[2]_0 ;
  wire \xor_ln117_61_reg_23026_reg[3] ;
  wire \xor_ln117_61_reg_23026_reg[4] ;
  wire \xor_ln117_62_reg_23063_reg[0] ;
  wire \xor_ln117_62_reg_23063_reg[1] ;
  wire \xor_ln117_62_reg_23063_reg[6] ;
  wire \xor_ln117_62_reg_23063_reg[7] ;
  wire [7:0]\xor_ln117_62_reg_23063_reg[7]_0 ;
  wire \xor_ln117_63_reg_23032[3]_i_3_n_0 ;
  wire \xor_ln117_63_reg_23032_reg[3] ;
  wire [7:0]\xor_ln117_63_reg_23032_reg[7] ;
  wire \xor_ln117_75_reg_23220_reg[0] ;
  wire [6:0]\xor_ln117_75_reg_23220_reg[6] ;
  wire [3:0]\xor_ln117_76_reg_23225_reg[3] ;
  wire [3:0]\xor_ln117_76_reg_23225_reg[3]_0 ;
  wire [6:0]\xor_ln117_76_reg_23225_reg[7] ;
  wire [2:0]\xor_ln117_77_reg_23230_reg[3] ;
  wire \xor_ln117_77_reg_23230_reg[4] ;
  wire [3:0]\xor_ln117_77_reg_23230_reg[5] ;
  wire \xor_ln117_77_reg_23230_reg[6] ;
  wire \xor_ln117_77_reg_23230_reg[7] ;
  wire [6:0]\xor_ln117_77_reg_23230_reg[7]_0 ;
  wire [7:0]\xor_ln117_835_reg_25778_reg[4] ;
  wire [0:0]\xor_ln117_92_reg_23413_reg[0] ;
  wire [0:0]\xor_ln117_92_reg_23413_reg[0]_0 ;
  wire [2:0]\xor_ln117_92_reg_23413_reg[7] ;
  wire [2:0]\xor_ln117_93_reg_23418_reg[3] ;
  wire [2:0]\xor_ln117_93_reg_23418_reg[5] ;
  wire [7:0]\xor_ln117_93_reg_23418_reg[7] ;
  wire \xor_ln117_94_reg_23423_reg[1] ;
  wire \xor_ln117_94_reg_23423_reg[6] ;
  wire \xor_ln117_94_reg_23423_reg[7] ;
  wire [5:0]\z_130_reg_25335_reg[7] ;
  wire [15:8]NLW_q1_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q3_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q3_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q3_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q3_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q4_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q4_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q4_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q4_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln127_12_reg_22978[2]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[5]),
        .O(q3_reg_10[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln127_12_reg_22978[3]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(q3_reg_0[0]),
        .I2(q3_reg_0[6]),
        .O(q3_reg_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \or_ln127_12_reg_22978[4]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(q3_reg_0[7]),
        .I2(q3_reg_0[1]),
        .I3(q3_reg_0[6]),
        .O(q3_reg_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln127_12_reg_22978[5]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[2]),
        .I2(q3_reg_0[6]),
        .O(q3_reg_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln127_25_reg_23016[2]_i_1 
       (.I0(DOBDO[0]),
        .I1(DOBDO[6]),
        .O(q1_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln127_25_reg_23016[3]_i_1 
       (.I0(DOBDO[6]),
        .I1(DOBDO[7]),
        .I2(DOBDO[1]),
        .O(q1_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln127_25_reg_23016[4]_i_1 
       (.I0(DOBDO[6]),
        .I1(DOBDO[2]),
        .I2(DOBDO[7]),
        .O(q1_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln127_25_reg_23016[5]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[3]),
        .O(q1_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln127_89_reg_24447[2]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[0]),
        .O(q3_reg_13[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln127_89_reg_24447[3]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[1]),
        .I2(q3_reg_0[6]),
        .O(q3_reg_13[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln127_89_reg_24447[5]_i_1 
       (.I0(q3_reg_0[3]),
        .I1(q3_reg_0[7]),
        .O(q3_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    q0_reg_i_102
       (.I0(Q[13]),
        .I1(Q[11]),
        .I2(q1_reg_47),
        .O(\ap_CS_fsm_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    q0_reg_i_104
       (.I0(Q[5]),
        .I1(q1_reg_47),
        .I2(Q[7]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_109
       (.I0(Q[13]),
        .I1(q1_reg_47),
        .O(\ap_CS_fsm_reg[13] ));
  LUT5 #(
    .INIT(32'hFF575757)) 
    q0_reg_i_117
       (.I0(\reg_1825_reg[7] ),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter2_reg_rep_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    q0_reg_i_143
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(\reg_1825_reg[7] ),
        .I3(Q[6]),
        .O(\ap_CS_fsm_reg[10] ));
  LUT6 #(
    .INIT(64'h0057005700575757)) 
    q0_reg_i_70
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\reg_1825_reg[7] ),
        .I4(Q[12]),
        .I5(Q[14]),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({1'b0,1'b0,q1_reg_i_3_n_0,q1_reg_i_4_n_0,q1_reg_i_5_n_0,q1_reg_i_6_n_0,q1_reg_i_7_n_0,q1_reg_i_8_n_0,q1_reg_i_9_n_0,q1_reg_i_10_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q1_reg_i_11_n_0,q1_reg_i_12_n_0,q1_reg_i_13_n_0,q1_reg_i_14_n_0,q1_reg_i_15_n_0,q1_reg_i_16_n_0,q1_reg_i_17_n_0,q1_reg_i_18_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q1_reg_DOADO_UNCONNECTED[15:8],DOADO[4:1],\^q1_reg ,DOADO[0]}),
        .DOBDO({NLW_q1_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce1),
        .ENBWREN(clefia_s0_ce2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    q1_reg_i_1
       (.I0(q1_reg_28),
        .I1(ap_enable_reg_pp0_iter1_reg_rep__0_0),
        .I2(q1_reg_i_21_n_0),
        .I3(q1_reg_29),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(q1_reg_19),
        .O(clefia_s0_ce1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    q1_reg_i_10
       (.I0(q1_reg_i_56_n_0),
        .I1(q1_reg_i_40_n_0),
        .I2(q1_reg_i_57_n_0),
        .I3(q1_reg_17),
        .I4(q1_reg_i_58_n_0),
        .I5(q1_reg_i_59_n_0),
        .O(q1_reg_i_10_n_0));
  LUT5 #(
    .INIT(32'h8F888888)) 
    q1_reg_i_100
       (.I0(\reg_1825_reg[7] ),
        .I1(Q[0]),
        .I2(q1_reg_31),
        .I3(Q[13]),
        .I4(q3_reg_17),
        .O(q1_reg_i_100_n_0));
  LUT5 #(
    .INIT(32'hEB00AA00)) 
    q1_reg_i_101
       (.I0(Q[11]),
        .I1(\xor_ln117_44_reg_22908_reg[7] ),
        .I2(q1_reg_i_205_n_0),
        .I3(q1_reg_47),
        .I4(Q[9]),
        .O(q1_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'hFFF0F0FFF2F2F2F2)) 
    q1_reg_i_102
       (.I0(q1_reg_i_26_1[7]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(q3_reg_23),
        .I3(q1_reg_i_26_3),
        .I4(q1_reg_i_206_n_0),
        .I5(q1_reg_i_121_n_0),
        .O(q1_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_103
       (.I0(\or_ln127_12_reg_22978_reg[1]_1 ),
        .I1(x_assign_38_reg_23005[6]),
        .I2(x_assign_36_reg_22994[3]),
        .I3(x_assign_38_reg_23005[7]),
        .I4(q1_reg_i_26_4[7]),
        .I5(\xor_ln117_276_reg_25691_reg[7] [7]),
        .O(q1_reg_i_103_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q1_reg_i_104
       (.I0(Q[5]),
        .I1(q1_reg_47),
        .I2(Q[3]),
        .O(q1_reg_i_104_n_0));
  LUT5 #(
    .INIT(32'hEBAA0000)) 
    q1_reg_i_105
       (.I0(Q[9]),
        .I1(q1_reg_i_26_2),
        .I2(q1_reg_i_207_n_0),
        .I3(Q[7]),
        .I4(q1_reg_47),
        .O(q1_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF90)) 
    q1_reg_i_106
       (.I0(q1_reg_i_26_0),
        .I1(q1_reg_i_208_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I3(\ap_CS_fsm_reg[13] ),
        .I4(q1_reg_19),
        .I5(q1_reg_18),
        .O(q1_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_107
       (.I0(\trunc_ln127_190_reg_24338_reg[6] ),
        .I1(x_assign_134_reg_24436[6]),
        .I2(x_assign_132_reg_24425[3]),
        .I3(x_assign_134_reg_24436[7]),
        .I4(\xor_ln117_276_reg_25691_reg[7] [7]),
        .I5(q1_reg_i_27_0[7]),
        .O(q1_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_108
       (.I0(\x_assign_151_reg_24917_reg[7] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [7]),
        .I2(x_assign_170_reg_24981[3]),
        .I3(x_assign_168_reg_24959[7]),
        .I4(or_ln127_111_fu_17551_p3[7]),
        .I5(or_ln127_112_fu_17557_p3[6]),
        .O(q1_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    q1_reg_i_109
       (.I0(q3_reg_67),
        .I1(\x_assign_138_reg_24723_reg[7] ),
        .I2(q1_reg_i_209_n_0),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\xor_ln117_139_reg_23972_reg[7] ),
        .I5(q1_reg_i_210_n_0),
        .O(q1_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'hF8FFF8FFF8FFF8F8)) 
    q1_reg_i_11
       (.I0(q1_reg_45),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q1_reg_i_62_n_0),
        .I3(q1_reg_i_63_n_0),
        .I4(q1_reg_i_64_n_0),
        .I5(q1_reg_i_65_n_0),
        .O(q1_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_110
       (.I0(\xor_ln117_187_reg_24489_reg[7] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [7]),
        .I2(or_ln127_119_fu_18683_p3[3]),
        .I3(or_ln127_120_fu_18689_p3[3]),
        .I4(x_assign_180_reg_25147[3]),
        .I5(x_assign_182_reg_25169[6]),
        .O(q1_reg_i_110_n_0));
  LUT5 #(
    .INIT(32'hEB00AA00)) 
    q1_reg_i_111
       (.I0(Q[11]),
        .I1(q1_reg_i_31_2),
        .I2(q1_reg_i_211_n_0),
        .I3(q1_reg_47),
        .I4(Q[9]),
        .O(q1_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF999900F0)) 
    q1_reg_i_112
       (.I0(\or_ln127_20_reg_23112_reg[0] ),
        .I1(q1_reg_i_212_n_0),
        .I2(q1_reg_i_26_1[6]),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(q1_reg_i_121_n_0),
        .I5(q3_reg_23),
        .O(q1_reg_i_112_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hEBAA0000)) 
    q1_reg_i_113
       (.I0(Q[9]),
        .I1(q1_reg_i_31_1),
        .I2(q1_reg_i_213_n_0),
        .I3(Q[7]),
        .I4(q1_reg_47),
        .O(q1_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFFFEFEFEFE)) 
    q1_reg_i_114
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q1_reg_19),
        .I2(q1_reg_18),
        .I3(q1_reg_i_31_0),
        .I4(q1_reg_i_214_n_0),
        .I5(ap_enable_reg_pp0_iter1_reg_rep__0),
        .O(q1_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_115
       (.I0(\xor_ln117_123_reg_23784_reg[6] ),
        .I1(x_assign_134_reg_24436[5]),
        .I2(x_assign_134_reg_24436[6]),
        .I3(or_ln127_90_reg_24452[6]),
        .I4(\xor_ln117_276_reg_25691_reg[7] [6]),
        .I5(q1_reg_i_27_0[6]),
        .O(q1_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_116
       (.I0(\xor_ln117_155_reg_24160_reg[6] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [6]),
        .I2(or_ln127_104_fu_16425_p3[3]),
        .I3(or_ln127_106_fu_16437_p3[6]),
        .I4(x_assign_158_reg_24793[5]),
        .I5(x_assign_157_reg_24777[2]),
        .O(q1_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'h909090FF90FF9090)) 
    q1_reg_i_117
       (.I0(\xor_ln117_171_reg_24303_reg[6] ),
        .I1(q1_reg_i_215_n_0),
        .I2(q1_reg_57),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\x_assign_127_reg_24541_reg[6] ),
        .I5(q1_reg_i_216_n_0),
        .O(q1_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_118
       (.I0(\x_assign_175_reg_25293_reg[6] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [6]),
        .I2(or_ln127_128_fu_19821_p3[6]),
        .I3(x_assign_192_reg_25340[6]),
        .I4(or_ln127_127_fu_19815_p3[4]),
        .I5(or_ln127_128_fu_19821_p3[5]),
        .O(q1_reg_i_118_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hEB00AA00)) 
    q1_reg_i_119
       (.I0(Q[11]),
        .I1(\xor_ln117_44_reg_22908_reg[5] ),
        .I2(q1_reg_i_217_n_0),
        .I3(q1_reg_47),
        .I4(Q[9]),
        .O(q1_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'hF8FFF8FFF8FFF8F8)) 
    q1_reg_i_12
       (.I0(q1_reg_43),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q1_reg_i_67_n_0),
        .I3(q1_reg_i_68_n_0),
        .I4(q1_reg_i_69_n_0),
        .I5(q1_reg_i_70_n_0),
        .O(q1_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'hF1F1F1FFF1FFF1F1)) 
    q1_reg_i_120
       (.I0(q1_reg_i_26_1[5]),
        .I1(q1_reg_i_218_n_0),
        .I2(q3_reg_23),
        .I3(q1_reg_i_104_n_0),
        .I4(\reg_1820_reg[5] ),
        .I5(q1_reg_i_219_n_0),
        .O(q1_reg_i_120_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_121
       (.I0(Q[5]),
        .I1(q1_reg_47),
        .O(q1_reg_i_121_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEBAA0000)) 
    q1_reg_i_122
       (.I0(Q[9]),
        .I1(q1_reg_i_35_1),
        .I2(q1_reg_i_220_n_0),
        .I3(Q[7]),
        .I4(q1_reg_47),
        .O(q1_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFFFEFEFEFE)) 
    q1_reg_i_123
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q1_reg_19),
        .I2(q1_reg_18),
        .I3(q1_reg_i_35_0),
        .I4(q1_reg_i_221_n_0),
        .I5(ap_enable_reg_pp0_iter1_reg_rep__0),
        .O(q1_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'h909090FF90FF9090)) 
    q1_reg_i_124
       (.I0(\trunc_ln127_254_reg_24923_reg[6] ),
        .I1(q1_reg_i_222_n_0),
        .I2(q1_reg_57),
        .I3(q3_reg_67),
        .I4(\xor_ln117_155_reg_24160_reg[5] ),
        .I5(q1_reg_i_223_n_0),
        .O(q1_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_125
       (.I0(\xor_ln117_187_reg_24489_reg[5] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [5]),
        .I2(x_assign_181_reg_25153[1]),
        .I3(x_assign_182_reg_25169[4]),
        .I4(or_ln127_122_fu_18701_p3[5]),
        .I5(x_assign_182_reg_25169[5]),
        .O(q1_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'h96696996FFFFFFFF)) 
    q1_reg_i_126
       (.I0(q1_reg_i_39_4[2]),
        .I1(q1_reg_i_39_3[2]),
        .I2(q1_reg_i_224_n_0),
        .I3(q1_reg_i_109_0[4]),
        .I4(\xor_ln117_5_reg_22626_reg[4] ),
        .I5(q1_reg_i_121_n_0),
        .O(q1_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'h06FF0FFF06000000)) 
    q1_reg_i_127
       (.I0(\reg_1820_reg[4] ),
        .I1(q1_reg_i_225_n_0),
        .I2(Q[5]),
        .I3(q1_reg_47),
        .I4(Q[3]),
        .I5(q1_reg_i_26_1[4]),
        .O(q1_reg_i_127_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    q1_reg_i_128
       (.I0(Q[11]),
        .I1(q1_reg_47),
        .I2(Q[9]),
        .I3(Q[7]),
        .O(q1_reg_i_128_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hBBBF)) 
    q1_reg_i_129
       (.I0(Q[11]),
        .I1(q1_reg_47),
        .I2(Q[9]),
        .I3(Q[7]),
        .O(q1_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'hF2FFF2FFF2FFF2F2)) 
    q1_reg_i_13
       (.I0(ap_enable_reg_pp0_iter2_reg_rep),
        .I1(q1_reg_41),
        .I2(q1_reg_i_72_n_0),
        .I3(q1_reg_i_73_n_0),
        .I4(q1_reg_i_74_n_0),
        .I5(q1_reg_i_75_n_0),
        .O(q1_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'h7D7D7D007D007D7D)) 
    q1_reg_i_130
       (.I0(ap_enable_reg_pp0_iter1_reg_rep__0_0),
        .I1(\xor_ln117_44_reg_22908_reg[4] ),
        .I2(q1_reg_i_226_n_0),
        .I3(q1_reg_i_227_n_0),
        .I4(q1_reg_i_39_0),
        .I5(q1_reg_i_228_n_0),
        .O(q1_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    q1_reg_i_131
       (.I0(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I1(q1_reg_i_39_1[2]),
        .I2(q1_reg_i_39_2[2]),
        .I3(q1_reg_i_229_n_0),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [4]),
        .I5(\trunc_ln127_114_reg_23664_reg[5] ),
        .O(q1_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_132
       (.I0(\trunc_ln127_254_reg_24923_reg[5] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [4]),
        .I2(or_ln127_112_fu_17557_p3[4]),
        .I3(x_assign_168_reg_24959[4]),
        .I4(or_ln127_111_fu_17551_p3[4]),
        .I5(or_ln127_112_fu_17557_p3[3]),
        .O(q1_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    q1_reg_i_133
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(\xor_ln117_139_reg_23972_reg[4] ),
        .I2(q1_reg_i_230_n_0),
        .I3(q3_reg_67),
        .I4(\xor_ln117_155_reg_24160_reg[4] ),
        .I5(q1_reg_i_231_n_0),
        .O(q1_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_134
       (.I0(\xor_ln117_203_reg_24667_reg[4] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [4]),
        .I2(or_ln127_128_fu_19821_p3[4]),
        .I3(x_assign_192_reg_25340[4]),
        .I4(or_ln127_127_fu_19815_p3[3]),
        .I5(or_ln127_128_fu_19821_p3[3]),
        .O(q1_reg_i_134_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    q1_reg_i_135
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\xor_ln117_220_reg_24860_reg[4] ),
        .O(q1_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF141414FF)) 
    q1_reg_i_136
       (.I0(q1_reg_i_104_n_0),
        .I1(q1_reg_i_44_1),
        .I2(q1_reg_i_232_n_0),
        .I3(q1_reg_i_26_1[3]),
        .I4(q1_reg_i_218_n_0),
        .I5(q1_reg_i_155_n_0),
        .O(q1_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    q1_reg_i_137
       (.I0(q1_reg_i_121_n_0),
        .I1(q1_reg_i_39_3[1]),
        .I2(q1_reg_i_39_4[1]),
        .I3(q1_reg_i_233_n_0),
        .I4(q1_reg_i_109_0[3]),
        .I5(\or_ln127_19_reg_23094_reg[3] ),
        .O(q1_reg_i_137_n_0));
  LUT6 #(
    .INIT(64'hFF1414FF14141414)) 
    q1_reg_i_138
       (.I0(q1_reg_i_227_n_0),
        .I1(q1_reg_i_44_0),
        .I2(q1_reg_i_234_n_0),
        .I3(\trunc_ln127_94_reg_23476_reg[2] ),
        .I4(q1_reg_i_235_n_0),
        .I5(ap_enable_reg_pp0_iter1_reg_rep__0_0),
        .O(q1_reg_i_138_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_139
       (.I0(q1_reg_47),
        .I1(Q[11]),
        .O(ap_enable_reg_pp0_iter1_reg_rep__0));
  LUT6 #(
    .INIT(64'hF8FFF8FFF8FFF8F8)) 
    q1_reg_i_14
       (.I0(q1_reg_39),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q1_reg_i_77_n_0),
        .I3(q1_reg_i_78_n_0),
        .I4(q1_reg_i_79_n_0),
        .I5(q1_reg_i_80_n_0),
        .O(q1_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_140
       (.I0(\reg_1839_reg[3] ),
        .I1(q1_reg_i_27_0[3]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [3]),
        .I3(\xor_ln117_187_reg_24489_reg[4] [1]),
        .I4(x_assign_134_reg_24436[3]),
        .I5(x_assign_132_reg_24425[2]),
        .O(q1_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_141
       (.I0(\trunc_ln127_234_reg_24735_reg[2] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [3]),
        .I2(x_assign_158_reg_24793[3]),
        .I3(x_assign_156_reg_24771[2]),
        .I4(or_ln127_103_fu_16419_p3[1]),
        .I5(or_ln127_104_fu_16425_p3[1]),
        .O(q1_reg_i_141_n_0));
  LUT6 #(
    .INIT(64'h909090FF90FF9090)) 
    q1_reg_i_142
       (.I0(\trunc_ln127_254_reg_24923_reg[2] ),
        .I1(q1_reg_i_236_n_0),
        .I2(q1_reg_57),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\x_assign_126_reg_24535_reg[3] ),
        .I5(q1_reg_i_237_n_0),
        .O(q1_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_143
       (.I0(\x_assign_175_reg_25293_reg[3] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [3]),
        .I2(x_assign_192_reg_25340[3]),
        .I3(x_assign_194_reg_25362[2]),
        .I4(or_ln127_127_fu_19815_p3[2]),
        .I5(or_ln127_128_fu_19821_p3[2]),
        .O(q1_reg_i_143_n_0));
  LUT6 #(
    .INIT(64'h96696996FFFFFFFF)) 
    q1_reg_i_144
       (.I0(q1_reg_i_39_3[0]),
        .I1(q1_reg_i_39_4[0]),
        .I2(q1_reg_i_238_n_0),
        .I3(q1_reg_i_109_0[2]),
        .I4(\or_ln127_19_reg_23094_reg[2]_0 ),
        .I5(q1_reg_i_121_n_0),
        .O(q1_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'h06FF0FFF06000000)) 
    q1_reg_i_145
       (.I0(\reg_1820_reg[2] ),
        .I1(q1_reg_i_239_n_0),
        .I2(Q[5]),
        .I3(q1_reg_47),
        .I4(Q[3]),
        .I5(q1_reg_i_26_1[2]),
        .O(q1_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    q1_reg_i_146
       (.I0(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I1(q1_reg_i_39_1[0]),
        .I2(q1_reg_i_39_2[0]),
        .I3(q1_reg_i_240_n_0),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [2]),
        .I5(\trunc_ln127_114_reg_23664_reg[1] ),
        .O(q1_reg_i_146_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEBAA0000)) 
    q1_reg_i_147
       (.I0(Q[9]),
        .I1(q1_reg_i_48_0),
        .I2(q1_reg_i_241_n_0),
        .I3(Q[7]),
        .I4(q1_reg_47),
        .O(q1_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'hFCCFFFFFDDDDFFFF)) 
    q1_reg_i_148
       (.I0(Q[7]),
        .I1(Q[11]),
        .I2(\x_assign_54_reg_23464_reg[2]_0 ),
        .I3(q1_reg_i_242_n_0),
        .I4(q1_reg_47),
        .I5(Q[9]),
        .O(q1_reg_i_148_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_149
       (.I0(\x_assign_127_reg_24541_reg[2] ),
        .I1(q1_reg_i_109_0[2]),
        .I2(x_assign_144_reg_24583[2]),
        .I3(x_assign_146_reg_24605[1]),
        .I4(or_ln127_95_fu_15287_p3[2]),
        .I5(or_ln127_96_fu_15293_p3[1]),
        .O(q1_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'hF8FFF8FFF8FFF8F8)) 
    q1_reg_i_15
       (.I0(q1_reg_37),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q1_reg_i_82_n_0),
        .I3(q1_reg_i_83_n_0),
        .I4(q1_reg_i_84_n_0),
        .I5(q1_reg_i_85_n_0),
        .O(q1_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'h909090FF90FF9090)) 
    q1_reg_i_150
       (.I0(\trunc_ln127_254_reg_24923_reg[1]_0 ),
        .I1(q1_reg_i_243_n_0),
        .I2(q1_reg_57),
        .I3(q3_reg_67),
        .I4(\trunc_ln127_234_reg_24735_reg[1]_0 ),
        .I5(q1_reg_i_244_n_0),
        .O(q1_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_151
       (.I0(\trunc_ln127_290_reg_25277_reg[1]_0 ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [2]),
        .I2(x_assign_192_reg_25340[2]),
        .I3(x_assign_194_reg_25362[1]),
        .I4(or_ln127_127_fu_19815_p3[1]),
        .I5(or_ln127_128_fu_19821_p3[1]),
        .O(q1_reg_i_151_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    q1_reg_i_152
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\x_assign_186_reg_25475_reg[2] ),
        .O(q1_reg_i_152_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    q1_reg_i_153
       (.I0(\x_assign_31_reg_23106_reg[1]_0 ),
        .I1(q1_reg_i_109_0[1]),
        .I2(q1_reg_i_245_n_0),
        .I3(\xor_ln117_77_reg_23230_reg[3] [0]),
        .I4(x_assign_50_reg_23158[1]),
        .I5(q1_reg_i_121_n_0),
        .O(q1_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'h06FF0FFF06000000)) 
    q1_reg_i_154
       (.I0(\or_ln127_12_reg_22978_reg[1] ),
        .I1(q1_reg_i_246_n_0),
        .I2(Q[5]),
        .I3(q1_reg_47),
        .I4(Q[3]),
        .I5(q1_reg_i_26_1[1]),
        .O(q1_reg_i_154_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    q1_reg_i_155
       (.I0(Q[7]),
        .I1(Q[9]),
        .I2(q1_reg_47),
        .O(q1_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'h0000000006F6F606)) 
    q1_reg_i_156
       (.I0(q1_reg_i_52_0),
        .I1(q1_reg_i_247_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg_rep__0_0),
        .I3(q1_reg_i_248_n_0),
        .I4(\x_assign_55_reg_23470_reg[1]_0 ),
        .I5(q1_reg_i_129_n_0),
        .O(q1_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_157
       (.I0(\x_assign_115_reg_24400_reg[1] ),
        .I1(x_assign_132_reg_24425[0]),
        .I2(x_assign_134_reg_24436[1]),
        .I3(\xor_ln117_276_reg_25691_reg[7] [1]),
        .I4(x_assign_134_reg_24436[0]),
        .I5(q1_reg_i_27_0[1]),
        .O(q1_reg_i_157_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_158
       (.I0(\x_assign_150_reg_24911_reg[1] ),
        .I1(x_assign_168_reg_24959[1]),
        .I2(x_assign_170_reg_24981[0]),
        .I3(or_ln127_112_fu_17557_p3[0]),
        .I4(or_ln127_111_fu_17551_p3[1]),
        .I5(\xor_ln117_139_reg_23972_reg[7]_0 [1]),
        .O(q1_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    q1_reg_i_159
       (.I0(q3_reg_67),
        .I1(\x_assign_138_reg_24723_reg[1] ),
        .I2(q1_reg_i_249_n_0),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\x_assign_126_reg_24535_reg[1] ),
        .I5(q1_reg_i_250_n_0),
        .O(q1_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'hF8FFF8FFF8FFF8F8)) 
    q1_reg_i_16
       (.I0(q1_reg_35),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q1_reg_i_87_n_0),
        .I3(q1_reg_i_88_n_0),
        .I4(q1_reg_i_89_n_0),
        .I5(q1_reg_i_90_n_0),
        .O(q1_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_160
       (.I0(\x_assign_162_reg_25099_reg[1] ),
        .I1(x_assign_180_reg_25147[0]),
        .I2(x_assign_182_reg_25169[1]),
        .I3(x_assign_181_reg_25153[0]),
        .I4(x_assign_182_reg_25169[0]),
        .I5(\xor_ln117_139_reg_23972_reg[7]_0 [1]),
        .O(q1_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_161
       (.I0(\x_assign_174_reg_25287_reg[1] ),
        .I1(x_assign_192_reg_25340[1]),
        .I2(x_assign_194_reg_25362[0]),
        .I3(or_ln127_128_fu_19821_p3[0]),
        .I4(or_ln127_127_fu_19815_p3[0]),
        .I5(\xor_ln117_253_reg_25241_reg[7] [1]),
        .O(q1_reg_i_161_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    q1_reg_i_162
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\x_assign_187_reg_25481_reg[1] ),
        .O(q1_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'h96696996FFFFFFFF)) 
    q1_reg_i_163
       (.I0(x_assign_50_reg_23158[7]),
        .I1(x_assign_49_reg_23142[4]),
        .I2(q1_reg_i_251_n_0),
        .I3(q1_reg_i_109_0[0]),
        .I4(\x_assign_31_reg_23106_reg[0]_0 ),
        .I5(q1_reg_i_121_n_0),
        .O(q1_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'h06FF0FFF06000000)) 
    q1_reg_i_164
       (.I0(\or_ln127_12_reg_22978_reg[0] ),
        .I1(q1_reg_i_252_n_0),
        .I2(Q[5]),
        .I3(q1_reg_47),
        .I4(Q[3]),
        .I5(q1_reg_i_26_1[0]),
        .O(q1_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'h0000000006F6F606)) 
    q1_reg_i_165
       (.I0(q1_reg_i_56_0),
        .I1(q1_reg_i_253_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg_rep__0_0),
        .I3(q1_reg_i_254_n_0),
        .I4(q1_reg_i_56_1),
        .I5(q1_reg_i_129_n_0),
        .O(q1_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_166
       (.I0(\x_assign_115_reg_24400_reg[0] ),
        .I1(q1_reg_i_27_0[0]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [0]),
        .I3(x_assign_134_reg_24436[7]),
        .I4(or_ln127_90_reg_24452[0]),
        .I5(x_assign_134_reg_24436[0]),
        .O(q1_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_167
       (.I0(\xor_ln117_75_reg_23220_reg[0] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [0]),
        .I2(or_ln127_66_fu_10768_p3[1]),
        .I3(x_assign_98_reg_23910[0]),
        .I4(x_assign_98_reg_23910[7]),
        .I5(x_assign_97_reg_23894[4]),
        .O(q1_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_168
       (.I0(x_assign_199_reg_25649[0]),
        .I1(x_assign_198_reg_25643[0]),
        .I2(x_assign_201_reg_25665[4]),
        .I3(x_assign_198_reg_25643[6]),
        .I4(\xor_ln117_276_reg_25691_reg[7]_0 [0]),
        .I5(\xor_ln117_276_reg_25691_reg[7] [0]),
        .O(q1_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    q1_reg_i_169
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(\x_assign_126_reg_24535_reg[0] ),
        .I2(q1_reg_i_255_n_0),
        .I3(q3_reg_67),
        .I4(\x_assign_138_reg_24723_reg[0] ),
        .I5(q1_reg_i_256_n_0),
        .O(q1_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'hF8FFF8FFF8FFF8F8)) 
    q1_reg_i_17
       (.I0(q1_reg_33),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q1_reg_i_92_n_0),
        .I3(q1_reg_i_93_n_0),
        .I4(q1_reg_i_94_n_0),
        .I5(q1_reg_i_95_n_0),
        .O(q1_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_170
       (.I0(\x_assign_162_reg_25099_reg[0] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [0]),
        .I2(x_assign_182_reg_25169[0]),
        .I3(or_ln127_122_fu_18701_p3[0]),
        .I4(x_assign_182_reg_25169[6]),
        .I5(x_assign_181_reg_25153[3]),
        .O(q1_reg_i_170_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    q1_reg_i_171
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\x_assign_187_reg_25481_reg[0] ),
        .O(q1_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'hBF80BF80BFB0BF80)) 
    q1_reg_i_172
       (.I0(q1_reg_i_62_0),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q1_reg_i_257_n_0),
        .I4(Q[6]),
        .I5(q1_reg_i_62_1),
        .O(q1_reg_i_172_n_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    q1_reg_i_174
       (.I0(q1_reg_i_64_3),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(Q[9]),
        .O(q1_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'h7777777733F33FFF)) 
    q1_reg_i_175
       (.I0(q1_reg_i_64_0),
        .I1(q1_reg_47),
        .I2(Q[7]),
        .I3(q1_reg_i_64_1),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(q1_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    q1_reg_i_176
       (.I0(\xor_ln117_107_reg_23596_reg[7] [7]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\xor_ln117_93_reg_23418_reg[7] [7]),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(q1_reg_i_64_2[7]),
        .I5(q1_reg_i_261_n_0),
        .O(q1_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'h00FFF2F2F0F0F0F0)) 
    q1_reg_i_177
       (.I0(Q[6]),
        .I1(q1_reg_i_67_0),
        .I2(q1_reg_i_262_n_0),
        .I3(q1_reg_i_67_1),
        .I4(Q[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q1_reg_i_177_n_0));
  LUT5 #(
    .INIT(32'h00002000)) 
    q1_reg_i_178
       (.I0(q1_reg_i_69_2),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(Q[9]),
        .O(q1_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB33F33FFF)) 
    q1_reg_i_179
       (.I0(q1_reg_i_69_0),
        .I1(q1_reg_47),
        .I2(Q[7]),
        .I3(q1_reg_i_69_1),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(q1_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'hF2FFF2FFF2FFF2F2)) 
    q1_reg_i_18
       (.I0(ap_enable_reg_pp0_iter2_reg_rep),
        .I1(q1_reg_30),
        .I2(q1_reg_i_97_n_0),
        .I3(q1_reg_i_98_n_0),
        .I4(q1_reg_i_99_n_0),
        .I5(q1_reg_i_100_n_0),
        .O(q1_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'h0000000000FFB8B8)) 
    q1_reg_i_180
       (.I0(\xor_ln117_107_reg_23596_reg[7] [6]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\xor_ln117_93_reg_23418_reg[7] [6]),
        .I3(q1_reg_i_64_2[6]),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(q1_reg_i_261_n_0),
        .O(q1_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'hBF80BF80BFB0BF80)) 
    q1_reg_i_181
       (.I0(q1_reg_i_72_0),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q1_reg_i_263_n_0),
        .I4(Q[6]),
        .I5(q1_reg_i_72_1),
        .O(q1_reg_i_181_n_0));
  LUT5 #(
    .INIT(32'h00002000)) 
    q1_reg_i_182
       (.I0(q1_reg_i_74_2),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(Q[9]),
        .O(q1_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB33F33FFF)) 
    q1_reg_i_183
       (.I0(q1_reg_i_74_0),
        .I1(q1_reg_47),
        .I2(Q[7]),
        .I3(q1_reg_i_74_1),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(q1_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'h0000000000FFB8B8)) 
    q1_reg_i_184
       (.I0(\xor_ln117_107_reg_23596_reg[7] [5]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\xor_ln117_93_reg_23418_reg[7] [5]),
        .I3(q1_reg_i_64_2[5]),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(q1_reg_i_261_n_0),
        .O(q1_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'h00FFF2F2F0F0F0F0)) 
    q1_reg_i_185
       (.I0(Q[6]),
        .I1(q1_reg_i_77_0),
        .I2(q1_reg_i_264_n_0),
        .I3(q1_reg_i_77_1),
        .I4(Q[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q1_reg_i_185_n_0));
  LUT5 #(
    .INIT(32'h00002000)) 
    q1_reg_i_186
       (.I0(q1_reg_i_79_2),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(Q[9]),
        .O(q1_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB33F33FFF)) 
    q1_reg_i_187
       (.I0(q1_reg_i_79_0),
        .I1(q1_reg_47),
        .I2(Q[7]),
        .I3(q1_reg_i_79_1),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(q1_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'h00000000FF470047)) 
    q1_reg_i_188
       (.I0(\xor_ln117_107_reg_23596_reg[7] [4]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\xor_ln117_93_reg_23418_reg[7] [4]),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(q1_reg_i_64_2[4]),
        .I5(q1_reg_i_261_n_0),
        .O(q1_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'h00FFF2F2F0F0F0F0)) 
    q1_reg_i_189
       (.I0(Q[6]),
        .I1(q1_reg_i_82_0),
        .I2(q1_reg_i_265_n_0),
        .I3(q1_reg_i_82_1),
        .I4(Q[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q1_reg_i_189_n_0));
  LUT5 #(
    .INIT(32'h00002000)) 
    q1_reg_i_190
       (.I0(q1_reg_i_84_1),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(Q[9]),
        .O(q1_reg_i_190_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB33F33FFF)) 
    q1_reg_i_191
       (.I0(\x_assign_57_reg_23486_reg[3] ),
        .I1(q1_reg_47),
        .I2(Q[7]),
        .I3(q1_reg_i_84_0),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(q1_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF8B8B)) 
    q1_reg_i_192
       (.I0(\xor_ln117_107_reg_23596_reg[7] [3]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\xor_ln117_93_reg_23418_reg[7] [3]),
        .I3(q1_reg_i_64_2[3]),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(q1_reg_i_261_n_0),
        .O(q1_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'h00FFF2F2F0F0F0F0)) 
    q1_reg_i_193
       (.I0(Q[6]),
        .I1(q1_reg_i_87_0),
        .I2(q1_reg_i_266_n_0),
        .I3(q1_reg_i_87_1),
        .I4(Q[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q1_reg_i_193_n_0));
  LUT5 #(
    .INIT(32'h00002000)) 
    q1_reg_i_194
       (.I0(q1_reg_i_89_2),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(Q[9]),
        .O(q1_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB33F33FFF)) 
    q1_reg_i_195
       (.I0(q1_reg_i_89_0),
        .I1(q1_reg_47),
        .I2(Q[7]),
        .I3(q1_reg_i_89_1),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(q1_reg_i_195_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF4747)) 
    q1_reg_i_196
       (.I0(\xor_ln117_107_reg_23596_reg[7] [2]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\xor_ln117_93_reg_23418_reg[7] [2]),
        .I3(q1_reg_i_64_2[2]),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(q1_reg_i_261_n_0),
        .O(q1_reg_i_196_n_0));
  LUT6 #(
    .INIT(64'h00FFF2F2F0F0F0F0)) 
    q1_reg_i_197
       (.I0(Q[6]),
        .I1(q1_reg_i_92_0),
        .I2(q1_reg_i_267_n_0),
        .I3(q1_reg_i_92_1),
        .I4(Q[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q1_reg_i_197_n_0));
  LUT5 #(
    .INIT(32'h00002000)) 
    q1_reg_i_198
       (.I0(q1_reg_i_94_2),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(Q[9]),
        .O(q1_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'hAFAFAFAFCF0FCFFF)) 
    q1_reg_i_199
       (.I0(q1_reg_i_94_0),
        .I1(q1_reg_i_94_1),
        .I2(q1_reg_47),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(q1_reg_i_199_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_20
       (.I0(q1_reg_47),
        .I1(Q[9]),
        .O(ap_enable_reg_pp0_iter1_reg_rep__0_0));
  LUT6 #(
    .INIT(64'h0000000000FF3A3A)) 
    q1_reg_i_200
       (.I0(\xor_ln117_93_reg_23418_reg[7] [1]),
        .I1(\xor_ln117_107_reg_23596_reg[7] [1]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(q1_reg_i_64_2[1]),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(q1_reg_i_261_n_0),
        .O(q1_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'h00FFF2F2F0F0F0F0)) 
    q1_reg_i_201
       (.I0(Q[6]),
        .I1(q1_reg_i_97_0),
        .I2(q1_reg_i_268_n_0),
        .I3(q1_reg_i_97_1),
        .I4(Q[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q1_reg_i_201_n_0));
  LUT5 #(
    .INIT(32'h00002000)) 
    q1_reg_i_202
       (.I0(q1_reg_i_99_2),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(Q[9]),
        .O(q1_reg_i_202_n_0));
  LUT6 #(
    .INIT(64'hAFAFAFAFCF0FCFFF)) 
    q1_reg_i_203
       (.I0(q1_reg_i_99_0),
        .I1(q1_reg_i_99_1),
        .I2(q1_reg_47),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(q1_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF4747)) 
    q1_reg_i_204
       (.I0(\xor_ln117_107_reg_23596_reg[7] [0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\xor_ln117_93_reg_23418_reg[7] [0]),
        .I3(q1_reg_i_64_2[0]),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(q1_reg_i_261_n_0),
        .O(q1_reg_i_204_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_205
       (.I0(x_assign_74_reg_23534[6]),
        .I1(x_assign_73_reg_23518[3]),
        .I2(or_ln127_50_fu_8504_p3[0]),
        .I3(x_assign_74_reg_23534[7]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [7]),
        .O(q1_reg_i_205_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_206
       (.I0(x_assign_50_reg_23158[6]),
        .I1(x_assign_49_reg_23142[3]),
        .I2(or_ln127_34_fu_6240_p3[0]),
        .I3(x_assign_50_reg_23158[7]),
        .I4(q1_reg_i_109_0[7]),
        .O(q1_reg_i_206_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_207
       (.I0(x_assign_62_reg_23346[6]),
        .I1(x_assign_61_reg_23330[3]),
        .I2(or_ln127_42_fu_7372_p3[0]),
        .I3(x_assign_62_reg_23346[7]),
        .I4(q1_reg_i_109_0[7]),
        .O(q1_reg_i_207_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_208
       (.I0(x_assign_86_reg_23722[6]),
        .I1(x_assign_85_reg_23706[3]),
        .I2(or_ln127_58_fu_9636_p3[0]),
        .I3(x_assign_86_reg_23722[7]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [7]),
        .O(q1_reg_i_208_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_209
       (.I0(or_ln127_103_fu_16419_p3[3]),
        .I1(or_ln127_104_fu_16425_p3[3]),
        .I2(x_assign_158_reg_24793[6]),
        .I3(x_assign_156_reg_24771[3]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [7]),
        .O(q1_reg_i_209_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    q1_reg_i_21
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(q1_reg_i_21_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_210
       (.I0(or_ln127_96_fu_15293_p3[6]),
        .I1(or_ln127_95_fu_15287_p3[7]),
        .I2(x_assign_144_reg_24583[7]),
        .I3(x_assign_146_reg_24605[3]),
        .I4(q1_reg_i_109_0[7]),
        .O(q1_reg_i_210_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_211
       (.I0(x_assign_74_reg_23534[5]),
        .I1(x_assign_73_reg_23518[2]),
        .I2(or_ln127_50_fu_8504_p3[7]),
        .I3(x_assign_74_reg_23534[6]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [6]),
        .O(q1_reg_i_211_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_212
       (.I0(x_assign_50_reg_23158[5]),
        .I1(x_assign_49_reg_23142[2]),
        .I2(or_ln127_34_fu_6240_p3[7]),
        .I3(x_assign_50_reg_23158[6]),
        .I4(q1_reg_i_109_0[6]),
        .O(q1_reg_i_212_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_213
       (.I0(x_assign_62_reg_23346[5]),
        .I1(x_assign_61_reg_23330[2]),
        .I2(or_ln127_42_fu_7372_p3[7]),
        .I3(x_assign_62_reg_23346[6]),
        .I4(q1_reg_i_109_0[6]),
        .O(q1_reg_i_213_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_214
       (.I0(x_assign_86_reg_23722[5]),
        .I1(x_assign_85_reg_23706[2]),
        .I2(or_ln127_58_fu_9636_p3[7]),
        .I3(x_assign_86_reg_23722[6]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [6]),
        .O(q1_reg_i_214_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_215
       (.I0(or_ln127_112_fu_17557_p3[5]),
        .I1(or_ln127_111_fu_17551_p3[6]),
        .I2(x_assign_168_reg_24959[6]),
        .I3(or_ln127_112_fu_17557_p3[6]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [6]),
        .O(q1_reg_i_215_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_216
       (.I0(or_ln127_96_fu_15293_p3[5]),
        .I1(or_ln127_95_fu_15287_p3[6]),
        .I2(x_assign_144_reg_24583[6]),
        .I3(or_ln127_96_fu_15293_p3[6]),
        .I4(q1_reg_i_109_0[6]),
        .O(q1_reg_i_216_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_217
       (.I0(x_assign_74_reg_23534[4]),
        .I1(x_assign_73_reg_23518[1]),
        .I2(or_ln127_50_fu_8504_p3[6]),
        .I3(x_assign_74_reg_23534[5]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [5]),
        .O(q1_reg_i_217_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    q1_reg_i_218
       (.I0(Q[5]),
        .I1(q1_reg_47),
        .I2(Q[3]),
        .O(q1_reg_i_218_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_219
       (.I0(x_assign_38_reg_23005[5]),
        .I1(or_ln127_26_reg_23021[5]),
        .I2(x_assign_38_reg_23005[4]),
        .I3(\xor_ln117_276_reg_25691_reg[7] [5]),
        .I4(q1_reg_i_26_4[5]),
        .O(q1_reg_i_219_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_220
       (.I0(x_assign_62_reg_23346[4]),
        .I1(x_assign_61_reg_23330[1]),
        .I2(or_ln127_42_fu_7372_p3[6]),
        .I3(x_assign_62_reg_23346[5]),
        .I4(q1_reg_i_109_0[5]),
        .O(q1_reg_i_220_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_221
       (.I0(x_assign_86_reg_23722[4]),
        .I1(x_assign_85_reg_23706[1]),
        .I2(or_ln127_58_fu_9636_p3[6]),
        .I3(x_assign_86_reg_23722[5]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [5]),
        .O(q1_reg_i_221_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_222
       (.I0(or_ln127_112_fu_17557_p3[4]),
        .I1(or_ln127_111_fu_17551_p3[5]),
        .I2(x_assign_168_reg_24959[5]),
        .I3(or_ln127_112_fu_17557_p3[5]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [5]),
        .O(q1_reg_i_222_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_223
       (.I0(x_assign_157_reg_24777[1]),
        .I1(x_assign_158_reg_24793[4]),
        .I2(or_ln127_106_fu_16437_p3[5]),
        .I3(x_assign_158_reg_24793[5]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [5]),
        .O(q1_reg_i_223_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_224
       (.I0(or_ln127_34_fu_6240_p3[5]),
        .I1(x_assign_50_reg_23158[4]),
        .O(q1_reg_i_224_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_225
       (.I0(x_assign_38_reg_23005[4]),
        .I1(or_ln127_26_reg_23021[4]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [4]),
        .I3(q1_reg_i_26_4[4]),
        .I4(q1_reg_i_127_0[2]),
        .O(q1_reg_i_225_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_226
       (.I0(q1_reg_i_130_2[2]),
        .I1(q1_reg_i_130_3[2]),
        .I2(or_ln127_50_fu_8504_p3[5]),
        .I3(x_assign_74_reg_23534[4]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [4]),
        .O(q1_reg_i_226_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q1_reg_i_227
       (.I0(Q[9]),
        .I1(q1_reg_47),
        .I2(Q[7]),
        .O(q1_reg_i_227_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_228
       (.I0(q1_reg_i_130_0[2]),
        .I1(q1_reg_i_130_1[2]),
        .I2(or_ln127_42_fu_7372_p3[5]),
        .I3(x_assign_62_reg_23346[4]),
        .I4(q1_reg_i_109_0[4]),
        .O(q1_reg_i_228_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_229
       (.I0(or_ln127_58_fu_9636_p3[5]),
        .I1(x_assign_86_reg_23722[4]),
        .O(q1_reg_i_229_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_23
       (.I0(Q[3]),
        .I1(q1_reg_47),
        .O(\ap_CS_fsm_reg[3] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_230
       (.I0(or_ln127_95_fu_15287_p3[4]),
        .I1(or_ln127_96_fu_15293_p3[3]),
        .I2(x_assign_144_reg_24583[4]),
        .I3(or_ln127_96_fu_15293_p3[4]),
        .I4(q1_reg_i_109_0[4]),
        .O(q1_reg_i_230_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_231
       (.I0(or_ln127_104_fu_16425_p3[2]),
        .I1(or_ln127_103_fu_16419_p3[2]),
        .I2(or_ln127_106_fu_16437_p3[4]),
        .I3(x_assign_158_reg_24793[4]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [4]),
        .O(q1_reg_i_231_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_232
       (.I0(q1_reg_i_127_0[1]),
        .I1(q1_reg_i_26_4[3]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [3]),
        .I3(x_assign_38_reg_23005[3]),
        .I4(x_assign_36_reg_22994[2]),
        .O(q1_reg_i_232_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_233
       (.I0(\xor_ln117_77_reg_23230_reg[3] [2]),
        .I1(x_assign_50_reg_23158[3]),
        .O(q1_reg_i_233_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_234
       (.I0(q1_reg_i_130_0[1]),
        .I1(q1_reg_i_130_1[1]),
        .I2(x_assign_62_reg_23346[3]),
        .I3(\xor_ln117_93_reg_23418_reg[3] [2]),
        .I4(q1_reg_i_109_0[3]),
        .O(q1_reg_i_234_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_235
       (.I0(q1_reg_i_130_2[1]),
        .I1(q1_reg_i_130_3[1]),
        .I2(x_assign_74_reg_23534[3]),
        .I3(q1_reg_i_138_0[2]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [3]),
        .O(q1_reg_i_235_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_236
       (.I0(or_ln127_112_fu_17557_p3[2]),
        .I1(or_ln127_111_fu_17551_p3[3]),
        .I2(x_assign_170_reg_24981[2]),
        .I3(x_assign_168_reg_24959[3]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [3]),
        .O(q1_reg_i_236_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_237
       (.I0(or_ln127_96_fu_15293_p3[2]),
        .I1(or_ln127_95_fu_15287_p3[3]),
        .I2(x_assign_146_reg_24605[2]),
        .I3(x_assign_144_reg_24583[3]),
        .I4(q1_reg_i_109_0[3]),
        .O(q1_reg_i_237_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_238
       (.I0(\xor_ln117_77_reg_23230_reg[3] [1]),
        .I1(x_assign_50_reg_23158[2]),
        .O(q1_reg_i_238_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_239
       (.I0(q1_reg_i_127_0[0]),
        .I1(q1_reg_i_26_4[2]),
        .I2(x_assign_38_reg_23005[2]),
        .I3(x_assign_36_reg_22994[1]),
        .I4(\xor_ln117_276_reg_25691_reg[7] [2]),
        .O(q1_reg_i_239_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_240
       (.I0(\xor_ln117_125_reg_23794_reg[3] [1]),
        .I1(x_assign_86_reg_23722[2]),
        .O(q1_reg_i_240_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_241
       (.I0(q1_reg_i_130_0[0]),
        .I1(q1_reg_i_130_1[0]),
        .I2(x_assign_62_reg_23346[2]),
        .I3(\xor_ln117_93_reg_23418_reg[3] [1]),
        .I4(q1_reg_i_109_0[2]),
        .O(q1_reg_i_241_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_242
       (.I0(q1_reg_i_130_2[0]),
        .I1(q1_reg_i_130_3[0]),
        .I2(x_assign_74_reg_23534[2]),
        .I3(q1_reg_i_138_0[1]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [2]),
        .O(q1_reg_i_242_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_243
       (.I0(or_ln127_112_fu_17557_p3[1]),
        .I1(or_ln127_111_fu_17551_p3[2]),
        .I2(x_assign_170_reg_24981[1]),
        .I3(x_assign_168_reg_24959[2]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [2]),
        .O(q1_reg_i_243_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_244
       (.I0(or_ln127_104_fu_16425_p3[0]),
        .I1(or_ln127_103_fu_16419_p3[0]),
        .I2(x_assign_156_reg_24771[1]),
        .I3(x_assign_158_reg_24793[2]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [2]),
        .O(q1_reg_i_244_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_245
       (.I0(x_assign_49_reg_23142[0]),
        .I1(x_assign_50_reg_23158[0]),
        .O(q1_reg_i_245_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_246
       (.I0(\xor_ln117_276_reg_25691_reg[7] [1]),
        .I1(x_assign_38_reg_23005[0]),
        .I2(x_assign_38_reg_23005[1]),
        .I3(x_assign_36_reg_22994[0]),
        .I4(q1_reg_i_26_4[1]),
        .O(q1_reg_i_246_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_247
       (.I0(q1_reg_i_109_0[1]),
        .I1(x_assign_61_reg_23330[0]),
        .I2(x_assign_62_reg_23346[0]),
        .I3(x_assign_62_reg_23346[1]),
        .I4(\xor_ln117_93_reg_23418_reg[3] [0]),
        .O(q1_reg_i_247_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_248
       (.I0(\xor_ln117_139_reg_23972_reg[7]_0 [1]),
        .I1(x_assign_73_reg_23518[0]),
        .I2(x_assign_74_reg_23534[0]),
        .I3(x_assign_74_reg_23534[1]),
        .I4(q1_reg_i_138_0[0]),
        .O(q1_reg_i_248_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_249
       (.I0(\xor_ln117_139_reg_23972_reg[7]_0 [1]),
        .I1(x_assign_158_reg_24793[0]),
        .I2(x_assign_157_reg_24777[0]),
        .I3(x_assign_156_reg_24771[0]),
        .I4(x_assign_158_reg_24793[1]),
        .O(q1_reg_i_249_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_250
       (.I0(q1_reg_i_109_0[1]),
        .I1(or_ln127_95_fu_15287_p3[1]),
        .I2(or_ln127_96_fu_15293_p3[0]),
        .I3(x_assign_146_reg_24605[0]),
        .I4(x_assign_144_reg_24583[1]),
        .O(q1_reg_i_250_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_251
       (.I0(or_ln127_34_fu_6240_p3[1]),
        .I1(x_assign_50_reg_23158[0]),
        .O(q1_reg_i_251_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_252
       (.I0(q1_reg_i_26_4[0]),
        .I1(x_assign_38_reg_23005[7]),
        .I2(or_ln127_26_reg_23021[0]),
        .I3(x_assign_38_reg_23005[0]),
        .I4(\xor_ln117_276_reg_25691_reg[7] [0]),
        .O(q1_reg_i_252_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q1_reg_i_253
       (.I0(x_assign_62_reg_23346[7]),
        .I1(x_assign_61_reg_23330[4]),
        .I2(or_ln127_42_fu_7372_p3[1]),
        .I3(x_assign_62_reg_23346[0]),
        .I4(q1_reg_i_109_0[0]),
        .O(q1_reg_i_253_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_254
       (.I0(x_assign_74_reg_23534[7]),
        .I1(x_assign_73_reg_23518[4]),
        .I2(or_ln127_50_fu_8504_p3[1]),
        .I3(x_assign_74_reg_23534[0]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [0]),
        .O(q1_reg_i_254_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_255
       (.I0(x_assign_146_reg_24605[3]),
        .I1(or_ln127_95_fu_15287_p3[0]),
        .I2(x_assign_144_reg_24583[0]),
        .I3(or_ln127_96_fu_15293_p3[0]),
        .I4(q1_reg_i_109_0[0]),
        .O(q1_reg_i_255_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q1_reg_i_256
       (.I0(x_assign_157_reg_24777[3]),
        .I1(x_assign_158_reg_24793[6]),
        .I2(or_ln127_106_fu_16437_p3[0]),
        .I3(x_assign_158_reg_24793[0]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [0]),
        .O(q1_reg_i_256_n_0));
  LUT6 #(
    .INIT(64'h0000020033000200)) 
    q1_reg_i_257
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(\xor_ln117_237_reg_25053_reg[7] [7]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q1_reg_i_172_0[7]),
        .O(q1_reg_i_257_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    q1_reg_i_26
       (.I0(q1_reg_i_101_n_0),
        .I1(q1_reg_i_102_n_0),
        .I2(q1_reg_i_103_n_0),
        .I3(q1_reg_i_104_n_0),
        .I4(q1_reg_i_105_n_0),
        .I5(q1_reg_i_106_n_0),
        .O(q1_reg_i_26_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_260
       (.I0(Q[1]),
        .I1(q1_reg_47),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    q1_reg_i_261
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[9]),
        .I3(q1_reg_47),
        .O(q1_reg_i_261_n_0));
  LUT6 #(
    .INIT(64'h0000200033002000)) 
    q1_reg_i_262
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(\xor_ln117_237_reg_25053_reg[7] [6]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q1_reg_i_172_0[6]),
        .O(q1_reg_i_262_n_0));
  LUT6 #(
    .INIT(64'h3300200000002000)) 
    q1_reg_i_263
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(\xor_ln117_237_reg_25053_reg[7] [5]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q1_reg_i_172_0[5]),
        .O(q1_reg_i_263_n_0));
  LUT6 #(
    .INIT(64'h3000302000000020)) 
    q1_reg_i_264
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[4]),
        .I4(\xor_ln117_237_reg_25053_reg[7] [4]),
        .I5(q1_reg_i_172_0[4]),
        .O(q1_reg_i_264_n_0));
  LUT6 #(
    .INIT(64'h0000020033000200)) 
    q1_reg_i_265
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(\xor_ln117_237_reg_25053_reg[7] [3]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q1_reg_i_172_0[3]),
        .O(q1_reg_i_265_n_0));
  LUT6 #(
    .INIT(64'h0000020033000200)) 
    q1_reg_i_266
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(\xor_ln117_237_reg_25053_reg[7] [2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q1_reg_i_172_0[2]),
        .O(q1_reg_i_266_n_0));
  LUT6 #(
    .INIT(64'h0000020033000200)) 
    q1_reg_i_267
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(\xor_ln117_237_reg_25053_reg[7] [1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q1_reg_i_172_0[1]),
        .O(q1_reg_i_267_n_0));
  LUT6 #(
    .INIT(64'h0000200033002000)) 
    q1_reg_i_268
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(\xor_ln117_237_reg_25053_reg[7] [0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q1_reg_i_172_0[0]),
        .O(q1_reg_i_268_n_0));
  LUT6 #(
    .INIT(64'h5F505C5C5F505050)) 
    q1_reg_i_27
       (.I0(q1_reg_i_107_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q1_reg_18),
        .I3(q1_reg_27),
        .I4(q1_reg_19),
        .I5(\x_assign_98_reg_23910_reg[7] [6]),
        .O(q1_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    q1_reg_i_28
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\x_assign_199_reg_25649_reg[7] [6]),
        .I2(q1_reg_57),
        .I3(q1_reg_i_108_n_0),
        .I4(q1_reg_i_109_n_0),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(q1_reg_i_28_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_29
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[2]),
        .O(ap_enable_reg_pp0_iter3_reg));
  LUT6 #(
    .INIT(64'hFFD0FFD0FFD0FFFF)) 
    q1_reg_i_3
       (.I0(q1_reg_i_26_n_0),
        .I1(q1_reg_i_27_n_0),
        .I2(q1_reg_17),
        .I3(q1_reg_i_28_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q1_reg_i_30_n_0),
        .O(q1_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h11DD1D1D11DDDDDD)) 
    q1_reg_i_30
       (.I0(\x_assign_187_reg_25481_reg[7] ),
        .I1(q1_reg_73),
        .I2(q1_reg_29),
        .I3(q1_reg_74),
        .I4(ap_enable_reg_pp0_iter2_reg_rep),
        .I5(q1_reg_i_110_n_0),
        .O(q1_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    q1_reg_i_31
       (.I0(q1_reg_i_111_n_0),
        .I1(q1_reg_i_112_n_0),
        .I2(\x_assign_38_reg_23005_reg[5] ),
        .I3(q1_reg_i_104_n_0),
        .I4(q1_reg_i_113_n_0),
        .I5(q1_reg_i_114_n_0),
        .O(q1_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'h505C5F5C50505F50)) 
    q1_reg_i_32
       (.I0(q1_reg_i_115_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q1_reg_18),
        .I3(q1_reg_19),
        .I4(q1_reg_20),
        .I5(\x_assign_98_reg_23910_reg[7] [5]),
        .O(q1_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'hFFFF444F44444444)) 
    q1_reg_i_33
       (.I0(\x_assign_199_reg_25649_reg[7] [5]),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q3_reg_67),
        .I3(q1_reg_i_116_n_0),
        .I4(q1_reg_i_117_n_0),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(q1_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'hEE2E222EEEEE22EE)) 
    q1_reg_i_34
       (.I0(\x_assign_187_reg_25481_reg[6] ),
        .I1(q1_reg_73),
        .I2(q1_reg_29),
        .I3(ap_enable_reg_pp0_iter2_reg_rep),
        .I4(q1_reg_i_118_n_0),
        .I5(\reg_1877_reg[6]_0 [3]),
        .O(q1_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551011)) 
    q1_reg_i_35
       (.I0(q1_reg_i_119_n_0),
        .I1(q1_reg_i_120_n_0),
        .I2(\reg_1870_reg[5] ),
        .I3(q1_reg_i_121_n_0),
        .I4(q1_reg_i_122_n_0),
        .I5(q1_reg_i_123_n_0),
        .O(q1_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'h505C5F5C50505F50)) 
    q1_reg_i_36
       (.I0(\x_assign_134_reg_24436_reg[4] [2]),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q1_reg_18),
        .I3(q1_reg_19),
        .I4(q1_reg_21),
        .I5(\x_assign_98_reg_23910_reg[7] [4]),
        .O(q1_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFFF888F88888888)) 
    q1_reg_i_37
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\x_assign_199_reg_25649_reg[7] [4]),
        .I2(\ap_CS_fsm_reg[10] ),
        .I3(\reg_1870_reg[5]_0 ),
        .I4(q1_reg_i_124_n_0),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(q1_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h11DD1D1D11DDDDDD)) 
    q1_reg_i_38
       (.I0(\xor_ln117_220_reg_24860_reg[5] ),
        .I1(q1_reg_73),
        .I2(q1_reg_29),
        .I3(q1_reg_75),
        .I4(ap_enable_reg_pp0_iter2_reg_rep),
        .I5(q1_reg_i_125_n_0),
        .O(q1_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'h00000000F2F2F200)) 
    q1_reg_i_39
       (.I0(q1_reg_i_126_n_0),
        .I1(q1_reg_i_127_n_0),
        .I2(q1_reg_i_128_n_0),
        .I3(q1_reg_i_129_n_0),
        .I4(q1_reg_i_130_n_0),
        .I5(q1_reg_i_131_n_0),
        .O(q1_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFD0FFD0FFD0FFFF)) 
    q1_reg_i_4
       (.I0(q1_reg_i_31_n_0),
        .I1(q1_reg_i_32_n_0),
        .I2(q1_reg_17),
        .I3(q1_reg_i_33_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q1_reg_i_34_n_0),
        .O(q1_reg_i_4_n_0));
  LUT5 #(
    .INIT(32'hFF88F888)) 
    q1_reg_i_40
       (.I0(\reg_1825_reg[7] ),
        .I1(Q[4]),
        .I2(Q[15]),
        .I3(q3_reg_17),
        .I4(Q[13]),
        .O(q1_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'h5F505C5C5F505050)) 
    q1_reg_i_41
       (.I0(\x_assign_134_reg_24436_reg[4] [1]),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q1_reg_18),
        .I3(q1_reg_26),
        .I4(q1_reg_19),
        .I5(\x_assign_98_reg_23910_reg[7] [3]),
        .O(q1_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    q1_reg_i_42
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\x_assign_199_reg_25649_reg[7] [3]),
        .I2(q1_reg_57),
        .I3(q1_reg_i_132_n_0),
        .I4(q1_reg_i_133_n_0),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(q1_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'h0000540455555555)) 
    q1_reg_i_43
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\reg_1877_reg[6]_0 [2]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep),
        .I3(q1_reg_i_134_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(q1_reg_i_135_n_0),
        .O(q1_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F1FFF1)) 
    q1_reg_i_44
       (.I0(q1_reg_i_136_n_0),
        .I1(q1_reg_i_137_n_0),
        .I2(q1_reg_i_138_n_0),
        .I3(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I4(\reg_1877_reg[3] [2]),
        .I5(q1_reg_i_40_n_0),
        .O(q1_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'h5F505C5C5F505050)) 
    q1_reg_i_45
       (.I0(q1_reg_i_140_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q1_reg_18),
        .I3(q1_reg_25),
        .I4(q1_reg_19),
        .I5(\x_assign_98_reg_23910_reg[7] [2]),
        .O(q1_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'hFFFF888F88888888)) 
    q1_reg_i_46
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\x_assign_199_reg_25649_reg[7] [2]),
        .I2(q3_reg_67),
        .I3(q1_reg_i_141_n_0),
        .I4(q1_reg_i_142_n_0),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(q1_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hEE2E222EEEEE22EE)) 
    q1_reg_i_47
       (.I0(\trunc_ln127_319_reg_25513_reg[2] ),
        .I1(q1_reg_73),
        .I2(q1_reg_29),
        .I3(ap_enable_reg_pp0_iter2_reg_rep),
        .I4(q1_reg_i_143_n_0),
        .I5(\reg_1877_reg[6]_0 [1]),
        .O(q1_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'h00F200F2000000F2)) 
    q1_reg_i_48
       (.I0(q1_reg_i_144_n_0),
        .I1(q1_reg_i_145_n_0),
        .I2(q1_reg_i_128_n_0),
        .I3(q1_reg_i_146_n_0),
        .I4(q1_reg_i_147_n_0),
        .I5(q1_reg_i_148_n_0),
        .O(q1_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'h5F505C5C5F505050)) 
    q1_reg_i_49
       (.I0(\x_assign_134_reg_24436_reg[4] [0]),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q1_reg_18),
        .I3(q1_reg_24),
        .I4(q1_reg_19),
        .I5(\x_assign_98_reg_23910_reg[7] [1]),
        .O(q1_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFD0FFD0FFD0FFFF)) 
    q1_reg_i_5
       (.I0(q1_reg_i_35_n_0),
        .I1(q1_reg_i_36_n_0),
        .I2(q1_reg_17),
        .I3(q1_reg_i_37_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q1_reg_i_38_n_0),
        .O(q1_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFF888F88888888)) 
    q1_reg_i_50
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\x_assign_199_reg_25649_reg[7] [1]),
        .I2(\ap_CS_fsm_reg[10] ),
        .I3(q1_reg_i_149_n_0),
        .I4(q1_reg_i_150_n_0),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(q1_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'h0000054455555555)) 
    q1_reg_i_51
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\reg_1877_reg[6]_0 [0]),
        .I2(q1_reg_i_151_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_rep),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(q1_reg_i_152_n_0),
        .O(q1_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'h00FF00F2000000F2)) 
    q1_reg_i_52
       (.I0(q1_reg_i_153_n_0),
        .I1(q1_reg_i_154_n_0),
        .I2(q1_reg_i_155_n_0),
        .I3(q1_reg_i_156_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I5(\reg_1877_reg[3] [1]),
        .O(q1_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'h5F505C5C5F505050)) 
    q1_reg_i_53
       (.I0(q1_reg_i_157_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q1_reg_18),
        .I3(q1_reg_23),
        .I4(q1_reg_19),
        .I5(\x_assign_98_reg_23910_reg[7] [0]),
        .O(q1_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    q1_reg_i_54
       (.I0(\x_assign_199_reg_25649_reg[7] [0]),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q1_reg_57),
        .I3(q1_reg_i_158_n_0),
        .I4(q1_reg_i_159_n_0),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(q1_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'h0000054455555555)) 
    q1_reg_i_55
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(q1_reg_i_160_n_0),
        .I2(q1_reg_i_161_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_rep),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(q1_reg_i_162_n_0),
        .O(q1_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'h00FF00F2000000F2)) 
    q1_reg_i_56
       (.I0(q1_reg_i_163_n_0),
        .I1(q1_reg_i_164_n_0),
        .I2(q1_reg_i_155_n_0),
        .I3(q1_reg_i_165_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I5(\reg_1877_reg[3] [0]),
        .O(q1_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'h5F505C5C5F505050)) 
    q1_reg_i_57
       (.I0(q1_reg_i_166_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q1_reg_18),
        .I3(q1_reg_22),
        .I4(q1_reg_19),
        .I5(q1_reg_i_167_n_0),
        .O(q1_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    q1_reg_i_58
       (.I0(q1_reg_i_168_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q1_reg_57),
        .I3(\reg_1877_reg[0] ),
        .I4(q1_reg_i_169_n_0),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(q1_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'h0000540455555555)) 
    q1_reg_i_59
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(q1_reg_i_170_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_rep),
        .I3(q1_reg_76),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(q1_reg_i_171_n_0),
        .O(q1_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    q1_reg_i_6
       (.I0(q1_reg_i_39_n_0),
        .I1(q1_reg_i_40_n_0),
        .I2(q1_reg_i_41_n_0),
        .I3(q1_reg_17),
        .I4(q1_reg_i_42_n_0),
        .I5(q1_reg_i_43_n_0),
        .O(q1_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_61
       (.I0(\reg_1825_reg[7] ),
        .I1(Q[14]),
        .O(ap_enable_reg_pp0_iter2_reg_rep));
  LUT6 #(
    .INIT(64'h00000000FF740074)) 
    q1_reg_i_62
       (.I0(q1_reg_56),
        .I1(q1_reg_57),
        .I2(q1_reg_i_172_n_0),
        .I3(q1_reg_29),
        .I4(q1_reg_58),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q1_reg_i_62_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    q1_reg_i_63
       (.I0(Q[0]),
        .I1(\reg_1825_reg[7] ),
        .I2(q1_reg_32[7]),
        .I3(q3_reg_27),
        .O(q1_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'h00000000FF0E000E)) 
    q1_reg_i_64
       (.I0(q1_reg_i_174_n_0),
        .I1(q1_reg_i_175_n_0),
        .I2(q1_reg_i_176_n_0),
        .I3(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I4(q1_reg_55),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q1_reg_i_64_n_0));
  LUT5 #(
    .INIT(32'hF8888888)) 
    q1_reg_i_65
       (.I0(\reg_1825_reg[7] ),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(q3_reg_17),
        .I4(q1_reg_46),
        .O(q1_reg_i_65_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF7474)) 
    q1_reg_i_67
       (.I0(q1_reg_59),
        .I1(q1_reg_57),
        .I2(q1_reg_i_177_n_0),
        .I3(q1_reg_60),
        .I4(q1_reg_29),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q1_reg_i_67_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    q1_reg_i_68
       (.I0(Q[0]),
        .I1(\reg_1825_reg[7] ),
        .I2(q1_reg_32[6]),
        .I3(q3_reg_27),
        .O(q1_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF0E0E)) 
    q1_reg_i_69
       (.I0(q1_reg_i_178_n_0),
        .I1(q1_reg_i_179_n_0),
        .I2(q1_reg_i_180_n_0),
        .I3(q1_reg_48),
        .I4(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q1_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hFFD0FFD0FFD0FFFF)) 
    q1_reg_i_7
       (.I0(q1_reg_i_44_n_0),
        .I1(q1_reg_i_45_n_0),
        .I2(q1_reg_17),
        .I3(q1_reg_i_46_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(q1_reg_i_47_n_0),
        .O(q1_reg_i_7_n_0));
  LUT5 #(
    .INIT(32'h8F888888)) 
    q1_reg_i_70
       (.I0(\reg_1825_reg[7] ),
        .I1(Q[0]),
        .I2(q1_reg_44),
        .I3(Q[13]),
        .I4(q3_reg_17),
        .O(q1_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'h0000000000FFD8D8)) 
    q1_reg_i_72
       (.I0(q1_reg_57),
        .I1(q1_reg_61),
        .I2(q1_reg_i_181_n_0),
        .I3(q1_reg_62),
        .I4(q1_reg_29),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q1_reg_i_72_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    q1_reg_i_73
       (.I0(q1_reg_32[5]),
        .I1(Q[0]),
        .I2(\reg_1825_reg[7] ),
        .I3(q3_reg_27),
        .O(q1_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'h00000000FF0E000E)) 
    q1_reg_i_74
       (.I0(q1_reg_i_182_n_0),
        .I1(q1_reg_i_183_n_0),
        .I2(q1_reg_i_184_n_0),
        .I3(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I4(q1_reg_49),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q1_reg_i_74_n_0));
  LUT5 #(
    .INIT(32'hF8888888)) 
    q1_reg_i_75
       (.I0(\reg_1825_reg[7] ),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(q3_reg_17),
        .I4(q1_reg_42),
        .O(q1_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h00000000FFD800D8)) 
    q1_reg_i_77
       (.I0(q1_reg_57),
        .I1(q1_reg_63),
        .I2(q1_reg_i_185_n_0),
        .I3(q1_reg_29),
        .I4(q1_reg_64),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q1_reg_i_77_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    q1_reg_i_78
       (.I0(Q[0]),
        .I1(\reg_1825_reg[7] ),
        .I2(q1_reg_32[4]),
        .I3(q3_reg_27),
        .O(q1_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'h00000000FF0E000E)) 
    q1_reg_i_79
       (.I0(q1_reg_i_186_n_0),
        .I1(q1_reg_i_187_n_0),
        .I2(q1_reg_i_188_n_0),
        .I3(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I4(q1_reg_50),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q1_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    q1_reg_i_8
       (.I0(q1_reg_i_48_n_0),
        .I1(q1_reg_i_40_n_0),
        .I2(q1_reg_i_49_n_0),
        .I3(q1_reg_17),
        .I4(q1_reg_i_50_n_0),
        .I5(q1_reg_i_51_n_0),
        .O(q1_reg_i_8_n_0));
  LUT5 #(
    .INIT(32'hF8888888)) 
    q1_reg_i_80
       (.I0(\reg_1825_reg[7] ),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(q3_reg_17),
        .I4(q1_reg_40),
        .O(q1_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'h00000000FFD800D8)) 
    q1_reg_i_82
       (.I0(q1_reg_57),
        .I1(q1_reg_65),
        .I2(q1_reg_i_189_n_0),
        .I3(q1_reg_29),
        .I4(q1_reg_66),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q1_reg_i_82_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    q1_reg_i_83
       (.I0(q1_reg_32[3]),
        .I1(Q[0]),
        .I2(\reg_1825_reg[7] ),
        .I3(q3_reg_27),
        .O(q1_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'h00000000FF0E000E)) 
    q1_reg_i_84
       (.I0(q1_reg_i_190_n_0),
        .I1(q1_reg_i_191_n_0),
        .I2(q1_reg_i_192_n_0),
        .I3(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I4(q1_reg_51),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q1_reg_i_84_n_0));
  LUT5 #(
    .INIT(32'hF8888888)) 
    q1_reg_i_85
       (.I0(\reg_1825_reg[7] ),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(q3_reg_17),
        .I4(q1_reg_38),
        .O(q1_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'h00000000FFD800D8)) 
    q1_reg_i_87
       (.I0(q1_reg_57),
        .I1(q1_reg_67),
        .I2(q1_reg_i_193_n_0),
        .I3(q1_reg_29),
        .I4(q1_reg_68),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q1_reg_i_87_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    q1_reg_i_88
       (.I0(q1_reg_32[2]),
        .I1(Q[0]),
        .I2(\reg_1825_reg[7] ),
        .I3(q3_reg_27),
        .O(q1_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'h00000000FF0E000E)) 
    q1_reg_i_89
       (.I0(q1_reg_i_194_n_0),
        .I1(q1_reg_i_195_n_0),
        .I2(q1_reg_i_196_n_0),
        .I3(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I4(q1_reg_52),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q1_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    q1_reg_i_9
       (.I0(q1_reg_i_52_n_0),
        .I1(q1_reg_i_40_n_0),
        .I2(q1_reg_i_53_n_0),
        .I3(q1_reg_17),
        .I4(q1_reg_i_54_n_0),
        .I5(q1_reg_i_55_n_0),
        .O(q1_reg_i_9_n_0));
  LUT5 #(
    .INIT(32'h8F888888)) 
    q1_reg_i_90
       (.I0(\reg_1825_reg[7] ),
        .I1(Q[0]),
        .I2(q1_reg_36),
        .I3(Q[13]),
        .I4(q3_reg_17),
        .O(q1_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'h00000000FF740074)) 
    q1_reg_i_92
       (.I0(q1_reg_69),
        .I1(q1_reg_57),
        .I2(q1_reg_i_197_n_0),
        .I3(q1_reg_29),
        .I4(q1_reg_70),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q1_reg_i_92_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    q1_reg_i_93
       (.I0(q1_reg_32[1]),
        .I1(Q[0]),
        .I2(\reg_1825_reg[7] ),
        .I3(q3_reg_27),
        .O(q1_reg_i_93_n_0));
  LUT6 #(
    .INIT(64'h00000000FF0E000E)) 
    q1_reg_i_94
       (.I0(q1_reg_i_198_n_0),
        .I1(q1_reg_i_199_n_0),
        .I2(q1_reg_i_200_n_0),
        .I3(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I4(q1_reg_53),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q1_reg_i_94_n_0));
  LUT5 #(
    .INIT(32'h8F888888)) 
    q1_reg_i_95
       (.I0(\reg_1825_reg[7] ),
        .I1(Q[0]),
        .I2(q1_reg_34),
        .I3(Q[13]),
        .I4(q3_reg_17),
        .O(q1_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'h0000000000FFD8D8)) 
    q1_reg_i_97
       (.I0(q1_reg_57),
        .I1(q1_reg_71),
        .I2(q1_reg_i_201_n_0),
        .I3(q1_reg_72),
        .I4(q1_reg_29),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q1_reg_i_97_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    q1_reg_i_98
       (.I0(Q[0]),
        .I1(\reg_1825_reg[7] ),
        .I2(q1_reg_32[0]),
        .I3(q3_reg_27),
        .O(q1_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'h00000000FF0E000E)) 
    q1_reg_i_99
       (.I0(q1_reg_i_202_n_0),
        .I1(q1_reg_i_203_n_0),
        .I2(q1_reg_i_204_n_0),
        .I3(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I4(q1_reg_54),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q1_reg_i_99_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_11
       (.I0(\xor_ln117_141_reg_23982_reg[7]_1 [7]),
        .I1(\xor_ln117_253_reg_25241_reg[7]_0 [7]),
        .I2(x_assign_160_reg_25083[6]),
        .I3(x_assign_165_reg_25121[5]),
        .I4(or_ln127_108_fu_18513_p3[6]),
        .I5(or_ln127_107_fu_18507_p3[4]),
        .O(\reg_1883_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_13
       (.I0(or_ln127_116_fu_19645_p3[5]),
        .I1(or_ln127_115_fu_19639_p3[7]),
        .I2(\xor_ln117_187_reg_24489_reg[7]_0 [7]),
        .I3(\xor_ln117_269_reg_25429_reg[7]_0 [7]),
        .I4(or_ln127_115_fu_19639_p3[1]),
        .I5(x_assign_177_reg_25309[5]),
        .O(\trunc_ln127_294_reg_25299_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_15
       (.I0(or_ln127_116_fu_19645_p3[4]),
        .I1(or_ln127_115_fu_19639_p3[6]),
        .I2(\xor_ln117_187_reg_24489_reg[7]_0 [6]),
        .I3(\xor_ln117_269_reg_25429_reg[7]_0 [6]),
        .I4(or_ln127_115_fu_19639_p3[0]),
        .I5(x_assign_177_reg_25309[4]),
        .O(\trunc_ln127_294_reg_25299_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_17
       (.I0(\xor_ln117_141_reg_23982_reg[7]_1 [6]),
        .I1(\xor_ln117_253_reg_25241_reg[7]_0 [6]),
        .I2(x_assign_160_reg_25083[5]),
        .I3(x_assign_165_reg_25121[4]),
        .I4(or_ln127_108_fu_18513_p3[5]),
        .I5(x_assign_160_reg_25083[4]),
        .O(\reg_1883_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_19
       (.I0(\xor_ln117_141_reg_23982_reg[7]_1 [5]),
        .I1(\xor_ln117_253_reg_25241_reg[7]_0 [5]),
        .I2(or_ln127_108_fu_18513_p3[4]),
        .I3(or_ln127_107_fu_18507_p3[3]),
        .I4(or_ln127_107_fu_18507_p3[4]),
        .I5(or_ln127_109_fu_18519_p3[1]),
        .O(\reg_1883_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_21
       (.I0(or_ln127_116_fu_19645_p3[3]),
        .I1(or_ln127_115_fu_19639_p3[5]),
        .I2(or_ln127_117_fu_19651_p3[1]),
        .I3(or_ln127_115_fu_19639_p3[7]),
        .I4(\xor_ln117_269_reg_25429_reg[7]_0 [5]),
        .I5(\xor_ln117_187_reg_24489_reg[7]_0 [5]),
        .O(\trunc_ln127_294_reg_25299_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_23
       (.I0(or_ln127_107_fu_18507_p3[2]),
        .I1(or_ln127_108_fu_18513_p3[3]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [4]),
        .I3(\xor_ln117_253_reg_25241_reg[7]_0 [4]),
        .I4(x_assign_160_reg_25083[4]),
        .I5(or_ln127_109_fu_18519_p3[0]),
        .O(\trunc_ln127_270_reg_25089_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_25
       (.I0(or_ln127_116_fu_19645_p3[2]),
        .I1(or_ln127_115_fu_19639_p3[4]),
        .I2(or_ln127_117_fu_19651_p3[0]),
        .I3(or_ln127_115_fu_19639_p3[6]),
        .I4(\xor_ln117_269_reg_25429_reg[7]_0 [4]),
        .I5(\xor_ln117_187_reg_24489_reg[7]_0 [4]),
        .O(\trunc_ln127_294_reg_25299_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_27
       (.I0(or_ln127_107_fu_18507_p3[1]),
        .I1(or_ln127_108_fu_18513_p3[2]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [3]),
        .I3(\xor_ln117_253_reg_25241_reg[7]_0 [3]),
        .I4(x_assign_160_reg_25083[3]),
        .I5(x_assign_165_reg_25121[3]),
        .O(\trunc_ln127_270_reg_25089_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_29
       (.I0(or_ln127_115_fu_19639_p3[3]),
        .I1(or_ln127_116_fu_19645_p3[1]),
        .I2(\xor_ln117_187_reg_24489_reg[7]_0 [3]),
        .I3(\xor_ln117_269_reg_25429_reg[7]_0 [3]),
        .I4(x_assign_177_reg_25309[3]),
        .I5(\xor_ln117_269_reg_25429_reg[3] [3]),
        .O(\trunc_ln127_290_reg_25277_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_31
       (.I0(or_ln127_115_fu_19639_p3[2]),
        .I1(or_ln127_116_fu_19645_p3[0]),
        .I2(\xor_ln117_187_reg_24489_reg[7]_0 [2]),
        .I3(\xor_ln117_269_reg_25429_reg[7]_0 [2]),
        .I4(x_assign_177_reg_25309[2]),
        .I5(\xor_ln117_269_reg_25429_reg[3] [2]),
        .O(\trunc_ln127_290_reg_25277_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_33
       (.I0(or_ln127_107_fu_18507_p3[0]),
        .I1(or_ln127_108_fu_18513_p3[1]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [2]),
        .I3(\xor_ln117_253_reg_25241_reg[7]_0 [2]),
        .I4(x_assign_160_reg_25083[2]),
        .I5(x_assign_165_reg_25121[2]),
        .O(\trunc_ln127_270_reg_25089_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_35
       (.I0(\xor_ln117_269_reg_25429_reg[7]_0 [1]),
        .I1(\xor_ln117_187_reg_24489_reg[7]_0 [1]),
        .I2(or_ln127_115_fu_19639_p3[1]),
        .I3(x_assign_175_reg_25293[4]),
        .I4(x_assign_177_reg_25309[1]),
        .I5(\xor_ln117_269_reg_25429_reg[3] [1]),
        .O(\xor_ln117_205_reg_24677_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_37
       (.I0(x_assign_163_reg_25105[4]),
        .I1(x_assign_160_reg_25083[6]),
        .I2(x_assign_160_reg_25083[1]),
        .I3(x_assign_165_reg_25121[1]),
        .I4(\xor_ln117_141_reg_23982_reg[7]_1 [1]),
        .I5(\xor_ln117_253_reg_25241_reg[7]_0 [1]),
        .O(\x_assign_163_reg_25105_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_39
       (.I0(or_ln127_108_fu_18513_p3[0]),
        .I1(x_assign_160_reg_25083[5]),
        .I2(x_assign_160_reg_25083[0]),
        .I3(x_assign_165_reg_25121[0]),
        .I4(\xor_ln117_141_reg_23982_reg[7]_1 [0]),
        .I5(\xor_ln117_253_reg_25241_reg[7]_0 [0]),
        .O(\tmp_549_reg_25116_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_41
       (.I0(\xor_ln117_269_reg_25429_reg[7]_0 [0]),
        .I1(\xor_ln117_187_reg_24489_reg[7]_0 [0]),
        .I2(or_ln127_115_fu_19639_p3[0]),
        .I3(x_assign_175_reg_25293[3]),
        .I4(x_assign_177_reg_25309[0]),
        .I5(\xor_ln117_269_reg_25429_reg[3] [0]),
        .O(\xor_ln117_205_reg_24677_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q3_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q3_reg
       (.ADDRARDADDR({1'b0,1'b0,q3_reg_i_1__0_n_0,q3_reg_i_2__0_n_0,q3_reg_i_3_n_0,q3_reg_i_4_n_0,q3_reg_i_5_n_0,q3_reg_i_6_n_0,q3_reg_i_7_n_0,q3_reg_i_8_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q3_reg_i_9_n_0,q3_reg_i_10_n_0,q3_reg_i_11__0_n_0,q3_reg_i_12__0_n_0,q3_reg_i_13__0_n_0,q3_reg_i_14__0_n_0,q3_reg_i_15__0_n_0,q3_reg_i_16__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q3_reg_DOADO_UNCONNECTED[15:8],q3_reg_0}),
        .DOBDO({NLW_q3_reg_DOBDO_UNCONNECTED[15:8],q3_reg_1}),
        .DOPADOP(NLW_q3_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q3_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce2),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    q3_reg_i_10
       (.I0(q3_reg_i_62_n_0),
        .I1(q3_reg_i_63_n_0),
        .I2(q3_reg_i_64_n_0),
        .I3(q1_reg_17),
        .I4(q3_reg_i_65__0_n_0),
        .I5(q3_reg_i_66__0_n_0),
        .O(q3_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'h00FFF8F8F0F0F0F0)) 
    q3_reg_i_100
       (.I0(q3_reg_i_23_0),
        .I1(Q[6]),
        .I2(q3_reg_i_188_n_0),
        .I3(q3_reg_i_23_1),
        .I4(Q[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q3_reg_i_100_n_0));
  LUT5 #(
    .INIT(32'h00002000)) 
    q3_reg_i_101__0
       (.I0(\xor_ln117_11_reg_22653_reg[6] ),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(Q[9]),
        .O(q3_reg_i_101__0_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB33F33FFF)) 
    q3_reg_i_102
       (.I0(q3_reg_i_25_0),
        .I1(q1_reg_47),
        .I2(Q[7]),
        .I3(q3_reg_i_25_1),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(q3_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'h00000000FF3A003A)) 
    q3_reg_i_103
       (.I0(q3_reg_i_20_1[6]),
        .I1(q3_reg_i_20_0[6]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(q3_reg_i_20_2[6]),
        .I5(q1_reg_i_261_n_0),
        .O(q3_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'h00FFF2F2F0F0F0F0)) 
    q3_reg_i_104
       (.I0(Q[6]),
        .I1(q3_reg_i_28_0),
        .I2(q3_reg_i_189_n_0),
        .I3(q3_reg_i_28_1),
        .I4(Q[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q3_reg_i_104_n_0));
  LUT5 #(
    .INIT(32'h00002000)) 
    q3_reg_i_105__0
       (.I0(\xor_ln117_11_reg_22653_reg[5] ),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(Q[9]),
        .O(q3_reg_i_105__0_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB33F33FFF)) 
    q3_reg_i_106__0
       (.I0(\xor_ln117_45_reg_22914_reg[5] ),
        .I1(q1_reg_47),
        .I2(Q[7]),
        .I3(\xor_ln117_29_reg_22807_reg[5] ),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(q3_reg_i_106__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FF3A003A)) 
    q3_reg_i_107__0
       (.I0(q3_reg_i_20_1[5]),
        .I1(q3_reg_i_20_0[5]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(q3_reg_i_20_2[5]),
        .I5(q1_reg_i_261_n_0),
        .O(q3_reg_i_107__0_n_0));
  LUT6 #(
    .INIT(64'hBF80BF80BFB0BF80)) 
    q3_reg_i_108
       (.I0(q3_reg_i_33__0_0),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q3_reg_i_190_n_0),
        .I4(Q[6]),
        .I5(q3_reg_i_33__0_1),
        .O(q3_reg_i_108_n_0));
  LUT5 #(
    .INIT(32'h00002000)) 
    q3_reg_i_109
       (.I0(q3_reg_i_35_1),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(Q[9]),
        .O(q3_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB33F33FFF)) 
    q3_reg_i_110
       (.I0(\xor_ln117_45_reg_22914_reg[4] ),
        .I1(q1_reg_47),
        .I2(Q[7]),
        .I3(q3_reg_i_35_0),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(q3_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'h00000000FF8B008B)) 
    q3_reg_i_111
       (.I0(q3_reg_i_20_0[4]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(q3_reg_i_20_1[4]),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(q3_reg_i_20_2[4]),
        .I5(q1_reg_i_261_n_0),
        .O(q3_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'h00FFF2F2F0F0F0F0)) 
    q3_reg_i_112
       (.I0(Q[6]),
        .I1(q3_reg_i_38__0_0),
        .I2(q3_reg_i_191_n_0),
        .I3(q3_reg_i_38__0_1),
        .I4(Q[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q3_reg_i_112_n_0));
  LUT5 #(
    .INIT(32'h00002000)) 
    q3_reg_i_113
       (.I0(\x_assign_30_reg_23100_reg[3] ),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(Q[9]),
        .O(q3_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB33F33FFF)) 
    q3_reg_i_114
       (.I0(\x_assign_55_reg_23470_reg[3] ),
        .I1(q1_reg_47),
        .I2(Q[7]),
        .I3(q3_reg_i_40_0),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(q3_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    q3_reg_i_115
       (.I0(q3_reg_i_20_0[3]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(q3_reg_i_20_1[3]),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(q3_reg_i_20_2[3]),
        .I5(q1_reg_i_261_n_0),
        .O(q3_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'h00FFF8F8F0F0F0F0)) 
    q3_reg_i_116
       (.I0(q3_reg_i_43__0_0),
        .I1(Q[6]),
        .I2(q3_reg_i_192_n_0),
        .I3(q3_reg_i_43__0_1),
        .I4(Q[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q3_reg_i_116_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    q3_reg_i_117
       (.I0(\x_assign_30_reg_23100_reg[2] ),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(Q[9]),
        .O(q3_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB33F33FFF)) 
    q3_reg_i_118
       (.I0(\x_assign_54_reg_23464_reg[2] ),
        .I1(q1_reg_47),
        .I2(Q[7]),
        .I3(q3_reg_i_45_0),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(q3_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF4747)) 
    q3_reg_i_119
       (.I0(q3_reg_i_20_0[2]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(q3_reg_i_20_1[2]),
        .I3(q3_reg_i_20_2[2]),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(q1_reg_i_261_n_0),
        .O(q3_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'hFFFF4F44FFFF4FFF)) 
    q3_reg_i_11__0
       (.I0(q3_reg_i_67_n_0),
        .I1(q3_reg_i_68_n_0),
        .I2(\trunc_ln127_337_reg_25671_reg[6] [4]),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(q3_reg_i_69__0_n_0),
        .I5(q3_reg_i_70_n_0),
        .O(q3_reg_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h00FFF2F2F0F0F0F0)) 
    q3_reg_i_120
       (.I0(Q[6]),
        .I1(q3_reg_i_48_0),
        .I2(q3_reg_i_193_n_0),
        .I3(q3_reg_i_48_1),
        .I4(Q[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q3_reg_i_120_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    q3_reg_i_121
       (.I0(\x_assign_31_reg_23106_reg[1] ),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(Q[9]),
        .O(q3_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB33F33FFF)) 
    q3_reg_i_122
       (.I0(\x_assign_55_reg_23470_reg[1] ),
        .I1(q1_reg_47),
        .I2(Q[7]),
        .I3(q3_reg_i_50_0),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(q3_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h0000000000FFB8B8)) 
    q3_reg_i_123
       (.I0(q3_reg_i_20_0[1]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(q3_reg_i_20_1[1]),
        .I3(q3_reg_i_20_2[1]),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(q1_reg_i_261_n_0),
        .O(q3_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'h00FFF2F2F0F0F0F0)) 
    q3_reg_i_124
       (.I0(Q[6]),
        .I1(q3_reg_i_53__0_0),
        .I2(q3_reg_i_194_n_0),
        .I3(q3_reg_i_53__0_1),
        .I4(Q[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q3_reg_i_124_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    q3_reg_i_125
       (.I0(\x_assign_31_reg_23106_reg[0] ),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(Q[9]),
        .O(q3_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB33F33FFF)) 
    q3_reg_i_126
       (.I0(\x_assign_55_reg_23470_reg[0] ),
        .I1(q1_reg_47),
        .I2(Q[7]),
        .I3(\x_assign_43_reg_23282_reg[0] ),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(q3_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'h00000000FF8B008B)) 
    q3_reg_i_127
       (.I0(q3_reg_i_20_0[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(q3_reg_i_20_1[0]),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(q3_reg_i_20_2[0]),
        .I5(q1_reg_i_261_n_0),
        .O(q3_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_128
       (.I0(\xor_ln117_62_reg_23063_reg[7] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [7]),
        .I2(or_ln127_57_fu_9630_p3[6]),
        .I3(or_ln127_58_fu_9636_p3[7]),
        .I4(or_ln127_58_fu_9636_p3[0]),
        .I5(x_assign_86_reg_23722[7]),
        .O(q3_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_129
       (.I0(\xor_ln117_77_reg_23230_reg[7] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [7]),
        .I2(or_ln127_66_fu_10768_p3[0]),
        .I3(x_assign_98_reg_23910[7]),
        .I4(or_ln127_66_fu_10768_p3[7]),
        .I5(or_ln127_65_fu_10762_p3[6]),
        .O(q3_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    q3_reg_i_12__0
       (.I0(q3_reg_i_71_n_0),
        .I1(q3_reg_i_72_n_0),
        .I2(q3_reg_i_73_n_0),
        .I3(q1_reg_17),
        .I4(q3_reg_i_74__0_n_0),
        .I5(q3_reg_i_75__0_n_0),
        .O(q3_reg_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF2800000000)) 
    q3_reg_i_130
       (.I0(Q[9]),
        .I1(q3_reg_i_57__0_0),
        .I2(q3_reg_i_195_n_0),
        .I3(Q[13]),
        .I4(Q[11]),
        .I5(q3_reg_17),
        .O(q3_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    q3_reg_i_131
       (.I0(q3_reg_23),
        .I1(x_assign_62_reg_23346[7]),
        .I2(or_ln127_42_fu_7372_p3[0]),
        .I3(q3_reg_i_196_n_0),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [7]),
        .I5(\xor_ln117_30_reg_22813_reg[7] ),
        .O(q3_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_132
       (.I0(\pt_load_2_reg_22425_reg[7] ),
        .I1(\xor_ln117_189_reg_24494_reg[7] [7]),
        .I2(or_ln127_26_reg_23021[6]),
        .I3(q3_reg_i_58__0_0[7]),
        .I4(x_assign_38_reg_23005[7]),
        .I5(x_assign_36_reg_22994[3]),
        .O(q3_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    q3_reg_i_133
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(\xor_ln117_141_reg_23982_reg[7] ),
        .I2(q3_reg_i_197_n_0),
        .I3(q3_reg_67),
        .I4(\xor_ln117_157_reg_24171_reg[7] ),
        .I5(q3_reg_i_198_n_0),
        .O(q3_reg_i_133_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    q3_reg_i_134
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\xor_ln117_222_reg_24870_reg[7] ),
        .O(q3_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'h0FF0EEEE00000000)) 
    q3_reg_i_135
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(\xor_ln117_77_reg_23230_reg[6] ),
        .I3(q3_reg_i_199_n_0),
        .I4(Q[13]),
        .I5(q3_reg_17),
        .O(q3_reg_i_135_n_0));
  LUT5 #(
    .INIT(32'h00373700)) 
    q3_reg_i_136
       (.I0(Q[7]),
        .I1(q1_reg_47),
        .I2(Q[5]),
        .I3(\or_ln127_12_reg_22978_reg[6] ),
        .I4(q3_reg_i_200_n_0),
        .O(q3_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_137
       (.I0(\trunc_ln127_214_reg_24547_reg[5] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [6]),
        .I2(x_assign_144_reg_24583[5]),
        .I3(or_ln127_97_fu_15299_p3[5]),
        .I4(x_assign_144_reg_24583[6]),
        .I5(or_ln127_96_fu_15293_p3[6]),
        .O(q3_reg_i_137_n_0));
  LUT6 #(
    .INIT(64'hFF1414FF14141414)) 
    q3_reg_i_138
       (.I0(q3_reg_67),
        .I1(\xor_ln117_157_reg_24171_reg[6] ),
        .I2(q3_reg_i_201_n_0),
        .I3(\xor_ln117_173_reg_24315_reg[6] ),
        .I4(q3_reg_i_202_n_0),
        .I5(q1_reg_57),
        .O(q3_reg_i_138_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    q3_reg_i_139
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\x_assign_189_reg_25497_reg[6] ),
        .O(q3_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5700)) 
    q3_reg_i_13__0
       (.I0(q3_reg_i_76_n_0),
        .I1(q3_reg_i_77_n_0),
        .I2(q3_reg_i_78_n_0),
        .I3(q1_reg_17),
        .I4(q3_reg_i_79__0_n_0),
        .I5(q3_reg_i_80__0_n_0),
        .O(q3_reg_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_140
       (.I0(\trunc_ln127_194_reg_24405_reg[4] ),
        .I1(\xor_ln117_189_reg_24494_reg[7] [5]),
        .I2(\xor_ln117_189_reg_24494_reg[7]_0 [5]),
        .I3(or_ln127_90_reg_24452[4]),
        .I4(or_ln127_90_reg_24452[5]),
        .I5(x_assign_134_reg_24436[5]),
        .O(q3_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'h02AA000032AA3000)) 
    q3_reg_i_141
       (.I0(\x_assign_88_reg_24012_reg[5] ),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q1_reg_19),
        .I5(\xor_ln117_172_reg_24309[5]_i_2_n_0 ),
        .O(q3_reg_i_141_n_0));
  LUT6 #(
    .INIT(64'h7D7D7D007D007D7D)) 
    q3_reg_i_142
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(\trunc_ln127_137_reg_23868_reg[6] ),
        .I2(q3_reg_i_203_n_0),
        .I3(q3_reg_20),
        .I4(\trunc_ln127_110_reg_23642_reg[4] ),
        .I5(q3_reg_i_204_n_0),
        .O(q3_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'h4114144114414114)) 
    q3_reg_i_143
       (.I0(\ap_CS_fsm_reg[13]_0 ),
        .I1(x_assign_74_reg_23534[5]),
        .I2(or_ln127_50_fu_8504_p3[6]),
        .I3(q3_reg_i_205_n_0),
        .I4(\xor_ln117_253_reg_25241_reg[7] [5]),
        .I5(\trunc_ln127_90_reg_23454_reg[4] ),
        .O(q3_reg_i_143_n_0));
  LUT6 #(
    .INIT(64'hBEBEBEBE00BEBE00)) 
    q3_reg_i_144
       (.I0(q3_reg_22),
        .I1(\or_ln127_20_reg_23112_reg[5] ),
        .I2(q3_reg_i_206_n_0),
        .I3(\or_ln127_12_reg_22978_reg[5] ),
        .I4(q3_reg_i_207_n_0),
        .I5(\ap_CS_fsm_reg[5] ),
        .O(q3_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    q3_reg_i_145
       (.I0(q3_reg_23),
        .I1(x_assign_62_reg_23346[5]),
        .I2(or_ln127_42_fu_7372_p3[6]),
        .I3(q3_reg_i_208_n_0),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [5]),
        .I5(\trunc_ln127_74_reg_23288_reg[4] ),
        .O(q3_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_146
       (.I0(\trunc_ln127_250_reg_24901_reg[4] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [5]),
        .I2(or_ln127_113_fu_17563_p3[4]),
        .I3(x_assign_168_reg_24959[4]),
        .I4(x_assign_168_reg_24959[5]),
        .I5(or_ln127_112_fu_17557_p3[5]),
        .O(q3_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'h0000000069969669)) 
    q3_reg_i_147
       (.I0(or_ln127_96_fu_15293_p3[5]),
        .I1(x_assign_144_reg_24583[5]),
        .I2(q3_reg_i_209_n_0),
        .I3(\xor_ln117_139_reg_23972_reg[7]_0 [5]),
        .I4(\trunc_ln127_210_reg_24525_reg[4] ),
        .I5(\ap_CS_fsm_reg[10] ),
        .O(q3_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_148
       (.I0(\xor_ln117_157_reg_24171_reg[5] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [5]),
        .I2(x_assign_158_reg_24793[5]),
        .I3(or_ln127_106_fu_16437_p3[5]),
        .I4(or_ln127_106_fu_16437_p3[4]),
        .I5(or_ln127_105_fu_16431_p3[4]),
        .O(q3_reg_i_148_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_149
       (.I0(\reg_1883_reg[5] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [5]),
        .I2(or_ln127_121_fu_18695_p3[4]),
        .I3(or_ln127_122_fu_18701_p3[4]),
        .I4(or_ln127_122_fu_18701_p3[5]),
        .I5(x_assign_182_reg_25169[5]),
        .O(q3_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFF4FFF4)) 
    q3_reg_i_14__0
       (.I0(q3_reg_i_81__0_n_0),
        .I1(q3_reg_i_82_n_0),
        .I2(q3_reg_i_83__0_n_0),
        .I3(q1_reg_17),
        .I4(q3_reg_i_84_n_0),
        .I5(q3_reg_i_85_n_0),
        .O(q3_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_150
       (.I0(\or_ln127_20_reg_23112_reg[4] ),
        .I1(or_ln127_33_fu_6234_p3[3]),
        .I2(or_ln127_34_fu_6240_p3[4]),
        .I3(x_assign_50_reg_23158[4]),
        .I4(or_ln127_34_fu_6240_p3[5]),
        .I5(\xor_ln117_139_reg_23972_reg[7]_0 [4]),
        .O(q3_reg_i_150_n_0));
  LUT5 #(
    .INIT(32'h28AAAAAA)) 
    q3_reg_i_151
       (.I0(q3_reg_21),
        .I1(q3_reg_i_71_0),
        .I2(q3_reg_i_210_n_0),
        .I3(Q[7]),
        .I4(q1_reg_47),
        .O(q3_reg_i_151_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_152
       (.I0(\trunc_ln127_90_reg_23454_reg[3] ),
        .I1(or_ln127_50_fu_8504_p3[4]),
        .I2(or_ln127_49_fu_8498_p3[3]),
        .I3(x_assign_74_reg_23534[4]),
        .I4(or_ln127_50_fu_8504_p3[5]),
        .I5(\xor_ln117_253_reg_25241_reg[7] [4]),
        .O(q3_reg_i_152_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF96696996)) 
    q3_reg_i_153
       (.I0(x_assign_86_reg_23722[4]),
        .I1(or_ln127_58_fu_9636_p3[5]),
        .I2(q3_reg_i_211_n_0),
        .I3(\xor_ln117_253_reg_25241_reg[7] [4]),
        .I4(\trunc_ln127_110_reg_23642_reg[3] ),
        .I5(q3_reg_20),
        .O(q3_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_154
       (.I0(\xor_ln117_77_reg_23230_reg[4] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [4]),
        .I2(or_ln127_66_fu_10768_p3[5]),
        .I3(x_assign_98_reg_23910[4]),
        .I4(or_ln127_65_fu_10762_p3[3]),
        .I5(or_ln127_66_fu_10768_p3[4]),
        .O(q3_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_155
       (.I0(\trunc_ln127_194_reg_24405_reg[3] ),
        .I1(\xor_ln117_189_reg_24494_reg[7]_0 [4]),
        .I2(or_ln127_90_reg_24452[3]),
        .I3(\xor_ln117_189_reg_24494_reg[7] [4]),
        .I4(or_ln127_90_reg_24452[4]),
        .I5(x_assign_134_reg_24436[4]),
        .O(q3_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_156
       (.I0(\trunc_ln127_250_reg_24901_reg[3] ),
        .I1(or_ln127_113_fu_17563_p3[3]),
        .I2(q3_reg_i_74__0_0[2]),
        .I3(or_ln127_112_fu_17557_p3[4]),
        .I4(x_assign_168_reg_24959[4]),
        .I5(\xor_ln117_253_reg_25241_reg[7] [4]),
        .O(q3_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    q3_reg_i_157
       (.I0(q3_reg_67),
        .I1(q3_reg_i_212_n_0),
        .I2(\trunc_ln127_237_reg_24751_reg[5] ),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(q3_reg_i_213_n_0),
        .I5(\trunc_ln127_210_reg_24525_reg[3] ),
        .O(q3_reg_i_157_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    q3_reg_i_158
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\trunc_ln127_310_reg_25465_reg[5] ),
        .O(q3_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_159
       (.I0(\xor_ln117_46_reg_22920_reg[3] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [3]),
        .I2(or_ln127_50_fu_8504_p3[3]),
        .I3(or_ln127_49_fu_8498_p3[2]),
        .I4(x_assign_74_reg_23534[3]),
        .I5(q1_reg_i_138_0[2]),
        .O(q3_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    q3_reg_i_15__0
       (.I0(q3_reg_i_86_n_0),
        .I1(q3_reg_i_87_n_0),
        .I2(q3_reg_i_88_n_0),
        .I3(q1_reg_17),
        .I4(q3_reg_i_89__0_n_0),
        .I5(q3_reg_i_90__0_n_0),
        .O(q3_reg_i_15__0_n_0));
  LUT6 #(
    .INIT(64'h0FF0EEEE00000000)) 
    q3_reg_i_160
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(\x_assign_76_reg_23824_reg[3] ),
        .I3(q3_reg_i_214_n_0),
        .I4(Q[13]),
        .I5(q3_reg_17),
        .O(q3_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'h4114144114414114)) 
    q3_reg_i_161
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(q3_reg_i_215_n_0),
        .I2(q3_reg_i_58__0_0[3]),
        .I3(or_ln127_26_reg_23021[2]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [3]),
        .I5(\x_assign_16_reg_22892_reg[3] ),
        .O(q3_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_162
       (.I0(q3_reg_i_79__0_0[3]),
        .I1(x_assign_201_reg_25665[3]),
        .I2(\xor_ln117_189_reg_24494_reg[7] [3]),
        .I3(\xor_ln117_278_reg_25701_reg[7] [3]),
        .I4(\xor_ln117_276_reg_25691_reg[5] [1]),
        .I5(or_ln127_133_fu_21591_p3[1]),
        .O(q3_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_163
       (.I0(\trunc_ln127_254_reg_24923_reg[2]_0 ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [3]),
        .I2(or_ln127_113_fu_17563_p3[2]),
        .I3(q3_reg_i_74__0_0[1]),
        .I4(x_assign_170_reg_24981[2]),
        .I5(x_assign_168_reg_24959[3]),
        .O(q3_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    q3_reg_i_164
       (.I0(q3_reg_67),
        .I1(\x_assign_141_reg_24745_reg[3] ),
        .I2(q3_reg_i_216_n_0),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\xor_ln117_141_reg_23982_reg[3] ),
        .I5(q3_reg_i_217_n_0),
        .O(q3_reg_i_164_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    q3_reg_i_165
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\trunc_ln127_319_reg_25513_reg[2]_0 ),
        .O(q3_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    q3_reg_i_166
       (.I0(or_ln127_122_fu_18701_p3[1]),
        .I1(or_ln127_121_fu_18695_p3[1]),
        .I2(q3_reg_i_218_n_0),
        .I3(\xor_ln117_253_reg_25241_reg[7] [2]),
        .I4(\trunc_ln127_270_reg_25089_reg[1]_0 ),
        .I5(q1_reg_29),
        .O(q3_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF96696996)) 
    q3_reg_i_167
       (.I0(x_assign_144_reg_24583[2]),
        .I1(x_assign_146_reg_24605[1]),
        .I2(q3_reg_i_219_n_0),
        .I3(\xor_ln117_139_reg_23972_reg[7]_0 [2]),
        .I4(\xor_ln117_141_reg_23982_reg[2] ),
        .I5(\ap_CS_fsm_reg[10] ),
        .O(q3_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'h909090FF90FF9090)) 
    q3_reg_i_168
       (.I0(\trunc_ln127_254_reg_24923_reg[1] ),
        .I1(q3_reg_i_220_n_0),
        .I2(q1_reg_57),
        .I3(q3_reg_67),
        .I4(\trunc_ln127_234_reg_24735_reg[1] ),
        .I5(q3_reg_i_221_n_0),
        .O(q3_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'hFFFF900090009000)) 
    q3_reg_i_169
       (.I0(\trunc_ln127_290_reg_25277_reg[1] ),
        .I1(q3_reg_i_222_n_0),
        .I2(\reg_1825_reg[7] ),
        .I3(Q[14]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter3),
        .O(q3_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    q3_reg_i_16__0
       (.I0(q3_reg_i_91_n_0),
        .I1(q3_reg_i_92_n_0),
        .I2(q3_reg_i_93_n_0),
        .I3(q1_reg_17),
        .I4(q3_reg_i_94__0_n_0),
        .I5(q3_reg_i_95__0_n_0),
        .O(q3_reg_i_16__0_n_0));
  LUT6 #(
    .INIT(64'hFF1414FF14141414)) 
    q3_reg_i_170
       (.I0(q3_reg_22),
        .I1(\or_ln127_19_reg_23094_reg[2] ),
        .I2(q3_reg_i_223_n_0),
        .I3(\trunc_ln127_70_reg_23266_reg[1] ),
        .I4(q3_reg_i_224_n_0),
        .I5(q3_reg_23),
        .O(q3_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'h1441411441141441)) 
    q3_reg_i_171
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(or_ln127_26_reg_23021[1]),
        .I2(q3_reg_i_58__0_0[2]),
        .I3(q3_reg_i_225_n_0),
        .I4(\xor_ln117_189_reg_24494_reg[7] [2]),
        .I5(\x_assign_21_reg_22846_reg[2] ),
        .O(q3_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'h0000000069969669)) 
    q3_reg_i_172
       (.I0(q1_reg_i_138_0[1]),
        .I1(x_assign_74_reg_23534[2]),
        .I2(q3_reg_i_226_n_0),
        .I3(\xor_ln117_253_reg_25241_reg[7] [2]),
        .I4(q3_reg_i_84_0),
        .I5(q3_reg_i_84_1),
        .O(q3_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'h909090FF90FF9090)) 
    q3_reg_i_173
       (.I0(\x_assign_76_reg_23824_reg[2] ),
        .I1(q3_reg_i_227_n_0),
        .I2(\ap_CS_fsm_reg[13] ),
        .I3(q3_reg_20),
        .I4(\x_assign_64_reg_23636_reg[2] ),
        .I5(q3_reg_i_228_n_0),
        .O(q3_reg_i_173_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_174
       (.I0(\x_assign_117_reg_24354_reg[2] ),
        .I1(\xor_ln117_189_reg_24494_reg[7]_0 [2]),
        .I2(x_assign_132_reg_24425[1]),
        .I3(x_assign_134_reg_24436[2]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [2]),
        .I5(or_ln127_90_reg_24452[1]),
        .O(q3_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'hAAAA8AAA8AAAAAAA)) 
    q3_reg_i_175
       (.I0(q3_reg_21),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(q3_reg_i_86_0),
        .I5(q3_reg_i_229_n_0),
        .O(q3_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF96696996)) 
    q3_reg_i_176
       (.I0(x_assign_86_reg_23722[1]),
        .I1(\xor_ln117_125_reg_23794_reg[3] [0]),
        .I2(q3_reg_i_230_n_0),
        .I3(\xor_ln117_253_reg_25241_reg[7] [1]),
        .I4(\xor_ln117_62_reg_23063_reg[1] ),
        .I5(q3_reg_20),
        .O(q3_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_177
       (.I0(or_ln127_105_fu_16431_p3[0]),
        .I1(or_ln127_106_fu_16437_p3[0]),
        .I2(x_assign_158_reg_24793[1]),
        .I3(x_assign_156_reg_24771[0]),
        .I4(\xor_ln117_253_reg_25241_reg[7] [1]),
        .I5(\xor_ln117_157_reg_24171_reg[1] ),
        .O(q3_reg_i_177_n_0));
  LUT6 #(
    .INIT(64'h909090FF90FF9090)) 
    q3_reg_i_178
       (.I0(\xor_ln117_173_reg_24315_reg[1] ),
        .I1(q3_reg_i_231_n_0),
        .I2(q1_reg_57),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\xor_ln117_141_reg_23982_reg[1] ),
        .I5(q3_reg_i_232_n_0),
        .O(q3_reg_i_178_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    q3_reg_i_179
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\xor_ln117_222_reg_24870_reg[1] ),
        .O(q3_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_180
       (.I0(\x_assign_81_reg_23862_reg[0] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [0]),
        .I2(or_ln127_66_fu_10768_p3[1]),
        .I3(x_assign_98_reg_23910[0]),
        .I4(or_ln127_66_fu_10768_p3[0]),
        .I5(x_assign_99_reg_23926),
        .O(q3_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'hFE00CE00CE00FE00)) 
    q3_reg_i_181
       (.I0(Q[9]),
        .I1(Q[13]),
        .I2(Q[11]),
        .I3(q3_reg_17),
        .I4(\xor_ln117_62_reg_23063_reg[0] ),
        .I5(q3_reg_i_233_n_0),
        .O(q3_reg_i_181_n_0));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q3_reg_i_182
       (.I0(x_assign_50_reg_23158[0]),
        .I1(or_ln127_34_fu_6240_p3[1]),
        .I2(q3_reg_i_234_n_0),
        .I3(\xor_ln117_139_reg_23972_reg[7]_0 [0]),
        .I4(\xor_ln117_14_reg_22679_reg[0] ),
        .I5(q3_reg_22),
        .O(q3_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_183
       (.I0(\xor_ln117_30_reg_22813_reg[0] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [0]),
        .I2(or_ln127_42_fu_7372_p3[0]),
        .I3(x_assign_63_reg_23362),
        .I4(or_ln127_42_fu_7372_p3[1]),
        .I5(x_assign_62_reg_23346[0]),
        .O(q3_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'h14FF1414141414FF)) 
    q3_reg_i_184
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(\xor_ln117_141_reg_23982_reg[0] ),
        .I2(q3_reg_i_235_n_0),
        .I3(q3_reg_67),
        .I4(\x_assign_141_reg_24745_reg[0] ),
        .I5(q3_reg_i_236_n_0),
        .O(q3_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_185
       (.I0(\xor_ln117_205_reg_24677_reg[0] ),
        .I1(\xor_ln117_269_reg_25429_reg[7] [0]),
        .I2(x_assign_192_reg_25340[7]),
        .I3(x_assign_195_reg_25378),
        .I4(x_assign_192_reg_25340[0]),
        .I5(or_ln127_128_fu_19821_p3[0]),
        .O(q3_reg_i_185_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    q3_reg_i_186
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\xor_ln117_222_reg_24870_reg[0] ),
        .O(q3_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'h0000020033000200)) 
    q3_reg_i_187
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(\xor_ln117_235_reg_25043_reg[7] [7]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q3_reg_i_96_0[7]),
        .O(q3_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'h3300200000002000)) 
    q3_reg_i_188
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(\xor_ln117_235_reg_25043_reg[7] [6]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q3_reg_i_96_0[6]),
        .O(q3_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'h0000020033000200)) 
    q3_reg_i_189
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(\xor_ln117_235_reg_25043_reg[7] [5]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q3_reg_i_96_0[5]),
        .O(q3_reg_i_189_n_0));
  LUT6 #(
    .INIT(64'h0000000000FFD8D8)) 
    q3_reg_i_18__0
       (.I0(q1_reg_57),
        .I1(q3_reg_50),
        .I2(q3_reg_i_96_n_0),
        .I3(q3_reg_51),
        .I4(q1_reg_29),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q3_reg_i_18__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    q3_reg_i_19
       (.I0(Q[0]),
        .I1(\reg_1825_reg[7] ),
        .I2(q3_reg_26[7]),
        .I3(q3_reg_27),
        .O(q3_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'h0000020033000200)) 
    q3_reg_i_190
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(\xor_ln117_235_reg_25043_reg[7] [4]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q3_reg_i_96_0[4]),
        .O(q3_reg_i_190_n_0));
  LUT6 #(
    .INIT(64'h0000200033002000)) 
    q3_reg_i_191
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(\xor_ln117_235_reg_25043_reg[7] [3]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q3_reg_i_96_0[3]),
        .O(q3_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'h0000200033002000)) 
    q3_reg_i_192
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(\xor_ln117_235_reg_25043_reg[7] [2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q3_reg_i_96_0[2]),
        .O(q3_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'h0000200033002000)) 
    q3_reg_i_193
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(\xor_ln117_235_reg_25043_reg[7] [1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q3_reg_i_96_0[1]),
        .O(q3_reg_i_193_n_0));
  LUT6 #(
    .INIT(64'h3300200000002000)) 
    q3_reg_i_194
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(\xor_ln117_235_reg_25043_reg[7] [0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[4]),
        .I5(q3_reg_i_96_0[0]),
        .O(q3_reg_i_194_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_195
       (.I0(x_assign_74_reg_23534[7]),
        .I1(or_ln127_50_fu_8504_p3[0]),
        .I2(or_ln127_50_fu_8504_p3[7]),
        .I3(or_ln127_49_fu_8498_p3[6]),
        .I4(\xor_ln117_253_reg_25241_reg[7] [7]),
        .O(q3_reg_i_195_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_196
       (.I0(or_ln127_42_fu_7372_p3[7]),
        .I1(or_ln127_41_fu_7366_p3[6]),
        .O(q3_reg_i_196_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_197
       (.I0(x_assign_146_reg_24605[3]),
        .I1(x_assign_144_reg_24583[7]),
        .I2(or_ln127_97_fu_15299_p3[6]),
        .I3(x_assign_144_reg_24583[6]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [7]),
        .O(q3_reg_i_197_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_198
       (.I0(x_assign_156_reg_24771[3]),
        .I1(x_assign_158_reg_24793[6]),
        .I2(or_ln127_106_fu_16437_p3[6]),
        .I3(or_ln127_105_fu_16431_p3[6]),
        .I4(\xor_ln117_253_reg_25241_reg[7] [7]),
        .O(q3_reg_i_198_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_199
       (.I0(or_ln127_65_fu_10762_p3[5]),
        .I1(or_ln127_66_fu_10768_p3[6]),
        .I2(x_assign_98_reg_23910[6]),
        .I3(or_ln127_66_fu_10768_p3[7]),
        .I4(\xor_ln117_253_reg_25241_reg[7] [6]),
        .O(q3_reg_i_199_n_0));
  LUT6 #(
    .INIT(64'hF8FFF8FFF8FFF8F8)) 
    q3_reg_i_1__0
       (.I0(q3_reg_40),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q3_reg_i_18__0_n_0),
        .I3(q3_reg_i_19_n_0),
        .I4(q3_reg_i_20_n_0),
        .I5(q3_reg_i_21_n_0),
        .O(q3_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF0E0E)) 
    q3_reg_i_20
       (.I0(q3_reg_i_97_n_0),
        .I1(q3_reg_i_98_n_0),
        .I2(q3_reg_i_99_n_0),
        .I3(q3_reg_42),
        .I4(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q3_reg_i_20_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_200
       (.I0(or_ln127_26_reg_23021[5]),
        .I1(q3_reg_i_58__0_0[6]),
        .I2(or_ln127_26_reg_23021[6]),
        .I3(x_assign_38_reg_23005[6]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [6]),
        .O(q3_reg_i_200_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_201
       (.I0(or_ln127_104_fu_16425_p3[3]),
        .I1(or_ln127_106_fu_16437_p3[6]),
        .I2(or_ln127_106_fu_16437_p3[5]),
        .I3(or_ln127_105_fu_16431_p3[5]),
        .I4(\xor_ln117_253_reg_25241_reg[7] [6]),
        .O(q3_reg_i_201_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_202
       (.I0(or_ln127_112_fu_17557_p3[6]),
        .I1(x_assign_168_reg_24959[6]),
        .I2(x_assign_168_reg_24959[5]),
        .I3(or_ln127_113_fu_17563_p3[5]),
        .I4(\xor_ln117_253_reg_25241_reg[7] [6]),
        .O(q3_reg_i_202_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_203
       (.I0(or_ln127_65_fu_10762_p3[4]),
        .I1(or_ln127_66_fu_10768_p3[5]),
        .I2(x_assign_98_reg_23910[5]),
        .I3(or_ln127_66_fu_10768_p3[6]),
        .I4(\xor_ln117_253_reg_25241_reg[7] [5]),
        .O(q3_reg_i_203_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_204
       (.I0(x_assign_86_reg_23722[5]),
        .I1(or_ln127_58_fu_9636_p3[6]),
        .I2(or_ln127_58_fu_9636_p3[5]),
        .I3(or_ln127_57_fu_9630_p3[4]),
        .I4(\xor_ln117_253_reg_25241_reg[7] [5]),
        .O(q3_reg_i_204_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_205
       (.I0(or_ln127_50_fu_8504_p3[5]),
        .I1(or_ln127_49_fu_8498_p3[4]),
        .O(q3_reg_i_205_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_206
       (.I0(x_assign_50_reg_23158[5]),
        .I1(or_ln127_34_fu_6240_p3[6]),
        .I2(or_ln127_34_fu_6240_p3[5]),
        .I3(or_ln127_33_fu_6234_p3[4]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [5]),
        .O(q3_reg_i_206_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_207
       (.I0(q3_reg_i_58__0_0[5]),
        .I1(or_ln127_26_reg_23021[4]),
        .I2(\xor_ln117_189_reg_24494_reg[7] [5]),
        .I3(x_assign_38_reg_23005[5]),
        .I4(or_ln127_26_reg_23021[5]),
        .O(q3_reg_i_207_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_208
       (.I0(or_ln127_42_fu_7372_p3[5]),
        .I1(or_ln127_41_fu_7366_p3[4]),
        .O(q3_reg_i_208_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_209
       (.I0(or_ln127_97_fu_15299_p3[4]),
        .I1(x_assign_144_reg_24583[4]),
        .O(q3_reg_i_209_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_20__0
       (.I0(q3_reg_68[7]),
        .I1(q3_reg_69[7]),
        .I2(x_assign_163_reg_25105[4]),
        .I3(x_assign_162_reg_25099[4]),
        .I4(or_ln127_108_fu_18513_p3[6]),
        .I5(or_ln127_107_fu_18507_p3[4]),
        .O(\xor_ln117_187_reg_24489_reg[7] ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    q3_reg_i_21
       (.I0(\reg_1825_reg[7] ),
        .I1(Q[0]),
        .I2(q3_reg_41),
        .I3(Q[13]),
        .I4(q3_reg_17),
        .O(q3_reg_i_21_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_210
       (.I0(\xor_ln117_139_reg_23972_reg[7]_0 [4]),
        .I1(or_ln127_42_fu_7372_p3[5]),
        .I2(x_assign_62_reg_23346[4]),
        .I3(or_ln127_41_fu_7366_p3[3]),
        .I4(or_ln127_42_fu_7372_p3[4]),
        .O(q3_reg_i_210_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_211
       (.I0(or_ln127_57_fu_9630_p3[3]),
        .I1(or_ln127_58_fu_9636_p3[4]),
        .O(q3_reg_i_211_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_212
       (.I0(\xor_ln117_253_reg_25241_reg[7] [4]),
        .I1(or_ln127_106_fu_16437_p3[3]),
        .I2(or_ln127_105_fu_16431_p3[3]),
        .I3(or_ln127_106_fu_16437_p3[4]),
        .I4(x_assign_158_reg_24793[4]),
        .O(q3_reg_i_212_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_213
       (.I0(\xor_ln117_139_reg_23972_reg[7]_0 [4]),
        .I1(x_assign_144_reg_24583[4]),
        .I2(or_ln127_96_fu_15293_p3[4]),
        .I3(or_ln127_97_fu_15299_p3[3]),
        .I4(q3_reg_i_157_0[2]),
        .O(q3_reg_i_213_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_214
       (.I0(or_ln127_66_fu_10768_p3[3]),
        .I1(or_ln127_65_fu_10762_p3[2]),
        .I2(\xor_ln117_139_reg_23972_reg[3] [2]),
        .I3(x_assign_98_reg_23910[3]),
        .I4(\xor_ln117_253_reg_25241_reg[7] [3]),
        .O(q3_reg_i_214_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_215
       (.I0(x_assign_38_reg_23005[3]),
        .I1(x_assign_36_reg_22994[2]),
        .O(q3_reg_i_215_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_216
       (.I0(x_assign_158_reg_24793[3]),
        .I1(x_assign_156_reg_24771[2]),
        .I2(or_ln127_106_fu_16437_p3[2]),
        .I3(or_ln127_105_fu_16431_p3[2]),
        .I4(\xor_ln117_253_reg_25241_reg[7] [3]),
        .O(q3_reg_i_216_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_217
       (.I0(x_assign_144_reg_24583[3]),
        .I1(x_assign_146_reg_24605[2]),
        .I2(or_ln127_97_fu_15299_p3[2]),
        .I3(q3_reg_i_157_0[1]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [3]),
        .O(q3_reg_i_217_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_218
       (.I0(x_assign_182_reg_25169[2]),
        .I1(x_assign_180_reg_25147[1]),
        .O(q3_reg_i_218_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_219
       (.I0(or_ln127_97_fu_15299_p3[1]),
        .I1(q3_reg_i_157_0[0]),
        .O(q3_reg_i_219_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_220
       (.I0(x_assign_168_reg_24959[2]),
        .I1(x_assign_170_reg_24981[1]),
        .I2(q3_reg_i_74__0_0[0]),
        .I3(or_ln127_113_fu_17563_p3[1]),
        .I4(\xor_ln117_253_reg_25241_reg[7] [2]),
        .O(q3_reg_i_220_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_221
       (.I0(or_ln127_105_fu_16431_p3[1]),
        .I1(or_ln127_106_fu_16437_p3[1]),
        .I2(x_assign_156_reg_24771[1]),
        .I3(x_assign_158_reg_24793[2]),
        .I4(\xor_ln117_253_reg_25241_reg[7] [2]),
        .O(q3_reg_i_221_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_222
       (.I0(x_assign_192_reg_25340[2]),
        .I1(x_assign_194_reg_25362[1]),
        .I2(or_ln127_129_fu_19827_p3[1]),
        .I3(\xor_ln117_269_reg_25429_reg[4] [0]),
        .I4(\xor_ln117_269_reg_25429_reg[7] [2]),
        .O(q3_reg_i_222_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_223
       (.I0(x_assign_50_reg_23158[2]),
        .I1(\xor_ln117_77_reg_23230_reg[3] [1]),
        .I2(or_ln127_34_fu_6240_p3[2]),
        .I3(or_ln127_33_fu_6234_p3[1]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [2]),
        .O(q3_reg_i_223_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_224
       (.I0(\xor_ln117_93_reg_23418_reg[3] [1]),
        .I1(x_assign_62_reg_23346[2]),
        .I2(or_ln127_41_fu_7366_p3[1]),
        .I3(or_ln127_42_fu_7372_p3[2]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [2]),
        .O(q3_reg_i_224_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_225
       (.I0(x_assign_38_reg_23005[2]),
        .I1(x_assign_36_reg_22994[1]),
        .O(q3_reg_i_225_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_226
       (.I0(or_ln127_49_fu_8498_p3[1]),
        .I1(or_ln127_50_fu_8504_p3[2]),
        .O(q3_reg_i_226_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_227
       (.I0(or_ln127_66_fu_10768_p3[2]),
        .I1(or_ln127_65_fu_10762_p3[1]),
        .I2(\xor_ln117_139_reg_23972_reg[3] [1]),
        .I3(x_assign_98_reg_23910[2]),
        .I4(\xor_ln117_253_reg_25241_reg[7] [2]),
        .O(q3_reg_i_227_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_228
       (.I0(x_assign_86_reg_23722[2]),
        .I1(\xor_ln117_125_reg_23794_reg[3] [1]),
        .I2(or_ln127_57_fu_9630_p3[1]),
        .I3(or_ln127_58_fu_9636_p3[2]),
        .I4(\xor_ln117_253_reg_25241_reg[7] [2]),
        .O(q3_reg_i_228_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_229
       (.I0(x_assign_50_reg_23158[1]),
        .I1(\xor_ln117_77_reg_23230_reg[3] [0]),
        .I2(or_ln127_34_fu_6240_p3[1]),
        .I3(or_ln127_33_fu_6234_p3[0]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [1]),
        .O(q3_reg_i_229_n_0));
  LUT6 #(
    .INIT(64'h00000000FFD800D8)) 
    q3_reg_i_23
       (.I0(q1_reg_57),
        .I1(q3_reg_52),
        .I2(q3_reg_i_100_n_0),
        .I3(q1_reg_29),
        .I4(q3_reg_53),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q3_reg_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_230
       (.I0(or_ln127_58_fu_9636_p3[1]),
        .I1(or_ln127_57_fu_9630_p3[0]),
        .O(q3_reg_i_230_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q3_reg_i_231
       (.I0(x_assign_168_reg_24959[1]),
        .I1(x_assign_170_reg_24981[0]),
        .I2(x_assign_168_reg_24959[0]),
        .I3(or_ln127_113_fu_17563_p3[0]),
        .I4(\xor_ln117_253_reg_25241_reg[7] [1]),
        .O(q3_reg_i_231_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_232
       (.I0(x_assign_144_reg_24583[1]),
        .I1(x_assign_146_reg_24605[0]),
        .I2(or_ln127_97_fu_15299_p3[0]),
        .I3(x_assign_144_reg_24583[0]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [1]),
        .O(q3_reg_i_232_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_233
       (.I0(x_assign_86_reg_23722[0]),
        .I1(or_ln127_58_fu_9636_p3[1]),
        .I2(x_assign_87_reg_23738),
        .I3(or_ln127_58_fu_9636_p3[0]),
        .I4(\xor_ln117_253_reg_25241_reg[7] [0]),
        .O(q3_reg_i_233_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_234
       (.I0(x_assign_51_reg_23174),
        .I1(or_ln127_34_fu_6240_p3[0]),
        .O(q3_reg_i_234_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_235
       (.I0(or_ln127_96_fu_15293_p3[0]),
        .I1(x_assign_144_reg_24583[0]),
        .I2(x_assign_147_reg_24621),
        .I3(x_assign_144_reg_24583[7]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_0 [0]),
        .O(q3_reg_i_235_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q3_reg_i_236
       (.I0(x_assign_158_reg_24793[0]),
        .I1(or_ln127_106_fu_16437_p3[0]),
        .I2(x_assign_156_reg_24771[3]),
        .I3(x_assign_159_reg_24809),
        .I4(\xor_ln117_253_reg_25241_reg[7] [0]),
        .O(q3_reg_i_236_n_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    q3_reg_i_24
       (.I0(q3_reg_26[6]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q3_reg_27),
        .O(q3_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_24__0
       (.I0(or_ln127_110_fu_18525_p3[0]),
        .I1(or_ln127_108_fu_18513_p3[0]),
        .I2(q3_reg_69[6]),
        .I3(q3_reg_68[6]),
        .I4(or_ln127_108_fu_18513_p3[5]),
        .I5(x_assign_160_reg_25083[4]),
        .O(\tmp_559_reg_25142_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FF0E000E)) 
    q3_reg_i_25
       (.I0(q3_reg_i_101__0_n_0),
        .I1(q3_reg_i_102_n_0),
        .I2(q3_reg_i_103_n_0),
        .I3(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I4(q3_reg_43),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q3_reg_i_25_n_0));
  LUT5 #(
    .INIT(32'h8F888888)) 
    q3_reg_i_26
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[0]),
        .I2(q3_reg_39),
        .I3(Q[13]),
        .I4(q3_reg_17),
        .O(q3_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_26__0
       (.I0(x_assign_175_reg_25293[3]),
        .I1(x_assign_174_reg_25287[4]),
        .I2(\xor_ln117_139_reg_23972_reg[7]_1 [6]),
        .I3(q3_reg_70[4]),
        .I4(or_ln127_115_fu_19639_p3[6]),
        .I5(or_ln127_116_fu_19645_p3[4]),
        .O(\x_assign_175_reg_25293_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000000FF7474)) 
    q3_reg_i_28
       (.I0(q3_reg_54),
        .I1(q1_reg_57),
        .I2(q3_reg_i_104_n_0),
        .I3(q3_reg_55),
        .I4(q1_reg_29),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q3_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_28__0
       (.I0(q3_reg_68[5]),
        .I1(q3_reg_69[5]),
        .I2(or_ln127_108_fu_18513_p3[6]),
        .I3(or_ln127_110_fu_18525_p3[2]),
        .I4(or_ln127_108_fu_18513_p3[4]),
        .I5(or_ln127_107_fu_18507_p3[3]),
        .O(\xor_ln117_187_reg_24489_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    q3_reg_i_29
       (.I0(q3_reg_26[5]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q3_reg_27),
        .O(q3_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'hF8FFF8FFF8FFF8F8)) 
    q3_reg_i_2__0
       (.I0(q3_reg_38),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q3_reg_i_23_n_0),
        .I3(q3_reg_i_24_n_0),
        .I4(q3_reg_i_25_n_0),
        .I5(q3_reg_i_26_n_0),
        .O(q3_reg_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF8FFF8FFF8F8)) 
    q3_reg_i_3
       (.I0(q3_reg_36),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q3_reg_i_28_n_0),
        .I3(q3_reg_i_29_n_0),
        .I4(q3_reg_i_30__0_n_0),
        .I5(q3_reg_i_31_n_0),
        .O(q3_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF0E0E)) 
    q3_reg_i_30__0
       (.I0(q3_reg_i_105__0_n_0),
        .I1(q3_reg_i_106__0_n_0),
        .I2(q3_reg_i_107__0_n_0),
        .I3(q3_reg_44),
        .I4(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q3_reg_i_30__0_n_0));
  LUT5 #(
    .INIT(32'h8F888888)) 
    q3_reg_i_31
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[0]),
        .I2(q3_reg_37),
        .I3(Q[13]),
        .I4(q3_reg_17),
        .O(q3_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_32
       (.I0(or_ln127_110_fu_18525_p3[1]),
        .I1(or_ln127_108_fu_18513_p3[5]),
        .I2(q3_reg_69[4]),
        .I3(q3_reg_68[4]),
        .I4(or_ln127_108_fu_18513_p3[3]),
        .I5(or_ln127_107_fu_18507_p3[2]),
        .O(\trunc_ln127_279_reg_25137_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000FFD800D8)) 
    q3_reg_i_33__0
       (.I0(q1_reg_57),
        .I1(q3_reg_56),
        .I2(q3_reg_i_108_n_0),
        .I3(q1_reg_29),
        .I4(q3_reg_57),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q3_reg_i_33__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    q3_reg_i_34
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q3_reg_26[4]),
        .I3(q3_reg_27),
        .O(q3_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF0E0E)) 
    q3_reg_i_35
       (.I0(q3_reg_i_109_n_0),
        .I1(q3_reg_i_110_n_0),
        .I2(q3_reg_i_111_n_0),
        .I3(q3_reg_45),
        .I4(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q3_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_35__0
       (.I0(q3_reg_70[3]),
        .I1(\xor_ln117_139_reg_23972_reg[7]_1 [4]),
        .I2(x_assign_174_reg_25287[3]),
        .I3(or_ln127_116_fu_19645_p3[4]),
        .I4(or_ln127_116_fu_19645_p3[2]),
        .I5(or_ln127_115_fu_19639_p3[4]),
        .O(\xor_ln117_203_reg_24667_reg[4] ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    q3_reg_i_36
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(q3_reg_17),
        .I4(q3_reg_35),
        .O(q3_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_36__0
       (.I0(or_ln127_107_fu_18507_p3[1]),
        .I1(or_ln127_108_fu_18513_p3[2]),
        .I2(q3_reg_69[3]),
        .I3(q3_reg_68[3]),
        .I4(x_assign_162_reg_25099[3]),
        .I5(x_assign_163_reg_25105[3]),
        .O(\trunc_ln127_270_reg_25089_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000FF7474)) 
    q3_reg_i_38__0
       (.I0(q3_reg_58),
        .I1(q1_reg_57),
        .I2(q3_reg_i_112_n_0),
        .I3(q3_reg_59),
        .I4(q1_reg_29),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q3_reg_i_38__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    q3_reg_i_39
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q3_reg_26[3]),
        .I3(q3_reg_27),
        .O(q3_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_39__0
       (.I0(x_assign_175_reg_25293[2]),
        .I1(x_assign_174_reg_25287[2]),
        .I2(\xor_ln117_139_reg_23972_reg[7]_1 [3]),
        .I3(q3_reg_70[2]),
        .I4(or_ln127_116_fu_19645_p3[1]),
        .I5(or_ln127_115_fu_19639_p3[3]),
        .O(\x_assign_175_reg_25293_reg[3] ));
  LUT6 #(
    .INIT(64'hF2FFF2FFF2FFF2F2)) 
    q3_reg_i_4
       (.I0(ap_enable_reg_pp0_iter2_reg_rep),
        .I1(q3_reg_34),
        .I2(q3_reg_i_33__0_n_0),
        .I3(q3_reg_i_34_n_0),
        .I4(q3_reg_i_35_n_0),
        .I5(q3_reg_i_36_n_0),
        .O(q3_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000FF0E000E)) 
    q3_reg_i_40
       (.I0(q3_reg_i_113_n_0),
        .I1(q3_reg_i_114_n_0),
        .I2(q3_reg_i_115_n_0),
        .I3(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I4(q3_reg_46),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q3_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_40__0
       (.I0(or_ln127_107_fu_18507_p3[0]),
        .I1(or_ln127_108_fu_18513_p3[1]),
        .I2(q3_reg_69[2]),
        .I3(q3_reg_68[2]),
        .I4(x_assign_162_reg_25099[2]),
        .I5(x_assign_163_reg_25105[2]),
        .O(\trunc_ln127_270_reg_25089_reg[1] ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    q3_reg_i_41
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(q3_reg_17),
        .I4(q3_reg_33),
        .O(q3_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_42__0
       (.I0(or_ln127_115_fu_19639_p3[2]),
        .I1(or_ln127_116_fu_19645_p3[0]),
        .I2(\xor_ln117_139_reg_23972_reg[7]_1 [2]),
        .I3(q3_reg_70[1]),
        .I4(x_assign_174_reg_25287[1]),
        .I5(x_assign_175_reg_25293[1]),
        .O(\trunc_ln127_290_reg_25277_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFD800D8)) 
    q3_reg_i_43__0
       (.I0(q1_reg_57),
        .I1(q3_reg_60),
        .I2(q3_reg_i_116_n_0),
        .I3(q1_reg_29),
        .I4(q3_reg_61),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q3_reg_i_43__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    q3_reg_i_44
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q3_reg_26[2]),
        .I3(q3_reg_27),
        .O(q3_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_44__0
       (.I0(x_assign_162_reg_25099[1]),
        .I1(x_assign_163_reg_25105[1]),
        .I2(x_assign_160_reg_25083[6]),
        .I3(x_assign_163_reg_25105[4]),
        .I4(q3_reg_68[1]),
        .I5(q3_reg_69[1]),
        .O(\x_assign_162_reg_25099_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FF0E000E)) 
    q3_reg_i_45
       (.I0(q3_reg_i_117_n_0),
        .I1(q3_reg_i_118_n_0),
        .I2(q3_reg_i_119_n_0),
        .I3(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I4(q3_reg_47),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q3_reg_i_45_n_0));
  LUT5 #(
    .INIT(32'h8F888888)) 
    q3_reg_i_46
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[0]),
        .I2(q3_reg_31),
        .I3(Q[13]),
        .I4(q3_reg_17),
        .O(q3_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_47__0
       (.I0(x_assign_174_reg_25287[0]),
        .I1(x_assign_175_reg_25293[0]),
        .I2(or_ln127_115_fu_19639_p3[1]),
        .I3(x_assign_175_reg_25293[4]),
        .I4(q3_reg_70[0]),
        .I5(\xor_ln117_139_reg_23972_reg[7]_1 [1]),
        .O(\x_assign_174_reg_25287_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FFD800D8)) 
    q3_reg_i_48
       (.I0(q1_reg_57),
        .I1(q3_reg_62),
        .I2(q3_reg_i_120_n_0),
        .I3(q1_reg_29),
        .I4(q3_reg_63),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q3_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_48__0
       (.I0(x_assign_162_reg_25099[0]),
        .I1(x_assign_163_reg_25105[0]),
        .I2(x_assign_160_reg_25083[5]),
        .I3(or_ln127_108_fu_18513_p3[0]),
        .I4(q3_reg_68[0]),
        .I5(q3_reg_69[0]),
        .O(\x_assign_162_reg_25099_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    q3_reg_i_49
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q3_reg_26[1]),
        .I3(q3_reg_27),
        .O(q3_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hF2FFF2FFF2FFF2F2)) 
    q3_reg_i_5
       (.I0(ap_enable_reg_pp0_iter2_reg_rep),
        .I1(q3_reg_32),
        .I2(q3_reg_i_38__0_n_0),
        .I3(q3_reg_i_39_n_0),
        .I4(q3_reg_i_40_n_0),
        .I5(q3_reg_i_41_n_0),
        .O(q3_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF0E0E)) 
    q3_reg_i_50
       (.I0(q3_reg_i_121_n_0),
        .I1(q3_reg_i_122_n_0),
        .I2(q3_reg_i_123_n_0),
        .I3(q3_reg_48),
        .I4(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q3_reg_i_50_n_0));
  LUT5 #(
    .INIT(32'hF8888888)) 
    q3_reg_i_51
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(q3_reg_17),
        .I4(q3_reg_29),
        .O(q3_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'h00000000FFD800D8)) 
    q3_reg_i_53__0
       (.I0(q1_reg_57),
        .I1(q3_reg_64),
        .I2(q3_reg_i_124_n_0),
        .I3(q1_reg_29),
        .I4(q3_reg_65),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q3_reg_i_53__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    q3_reg_i_54
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q3_reg_26[0]),
        .I3(q3_reg_27),
        .O(q3_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF0E0E)) 
    q3_reg_i_55__0
       (.I0(q3_reg_i_125_n_0),
        .I1(q3_reg_i_126_n_0),
        .I2(q3_reg_i_127_n_0),
        .I3(q3_reg_49),
        .I4(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q3_reg_i_55__0_n_0));
  LUT5 #(
    .INIT(32'h8F888888)) 
    q3_reg_i_56
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[0]),
        .I2(q3_reg_25),
        .I3(Q[13]),
        .I4(q3_reg_17),
        .O(q3_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    q3_reg_i_57__0
       (.I0(q3_reg_19),
        .I1(q3_reg_20),
        .I2(q3_reg_i_128_n_0),
        .I3(q3_reg_i_129_n_0),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(q3_reg_i_130_n_0),
        .O(q3_reg_i_57__0_n_0));
  LUT6 #(
    .INIT(64'h00D000D000D00000)) 
    q3_reg_i_58__0
       (.I0(\reg_1877_reg[7] [2]),
        .I1(q3_reg_22),
        .I2(q3_reg_21),
        .I3(q3_reg_i_131_n_0),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(q3_reg_i_132_n_0),
        .O(q3_reg_i_58__0_n_0));
  LUT6 #(
    .INIT(64'h0000FFFFF808F808)) 
    q3_reg_i_59__0
       (.I0(q1_reg_19),
        .I1(\xor_ln117_94_reg_23423_reg[7] ),
        .I2(q3_reg_18),
        .I3(\xor_ln117_172_reg_24309[7]_i_2_n_0 ),
        .I4(\reg_1846_reg[7] [4]),
        .I5(q1_reg_18),
        .O(q3_reg_i_59__0_n_0));
  LUT6 #(
    .INIT(64'hF2FFF2FFF2FFF2F2)) 
    q3_reg_i_6
       (.I0(ap_enable_reg_pp0_iter2_reg_rep),
        .I1(q3_reg_30),
        .I2(q3_reg_i_43__0_n_0),
        .I3(q3_reg_i_44_n_0),
        .I4(q3_reg_i_45_n_0),
        .I5(q3_reg_i_46_n_0),
        .O(q3_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    q3_reg_i_60__0
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\trunc_ln127_337_reg_25671_reg[6] [6]),
        .I2(q1_reg_57),
        .I3(\reg_1901_reg[7] [1]),
        .I4(q3_reg_i_133_n_0),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(q3_reg_i_60__0_n_0));
  LUT6 #(
    .INIT(64'h0000454055555555)) 
    q3_reg_i_61__0
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\z_130_reg_25335_reg[7] [5]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep),
        .I3(\reg_1901_reg[7]_0 [5]),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(q3_reg_i_134_n_0),
        .O(q3_reg_i_61__0_n_0));
  LUT6 #(
    .INIT(64'hEFEFEFAAAAAAAAAA)) 
    q3_reg_i_62
       (.I0(q3_reg_19),
        .I1(q3_reg_20),
        .I2(\reg_1901_reg[6] [1]),
        .I3(\reg_1901_reg[6]_0 [2]),
        .I4(\ap_CS_fsm_reg[13]_0 ),
        .I5(q3_reg_i_135_n_0),
        .O(q3_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'h00000000D0D000D0)) 
    q3_reg_i_63
       (.I0(q3_reg_23),
        .I1(\reg_1877_reg[6] [2]),
        .I2(q3_reg_21),
        .I3(\reg_1877_reg[7] [1]),
        .I4(q3_reg_22),
        .I5(q3_reg_i_136_n_0),
        .O(q3_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'h0000FFFFF202F202)) 
    q3_reg_i_64
       (.I0(q1_reg_19),
        .I1(\xor_ln117_94_reg_23423_reg[6] ),
        .I2(q3_reg_18),
        .I3(\xor_ln117_172_reg_24309[6]_i_2_n_0 ),
        .I4(\reg_1846_reg[7] [3]),
        .I5(q1_reg_18),
        .O(q3_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'hFFFF888F88888888)) 
    q3_reg_i_65__0
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\trunc_ln127_337_reg_25671_reg[6] [5]),
        .I2(\ap_CS_fsm_reg[10] ),
        .I3(q3_reg_i_137_n_0),
        .I4(q3_reg_i_138_n_0),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(q3_reg_i_65__0_n_0));
  LUT6 #(
    .INIT(64'h0000454055555555)) 
    q3_reg_i_66__0
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\z_130_reg_25335_reg[7] [4]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep),
        .I3(\reg_1901_reg[7]_0 [4]),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(q3_reg_i_139_n_0),
        .O(q3_reg_i_66__0_n_0));
  LUT5 #(
    .INIT(32'hFFFF40FF)) 
    q3_reg_i_67
       (.I0(q3_reg_i_140_n_0),
        .I1(Q[4]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q1_reg_17),
        .I4(q3_reg_i_141_n_0),
        .O(q3_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'hFFFBFFFBAAFBFFFB)) 
    q3_reg_i_68
       (.I0(q3_reg_19),
        .I1(q3_reg_i_142_n_0),
        .I2(q3_reg_i_143_n_0),
        .I3(q3_reg_21),
        .I4(q3_reg_i_144_n_0),
        .I5(q3_reg_i_145_n_0),
        .O(q3_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    q3_reg_i_69__0
       (.I0(ap_enable_reg_pp0_iter3_reg_0),
        .I1(q3_reg_i_146_n_0),
        .I2(q1_reg_57),
        .I3(q3_reg_i_147_n_0),
        .I4(q3_reg_i_148_n_0),
        .I5(q3_reg_67),
        .O(q3_reg_i_69__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF8FFF8FFF8F8)) 
    q3_reg_i_7
       (.I0(q3_reg_28),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q3_reg_i_48_n_0),
        .I3(q3_reg_i_49_n_0),
        .I4(q3_reg_i_50_n_0),
        .I5(q3_reg_i_51_n_0),
        .O(q3_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'h11111DDDDDDD1DDD)) 
    q3_reg_i_70
       (.I0(\trunc_ln127_310_reg_25465_reg[6] ),
        .I1(q1_reg_73),
        .I2(q1_reg_29),
        .I3(q3_reg_i_149_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_rep),
        .I5(\z_130_reg_25335_reg[7] [3]),
        .O(q3_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hEFEFEFAAAAAAAAAA)) 
    q3_reg_i_71
       (.I0(q3_reg_19),
        .I1(q3_reg_22),
        .I2(q3_reg_i_150_n_0),
        .I3(\or_ln127_26_reg_23021_reg[4] [2]),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(q3_reg_i_151_n_0),
        .O(q3_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'hCC0CCC0CC808C000)) 
    q3_reg_i_72
       (.I0(q3_reg_i_152_n_0),
        .I1(q3_reg_i_153_n_0),
        .I2(\ap_CS_fsm_reg[13] ),
        .I3(q3_reg_i_154_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_rep__0_0),
        .I5(ap_enable_reg_pp0_iter1_reg_rep__0),
        .O(q3_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    q3_reg_i_73
       (.I0(q3_reg_i_155_n_0),
        .I1(q1_reg_18),
        .I2(\xor_ln117_172_reg_24309[4]_i_2_n_0 ),
        .I3(q3_reg_18),
        .I4(q1_reg_19),
        .I5(\x_assign_88_reg_24012_reg[4] ),
        .O(q3_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    q3_reg_i_74__0
       (.I0(\trunc_ln127_337_reg_25671_reg[6] [3]),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q1_reg_57),
        .I3(q3_reg_i_156_n_0),
        .I4(q3_reg_i_157_n_0),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(q3_reg_i_74__0_n_0));
  LUT6 #(
    .INIT(64'h0000540455555555)) 
    q3_reg_i_75__0
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\reg_1901_reg[7]_0 [3]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep),
        .I3(\z_130_reg_25335_reg[7] [2]),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(q3_reg_i_158_n_0),
        .O(q3_reg_i_75__0_n_0));
  LUT6 #(
    .INIT(64'h88888BBBBBBB8BBB)) 
    q3_reg_i_76
       (.I0(\reg_1846_reg[7] [2]),
        .I1(q1_reg_18),
        .I2(q1_reg_19),
        .I3(\x_assign_88_reg_24012_reg[3] ),
        .I4(q3_reg_18),
        .I5(\xor_ln117_172_reg_24309[3]_i_2_n_0 ),
        .O(q3_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'hEFEFEFAAAAAAAAAA)) 
    q3_reg_i_77
       (.I0(q3_reg_19),
        .I1(q3_reg_20),
        .I2(\reg_1901_reg[6] [0]),
        .I3(q3_reg_i_159_n_0),
        .I4(\ap_CS_fsm_reg[13]_0 ),
        .I5(q3_reg_i_160_n_0),
        .O(q3_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'h00D000D0000000D0)) 
    q3_reg_i_78
       (.I0(q3_reg_23),
        .I1(\reg_1877_reg[6] [1]),
        .I2(q3_reg_21),
        .I3(q3_reg_i_161_n_0),
        .I4(\reg_1877_reg[7] [0]),
        .I5(q3_reg_22),
        .O(q3_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    q3_reg_i_79__0
       (.I0(q3_reg_i_162_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q1_reg_57),
        .I3(q3_reg_i_163_n_0),
        .I4(q3_reg_i_164_n_0),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(q3_reg_i_79__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF8FFF8FFF8F8)) 
    q3_reg_i_8
       (.I0(q3_reg_24),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q3_reg_i_53__0_n_0),
        .I3(q3_reg_i_54_n_0),
        .I4(q3_reg_i_55__0_n_0),
        .I5(q3_reg_i_56_n_0),
        .O(q3_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000540455555555)) 
    q3_reg_i_80__0
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\reg_1901_reg[7]_0 [2]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep),
        .I3(\z_130_reg_25335_reg[7] [1]),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(q3_reg_i_165_n_0),
        .O(q3_reg_i_80__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hB0A0)) 
    q3_reg_i_81__0
       (.I0(Q[2]),
        .I1(\x_assign_189_reg_25497_reg[2] ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(Q[0]),
        .O(q3_reg_i_81__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F755)) 
    q3_reg_i_82
       (.I0(q3_reg_i_166_n_0),
        .I1(q3_reg_i_167_n_0),
        .I2(q3_reg_i_168_n_0),
        .I3(q3_reg_66),
        .I4(ap_enable_reg_pp0_iter2_reg_rep),
        .I5(q3_reg_i_169_n_0),
        .O(q3_reg_i_82_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    q3_reg_i_83__0
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\trunc_ln127_337_reg_25671_reg[6] [2]),
        .O(q3_reg_i_83__0_n_0));
  LUT6 #(
    .INIT(64'h00000000EEFFEEF0)) 
    q3_reg_i_84
       (.I0(q3_reg_i_170_n_0),
        .I1(q3_reg_i_171_n_0),
        .I2(q3_reg_i_172_n_0),
        .I3(q3_reg_21),
        .I4(q3_reg_i_173_n_0),
        .I5(q3_reg_19),
        .O(q3_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'h8888BB8BBBBBBB8B)) 
    q3_reg_i_85
       (.I0(q3_reg_i_174_n_0),
        .I1(q1_reg_18),
        .I2(q1_reg_19),
        .I3(\x_assign_93_reg_24050_reg[2] ),
        .I4(q3_reg_18),
        .I5(\trunc_ln127_177_reg_24232_reg[1] ),
        .O(q3_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'hEFEFEFAAAAAAAAAA)) 
    q3_reg_i_86
       (.I0(q3_reg_19),
        .I1(\reg_1877_reg[6] [0]),
        .I2(q3_reg_23),
        .I3(\or_ln127_26_reg_23021_reg[4] [1]),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(q3_reg_i_175_n_0),
        .O(q3_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'hCC0CCC0CC808C000)) 
    q3_reg_i_87
       (.I0(\reg_1901_reg[6]_0 [1]),
        .I1(q3_reg_i_176_n_0),
        .I2(\ap_CS_fsm_reg[13] ),
        .I3(\x_assign_98_reg_23910_reg[1] ),
        .I4(ap_enable_reg_pp0_iter1_reg_rep__0_0),
        .I5(ap_enable_reg_pp0_iter1_reg_rep__0),
        .O(q3_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    q3_reg_i_88
       (.I0(\reg_1846_reg[7] [1]),
        .I1(q1_reg_18),
        .I2(\xor_ln117_172_reg_24309[1]_i_2_n_0 ),
        .I3(q3_reg_18),
        .I4(q1_reg_19),
        .I5(\xor_ln117_94_reg_23423_reg[1] ),
        .O(q3_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'hFFFF888F88888888)) 
    q3_reg_i_89__0
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\trunc_ln127_337_reg_25671_reg[6] [1]),
        .I2(q3_reg_67),
        .I3(q3_reg_i_177_n_0),
        .I4(q3_reg_i_178_n_0),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(q3_reg_i_89__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    q3_reg_i_9
       (.I0(q3_reg_i_57__0_n_0),
        .I1(q3_reg_i_58__0_n_0),
        .I2(q3_reg_i_59__0_n_0),
        .I3(q1_reg_17),
        .I4(q3_reg_i_60__0_n_0),
        .I5(q3_reg_i_61__0_n_0),
        .O(q3_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'h0000540455555555)) 
    q3_reg_i_90__0
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\reg_1901_reg[7]_0 [1]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep),
        .I3(\z_130_reg_25335_reg[7] [0]),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(q3_reg_i_179_n_0),
        .O(q3_reg_i_90__0_n_0));
  LUT6 #(
    .INIT(64'hEEFFEEFAAAAAAAAA)) 
    q3_reg_i_91
       (.I0(q3_reg_19),
        .I1(q3_reg_i_180_n_0),
        .I2(\reg_1901_reg[6]_0 [0]),
        .I3(\ap_CS_fsm_reg[13] ),
        .I4(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I5(q3_reg_i_181_n_0),
        .O(q3_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'h00E000E0000000E0)) 
    q3_reg_i_92
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(\or_ln127_26_reg_23021_reg[4] [0]),
        .I2(q3_reg_21),
        .I3(q3_reg_i_182_n_0),
        .I4(q3_reg_23),
        .I5(q3_reg_i_183_n_0),
        .O(q3_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'h0000FFFFF202F202)) 
    q3_reg_i_93
       (.I0(q1_reg_19),
        .I1(\x_assign_90_reg_24028_reg[6] ),
        .I2(q3_reg_18),
        .I3(\xor_ln117_172_reg_24309[0]_i_2_n_0 ),
        .I4(\reg_1846_reg[7] [0]),
        .I5(q1_reg_18),
        .O(q3_reg_i_93_n_0));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    q3_reg_i_94__0
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\trunc_ln127_337_reg_25671_reg[6] [0]),
        .I2(q1_reg_57),
        .I3(\reg_1901_reg[7] [0]),
        .I4(q3_reg_i_184_n_0),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(q3_reg_i_94__0_n_0));
  LUT6 #(
    .INIT(64'h0000540455555555)) 
    q3_reg_i_95__0
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\reg_1901_reg[7]_0 [0]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep),
        .I3(q3_reg_i_185_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(q3_reg_i_186_n_0),
        .O(q3_reg_i_95__0_n_0));
  LUT6 #(
    .INIT(64'h00FFF2F2F0F0F0F0)) 
    q3_reg_i_96
       (.I0(Q[6]),
        .I1(q3_reg_i_18__0_0),
        .I2(q3_reg_i_187_n_0),
        .I3(q3_reg_i_18__0_1),
        .I4(Q[8]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q3_reg_i_96_n_0));
  LUT5 #(
    .INIT(32'h00002000)) 
    q3_reg_i_97
       (.I0(\xor_ln117_11_reg_22653_reg[7] ),
        .I1(Q[7]),
        .I2(q1_reg_47),
        .I3(Q[5]),
        .I4(Q[9]),
        .O(q3_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'hAFAFAFAFCF0FCFFF)) 
    q3_reg_i_98
       (.I0(\xor_ln117_45_reg_22914_reg[7] ),
        .I1(\trunc_ln127_74_reg_23288_reg[0] ),
        .I2(q1_reg_47),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(q3_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF4747)) 
    q3_reg_i_99
       (.I0(q3_reg_i_20_0[7]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(q3_reg_i_20_1[7]),
        .I3(q3_reg_i_20_2[7]),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(q1_reg_i_261_n_0),
        .O(q3_reg_i_99_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q4_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q4_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q4_reg_DOADO_UNCONNECTED[15:8],q4_reg_0}),
        .DOBDO(NLW_q4_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q4_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q4_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce4),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q4_reg_i_12
       (.I0(Q[2]),
        .I1(\reg_1825_reg[7] ),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1825[0]_i_1 
       (.I0(\reg_1825[0]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_1825_reg[7] ),
        .I4(Q[0]),
        .I5(DOADO[0]),
        .O(\ap_CS_fsm_reg[1] [0]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \reg_1825[0]_i_2 
       (.I0(DOBDO[0]),
        .I1(Q[2]),
        .I2(q3_reg_17),
        .I3(q4_reg_0[0]),
        .I4(\reg_1846_reg[7]_1 ),
        .I5(q3_reg_0[0]),
        .O(\reg_1825[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1825[1]_i_1 
       (.I0(\reg_1825[1]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_1825_reg[7] ),
        .I4(Q[0]),
        .I5(\^q1_reg [1]),
        .O(\ap_CS_fsm_reg[1] [1]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \reg_1825[1]_i_2 
       (.I0(DOBDO[1]),
        .I1(Q[2]),
        .I2(q3_reg_17),
        .I3(q4_reg_0[1]),
        .I4(\reg_1846_reg[7]_1 ),
        .I5(q3_reg_0[1]),
        .O(\reg_1825[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1825[2]_i_1 
       (.I0(\reg_1825[2]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_1825_reg[7] ),
        .I4(Q[0]),
        .I5(\^q1_reg [2]),
        .O(\ap_CS_fsm_reg[1] [2]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \reg_1825[2]_i_2 
       (.I0(DOBDO[2]),
        .I1(Q[2]),
        .I2(q3_reg_17),
        .I3(q4_reg_0[2]),
        .I4(\reg_1846_reg[7]_1 ),
        .I5(q3_reg_0[2]),
        .O(\reg_1825[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1825[3]_i_1 
       (.I0(\reg_1825[3]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_1825_reg[7] ),
        .I4(Q[0]),
        .I5(\^q1_reg [3]),
        .O(\ap_CS_fsm_reg[1] [3]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \reg_1825[3]_i_2 
       (.I0(DOBDO[3]),
        .I1(Q[2]),
        .I2(q3_reg_17),
        .I3(q4_reg_0[3]),
        .I4(\reg_1846_reg[7]_1 ),
        .I5(q3_reg_0[3]),
        .O(\reg_1825[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1825[4]_i_1 
       (.I0(\reg_1825[4]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_1825_reg[7] ),
        .I4(Q[0]),
        .I5(DOADO[1]),
        .O(\ap_CS_fsm_reg[1] [4]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \reg_1825[4]_i_2 
       (.I0(DOBDO[4]),
        .I1(Q[2]),
        .I2(q3_reg_17),
        .I3(q4_reg_0[4]),
        .I4(\reg_1846_reg[7]_1 ),
        .I5(q3_reg_0[4]),
        .O(\reg_1825[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1825[5]_i_1 
       (.I0(\reg_1825[5]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_1825_reg[7] ),
        .I4(Q[0]),
        .I5(DOADO[2]),
        .O(\ap_CS_fsm_reg[1] [5]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \reg_1825[5]_i_2 
       (.I0(DOBDO[5]),
        .I1(Q[2]),
        .I2(q3_reg_17),
        .I3(q4_reg_0[5]),
        .I4(\reg_1846_reg[7]_1 ),
        .I5(q3_reg_0[5]),
        .O(\reg_1825[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1825[6]_i_1 
       (.I0(\reg_1825[6]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_1825_reg[7] ),
        .I4(Q[0]),
        .I5(DOADO[3]),
        .O(\ap_CS_fsm_reg[1] [6]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \reg_1825[6]_i_2 
       (.I0(DOBDO[6]),
        .I1(Q[2]),
        .I2(q3_reg_17),
        .I3(q4_reg_0[6]),
        .I4(\reg_1846_reg[7]_1 ),
        .I5(q3_reg_0[6]),
        .O(\reg_1825[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1825[7]_i_2 
       (.I0(\reg_1825[7]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_1825_reg[7] ),
        .I4(Q[0]),
        .I5(DOADO[4]),
        .O(\ap_CS_fsm_reg[1] [7]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \reg_1825[7]_i_3 
       (.I0(DOBDO[7]),
        .I1(Q[2]),
        .I2(q3_reg_17),
        .I3(q4_reg_0[7]),
        .I4(\reg_1846_reg[7]_1 ),
        .I5(q3_reg_0[7]),
        .O(\reg_1825[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \reg_1846[0]_i_1 
       (.I0(\reg_1846[0]_i_2_n_0 ),
        .I1(\reg_1846_reg[7]_1 ),
        .I2(\reg_1846_reg[7]_0 ),
        .I3(DOBDO[0]),
        .I4(q3_reg_1[0]),
        .O(q3_reg_8[0]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \reg_1846[0]_i_2 
       (.I0(DOADO[0]),
        .I1(Q[2]),
        .I2(q3_reg_17),
        .I3(q4_reg_0[0]),
        .I4(\reg_1862_reg[7] ),
        .I5(q3_reg_0[0]),
        .O(\reg_1846[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \reg_1846[1]_i_1 
       (.I0(\reg_1846[1]_i_2_n_0 ),
        .I1(\reg_1846_reg[7]_1 ),
        .I2(\reg_1846_reg[7]_0 ),
        .I3(DOBDO[1]),
        .I4(q3_reg_1[1]),
        .O(q3_reg_8[1]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \reg_1846[1]_i_2 
       (.I0(q4_reg_0[1]),
        .I1(Q[2]),
        .I2(q3_reg_17),
        .I3(\^q1_reg [1]),
        .I4(\reg_1862_reg[7] ),
        .I5(q3_reg_0[1]),
        .O(\reg_1846[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \reg_1846[2]_i_1 
       (.I0(\reg_1846[2]_i_2_n_0 ),
        .I1(\reg_1846_reg[7]_1 ),
        .I2(\reg_1846_reg[7]_0 ),
        .I3(DOBDO[2]),
        .I4(q3_reg_1[2]),
        .O(q3_reg_8[2]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \reg_1846[2]_i_2 
       (.I0(q4_reg_0[2]),
        .I1(Q[2]),
        .I2(q3_reg_17),
        .I3(\^q1_reg [2]),
        .I4(\reg_1862_reg[7] ),
        .I5(q3_reg_0[2]),
        .O(\reg_1846[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEFEAEAE)) 
    \reg_1846[3]_i_1 
       (.I0(\reg_1846[3]_i_2_n_0 ),
        .I1(q3_reg_1[3]),
        .I2(\reg_1846_reg[7]_0 ),
        .I3(\reg_1846_reg[7]_1 ),
        .I4(DOBDO[3]),
        .O(q3_reg_8[3]));
  LUT6 #(
    .INIT(64'hFC0CAAAA00000000)) 
    \reg_1846[3]_i_2 
       (.I0(q3_reg_0[3]),
        .I1(q4_reg_0[3]),
        .I2(\reg_1846_reg[3] ),
        .I3(\^q1_reg [3]),
        .I4(\reg_1862_reg[7] ),
        .I5(\reg_1846_reg[3]_0 ),
        .O(\reg_1846[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \reg_1846[4]_i_1 
       (.I0(\reg_1846[4]_i_2_n_0 ),
        .I1(\reg_1846_reg[7]_1 ),
        .I2(\reg_1846_reg[7]_0 ),
        .I3(DOBDO[4]),
        .I4(q3_reg_1[4]),
        .O(q3_reg_8[4]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \reg_1846[4]_i_2 
       (.I0(DOADO[1]),
        .I1(Q[2]),
        .I2(q3_reg_17),
        .I3(q4_reg_0[4]),
        .I4(\reg_1862_reg[7] ),
        .I5(q3_reg_0[4]),
        .O(\reg_1846[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5CFC5C0C)) 
    \reg_1846[5]_i_1 
       (.I0(\reg_1846[5]_i_2_n_0 ),
        .I1(q3_reg_1[5]),
        .I2(\reg_1846_reg[7]_0 ),
        .I3(\reg_1846_reg[7]_1 ),
        .I4(DOBDO[5]),
        .O(q3_reg_8[5]));
  LUT6 #(
    .INIT(64'h407F0000407FFFFF)) 
    \reg_1846[5]_i_2 
       (.I0(DOADO[2]),
        .I1(Q[2]),
        .I2(q3_reg_17),
        .I3(q4_reg_0[5]),
        .I4(\reg_1862_reg[7] ),
        .I5(q3_reg_0[5]),
        .O(\reg_1846[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \reg_1846[6]_i_1 
       (.I0(\reg_1846[6]_i_2_n_0 ),
        .I1(\reg_1846_reg[7]_1 ),
        .I2(\reg_1846_reg[7]_0 ),
        .I3(DOBDO[6]),
        .I4(q3_reg_1[6]),
        .O(q3_reg_8[6]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \reg_1846[6]_i_2 
       (.I0(DOADO[3]),
        .I1(Q[2]),
        .I2(q3_reg_17),
        .I3(q4_reg_0[6]),
        .I4(\reg_1862_reg[7] ),
        .I5(q3_reg_0[6]),
        .O(\reg_1846[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACFCAC0C)) 
    \reg_1846[7]_i_2 
       (.I0(\reg_1846[7]_i_5_n_0 ),
        .I1(q3_reg_1[7]),
        .I2(\reg_1846_reg[7]_0 ),
        .I3(\reg_1846_reg[7]_1 ),
        .I4(DOBDO[7]),
        .O(q3_reg_8[7]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \reg_1846[7]_i_5 
       (.I0(DOADO[4]),
        .I1(Q[2]),
        .I2(q3_reg_17),
        .I3(q4_reg_0[7]),
        .I4(\reg_1862_reg[7] ),
        .I5(q3_reg_0[7]),
        .O(\reg_1846[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEA3F2AC0EA002A)) 
    \reg_1862[0]_i_1 
       (.I0(\reg_1862[0]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[2]),
        .I3(\reg_1862_reg[0] ),
        .I4(q3_reg_1[0]),
        .I5(DOADO[0]),
        .O(q4_reg_1[0]));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \reg_1862[0]_i_2 
       (.I0(DOBDO[0]),
        .I1(q3_reg_0[0]),
        .I2(\reg_1877_reg[7]_0 ),
        .I3(\reg_1862_reg[7] ),
        .I4(q4_reg_0[0]),
        .O(\reg_1862[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEA3F2AC0EA002A)) 
    \reg_1862[1]_i_1 
       (.I0(\reg_1862[1]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[2]),
        .I3(\reg_1862_reg[0] ),
        .I4(q3_reg_1[1]),
        .I5(\^q1_reg [1]),
        .O(q4_reg_1[1]));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \reg_1862[1]_i_2 
       (.I0(DOBDO[1]),
        .I1(q3_reg_0[1]),
        .I2(\reg_1877_reg[7]_0 ),
        .I3(\reg_1862_reg[7] ),
        .I4(q4_reg_0[1]),
        .O(\reg_1862[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEA3F2AC0EA002A)) 
    \reg_1862[2]_i_1 
       (.I0(\reg_1862[2]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[2]),
        .I3(\reg_1862_reg[0] ),
        .I4(q3_reg_1[2]),
        .I5(\^q1_reg [2]),
        .O(q4_reg_1[2]));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \reg_1862[2]_i_2 
       (.I0(DOBDO[2]),
        .I1(q3_reg_0[2]),
        .I2(\reg_1877_reg[7]_0 ),
        .I3(\reg_1862_reg[7] ),
        .I4(q4_reg_0[2]),
        .O(\reg_1862[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8B880000)) 
    \reg_1862[3]_i_1 
       (.I0(q3_reg_0[3]),
        .I1(\reg_1877_reg[7]_0 ),
        .I2(\reg_1862_reg[7] ),
        .I3(DOBDO[3]),
        .I4(\reg_1862_reg[7]_0 ),
        .I5(\reg_1862[3]_i_2_n_0 ),
        .O(q4_reg_1[3]));
  LUT6 #(
    .INIT(64'hFFF40F04F0F40004)) 
    \reg_1862[3]_i_2 
       (.I0(\reg_1862_reg[3] ),
        .I1(q4_reg_0[3]),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(\reg_1862_reg[0] ),
        .I4(q3_reg_1[3]),
        .I5(\^q1_reg [3]),
        .O(\reg_1862[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEA3F2AC0EA002A)) 
    \reg_1862[4]_i_1 
       (.I0(\reg_1862[4]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[2]),
        .I3(\reg_1862_reg[0] ),
        .I4(q3_reg_1[4]),
        .I5(DOADO[1]),
        .O(q4_reg_1[4]));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \reg_1862[4]_i_2 
       (.I0(DOBDO[4]),
        .I1(q3_reg_0[4]),
        .I2(\reg_1877_reg[7]_0 ),
        .I3(\reg_1862_reg[7] ),
        .I4(q4_reg_0[4]),
        .O(\reg_1862[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF002020FF00)) 
    \reg_1862[5]_i_1 
       (.I0(\reg_1862_reg[7] ),
        .I1(\reg_1877_reg[7]_0 ),
        .I2(q4_reg_0[5]),
        .I3(\reg_1862[5]_i_2_n_0 ),
        .I4(\reg_1862_reg[7]_0 ),
        .I5(\reg_1862[5]_i_3_n_0 ),
        .O(q4_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1862[5]_i_2 
       (.I0(q3_reg_1[5]),
        .I1(Q[2]),
        .I2(\reg_1825_reg[7] ),
        .I3(DOADO[2]),
        .O(\reg_1862[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \reg_1862[5]_i_3 
       (.I0(q3_reg_0[5]),
        .I1(\reg_1877_reg[7]_0 ),
        .I2(DOBDO[5]),
        .I3(\reg_1862_reg[7] ),
        .O(\reg_1862[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEA3F2AC0EA002A)) 
    \reg_1862[6]_i_1 
       (.I0(\reg_1862[6]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[2]),
        .I3(\reg_1862_reg[0] ),
        .I4(q3_reg_1[6]),
        .I5(DOADO[3]),
        .O(q4_reg_1[6]));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \reg_1862[6]_i_2 
       (.I0(DOBDO[6]),
        .I1(q3_reg_0[6]),
        .I2(\reg_1877_reg[7]_0 ),
        .I3(\reg_1862_reg[7] ),
        .I4(q4_reg_0[6]),
        .O(\reg_1862[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF002020FF00)) 
    \reg_1862[7]_i_2 
       (.I0(\reg_1862_reg[7] ),
        .I1(\reg_1877_reg[7]_0 ),
        .I2(q4_reg_0[7]),
        .I3(\reg_1862[7]_i_4_n_0 ),
        .I4(\reg_1862_reg[7]_0 ),
        .I5(\reg_1862[7]_i_5_n_0 ),
        .O(q4_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1862[7]_i_4 
       (.I0(q3_reg_1[7]),
        .I1(Q[2]),
        .I2(\reg_1825_reg[7] ),
        .I3(DOADO[4]),
        .O(\reg_1862[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \reg_1862[7]_i_5 
       (.I0(q3_reg_0[7]),
        .I1(\reg_1877_reg[7]_0 ),
        .I2(DOBDO[7]),
        .I3(\reg_1862_reg[7] ),
        .O(\reg_1862[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1870[0]_i_1 
       (.I0(q3_reg_0[0]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_1870[0]_i_2_n_0 ),
        .O(q3_reg_7[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1870[0]_i_2 
       (.I0(q3_reg_1[0]),
        .I1(\reg_1862_reg[0] ),
        .I2(DOBDO[0]),
        .I3(\reg_1877_reg[7]_0 ),
        .I4(DOADO[0]),
        .O(\reg_1870[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1870[1]_i_1 
       (.I0(q3_reg_0[1]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_1870[1]_i_2_n_0 ),
        .O(q3_reg_7[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1870[1]_i_2 
       (.I0(q3_reg_1[1]),
        .I1(\reg_1862_reg[0] ),
        .I2(DOBDO[1]),
        .I3(\reg_1877_reg[7]_0 ),
        .I4(\^q1_reg [1]),
        .O(\reg_1870[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1870[2]_i_1 
       (.I0(q3_reg_0[2]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_1870[2]_i_2_n_0 ),
        .O(q3_reg_7[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1870[2]_i_2 
       (.I0(q3_reg_1[2]),
        .I1(\reg_1862_reg[0] ),
        .I2(DOBDO[2]),
        .I3(\reg_1877_reg[7]_0 ),
        .I4(\^q1_reg [2]),
        .O(\reg_1870[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1870[3]_i_1 
       (.I0(q3_reg_0[3]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_1870[3]_i_2_n_0 ),
        .O(q3_reg_7[3]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \reg_1870[3]_i_2 
       (.I0(DOBDO[3]),
        .I1(\reg_1877_reg[7]_0 ),
        .I2(\^q1_reg [3]),
        .I3(\reg_1862_reg[0] ),
        .I4(q3_reg_1[3]),
        .O(\reg_1870[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1870[4]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_1870[4]_i_2_n_0 ),
        .O(q3_reg_7[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1870[4]_i_2 
       (.I0(q3_reg_1[4]),
        .I1(\reg_1862_reg[0] ),
        .I2(DOBDO[4]),
        .I3(\reg_1877_reg[7]_0 ),
        .I4(DOADO[1]),
        .O(\reg_1870[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1870[5]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_1870[5]_i_2_n_0 ),
        .O(q3_reg_7[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1870[5]_i_2 
       (.I0(q3_reg_1[5]),
        .I1(\reg_1862_reg[0] ),
        .I2(DOBDO[5]),
        .I3(\reg_1877_reg[7]_0 ),
        .I4(DOADO[2]),
        .O(\reg_1870[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1870[6]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_1870[6]_i_2_n_0 ),
        .O(q3_reg_7[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1870[6]_i_2 
       (.I0(q3_reg_1[6]),
        .I1(\reg_1862_reg[0] ),
        .I2(DOBDO[6]),
        .I3(\reg_1877_reg[7]_0 ),
        .I4(DOADO[3]),
        .O(\reg_1870[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1870[7]_i_2 
       (.I0(q3_reg_0[7]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_1870[7]_i_4_n_0 ),
        .O(q3_reg_7[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1870[7]_i_4 
       (.I0(q3_reg_1[7]),
        .I1(\reg_1862_reg[0] ),
        .I2(DOBDO[7]),
        .I3(\reg_1877_reg[7]_0 ),
        .I4(DOADO[4]),
        .O(\reg_1870[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1877[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(DOADO[0]),
        .I4(\reg_1877_reg[7]_0 ),
        .I5(q3_reg_1[0]),
        .O(q1_reg_1[0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1877[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\^q1_reg [1]),
        .I4(\reg_1877_reg[7]_0 ),
        .I5(q3_reg_1[1]),
        .O(q1_reg_1[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1877[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\^q1_reg [2]),
        .I4(\reg_1877_reg[7]_0 ),
        .I5(q3_reg_1[2]),
        .O(q1_reg_1[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1877[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\^q1_reg [3]),
        .I4(\reg_1877_reg[7]_0 ),
        .I5(q3_reg_1[3]),
        .O(q1_reg_1[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1877[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(DOADO[1]),
        .I4(\reg_1877_reg[7]_0 ),
        .I5(q3_reg_1[4]),
        .O(q1_reg_1[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1877[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(DOADO[2]),
        .I4(\reg_1877_reg[7]_0 ),
        .I5(q3_reg_1[5]),
        .O(q1_reg_1[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1877[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(DOADO[3]),
        .I4(\reg_1877_reg[7]_0 ),
        .I5(q3_reg_1[6]),
        .O(q1_reg_1[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1877[7]_i_2 
       (.I0(DOBDO[7]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(DOADO[4]),
        .I4(\reg_1877_reg[7]_0 ),
        .I5(q3_reg_1[7]),
        .O(q1_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1901[0]_i_1 
       (.I0(DOADO[0]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q3_reg_1[0]),
        .O(q1_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1901[1]_i_1 
       (.I0(\^q1_reg [1]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q3_reg_1[1]),
        .O(q1_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1901[2]_i_1 
       (.I0(\^q1_reg [2]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q3_reg_1[2]),
        .O(q1_reg_0[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1901[3]_i_1 
       (.I0(\^q1_reg [3]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q3_reg_1[3]),
        .O(q1_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1901[4]_i_1 
       (.I0(DOADO[1]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q3_reg_1[4]),
        .O(q1_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1901[5]_i_1 
       (.I0(DOADO[2]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q3_reg_1[5]),
        .O(q1_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1901[6]_i_1 
       (.I0(DOADO[3]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q3_reg_1[6]),
        .O(q1_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1901[7]_i_2 
       (.I0(DOADO[4]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q3_reg_1[7]),
        .O(q1_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_114_reg_23664[1]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[5]),
        .O(q1_reg_15[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_114_reg_23664[2]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[6]),
        .I2(DOBDO[0]),
        .O(q1_reg_15[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln127_114_reg_23664[3]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[1]),
        .I2(DOBDO[7]),
        .I3(DOBDO[6]),
        .O(q1_reg_15[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_142_reg_23712[1]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[0]),
        .O(q3_reg_16[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_142_reg_23712[2]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[1]),
        .I2(q3_reg_1[7]),
        .O(q3_reg_16[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_146_reg_23744[1]_i_1 
       (.I0(DOADO[3]),
        .I1(DOADO[0]),
        .O(q1_reg_8[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_146_reg_23744[2]_i_1 
       (.I0(DOADO[4]),
        .I1(\^q1_reg [1]),
        .I2(DOADO[3]),
        .O(q1_reg_8[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_146_reg_23744[3]_i_1 
       (.I0(DOADO[4]),
        .I1(\^q1_reg [2]),
        .I2(DOADO[3]),
        .O(q1_reg_8[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_14_reg_22638[5]_i_1 
       (.I0(q4_reg_0[7]),
        .I1(q4_reg_0[3]),
        .O(q4_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_190_reg_24338[1]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[5]),
        .O(q3_reg_15[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_190_reg_24338[2]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[0]),
        .I2(q3_reg_1[6]),
        .O(q3_reg_15[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln127_190_reg_24338[3]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[7]),
        .I2(q3_reg_1[1]),
        .I3(q3_reg_1[6]),
        .O(q3_reg_15[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_190_reg_24338[4]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[2]),
        .I2(q3_reg_1[7]),
        .O(q3_reg_15[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_26_reg_22696[1]_i_1 
       (.I0(q4_reg_0[6]),
        .I1(q4_reg_0[0]),
        .O(q4_reg_5[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_26_reg_22696[2]_i_1 
       (.I0(q4_reg_0[7]),
        .I1(q4_reg_0[1]),
        .I2(q4_reg_0[6]),
        .O(q4_reg_5[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_30_reg_22898[1]_i_1 
       (.I0(q4_reg_0[7]),
        .I1(q4_reg_0[5]),
        .O(q4_reg_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_30_reg_22898[2]_i_1 
       (.I0(q4_reg_0[5]),
        .I1(q4_reg_0[0]),
        .I2(q4_reg_0[6]),
        .O(q4_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln127_30_reg_22898[3]_i_1 
       (.I0(q4_reg_0[5]),
        .I1(q4_reg_0[7]),
        .I2(q4_reg_0[1]),
        .I3(q4_reg_0[6]),
        .O(q4_reg_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_30_reg_22898[4]_i_1 
       (.I0(q4_reg_0[6]),
        .I1(q4_reg_0[2]),
        .I2(q4_reg_0[7]),
        .O(q4_reg_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_350_reg_25726[1]_i_1 
       (.I0(DOADO[2]),
        .I1(DOADO[4]),
        .O(q1_reg_14[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_350_reg_25726[2]_i_1 
       (.I0(DOADO[2]),
        .I1(DOADO[0]),
        .I2(DOADO[3]),
        .O(q1_reg_14[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln127_350_reg_25726[3]_i_1 
       (.I0(DOADO[2]),
        .I1(DOADO[4]),
        .I2(\^q1_reg [1]),
        .I3(DOADO[3]),
        .O(q1_reg_14[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_350_reg_25726[5]_i_1 
       (.I0(\^q1_reg [3]),
        .I1(DOADO[4]),
        .O(q1_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_16_reg_22892[2]_i_1 
       (.I0(q4_reg_0[7]),
        .I1(q4_reg_0[1]),
        .O(q4_reg_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_16_reg_22892[3]_i_1 
       (.I0(q4_reg_0[7]),
        .I1(q4_reg_0[2]),
        .O(q4_reg_4[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_49_reg_23142[4]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[3]),
        .O(x_assign_49_fu_5856_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_64_reg_23636[2]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[1]),
        .O(q3_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_64_reg_23636[3]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[2]),
        .O(q3_reg_5));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_67_reg_23658[2]_i_1 
       (.I0(DOBDO[1]),
        .I1(DOBDO[7]),
        .O(q1_reg_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_67_reg_23658[3]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[2]),
        .O(q1_reg_7[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_85_reg_23706[2]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[1]),
        .O(x_assign_49_fu_5856_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_85_reg_23706[3]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[2]),
        .O(x_assign_49_fu_5856_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_87_reg_23738[2]_i_1 
       (.I0(DOADO[4]),
        .I1(\^q1_reg [1]),
        .O(q1_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_87_reg_23738[3]_i_1 
       (.I0(DOADO[4]),
        .I1(\^q1_reg [2]),
        .O(q1_reg_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_107_reg_23596[1]_i_2 
       (.I0(\xor_ln117_108_reg_23601_reg[3] [1]),
        .I1(\xor_ln117_108_reg_23601_reg[3]_0 [1]),
        .I2(x_assign_52_reg_23448[6]),
        .I3(or_ln127_36_fu_8316_p3[1]),
        .I4(\xor_ln117_107_reg_23596_reg[7] [1]),
        .I5(\xor_ln117_141_reg_23982_reg[7]_1 [1]),
        .O(\x_assign_55_reg_23470_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_107_reg_23596[2]_i_2 
       (.I0(\xor_ln117_108_reg_23601_reg[3]_0 [2]),
        .I1(\xor_ln117_108_reg_23601_reg[3] [2]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [2]),
        .I3(\xor_ln117_107_reg_23596_reg[7] [2]),
        .I4(\xor_ln117_109_reg_23606_reg[5] [0]),
        .I5(or_ln127_36_fu_8316_p3[2]),
        .O(\x_assign_54_reg_23464_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_107_reg_23596[3]_i_2 
       (.I0(or_ln127_36_fu_8316_p3[3]),
        .I1(\xor_ln117_109_reg_23606_reg[5] [1]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [3]),
        .I3(\xor_ln117_107_reg_23596_reg[7] [3]),
        .I4(\xor_ln117_108_reg_23601_reg[3]_0 [3]),
        .I5(\xor_ln117_108_reg_23601_reg[3] [3]),
        .O(\trunc_ln127_94_reg_23476_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_107_reg_23596[4]_i_2 
       (.I0(\xor_ln117_107_reg_23596_reg[7] [4]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [4]),
        .I2(or_ln127_38_fu_8328_p3[6]),
        .I3(or_ln127_36_fu_8316_p3[6]),
        .I4(\xor_ln117_109_reg_23606_reg[5] [2]),
        .I5(or_ln127_36_fu_8316_p3[4]),
        .O(\xor_ln117_44_reg_22908_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_107_reg_23596[5]_i_2 
       (.I0(\xor_ln117_107_reg_23596_reg[7] [5]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [5]),
        .I2(or_ln127_38_fu_8328_p3[7]),
        .I3(or_ln127_36_fu_8316_p3[7]),
        .I4(\xor_ln117_109_reg_23606_reg[5] [3]),
        .I5(or_ln127_36_fu_8316_p3[5]),
        .O(\xor_ln117_44_reg_22908_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_107_reg_23596[7]_i_2 
       (.I0(\xor_ln117_107_reg_23596_reg[7] [7]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [7]),
        .I2(or_ln127_38_fu_8328_p3[1]),
        .I3(or_ln127_36_fu_8316_p3[1]),
        .I4(x_assign_52_reg_23448[4]),
        .I5(or_ln127_36_fu_8316_p3[7]),
        .O(\xor_ln117_44_reg_22908_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_108_reg_23601[0]_i_2 
       (.I0(\xor_ln117_108_reg_23601_reg[3] [0]),
        .I1(\xor_ln117_108_reg_23601_reg[3]_0 [0]),
        .I2(x_assign_57_reg_23486[3]),
        .I3(or_ln127_38_fu_8328_p3[0]),
        .I4(\xor_ln117_108_reg_23601_reg[7] [0]),
        .I5(\xor_ln117_164_reg_24415_reg[7]_0 [0]),
        .O(\x_assign_55_reg_23470_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_108_reg_23601[1]_i_2 
       (.I0(\xor_ln117_108_reg_23601_reg[3] [1]),
        .I1(\xor_ln117_108_reg_23601_reg[3]_0 [1]),
        .I2(x_assign_57_reg_23486[4]),
        .I3(or_ln127_38_fu_8328_p3[1]),
        .I4(\xor_ln117_108_reg_23601_reg[7] [1]),
        .I5(\xor_ln117_164_reg_24415_reg[7]_0 [1]),
        .O(\x_assign_55_reg_23470_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_108_reg_23601[2]_i_2 
       (.I0(\xor_ln117_108_reg_23601_reg[3]_0 [2]),
        .I1(\xor_ln117_108_reg_23601_reg[3] [2]),
        .I2(\xor_ln117_164_reg_24415_reg[7]_0 [2]),
        .I3(\xor_ln117_108_reg_23601_reg[7] [2]),
        .I4(or_ln127_37_fu_8322_p3[0]),
        .I5(or_ln127_38_fu_8328_p3[2]),
        .O(\x_assign_54_reg_23464_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_108_reg_23601[3]_i_2 
       (.I0(\xor_ln117_108_reg_23601_reg[3] [3]),
        .I1(\xor_ln117_108_reg_23601_reg[3]_0 [3]),
        .I2(\xor_ln117_164_reg_24415_reg[7]_0 [3]),
        .I3(\xor_ln117_108_reg_23601_reg[7] [3]),
        .I4(or_ln127_37_fu_8322_p3[1]),
        .I5(or_ln127_38_fu_8328_p3[3]),
        .O(\x_assign_55_reg_23470_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_108_reg_23601[4]_i_2 
       (.I0(\xor_ln117_108_reg_23601_reg[7] [4]),
        .I1(\xor_ln117_164_reg_24415_reg[7]_0 [4]),
        .I2(or_ln127_38_fu_8328_p3[6]),
        .I3(or_ln127_36_fu_8316_p3[6]),
        .I4(or_ln127_37_fu_8322_p3[2]),
        .I5(or_ln127_38_fu_8328_p3[4]),
        .O(\xor_ln117_45_reg_22914_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_108_reg_23601[5]_i_2 
       (.I0(\xor_ln117_108_reg_23601_reg[7] [5]),
        .I1(\xor_ln117_164_reg_24415_reg[7]_0 [5]),
        .I2(or_ln127_38_fu_8328_p3[7]),
        .I3(or_ln127_36_fu_8316_p3[7]),
        .I4(or_ln127_37_fu_8322_p3[3]),
        .I5(or_ln127_38_fu_8328_p3[5]),
        .O(\xor_ln117_45_reg_22914_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_108_reg_23601[7]_i_2 
       (.I0(\xor_ln117_108_reg_23601_reg[7] [6]),
        .I1(\xor_ln117_164_reg_24415_reg[7]_0 [7]),
        .I2(or_ln127_38_fu_8328_p3[1]),
        .I3(or_ln127_36_fu_8316_p3[1]),
        .I4(or_ln127_37_fu_8322_p3[5]),
        .I5(or_ln127_38_fu_8328_p3[7]),
        .O(\xor_ln117_45_reg_22914_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_109_reg_23606[0]_i_1 
       (.I0(\xor_ln117_46_reg_22920_reg[0] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [0]),
        .I2(or_ln127_50_fu_8504_p3[0]),
        .I3(x_assign_75_reg_23550),
        .I4(or_ln127_50_fu_8504_p3[1]),
        .I5(x_assign_74_reg_23534[0]),
        .O(\reg_1901_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_109_reg_23606[0]_i_2 
       (.I0(q1_reg_i_26_1[0]),
        .I1(\xor_ln117_237_reg_25053_reg[7]_0 [0]),
        .I2(x_assign_52_reg_23448[5]),
        .I3(or_ln127_36_fu_8316_p3[0]),
        .I4(x_assign_52_reg_23448[0]),
        .I5(x_assign_57_reg_23486[0]),
        .O(\xor_ln117_46_reg_22920_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_109_reg_23606[1]_i_1 
       (.I0(\trunc_ln127_94_reg_23476_reg[0] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [1]),
        .I2(or_ln127_49_fu_8498_p3[0]),
        .I3(or_ln127_50_fu_8504_p3[1]),
        .I4(x_assign_74_reg_23534[1]),
        .I5(q1_reg_i_138_0[0]),
        .O(\reg_1901_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_109_reg_23606[1]_i_2 
       (.I0(or_ln127_36_fu_8316_p3[1]),
        .I1(x_assign_52_reg_23448[6]),
        .I2(\xor_ln117_237_reg_25053_reg[7]_0 [1]),
        .I3(q1_reg_i_26_1[1]),
        .I4(x_assign_52_reg_23448[1]),
        .I5(x_assign_57_reg_23486[1]),
        .O(\trunc_ln127_94_reg_23476_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_109_reg_23606[3]_i_2 
       (.I0(q1_reg_i_26_1[3]),
        .I1(\xor_ln117_237_reg_25053_reg[7]_0 [3]),
        .I2(\xor_ln117_109_reg_23606_reg[5] [1]),
        .I3(or_ln127_36_fu_8316_p3[3]),
        .I4(x_assign_52_reg_23448[2]),
        .I5(x_assign_57_reg_23486[2]),
        .O(\xor_ln117_46_reg_22920_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_109_reg_23606[4]_i_2 
       (.I0(\xor_ln117_109_reg_23606_reg[5] [2]),
        .I1(or_ln127_36_fu_8316_p3[4]),
        .I2(or_ln127_37_fu_8322_p3[4]),
        .I3(x_assign_52_reg_23448[3]),
        .I4(q1_reg_i_26_1[4]),
        .I5(\xor_ln117_237_reg_25053_reg[7]_0 [4]),
        .O(\trunc_ln127_90_reg_23454_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_109_reg_23606[5]_i_2 
       (.I0(\xor_ln117_109_reg_23606_reg[5] [3]),
        .I1(or_ln127_36_fu_8316_p3[5]),
        .I2(or_ln127_37_fu_8322_p3[5]),
        .I3(x_assign_52_reg_23448[4]),
        .I4(q1_reg_i_26_1[5]),
        .I5(\xor_ln117_237_reg_25053_reg[7]_0 [5]),
        .O(\trunc_ln127_90_reg_23454_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_109_reg_23606[6]_i_1 
       (.I0(\xor_ln117_46_reg_22920_reg[6] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [6]),
        .I2(or_ln127_49_fu_8498_p3[5]),
        .I3(or_ln127_50_fu_8504_p3[6]),
        .I4(or_ln127_50_fu_8504_p3[7]),
        .I5(x_assign_74_reg_23534[6]),
        .O(\reg_1901_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_109_reg_23606[6]_i_2 
       (.I0(q1_reg_i_26_1[6]),
        .I1(\xor_ln117_237_reg_25053_reg[7]_0 [6]),
        .I2(x_assign_52_reg_23448[3]),
        .I3(or_ln127_36_fu_8316_p3[6]),
        .I4(x_assign_52_reg_23448[5]),
        .I5(x_assign_57_reg_23486[3]),
        .O(\xor_ln117_46_reg_22920_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_110_reg_23611[3]_i_2 
       (.I0(x_assign_57_reg_23486[2]),
        .I1(x_assign_52_reg_23448[2]),
        .I2(q1_reg_i_109_0[3]),
        .I3(\xor_ln117_110_reg_23611_reg[3] ),
        .I4(or_ln127_37_fu_8322_p3[1]),
        .I5(or_ln127_38_fu_8328_p3[3]),
        .O(\x_assign_57_reg_23486_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_123_reg_23784[0]_i_1 
       (.I0(\x_assign_67_reg_23658_reg[0] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [0]),
        .I2(x_assign_86_reg_23722[0]),
        .I3(or_ln127_58_fu_9636_p3[1]),
        .I4(x_assign_85_reg_23706[4]),
        .I5(x_assign_86_reg_23722[7]),
        .O(\reg_1877_reg[3] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_123_reg_23784[0]_i_2 
       (.I0(\xor_ln117_123_reg_23784_reg[3] [0]),
        .I1(\xor_ln117_123_reg_23784_reg[3]_0 [0]),
        .I2(x_assign_64_reg_23636[6]),
        .I3(or_ln127_44_fu_9448_p3[0]),
        .I4(\xor_ln117_123_reg_23784_reg[4] [0]),
        .I5(q3_reg_69[0]),
        .O(\x_assign_67_reg_23658_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_123_reg_23784[1]_i_1 
       (.I0(\x_assign_67_reg_23658_reg[1] ),
        .I1(x_assign_86_reg_23722[1]),
        .I2(\xor_ln117_125_reg_23794_reg[3] [0]),
        .I3(x_assign_86_reg_23722[0]),
        .I4(x_assign_85_reg_23706[0]),
        .I5(\xor_ln117_139_reg_23972_reg[7]_0 [1]),
        .O(\reg_1877_reg[3] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_123_reg_23784[1]_i_2 
       (.I0(\xor_ln117_123_reg_23784_reg[3] [1]),
        .I1(\xor_ln117_123_reg_23784_reg[3]_0 [1]),
        .I2(x_assign_64_reg_23636[7]),
        .I3(or_ln127_44_fu_9448_p3[1]),
        .I4(\xor_ln117_123_reg_23784_reg[4] [1]),
        .I5(q3_reg_69[1]),
        .O(\x_assign_67_reg_23658_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_123_reg_23784[2]_i_2 
       (.I0(or_ln127_44_fu_9448_p3[2]),
        .I1(\xor_ln117_125_reg_23794_reg[5] [0]),
        .I2(q3_reg_69[2]),
        .I3(\xor_ln117_123_reg_23784_reg[4] [2]),
        .I4(\xor_ln117_123_reg_23784_reg[3] [2]),
        .I5(\xor_ln117_123_reg_23784_reg[3]_0 [2]),
        .O(\trunc_ln127_114_reg_23664_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_123_reg_23784[3]_i_1 
       (.I0(\trunc_ln127_114_reg_23664_reg[2]_0 ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [3]),
        .I2(x_assign_86_reg_23722[3]),
        .I3(\xor_ln117_125_reg_23794_reg[3] [2]),
        .I4(q1_reg_i_39_2[1]),
        .I5(q1_reg_i_39_1[1]),
        .O(\reg_1877_reg[3] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_123_reg_23784[3]_i_2 
       (.I0(or_ln127_44_fu_9448_p3[3]),
        .I1(\xor_ln117_125_reg_23794_reg[5] [1]),
        .I2(q3_reg_69[3]),
        .I3(\xor_ln117_123_reg_23784_reg[4] [3]),
        .I4(\xor_ln117_123_reg_23784_reg[3] [3]),
        .I5(\xor_ln117_123_reg_23784_reg[3]_0 [3]),
        .O(\trunc_ln127_114_reg_23664_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_123_reg_23784[4]_i_2 
       (.I0(or_ln127_44_fu_9448_p3[6]),
        .I1(or_ln127_46_fu_9460_p3),
        .I2(q3_reg_69[4]),
        .I3(\xor_ln117_123_reg_23784_reg[4] [4]),
        .I4(\xor_ln117_125_reg_23794_reg[5] [2]),
        .I5(or_ln127_44_fu_9448_p3[4]),
        .O(\trunc_ln127_114_reg_23664_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_125_reg_23794[0]_i_2 
       (.I0(\xor_ln117_125_reg_23794_reg[7]_0 [0]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [0]),
        .I2(x_assign_64_reg_23636[6]),
        .I3(or_ln127_44_fu_9448_p3[0]),
        .I4(x_assign_69_reg_23674[0]),
        .I5(x_assign_64_reg_23636[0]),
        .O(\xor_ln117_62_reg_23063_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_125_reg_23794[1]_i_2 
       (.I0(\xor_ln117_125_reg_23794_reg[7]_0 [1]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [1]),
        .I2(x_assign_64_reg_23636[7]),
        .I3(or_ln127_44_fu_9448_p3[1]),
        .I4(x_assign_69_reg_23674[1]),
        .I5(x_assign_64_reg_23636[1]),
        .O(\xor_ln117_62_reg_23063_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_125_reg_23794[2]_i_2 
       (.I0(x_assign_64_reg_23636[2]),
        .I1(x_assign_69_reg_23674[2]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [2]),
        .I3(\xor_ln117_125_reg_23794_reg[7]_0 [2]),
        .I4(\xor_ln117_125_reg_23794_reg[5] [0]),
        .I5(or_ln127_44_fu_9448_p3[2]),
        .O(\x_assign_64_reg_23636_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_125_reg_23794[3]_i_1 
       (.I0(\trunc_ln127_114_reg_23664_reg[2] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [3]),
        .I2(or_ln127_58_fu_9636_p3[3]),
        .I3(or_ln127_57_fu_9630_p3[2]),
        .I4(\xor_ln117_125_reg_23794_reg[3] [2]),
        .I5(x_assign_86_reg_23722[3]),
        .O(\reg_1901_reg[6] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_125_reg_23794[3]_i_2 
       (.I0(or_ln127_44_fu_9448_p3[3]),
        .I1(\xor_ln117_125_reg_23794_reg[5] [1]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [3]),
        .I3(\xor_ln117_125_reg_23794_reg[7]_0 [3]),
        .I4(x_assign_69_reg_23674[3]),
        .I5(x_assign_64_reg_23636[3]),
        .O(\trunc_ln127_114_reg_23664_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_125_reg_23794[4]_i_2 
       (.I0(\xor_ln117_125_reg_23794_reg[5] [2]),
        .I1(or_ln127_44_fu_9448_p3[4]),
        .I2(or_ln127_45_fu_9454_p3[0]),
        .I3(x_assign_64_reg_23636[4]),
        .I4(\xor_ln117_125_reg_23794_reg[7]_0 [4]),
        .I5(\xor_ln117_141_reg_23982_reg[7]_1 [4]),
        .O(\trunc_ln127_110_reg_23642_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_125_reg_23794[5]_i_2 
       (.I0(\xor_ln117_125_reg_23794_reg[5] [3]),
        .I1(or_ln127_44_fu_9448_p3[5]),
        .I2(or_ln127_45_fu_9454_p3[1]),
        .I3(x_assign_64_reg_23636[5]),
        .I4(\xor_ln117_125_reg_23794_reg[7]_0 [5]),
        .I5(\xor_ln117_141_reg_23982_reg[7]_1 [5]),
        .O(\trunc_ln127_110_reg_23642_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_125_reg_23794[6]_i_1 
       (.I0(\xor_ln117_62_reg_23063_reg[6] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [6]),
        .I2(or_ln127_57_fu_9630_p3[5]),
        .I3(or_ln127_58_fu_9636_p3[6]),
        .I4(or_ln127_58_fu_9636_p3[7]),
        .I5(x_assign_86_reg_23722[6]),
        .O(\reg_1901_reg[6] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_125_reg_23794[6]_i_2 
       (.I0(\xor_ln117_125_reg_23794_reg[7]_0 [6]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [6]),
        .I2(x_assign_64_reg_23636[4]),
        .I3(or_ln127_44_fu_9448_p3[6]),
        .I4(x_assign_69_reg_23674[4]),
        .I5(x_assign_64_reg_23636[6]),
        .O(\xor_ln117_62_reg_23063_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_125_reg_23794[7]_i_2 
       (.I0(\xor_ln117_125_reg_23794_reg[7]_0 [7]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [7]),
        .I2(x_assign_64_reg_23636[5]),
        .I3(or_ln127_44_fu_9448_p3[7]),
        .I4(x_assign_69_reg_23674[5]),
        .I5(x_assign_64_reg_23636[7]),
        .O(\xor_ln117_62_reg_23063_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_139_reg_23972[0]_i_2 
       (.I0(\xor_ln117_139_reg_23972_reg[7]_2 [0]),
        .I1(\xor_ln117_139_reg_23972_reg[7]_1 [0]),
        .I2(\xor_ln117_139_reg_23972_reg[3]_1 [0]),
        .I3(\xor_ln117_139_reg_23972_reg[3]_0 [0]),
        .I4(or_ln127_52_fu_10580_p3[0]),
        .I5(x_assign_76_reg_23824[6]),
        .O(\xor_ln117_75_reg_23220_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_139_reg_23972[1]_i_1 
       (.I0(\reg_1832_reg[1] ),
        .I1(x_assign_98_reg_23910[1]),
        .I2(\xor_ln117_139_reg_23972_reg[3] [0]),
        .I3(x_assign_97_reg_23894[0]),
        .I4(x_assign_98_reg_23910[0]),
        .I5(\xor_ln117_139_reg_23972_reg[7]_0 [1]),
        .O(\x_assign_98_reg_23910_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_139_reg_23972[1]_i_2 
       (.I0(\xor_ln117_139_reg_23972_reg[7]_1 [1]),
        .I1(\xor_ln117_139_reg_23972_reg[7]_2 [1]),
        .I2(\xor_ln117_139_reg_23972_reg[3]_1 [1]),
        .I3(\xor_ln117_139_reg_23972_reg[3]_0 [1]),
        .I4(or_ln127_52_fu_10580_p3[1]),
        .I5(x_assign_76_reg_23824[7]),
        .O(\reg_1832_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_139_reg_23972[2]_i_1 
       (.I0(\x_assign_79_reg_23846_reg[2] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [2]),
        .I2(x_assign_98_reg_23910[2]),
        .I3(\xor_ln117_139_reg_23972_reg[3] [1]),
        .I4(\xor_ln117_139_reg_23972_reg[4]_1 [0]),
        .I5(\xor_ln117_139_reg_23972_reg[4]_0 [0]),
        .O(\x_assign_98_reg_23910_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_139_reg_23972[2]_i_2 
       (.I0(\xor_ln117_139_reg_23972_reg[3]_0 [2]),
        .I1(\xor_ln117_139_reg_23972_reg[3]_1 [2]),
        .I2(\xor_ln117_139_reg_23972_reg[7]_2 [2]),
        .I3(\xor_ln117_139_reg_23972_reg[7]_1 [2]),
        .I4(\xor_ln117_141_reg_23982_reg[5] [0]),
        .I5(or_ln127_52_fu_10580_p3[2]),
        .O(\x_assign_79_reg_23846_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_139_reg_23972[3]_i_1 
       (.I0(\x_assign_79_reg_23846_reg[3] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [3]),
        .I2(x_assign_98_reg_23910[3]),
        .I3(\xor_ln117_139_reg_23972_reg[3] [2]),
        .I4(\xor_ln117_139_reg_23972_reg[4]_1 [1]),
        .I5(\xor_ln117_139_reg_23972_reg[4]_0 [1]),
        .O(\x_assign_98_reg_23910_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_139_reg_23972[3]_i_2 
       (.I0(\xor_ln117_139_reg_23972_reg[3]_0 [3]),
        .I1(\xor_ln117_139_reg_23972_reg[3]_1 [3]),
        .I2(\xor_ln117_139_reg_23972_reg[7]_2 [3]),
        .I3(\xor_ln117_139_reg_23972_reg[7]_1 [3]),
        .I4(\xor_ln117_141_reg_23982_reg[5] [1]),
        .I5(or_ln127_52_fu_10580_p3[3]),
        .O(\x_assign_79_reg_23846_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_139_reg_23972[4]_i_1 
       (.I0(\reg_1832_reg[4] ),
        .I1(or_ln127_66_fu_10768_p3[5]),
        .I2(x_assign_98_reg_23910[4]),
        .I3(\xor_ln117_139_reg_23972_reg[4]_0 [2]),
        .I4(\xor_ln117_139_reg_23972_reg[4]_1 [2]),
        .I5(\xor_ln117_139_reg_23972_reg[7]_0 [4]),
        .O(\x_assign_98_reg_23910_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_139_reg_23972[4]_i_2 
       (.I0(\xor_ln117_139_reg_23972_reg[7]_1 [4]),
        .I1(\xor_ln117_139_reg_23972_reg[7]_2 [4]),
        .I2(\xor_ln117_141_reg_23982_reg[5] [2]),
        .I3(or_ln127_52_fu_10580_p3[4]),
        .I4(or_ln127_52_fu_10580_p3[6]),
        .I5(or_ln127_54_fu_10592_p3[2]),
        .O(\reg_1832_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_139_reg_23972[5]_i_1 
       (.I0(\trunc_ln127_139_reg_23878_reg[6] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [5]),
        .I2(x_assign_97_reg_23894[1]),
        .I3(x_assign_98_reg_23910[4]),
        .I4(x_assign_98_reg_23910[5]),
        .I5(or_ln127_66_fu_10768_p3[6]),
        .O(\x_assign_98_reg_23910_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_139_reg_23972[5]_i_2 
       (.I0(or_ln127_54_fu_10592_p3[3]),
        .I1(or_ln127_52_fu_10580_p3[7]),
        .I2(\xor_ln117_141_reg_23982_reg[5] [3]),
        .I3(or_ln127_52_fu_10580_p3[5]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_2 [5]),
        .I5(\xor_ln117_139_reg_23972_reg[7]_1 [5]),
        .O(\trunc_ln127_139_reg_23878_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_139_reg_23972[6]_i_1 
       (.I0(\x_assign_76_reg_23824_reg[4] ),
        .I1(x_assign_98_reg_23910[6]),
        .I2(or_ln127_66_fu_10768_p3[7]),
        .I3(\xor_ln117_139_reg_23972_reg[7]_0 [6]),
        .I4(x_assign_97_reg_23894[2]),
        .I5(x_assign_98_reg_23910[5]),
        .O(\x_assign_98_reg_23910_reg[7] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_139_reg_23972[6]_i_2 
       (.I0(x_assign_76_reg_23824[4]),
        .I1(or_ln127_52_fu_10580_p3[6]),
        .I2(or_ln127_52_fu_10580_p3[0]),
        .I3(or_ln127_54_fu_10592_p3[0]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_1 [6]),
        .I5(\xor_ln117_139_reg_23972_reg[7]_2 [6]),
        .O(\x_assign_76_reg_23824_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_139_reg_23972[7]_i_1 
       (.I0(\x_assign_76_reg_23824_reg[5] ),
        .I1(x_assign_98_reg_23910[7]),
        .I2(or_ln127_66_fu_10768_p3[0]),
        .I3(\xor_ln117_139_reg_23972_reg[7]_0 [7]),
        .I4(x_assign_97_reg_23894[3]),
        .I5(x_assign_98_reg_23910[6]),
        .O(\x_assign_98_reg_23910_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_139_reg_23972[7]_i_2 
       (.I0(x_assign_76_reg_23824[5]),
        .I1(or_ln127_52_fu_10580_p3[7]),
        .I2(or_ln127_52_fu_10580_p3[1]),
        .I3(or_ln127_54_fu_10592_p3[1]),
        .I4(\xor_ln117_139_reg_23972_reg[7]_1 [7]),
        .I5(\xor_ln117_139_reg_23972_reg[7]_2 [7]),
        .O(\x_assign_76_reg_23824_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_141_reg_23982[0]_i_2 
       (.I0(x_assign_81_reg_23862[0]),
        .I1(x_assign_76_reg_23824[0]),
        .I2(or_ln127_52_fu_10580_p3[0]),
        .I3(x_assign_76_reg_23824[6]),
        .I4(\xor_ln117_141_reg_23982_reg[7]_0 [0]),
        .I5(\xor_ln117_141_reg_23982_reg[7]_1 [0]),
        .O(\x_assign_81_reg_23862_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_141_reg_23982[1]_i_1 
       (.I0(\x_assign_81_reg_23862_reg[1] ),
        .I1(x_assign_98_reg_23910[1]),
        .I2(\xor_ln117_139_reg_23972_reg[3] [0]),
        .I3(or_ln127_65_fu_10762_p3[0]),
        .I4(or_ln127_66_fu_10768_p3[1]),
        .I5(\xor_ln117_253_reg_25241_reg[7] [1]),
        .O(\x_assign_98_reg_23910_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_141_reg_23982[1]_i_2 
       (.I0(x_assign_81_reg_23862[1]),
        .I1(x_assign_76_reg_23824[1]),
        .I2(or_ln127_52_fu_10580_p3[1]),
        .I3(x_assign_76_reg_23824[7]),
        .I4(\xor_ln117_141_reg_23982_reg[7]_0 [1]),
        .I5(\xor_ln117_141_reg_23982_reg[7]_1 [1]),
        .O(\x_assign_81_reg_23862_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_141_reg_23982[2]_i_2 
       (.I0(x_assign_76_reg_23824[2]),
        .I1(x_assign_81_reg_23862[2]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [2]),
        .I3(\xor_ln117_141_reg_23982_reg[7]_0 [2]),
        .I4(\xor_ln117_141_reg_23982_reg[5] [0]),
        .I5(or_ln127_52_fu_10580_p3[2]),
        .O(\x_assign_76_reg_23824_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_141_reg_23982[3]_i_2 
       (.I0(x_assign_76_reg_23824[3]),
        .I1(x_assign_81_reg_23862[3]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [3]),
        .I3(\xor_ln117_141_reg_23982_reg[7]_0 [3]),
        .I4(\xor_ln117_141_reg_23982_reg[5] [1]),
        .I5(or_ln127_52_fu_10580_p3[3]),
        .O(\x_assign_76_reg_23824_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_141_reg_23982[4]_i_2 
       (.I0(\xor_ln117_141_reg_23982_reg[7]_0 [4]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [4]),
        .I2(x_assign_76_reg_23824[4]),
        .I3(or_ln127_53_fu_10586_p3[0]),
        .I4(\xor_ln117_141_reg_23982_reg[5] [2]),
        .I5(or_ln127_52_fu_10580_p3[4]),
        .O(\xor_ln117_77_reg_23230_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_141_reg_23982[5]_i_2 
       (.I0(or_ln127_53_fu_10586_p3[1]),
        .I1(x_assign_76_reg_23824[5]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [5]),
        .I3(\xor_ln117_141_reg_23982_reg[7]_0 [5]),
        .I4(\xor_ln117_141_reg_23982_reg[5] [3]),
        .I5(or_ln127_52_fu_10580_p3[5]),
        .O(\trunc_ln127_137_reg_23868_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_141_reg_23982[6]_i_2 
       (.I0(\xor_ln117_141_reg_23982_reg[7]_0 [6]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [6]),
        .I2(x_assign_76_reg_23824[6]),
        .I3(x_assign_81_reg_23862[4]),
        .I4(or_ln127_52_fu_10580_p3[6]),
        .I5(x_assign_76_reg_23824[4]),
        .O(\xor_ln117_77_reg_23230_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_141_reg_23982[7]_i_2 
       (.I0(\xor_ln117_141_reg_23982_reg[7]_0 [7]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [7]),
        .I2(x_assign_76_reg_23824[7]),
        .I3(x_assign_81_reg_23862[5]),
        .I4(or_ln127_52_fu_10580_p3[7]),
        .I5(x_assign_76_reg_23824[5]),
        .O(\xor_ln117_77_reg_23230_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_158_reg_24177[0]_i_2 
       (.I0(x_assign_90_reg_24028[0]),
        .I1(or_ln127_61_fu_11718_p3[0]),
        .I2(\xor_ln117_158_reg_24177_reg[3] [0]),
        .I3(x_assign_88_reg_24012[0]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [0]),
        .I5(\xor_ln117_158_reg_24177_reg[7] [0]),
        .O(\x_assign_90_reg_24028_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_158_reg_24177[1]_i_2 
       (.I0(\xor_ln117_158_reg_24177_reg[7] [1]),
        .I1(\xor_ln117_189_reg_24494_reg[7] [1]),
        .I2(or_ln127_61_fu_11718_p3[1]),
        .I3(x_assign_90_reg_24028[1]),
        .I4(\xor_ln117_158_reg_24177_reg[3] [1]),
        .I5(x_assign_88_reg_24012[1]),
        .O(\xor_ln117_94_reg_23423_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_158_reg_24177[2]_i_2 
       (.I0(\xor_ln117_158_reg_24177_reg[3] [2]),
        .I1(x_assign_88_reg_24012[2]),
        .I2(or_ln127_62_fu_11724_p3[0]),
        .I3(or_ln127_61_fu_11718_p3[2]),
        .I4(\xor_ln117_158_reg_24177_reg[7] [2]),
        .I5(\xor_ln117_189_reg_24494_reg[7] [2]),
        .O(\x_assign_93_reg_24050_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_158_reg_24177[3]_i_2 
       (.I0(x_assign_88_reg_24012[3]),
        .I1(\xor_ln117_158_reg_24177_reg[3] [3]),
        .I2(\xor_ln117_189_reg_24494_reg[7] [3]),
        .I3(\xor_ln117_158_reg_24177_reg[7] [3]),
        .I4(or_ln127_61_fu_11718_p3[3]),
        .I5(or_ln127_62_fu_11724_p3[1]),
        .O(\x_assign_88_reg_24012_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_158_reg_24177[4]_i_2 
       (.I0(x_assign_88_reg_24012[4]),
        .I1(or_ln127_61_fu_11718_p3[6]),
        .I2(or_ln127_61_fu_11718_p3[4]),
        .I3(or_ln127_62_fu_11724_p3[2]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [4]),
        .I5(\xor_ln117_158_reg_24177_reg[7] [4]),
        .O(\x_assign_88_reg_24012_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_158_reg_24177[5]_i_2 
       (.I0(x_assign_88_reg_24012[5]),
        .I1(or_ln127_61_fu_11718_p3[7]),
        .I2(or_ln127_61_fu_11718_p3[5]),
        .I3(or_ln127_62_fu_11724_p3[3]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [5]),
        .I5(\xor_ln117_158_reg_24177_reg[7] [5]),
        .O(\x_assign_88_reg_24012_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_158_reg_24177[6]_i_2 
       (.I0(\xor_ln117_158_reg_24177_reg[7] [6]),
        .I1(\xor_ln117_189_reg_24494_reg[7] [6]),
        .I2(or_ln127_62_fu_11724_p3[4]),
        .I3(or_ln127_61_fu_11718_p3[6]),
        .I4(or_ln127_61_fu_11718_p3[0]),
        .I5(x_assign_88_reg_24012[6]),
        .O(\xor_ln117_94_reg_23423_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_158_reg_24177[7]_i_2 
       (.I0(\xor_ln117_158_reg_24177_reg[7] [7]),
        .I1(\xor_ln117_189_reg_24494_reg[7] [7]),
        .I2(or_ln127_62_fu_11724_p3[5]),
        .I3(or_ln127_61_fu_11718_p3[7]),
        .I4(or_ln127_61_fu_11718_p3[1]),
        .I5(x_assign_88_reg_24012[7]),
        .O(\xor_ln117_94_reg_23423_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_164_reg_24415[0]_i_1 
       (.I0(\xor_ln117_164_reg_24415_reg[7]_0 [0]),
        .I1(x_assign_114_reg_24348[6]),
        .I2(x_assign_117_reg_24354[6]),
        .I3(q4_reg_0[7]),
        .I4(x_assign_114_reg_24348[0]),
        .I5(\xor_ln117_164_reg_24415_reg[7] [0]),
        .O(\x_assign_114_reg_24348_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_164_reg_24415[1]_i_1 
       (.I0(\xor_ln117_164_reg_24415_reg[7]_0 [1]),
        .I1(x_assign_114_reg_24348[7]),
        .I2(x_assign_117_reg_24354[7]),
        .I3(q4_reg_0[0]),
        .I4(x_assign_114_reg_24348[1]),
        .I5(\xor_ln117_164_reg_24415_reg[7] [1]),
        .O(\x_assign_114_reg_24348_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_164_reg_24415[2]_i_1 
       (.I0(q4_reg_0[7]),
        .I1(q4_reg_0[1]),
        .I2(\xor_ln117_164_reg_24415_reg[7] [2]),
        .I3(\xor_ln117_164_reg_24415_reg[7]_0 [2]),
        .I4(x_assign_114_reg_24348[2]),
        .I5(\xor_ln117_164_reg_24415_reg[2] ),
        .O(\x_assign_114_reg_24348_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_164_reg_24415[3]_i_1 
       (.I0(q4_reg_0[7]),
        .I1(q4_reg_0[2]),
        .I2(\xor_ln117_164_reg_24415_reg[7] [3]),
        .I3(\xor_ln117_164_reg_24415_reg[7]_0 [3]),
        .I4(x_assign_114_reg_24348[3]),
        .I5(\xor_ln117_164_reg_24415_reg[3] ),
        .O(\x_assign_114_reg_24348_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_164_reg_24415[4]_i_1 
       (.I0(\xor_ln117_164_reg_24415_reg[4] ),
        .I1(\xor_ln117_164_reg_24415_reg[7] [4]),
        .I2(\xor_ln117_164_reg_24415_reg[7]_0 [4]),
        .I3(x_assign_114_reg_24348[4]),
        .I4(q4_reg_0[7]),
        .I5(q4_reg_0[3]),
        .O(\x_assign_114_reg_24348_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_164_reg_24415[5]_i_1 
       (.I0(q4_reg_0[4]),
        .I1(x_assign_114_reg_24348[5]),
        .I2(\xor_ln117_164_reg_24415_reg[7]_0 [5]),
        .I3(\xor_ln117_164_reg_24415_reg[7] [5]),
        .I4(\xor_ln117_164_reg_24415_reg[5] [3]),
        .I5(\xor_ln117_164_reg_24415_reg[5]_0 [3]),
        .O(\x_assign_114_reg_24348_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_164_reg_24415[6]_i_1 
       (.I0(x_assign_114_reg_24348[6]),
        .I1(\xor_ln117_164_reg_24415_reg[7] [6]),
        .I2(q4_reg_0[5]),
        .I3(x_assign_114_reg_24348[4]),
        .I4(x_assign_117_reg_24354[4]),
        .I5(\xor_ln117_164_reg_24415_reg[7]_0 [6]),
        .O(\x_assign_114_reg_24348_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_164_reg_24415[7]_i_1 
       (.I0(x_assign_114_reg_24348[7]),
        .I1(\xor_ln117_164_reg_24415_reg[7] [7]),
        .I2(q4_reg_0[6]),
        .I3(x_assign_114_reg_24348[5]),
        .I4(x_assign_117_reg_24354[5]),
        .I5(\xor_ln117_164_reg_24415_reg[7]_0 [7]),
        .O(\x_assign_114_reg_24348_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_166_reg_24420[0]_i_1 
       (.I0(x_assign_112_reg_24332[0]),
        .I1(x_assign_117_reg_24354[0]),
        .I2(q4_reg_0[0]),
        .I3(\xor_ln117_166_reg_24420_reg[7] [0]),
        .I4(x_assign_117_reg_24354[6]),
        .I5(x_assign_114_reg_24348[6]),
        .O(\x_assign_112_reg_24332_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_166_reg_24420[1]_i_1 
       (.I0(x_assign_114_reg_24348[7]),
        .I1(x_assign_117_reg_24354[7]),
        .I2(x_assign_117_reg_24354[1]),
        .I3(x_assign_112_reg_24332[1]),
        .I4(\xor_ln117_166_reg_24420_reg[7] [1]),
        .I5(q4_reg_0[1]),
        .O(\x_assign_112_reg_24332_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_166_reg_24420[2]_i_1 
       (.I0(\xor_ln117_164_reg_24415_reg[5]_0 [0]),
        .I1(\xor_ln117_164_reg_24415_reg[5] [0]),
        .I2(q4_reg_0[2]),
        .I3(\xor_ln117_166_reg_24420_reg[7] [2]),
        .I4(x_assign_112_reg_24332[2]),
        .I5(x_assign_117_reg_24354[2]),
        .O(\x_assign_112_reg_24332_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_166_reg_24420[3]_i_1 
       (.I0(\xor_ln117_164_reg_24415_reg[5]_0 [1]),
        .I1(\xor_ln117_164_reg_24415_reg[5] [1]),
        .I2(\xor_ln117_166_reg_24420_reg[7] [3]),
        .I3(q4_reg_0[3]),
        .I4(x_assign_117_reg_24354[3]),
        .I5(x_assign_112_reg_24332[3]),
        .O(\x_assign_112_reg_24332_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_166_reg_24420[4]_i_1 
       (.I0(\xor_ln117_164_reg_24415_reg[5] [2]),
        .I1(\xor_ln117_164_reg_24415_reg[5]_0 [2]),
        .I2(q4_reg_0[4]),
        .I3(x_assign_117_reg_24354[4]),
        .I4(or_ln127_75_fu_14133_p3[4]),
        .I5(\xor_ln117_166_reg_24420_reg[7] [4]),
        .O(\x_assign_112_reg_24332_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_166_reg_24420[5]_i_1 
       (.I0(or_ln127_75_fu_14133_p3[5]),
        .I1(x_assign_117_reg_24354[5]),
        .I2(\xor_ln117_164_reg_24415_reg[5] [3]),
        .I3(\xor_ln117_164_reg_24415_reg[5]_0 [3]),
        .I4(\xor_ln117_166_reg_24420_reg[7] [5]),
        .I5(q4_reg_0[5]),
        .O(\x_assign_112_reg_24332_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_166_reg_24420[6]_i_1 
       (.I0(q4_reg_0[6]),
        .I1(\xor_ln117_166_reg_24420_reg[7] [6]),
        .I2(x_assign_114_reg_24348[4]),
        .I3(x_assign_117_reg_24354[4]),
        .I4(x_assign_117_reg_24354[6]),
        .I5(x_assign_112_reg_24332[4]),
        .O(\x_assign_112_reg_24332_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_166_reg_24420[7]_i_1 
       (.I0(x_assign_112_reg_24332[5]),
        .I1(x_assign_117_reg_24354[7]),
        .I2(x_assign_114_reg_24348[5]),
        .I3(x_assign_117_reg_24354[5]),
        .I4(q4_reg_0[7]),
        .I5(\xor_ln117_166_reg_24420_reg[7] [7]),
        .O(\x_assign_112_reg_24332_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_171_reg_24303[4]_i_1 
       (.I0(q1_reg_2),
        .I1(q3_reg_0[4]),
        .I2(\xor_ln117_61_reg_23026_reg[4] ),
        .I3(\xor_ln117_173_reg_24315_reg[4]_0 ),
        .I4(x_assign_120_reg_24267[4]),
        .I5(\xor_ln117_171_reg_24303_reg[4] ),
        .O(q1_reg_16[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_171_reg_24303[6]_i_1 
       (.I0(\xor_ln117_171_reg_24303_reg[6]_0 ),
        .I1(DOBDO[4]),
        .I2(q3_reg_0[6]),
        .I3(x_assign_120_reg_24267[6]),
        .I4(\xor_ln117_63_reg_23032_reg[7] [5]),
        .I5(\xor_ln117_63_reg_23032_reg[7] [4]),
        .O(q1_reg_16[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_171_reg_24303[7]_i_1 
       (.I0(\xor_ln117_171_reg_24303_reg[7] ),
        .I1(DOBDO[5]),
        .I2(q3_reg_0[7]),
        .I3(x_assign_120_reg_24267[7]),
        .I4(\xor_ln117_63_reg_23032_reg[7] [6]),
        .I5(\xor_ln117_63_reg_23032_reg[7] [5]),
        .O(q1_reg_16[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_172_reg_24309[0]_i_1 
       (.I0(DOBDO[6]),
        .I1(\xor_ln117_172_reg_24309_reg[7] [0]),
        .I2(\xor_ln117_63_reg_23032_reg[7] [6]),
        .I3(DOBDO[7]),
        .I4(q3_reg_0[7]),
        .I5(\xor_ln117_172_reg_24309[0]_i_2_n_0 ),
        .O(q1_reg_4[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_172_reg_24309[0]_i_2 
       (.I0(x_assign_102_reg_24204[0]),
        .I1(\xor_ln117_172_reg_24309_reg[3] [0]),
        .I2(x_assign_105_reg_24226[2]),
        .I3(x_assign_102_reg_24204[4]),
        .I4(\xor_ln117_172_reg_24309_reg[7]_0 [0]),
        .I5(\xor_ln117_276_reg_25691_reg[7] [0]),
        .O(\xor_ln117_172_reg_24309[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_172_reg_24309[1]_i_1 
       (.I0(DOBDO[7]),
        .I1(\xor_ln117_172_reg_24309_reg[7] [1]),
        .I2(\xor_ln117_63_reg_23032_reg[7] [7]),
        .I3(q3_reg_0[0]),
        .I4(DOBDO[0]),
        .I5(\xor_ln117_172_reg_24309[1]_i_2_n_0 ),
        .O(q1_reg_4[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_172_reg_24309[1]_i_2 
       (.I0(x_assign_102_reg_24204[1]),
        .I1(\xor_ln117_172_reg_24309_reg[3] [1]),
        .I2(x_assign_105_reg_24226[3]),
        .I3(x_assign_102_reg_24204[5]),
        .I4(\xor_ln117_172_reg_24309_reg[7]_0 [1]),
        .I5(\xor_ln117_276_reg_25691_reg[7] [1]),
        .O(\xor_ln117_172_reg_24309[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_172_reg_24309[2]_i_2 
       (.I0(\xor_ln117_172_reg_24309_reg[5] [0]),
        .I1(or_ln127_70_fu_12625_p3[0]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [2]),
        .I3(\xor_ln117_172_reg_24309_reg[7]_0 [2]),
        .I4(x_assign_102_reg_24204[2]),
        .I5(\xor_ln117_172_reg_24309_reg[3] [2]),
        .O(\trunc_ln127_177_reg_24232_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_172_reg_24309[3]_i_1 
       (.I0(q1_reg_6),
        .I1(q3_reg_3),
        .I2(\xor_ln117_63_reg_23032_reg[7] [6]),
        .I3(\xor_ln117_188_reg_24457_reg[3] ),
        .I4(\xor_ln117_172_reg_24309[3]_i_2_n_0 ),
        .I5(\xor_ln117_172_reg_24309_reg[7] [3]),
        .O(q1_reg_4[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_172_reg_24309[3]_i_2 
       (.I0(\xor_ln117_172_reg_24309_reg[5] [1]),
        .I1(or_ln127_70_fu_12625_p3[1]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [3]),
        .I3(\xor_ln117_172_reg_24309_reg[7]_0 [3]),
        .I4(x_assign_102_reg_24204[3]),
        .I5(\xor_ln117_172_reg_24309_reg[3] [3]),
        .O(\xor_ln117_172_reg_24309[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_172_reg_24309[4]_i_1 
       (.I0(q1_reg_2),
        .I1(\xor_ln117_190_reg_24463[4]_i_2_n_0 ),
        .I2(\xor_ln117_63_reg_23032_reg[7] [6]),
        .I3(\xor_ln117_188_reg_24457_reg[4] ),
        .I4(\xor_ln117_172_reg_24309[4]_i_2_n_0 ),
        .I5(\xor_ln117_172_reg_24309_reg[7] [4]),
        .O(q1_reg_4[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_172_reg_24309[4]_i_2 
       (.I0(\xor_ln117_172_reg_24309_reg[7]_0 [4]),
        .I1(\xor_ln117_276_reg_25691_reg[7] [4]),
        .I2(or_ln127_70_fu_12625_p3[4]),
        .I3(or_ln127_68_fu_12613_p3[2]),
        .I4(or_ln127_70_fu_12625_p3[2]),
        .I5(\xor_ln117_172_reg_24309_reg[5] [2]),
        .O(\xor_ln117_172_reg_24309[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_172_reg_24309[5]_i_1 
       (.I0(\xor_ln117_172_reg_24309[5]_i_2_n_0 ),
        .I1(\xor_ln117_172_reg_24309_reg[7] [5]),
        .I2(q1_reg_3),
        .I3(DOBDO[4]),
        .I4(q3_reg_0[4]),
        .I5(\xor_ln117_173_reg_24315_reg[4]_0 ),
        .O(q1_reg_4[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_172_reg_24309[5]_i_2 
       (.I0(or_ln127_68_fu_12613_p3[3]),
        .I1(or_ln127_70_fu_12625_p3[5]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [5]),
        .I3(\xor_ln117_172_reg_24309_reg[7]_0 [5]),
        .I4(or_ln127_70_fu_12625_p3[3]),
        .I5(\xor_ln117_172_reg_24309_reg[5] [3]),
        .O(\xor_ln117_172_reg_24309[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_172_reg_24309[6]_i_1 
       (.I0(\xor_ln117_172_reg_24309[6]_i_2_n_0 ),
        .I1(DOBDO[4]),
        .I2(\xor_ln117_172_reg_24309_reg[7] [6]),
        .I3(\xor_ln117_63_reg_23032_reg[7] [4]),
        .I4(DOBDO[5]),
        .I5(q3_reg_0[5]),
        .O(q1_reg_4[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_172_reg_24309[6]_i_2 
       (.I0(or_ln127_68_fu_12613_p3[0]),
        .I1(x_assign_102_reg_24204[4]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [6]),
        .I3(\xor_ln117_172_reg_24309_reg[7]_0 [6]),
        .I4(or_ln127_70_fu_12625_p3[4]),
        .I5(x_assign_105_reg_24226[0]),
        .O(\xor_ln117_172_reg_24309[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_172_reg_24309[7]_i_1 
       (.I0(DOBDO[5]),
        .I1(\xor_ln117_172_reg_24309_reg[7] [7]),
        .I2(\xor_ln117_63_reg_23032_reg[7] [5]),
        .I3(DOBDO[6]),
        .I4(q3_reg_0[6]),
        .I5(\xor_ln117_172_reg_24309[7]_i_2_n_0 ),
        .O(q1_reg_4[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_172_reg_24309[7]_i_2 
       (.I0(or_ln127_68_fu_12613_p3[1]),
        .I1(x_assign_102_reg_24204[5]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [7]),
        .I3(\xor_ln117_172_reg_24309_reg[7]_0 [7]),
        .I4(or_ln127_70_fu_12625_p3[5]),
        .I5(x_assign_105_reg_24226[1]),
        .O(\xor_ln117_172_reg_24309[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_173_reg_24315[0]_i_1 
       (.I0(\xor_ln117_173_reg_24315_reg[0]_0 ),
        .I1(x_assign_120_reg_24267[7]),
        .I2(DOBDO[0]),
        .I3(q3_reg_0[6]),
        .I4(\xor_ln117_63_reg_23032_reg[7] [7]),
        .I5(x_assign_120_reg_24267[0]),
        .O(\x_assign_120_reg_24267_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_173_reg_24315[1]_i_1 
       (.I0(\xor_ln117_173_reg_24315_reg[1]_0 ),
        .I1(x_assign_120_reg_24267[0]),
        .I2(DOBDO[1]),
        .I3(q3_reg_0[7]),
        .I4(\xor_ln117_63_reg_23032_reg[7] [0]),
        .I5(x_assign_120_reg_24267[1]),
        .O(\x_assign_120_reg_24267_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_173_reg_24315[2]_i_1 
       (.I0(\xor_ln117_188_reg_24457_reg[3] ),
        .I1(x_assign_120_reg_24267[2]),
        .I2(\xor_ln117_174_reg_24321_reg[4] [0]),
        .I3(q3_reg_13[0]),
        .I4(DOBDO[2]),
        .I5(\xor_ln117_173_reg_24315_reg[2] ),
        .O(\x_assign_120_reg_24267_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_173_reg_24315[3]_i_1 
       (.I0(\xor_ln117_173_reg_24315_reg[3] ),
        .I1(\xor_ln117_174_reg_24321_reg[4] [1]),
        .I2(\xor_ln117_188_reg_24457_reg[4] ),
        .I3(x_assign_120_reg_24267[3]),
        .I4(DOBDO[3]),
        .I5(q3_reg_11),
        .O(\x_assign_120_reg_24267_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_173_reg_24315[4]_i_1 
       (.I0(\xor_ln117_173_reg_24315_reg[4] ),
        .I1(\xor_ln117_174_reg_24321_reg[4] [2]),
        .I2(\xor_ln117_173_reg_24315_reg[4]_0 ),
        .I3(x_assign_120_reg_24267[4]),
        .I4(q3_reg_5),
        .I5(\xor_ln117_173_reg_24315[4]_i_3_n_0 ),
        .O(\x_assign_120_reg_24267_reg[6]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln117_173_reg_24315[4]_i_3 
       (.I0(q3_reg_0[6]),
        .I1(DOBDO[4]),
        .O(\xor_ln117_173_reg_24315[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_173_reg_24315[5]_i_1 
       (.I0(\xor_ln117_173_reg_24315_reg[5] ),
        .I1(x_assign_120_reg_24267[4]),
        .I2(x_assign_120_reg_24267[5]),
        .I3(\xor_ln117_63_reg_23032_reg[7] [4]),
        .I4(q3_reg_0[3]),
        .I5(q3_reg_14),
        .O(\x_assign_120_reg_24267_reg[6]_0 [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_173_reg_24315[6]_i_1 
       (.I0(\xor_ln117_173_reg_24315_reg[6]_0 ),
        .I1(x_assign_120_reg_24267[5]),
        .I2(DOBDO[6]),
        .I3(q3_reg_0[4]),
        .I4(\xor_ln117_63_reg_23032_reg[7] [5]),
        .I5(x_assign_120_reg_24267[6]),
        .O(\x_assign_120_reg_24267_reg[6]_0 [6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_173_reg_24315[7]_i_1 
       (.I0(\xor_ln117_173_reg_24315_reg[7]_0 ),
        .I1(x_assign_120_reg_24267[6]),
        .I2(DOBDO[7]),
        .I3(q3_reg_0[5]),
        .I4(\xor_ln117_63_reg_23032_reg[7] [6]),
        .I5(x_assign_120_reg_24267[7]),
        .O(\x_assign_120_reg_24267_reg[6]_0 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_174_reg_24321[0]_i_1 
       (.I0(\xor_ln117_174_reg_24321_reg[7] [0]),
        .I1(x_assign_120_reg_24267[7]),
        .I2(DOBDO[7]),
        .I3(q3_reg_0[7]),
        .I4(q3_reg_0[6]),
        .I5(\xor_ln117_63_reg_23032_reg[7] [0]),
        .O(\x_assign_120_reg_24267_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_174_reg_24321[1]_i_1 
       (.I0(\xor_ln117_174_reg_24321_reg[7] [1]),
        .I1(x_assign_120_reg_24267[0]),
        .I2(DOBDO[0]),
        .I3(q3_reg_0[0]),
        .I4(q3_reg_0[7]),
        .I5(\xor_ln117_63_reg_23032_reg[7] [1]),
        .O(\x_assign_120_reg_24267_reg[6] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_174_reg_24321[2]_i_1 
       (.I0(\xor_ln117_174_reg_24321_reg[4] [0]),
        .I1(\xor_ln117_174_reg_24321_reg[2] ),
        .I2(q3_reg_2),
        .I3(q3_reg_0[0]),
        .I4(q3_reg_0[6]),
        .I5(\xor_ln117_63_reg_23032_reg[7] [2]),
        .O(\x_assign_120_reg_24267_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_174_reg_24321[3]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_4),
        .I2(\xor_ln117_63_reg_23032_reg[7] [3]),
        .I3(\xor_ln117_174_reg_24321_reg[4] [1]),
        .I4(q3_reg_3),
        .I5(\xor_ln117_174_reg_24321_reg[7] [2]),
        .O(\x_assign_120_reg_24267_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_174_reg_24321[4]_i_1 
       (.I0(\xor_ln117_174_reg_24321_reg[7] [3]),
        .I1(\xor_ln117_174_reg_24321_reg[4] [2]),
        .I2(\xor_ln117_190_reg_24463[4]_i_2_n_0 ),
        .I3(\xor_ln117_63_reg_23032_reg[7] [4]),
        .I4(q3_reg_5),
        .I5(q3_reg_0[6]),
        .O(\x_assign_120_reg_24267_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_174_reg_24321[5]_i_1 
       (.I0(x_assign_120_reg_24267[4]),
        .I1(\xor_ln117_174_reg_24321_reg[7] [4]),
        .I2(\xor_ln117_63_reg_23032_reg[7] [5]),
        .I3(q3_reg_0[4]),
        .I4(DOBDO[4]),
        .I5(q3_reg_6),
        .O(\x_assign_120_reg_24267_reg[6] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_174_reg_24321[6]_i_1 
       (.I0(\xor_ln117_174_reg_24321_reg[7] [5]),
        .I1(x_assign_120_reg_24267[5]),
        .I2(\xor_ln117_63_reg_23032_reg[7] [6]),
        .I3(q3_reg_0[4]),
        .I4(q3_reg_0[5]),
        .I5(DOBDO[5]),
        .O(\x_assign_120_reg_24267_reg[6] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_174_reg_24321[7]_i_1 
       (.I0(\xor_ln117_174_reg_24321_reg[7] [6]),
        .I1(x_assign_120_reg_24267[6]),
        .I2(\xor_ln117_63_reg_23032_reg[7] [7]),
        .I3(q3_reg_0[5]),
        .I4(q3_reg_0[6]),
        .I5(DOBDO[6]),
        .O(\x_assign_120_reg_24267_reg[6] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_187_reg_24489[0]_i_2 
       (.I0(\xor_ln117_187_reg_24489_reg[3] [0]),
        .I1(\xor_ln117_187_reg_24489_reg[7]_1 [0]),
        .I2(x_assign_114_reg_24348[0]),
        .I3(x_assign_112_reg_24332[4]),
        .I4(or_ln127_76_fu_14139_p3[0]),
        .I5(\xor_ln117_187_reg_24489_reg[7]_0 [0]),
        .O(\x_assign_115_reg_24400_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_187_reg_24489[1]_i_2 
       (.I0(\xor_ln117_187_reg_24489_reg[3] [1]),
        .I1(\xor_ln117_187_reg_24489_reg[7]_1 [1]),
        .I2(x_assign_114_reg_24348[1]),
        .I3(x_assign_112_reg_24332[5]),
        .I4(or_ln127_76_fu_14139_p3[1]),
        .I5(\xor_ln117_187_reg_24489_reg[7]_0 [1]),
        .O(\x_assign_115_reg_24400_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_187_reg_24489[2]_i_1 
       (.I0(\xor_ln117_123_reg_23784_reg[2] ),
        .I1(x_assign_132_reg_24425[1]),
        .I2(x_assign_134_reg_24436[2]),
        .I3(\xor_ln117_187_reg_24489_reg[4] [0]),
        .I4(\xor_ln117_276_reg_25691_reg[7] [2]),
        .I5(q1_reg_i_27_0[2]),
        .O(\x_assign_134_reg_24436_reg[4] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_187_reg_24489[2]_i_2 
       (.I0(\xor_ln117_187_reg_24489_reg[7]_1 [2]),
        .I1(\xor_ln117_187_reg_24489_reg[7]_0 [2]),
        .I2(x_assign_114_reg_24348[2]),
        .I3(\xor_ln117_187_reg_24489_reg[3] [2]),
        .I4(or_ln127_76_fu_14139_p3[2]),
        .I5(or_ln127_75_fu_14133_p3[0]),
        .O(\xor_ln117_123_reg_23784_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_187_reg_24489[3]_i_2 
       (.I0(\xor_ln117_187_reg_24489_reg[7]_0 [3]),
        .I1(\xor_ln117_187_reg_24489_reg[7]_1 [3]),
        .I2(x_assign_114_reg_24348[3]),
        .I3(\xor_ln117_187_reg_24489_reg[3] [3]),
        .I4(or_ln127_76_fu_14139_p3[3]),
        .I5(or_ln127_75_fu_14133_p3[1]),
        .O(\reg_1839_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_187_reg_24489[4]_i_1 
       (.I0(\trunc_ln127_194_reg_24405_reg[5] ),
        .I1(q1_reg_i_27_0[4]),
        .I2(x_assign_134_reg_24436[4]),
        .I3(or_ln127_90_reg_24452[4]),
        .I4(\xor_ln117_276_reg_25691_reg[7] [4]),
        .I5(\xor_ln117_187_reg_24489_reg[4] [2]),
        .O(\x_assign_134_reg_24436_reg[4] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_187_reg_24489[4]_i_2 
       (.I0(or_ln127_76_fu_14139_p3[6]),
        .I1(x_assign_114_reg_24348[4]),
        .I2(\xor_ln117_187_reg_24489_reg[7]_0 [4]),
        .I3(\xor_ln117_187_reg_24489_reg[7]_1 [4]),
        .I4(or_ln127_76_fu_14139_p3[4]),
        .I5(or_ln127_75_fu_14133_p3[2]),
        .O(\trunc_ln127_194_reg_24405_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_187_reg_24489[5]_i_1 
       (.I0(\trunc_ln127_194_reg_24405_reg[6] ),
        .I1(x_assign_134_reg_24436[4]),
        .I2(x_assign_134_reg_24436[5]),
        .I3(or_ln127_90_reg_24452[5]),
        .I4(\xor_ln117_276_reg_25691_reg[7] [5]),
        .I5(q1_reg_i_27_0[5]),
        .O(\x_assign_134_reg_24436_reg[4] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_187_reg_24489[5]_i_2 
       (.I0(or_ln127_76_fu_14139_p3[7]),
        .I1(x_assign_114_reg_24348[5]),
        .I2(\xor_ln117_187_reg_24489_reg[7]_0 [5]),
        .I3(\xor_ln117_187_reg_24489_reg[7]_1 [5]),
        .I4(or_ln127_76_fu_14139_p3[5]),
        .I5(or_ln127_75_fu_14133_p3[3]),
        .O(\trunc_ln127_194_reg_24405_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_187_reg_24489[6]_i_2 
       (.I0(\xor_ln117_187_reg_24489_reg[7]_1 [6]),
        .I1(or_ln127_76_fu_14139_p3[0]),
        .I2(x_assign_114_reg_24348[6]),
        .I3(\xor_ln117_187_reg_24489_reg[7]_0 [6]),
        .I4(or_ln127_75_fu_14133_p3[4]),
        .I5(or_ln127_76_fu_14139_p3[6]),
        .O(\xor_ln117_123_reg_23784_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_187_reg_24489[7]_i_2 
       (.I0(or_ln127_75_fu_14133_p3[5]),
        .I1(or_ln127_76_fu_14139_p3[7]),
        .I2(\xor_ln117_187_reg_24489_reg[7]_0 [7]),
        .I3(x_assign_114_reg_24348[7]),
        .I4(or_ln127_76_fu_14139_p3[1]),
        .I5(\xor_ln117_187_reg_24489_reg[7]_1 [7]),
        .O(\trunc_ln127_190_reg_24338_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_188_reg_24457[0]_i_1 
       (.I0(\xor_ln117_188_reg_24457[0]_i_2_n_0 ),
        .I1(\xor_ln117_63_reg_23032_reg[7] [6]),
        .I2(DOBDO[7]),
        .I3(q3_reg_0[7]),
        .I4(\xor_ln117_47_reg_22926_reg[7] [0]),
        .I5(DOBDO[6]),
        .O(q3_reg_9[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_188_reg_24457[0]_i_2 
       (.I0(\xor_ln117_164_reg_24415_reg[7] [0]),
        .I1(x_assign_114_reg_24348[0]),
        .I2(q4_reg_0[7]),
        .I3(x_assign_117_reg_24354[6]),
        .I4(x_assign_114_reg_24348[6]),
        .I5(\xor_ln117_164_reg_24415_reg[7]_0 [0]),
        .O(\xor_ln117_188_reg_24457[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_188_reg_24457[1]_i_1 
       (.I0(\xor_ln117_188_reg_24457[1]_i_2_n_0 ),
        .I1(\xor_ln117_63_reg_23032_reg[7] [7]),
        .I2(q3_reg_0[0]),
        .I3(DOBDO[0]),
        .I4(\xor_ln117_47_reg_22926_reg[7] [1]),
        .I5(DOBDO[7]),
        .O(q3_reg_9[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_188_reg_24457[1]_i_2 
       (.I0(\xor_ln117_164_reg_24415_reg[7] [1]),
        .I1(x_assign_114_reg_24348[1]),
        .I2(q4_reg_0[0]),
        .I3(x_assign_117_reg_24354[7]),
        .I4(x_assign_114_reg_24348[7]),
        .I5(\xor_ln117_164_reg_24415_reg[7]_0 [1]),
        .O(\xor_ln117_188_reg_24457[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_188_reg_24457[2]_i_1 
       (.I0(q1_reg_10),
        .I1(\xor_ln117_47_reg_22926_reg[7] [2]),
        .I2(q3_reg_2),
        .I3(\xor_ln117_63_reg_23032_reg[7] [0]),
        .I4(\xor_ln117_63_reg_23032_reg[7] [6]),
        .I5(\x_assign_114_reg_24348_reg[7] [2]),
        .O(q3_reg_9[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_188_reg_24457[3]_i_1 
       (.I0(q1_reg_6),
        .I1(q3_reg_3),
        .I2(\xor_ln117_63_reg_23032_reg[7] [6]),
        .I3(\xor_ln117_188_reg_24457_reg[3] ),
        .I4(\x_assign_114_reg_24348_reg[7] [3]),
        .I5(\xor_ln117_47_reg_22926_reg[7] [3]),
        .O(q3_reg_9[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_188_reg_24457[4]_i_1 
       (.I0(q1_reg_2),
        .I1(\xor_ln117_190_reg_24463[4]_i_2_n_0 ),
        .I2(\xor_ln117_63_reg_23032_reg[7] [6]),
        .I3(\xor_ln117_188_reg_24457_reg[4] ),
        .I4(\x_assign_114_reg_24348_reg[7] [4]),
        .I5(\xor_ln117_47_reg_22926_reg[7] [4]),
        .O(q3_reg_9[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_188_reg_24457[5]_i_1 
       (.I0(\x_assign_114_reg_24348_reg[7] [5]),
        .I1(\xor_ln117_47_reg_22926_reg[7] [5]),
        .I2(q1_reg_3),
        .I3(DOBDO[4]),
        .I4(q3_reg_0[4]),
        .I5(\xor_ln117_173_reg_24315_reg[4]_0 ),
        .O(q3_reg_9[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_188_reg_24457[6]_i_1 
       (.I0(\x_assign_114_reg_24348_reg[7] [6]),
        .I1(\xor_ln117_47_reg_22926_reg[7] [6]),
        .I2(DOBDO[4]),
        .I3(\xor_ln117_63_reg_23032_reg[7] [4]),
        .I4(DOBDO[5]),
        .I5(q3_reg_0[5]),
        .O(q3_reg_9[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_188_reg_24457[7]_i_1 
       (.I0(\x_assign_114_reg_24348_reg[7] [7]),
        .I1(\xor_ln117_47_reg_22926_reg[7] [7]),
        .I2(DOBDO[5]),
        .I3(\xor_ln117_63_reg_23032_reg[7] [5]),
        .I4(DOBDO[6]),
        .I5(q3_reg_0[6]),
        .O(q3_reg_9[7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_189_reg_24494[0]_i_1 
       (.I0(\tmp_389_reg_24410_reg[0] ),
        .I1(x_assign_134_reg_24436[0]),
        .I2(or_ln127_90_reg_24452[0]),
        .I3(\xor_ln117_189_reg_24494_reg[7]_0 [0]),
        .I4(x_assign_132_reg_24425[3]),
        .I5(\xor_ln117_189_reg_24494_reg[7] [0]),
        .O(\reg_1846_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_189_reg_24494[0]_i_2 
       (.I0(or_ln127_76_fu_14139_p3[0]),
        .I1(x_assign_112_reg_24332[4]),
        .I2(\xor_ln117_172_reg_24309_reg[7] [0]),
        .I3(\xor_ln117_189_reg_24494_reg[7]_1 [0]),
        .I4(x_assign_117_reg_24354[0]),
        .I5(x_assign_112_reg_24332[0]),
        .O(\tmp_389_reg_24410_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_189_reg_24494[1]_i_1 
       (.I0(\trunc_ln127_194_reg_24405_reg[0] ),
        .I1(x_assign_132_reg_24425[0]),
        .I2(x_assign_134_reg_24436[1]),
        .I3(or_ln127_90_reg_24452[0]),
        .I4(\xor_ln117_189_reg_24494_reg[7]_0 [1]),
        .I5(\xor_ln117_189_reg_24494_reg[7] [1]),
        .O(\reg_1846_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_189_reg_24494[1]_i_2 
       (.I0(or_ln127_76_fu_14139_p3[1]),
        .I1(x_assign_112_reg_24332[5]),
        .I2(\xor_ln117_172_reg_24309_reg[7] [1]),
        .I3(\xor_ln117_189_reg_24494_reg[7]_1 [1]),
        .I4(x_assign_117_reg_24354[1]),
        .I5(x_assign_112_reg_24332[1]),
        .O(\trunc_ln127_194_reg_24405_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_189_reg_24494[2]_i_2 
       (.I0(x_assign_117_reg_24354[2]),
        .I1(x_assign_112_reg_24332[2]),
        .I2(\xor_ln117_172_reg_24309_reg[7] [2]),
        .I3(\xor_ln117_189_reg_24494_reg[7]_1 [2]),
        .I4(or_ln127_76_fu_14139_p3[2]),
        .I5(or_ln127_75_fu_14133_p3[0]),
        .O(\x_assign_117_reg_24354_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_189_reg_24494[3]_i_1 
       (.I0(\x_assign_112_reg_24332_reg[3] ),
        .I1(\xor_ln117_189_reg_24494_reg[7]_0 [3]),
        .I2(x_assign_132_reg_24425[2]),
        .I3(x_assign_134_reg_24436[3]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [3]),
        .I5(or_ln127_90_reg_24452[2]),
        .O(\reg_1846_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_189_reg_24494[3]_i_2 
       (.I0(x_assign_112_reg_24332[3]),
        .I1(x_assign_117_reg_24354[3]),
        .I2(\xor_ln117_172_reg_24309_reg[7] [3]),
        .I3(\xor_ln117_189_reg_24494_reg[7]_1 [3]),
        .I4(or_ln127_76_fu_14139_p3[3]),
        .I5(or_ln127_75_fu_14133_p3[1]),
        .O(\x_assign_112_reg_24332_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_189_reg_24494[4]_i_2 
       (.I0(or_ln127_76_fu_14139_p3[4]),
        .I1(or_ln127_75_fu_14133_p3[2]),
        .I2(x_assign_117_reg_24354[4]),
        .I3(or_ln127_75_fu_14133_p3[4]),
        .I4(\xor_ln117_189_reg_24494_reg[7]_1 [4]),
        .I5(\xor_ln117_172_reg_24309_reg[7] [4]),
        .O(\trunc_ln127_194_reg_24405_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_189_reg_24494[5]_i_2 
       (.I0(or_ln127_76_fu_14139_p3[5]),
        .I1(or_ln127_75_fu_14133_p3[3]),
        .I2(x_assign_117_reg_24354[5]),
        .I3(or_ln127_75_fu_14133_p3[5]),
        .I4(\xor_ln117_189_reg_24494_reg[7]_1 [5]),
        .I5(\xor_ln117_172_reg_24309_reg[7] [5]),
        .O(\trunc_ln127_194_reg_24405_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_189_reg_24494[6]_i_1 
       (.I0(\xor_ln117_125_reg_23794_reg[6] ),
        .I1(\xor_ln117_189_reg_24494_reg[7] [6]),
        .I2(x_assign_134_reg_24436[6]),
        .I3(or_ln127_90_reg_24452[6]),
        .I4(\xor_ln117_189_reg_24494_reg[7]_0 [6]),
        .I5(or_ln127_90_reg_24452[5]),
        .O(\reg_1846_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_189_reg_24494[6]_i_2 
       (.I0(\xor_ln117_189_reg_24494_reg[7]_1 [6]),
        .I1(\xor_ln117_172_reg_24309_reg[7] [6]),
        .I2(or_ln127_75_fu_14133_p3[4]),
        .I3(or_ln127_76_fu_14139_p3[6]),
        .I4(x_assign_117_reg_24354[6]),
        .I5(x_assign_112_reg_24332[4]),
        .O(\xor_ln117_125_reg_23794_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_189_reg_24494[7]_i_1 
       (.I0(\xor_ln117_125_reg_23794_reg[7] ),
        .I1(\xor_ln117_189_reg_24494_reg[7] [7]),
        .I2(x_assign_132_reg_24425[3]),
        .I3(x_assign_134_reg_24436[7]),
        .I4(\xor_ln117_189_reg_24494_reg[7]_0 [7]),
        .I5(or_ln127_90_reg_24452[6]),
        .O(\reg_1846_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_189_reg_24494[7]_i_2 
       (.I0(\xor_ln117_189_reg_24494_reg[7]_1 [7]),
        .I1(\xor_ln117_172_reg_24309_reg[7] [7]),
        .I2(or_ln127_75_fu_14133_p3[5]),
        .I3(or_ln127_76_fu_14139_p3[7]),
        .I4(x_assign_117_reg_24354[7]),
        .I5(x_assign_112_reg_24332[5]),
        .O(\xor_ln117_125_reg_23794_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_190_reg_24463[0]_i_1 
       (.I0(\x_assign_112_reg_24332_reg[7] [0]),
        .I1(\xor_ln117_47_reg_22926_reg[7] [6]),
        .I2(\xor_ln117_63_reg_23032_reg[7] [0]),
        .I3(q3_reg_0[6]),
        .I4(q3_reg_0[7]),
        .I5(DOBDO[7]),
        .O(q2_reg[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_190_reg_24463[1]_i_1 
       (.I0(\x_assign_112_reg_24332_reg[7] [1]),
        .I1(\xor_ln117_47_reg_22926_reg[7] [7]),
        .I2(\xor_ln117_63_reg_23032_reg[7] [1]),
        .I3(q3_reg_0[7]),
        .I4(q3_reg_0[0]),
        .I5(DOBDO[0]),
        .O(q2_reg[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_190_reg_24463[2]_i_1 
       (.I0(\xor_ln117_63_reg_23032_reg[7] [2]),
        .I1(q3_reg_0[6]),
        .I2(q3_reg_0[0]),
        .I3(q3_reg_2),
        .I4(\xor_ln117_190_reg_24463[2]_i_3_n_0 ),
        .I5(\xor_ln117_190_reg_24463_reg[2] ),
        .O(q2_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln117_190_reg_24463[2]_i_2 
       (.I0(q3_reg_0[1]),
        .I1(q3_reg_0[7]),
        .I2(DOBDO[7]),
        .I3(DOBDO[1]),
        .O(q3_reg_2));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_190_reg_24463[2]_i_3 
       (.I0(x_assign_117_reg_24354[2]),
        .I1(x_assign_112_reg_24332[2]),
        .I2(\xor_ln117_166_reg_24420_reg[7] [2]),
        .I3(q4_reg_0[2]),
        .I4(\xor_ln117_164_reg_24415_reg[5] [0]),
        .I5(\xor_ln117_164_reg_24415_reg[5]_0 [0]),
        .O(\xor_ln117_190_reg_24463[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_190_reg_24463[3]_i_1 
       (.I0(q3_reg_11),
        .I1(\xor_ln117_63_reg_23032_reg[7] [3]),
        .I2(\x_assign_112_reg_24332_reg[7] [3]),
        .I3(q3_reg_3),
        .I4(\xor_ln117_47_reg_22926_reg[7] [6]),
        .I5(\xor_ln117_190_reg_24463_reg[3] ),
        .O(q2_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln117_190_reg_24463[3]_i_2 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[1]),
        .I2(q3_reg_0[7]),
        .O(q3_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln117_190_reg_24463[3]_i_3 
       (.I0(q3_reg_0[2]),
        .I1(q3_reg_0[7]),
        .I2(DOBDO[2]),
        .I3(DOBDO[7]),
        .O(q3_reg_3));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_190_reg_24463[4]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_5),
        .I2(\xor_ln117_63_reg_23032_reg[7] [4]),
        .I3(\xor_ln117_45_reg_22914_reg[4]_0 ),
        .I4(\xor_ln117_190_reg_24463[4]_i_2_n_0 ),
        .I5(\x_assign_112_reg_24332_reg[7] [4]),
        .O(q2_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln117_190_reg_24463[4]_i_2 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[3]),
        .I2(DOBDO[3]),
        .I3(DOBDO[7]),
        .O(\xor_ln117_190_reg_24463[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_190_reg_24463[5]_i_1 
       (.I0(q3_reg_6),
        .I1(DOBDO[4]),
        .I2(q3_reg_0[4]),
        .I3(\xor_ln117_63_reg_23032_reg[7] [5]),
        .I4(\x_assign_112_reg_24332_reg[7] [5]),
        .I5(\xor_ln117_190_reg_24463_reg[5] ),
        .O(q2_reg[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_190_reg_24463[6]_i_1 
       (.I0(\x_assign_112_reg_24332_reg[7] [6]),
        .I1(\xor_ln117_47_reg_22926_reg[7] [4]),
        .I2(\xor_ln117_63_reg_23032_reg[7] [6]),
        .I3(q3_reg_0[4]),
        .I4(q3_reg_0[5]),
        .I5(DOBDO[5]),
        .O(q2_reg[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_190_reg_24463[7]_i_1 
       (.I0(\x_assign_112_reg_24332_reg[7] [7]),
        .I1(\xor_ln117_63_reg_23032_reg[7] [7]),
        .I2(q3_reg_0[5]),
        .I3(DOBDO[6]),
        .I4(q3_reg_0[6]),
        .I5(\xor_ln117_47_reg_22926_reg[7] [5]),
        .O(q2_reg[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_203_reg_24667[0]_i_2 
       (.I0(x_assign_126_reg_24535[0]),
        .I1(x_assign_127_reg_24541[0]),
        .I2(or_ln127_83_fu_15111_p3[0]),
        .I3(x_assign_127_reg_24541[4]),
        .I4(\xor_ln117_203_reg_24667_reg[7] [0]),
        .I5(\xor_ln117_187_reg_24489_reg[7]_0 [0]),
        .O(\x_assign_126_reg_24535_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_203_reg_24667[1]_i_2 
       (.I0(x_assign_126_reg_24535[1]),
        .I1(x_assign_127_reg_24541[1]),
        .I2(or_ln127_83_fu_15111_p3[1]),
        .I3(x_assign_127_reg_24541[5]),
        .I4(\xor_ln117_203_reg_24667_reg[7] [1]),
        .I5(\xor_ln117_187_reg_24489_reg[7]_0 [1]),
        .O(\x_assign_126_reg_24535_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_203_reg_24667[2]_i_2 
       (.I0(x_assign_127_reg_24541[2]),
        .I1(x_assign_126_reg_24535[2]),
        .I2(\xor_ln117_187_reg_24489_reg[7]_0 [2]),
        .I3(\xor_ln117_203_reg_24667_reg[7] [2]),
        .I4(or_ln127_83_fu_15111_p3[2]),
        .I5(or_ln127_84_fu_15117_p3[0]),
        .O(\x_assign_127_reg_24541_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_203_reg_24667[3]_i_2 
       (.I0(x_assign_126_reg_24535[3]),
        .I1(x_assign_127_reg_24541[3]),
        .I2(or_ln127_84_fu_15117_p3[1]),
        .I3(or_ln127_83_fu_15111_p3[3]),
        .I4(\xor_ln117_203_reg_24667_reg[7] [3]),
        .I5(\xor_ln117_187_reg_24489_reg[7]_0 [3]),
        .O(\x_assign_126_reg_24535_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_203_reg_24667[4]_i_2 
       (.I0(\xor_ln117_203_reg_24667_reg[7] [4]),
        .I1(\xor_ln117_187_reg_24489_reg[7]_0 [4]),
        .I2(x_assign_126_reg_24535[4]),
        .I3(or_ln127_84_fu_15117_p3[4]),
        .I4(or_ln127_83_fu_15111_p3[4]),
        .I5(or_ln127_84_fu_15117_p3[2]),
        .O(\xor_ln117_139_reg_23972_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_203_reg_24667[5]_i_1 
       (.I0(\xor_ln117_139_reg_23972_reg[5] ),
        .I1(q1_reg_i_109_0[5]),
        .I2(or_ln127_96_fu_15293_p3[5]),
        .I3(x_assign_144_reg_24583[5]),
        .I4(or_ln127_95_fu_15287_p3[5]),
        .I5(or_ln127_96_fu_15293_p3[4]),
        .O(\reg_1870_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_203_reg_24667[5]_i_2 
       (.I0(\xor_ln117_203_reg_24667_reg[7] [5]),
        .I1(\xor_ln117_187_reg_24489_reg[7]_0 [5]),
        .I2(x_assign_126_reg_24535[5]),
        .I3(or_ln127_84_fu_15117_p3[5]),
        .I4(or_ln127_83_fu_15111_p3[5]),
        .I5(or_ln127_84_fu_15117_p3[3]),
        .O(\xor_ln117_139_reg_23972_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_203_reg_24667[6]_i_2 
       (.I0(x_assign_127_reg_24541[4]),
        .I1(x_assign_126_reg_24535[6]),
        .I2(\xor_ln117_187_reg_24489_reg[7]_0 [6]),
        .I3(\xor_ln117_203_reg_24667_reg[7] [6]),
        .I4(or_ln127_83_fu_15111_p3[6]),
        .I5(or_ln127_84_fu_15117_p3[4]),
        .O(\x_assign_127_reg_24541_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_203_reg_24667[7]_i_2 
       (.I0(\xor_ln117_203_reg_24667_reg[7] [7]),
        .I1(\xor_ln117_187_reg_24489_reg[7]_0 [7]),
        .I2(x_assign_126_reg_24535[7]),
        .I3(x_assign_127_reg_24541[5]),
        .I4(or_ln127_83_fu_15111_p3[7]),
        .I5(or_ln127_84_fu_15117_p3[5]),
        .O(\xor_ln117_139_reg_23972_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_205_reg_24677[0]_i_2 
       (.I0(\xor_ln117_205_reg_24677_reg[7] [0]),
        .I1(\xor_ln117_172_reg_24309_reg[7] [0]),
        .I2(or_ln127_83_fu_15111_p3[0]),
        .I3(x_assign_127_reg_24541[4]),
        .I4(\xor_ln117_205_reg_24677_reg[3] [0]),
        .I5(x_assign_129_reg_24557[0]),
        .O(\xor_ln117_141_reg_23982_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_205_reg_24677[1]_i_2 
       (.I0(\xor_ln117_205_reg_24677_reg[7] [1]),
        .I1(\xor_ln117_172_reg_24309_reg[7] [1]),
        .I2(or_ln127_83_fu_15111_p3[1]),
        .I3(x_assign_127_reg_24541[5]),
        .I4(\xor_ln117_205_reg_24677_reg[3] [1]),
        .I5(x_assign_129_reg_24557[1]),
        .O(\xor_ln117_141_reg_23982_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_205_reg_24677[2]_i_2 
       (.I0(\xor_ln117_205_reg_24677_reg[7] [2]),
        .I1(\xor_ln117_172_reg_24309_reg[7] [2]),
        .I2(or_ln127_83_fu_15111_p3[2]),
        .I3(or_ln127_84_fu_15117_p3[0]),
        .I4(\xor_ln117_205_reg_24677_reg[3] [2]),
        .I5(x_assign_129_reg_24557[2]),
        .O(\xor_ln117_141_reg_23982_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_205_reg_24677[3]_i_2 
       (.I0(\xor_ln117_205_reg_24677_reg[7] [3]),
        .I1(\xor_ln117_172_reg_24309_reg[7] [3]),
        .I2(or_ln127_83_fu_15111_p3[3]),
        .I3(or_ln127_84_fu_15117_p3[1]),
        .I4(\xor_ln117_205_reg_24677_reg[3] [3]),
        .I5(x_assign_129_reg_24557[3]),
        .O(\xor_ln117_141_reg_23982_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_205_reg_24677[4]_i_2 
       (.I0(or_ln127_83_fu_15111_p3[4]),
        .I1(or_ln127_84_fu_15117_p3[2]),
        .I2(or_ln127_85_fu_15123_p3[0]),
        .I3(or_ln127_83_fu_15111_p3[6]),
        .I4(\xor_ln117_205_reg_24677_reg[7] [4]),
        .I5(\xor_ln117_172_reg_24309_reg[7] [4]),
        .O(\trunc_ln127_210_reg_24525_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_205_reg_24677[5]_i_2 
       (.I0(or_ln127_83_fu_15111_p3[5]),
        .I1(or_ln127_84_fu_15117_p3[3]),
        .I2(or_ln127_85_fu_15123_p3[1]),
        .I3(or_ln127_83_fu_15111_p3[7]),
        .I4(\xor_ln117_205_reg_24677_reg[7] [5]),
        .I5(\xor_ln117_172_reg_24309_reg[7] [5]),
        .O(\trunc_ln127_210_reg_24525_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_205_reg_24677[6]_i_2 
       (.I0(or_ln127_84_fu_15117_p3[4]),
        .I1(or_ln127_83_fu_15111_p3[6]),
        .I2(\xor_ln117_172_reg_24309_reg[7] [6]),
        .I3(\xor_ln117_205_reg_24677_reg[7] [6]),
        .I4(or_ln127_83_fu_15111_p3[0]),
        .I5(x_assign_129_reg_24557[4]),
        .O(\trunc_ln127_214_reg_24547_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_205_reg_24677[7]_i_2 
       (.I0(\xor_ln117_205_reg_24677_reg[7] [7]),
        .I1(\xor_ln117_172_reg_24309_reg[7] [7]),
        .I2(or_ln127_83_fu_15111_p3[7]),
        .I3(or_ln127_84_fu_15117_p3[5]),
        .I4(or_ln127_83_fu_15111_p3[1]),
        .I5(x_assign_129_reg_24557[5]),
        .O(\xor_ln117_141_reg_23982_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_219_reg_24855[0]_i_2 
       (.I0(x_assign_138_reg_24723[0]),
        .I1(x_assign_139_reg_24729[0]),
        .I2(x_assign_136_reg_24707[5]),
        .I3(or_ln127_92_fu_16249_p3[0]),
        .I4(q3_reg_26[0]),
        .I5(\xor_ln117_172_reg_24309_reg[7] [0]),
        .O(\x_assign_138_reg_24723_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_219_reg_24855[1]_i_2 
       (.I0(x_assign_138_reg_24723[1]),
        .I1(x_assign_139_reg_24729[1]),
        .I2(x_assign_136_reg_24707[6]),
        .I3(x_assign_139_reg_24729[4]),
        .I4(q3_reg_26[1]),
        .I5(\xor_ln117_172_reg_24309_reg[7] [1]),
        .O(\x_assign_138_reg_24723_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_219_reg_24855[2]_i_2 
       (.I0(or_ln127_92_fu_16249_p3[1]),
        .I1(or_ln127_91_fu_16243_p3[0]),
        .I2(\xor_ln117_172_reg_24309_reg[7] [2]),
        .I3(q3_reg_26[2]),
        .I4(x_assign_138_reg_24723[2]),
        .I5(x_assign_139_reg_24729[2]),
        .O(\trunc_ln127_234_reg_24735_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_219_reg_24855[3]_i_2 
       (.I0(or_ln127_92_fu_16249_p3[2]),
        .I1(or_ln127_91_fu_16243_p3[1]),
        .I2(\xor_ln117_172_reg_24309_reg[7] [3]),
        .I3(q3_reg_26[3]),
        .I4(x_assign_139_reg_24729[3]),
        .I5(x_assign_138_reg_24723[3]),
        .O(\trunc_ln127_234_reg_24735_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_219_reg_24855[4]_i_2 
       (.I0(q3_reg_26[4]),
        .I1(\xor_ln117_172_reg_24309_reg[7] [4]),
        .I2(or_ln127_92_fu_16249_p3[5]),
        .I3(or_ln127_94_fu_16261_p3[1]),
        .I4(or_ln127_91_fu_16243_p3[2]),
        .I5(or_ln127_92_fu_16249_p3[3]),
        .O(\xor_ln117_155_reg_24160_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_219_reg_24855[5]_i_2 
       (.I0(q3_reg_26[5]),
        .I1(\xor_ln117_172_reg_24309_reg[7] [5]),
        .I2(or_ln127_92_fu_16249_p3[6]),
        .I3(or_ln127_94_fu_16261_p3[2]),
        .I4(or_ln127_91_fu_16243_p3[3]),
        .I5(or_ln127_92_fu_16249_p3[4]),
        .O(\xor_ln117_155_reg_24160_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_219_reg_24855[6]_i_2 
       (.I0(q3_reg_26[6]),
        .I1(\xor_ln117_172_reg_24309_reg[7] [6]),
        .I2(or_ln127_92_fu_16249_p3[0]),
        .I3(or_ln127_94_fu_16261_p3[0]),
        .I4(or_ln127_92_fu_16249_p3[5]),
        .I5(x_assign_136_reg_24707[4]),
        .O(\xor_ln117_155_reg_24160_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_219_reg_24855[7]_i_2 
       (.I0(x_assign_138_reg_24723[4]),
        .I1(x_assign_139_reg_24729[4]),
        .I2(\xor_ln117_172_reg_24309_reg[7] [7]),
        .I3(q3_reg_26[7]),
        .I4(or_ln127_92_fu_16249_p3[6]),
        .I5(or_ln127_91_fu_16243_p3[4]),
        .O(\x_assign_138_reg_24723_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_221_reg_24865[0]_i_2 
       (.I0(x_assign_141_reg_24745[0]),
        .I1(x_assign_136_reg_24707[0]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [0]),
        .I3(q1_reg_32[0]),
        .I4(x_assign_136_reg_24707[5]),
        .I5(or_ln127_92_fu_16249_p3[0]),
        .O(\x_assign_141_reg_24745_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_221_reg_24865[1]_i_2 
       (.I0(q1_reg_32[1]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [1]),
        .I2(x_assign_136_reg_24707[1]),
        .I3(x_assign_141_reg_24745[1]),
        .I4(x_assign_136_reg_24707[6]),
        .I5(x_assign_139_reg_24729[4]),
        .O(\xor_ln117_157_reg_24171_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_221_reg_24865[2]_i_2 
       (.I0(or_ln127_92_fu_16249_p3[1]),
        .I1(or_ln127_91_fu_16243_p3[0]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [2]),
        .I3(q1_reg_32[2]),
        .I4(x_assign_136_reg_24707[2]),
        .I5(x_assign_141_reg_24745[2]),
        .O(\trunc_ln127_234_reg_24735_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_221_reg_24865[3]_i_2 
       (.I0(x_assign_141_reg_24745[3]),
        .I1(x_assign_136_reg_24707[3]),
        .I2(or_ln127_91_fu_16243_p3[1]),
        .I3(or_ln127_92_fu_16249_p3[2]),
        .I4(\xor_ln117_141_reg_23982_reg[7]_1 [3]),
        .I5(q1_reg_32[3]),
        .O(\x_assign_141_reg_24745_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_221_reg_24865[4]_i_2 
       (.I0(or_ln127_93_fu_16255_p3[0]),
        .I1(x_assign_136_reg_24707[4]),
        .I2(or_ln127_91_fu_16243_p3[2]),
        .I3(or_ln127_92_fu_16249_p3[3]),
        .I4(\xor_ln117_141_reg_23982_reg[7]_1 [4]),
        .I5(q1_reg_32[4]),
        .O(\trunc_ln127_237_reg_24751_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_221_reg_24865[5]_i_2 
       (.I0(q1_reg_32[5]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [5]),
        .I2(or_ln127_91_fu_16243_p3[3]),
        .I3(or_ln127_92_fu_16249_p3[4]),
        .I4(or_ln127_91_fu_16243_p3[4]),
        .I5(or_ln127_93_fu_16255_p3[1]),
        .O(\xor_ln117_157_reg_24171_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_221_reg_24865[6]_i_2 
       (.I0(q1_reg_32[6]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [6]),
        .I2(or_ln127_92_fu_16249_p3[5]),
        .I3(x_assign_136_reg_24707[4]),
        .I4(x_assign_136_reg_24707[5]),
        .I5(x_assign_141_reg_24745[4]),
        .O(\xor_ln117_157_reg_24171_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_221_reg_24865[7]_i_2 
       (.I0(q1_reg_32[7]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [7]),
        .I2(or_ln127_92_fu_16249_p3[6]),
        .I3(or_ln127_91_fu_16243_p3[4]),
        .I4(x_assign_136_reg_24707[6]),
        .I5(x_assign_141_reg_24745[5]),
        .O(\xor_ln117_157_reg_24171_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_235_reg_25043[0]_i_1 
       (.I0(\x_assign_150_reg_24911_reg[0] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [0]),
        .I2(or_ln127_112_fu_17557_p3[0]),
        .I3(x_assign_168_reg_24959[0]),
        .I4(or_ln127_111_fu_17551_p3[0]),
        .I5(x_assign_170_reg_24981[3]),
        .O(\reg_1877_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_235_reg_25043[0]_i_2 
       (.I0(x_assign_150_reg_24911[0]),
        .I1(x_assign_151_reg_24917[0]),
        .I2(or_ln127_99_fu_17375_p3[0]),
        .I3(x_assign_151_reg_24917[4]),
        .I4(\xor_ln117_235_reg_25043_reg[7] [0]),
        .I5(\xor_ln117_141_reg_23982_reg[7]_1 [0]),
        .O(\x_assign_150_reg_24911_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_235_reg_25043[1]_i_2 
       (.I0(x_assign_150_reg_24911[1]),
        .I1(x_assign_151_reg_24917[1]),
        .I2(or_ln127_99_fu_17375_p3[1]),
        .I3(x_assign_151_reg_24917[5]),
        .I4(\xor_ln117_235_reg_25043_reg[7] [1]),
        .I5(\xor_ln117_141_reg_23982_reg[7]_1 [1]),
        .O(\x_assign_150_reg_24911_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_235_reg_25043[2]_i_2 
       (.I0(or_ln127_100_fu_17381_p3[0]),
        .I1(or_ln127_99_fu_17375_p3[2]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [2]),
        .I3(\xor_ln117_235_reg_25043_reg[7] [2]),
        .I4(x_assign_150_reg_24911[2]),
        .I5(x_assign_151_reg_24917[2]),
        .O(\trunc_ln127_254_reg_24923_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_235_reg_25043[3]_i_2 
       (.I0(or_ln127_100_fu_17381_p3[1]),
        .I1(or_ln127_99_fu_17375_p3[3]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [3]),
        .I3(\xor_ln117_235_reg_25043_reg[7] [3]),
        .I4(x_assign_150_reg_24911[3]),
        .I5(x_assign_151_reg_24917[3]),
        .O(\trunc_ln127_254_reg_24923_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_235_reg_25043[4]_i_2 
       (.I0(or_ln127_100_fu_17381_p3[4]),
        .I1(x_assign_150_reg_24911[4]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [4]),
        .I3(\xor_ln117_235_reg_25043_reg[7] [4]),
        .I4(or_ln127_99_fu_17375_p3[4]),
        .I5(or_ln127_100_fu_17381_p3[2]),
        .O(\trunc_ln127_254_reg_24923_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_235_reg_25043[5]_i_2 
       (.I0(or_ln127_100_fu_17381_p3[5]),
        .I1(x_assign_150_reg_24911[5]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [5]),
        .I3(\xor_ln117_235_reg_25043_reg[7] [5]),
        .I4(or_ln127_99_fu_17375_p3[5]),
        .I5(or_ln127_100_fu_17381_p3[3]),
        .O(\trunc_ln127_254_reg_24923_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_235_reg_25043[6]_i_2 
       (.I0(\xor_ln117_235_reg_25043_reg[7] [6]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [6]),
        .I2(x_assign_150_reg_24911[6]),
        .I3(x_assign_151_reg_24917[4]),
        .I4(or_ln127_99_fu_17375_p3[6]),
        .I5(or_ln127_100_fu_17381_p3[4]),
        .O(\xor_ln117_171_reg_24303_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_235_reg_25043[7]_i_2 
       (.I0(x_assign_151_reg_24917[5]),
        .I1(x_assign_150_reg_24911[7]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [7]),
        .I3(\xor_ln117_235_reg_25043_reg[7] [7]),
        .I4(or_ln127_99_fu_17375_p3[7]),
        .I5(or_ln127_100_fu_17381_p3[5]),
        .O(\x_assign_151_reg_24917_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_237_reg_25053[0]_i_1 
       (.I0(\xor_ln117_173_reg_24315_reg[0] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [0]),
        .I2(x_assign_168_reg_24959[7]),
        .I3(x_assign_171_reg_24997),
        .I4(x_assign_168_reg_24959[0]),
        .I5(or_ln127_112_fu_17557_p3[0]),
        .O(\reg_1901_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_237_reg_25053[0]_i_2 
       (.I0(\xor_ln117_237_reg_25053_reg[7] [0]),
        .I1(\xor_ln117_237_reg_25053_reg[7]_0 [0]),
        .I2(or_ln127_99_fu_17375_p3[0]),
        .I3(x_assign_151_reg_24917[4]),
        .I4(\xor_ln117_237_reg_25053_reg[3] [0]),
        .I5(x_assign_153_reg_24933[0]),
        .O(\xor_ln117_173_reg_24315_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_237_reg_25053[1]_i_2 
       (.I0(\xor_ln117_237_reg_25053_reg[7] [1]),
        .I1(\xor_ln117_237_reg_25053_reg[7]_0 [1]),
        .I2(or_ln127_99_fu_17375_p3[1]),
        .I3(x_assign_151_reg_24917[5]),
        .I4(\xor_ln117_237_reg_25053_reg[3] [1]),
        .I5(x_assign_153_reg_24933[1]),
        .O(\xor_ln117_173_reg_24315_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_237_reg_25053[2]_i_2 
       (.I0(or_ln127_100_fu_17381_p3[0]),
        .I1(or_ln127_99_fu_17375_p3[2]),
        .I2(\xor_ln117_237_reg_25053_reg[7]_0 [2]),
        .I3(\xor_ln117_237_reg_25053_reg[7] [2]),
        .I4(\xor_ln117_237_reg_25053_reg[3] [2]),
        .I5(x_assign_153_reg_24933[2]),
        .O(\trunc_ln127_254_reg_24923_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_237_reg_25053[3]_i_2 
       (.I0(or_ln127_100_fu_17381_p3[1]),
        .I1(or_ln127_99_fu_17375_p3[3]),
        .I2(\xor_ln117_237_reg_25053_reg[7]_0 [3]),
        .I3(\xor_ln117_237_reg_25053_reg[7] [3]),
        .I4(\xor_ln117_237_reg_25053_reg[3] [3]),
        .I5(x_assign_153_reg_24933[3]),
        .O(\trunc_ln127_254_reg_24923_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_237_reg_25053[4]_i_2 
       (.I0(or_ln127_99_fu_17375_p3[4]),
        .I1(or_ln127_100_fu_17381_p3[2]),
        .I2(or_ln127_101_fu_17387_p3[0]),
        .I3(or_ln127_99_fu_17375_p3[6]),
        .I4(\xor_ln117_237_reg_25053_reg[7] [4]),
        .I5(\xor_ln117_237_reg_25053_reg[7]_0 [4]),
        .O(\trunc_ln127_250_reg_24901_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_237_reg_25053[5]_i_2 
       (.I0(or_ln127_99_fu_17375_p3[5]),
        .I1(or_ln127_100_fu_17381_p3[3]),
        .I2(or_ln127_101_fu_17387_p3[1]),
        .I3(or_ln127_99_fu_17375_p3[7]),
        .I4(\xor_ln117_237_reg_25053_reg[7] [5]),
        .I5(\xor_ln117_237_reg_25053_reg[7]_0 [5]),
        .O(\trunc_ln127_250_reg_24901_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_237_reg_25053[6]_i_2 
       (.I0(\xor_ln117_237_reg_25053_reg[7] [6]),
        .I1(\xor_ln117_237_reg_25053_reg[7]_0 [6]),
        .I2(or_ln127_99_fu_17375_p3[6]),
        .I3(or_ln127_100_fu_17381_p3[4]),
        .I4(or_ln127_99_fu_17375_p3[0]),
        .I5(x_assign_153_reg_24933[4]),
        .O(\xor_ln117_173_reg_24315_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_237_reg_25053[7]_i_1 
       (.I0(\xor_ln117_173_reg_24315_reg[7] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [7]),
        .I2(or_ln127_113_fu_17563_p3[6]),
        .I3(x_assign_168_reg_24959[6]),
        .I4(x_assign_168_reg_24959[7]),
        .I5(x_assign_170_reg_24981[3]),
        .O(\reg_1901_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_237_reg_25053[7]_i_2 
       (.I0(\xor_ln117_237_reg_25053_reg[7] [7]),
        .I1(\xor_ln117_237_reg_25053_reg[7]_0 [7]),
        .I2(or_ln127_99_fu_17375_p3[7]),
        .I3(or_ln127_100_fu_17381_p3[5]),
        .I4(or_ln127_99_fu_17375_p3[1]),
        .I5(x_assign_153_reg_24933[5]),
        .O(\xor_ln117_173_reg_24315_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_251_reg_25231[2]_i_1 
       (.I0(\trunc_ln127_270_reg_25089_reg[1] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [2]),
        .I2(x_assign_180_reg_25147[1]),
        .I3(x_assign_182_reg_25169[2]),
        .I4(or_ln127_120_fu_18689_p3[0]),
        .I5(or_ln127_119_fu_18683_p3[0]),
        .O(\reg_1877_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_251_reg_25231[3]_i_1 
       (.I0(\trunc_ln127_270_reg_25089_reg[2]_0 ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [3]),
        .I2(x_assign_180_reg_25147[2]),
        .I3(x_assign_182_reg_25169[3]),
        .I4(or_ln127_120_fu_18689_p3[1]),
        .I5(or_ln127_119_fu_18683_p3[1]),
        .O(\reg_1877_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_251_reg_25231[4]_i_1 
       (.I0(\trunc_ln127_279_reg_25137_reg[5] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [4]),
        .I2(x_assign_182_reg_25169[4]),
        .I3(or_ln127_122_fu_18701_p3[4]),
        .I4(or_ln127_119_fu_18683_p3[2]),
        .I5(or_ln127_120_fu_18689_p3[2]),
        .O(\reg_1877_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_251_reg_25231[6]_i_1 
       (.I0(\tmp_559_reg_25142_reg[0] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [6]),
        .I2(or_ln127_120_fu_18689_p3[3]),
        .I3(or_ln127_122_fu_18701_p3[6]),
        .I4(x_assign_182_reg_25169[5]),
        .I5(x_assign_181_reg_25153[2]),
        .O(\reg_1877_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_253_reg_25241[0]_i_1 
       (.I0(\tmp_549_reg_25116_reg[0] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [0]),
        .I2(x_assign_183_reg_25185),
        .I3(x_assign_180_reg_25147[3]),
        .I4(or_ln127_122_fu_18701_p3[0]),
        .I5(x_assign_182_reg_25169[0]),
        .O(\reg_1901_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_253_reg_25241[1]_i_1 
       (.I0(\x_assign_163_reg_25105_reg[7] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [1]),
        .I2(or_ln127_121_fu_18695_p3[0]),
        .I3(or_ln127_122_fu_18701_p3[0]),
        .I4(x_assign_182_reg_25169[1]),
        .I5(x_assign_180_reg_25147[0]),
        .O(\reg_1901_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_253_reg_25241[3]_i_1 
       (.I0(\trunc_ln127_270_reg_25089_reg[2] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [3]),
        .I2(or_ln127_122_fu_18701_p3[2]),
        .I3(or_ln127_121_fu_18695_p3[2]),
        .I4(x_assign_182_reg_25169[3]),
        .I5(x_assign_180_reg_25147[2]),
        .O(\reg_1901_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_253_reg_25241[4]_i_1 
       (.I0(\trunc_ln127_270_reg_25089_reg[3] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [4]),
        .I2(or_ln127_122_fu_18701_p3[3]),
        .I3(or_ln127_121_fu_18695_p3[3]),
        .I4(or_ln127_122_fu_18701_p3[4]),
        .I5(x_assign_182_reg_25169[4]),
        .O(\reg_1901_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_253_reg_25241[6]_i_1 
       (.I0(\reg_1883_reg[6] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [6]),
        .I2(or_ln127_120_fu_18689_p3[3]),
        .I3(or_ln127_122_fu_18701_p3[6]),
        .I4(or_ln127_122_fu_18701_p3[5]),
        .I5(or_ln127_121_fu_18695_p3[5]),
        .O(\reg_1901_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_253_reg_25241[7]_i_1 
       (.I0(\reg_1883_reg[7] ),
        .I1(\xor_ln117_253_reg_25241_reg[7] [7]),
        .I2(or_ln127_121_fu_18695_p3[6]),
        .I3(or_ln127_122_fu_18701_p3[6]),
        .I4(x_assign_180_reg_25147[3]),
        .I5(x_assign_182_reg_25169[6]),
        .O(\reg_1901_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_269_reg_25429[1]_i_1 
       (.I0(\xor_ln117_205_reg_24677_reg[1] ),
        .I1(\xor_ln117_269_reg_25429_reg[7] [1]),
        .I2(or_ln127_129_fu_19827_p3[0]),
        .I3(x_assign_192_reg_25340[0]),
        .I4(x_assign_194_reg_25362[0]),
        .I5(x_assign_192_reg_25340[1]),
        .O(\z_130_reg_25335_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_269_reg_25429[3]_i_1 
       (.I0(\trunc_ln127_290_reg_25277_reg[2] ),
        .I1(\xor_ln117_269_reg_25429_reg[7] [3]),
        .I2(\xor_ln117_269_reg_25429_reg[4] [1]),
        .I3(or_ln127_129_fu_19827_p3[2]),
        .I4(x_assign_194_reg_25362[2]),
        .I5(x_assign_192_reg_25340[3]),
        .O(\z_130_reg_25335_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_269_reg_25429[4]_i_1 
       (.I0(\trunc_ln127_294_reg_25299_reg[3] ),
        .I1(\xor_ln117_269_reg_25429_reg[7] [4]),
        .I2(\xor_ln117_269_reg_25429_reg[4] [2]),
        .I3(or_ln127_129_fu_19827_p3[3]),
        .I4(x_assign_192_reg_25340[4]),
        .I5(or_ln127_128_fu_19821_p3[4]),
        .O(\z_130_reg_25335_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_269_reg_25429[5]_i_1 
       (.I0(\trunc_ln127_294_reg_25299_reg[4] ),
        .I1(\xor_ln117_269_reg_25429_reg[7] [5]),
        .I2(or_ln127_129_fu_19827_p3[4]),
        .I3(x_assign_192_reg_25340[4]),
        .I4(x_assign_192_reg_25340[5]),
        .I5(or_ln127_128_fu_19821_p3[5]),
        .O(\z_130_reg_25335_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_269_reg_25429[6]_i_1 
       (.I0(\trunc_ln127_294_reg_25299_reg[5] ),
        .I1(\xor_ln117_269_reg_25429_reg[7] [6]),
        .I2(or_ln127_129_fu_19827_p3[5]),
        .I3(x_assign_192_reg_25340[5]),
        .I4(x_assign_192_reg_25340[6]),
        .I5(or_ln127_128_fu_19821_p3[6]),
        .O(\z_130_reg_25335_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_269_reg_25429[7]_i_1 
       (.I0(\trunc_ln127_294_reg_25299_reg[6] ),
        .I1(\xor_ln117_269_reg_25429_reg[7] [7]),
        .I2(or_ln127_129_fu_19827_p3[6]),
        .I3(x_assign_192_reg_25340[6]),
        .I4(x_assign_192_reg_25340[7]),
        .I5(x_assign_194_reg_25362[3]),
        .O(\z_130_reg_25335_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_276_reg_25691[1]_i_1 
       (.I0(x_assign_199_reg_25649[1]),
        .I1(x_assign_198_reg_25643[1]),
        .I2(x_assign_201_reg_25665[5]),
        .I3(x_assign_198_reg_25643[7]),
        .I4(\xor_ln117_276_reg_25691_reg[7]_0 [1]),
        .I5(\xor_ln117_276_reg_25691_reg[7] [1]),
        .O(\x_assign_199_reg_25649_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_276_reg_25691[2]_i_1 
       (.I0(or_ln127_133_fu_21591_p3[0]),
        .I1(\xor_ln117_276_reg_25691_reg[5] [0]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [2]),
        .I3(\xor_ln117_276_reg_25691_reg[7]_0 [2]),
        .I4(x_assign_199_reg_25649[2]),
        .I5(x_assign_198_reg_25643[2]),
        .O(\x_assign_199_reg_25649_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_276_reg_25691[3]_i_1 
       (.I0(or_ln127_133_fu_21591_p3[1]),
        .I1(\xor_ln117_276_reg_25691_reg[5] [1]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [3]),
        .I3(\xor_ln117_276_reg_25691_reg[7]_0 [3]),
        .I4(x_assign_199_reg_25649[3]),
        .I5(x_assign_198_reg_25643[3]),
        .O(\x_assign_199_reg_25649_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_276_reg_25691[4]_i_1 
       (.I0(or_ln127_132_fu_21585_p3[0]),
        .I1(x_assign_198_reg_25643[4]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [4]),
        .I3(\xor_ln117_276_reg_25691_reg[7]_0 [4]),
        .I4(\xor_ln117_276_reg_25691_reg[5] [2]),
        .I5(or_ln127_133_fu_21591_p3[2]),
        .O(\x_assign_199_reg_25649_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_276_reg_25691[5]_i_1 
       (.I0(or_ln127_132_fu_21585_p3[1]),
        .I1(x_assign_198_reg_25643[5]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [5]),
        .I3(\xor_ln117_276_reg_25691_reg[7]_0 [5]),
        .I4(\xor_ln117_276_reg_25691_reg[5] [3]),
        .I5(or_ln127_133_fu_21591_p3[3]),
        .O(\x_assign_199_reg_25649_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_276_reg_25691[6]_i_1 
       (.I0(\xor_ln117_276_reg_25691_reg[7]_0 [6]),
        .I1(\xor_ln117_276_reg_25691_reg[7] [6]),
        .I2(x_assign_198_reg_25643[6]),
        .I3(x_assign_199_reg_25649[4]),
        .I4(x_assign_198_reg_25643[4]),
        .I5(or_ln127_133_fu_21591_p3[4]),
        .O(\x_assign_199_reg_25649_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_276_reg_25691[7]_i_1 
       (.I0(x_assign_199_reg_25649[5]),
        .I1(x_assign_198_reg_25643[7]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [7]),
        .I3(\xor_ln117_276_reg_25691_reg[7]_0 [7]),
        .I4(x_assign_198_reg_25643[5]),
        .I5(or_ln127_133_fu_21591_p3[5]),
        .O(\x_assign_199_reg_25649_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_278_reg_25701[0]_i_1 
       (.I0(x_assign_198_reg_25643[6]),
        .I1(x_assign_201_reg_25665[4]),
        .I2(x_assign_201_reg_25665[0]),
        .I3(q3_reg_i_79__0_0[0]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [0]),
        .I5(\xor_ln117_278_reg_25701_reg[7] [0]),
        .O(\trunc_ln127_337_reg_25671_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_278_reg_25701[1]_i_1 
       (.I0(x_assign_198_reg_25643[7]),
        .I1(x_assign_201_reg_25665[5]),
        .I2(x_assign_201_reg_25665[1]),
        .I3(q3_reg_i_79__0_0[1]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [1]),
        .I5(\xor_ln117_278_reg_25701_reg[7] [1]),
        .O(\trunc_ln127_337_reg_25671_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_278_reg_25701[2]_i_1 
       (.I0(q3_reg_i_79__0_0[2]),
        .I1(x_assign_201_reg_25665[2]),
        .I2(\xor_ln117_189_reg_24494_reg[7] [2]),
        .I3(\xor_ln117_278_reg_25701_reg[7] [2]),
        .I4(\xor_ln117_276_reg_25691_reg[5] [0]),
        .I5(or_ln127_133_fu_21591_p3[0]),
        .O(\trunc_ln127_337_reg_25671_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_278_reg_25701[4]_i_1 
       (.I0(or_ln127_131_fu_21579_p3[2]),
        .I1(or_ln127_133_fu_21591_p3[4]),
        .I2(\xor_ln117_276_reg_25691_reg[5] [2]),
        .I3(or_ln127_133_fu_21591_p3[2]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [4]),
        .I5(\xor_ln117_278_reg_25701_reg[7] [4]),
        .O(\trunc_ln127_337_reg_25671_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_278_reg_25701[5]_i_1 
       (.I0(or_ln127_131_fu_21579_p3[3]),
        .I1(or_ln127_133_fu_21591_p3[5]),
        .I2(\xor_ln117_276_reg_25691_reg[5] [3]),
        .I3(or_ln127_133_fu_21591_p3[3]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [5]),
        .I5(\xor_ln117_278_reg_25701_reg[7] [5]),
        .O(\trunc_ln127_337_reg_25671_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_278_reg_25701[6]_i_1 
       (.I0(or_ln127_133_fu_21591_p3[4]),
        .I1(x_assign_198_reg_25643[4]),
        .I2(or_ln127_131_fu_21579_p3[0]),
        .I3(x_assign_201_reg_25665[4]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [6]),
        .I5(\xor_ln117_278_reg_25701_reg[7] [6]),
        .O(\trunc_ln127_337_reg_25671_reg[6] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_278_reg_25701[7]_i_1 
       (.I0(or_ln127_133_fu_21591_p3[5]),
        .I1(x_assign_198_reg_25643[5]),
        .I2(or_ln127_131_fu_21579_p3[1]),
        .I3(x_assign_201_reg_25665[5]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [7]),
        .I5(\xor_ln117_278_reg_25701_reg[7] [7]),
        .O(\trunc_ln127_337_reg_25671_reg[6] [6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_296_reg_25612[0]_i_2 
       (.I0(x_assign_187_reg_25481[0]),
        .I1(x_assign_186_reg_25475[0]),
        .I2(x_assign_189_reg_25497[4]),
        .I3(x_assign_186_reg_25475[4]),
        .I4(\xor_ln117_296_reg_25612_reg[7] [0]),
        .I5(\xor_ln117_276_reg_25691_reg[7] [0]),
        .O(\x_assign_187_reg_25481_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_296_reg_25612[1]_i_2 
       (.I0(x_assign_187_reg_25481[1]),
        .I1(x_assign_186_reg_25475[1]),
        .I2(x_assign_189_reg_25497[5]),
        .I3(x_assign_186_reg_25475[5]),
        .I4(\xor_ln117_296_reg_25612_reg[7] [1]),
        .I5(\xor_ln117_276_reg_25691_reg[7] [1]),
        .O(\x_assign_187_reg_25481_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_296_reg_25612[2]_i_2 
       (.I0(x_assign_186_reg_25475[2]),
        .I1(x_assign_187_reg_25481[2]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [2]),
        .I3(\xor_ln117_296_reg_25612_reg[7] [2]),
        .I4(or_ln127_125_fu_20783_p3[0]),
        .I5(or_ln127_126_fu_20789_p3[0]),
        .O(\x_assign_186_reg_25475_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_296_reg_25612[3]_i_2 
       (.I0(or_ln127_126_fu_20789_p3[1]),
        .I1(or_ln127_125_fu_20783_p3[1]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [3]),
        .I3(\xor_ln117_296_reg_25612_reg[7] [3]),
        .I4(x_assign_187_reg_25481[3]),
        .I5(x_assign_186_reg_25475[3]),
        .O(\trunc_ln127_319_reg_25513_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_296_reg_25612[4]_i_2 
       (.I0(\xor_ln117_296_reg_25612_reg[7] [4]),
        .I1(\xor_ln117_276_reg_25691_reg[7] [4]),
        .I2(or_ln127_126_fu_20789_p3[4]),
        .I3(or_ln127_124_fu_20777_p3[0]),
        .I4(or_ln127_125_fu_20783_p3[2]),
        .I5(or_ln127_126_fu_20789_p3[2]),
        .O(\xor_ln117_220_reg_24860_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_296_reg_25612[5]_i_2 
       (.I0(\xor_ln117_296_reg_25612_reg[7] [5]),
        .I1(\xor_ln117_276_reg_25691_reg[7] [5]),
        .I2(or_ln127_126_fu_20789_p3[5]),
        .I3(or_ln127_124_fu_20777_p3[1]),
        .I4(or_ln127_125_fu_20783_p3[3]),
        .I5(or_ln127_126_fu_20789_p3[3]),
        .O(\xor_ln117_220_reg_24860_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_296_reg_25612[6]_i_2 
       (.I0(x_assign_187_reg_25481[4]),
        .I1(x_assign_186_reg_25475[4]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [6]),
        .I3(\xor_ln117_296_reg_25612_reg[7] [6]),
        .I4(or_ln127_126_fu_20789_p3[4]),
        .I5(or_ln127_125_fu_20783_p3[4]),
        .O(\x_assign_187_reg_25481_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_296_reg_25612[7]_i_2 
       (.I0(x_assign_187_reg_25481[5]),
        .I1(x_assign_186_reg_25475[5]),
        .I2(\xor_ln117_276_reg_25691_reg[7] [7]),
        .I3(\xor_ln117_296_reg_25612_reg[7] [7]),
        .I4(or_ln127_126_fu_20789_p3[5]),
        .I5(or_ln127_125_fu_20783_p3[5]),
        .O(\x_assign_187_reg_25481_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_298_reg_25622[0]_i_2 
       (.I0(\xor_ln117_298_reg_25622_reg[7] [0]),
        .I1(\xor_ln117_189_reg_24494_reg[7] [0]),
        .I2(x_assign_189_reg_25497[4]),
        .I3(x_assign_186_reg_25475[4]),
        .I4(x_assign_184_reg_25459[0]),
        .I5(x_assign_189_reg_25497[0]),
        .O(\xor_ln117_222_reg_24870_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_298_reg_25622[1]_i_2 
       (.I0(\xor_ln117_298_reg_25622_reg[7] [1]),
        .I1(\xor_ln117_189_reg_24494_reg[7] [1]),
        .I2(x_assign_189_reg_25497[5]),
        .I3(x_assign_186_reg_25475[5]),
        .I4(x_assign_184_reg_25459[1]),
        .I5(x_assign_189_reg_25497[1]),
        .O(\xor_ln117_222_reg_24870_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_298_reg_25622[2]_i_2 
       (.I0(x_assign_189_reg_25497[2]),
        .I1(x_assign_184_reg_25459[2]),
        .I2(\xor_ln117_189_reg_24494_reg[7] [2]),
        .I3(\xor_ln117_298_reg_25622_reg[7] [2]),
        .I4(or_ln127_125_fu_20783_p3[0]),
        .I5(or_ln127_126_fu_20789_p3[0]),
        .O(\x_assign_189_reg_25497_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_298_reg_25622[3]_i_2 
       (.I0(or_ln127_126_fu_20789_p3[1]),
        .I1(or_ln127_125_fu_20783_p3[1]),
        .I2(\xor_ln117_189_reg_24494_reg[7] [3]),
        .I3(\xor_ln117_298_reg_25622_reg[7] [3]),
        .I4(x_assign_184_reg_25459[3]),
        .I5(x_assign_189_reg_25497[3]),
        .O(\trunc_ln127_319_reg_25513_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_298_reg_25622[4]_i_2 
       (.I0(or_ln127_123_fu_20771_p3[0]),
        .I1(or_ln127_125_fu_20783_p3[4]),
        .I2(or_ln127_125_fu_20783_p3[2]),
        .I3(or_ln127_126_fu_20789_p3[2]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [4]),
        .I5(\xor_ln117_298_reg_25622_reg[7] [4]),
        .O(\trunc_ln127_310_reg_25465_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_298_reg_25622[5]_i_2 
       (.I0(or_ln127_123_fu_20771_p3[1]),
        .I1(or_ln127_125_fu_20783_p3[5]),
        .I2(or_ln127_125_fu_20783_p3[3]),
        .I3(or_ln127_126_fu_20789_p3[3]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [5]),
        .I5(\xor_ln117_298_reg_25622_reg[7] [5]),
        .O(\trunc_ln127_310_reg_25465_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_298_reg_25622[6]_i_2 
       (.I0(x_assign_189_reg_25497[4]),
        .I1(x_assign_184_reg_25459[4]),
        .I2(or_ln127_126_fu_20789_p3[4]),
        .I3(or_ln127_125_fu_20783_p3[4]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [6]),
        .I5(\xor_ln117_298_reg_25622_reg[7] [6]),
        .O(\x_assign_189_reg_25497_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_298_reg_25622[7]_i_2 
       (.I0(\xor_ln117_298_reg_25622_reg[7] [7]),
        .I1(\xor_ln117_189_reg_24494_reg[7] [7]),
        .I2(or_ln127_126_fu_20789_p3[5]),
        .I3(or_ln127_125_fu_20783_p3[5]),
        .I4(x_assign_184_reg_25459[5]),
        .I5(x_assign_189_reg_25497[5]),
        .O(\xor_ln117_222_reg_24870_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_37_reg_22984[0]_i_1 
       (.I0(x_assign_21_reg_22846[6]),
        .I1(x_assign_18_reg_22937[6]),
        .I2(\xor_ln117_37_reg_22984_reg[7] [0]),
        .I3(\xor_ln117_37_reg_22984_reg[7]_0 [0]),
        .I4(x_assign_18_reg_22937[0]),
        .I5(q3_reg_0[7]),
        .O(\x_assign_18_reg_22937_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_37_reg_22984[1]_i_1 
       (.I0(x_assign_21_reg_22846[7]),
        .I1(x_assign_18_reg_22937[7]),
        .I2(\xor_ln117_37_reg_22984_reg[7] [1]),
        .I3(\xor_ln117_37_reg_22984_reg[7]_0 [1]),
        .I4(x_assign_18_reg_22937[1]),
        .I5(q3_reg_0[0]),
        .O(\x_assign_18_reg_22937_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_37_reg_22984[2]_i_1 
       (.I0(\xor_ln117_37_reg_22984_reg[5] [0]),
        .I1(\xor_ln117_37_reg_22984_reg[5]_0 [0]),
        .I2(\xor_ln117_37_reg_22984_reg[7]_0 [2]),
        .I3(x_assign_18_reg_22937[2]),
        .I4(\xor_ln117_37_reg_22984_reg[7] [2]),
        .I5(q3_reg_4),
        .O(\x_assign_18_reg_22937_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_37_reg_22984[3]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[2]),
        .I2(\xor_ln117_37_reg_22984_reg[7] [3]),
        .I3(x_assign_18_reg_22937[3]),
        .I4(\xor_ln117_37_reg_22984_reg[7]_0 [3]),
        .I5(\xor_ln117_37_reg_22984_reg[3] ),
        .O(\x_assign_18_reg_22937_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_37_reg_22984[4]_i_1 
       (.I0(q3_reg_0[3]),
        .I1(q3_reg_0[7]),
        .I2(\xor_ln117_37_reg_22984_reg[7] [4]),
        .I3(x_assign_18_reg_22937[4]),
        .I4(\xor_ln117_37_reg_22984_reg[7]_0 [4]),
        .I5(\xor_ln117_37_reg_22984_reg[4] ),
        .O(\x_assign_18_reg_22937_reg[5] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_37_reg_22984[5]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(x_assign_18_reg_22937[5]),
        .I2(\xor_ln117_37_reg_22984_reg[7] [5]),
        .I3(\xor_ln117_37_reg_22984_reg[7]_0 [5]),
        .I4(\xor_ln117_37_reg_22984_reg[5]_0 [3]),
        .I5(\xor_ln117_37_reg_22984_reg[5] [3]),
        .O(\x_assign_18_reg_22937_reg[5] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_37_reg_22984[6]_i_1 
       (.I0(x_assign_18_reg_22937[4]),
        .I1(x_assign_21_reg_22846[4]),
        .I2(\xor_ln117_37_reg_22984_reg[7] [6]),
        .I3(x_assign_18_reg_22937[6]),
        .I4(\xor_ln117_37_reg_22984_reg[7]_0 [6]),
        .I5(q3_reg_0[5]),
        .O(\x_assign_18_reg_22937_reg[5] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_37_reg_22984[7]_i_1 
       (.I0(x_assign_18_reg_22937[5]),
        .I1(x_assign_21_reg_22846[5]),
        .I2(\xor_ln117_37_reg_22984_reg[7] [7]),
        .I3(x_assign_18_reg_22937[7]),
        .I4(\xor_ln117_37_reg_22984_reg[7]_0 [7]),
        .I5(q3_reg_0[6]),
        .O(\x_assign_18_reg_22937_reg[5] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_39_reg_22989[0]_i_1 
       (.I0(x_assign_18_reg_22937[6]),
        .I1(x_assign_21_reg_22846[6]),
        .I2(x_assign_16_reg_22892[0]),
        .I3(x_assign_21_reg_22846[0]),
        .I4(q3_reg_0[0]),
        .I5(\xor_ln117_39_reg_22989_reg[7] [0]),
        .O(\pt_load_3_reg_22456_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_39_reg_22989[1]_i_1 
       (.I0(x_assign_21_reg_22846[1]),
        .I1(x_assign_16_reg_22892[1]),
        .I2(q3_reg_0[1]),
        .I3(\xor_ln117_39_reg_22989_reg[7] [1]),
        .I4(x_assign_21_reg_22846[7]),
        .I5(x_assign_18_reg_22937[7]),
        .O(\pt_load_3_reg_22456_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_39_reg_22989[2]_i_1 
       (.I0(x_assign_21_reg_22846[2]),
        .I1(x_assign_16_reg_22892[2]),
        .I2(q3_reg_0[2]),
        .I3(\xor_ln117_39_reg_22989_reg[7] [2]),
        .I4(\xor_ln117_37_reg_22984_reg[5]_0 [0]),
        .I5(\xor_ln117_37_reg_22984_reg[5] [0]),
        .O(\pt_load_3_reg_22456_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_39_reg_22989[3]_i_1 
       (.I0(\xor_ln117_37_reg_22984_reg[5] [1]),
        .I1(\xor_ln117_37_reg_22984_reg[5]_0 [1]),
        .I2(\xor_ln117_39_reg_22989_reg[7] [3]),
        .I3(q3_reg_0[3]),
        .I4(x_assign_21_reg_22846[3]),
        .I5(x_assign_16_reg_22892[3]),
        .O(\pt_load_3_reg_22456_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_39_reg_22989[4]_i_1 
       (.I0(or_ln127_11_fu_5082_p3[4]),
        .I1(x_assign_21_reg_22846[4]),
        .I2(\xor_ln117_37_reg_22984_reg[5]_0 [2]),
        .I3(\xor_ln117_37_reg_22984_reg[5] [2]),
        .I4(\xor_ln117_39_reg_22989_reg[7] [4]),
        .I5(q3_reg_0[4]),
        .O(\pt_load_3_reg_22456_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_39_reg_22989[5]_i_1 
       (.I0(or_ln127_11_fu_5082_p3[5]),
        .I1(x_assign_21_reg_22846[5]),
        .I2(\xor_ln117_37_reg_22984_reg[5]_0 [3]),
        .I3(\xor_ln117_37_reg_22984_reg[5] [3]),
        .I4(\xor_ln117_39_reg_22989_reg[7] [5]),
        .I5(q3_reg_0[5]),
        .O(\pt_load_3_reg_22456_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_39_reg_22989[6]_i_1 
       (.I0(\xor_ln117_39_reg_22989_reg[7] [6]),
        .I1(q3_reg_0[6]),
        .I2(x_assign_18_reg_22937[4]),
        .I3(x_assign_21_reg_22846[4]),
        .I4(x_assign_16_reg_22892[4]),
        .I5(x_assign_21_reg_22846[6]),
        .O(\pt_load_3_reg_22456_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_39_reg_22989[7]_i_1 
       (.I0(\xor_ln117_39_reg_22989_reg[7] [7]),
        .I1(q3_reg_0[7]),
        .I2(x_assign_18_reg_22937[5]),
        .I3(x_assign_21_reg_22846[5]),
        .I4(x_assign_16_reg_22892[5]),
        .I5(x_assign_21_reg_22846[7]),
        .O(\pt_load_3_reg_22456_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_45_reg_22914[0]_i_1 
       (.I0(\xor_ln117_45_reg_22914_reg[7]_0 [0]),
        .I1(\xor_ln117_47_reg_22926_reg[1] [0]),
        .I2(q3_reg_0[7]),
        .I3(DOBDO[7]),
        .I4(\xor_ln117_47_reg_22926_reg[7] [6]),
        .I5(DOBDO[6]),
        .O(\xor_ln117_21_reg_22795_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_45_reg_22914[1]_i_1 
       (.I0(DOBDO[0]),
        .I1(q3_reg_0[0]),
        .I2(\xor_ln117_47_reg_22926_reg[1] [1]),
        .I3(\xor_ln117_45_reg_22914_reg[7]_0 [1]),
        .I4(\xor_ln117_47_reg_22926_reg[7] [7]),
        .I5(DOBDO[7]),
        .O(\xor_ln117_21_reg_22795_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_45_reg_22914[4]_i_1 
       (.I0(q1_reg_2),
        .I1(\xor_ln117_45_reg_22914_reg[4]_0 ),
        .I2(\xor_ln117_47_reg_22926_reg[1] [2]),
        .I3(\xor_ln117_45_reg_22914_reg[7]_0 [2]),
        .I4(q3_reg_6),
        .I5(q1_reg_3),
        .O(\xor_ln117_21_reg_22795_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_45_reg_22914[5]_i_1 
       (.I0(q1_reg_3),
        .I1(\xor_ln117_190_reg_24463_reg[5] ),
        .I2(\xor_ln117_47_reg_22926_reg[1] [3]),
        .I3(\xor_ln117_45_reg_22914_reg[7]_0 [3]),
        .I4(q3_reg_0[4]),
        .I5(DOBDO[4]),
        .O(\xor_ln117_21_reg_22795_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_45_reg_22914[6]_i_1 
       (.I0(\xor_ln117_45_reg_22914_reg[7]_0 [4]),
        .I1(\xor_ln117_47_reg_22926_reg[1] [4]),
        .I2(q3_reg_0[5]),
        .I3(DOBDO[5]),
        .I4(DOBDO[4]),
        .I5(\xor_ln117_47_reg_22926_reg[7] [4]),
        .O(\xor_ln117_21_reg_22795_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_45_reg_22914[7]_i_1 
       (.I0(\xor_ln117_45_reg_22914_reg[7]_0 [5]),
        .I1(\xor_ln117_47_reg_22926_reg[1] [5]),
        .I2(q3_reg_0[6]),
        .I3(DOBDO[6]),
        .I4(DOBDO[5]),
        .I5(\xor_ln117_47_reg_22926_reg[7] [5]),
        .O(\xor_ln117_21_reg_22795_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln117_46_reg_22920[4]_i_2 
       (.I0(q3_reg_0[2]),
        .I1(q3_reg_0[7]),
        .I2(DOBDO[4]),
        .I3(q3_reg_0[6]),
        .O(q3_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln117_46_reg_22920[5]_i_2 
       (.I0(q3_reg_0[7]),
        .I1(DOBDO[5]),
        .O(q3_reg_14));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_47_reg_22926[0]_i_1 
       (.I0(\xor_ln117_47_reg_22926_reg[6] [0]),
        .I1(q3_reg_0[6]),
        .I2(\xor_ln117_47_reg_22926_reg[1] [4]),
        .I3(\xor_ln117_47_reg_22926_reg[7] [0]),
        .I4(q3_reg_0[7]),
        .I5(DOBDO[7]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_47_reg_22926[1]_i_1 
       (.I0(\xor_ln117_47_reg_22926_reg[6] [1]),
        .I1(\xor_ln117_47_reg_22926_reg[1] [5]),
        .I2(DOBDO[0]),
        .I3(q3_reg_0[0]),
        .I4(q3_reg_0[7]),
        .I5(\xor_ln117_47_reg_22926_reg[7] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_47_reg_22926[2]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[0]),
        .I2(\xor_ln117_47_reg_22926_reg[7] [2]),
        .I3(q3_reg_2),
        .I4(\xor_ln117_47_reg_22926_reg[2] ),
        .I5(\xor_ln117_47_reg_22926_reg[6] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_47_reg_22926[3]_i_1 
       (.I0(q3_reg_3),
        .I1(\xor_ln117_47_reg_22926_reg[7] [3]),
        .I2(q3_reg_4),
        .I3(q3_reg_0[6]),
        .I4(\xor_ln117_47_reg_22926_reg[3] ),
        .I5(\xor_ln117_47_reg_22926_reg[6] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_47_reg_22926[4]_i_1 
       (.I0(\xor_ln117_47_reg_22926_reg[6] [4]),
        .I1(\xor_ln117_47_reg_22926_reg[4] ),
        .I2(\xor_ln117_47_reg_22926_reg[7] [4]),
        .I3(q3_reg_5),
        .I4(q3_reg_0[6]),
        .I5(\xor_ln117_190_reg_24463[4]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_47_reg_22926[5]_i_1 
       (.I0(\xor_ln117_47_reg_22926_reg[6] [5]),
        .I1(\xor_ln117_47_reg_22926_reg[7] [5]),
        .I2(\xor_ln117_47_reg_22926_reg[5] ),
        .I3(q3_reg_6),
        .I4(DOBDO[4]),
        .I5(q3_reg_0[4]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_47_reg_22926[6]_i_1 
       (.I0(\xor_ln117_47_reg_22926_reg[6] [6]),
        .I1(q3_reg_0[4]),
        .I2(\xor_ln117_47_reg_22926_reg[1] [2]),
        .I3(\xor_ln117_47_reg_22926_reg[7] [6]),
        .I4(q3_reg_0[5]),
        .I5(DOBDO[5]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_47_reg_22926[7]_i_1 
       (.I0(\xor_ln117_47_reg_22926_reg[7]_0 ),
        .I1(q3_reg_0[5]),
        .I2(\xor_ln117_47_reg_22926_reg[1] [3]),
        .I3(\xor_ln117_47_reg_22926_reg[7] [7]),
        .I4(q3_reg_0[6]),
        .I5(DOBDO[6]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_60_reg_23058[0]_i_2 
       (.I0(or_ln127_12_reg_22978[0]),
        .I1(x_assign_16_reg_22892[4]),
        .I2(x_assign_18_reg_22937[0]),
        .I3(\xor_ln117_60_reg_23058_reg[2] [0]),
        .I4(\xor_ln117_60_reg_23058_reg[7] [0]),
        .I5(q3_reg_69[0]),
        .O(\or_ln127_12_reg_22978_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_60_reg_23058[1]_i_2 
       (.I0(or_ln127_12_reg_22978[1]),
        .I1(x_assign_16_reg_22892[5]),
        .I2(x_assign_18_reg_22937[1]),
        .I3(\xor_ln117_60_reg_23058_reg[2] [1]),
        .I4(q3_reg_69[1]),
        .I5(\xor_ln117_60_reg_23058_reg[7] [1]),
        .O(\or_ln127_12_reg_22978_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_60_reg_23058[2]_i_2 
       (.I0(q3_reg_69[2]),
        .I1(x_assign_18_reg_22937[2]),
        .I2(\xor_ln117_60_reg_23058_reg[7] [2]),
        .I3(\xor_ln117_60_reg_23058_reg[2] [2]),
        .I4(or_ln127_12_reg_22978[2]),
        .I5(or_ln127_11_fu_5082_p3[0]),
        .O(\reg_1820_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_60_reg_23058[4]_i_2 
       (.I0(q3_reg_69[4]),
        .I1(x_assign_18_reg_22937[4]),
        .I2(or_ln127_12_reg_22978[6]),
        .I3(\xor_ln117_60_reg_23058_reg[7] [3]),
        .I4(or_ln127_12_reg_22978[4]),
        .I5(or_ln127_11_fu_5082_p3[2]),
        .O(\reg_1820_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_60_reg_23058[5]_i_2 
       (.I0(q3_reg_69[5]),
        .I1(x_assign_18_reg_22937[5]),
        .I2(or_ln127_12_reg_22978[7]),
        .I3(\xor_ln117_60_reg_23058_reg[7] [4]),
        .I4(or_ln127_12_reg_22978[5]),
        .I5(or_ln127_11_fu_5082_p3[3]),
        .O(\reg_1820_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_60_reg_23058[6]_i_1 
       (.I0(\or_ln127_12_reg_22978_reg[0]_0 ),
        .I1(x_assign_38_reg_23005[5]),
        .I2(x_assign_38_reg_23005[6]),
        .I3(or_ln127_26_reg_23021[6]),
        .I4(\xor_ln117_276_reg_25691_reg[7] [6]),
        .I5(q1_reg_i_26_4[6]),
        .O(\x_assign_38_reg_23005_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_60_reg_23058[6]_i_2 
       (.I0(or_ln127_12_reg_22978[0]),
        .I1(x_assign_18_reg_22937[6]),
        .I2(\xor_ln117_60_reg_23058_reg[7] [5]),
        .I3(q3_reg_69[6]),
        .I4(or_ln127_11_fu_5082_p3[4]),
        .I5(or_ln127_12_reg_22978[6]),
        .O(\or_ln127_12_reg_22978_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_60_reg_23058[7]_i_2 
       (.I0(or_ln127_12_reg_22978[1]),
        .I1(x_assign_18_reg_22937[7]),
        .I2(\xor_ln117_60_reg_23058_reg[7] [6]),
        .I3(q3_reg_69[7]),
        .I4(or_ln127_11_fu_5082_p3[5]),
        .I5(or_ln127_12_reg_22978[7]),
        .O(\or_ln127_12_reg_22978_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_61_reg_23026[0]_i_1 
       (.I0(\x_assign_18_reg_22937_reg[5] [0]),
        .I1(\xor_ln117_63_reg_23032_reg[7] [6]),
        .I2(\xor_ln117_47_reg_22926_reg[7] [0]),
        .I3(DOADO[3]),
        .I4(DOADO[4]),
        .I5(DOBDO[7]),
        .O(q2_reg_0[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_61_reg_23026[1]_i_1 
       (.I0(\x_assign_18_reg_22937_reg[5] [1]),
        .I1(DOBDO[0]),
        .I2(DOADO[0]),
        .I3(\xor_ln117_63_reg_23032_reg[7] [7]),
        .I4(\xor_ln117_47_reg_22926_reg[7] [1]),
        .I5(DOADO[4]),
        .O(q2_reg_0[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_61_reg_23026[2]_i_1 
       (.I0(\xor_ln117_61_reg_23026[2]_i_2_n_0 ),
        .I1(\xor_ln117_47_reg_22926_reg[7] [2]),
        .I2(\xor_ln117_61_reg_23026_reg[2] ),
        .I3(q1_reg_8[0]),
        .I4(q1_reg_7[0]),
        .I5(q1_reg_9),
        .O(q2_reg_0[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_61_reg_23026[2]_i_2 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[1]),
        .I2(\xor_ln117_37_reg_22984_reg[7] [2]),
        .I3(x_assign_18_reg_22937[2]),
        .I4(\xor_ln117_37_reg_22984_reg[7]_0 [2]),
        .I5(\xor_ln117_61_reg_23026_reg[2]_0 ),
        .O(\xor_ln117_61_reg_23026[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_61_reg_23026[3]_i_1 
       (.I0(\xor_ln117_61_reg_23026[3]_i_2_n_0 ),
        .I1(\xor_ln117_61_reg_23026_reg[3] ),
        .I2(q1_reg_5),
        .I3(q1_reg_7[1]),
        .I4(\x_assign_18_reg_22937_reg[5] [3]),
        .I5(\xor_ln117_47_reg_22926_reg[7] [3]),
        .O(q2_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln117_61_reg_23026[3]_i_2 
       (.I0(DOADO[3]),
        .I1(\^q1_reg [1]),
        .I2(DOADO[4]),
        .O(\xor_ln117_61_reg_23026[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_61_reg_23026[4]_i_1 
       (.I0(DOADO[3]),
        .I1(q1_reg_5),
        .I2(\xor_ln117_47_reg_22926_reg[7] [4]),
        .I3(\xor_ln117_61_reg_23026[4]_i_2_n_0 ),
        .I4(\xor_ln117_61_reg_23026_reg[4] ),
        .I5(\x_assign_18_reg_22937_reg[5] [4]),
        .O(q2_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln117_61_reg_23026[4]_i_2 
       (.I0(DOADO[4]),
        .I1(\^q1_reg [3]),
        .I2(DOBDO[3]),
        .I3(DOBDO[7]),
        .O(\xor_ln117_61_reg_23026[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_61_reg_23026[5]_i_1 
       (.I0(\x_assign_18_reg_22937_reg[5] [5]),
        .I1(q1_reg_13),
        .I2(\xor_ln117_173_reg_24315_reg[4]_0 ),
        .I3(\xor_ln117_47_reg_22926_reg[7] [5]),
        .I4(DOBDO[4]),
        .I5(DOADO[1]),
        .O(q2_reg_0[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_61_reg_23026[6]_i_1 
       (.I0(\x_assign_18_reg_22937_reg[5] [6]),
        .I1(\xor_ln117_63_reg_23032_reg[7] [4]),
        .I2(\xor_ln117_47_reg_22926_reg[7] [6]),
        .I3(DOADO[1]),
        .I4(DOADO[2]),
        .I5(DOBDO[5]),
        .O(q2_reg_0[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_61_reg_23026[7]_i_1 
       (.I0(\x_assign_18_reg_22937_reg[5] [7]),
        .I1(\xor_ln117_63_reg_23032_reg[7] [5]),
        .I2(\xor_ln117_47_reg_22926_reg[7] [7]),
        .I3(DOADO[2]),
        .I4(DOADO[3]),
        .I5(DOBDO[6]),
        .O(q2_reg_0[7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_62_reg_23063[0]_i_1 
       (.I0(\pt_load_2_reg_22425_reg[0] ),
        .I1(\xor_ln117_189_reg_24494_reg[7] [0]),
        .I2(q3_reg_i_58__0_0[0]),
        .I3(x_assign_36_reg_22994[3]),
        .I4(or_ln127_26_reg_23021[0]),
        .I5(x_assign_38_reg_23005[0]),
        .O(\or_ln127_26_reg_23021_reg[4] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_62_reg_23063[0]_i_2 
       (.I0(\xor_ln117_62_reg_23063_reg[7]_0 [0]),
        .I1(\xor_ln117_139_reg_23972_reg[7]_1 [0]),
        .I2(x_assign_16_reg_22892[4]),
        .I3(or_ln127_12_reg_22978[0]),
        .I4(x_assign_16_reg_22892[0]),
        .I5(x_assign_21_reg_22846[0]),
        .O(\pt_load_2_reg_22425_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_62_reg_23063[1]_i_1 
       (.I0(\or_ln127_12_reg_22978_reg[1]_0 ),
        .I1(or_ln127_26_reg_23021[0]),
        .I2(x_assign_36_reg_22994[0]),
        .I3(x_assign_38_reg_23005[1]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [1]),
        .I5(q3_reg_i_58__0_0[1]),
        .O(\or_ln127_26_reg_23021_reg[4] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_62_reg_23063[1]_i_2 
       (.I0(or_ln127_12_reg_22978[1]),
        .I1(x_assign_16_reg_22892[5]),
        .I2(\xor_ln117_139_reg_23972_reg[7]_1 [1]),
        .I3(\xor_ln117_62_reg_23063_reg[7]_0 [1]),
        .I4(x_assign_16_reg_22892[1]),
        .I5(x_assign_21_reg_22846[1]),
        .O(\or_ln127_12_reg_22978_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_62_reg_23063[2]_i_2 
       (.I0(x_assign_21_reg_22846[2]),
        .I1(x_assign_16_reg_22892[2]),
        .I2(\xor_ln117_139_reg_23972_reg[7]_1 [2]),
        .I3(\xor_ln117_62_reg_23063_reg[7]_0 [2]),
        .I4(or_ln127_12_reg_22978[2]),
        .I5(or_ln127_11_fu_5082_p3[0]),
        .O(\x_assign_21_reg_22846_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_62_reg_23063[3]_i_2 
       (.I0(x_assign_16_reg_22892[3]),
        .I1(x_assign_21_reg_22846[3]),
        .I2(\xor_ln117_139_reg_23972_reg[7]_1 [3]),
        .I3(\xor_ln117_62_reg_23063_reg[7]_0 [3]),
        .I4(or_ln127_12_reg_22978[3]),
        .I5(or_ln127_11_fu_5082_p3[1]),
        .O(\x_assign_16_reg_22892_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_62_reg_23063[4]_i_1 
       (.I0(\or_ln127_12_reg_22978_reg[4] ),
        .I1(or_ln127_26_reg_23021[3]),
        .I2(x_assign_38_reg_23005[4]),
        .I3(or_ln127_26_reg_23021[4]),
        .I4(\xor_ln117_189_reg_24494_reg[7] [4]),
        .I5(q3_reg_i_58__0_0[4]),
        .O(\or_ln127_26_reg_23021_reg[4] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_62_reg_23063[4]_i_2 
       (.I0(or_ln127_12_reg_22978[4]),
        .I1(or_ln127_11_fu_5082_p3[2]),
        .I2(x_assign_21_reg_22846[4]),
        .I3(or_ln127_11_fu_5082_p3[4]),
        .I4(\xor_ln117_62_reg_23063_reg[7]_0 [4]),
        .I5(\xor_ln117_139_reg_23972_reg[7]_1 [4]),
        .O(\or_ln127_12_reg_22978_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_62_reg_23063[5]_i_2 
       (.I0(or_ln127_12_reg_22978[5]),
        .I1(or_ln127_11_fu_5082_p3[3]),
        .I2(x_assign_21_reg_22846[5]),
        .I3(or_ln127_11_fu_5082_p3[5]),
        .I4(\xor_ln117_62_reg_23063_reg[7]_0 [5]),
        .I5(\xor_ln117_139_reg_23972_reg[7]_1 [5]),
        .O(\or_ln127_12_reg_22978_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_62_reg_23063[6]_i_2 
       (.I0(or_ln127_12_reg_22978[6]),
        .I1(or_ln127_11_fu_5082_p3[4]),
        .I2(\xor_ln117_139_reg_23972_reg[7]_1 [6]),
        .I3(\xor_ln117_62_reg_23063_reg[7]_0 [6]),
        .I4(x_assign_16_reg_22892[4]),
        .I5(x_assign_21_reg_22846[6]),
        .O(\or_ln127_12_reg_22978_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_62_reg_23063[7]_i_2 
       (.I0(\xor_ln117_62_reg_23063_reg[7]_0 [7]),
        .I1(\xor_ln117_139_reg_23972_reg[7]_1 [7]),
        .I2(or_ln127_11_fu_5082_p3[5]),
        .I3(or_ln127_12_reg_22978[7]),
        .I4(x_assign_16_reg_22892[5]),
        .I5(x_assign_21_reg_22846[7]),
        .O(\pt_load_2_reg_22425_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_63_reg_23032[0]_i_1 
       (.I0(\pt_load_3_reg_22456_reg[7] [0]),
        .I1(\xor_ln117_63_reg_23032_reg[7] [0]),
        .I2(DOBDO[7]),
        .I3(DOADO[4]),
        .I4(\xor_ln117_47_reg_22926_reg[7] [6]),
        .I5(DOBDO[6]),
        .O(q1_reg_12[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_63_reg_23032[1]_i_1 
       (.I0(\pt_load_3_reg_22456_reg[7] [1]),
        .I1(\xor_ln117_63_reg_23032_reg[7] [1]),
        .I2(DOBDO[0]),
        .I3(DOADO[0]),
        .I4(\xor_ln117_47_reg_22926_reg[7] [7]),
        .I5(DOBDO[7]),
        .O(q1_reg_12[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_63_reg_23032[2]_i_1 
       (.I0(q1_reg_7[0]),
        .I1(q1_reg_9),
        .I2(\xor_ln117_63_reg_23032_reg[7] [2]),
        .I3(q1_reg_10),
        .I4(\xor_ln117_190_reg_24463_reg[2] ),
        .I5(\pt_load_3_reg_22456_reg[7] [2]),
        .O(q1_reg_12[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_63_reg_23032[3]_i_1 
       (.I0(\xor_ln117_63_reg_23032_reg[3] ),
        .I1(q1_reg_6),
        .I2(q1_reg_5),
        .I3(q1_reg_7[1]),
        .I4(\xor_ln117_63_reg_23032[3]_i_3_n_0 ),
        .I5(\xor_ln117_63_reg_23032_reg[7] [3]),
        .O(q1_reg_12[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_63_reg_23032[3]_i_3 
       (.I0(x_assign_16_reg_22892[3]),
        .I1(x_assign_21_reg_22846[3]),
        .I2(q3_reg_0[3]),
        .I3(\xor_ln117_39_reg_22989_reg[7] [3]),
        .I4(\xor_ln117_37_reg_22984_reg[5]_0 [1]),
        .I5(\xor_ln117_37_reg_22984_reg[5] [1]),
        .O(\xor_ln117_63_reg_23032[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_63_reg_23032[4]_i_1 
       (.I0(\pt_load_3_reg_22456_reg[7] [4]),
        .I1(\xor_ln117_63_reg_23032_reg[7] [4]),
        .I2(\xor_ln117_45_reg_22914_reg[4]_0 ),
        .I3(q1_reg_2),
        .I4(q1_reg_13),
        .I5(q1_reg_3),
        .O(q1_reg_12[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_63_reg_23032[5]_i_1 
       (.I0(\xor_ln117_63_reg_23032_reg[7] [5]),
        .I1(DOBDO[4]),
        .I2(DOADO[1]),
        .I3(q1_reg_3),
        .I4(\xor_ln117_190_reg_24463_reg[5] ),
        .I5(\pt_load_3_reg_22456_reg[7] [5]),
        .O(q1_reg_12[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_63_reg_23032[6]_i_1 
       (.I0(\pt_load_3_reg_22456_reg[7] [6]),
        .I1(DOBDO[5]),
        .I2(DOADO[2]),
        .I3(\xor_ln117_47_reg_22926_reg[7] [4]),
        .I4(DOBDO[4]),
        .I5(\xor_ln117_63_reg_23032_reg[7] [6]),
        .O(q1_reg_12[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_63_reg_23032[7]_i_1 
       (.I0(\pt_load_3_reg_22456_reg[7] [7]),
        .I1(DOBDO[6]),
        .I2(DOADO[3]),
        .I3(\xor_ln117_47_reg_22926_reg[7] [5]),
        .I4(DOBDO[5]),
        .I5(\xor_ln117_63_reg_23032_reg[7] [7]),
        .O(q1_reg_12[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_75_reg_23220[0]_i_2 
       (.I0(\xor_ln117_76_reg_23225_reg[3]_0 [0]),
        .I1(\xor_ln117_76_reg_23225_reg[3] [0]),
        .I2(x_assign_28_reg_23088[5]),
        .I3(or_ln127_20_reg_23112[0]),
        .I4(\xor_ln117_75_reg_23220_reg[6] [0]),
        .I5(\xor_ln117_139_reg_23972_reg[7]_1 [0]),
        .O(\x_assign_31_reg_23106_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_75_reg_23220[1]_i_2 
       (.I0(\xor_ln117_76_reg_23225_reg[3]_0 [1]),
        .I1(\xor_ln117_76_reg_23225_reg[3] [1]),
        .I2(x_assign_28_reg_23088[6]),
        .I3(or_ln127_20_reg_23112[1]),
        .I4(\xor_ln117_75_reg_23220_reg[6] [1]),
        .I5(\xor_ln117_139_reg_23972_reg[7]_1 [1]),
        .O(\x_assign_31_reg_23106_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_75_reg_23220[2]_i_2 
       (.I0(\xor_ln117_77_reg_23230_reg[5] [0]),
        .I1(or_ln127_20_reg_23112[2]),
        .I2(\xor_ln117_139_reg_23972_reg[7]_1 [2]),
        .I3(\xor_ln117_75_reg_23220_reg[6] [2]),
        .I4(\xor_ln117_76_reg_23225_reg[3]_0 [2]),
        .I5(\xor_ln117_76_reg_23225_reg[3] [2]),
        .O(\or_ln127_19_reg_23094_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_75_reg_23220[3]_i_2 
       (.I0(\xor_ln117_77_reg_23230_reg[5] [1]),
        .I1(or_ln127_20_reg_23112[3]),
        .I2(\xor_ln117_139_reg_23972_reg[7]_1 [3]),
        .I3(\xor_ln117_75_reg_23220_reg[6] [3]),
        .I4(\xor_ln117_76_reg_23225_reg[3]_0 [3]),
        .I5(\xor_ln117_76_reg_23225_reg[3] [3]),
        .O(\or_ln127_19_reg_23094_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_75_reg_23220[4]_i_2 
       (.I0(\xor_ln117_75_reg_23220_reg[6] [4]),
        .I1(\xor_ln117_139_reg_23972_reg[7]_1 [4]),
        .I2(or_ln127_22_reg_23130[5]),
        .I3(or_ln127_20_reg_23112[6]),
        .I4(or_ln127_20_reg_23112[4]),
        .I5(\xor_ln117_77_reg_23230_reg[5] [2]),
        .O(\xor_ln117_5_reg_22626_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_75_reg_23220[5]_i_1 
       (.I0(\xor_ln117_5_reg_22626_reg[5] ),
        .I1(q1_reg_i_109_0[5]),
        .I2(x_assign_50_reg_23158[5]),
        .I3(or_ln127_34_fu_6240_p3[6]),
        .I4(x_assign_49_reg_23142[1]),
        .I5(x_assign_50_reg_23158[4]),
        .O(\reg_1870_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_75_reg_23220[5]_i_2 
       (.I0(\xor_ln117_75_reg_23220_reg[6] [5]),
        .I1(\xor_ln117_139_reg_23972_reg[7]_1 [5]),
        .I2(or_ln127_22_reg_23130[6]),
        .I3(or_ln127_20_reg_23112[7]),
        .I4(or_ln127_20_reg_23112[5]),
        .I5(\xor_ln117_77_reg_23230_reg[5] [3]),
        .O(\xor_ln117_5_reg_22626_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_75_reg_23220[6]_i_2 
       (.I0(or_ln127_20_reg_23112[0]),
        .I1(or_ln127_22_reg_23130[0]),
        .I2(\xor_ln117_139_reg_23972_reg[7]_1 [6]),
        .I3(\xor_ln117_75_reg_23220_reg[6] [6]),
        .I4(x_assign_28_reg_23088[3]),
        .I5(or_ln127_20_reg_23112[6]),
        .O(\or_ln127_20_reg_23112_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_76_reg_23225[0]_i_2 
       (.I0(\xor_ln117_76_reg_23225_reg[3]_0 [0]),
        .I1(\xor_ln117_76_reg_23225_reg[3] [0]),
        .I2(x_assign_33_reg_23118[3]),
        .I3(or_ln127_22_reg_23130[0]),
        .I4(\xor_ln117_76_reg_23225_reg[7] [0]),
        .I5(\xor_ln117_189_reg_24494_reg[7] [0]),
        .O(\x_assign_31_reg_23106_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_76_reg_23225[1]_i_2 
       (.I0(\xor_ln117_76_reg_23225_reg[3]_0 [1]),
        .I1(\xor_ln117_76_reg_23225_reg[3] [1]),
        .I2(x_assign_33_reg_23118[4]),
        .I3(or_ln127_22_reg_23130[1]),
        .I4(\xor_ln117_76_reg_23225_reg[7] [1]),
        .I5(\xor_ln117_189_reg_24494_reg[7] [1]),
        .O(\x_assign_31_reg_23106_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_76_reg_23225[2]_i_2 
       (.I0(\xor_ln117_76_reg_23225_reg[3] [2]),
        .I1(\xor_ln117_76_reg_23225_reg[3]_0 [2]),
        .I2(\xor_ln117_189_reg_24494_reg[7] [2]),
        .I3(\xor_ln117_76_reg_23225_reg[7] [2]),
        .I4(or_ln127_21_reg_23124[0]),
        .I5(or_ln127_22_reg_23130[2]),
        .O(\x_assign_30_reg_23100_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_76_reg_23225[3]_i_2 
       (.I0(\xor_ln117_76_reg_23225_reg[3] [3]),
        .I1(\xor_ln117_76_reg_23225_reg[3]_0 [3]),
        .I2(\xor_ln117_189_reg_24494_reg[7] [3]),
        .I3(\xor_ln117_76_reg_23225_reg[7] [3]),
        .I4(or_ln127_21_reg_23124[1]),
        .I5(or_ln127_22_reg_23130[3]),
        .O(\x_assign_30_reg_23100_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_76_reg_23225[5]_i_2 
       (.I0(\xor_ln117_76_reg_23225_reg[7] [4]),
        .I1(\xor_ln117_189_reg_24494_reg[7] [5]),
        .I2(or_ln127_22_reg_23130[6]),
        .I3(or_ln127_20_reg_23112[7]),
        .I4(or_ln127_21_reg_23124[2]),
        .I5(or_ln127_22_reg_23130[4]),
        .O(\xor_ln117_11_reg_22653_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_76_reg_23225[6]_i_2 
       (.I0(\xor_ln117_76_reg_23225_reg[7] [5]),
        .I1(\xor_ln117_189_reg_24494_reg[7] [6]),
        .I2(or_ln127_22_reg_23130[0]),
        .I3(or_ln127_20_reg_23112[0]),
        .I4(or_ln127_21_reg_23124[3]),
        .I5(or_ln127_22_reg_23130[5]),
        .O(\xor_ln117_11_reg_22653_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_76_reg_23225[7]_i_2 
       (.I0(\xor_ln117_76_reg_23225_reg[7] [6]),
        .I1(\xor_ln117_189_reg_24494_reg[7] [7]),
        .I2(or_ln127_22_reg_23130[1]),
        .I3(or_ln127_20_reg_23112[1]),
        .I4(or_ln127_21_reg_23124[4]),
        .I5(or_ln127_22_reg_23130[6]),
        .O(\xor_ln117_11_reg_22653_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_77_reg_23230[0]_i_2 
       (.I0(\xor_ln117_77_reg_23230_reg[7]_0 [0]),
        .I1(\xor_ln117_187_reg_24489_reg[7]_0 [0]),
        .I2(x_assign_28_reg_23088[5]),
        .I3(or_ln127_20_reg_23112[0]),
        .I4(x_assign_28_reg_23088[0]),
        .I5(x_assign_33_reg_23118[0]),
        .O(\xor_ln117_14_reg_22679_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_77_reg_23230[2]_i_2 
       (.I0(\xor_ln117_77_reg_23230_reg[5] [0]),
        .I1(or_ln127_20_reg_23112[2]),
        .I2(\xor_ln117_187_reg_24489_reg[7]_0 [2]),
        .I3(\xor_ln117_77_reg_23230_reg[7]_0 [1]),
        .I4(x_assign_28_reg_23088[1]),
        .I5(x_assign_33_reg_23118[1]),
        .O(\or_ln127_19_reg_23094_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_77_reg_23230[3]_i_1 
       (.I0(\or_ln127_19_reg_23094_reg[3]_0 ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [3]),
        .I2(or_ln127_33_fu_6234_p3[2]),
        .I3(or_ln127_34_fu_6240_p3[3]),
        .I4(\xor_ln117_77_reg_23230_reg[3] [2]),
        .I5(x_assign_50_reg_23158[3]),
        .O(\reg_1877_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_77_reg_23230[3]_i_2 
       (.I0(\xor_ln117_77_reg_23230_reg[5] [1]),
        .I1(or_ln127_20_reg_23112[3]),
        .I2(\xor_ln117_187_reg_24489_reg[7]_0 [3]),
        .I3(\xor_ln117_77_reg_23230_reg[7]_0 [2]),
        .I4(x_assign_28_reg_23088[2]),
        .I5(x_assign_33_reg_23118[2]),
        .O(\or_ln127_19_reg_23094_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_77_reg_23230[4]_i_2 
       (.I0(or_ln127_20_reg_23112[4]),
        .I1(\xor_ln117_77_reg_23230_reg[5] [2]),
        .I2(or_ln127_21_reg_23124[3]),
        .I3(x_assign_28_reg_23088[3]),
        .I4(\xor_ln117_77_reg_23230_reg[7]_0 [3]),
        .I5(\xor_ln117_187_reg_24489_reg[7]_0 [4]),
        .O(\or_ln127_20_reg_23112_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_77_reg_23230[5]_i_2 
       (.I0(or_ln127_20_reg_23112[5]),
        .I1(\xor_ln117_77_reg_23230_reg[5] [3]),
        .I2(or_ln127_21_reg_23124[4]),
        .I3(x_assign_28_reg_23088[4]),
        .I4(\xor_ln117_77_reg_23230_reg[7]_0 [4]),
        .I5(\xor_ln117_187_reg_24489_reg[7]_0 [5]),
        .O(\or_ln127_20_reg_23112_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_77_reg_23230[6]_i_1 
       (.I0(\xor_ln117_14_reg_22679_reg[6] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [6]),
        .I2(or_ln127_33_fu_6234_p3[5]),
        .I3(or_ln127_34_fu_6240_p3[6]),
        .I4(or_ln127_34_fu_6240_p3[7]),
        .I5(x_assign_50_reg_23158[6]),
        .O(\reg_1877_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_77_reg_23230[6]_i_2 
       (.I0(\xor_ln117_77_reg_23230_reg[7]_0 [5]),
        .I1(\xor_ln117_187_reg_24489_reg[7]_0 [6]),
        .I2(x_assign_28_reg_23088[3]),
        .I3(or_ln127_20_reg_23112[6]),
        .I4(x_assign_28_reg_23088[5]),
        .I5(x_assign_33_reg_23118[3]),
        .O(\xor_ln117_14_reg_22679_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_77_reg_23230[7]_i_1 
       (.I0(\xor_ln117_14_reg_22679_reg[7] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [7]),
        .I2(or_ln127_33_fu_6234_p3[6]),
        .I3(or_ln127_34_fu_6240_p3[7]),
        .I4(or_ln127_34_fu_6240_p3[0]),
        .I5(x_assign_50_reg_23158[7]),
        .O(\reg_1877_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_77_reg_23230[7]_i_2 
       (.I0(\xor_ln117_77_reg_23230_reg[7]_0 [6]),
        .I1(\xor_ln117_187_reg_24489_reg[7]_0 [7]),
        .I2(x_assign_28_reg_23088[4]),
        .I3(or_ln127_20_reg_23112[7]),
        .I4(x_assign_28_reg_23088[6]),
        .I5(x_assign_33_reg_23118[4]),
        .O(\xor_ln117_14_reg_22679_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln117_835_reg_25778[0]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln117_835_reg_25778_reg[4] [7]),
        .O(q1_reg_11[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln117_835_reg_25778[1]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln117_835_reg_25778_reg[4] [0]),
        .O(q1_reg_11[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln117_835_reg_25778[2]_i_1 
       (.I0(\^q1_reg [1]),
        .I1(DOADO[4]),
        .I2(\xor_ln117_835_reg_25778_reg[4] [1]),
        .I3(\xor_ln117_835_reg_25778_reg[4] [7]),
        .O(q1_reg_11[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln117_835_reg_25778[3]_i_1 
       (.I0(\^q1_reg [2]),
        .I1(DOADO[4]),
        .I2(\xor_ln117_835_reg_25778_reg[4] [2]),
        .I3(\xor_ln117_835_reg_25778_reg[4] [7]),
        .O(q1_reg_11[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln117_835_reg_25778[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\^q1_reg [3]),
        .I2(\xor_ln117_835_reg_25778_reg[4] [7]),
        .I3(\xor_ln117_835_reg_25778_reg[4] [3]),
        .O(q1_reg_11[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln117_835_reg_25778[5]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln117_835_reg_25778_reg[4] [4]),
        .O(q1_reg_11[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln117_835_reg_25778[6]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln117_835_reg_25778_reg[4] [5]),
        .O(q1_reg_11[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln117_835_reg_25778[7]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln117_835_reg_25778_reg[4] [6]),
        .O(q1_reg_11[7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_92_reg_23413[0]_i_2 
       (.I0(\xor_ln117_92_reg_23413_reg[0] ),
        .I1(\xor_ln117_92_reg_23413_reg[0]_0 ),
        .I2(x_assign_45_reg_23298[4]),
        .I3(or_ln127_30_fu_7196_p3[0]),
        .I4(\xor_ln117_92_reg_23413_reg[7] [0]),
        .I5(\xor_ln117_189_reg_24494_reg[7] [0]),
        .O(\x_assign_43_reg_23282_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_92_reg_23413[5]_i_2 
       (.I0(\xor_ln117_92_reg_23413_reg[7] [1]),
        .I1(\xor_ln117_189_reg_24494_reg[7] [5]),
        .I2(or_ln127_30_fu_7196_p3[3]),
        .I3(or_ln127_28_fu_7184_p3[6]),
        .I4(or_ln127_30_fu_7196_p3[2]),
        .I5(or_ln127_29_fu_7190_p3[0]),
        .O(\xor_ln117_29_reg_22807_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_92_reg_23413[7]_i_2 
       (.I0(or_ln127_28_fu_7184_p3[1]),
        .I1(or_ln127_30_fu_7196_p3[1]),
        .I2(\xor_ln117_189_reg_24494_reg[7] [7]),
        .I3(\xor_ln117_92_reg_23413_reg[7] [2]),
        .I4(or_ln127_30_fu_7196_p3[3]),
        .I5(or_ln127_29_fu_7190_p3[1]),
        .O(\trunc_ln127_74_reg_23288_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_93_reg_23418[0]_i_2 
       (.I0(\xor_ln117_93_reg_23418_reg[7] [0]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [0]),
        .I2(x_assign_40_reg_23260[6]),
        .I3(or_ln127_28_fu_7184_p3[0]),
        .I4(x_assign_45_reg_23298[0]),
        .I5(x_assign_40_reg_23260[0]),
        .O(\xor_ln117_30_reg_22813_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_93_reg_23418[1]_i_1 
       (.I0(\xor_ln117_30_reg_22813_reg[1] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [1]),
        .I2(or_ln127_41_fu_7366_p3[0]),
        .I3(or_ln127_42_fu_7372_p3[1]),
        .I4(x_assign_62_reg_23346[1]),
        .I5(\xor_ln117_93_reg_23418_reg[3] [0]),
        .O(\reg_1877_reg[6] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_93_reg_23418[1]_i_2 
       (.I0(\xor_ln117_93_reg_23418_reg[7] [1]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [1]),
        .I2(x_assign_40_reg_23260[7]),
        .I3(or_ln127_28_fu_7184_p3[1]),
        .I4(x_assign_45_reg_23298[1]),
        .I5(x_assign_40_reg_23260[1]),
        .O(\xor_ln117_30_reg_22813_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_93_reg_23418[2]_i_2 
       (.I0(\xor_ln117_93_reg_23418_reg[5] [0]),
        .I1(or_ln127_28_fu_7184_p3[2]),
        .I2(\xor_ln117_141_reg_23982_reg[7]_1 [2]),
        .I3(\xor_ln117_93_reg_23418_reg[7] [2]),
        .I4(x_assign_45_reg_23298[2]),
        .I5(x_assign_40_reg_23260[2]),
        .O(\trunc_ln127_70_reg_23266_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_93_reg_23418[3]_i_1 
       (.I0(\xor_ln117_30_reg_22813_reg[3] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [3]),
        .I2(or_ln127_42_fu_7372_p3[3]),
        .I3(or_ln127_41_fu_7366_p3[2]),
        .I4(x_assign_62_reg_23346[3]),
        .I5(\xor_ln117_93_reg_23418_reg[3] [2]),
        .O(\reg_1877_reg[6] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_93_reg_23418[3]_i_2 
       (.I0(\xor_ln117_93_reg_23418_reg[7] [3]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [3]),
        .I2(or_ln127_28_fu_7184_p3[3]),
        .I3(\xor_ln117_93_reg_23418_reg[5] [1]),
        .I4(x_assign_45_reg_23298[3]),
        .I5(x_assign_40_reg_23260[3]),
        .O(\xor_ln117_30_reg_22813_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_93_reg_23418[5]_i_2 
       (.I0(or_ln127_28_fu_7184_p3[4]),
        .I1(\xor_ln117_93_reg_23418_reg[5] [2]),
        .I2(or_ln127_29_fu_7190_p3[1]),
        .I3(x_assign_40_reg_23260[5]),
        .I4(\xor_ln117_93_reg_23418_reg[7] [5]),
        .I5(\xor_ln117_141_reg_23982_reg[7]_1 [5]),
        .O(\trunc_ln127_74_reg_23288_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_93_reg_23418[6]_i_1 
       (.I0(\xor_ln117_30_reg_22813_reg[6] ),
        .I1(\xor_ln117_139_reg_23972_reg[7]_0 [6]),
        .I2(or_ln127_41_fu_7366_p3[5]),
        .I3(or_ln127_42_fu_7372_p3[6]),
        .I4(or_ln127_42_fu_7372_p3[7]),
        .I5(x_assign_62_reg_23346[6]),
        .O(\reg_1877_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_93_reg_23418[6]_i_2 
       (.I0(\xor_ln117_93_reg_23418_reg[7] [6]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [6]),
        .I2(x_assign_40_reg_23260[4]),
        .I3(or_ln127_28_fu_7184_p3[5]),
        .I4(x_assign_40_reg_23260[6]),
        .I5(x_assign_45_reg_23298[4]),
        .O(\xor_ln117_30_reg_22813_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_93_reg_23418[7]_i_2 
       (.I0(\xor_ln117_93_reg_23418_reg[7] [7]),
        .I1(\xor_ln117_141_reg_23982_reg[7]_1 [7]),
        .I2(x_assign_40_reg_23260[5]),
        .I3(or_ln127_28_fu_7184_p3[6]),
        .I4(x_assign_40_reg_23260[7]),
        .I5(x_assign_45_reg_23298[5]),
        .O(\xor_ln117_30_reg_22813_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s1_ROM_AUTO_1R
   (DOADO,
    q0_reg_0,
    clefia_s0_ce0,
    q3_reg_0,
    q3_reg_1,
    q2_reg_0,
    D,
    q3_reg_2,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    q3_reg_3,
    q0_reg_4,
    ap_enable_reg_pp0_iter2_reg_rep,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[15] ,
    \xor_ln117_91_reg_23408_reg[7] ,
    \xor_ln117_91_reg_23408_reg[6] ,
    \xor_ln117_91_reg_23408_reg[5] ,
    \xor_ln117_91_reg_23408_reg[4] ,
    \x_assign_91_reg_24034_reg[3] ,
    \trunc_ln127_150_reg_24018_reg[1] ,
    \x_assign_91_reg_24034_reg[1] ,
    \x_assign_91_reg_24034_reg[0] ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[1] ,
    \x_assign_91_reg_24034_reg[6] ,
    \xor_ln117_93_reg_23418_reg[1] ,
    \trunc_ln127_150_reg_24018_reg[1]_0 ,
    \trunc_ln127_150_reg_24018_reg[2] ,
    \trunc_ln127_154_reg_24040_reg[3] ,
    \xor_ln117_107_reg_23596_reg[4] ,
    \trunc_ln127_154_reg_24040_reg[4] ,
    \xor_ln117_107_reg_23596_reg[6] ,
    \xor_ln117_93_reg_23418_reg[6] ,
    \xor_ln117_107_reg_23596_reg[7] ,
    \xor_ln117_93_reg_23418_reg[7] ,
    \xor_ln117_109_reg_23606_reg[0] ,
    \xor_ln117_109_reg_23606_reg[1] ,
    \x_assign_105_reg_24226_reg[2] ,
    \reg_1839_reg[7] ,
    \trunc_ln127_170_reg_24194_reg[2] ,
    \trunc_ln127_174_reg_24216_reg[3] ,
    \trunc_ln127_174_reg_24216_reg[4] ,
    \xor_ln117_109_reg_23606_reg[6] ,
    \xor_ln117_109_reg_23606_reg[7] ,
    \ap_CS_fsm_reg[13] ,
    \reg_1896_reg[7] ,
    \reg_1896_reg[7]_0 ,
    \reg_1896_reg[7]_1 ,
    \ap_CS_fsm_reg[7] ,
    \reg_1883_reg[6] ,
    \ap_CS_fsm_reg[7]_0 ,
    \x_assign_73_reg_23518_reg[5] ,
    \ap_CS_fsm_reg[11] ,
    ap_enable_reg_pp0_iter1_reg_rep__0,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[9] ,
    \reg_1896_reg[6] ,
    \reg_1854_reg[4] ,
    \trunc_ln127_114_reg_23664_reg[0] ,
    \trunc_ln127_114_reg_23664_reg[6] ,
    \xor_ln117_46_reg_22920_reg[2] ,
    \trunc_ln127_74_reg_23288_reg[3] ,
    \xor_ln117_46_reg_22920_reg[7] ,
    \xor_ln117_14_reg_22679_reg[1] ,
    \xor_ln117_47_reg_22926_reg[0] ,
    \xor_ln117_47_reg_22926_reg[1] ,
    \xor_ln117_47_reg_22926_reg[4] ,
    \xor_ln117_47_reg_22926_reg[6] ,
    \xor_ln117_47_reg_22926_reg[7] ,
    ap_enable_reg_pp0_iter2_reg_rep_0,
    \reg_1883_reg[7] ,
    \reg_1890_reg[4] ,
    \ap_CS_fsm_reg[10] ,
    \xor_ln117_237_reg_25053_reg[7] ,
    \reg_1906_reg[1] ,
    \trunc_ln127_70_reg_23266_reg[2] ,
    \reg_1820_reg[3] ,
    \trunc_ln127_74_reg_23288_reg[6] ,
    \tmp_149_reg_23293_reg[0] ,
    \reg_1896_reg[6]_0 ,
    \x_assign_150_reg_24911_reg[1] ,
    \x_assign_126_reg_24535_reg[1] ,
    \x_assign_151_reg_24917_reg[2] ,
    \trunc_ln127_219_reg_24573_reg[1] ,
    \trunc_ln127_250_reg_24901_reg[5] ,
    \trunc_ln127_239_reg_24761_reg[3] ,
    \xor_ln117_174_reg_24321_reg[7] ,
    \xor_ln117_142_reg_23987_reg[7] ,
    \xor_ln117_142_reg_23987_reg[6] ,
    \xor_ln117_158_reg_24177_reg[6] ,
    \trunc_ln127_239_reg_24761_reg[4] ,
    \trunc_ln127_210_reg_24525_reg[6] ,
    \trunc_ln127_237_reg_24751_reg[2] ,
    \trunc_ln127_219_reg_24573_reg[2] ,
    \trunc_ln127_237_reg_24751_reg[1] ,
    \trunc_ln127_219_reg_24573_reg[1]_0 ,
    \xor_ln117_158_reg_24177_reg[1] ,
    \xor_ln117_142_reg_23987_reg[1] ,
    \xor_ln117_158_reg_24177_reg[0] ,
    \x_assign_129_reg_24557_reg[0] ,
    \xor_ln117_156_reg_24166_reg[7] ,
    \x_assign_127_reg_24541_reg[7] ,
    \xor_ln117_140_reg_23977_reg[5] ,
    \xor_ln117_156_reg_24166_reg[5] ,
    \xor_ln117_140_reg_23977_reg[4] ,
    \trunc_ln127_237_reg_24751_reg[2]_0 ,
    \trunc_ln127_219_reg_24573_reg[2]_0 ,
    \x_assign_138_reg_24723_reg[0] ,
    \x_assign_126_reg_24535_reg[0] ,
    \x_assign_138_reg_24723_reg[1] ,
    \trunc_ln127_237_reg_24751_reg[1]_0 ,
    \x_assign_64_reg_23636_reg[5] ,
    \xor_ln117_61_reg_23026_reg[7] ,
    \reg_1862_reg[7] ,
    \reg_1862_reg[6] ,
    \xor_ln117_61_reg_23026_reg[6] ,
    \xor_ln117_61_reg_23026_reg[5] ,
    \trunc_ln127_139_reg_23878_reg[4] ,
    \x_assign_79_reg_23846_reg[3] ,
    \x_assign_66_reg_23652_reg[3] ,
    \trunc_ln127_119_reg_23690_reg[1] ,
    \x_assign_79_reg_23846_reg[2] ,
    \x_assign_67_reg_23658_reg[1] ,
    \xor_ln117_76_reg_23225_reg[1] ,
    \xor_ln117_76_reg_23225_reg[0] ,
    \x_assign_67_reg_23658_reg[0] ,
    \xor_ln117_44_reg_22908_reg[6] ,
    \xor_ln117_60_reg_23058_reg[6] ,
    \x_assign_55_reg_23470_reg[0] ,
    \x_assign_76_reg_23824_reg[2] ,
    \trunc_ln127_74_reg_23288_reg[0] ,
    \or_ln127_20_reg_23112_reg[1] ,
    \xor_ln117_28_reg_22801_reg[4] ,
    \trunc_ln127_70_reg_23266_reg[1] ,
    \x_assign_43_reg_23282_reg[0] ,
    \x_assign_43_reg_23282_reg[1] ,
    \x_assign_43_reg_23282_reg[1]_0 ,
    \x_assign_43_reg_23282_reg[2] ,
    \x_assign_43_reg_23282_reg[3] ,
    \x_assign_187_reg_25481_reg[0] ,
    \x_assign_187_reg_25481_reg[1] ,
    \x_assign_186_reg_25475_reg[2] ,
    \x_assign_186_reg_25475_reg[3] ,
    \xor_ln117_219_reg_24855_reg[4] ,
    \xor_ln117_219_reg_24855_reg[5] ,
    \x_assign_187_reg_25481_reg[6] ,
    \x_assign_187_reg_25481_reg[7] ,
    \xor_ln117_221_reg_24865_reg[0] ,
    \xor_ln117_221_reg_24865_reg[1] ,
    \trunc_ln127_314_reg_25487_reg[1] ,
    \trunc_ln127_314_reg_25487_reg[2] ,
    \trunc_ln127_310_reg_25465_reg[3] ,
    \trunc_ln127_310_reg_25465_reg[4] ,
    \xor_ln117_221_reg_24865_reg[6] ,
    \xor_ln117_221_reg_24865_reg[7] ,
    \trunc_ln127_139_reg_23878_reg[3] ,
    \xor_ln117_78_reg_23235_reg[7] ,
    \xor_ln117_78_reg_23235_reg[6] ,
    \xor_ln117_78_reg_23235_reg[5] ,
    \trunc_ln127_137_reg_23868_reg[5] ,
    \x_assign_76_reg_23824_reg[3] ,
    \x_assign_81_reg_23862_reg[1] ,
    \x_assign_81_reg_23862_reg[0] ,
    \xor_ln117_190_reg_24463_reg[7] ,
    \xor_ln117_190_reg_24463_reg[6] ,
    \trunc_ln127_277_reg_25127_reg[4] ,
    \trunc_ln127_277_reg_25127_reg[3] ,
    \reg_1896_reg[3] ,
    \trunc_ln127_279_reg_25137_reg[2] ,
    \trunc_ln127_279_reg_25137_reg[1] ,
    \x_assign_162_reg_25099_reg[7] ,
    \xor_ln117_190_reg_24463_reg[0] ,
    \xor_ln117_158_reg_24177_reg[7] ,
    q3_reg_4,
    q3_reg_5,
    \xor_ln117_22_reg_22835_reg[7] ,
    q3_reg_6,
    q3_reg_7,
    q3_reg_8,
    q3_reg_9,
    q3_reg_10,
    q2_reg_1,
    q3_reg_11,
    q3_reg_12,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    q0_reg_8,
    q3_reg_13,
    q3_reg_14,
    q3_reg_15,
    q3_reg_16,
    \x_assign_120_reg_24267_reg[5] ,
    q2_reg_2,
    q2_reg_3,
    q2_reg_4,
    q2_reg_5,
    \reg_1870_reg[7] ,
    \xor_ln117_63_reg_23032_reg[6] ,
    \x_assign_64_reg_23636_reg[4] ,
    \trunc_ln127_114_reg_23664_reg[5] ,
    \x_assign_64_reg_23636_reg[3] ,
    \x_assign_64_reg_23636_reg[2] ,
    \x_assign_64_reg_23636_reg[1] ,
    \xor_ln117_63_reg_23032_reg[0] ,
    \xor_ln117_188_reg_24457_reg[7] ,
    \xor_ln117_188_reg_24457_reg[6] ,
    \xor_ln117_188_reg_24457_reg[5] ,
    \trunc_ln127_279_reg_25137_reg[5] ,
    \x_assign_163_reg_25105_reg[3] ,
    \x_assign_163_reg_25105_reg[2] ,
    \x_assign_162_reg_25099_reg[1] ,
    \x_assign_162_reg_25099_reg[0] ,
    q2_reg_6,
    \pt_load_10_reg_22549_reg[7] ,
    q3_reg_17,
    \pt_load_9_reg_22518_reg[7] ,
    q3_reg_18,
    \xor_ln117_31_reg_22819_reg[7] ,
    \xor_ln117_31_reg_22819_reg[6] ,
    \tmp_149_reg_23293_reg[0]_0 ,
    \xor_ln117_31_reg_22819_reg[5] ,
    \trunc_ln127_74_reg_23288_reg[5] ,
    \xor_ln117_31_reg_22819_reg[4] ,
    \xor_ln117_31_reg_22819_reg[3] ,
    \xor_ln117_31_reg_22819_reg[2] ,
    \xor_ln117_31_reg_22819_reg[1] ,
    \xor_ln117_31_reg_22819_reg[0] ,
    \xor_ln117_92_reg_23413_reg[7] ,
    \xor_ln117_92_reg_23413_reg[6] ,
    \xor_ln117_92_reg_23413_reg[5] ,
    \xor_ln117_92_reg_23413_reg[4] ,
    \x_assign_90_reg_24028_reg[3] ,
    \x_assign_91_reg_24034_reg[2] ,
    \x_assign_91_reg_24034_reg[1]_0 ,
    \x_assign_91_reg_24034_reg[0]_0 ,
    \tmp_479_reg_24766_reg[0] ,
    \xor_ln117_156_reg_24166_reg[4] ,
    \pt_load_8_reg_22487_reg[7] ,
    q3_reg_19,
    q3_reg_20,
    \xor_ln117_45_reg_22914_reg[6] ,
    \xor_ln117_47_reg_22926_reg[5] ,
    \x_assign_57_reg_23486_reg[2] ,
    \xor_ln117_172_reg_24309_reg[7] ,
    \xor_ln117_172_reg_24309_reg[6] ,
    \xor_ln117_174_reg_24321_reg[6] ,
    \xor_ln117_174_reg_24321_reg[5] ,
    \trunc_ln127_254_reg_24923_reg[6] ,
    \trunc_ln127_254_reg_24923_reg[5] ,
    \x_assign_151_reg_24917_reg[3] ,
    \x_assign_153_reg_24933_reg[3] ,
    \xor_ln117_174_reg_24321_reg[2] ,
    \x_assign_150_reg_24911_reg[7] ,
    \x_assign_153_reg_24933_reg[0] ,
    \x_assign_150_reg_24911_reg[0] ,
    \xor_ln117_15_reg_22711_reg[7] ,
    \xor_ln117_15_reg_22711_reg[6] ,
    \xor_ln117_15_reg_22711_reg[5] ,
    \xor_ln117_11_reg_22653_reg[4] ,
    \x_assign_28_reg_23088_reg[4] ,
    \x_assign_33_reg_23118_reg[3] ,
    \x_assign_33_reg_23118_reg[2] ,
    \xor_ln117_15_reg_22711_reg[1] ,
    \xor_ln117_15_reg_22711_reg[0] ,
    \x_assign_127_reg_24541_reg[6] ,
    \trunc_ln127_210_reg_24525_reg[5] ,
    \reg_1890_reg[7] ,
    \xor_ln117_206_reg_24682_reg[7] ,
    \xor_ln117_204_reg_24672_reg[7] ,
    \x_assign_174_reg_25287_reg[4] ,
    \xor_ln117_204_reg_24672_reg[6] ,
    \xor_ln117_206_reg_24682_reg[5] ,
    \trunc_ln127_294_reg_25299_reg[6] ,
    \xor_ln117_204_reg_24672_reg[4] ,
    \xor_ln117_206_reg_24682_reg[4] ,
    \trunc_ln127_299_reg_25325_reg[2] ,
    \x_assign_175_reg_25293_reg[3] ,
    \x_assign_175_reg_25293_reg[2] ,
    \x_assign_172_reg_25271_reg[2] ,
    \x_assign_174_reg_25287_reg[7] ,
    \x_assign_174_reg_25287_reg[1] ,
    \x_assign_174_reg_25287_reg[6] ,
    \x_assign_174_reg_25287_reg[0] ,
    \ap_CS_fsm_reg[14] ,
    x_assign_50_fu_5932_p3,
    q0_reg_9,
    q0_reg_10,
    \ap_CS_fsm_reg[14]_0 ,
    \ap_CS_fsm_reg[14]_1 ,
    \ap_CS_fsm_reg[12]_0 ,
    q2_reg_7,
    \ap_CS_fsm_reg[7]_1 ,
    ap_clk,
    clefia_s1_ce3,
    clefia_s1_ce4,
    ADDRBWRADDR,
    ap_enable_reg_pp0_iter3,
    Q,
    \reg_1832_reg[0] ,
    \reg_1832_reg[0]_0 ,
    \reg_1896_reg[7]_2 ,
    q2_reg_8,
    \reg_1839_reg[7]_0 ,
    \reg_1854_reg[7] ,
    \reg_1890_reg[0] ,
    \reg_1890_reg[0]_0 ,
    ap_enable_reg_pp0_iter2,
    \reg_1854_reg[7]_0 ,
    \reg_1854_reg[7]_1 ,
    \reg_1854_reg[5] ,
    \reg_1854_reg[5]_0 ,
    \reg_1854_reg[0] ,
    \reg_1854_reg[0]_0 ,
    \reg_1883_reg[0] ,
    \reg_1820_reg[0] ,
    \reg_1854_reg[2] ,
    q2_reg_9,
    q2_reg_10,
    q2_reg_11,
    q2_reg_12,
    \xor_ln117_222_reg_24870_reg[7] ,
    q2_reg_i_10_0,
    q0_reg_11,
    q2_reg_13,
    q2_reg_14,
    q2_reg_i_14_0,
    q2_reg_15,
    q2_reg_16,
    q2_reg_i_18_0,
    q2_reg_17,
    q2_reg_18,
    q2_reg_i_22_0,
    q2_reg_19,
    q2_reg_20,
    q2_reg_i_26_0,
    q2_reg_21,
    q2_reg_22,
    q2_reg_i_30_0,
    q2_reg_23,
    q2_reg_24,
    q2_reg_i_34_0,
    q2_reg_25,
    q2_reg_26,
    q2_reg_i_38_0,
    q2_reg_i_38_1,
    q2_reg_i_34_1,
    q2_reg_i_30_1,
    q2_reg_i_26_1,
    q2_reg_i_22_1,
    q2_reg_i_18_1,
    q2_reg_i_14_1,
    q2_reg_i_10_1,
    \xor_ln117_252_reg_25236_reg[7] ,
    q0_reg_12,
    q0_reg_13,
    q0_reg_14,
    q0_reg_15,
    q0_reg_16,
    q0_reg_17,
    q2_reg_27,
    q3_reg_21,
    q3_reg_22,
    q3_reg_23,
    q3_reg_24,
    q3_reg_25,
    q3_reg_26,
    q3_reg_27,
    q3_reg_28,
    q3_reg_29,
    q3_reg_30,
    q3_reg_31,
    q3_reg_32,
    q3_reg_33,
    q3_reg_34,
    q3_reg_35,
    q3_reg_36,
    \xor_ln117_126_reg_23799_reg[7] ,
    \xor_ln117_124_reg_23789_reg[7] ,
    q0_reg_18,
    q0_reg_i_65_0,
    q0_reg_19,
    q0_reg_i_76_0,
    q0_reg_i_86_0,
    q0_reg_i_91_0,
    q0_reg_i_96_0,
    q0_reg_i_101_0,
    or_ln127_50_fu_8504_p3,
    or_ln127_49_fu_8498_p3,
    q0_reg_i_115_0,
    q0_reg_i_43_0,
    q3_reg_i_22_0,
    q3_reg_i_22_1,
    q3_reg_i_30_0,
    q3_reg_i_30_1,
    q3_reg_i_34__0_0,
    q3_reg_i_34__0_1,
    q3_reg_i_34__0_2,
    q3_reg_i_38_0,
    q3_reg_i_38_1,
    q3_reg_i_38_2,
    q3_reg_i_43_0,
    q3_reg_i_43_1,
    q3_reg_i_43_2,
    q3_reg_i_46__0_0,
    q3_reg_i_46__0_1,
    q3_reg_i_46__0_2,
    q2_reg_i_38_2,
    q2_reg_i_38_3,
    q2_reg_i_34_2,
    q2_reg_i_34_3,
    q2_reg_i_30_2,
    q2_reg_i_26_2,
    q2_reg_i_26_3,
    q2_reg_i_22_2,
    q2_reg_i_18_2,
    q2_reg_i_18_3,
    q2_reg_i_14_2,
    q2_reg_i_14_3,
    q2_reg_i_10_2,
    q2_reg_i_38_4,
    q2_reg_i_38_5,
    \xor_ln117_110_reg_23611_reg[7] ,
    q2_reg_i_34_4,
    q2_reg_i_30_3,
    q2_reg_i_30_4,
    q2_reg_i_26_4,
    q2_reg_i_26_5,
    q2_reg_i_22_3,
    q2_reg_i_22_4,
    q2_reg_i_18_4,
    q2_reg_i_18_5,
    q2_reg_i_14_4,
    q2_reg_i_14_5,
    q2_reg_i_10_3,
    q2_reg_i_10_4,
    x_assign_75_reg_23550,
    x_assign_73_reg_23518,
    q3_reg_37,
    q3_reg_38,
    q3_reg_39,
    q3_reg_40,
    q3_reg_41,
    q3_reg_42,
    q3_reg_43,
    q3_reg_44,
    q3_reg_45,
    q3_reg_46,
    q3_reg_47,
    q3_reg_48,
    q3_reg_49,
    q3_reg_50,
    q3_reg_51,
    q3_reg_52,
    q1_reg_i_63,
    q3_reg_i_49__0_0,
    \xor_ln117_236_reg_25048_reg[7] ,
    q3_reg_i_49__0_1,
    q3_reg_i_45__0_0,
    q3_reg_i_45__0_1,
    q3_reg_i_41__0_0,
    q3_reg_i_41__0_1,
    q3_reg_i_37_0,
    q3_reg_i_37_1,
    q3_reg_i_33_0,
    q3_reg_i_33_1,
    q3_reg_i_29__0_0,
    q3_reg_i_29__0_1,
    q3_reg_i_25__0_0,
    q3_reg_i_25__0_1,
    q3_reg_i_21__0_0,
    q3_reg_i_21__0_1,
    q2_reg_28,
    q2_reg_29,
    \xor_ln117_238_reg_25058_reg[7] ,
    q2_reg_i_12_0,
    q2_reg_i_12_1,
    q2_reg_30,
    q2_reg_31,
    q2_reg_i_16_0,
    q2_reg_i_16_1,
    q2_reg_32,
    q2_reg_33,
    q2_reg_i_20_0,
    q2_reg_i_20_1,
    q2_reg_34,
    q2_reg_35,
    q2_reg_i_24_0,
    q2_reg_i_24_1,
    q2_reg_36,
    q2_reg_37,
    q2_reg_i_28_0,
    q2_reg_i_28_1,
    q2_reg_38,
    q2_reg_39,
    q2_reg_i_32_0,
    q2_reg_i_32_1,
    q2_reg_40,
    q2_reg_41,
    q2_reg_i_36_0,
    q2_reg_i_36_1,
    q2_reg_42,
    q2_reg_43,
    q2_reg_i_40_0,
    q2_reg_i_40_1,
    q0_reg_20,
    q0_reg_21,
    \xor_ln117_46_reg_22920_reg[7]_0 ,
    \xor_ln117_94_reg_23423_reg[7] ,
    q3_reg_i_22_2,
    q3_reg_i_51__0_0,
    q3_reg_i_22_3,
    q3_reg_i_27_0,
    q3_reg_i_38_3,
    q3_reg_i_51__0_1,
    q3_reg_i_30_2,
    q3_reg_i_27_1,
    or_ln127_95_fu_15287_p3,
    or_ln127_96_fu_15293_p3,
    \xor_ln117_268_reg_25424_reg[7] ,
    \xor_ln117_270_reg_25434_reg[7] ,
    x_assign_159_reg_24809,
    x_assign_157_reg_24777,
    or_ln127_104_fu_16425_p3,
    or_ln127_103_fu_16419_p3,
    or_ln127_57_fu_9630_p3,
    or_ln127_58_fu_9636_p3,
    \xor_ln117_142_reg_23987_reg[7]_0 ,
    q3_reg_i_27_2,
    q3_reg_i_51__0_2,
    q3_reg_i_51__0_3,
    x_assign_97_reg_23894,
    x_assign_99_reg_23926,
    q3_reg_i_34__0_3,
    q3_reg_i_43_3,
    q3_reg_i_51__0_4,
    q3_reg_i_46__0_3,
    x_assign_63_reg_23362,
    x_assign_61_reg_23330,
    q0_reg_i_78_0,
    q0_reg_i_78_1,
    q0_reg_i_68_0,
    x_assign_50_reg_23158,
    x_assign_49_reg_23142,
    \xor_ln117_277_reg_25696_reg[7] ,
    q0_reg_i_65_1,
    q0_reg_i_76_1,
    q0_reg_i_101_1,
    x_assign_98_reg_23910,
    \xor_ln117_30_reg_22813_reg[7] ,
    \xor_ln117_140_reg_23977_reg[7] ,
    or_ln127_54_fu_10592_p3,
    or_ln127_53_fu_10586_p3,
    or_ln127_52_fu_10580_p3,
    or_ln127_65_fu_10762_p3,
    q0_reg_i_77_0,
    q0_reg_i_77_1,
    x_assign_81_reg_23862,
    \xor_ln117_140_reg_23977_reg[3] ,
    \xor_ln117_140_reg_23977_reg[3]_0 ,
    or_ln127_66_fu_10768_p3,
    \xor_ln117_142_reg_23987_reg[7]_1 ,
    \xor_ln117_142_reg_23987_reg[7]_2 ,
    x_assign_76_reg_23824,
    or_ln127_121_fu_18695_p3,
    or_ln127_122_fu_18701_p3,
    x_assign_183_reg_25185,
    x_assign_181_reg_25153,
    or_ln127_109_fu_18519_p3,
    or_ln127_110_fu_18525_p3,
    x_assign_160_reg_25083,
    x_assign_165_reg_25121,
    or_ln127_119_fu_18683_p3,
    or_ln127_107_fu_18507_p3,
    x_assign_162_reg_25099,
    x_assign_180_reg_25147,
    or_ln127_105_fu_16431_p3,
    or_ln127_106_fu_16437_p3,
    or_ln127_93_fu_16255_p3,
    or_ln127_94_fu_16261_p3,
    x_assign_136_reg_24707,
    x_assign_141_reg_24745,
    or_ln127_91_fu_16243_p3,
    x_assign_138_reg_24723,
    x_assign_156_reg_24771,
    \xor_ln117_45_reg_22914_reg[3] ,
    \xor_ln117_45_reg_22914_reg[3]_0 ,
    \xor_ln117_45_reg_22914_reg[3]_1 ,
    \xor_ln117_46_reg_22920_reg[4] ,
    \xor_ln117_46_reg_22920_reg[3] ,
    DOBDO,
    \xor_ln117_45_reg_22914_reg[2] ,
    \xor_ln117_45_reg_22914_reg[2]_0 ,
    \xor_ln117_172_reg_24309_reg[2] ,
    \xor_ln117_44_reg_22908_reg[5] ,
    \xor_ln117_44_reg_22908_reg[3] ,
    \xor_ln117_44_reg_22908_reg[7] ,
    x_assign_120_reg_24267,
    \xor_ln117_44_reg_22908_reg[5]_0 ,
    x_assign_86_reg_23722,
    x_assign_85_reg_23706,
    x_assign_87_reg_23738,
    or_ln127_46_fu_9460_p3,
    or_ln127_44_fu_9448_p3,
    or_ln127_45_fu_9454_p3,
    x_assign_69_reg_23674,
    x_assign_64_reg_23636,
    q0_reg_i_77_2,
    q0_reg_i_77_3,
    \xor_ln117_124_reg_23789_reg[3] ,
    \xor_ln117_124_reg_23789_reg[3]_0 ,
    or_ln127_120_fu_18689_p3,
    x_assign_163_reg_25105,
    x_assign_182_reg_25169,
    or_ln127_108_fu_18513_p3,
    \xor_ln117_29_reg_22807_reg[7] ,
    \xor_ln117_60_reg_23058_reg[3] ,
    \xor_ln117_60_reg_23058_reg[3]_0 ,
    \xor_ln117_60_reg_23058_reg[3]_1 ,
    \xor_ln117_60_reg_23058_reg[3]_2 ,
    \xor_ln117_60_reg_23058_reg[3]_3 ,
    \xor_ln117_123_reg_23784_reg[7] ,
    \xor_ln117_123_reg_23784_reg[5] ,
    \xor_ln117_30_reg_22813_reg[7]_0 ,
    or_ln127_10_fu_3386_p3,
    or_ln127_8_fu_3380_p3,
    \xor_ln117_31_reg_22819_reg[7]_0 ,
    x_assign_15_reg_22690,
    x_assign_13_reg_22764,
    \xor_ln117_29_reg_22807_reg[7]_0 ,
    \xor_ln117_29_reg_22807_reg[4] ,
    \xor_ln117_30_reg_22813_reg[3] ,
    or_ln127_41_fu_7366_p3,
    or_ln127_42_fu_7372_p3,
    x_assign_62_reg_23346,
    x_assign_40_reg_23260,
    x_assign_45_reg_23298,
    or_ln127_30_fu_7196_p3,
    or_ln127_29_fu_7190_p3,
    or_ln127_28_fu_7184_p3,
    \xor_ln117_204_reg_24672_reg[7]_0 ,
    \xor_ln117_92_reg_23413_reg[6]_0 ,
    \xor_ln117_91_reg_23408_reg[5]_0 ,
    \xor_ln117_93_reg_23418_reg[4] ,
    \xor_ln117_92_reg_23413_reg[3] ,
    \xor_ln117_92_reg_23413_reg[3]_0 ,
    \xor_ln117_156_reg_24166_reg[7]_0 ,
    x_assign_111_reg_24114,
    x_assign_109_reg_24082,
    or_ln127_71_fu_11882_p3,
    or_ln127_72_fu_11888_p3,
    \xor_ln117_156_reg_24166_reg[7]_1 ,
    \xor_ln117_28_reg_22801_reg[7] ,
    x_assign_90_reg_24028,
    x_assign_91_reg_24034,
    or_ln127_62_fu_11724_p3,
    or_ln127_61_fu_11718_p3,
    \xor_ln117_157_reg_24171_reg[7] ,
    \xor_ln117_157_reg_24171_reg[7]_0 ,
    x_assign_88_reg_24012,
    \xor_ln117_157_reg_24171_reg[5] ,
    \xor_ln117_157_reg_24171_reg[5]_0 ,
    \xor_ln117_157_reg_24171_reg[3] ,
    \xor_ln117_220_reg_24860_reg[7] ,
    x_assign_139_reg_24729,
    x_assign_158_reg_24793,
    or_ln127_92_fu_16249_p3,
    \xor_ln117_297_reg_25617_reg[7] ,
    or_ln127_123_fu_20771_p3,
    or_ln127_124_fu_20777_p3,
    x_assign_184_reg_25459,
    x_assign_189_reg_25497,
    or_ln127_125_fu_20783_p3,
    x_assign_187_reg_25481,
    \xor_ln117_28_reg_22801_reg[7]_0 ,
    \xor_ln117_46_reg_22920_reg[5] ,
    \xor_ln117_91_reg_23408_reg[7]_0 ,
    \xor_ln117_155_reg_24160_reg[7] ,
    x_assign_186_reg_25475,
    \xor_ln117_295_reg_25607_reg[7] ,
    or_ln127_126_fu_20789_p3,
    x_assign_74_reg_23534,
    \xor_ln117_109_reg_23606_reg[7]_0 ,
    x_assign_52_reg_23448,
    or_ln127_36_fu_8316_p3,
    x_assign_57_reg_23486,
    or_ln127_37_fu_8322_p3,
    or_ln127_38_fu_8328_p3,
    q0_reg_i_214_0,
    q0_reg_i_214_1,
    \xor_ln117_109_reg_23606_reg[2] ,
    \xor_ln117_173_reg_24315_reg[7] ,
    or_ln127_67_fu_12607_p3,
    or_ln127_68_fu_12613_p3,
    x_assign_100_reg_24188,
    x_assign_105_reg_24226,
    or_ln127_113_fu_17563_p3,
    x_assign_168_reg_24959,
    or_ln127_111_fu_17551_p3,
    x_assign_171_reg_24997,
    x_assign_150_reg_24911,
    x_assign_151_reg_24917,
    or_ln127_101_fu_17387_p3,
    or_ln127_99_fu_17375_p3,
    x_assign_153_reg_24933,
    or_ln127_112_fu_17557_p3,
    or_ln127_100_fu_17381_p3,
    \xor_ln117_236_reg_25048_reg[5] ,
    q0_reg_i_145_0,
    q0_reg_i_224_0,
    \xor_ln117_238_reg_25058_reg[3] ,
    \xor_ln117_277_reg_25696_reg[7]_0 ,
    or_ln127_131_fu_21579_p3,
    or_ln127_132_fu_21585_p3,
    x_assign_201_reg_25665,
    or_ln127_133_fu_21591_p3,
    q0_reg_i_44_0,
    x_assign_199_reg_25649,
    \xor_ln117_107_reg_23596_reg[6]_0 ,
    \xor_ln117_107_reg_23596_reg[0] ,
    \xor_ln117_107_reg_23596_reg[0]_0 ,
    \xor_ln117_171_reg_24303_reg[7] ,
    x_assign_102_reg_24204,
    or_ln127_70_fu_12625_p3,
    \xor_ln117_171_reg_24303_reg[3] ,
    x_assign_198_reg_25643,
    or_ln127_33_fu_6234_p3,
    or_ln127_34_fu_6240_p3,
    x_assign_51_reg_23174,
    \xor_ln117_78_reg_23235_reg[7]_0 ,
    x_assign_28_reg_23088,
    x_assign_33_reg_23118,
    or_ln127_21_reg_23124,
    or_ln127_22_reg_23130,
    \xor_ln117_76_reg_23225_reg[4] ,
    \xor_ln117_76_reg_23225_reg[4]_0 ,
    \xor_ln117_76_reg_23225_reg[4]_1 ,
    or_ln127_20_reg_23112,
    \xor_ln117_77_reg_23230_reg[1] ,
    x_assign_144_reg_24583,
    or_ln127_97_fu_15299_p3,
    x_assign_147_reg_24621,
    x_assign_127_reg_24541,
    x_assign_126_reg_24535,
    \xor_ln117_204_reg_24672_reg[7]_1 ,
    or_ln127_85_fu_15123_p3,
    \xor_ln117_206_reg_24682_reg[7]_0 ,
    or_ln127_83_fu_15111_p3,
    x_assign_129_reg_24557,
    or_ln127_84_fu_15117_p3,
    \xor_ln117_204_reg_24672_reg[5] ,
    q0_reg_i_39_0,
    q0_reg_i_223_0,
    \xor_ln117_206_reg_24682_reg[3] ,
    x_assign_146_reg_24605,
    or_ln127_129_fu_19827_p3,
    x_assign_192_reg_25340,
    or_ln127_127_fu_19815_p3,
    x_assign_195_reg_25378,
    or_ln127_128_fu_19821_p3,
    \xor_ln117_270_reg_25434_reg[7]_0 ,
    \xor_ln117_270_reg_25434_reg[7]_1 ,
    or_ln127_115_fu_19639_p3,
    x_assign_177_reg_25309,
    or_ln127_117_fu_19651_p3,
    x_assign_174_reg_25287,
    \xor_ln117_268_reg_25424_reg[7]_0 ,
    x_assign_175_reg_25293,
    \xor_ln117_270_reg_25434_reg[5] ,
    or_ln127_116_fu_19645_p3,
    q0_reg_i_40_0,
    \xor_ln117_270_reg_25434_reg[3] ,
    \xor_ln117_270_reg_25434_reg[3]_0 ,
    x_assign_194_reg_25362,
    \xor_ln117_75_reg_23220_reg[7] ,
    q0_reg_i_65_2,
    q0_reg_i_76_2,
    q0_reg_i_77_4,
    q0_reg_i_86_1,
    q0_reg_i_91_1,
    q0_reg_i_96_1,
    q0_reg_i_101_2,
    q3_reg_i_30_3,
    q3_reg_i_34__0_4,
    q3_reg_i_43_4,
    q3_reg_i_46__0_4,
    x_assign_170_reg_24981,
    q0_reg_22);
  output [7:0]DOADO;
  output [7:0]q0_reg_0;
  output clefia_s0_ce0;
  output [7:0]q3_reg_0;
  output [5:0]q3_reg_1;
  output [7:0]q2_reg_0;
  output [7:0]D;
  output [7:0]q3_reg_2;
  output [7:0]q0_reg_1;
  output [7:0]q0_reg_2;
  output [7:0]q0_reg_3;
  output [7:0]q3_reg_3;
  output [7:0]q0_reg_4;
  output ap_enable_reg_pp0_iter2_reg_rep;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[15] ;
  output \xor_ln117_91_reg_23408_reg[7] ;
  output \xor_ln117_91_reg_23408_reg[6] ;
  output \xor_ln117_91_reg_23408_reg[5] ;
  output \xor_ln117_91_reg_23408_reg[4] ;
  output \x_assign_91_reg_24034_reg[3] ;
  output \trunc_ln127_150_reg_24018_reg[1] ;
  output \x_assign_91_reg_24034_reg[1] ;
  output \x_assign_91_reg_24034_reg[0] ;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[1] ;
  output \x_assign_91_reg_24034_reg[6] ;
  output \xor_ln117_93_reg_23418_reg[1] ;
  output \trunc_ln127_150_reg_24018_reg[1]_0 ;
  output \trunc_ln127_150_reg_24018_reg[2] ;
  output \trunc_ln127_154_reg_24040_reg[3] ;
  output \xor_ln117_107_reg_23596_reg[4] ;
  output \trunc_ln127_154_reg_24040_reg[4] ;
  output \xor_ln117_107_reg_23596_reg[6] ;
  output \xor_ln117_93_reg_23418_reg[6] ;
  output \xor_ln117_107_reg_23596_reg[7] ;
  output \xor_ln117_93_reg_23418_reg[7] ;
  output \xor_ln117_109_reg_23606_reg[0] ;
  output \xor_ln117_109_reg_23606_reg[1] ;
  output \x_assign_105_reg_24226_reg[2] ;
  output [2:0]\reg_1839_reg[7] ;
  output \trunc_ln127_170_reg_24194_reg[2] ;
  output \trunc_ln127_174_reg_24216_reg[3] ;
  output \trunc_ln127_174_reg_24216_reg[4] ;
  output \xor_ln117_109_reg_23606_reg[6] ;
  output \xor_ln117_109_reg_23606_reg[7] ;
  output \ap_CS_fsm_reg[13] ;
  output [3:0]\reg_1896_reg[7] ;
  output [3:0]\reg_1896_reg[7]_0 ;
  output [4:0]\reg_1896_reg[7]_1 ;
  output \ap_CS_fsm_reg[7] ;
  output [4:0]\reg_1883_reg[6] ;
  output \ap_CS_fsm_reg[7]_0 ;
  output [0:0]\x_assign_73_reg_23518_reg[5] ;
  output \ap_CS_fsm_reg[11] ;
  output ap_enable_reg_pp0_iter1_reg_rep__0;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[9] ;
  output [0:0]\reg_1896_reg[6] ;
  output [0:0]\reg_1854_reg[4] ;
  output \trunc_ln127_114_reg_23664_reg[0] ;
  output \trunc_ln127_114_reg_23664_reg[6] ;
  output \xor_ln117_46_reg_22920_reg[2] ;
  output \trunc_ln127_74_reg_23288_reg[3] ;
  output \xor_ln117_46_reg_22920_reg[7] ;
  output \xor_ln117_14_reg_22679_reg[1] ;
  output \xor_ln117_47_reg_22926_reg[0] ;
  output \xor_ln117_47_reg_22926_reg[1] ;
  output \xor_ln117_47_reg_22926_reg[4] ;
  output \xor_ln117_47_reg_22926_reg[6] ;
  output \xor_ln117_47_reg_22926_reg[7] ;
  output ap_enable_reg_pp0_iter2_reg_rep_0;
  output [4:0]\reg_1883_reg[7] ;
  output [2:0]\reg_1890_reg[4] ;
  output \ap_CS_fsm_reg[10] ;
  output [6:0]\xor_ln117_237_reg_25053_reg[7] ;
  output [1:0]\reg_1906_reg[1] ;
  output \trunc_ln127_70_reg_23266_reg[2] ;
  output \reg_1820_reg[3] ;
  output \trunc_ln127_74_reg_23288_reg[6] ;
  output \tmp_149_reg_23293_reg[0] ;
  output [0:0]\reg_1896_reg[6]_0 ;
  output \x_assign_150_reg_24911_reg[1] ;
  output \x_assign_126_reg_24535_reg[1] ;
  output \x_assign_151_reg_24917_reg[2] ;
  output \trunc_ln127_219_reg_24573_reg[1] ;
  output \trunc_ln127_250_reg_24901_reg[5] ;
  output \trunc_ln127_239_reg_24761_reg[3] ;
  output \xor_ln117_174_reg_24321_reg[7] ;
  output \xor_ln117_142_reg_23987_reg[7] ;
  output \xor_ln117_142_reg_23987_reg[6] ;
  output \xor_ln117_158_reg_24177_reg[6] ;
  output \trunc_ln127_239_reg_24761_reg[4] ;
  output \trunc_ln127_210_reg_24525_reg[6] ;
  output \trunc_ln127_237_reg_24751_reg[2] ;
  output \trunc_ln127_219_reg_24573_reg[2] ;
  output \trunc_ln127_237_reg_24751_reg[1] ;
  output \trunc_ln127_219_reg_24573_reg[1]_0 ;
  output \xor_ln117_158_reg_24177_reg[1] ;
  output \xor_ln117_142_reg_23987_reg[1] ;
  output \xor_ln117_158_reg_24177_reg[0] ;
  output \x_assign_129_reg_24557_reg[0] ;
  output \xor_ln117_156_reg_24166_reg[7] ;
  output \x_assign_127_reg_24541_reg[7] ;
  output \xor_ln117_140_reg_23977_reg[5] ;
  output \xor_ln117_156_reg_24166_reg[5] ;
  output \xor_ln117_140_reg_23977_reg[4] ;
  output \trunc_ln127_237_reg_24751_reg[2]_0 ;
  output \trunc_ln127_219_reg_24573_reg[2]_0 ;
  output \x_assign_138_reg_24723_reg[0] ;
  output \x_assign_126_reg_24535_reg[0] ;
  output \x_assign_138_reg_24723_reg[1] ;
  output \trunc_ln127_237_reg_24751_reg[1]_0 ;
  output \x_assign_64_reg_23636_reg[5] ;
  output \xor_ln117_61_reg_23026_reg[7] ;
  output \reg_1862_reg[7] ;
  output \reg_1862_reg[6] ;
  output \xor_ln117_61_reg_23026_reg[6] ;
  output \xor_ln117_61_reg_23026_reg[5] ;
  output \trunc_ln127_139_reg_23878_reg[4] ;
  output \x_assign_79_reg_23846_reg[3] ;
  output \x_assign_66_reg_23652_reg[3] ;
  output \trunc_ln127_119_reg_23690_reg[1] ;
  output \x_assign_79_reg_23846_reg[2] ;
  output \x_assign_67_reg_23658_reg[1] ;
  output \xor_ln117_76_reg_23225_reg[1] ;
  output \xor_ln117_76_reg_23225_reg[0] ;
  output \x_assign_67_reg_23658_reg[0] ;
  output \xor_ln117_44_reg_22908_reg[6] ;
  output \xor_ln117_60_reg_23058_reg[6] ;
  output \x_assign_55_reg_23470_reg[0] ;
  output \x_assign_76_reg_23824_reg[2] ;
  output \trunc_ln127_74_reg_23288_reg[0] ;
  output \or_ln127_20_reg_23112_reg[1] ;
  output \xor_ln117_28_reg_22801_reg[4] ;
  output \trunc_ln127_70_reg_23266_reg[1] ;
  output \x_assign_43_reg_23282_reg[0] ;
  output \x_assign_43_reg_23282_reg[1] ;
  output \x_assign_43_reg_23282_reg[1]_0 ;
  output \x_assign_43_reg_23282_reg[2] ;
  output \x_assign_43_reg_23282_reg[3] ;
  output \x_assign_187_reg_25481_reg[0] ;
  output \x_assign_187_reg_25481_reg[1] ;
  output \x_assign_186_reg_25475_reg[2] ;
  output \x_assign_186_reg_25475_reg[3] ;
  output \xor_ln117_219_reg_24855_reg[4] ;
  output \xor_ln117_219_reg_24855_reg[5] ;
  output \x_assign_187_reg_25481_reg[6] ;
  output \x_assign_187_reg_25481_reg[7] ;
  output \xor_ln117_221_reg_24865_reg[0] ;
  output \xor_ln117_221_reg_24865_reg[1] ;
  output \trunc_ln127_314_reg_25487_reg[1] ;
  output \trunc_ln127_314_reg_25487_reg[2] ;
  output \trunc_ln127_310_reg_25465_reg[3] ;
  output \trunc_ln127_310_reg_25465_reg[4] ;
  output \xor_ln117_221_reg_24865_reg[6] ;
  output \xor_ln117_221_reg_24865_reg[7] ;
  output \trunc_ln127_139_reg_23878_reg[3] ;
  output \xor_ln117_78_reg_23235_reg[7] ;
  output \xor_ln117_78_reg_23235_reg[6] ;
  output \xor_ln117_78_reg_23235_reg[5] ;
  output \trunc_ln127_137_reg_23868_reg[5] ;
  output \x_assign_76_reg_23824_reg[3] ;
  output \x_assign_81_reg_23862_reg[1] ;
  output \x_assign_81_reg_23862_reg[0] ;
  output \xor_ln117_190_reg_24463_reg[7] ;
  output \xor_ln117_190_reg_24463_reg[6] ;
  output \trunc_ln127_277_reg_25127_reg[4] ;
  output \trunc_ln127_277_reg_25127_reg[3] ;
  output [1:0]\reg_1896_reg[3] ;
  output \trunc_ln127_279_reg_25137_reg[2] ;
  output \trunc_ln127_279_reg_25137_reg[1] ;
  output \x_assign_162_reg_25099_reg[7] ;
  output \xor_ln117_190_reg_24463_reg[0] ;
  output \xor_ln117_158_reg_24177_reg[7] ;
  output [1:0]q3_reg_4;
  output q3_reg_5;
  output [7:0]\xor_ln117_22_reg_22835_reg[7] ;
  output q3_reg_6;
  output q3_reg_7;
  output q3_reg_8;
  output q3_reg_9;
  output [0:0]q3_reg_10;
  output [0:0]q2_reg_1;
  output q3_reg_11;
  output q3_reg_12;
  output q0_reg_5;
  output [3:0]q0_reg_6;
  output [1:0]q0_reg_7;
  output [1:0]q0_reg_8;
  output [7:0]q3_reg_13;
  output [2:0]q3_reg_14;
  output q3_reg_15;
  output [2:0]q3_reg_16;
  output [4:0]\x_assign_120_reg_24267_reg[5] ;
  output q2_reg_2;
  output [1:0]q2_reg_3;
  output [2:0]q2_reg_4;
  output q2_reg_5;
  output \reg_1870_reg[7] ;
  output \xor_ln117_63_reg_23032_reg[6] ;
  output \x_assign_64_reg_23636_reg[4] ;
  output \trunc_ln127_114_reg_23664_reg[5] ;
  output \x_assign_64_reg_23636_reg[3] ;
  output \x_assign_64_reg_23636_reg[2] ;
  output \x_assign_64_reg_23636_reg[1] ;
  output \xor_ln117_63_reg_23032_reg[0] ;
  output \xor_ln117_188_reg_24457_reg[7] ;
  output \xor_ln117_188_reg_24457_reg[6] ;
  output \xor_ln117_188_reg_24457_reg[5] ;
  output \trunc_ln127_279_reg_25137_reg[5] ;
  output \x_assign_163_reg_25105_reg[3] ;
  output \x_assign_163_reg_25105_reg[2] ;
  output \x_assign_162_reg_25099_reg[1] ;
  output \x_assign_162_reg_25099_reg[0] ;
  output [2:0]q2_reg_6;
  output [7:0]\pt_load_10_reg_22549_reg[7] ;
  output [7:0]q3_reg_17;
  output [7:0]\pt_load_9_reg_22518_reg[7] ;
  output q3_reg_18;
  output \xor_ln117_31_reg_22819_reg[7] ;
  output \xor_ln117_31_reg_22819_reg[6] ;
  output \tmp_149_reg_23293_reg[0]_0 ;
  output \xor_ln117_31_reg_22819_reg[5] ;
  output \trunc_ln127_74_reg_23288_reg[5] ;
  output \xor_ln117_31_reg_22819_reg[4] ;
  output \xor_ln117_31_reg_22819_reg[3] ;
  output \xor_ln117_31_reg_22819_reg[2] ;
  output \xor_ln117_31_reg_22819_reg[1] ;
  output \xor_ln117_31_reg_22819_reg[0] ;
  output \xor_ln117_92_reg_23413_reg[7] ;
  output \xor_ln117_92_reg_23413_reg[6] ;
  output \xor_ln117_92_reg_23413_reg[5] ;
  output \xor_ln117_92_reg_23413_reg[4] ;
  output \x_assign_90_reg_24028_reg[3] ;
  output \x_assign_91_reg_24034_reg[2] ;
  output \x_assign_91_reg_24034_reg[1]_0 ;
  output \x_assign_91_reg_24034_reg[0]_0 ;
  output \tmp_479_reg_24766_reg[0] ;
  output \xor_ln117_156_reg_24166_reg[4] ;
  output [7:0]\pt_load_8_reg_22487_reg[7] ;
  output [1:0]q3_reg_19;
  output [2:0]q3_reg_20;
  output \xor_ln117_45_reg_22914_reg[6] ;
  output \xor_ln117_47_reg_22926_reg[5] ;
  output \x_assign_57_reg_23486_reg[2] ;
  output \xor_ln117_172_reg_24309_reg[7] ;
  output \xor_ln117_172_reg_24309_reg[6] ;
  output \xor_ln117_174_reg_24321_reg[6] ;
  output \xor_ln117_174_reg_24321_reg[5] ;
  output \trunc_ln127_254_reg_24923_reg[6] ;
  output \trunc_ln127_254_reg_24923_reg[5] ;
  output \x_assign_151_reg_24917_reg[3] ;
  output \x_assign_153_reg_24933_reg[3] ;
  output \xor_ln117_174_reg_24321_reg[2] ;
  output \x_assign_150_reg_24911_reg[7] ;
  output \x_assign_153_reg_24933_reg[0] ;
  output \x_assign_150_reg_24911_reg[0] ;
  output \xor_ln117_15_reg_22711_reg[7] ;
  output \xor_ln117_15_reg_22711_reg[6] ;
  output \xor_ln117_15_reg_22711_reg[5] ;
  output \xor_ln117_11_reg_22653_reg[4] ;
  output \x_assign_28_reg_23088_reg[4] ;
  output \x_assign_33_reg_23118_reg[3] ;
  output \x_assign_33_reg_23118_reg[2] ;
  output \xor_ln117_15_reg_22711_reg[1] ;
  output \xor_ln117_15_reg_22711_reg[0] ;
  output \x_assign_127_reg_24541_reg[6] ;
  output \trunc_ln127_210_reg_24525_reg[5] ;
  output [4:0]\reg_1890_reg[7] ;
  output \xor_ln117_206_reg_24682_reg[7] ;
  output \xor_ln117_204_reg_24672_reg[7] ;
  output \x_assign_174_reg_25287_reg[4] ;
  output \xor_ln117_204_reg_24672_reg[6] ;
  output \xor_ln117_206_reg_24682_reg[5] ;
  output \trunc_ln127_294_reg_25299_reg[6] ;
  output \xor_ln117_204_reg_24672_reg[4] ;
  output \xor_ln117_206_reg_24682_reg[4] ;
  output \trunc_ln127_299_reg_25325_reg[2] ;
  output \x_assign_175_reg_25293_reg[3] ;
  output \x_assign_175_reg_25293_reg[2] ;
  output \x_assign_172_reg_25271_reg[2] ;
  output \x_assign_174_reg_25287_reg[7] ;
  output \x_assign_174_reg_25287_reg[1] ;
  output \x_assign_174_reg_25287_reg[6] ;
  output \x_assign_174_reg_25287_reg[0] ;
  output \ap_CS_fsm_reg[14] ;
  output [2:0]x_assign_50_fu_5932_p3;
  output [3:0]q0_reg_9;
  output [1:0]q0_reg_10;
  output \ap_CS_fsm_reg[14]_0 ;
  output \ap_CS_fsm_reg[14]_1 ;
  output \ap_CS_fsm_reg[12]_0 ;
  output q2_reg_7;
  output \ap_CS_fsm_reg[7]_1 ;
  input ap_clk;
  input clefia_s1_ce3;
  input clefia_s1_ce4;
  input [7:0]ADDRBWRADDR;
  input ap_enable_reg_pp0_iter3;
  input [15:0]Q;
  input \reg_1832_reg[0] ;
  input \reg_1832_reg[0]_0 ;
  input \reg_1896_reg[7]_2 ;
  input q2_reg_8;
  input \reg_1839_reg[7]_0 ;
  input \reg_1854_reg[7] ;
  input \reg_1890_reg[0] ;
  input \reg_1890_reg[0]_0 ;
  input ap_enable_reg_pp0_iter2;
  input \reg_1854_reg[7]_0 ;
  input \reg_1854_reg[7]_1 ;
  input \reg_1854_reg[5] ;
  input \reg_1854_reg[5]_0 ;
  input \reg_1854_reg[0] ;
  input \reg_1854_reg[0]_0 ;
  input \reg_1883_reg[0] ;
  input \reg_1820_reg[0] ;
  input \reg_1854_reg[2] ;
  input q2_reg_9;
  input q2_reg_10;
  input q2_reg_11;
  input q2_reg_12;
  input [7:0]\xor_ln117_222_reg_24870_reg[7] ;
  input q2_reg_i_10_0;
  input q0_reg_11;
  input q2_reg_13;
  input q2_reg_14;
  input q2_reg_i_14_0;
  input q2_reg_15;
  input q2_reg_16;
  input q2_reg_i_18_0;
  input q2_reg_17;
  input q2_reg_18;
  input q2_reg_i_22_0;
  input q2_reg_19;
  input q2_reg_20;
  input q2_reg_i_26_0;
  input q2_reg_21;
  input q2_reg_22;
  input q2_reg_i_30_0;
  input q2_reg_23;
  input q2_reg_24;
  input q2_reg_i_34_0;
  input q2_reg_25;
  input q2_reg_26;
  input q2_reg_i_38_0;
  input q2_reg_i_38_1;
  input q2_reg_i_34_1;
  input q2_reg_i_30_1;
  input q2_reg_i_26_1;
  input q2_reg_i_22_1;
  input q2_reg_i_18_1;
  input q2_reg_i_14_1;
  input q2_reg_i_10_1;
  input [7:0]\xor_ln117_252_reg_25236_reg[7] ;
  input q0_reg_12;
  input [7:0]q0_reg_13;
  input q0_reg_14;
  input q0_reg_15;
  input q0_reg_16;
  input q0_reg_17;
  input q2_reg_27;
  input q3_reg_21;
  input q3_reg_22;
  input q3_reg_23;
  input q3_reg_24;
  input q3_reg_25;
  input q3_reg_26;
  input q3_reg_27;
  input q3_reg_28;
  input q3_reg_29;
  input q3_reg_30;
  input q3_reg_31;
  input q3_reg_32;
  input q3_reg_33;
  input q3_reg_34;
  input q3_reg_35;
  input q3_reg_36;
  input [7:0]\xor_ln117_126_reg_23799_reg[7] ;
  input [7:0]\xor_ln117_124_reg_23789_reg[7] ;
  input q0_reg_18;
  input q0_reg_i_65_0;
  input q0_reg_19;
  input q0_reg_i_76_0;
  input q0_reg_i_86_0;
  input q0_reg_i_91_0;
  input q0_reg_i_96_0;
  input q0_reg_i_101_0;
  input [7:0]or_ln127_50_fu_8504_p3;
  input [6:0]or_ln127_49_fu_8498_p3;
  input [7:0]q0_reg_i_115_0;
  input q0_reg_i_43_0;
  input q3_reg_i_22_0;
  input q3_reg_i_22_1;
  input q3_reg_i_30_0;
  input q3_reg_i_30_1;
  input q3_reg_i_34__0_0;
  input q3_reg_i_34__0_1;
  input q3_reg_i_34__0_2;
  input q3_reg_i_38_0;
  input q3_reg_i_38_1;
  input q3_reg_i_38_2;
  input q3_reg_i_43_0;
  input q3_reg_i_43_1;
  input q3_reg_i_43_2;
  input q3_reg_i_46__0_0;
  input q3_reg_i_46__0_1;
  input q3_reg_i_46__0_2;
  input q2_reg_i_38_2;
  input q2_reg_i_38_3;
  input q2_reg_i_34_2;
  input q2_reg_i_34_3;
  input q2_reg_i_30_2;
  input q2_reg_i_26_2;
  input q2_reg_i_26_3;
  input q2_reg_i_22_2;
  input q2_reg_i_18_2;
  input q2_reg_i_18_3;
  input q2_reg_i_14_2;
  input q2_reg_i_14_3;
  input q2_reg_i_10_2;
  input q2_reg_i_38_4;
  input q2_reg_i_38_5;
  input [7:0]\xor_ln117_110_reg_23611_reg[7] ;
  input q2_reg_i_34_4;
  input q2_reg_i_30_3;
  input q2_reg_i_30_4;
  input q2_reg_i_26_4;
  input q2_reg_i_26_5;
  input q2_reg_i_22_3;
  input q2_reg_i_22_4;
  input q2_reg_i_18_4;
  input q2_reg_i_18_5;
  input q2_reg_i_14_4;
  input q2_reg_i_14_5;
  input q2_reg_i_10_3;
  input q2_reg_i_10_4;
  input [3:0]x_assign_75_reg_23550;
  input [7:0]x_assign_73_reg_23518;
  input q3_reg_37;
  input q3_reg_38;
  input q3_reg_39;
  input q3_reg_40;
  input q3_reg_41;
  input q3_reg_42;
  input q3_reg_43;
  input q3_reg_44;
  input q3_reg_45;
  input q3_reg_46;
  input q3_reg_47;
  input q3_reg_48;
  input q3_reg_49;
  input q3_reg_50;
  input q3_reg_51;
  input q3_reg_52;
  input q1_reg_i_63;
  input q3_reg_i_49__0_0;
  input [7:0]\xor_ln117_236_reg_25048_reg[7] ;
  input q3_reg_i_49__0_1;
  input q3_reg_i_45__0_0;
  input q3_reg_i_45__0_1;
  input q3_reg_i_41__0_0;
  input q3_reg_i_41__0_1;
  input q3_reg_i_37_0;
  input q3_reg_i_37_1;
  input q3_reg_i_33_0;
  input q3_reg_i_33_1;
  input q3_reg_i_29__0_0;
  input q3_reg_i_29__0_1;
  input q3_reg_i_25__0_0;
  input q3_reg_i_25__0_1;
  input q3_reg_i_21__0_0;
  input q3_reg_i_21__0_1;
  input q2_reg_28;
  input q2_reg_29;
  input [7:0]\xor_ln117_238_reg_25058_reg[7] ;
  input q2_reg_i_12_0;
  input q2_reg_i_12_1;
  input q2_reg_30;
  input q2_reg_31;
  input q2_reg_i_16_0;
  input q2_reg_i_16_1;
  input q2_reg_32;
  input q2_reg_33;
  input q2_reg_i_20_0;
  input q2_reg_i_20_1;
  input q2_reg_34;
  input q2_reg_35;
  input q2_reg_i_24_0;
  input q2_reg_i_24_1;
  input q2_reg_36;
  input q2_reg_37;
  input q2_reg_i_28_0;
  input q2_reg_i_28_1;
  input q2_reg_38;
  input q2_reg_39;
  input q2_reg_i_32_0;
  input q2_reg_i_32_1;
  input q2_reg_40;
  input q2_reg_41;
  input q2_reg_i_36_0;
  input q2_reg_i_36_1;
  input q2_reg_42;
  input q2_reg_43;
  input q2_reg_i_40_0;
  input q2_reg_i_40_1;
  input q0_reg_20;
  input q0_reg_21;
  input [7:0]\xor_ln117_46_reg_22920_reg[7]_0 ;
  input [7:0]\xor_ln117_94_reg_23423_reg[7] ;
  input [7:0]q3_reg_i_22_2;
  input q3_reg_i_51__0_0;
  input q3_reg_i_22_3;
  input q3_reg_i_27_0;
  input q3_reg_i_38_3;
  input q3_reg_i_51__0_1;
  input q3_reg_i_30_2;
  input q3_reg_i_27_1;
  input [7:0]or_ln127_95_fu_15287_p3;
  input [6:0]or_ln127_96_fu_15293_p3;
  input [7:0]\xor_ln117_268_reg_25424_reg[7] ;
  input [7:0]\xor_ln117_270_reg_25434_reg[7] ;
  input [3:0]x_assign_159_reg_24809;
  input [6:0]x_assign_157_reg_24777;
  input [3:0]or_ln127_104_fu_16425_p3;
  input [3:0]or_ln127_103_fu_16419_p3;
  input [6:0]or_ln127_57_fu_9630_p3;
  input [7:0]or_ln127_58_fu_9636_p3;
  input [7:0]\xor_ln117_142_reg_23987_reg[7]_0 ;
  input q3_reg_i_27_2;
  input q3_reg_i_51__0_2;
  input q3_reg_i_51__0_3;
  input [7:0]x_assign_97_reg_23894;
  input [3:0]x_assign_99_reg_23926;
  input q3_reg_i_34__0_3;
  input q3_reg_i_43_3;
  input q3_reg_i_51__0_4;
  input q3_reg_i_46__0_3;
  input [3:0]x_assign_63_reg_23362;
  input [7:0]x_assign_61_reg_23330;
  input [2:0]q0_reg_i_78_0;
  input [2:0]q0_reg_i_78_1;
  input q0_reg_i_68_0;
  input [4:0]x_assign_50_reg_23158;
  input [7:0]x_assign_49_reg_23142;
  input [7:0]\xor_ln117_277_reg_25696_reg[7] ;
  input q0_reg_i_65_1;
  input q0_reg_i_76_1;
  input q0_reg_i_101_1;
  input [4:0]x_assign_98_reg_23910;
  input [7:0]\xor_ln117_30_reg_22813_reg[7] ;
  input [7:0]\xor_ln117_140_reg_23977_reg[7] ;
  input [7:0]or_ln127_54_fu_10592_p3;
  input [5:0]or_ln127_53_fu_10586_p3;
  input [3:0]or_ln127_52_fu_10580_p3;
  input [6:0]or_ln127_65_fu_10762_p3;
  input [2:0]q0_reg_i_77_0;
  input [2:0]q0_reg_i_77_1;
  input [5:0]x_assign_81_reg_23862;
  input [3:0]\xor_ln117_140_reg_23977_reg[3] ;
  input [3:0]\xor_ln117_140_reg_23977_reg[3]_0 ;
  input [7:0]or_ln127_66_fu_10768_p3;
  input [7:0]\xor_ln117_142_reg_23987_reg[7]_1 ;
  input [7:0]\xor_ln117_142_reg_23987_reg[7]_2 ;
  input [7:0]x_assign_76_reg_23824;
  input [6:0]or_ln127_121_fu_18695_p3;
  input [6:0]or_ln127_122_fu_18701_p3;
  input [3:0]x_assign_183_reg_25185;
  input [6:0]x_assign_181_reg_25153;
  input [5:0]or_ln127_109_fu_18519_p3;
  input [6:0]or_ln127_110_fu_18525_p3;
  input [6:0]x_assign_160_reg_25083;
  input [5:0]x_assign_165_reg_25121;
  input [3:0]or_ln127_119_fu_18683_p3;
  input [0:0]or_ln127_107_fu_18507_p3;
  input [4:0]x_assign_162_reg_25099;
  input [0:0]x_assign_180_reg_25147;
  input [6:0]or_ln127_105_fu_16431_p3;
  input [6:0]or_ln127_106_fu_16437_p3;
  input [5:0]or_ln127_93_fu_16255_p3;
  input [6:0]or_ln127_94_fu_16261_p3;
  input [6:0]x_assign_136_reg_24707;
  input [5:0]x_assign_141_reg_24745;
  input [0:0]or_ln127_91_fu_16243_p3;
  input [4:0]x_assign_138_reg_24723;
  input [0:0]x_assign_156_reg_24771;
  input \xor_ln117_45_reg_22914_reg[3] ;
  input [1:0]\xor_ln117_45_reg_22914_reg[3]_0 ;
  input \xor_ln117_45_reg_22914_reg[3]_1 ;
  input \xor_ln117_46_reg_22920_reg[4] ;
  input \xor_ln117_46_reg_22920_reg[3] ;
  input [7:0]DOBDO;
  input \xor_ln117_45_reg_22914_reg[2] ;
  input \xor_ln117_45_reg_22914_reg[2]_0 ;
  input \xor_ln117_172_reg_24309_reg[2] ;
  input [4:0]\xor_ln117_44_reg_22908_reg[5] ;
  input [3:0]\xor_ln117_44_reg_22908_reg[3] ;
  input [7:0]\xor_ln117_44_reg_22908_reg[7] ;
  input [4:0]x_assign_120_reg_24267;
  input [1:0]\xor_ln117_44_reg_22908_reg[5]_0 ;
  input [4:0]x_assign_86_reg_23722;
  input [7:0]x_assign_85_reg_23706;
  input [3:0]x_assign_87_reg_23738;
  input [7:0]or_ln127_46_fu_9460_p3;
  input [4:0]or_ln127_44_fu_9448_p3;
  input [5:0]or_ln127_45_fu_9454_p3;
  input [5:0]x_assign_69_reg_23674;
  input [7:0]x_assign_64_reg_23636;
  input [2:0]q0_reg_i_77_2;
  input [2:0]q0_reg_i_77_3;
  input [3:0]\xor_ln117_124_reg_23789_reg[3] ;
  input [3:0]\xor_ln117_124_reg_23789_reg[3]_0 ;
  input [3:0]or_ln127_120_fu_18689_p3;
  input [4:0]x_assign_163_reg_25105;
  input [3:0]x_assign_182_reg_25169;
  input [2:0]or_ln127_108_fu_18513_p3;
  input [7:0]\xor_ln117_29_reg_22807_reg[7] ;
  input [0:0]\xor_ln117_60_reg_23058_reg[3] ;
  input [0:0]\xor_ln117_60_reg_23058_reg[3]_0 ;
  input [0:0]\xor_ln117_60_reg_23058_reg[3]_1 ;
  input [0:0]\xor_ln117_60_reg_23058_reg[3]_2 ;
  input [0:0]\xor_ln117_60_reg_23058_reg[3]_3 ;
  input [2:0]\xor_ln117_123_reg_23784_reg[7] ;
  input [0:0]\xor_ln117_123_reg_23784_reg[5] ;
  input [7:0]\xor_ln117_30_reg_22813_reg[7]_0 ;
  input [7:0]or_ln127_10_fu_3386_p3;
  input [6:0]or_ln127_8_fu_3380_p3;
  input [7:0]\xor_ln117_31_reg_22819_reg[7]_0 ;
  input [3:0]x_assign_15_reg_22690;
  input [7:0]x_assign_13_reg_22764;
  input [7:0]\xor_ln117_29_reg_22807_reg[7]_0 ;
  input [2:0]\xor_ln117_29_reg_22807_reg[4] ;
  input [2:0]\xor_ln117_30_reg_22813_reg[3] ;
  input [6:0]or_ln127_41_fu_7366_p3;
  input [7:0]or_ln127_42_fu_7372_p3;
  input [4:0]x_assign_62_reg_23346;
  input [7:0]x_assign_40_reg_23260;
  input [5:0]x_assign_45_reg_23298;
  input [7:0]or_ln127_30_fu_7196_p3;
  input [5:0]or_ln127_29_fu_7190_p3;
  input [7:0]or_ln127_28_fu_7184_p3;
  input [7:0]\xor_ln117_204_reg_24672_reg[7]_0 ;
  input [4:0]\xor_ln117_92_reg_23413_reg[6]_0 ;
  input [3:0]\xor_ln117_91_reg_23408_reg[5]_0 ;
  input [0:0]\xor_ln117_93_reg_23418_reg[4] ;
  input [3:0]\xor_ln117_92_reg_23413_reg[3] ;
  input [3:0]\xor_ln117_92_reg_23413_reg[3]_0 ;
  input [7:0]\xor_ln117_156_reg_24166_reg[7]_0 ;
  input [7:0]x_assign_111_reg_24114;
  input [3:0]x_assign_109_reg_24082;
  input [6:0]or_ln127_71_fu_11882_p3;
  input [7:0]or_ln127_72_fu_11888_p3;
  input [7:0]\xor_ln117_156_reg_24166_reg[7]_1 ;
  input [7:0]\xor_ln117_28_reg_22801_reg[7] ;
  input [5:0]x_assign_90_reg_24028;
  input [7:0]x_assign_91_reg_24034;
  input [5:0]or_ln127_62_fu_11724_p3;
  input [7:0]or_ln127_61_fu_11718_p3;
  input [7:0]\xor_ln117_157_reg_24171_reg[7] ;
  input [7:0]\xor_ln117_157_reg_24171_reg[7]_0 ;
  input [7:0]x_assign_88_reg_24012;
  input [3:0]\xor_ln117_157_reg_24171_reg[5] ;
  input [3:0]\xor_ln117_157_reg_24171_reg[5]_0 ;
  input [3:0]\xor_ln117_157_reg_24171_reg[3] ;
  input [7:0]\xor_ln117_220_reg_24860_reg[7] ;
  input [4:0]x_assign_139_reg_24729;
  input [3:0]x_assign_158_reg_24793;
  input [2:0]or_ln127_92_fu_16249_p3;
  input [7:0]\xor_ln117_297_reg_25617_reg[7] ;
  input [5:0]or_ln127_123_fu_20771_p3;
  input [5:0]or_ln127_124_fu_20777_p3;
  input [5:0]x_assign_184_reg_25459;
  input [5:0]x_assign_189_reg_25497;
  input [1:0]or_ln127_125_fu_20783_p3;
  input [5:0]x_assign_187_reg_25481;
  input [7:0]\xor_ln117_28_reg_22801_reg[7]_0 ;
  input \xor_ln117_46_reg_22920_reg[5] ;
  input [7:0]\xor_ln117_91_reg_23408_reg[7]_0 ;
  input [7:0]\xor_ln117_155_reg_24160_reg[7] ;
  input [5:0]x_assign_186_reg_25475;
  input [7:0]\xor_ln117_295_reg_25607_reg[7] ;
  input [1:0]or_ln127_126_fu_20789_p3;
  input [4:0]x_assign_74_reg_23534;
  input [1:0]\xor_ln117_109_reg_23606_reg[7]_0 ;
  input [6:0]x_assign_52_reg_23448;
  input [3:0]or_ln127_36_fu_8316_p3;
  input [4:0]x_assign_57_reg_23486;
  input [4:0]or_ln127_37_fu_8322_p3;
  input [6:0]or_ln127_38_fu_8328_p3;
  input [2:0]q0_reg_i_214_0;
  input [2:0]q0_reg_i_214_1;
  input [0:0]\xor_ln117_109_reg_23606_reg[2] ;
  input [7:0]\xor_ln117_173_reg_24315_reg[7] ;
  input [5:0]or_ln127_67_fu_12607_p3;
  input [7:0]or_ln127_68_fu_12613_p3;
  input [5:0]x_assign_100_reg_24188;
  input [7:0]x_assign_105_reg_24226;
  input [6:0]or_ln127_113_fu_17563_p3;
  input [4:0]x_assign_168_reg_24959;
  input [7:0]or_ln127_111_fu_17551_p3;
  input [3:0]x_assign_171_reg_24997;
  input [7:0]x_assign_150_reg_24911;
  input [5:0]x_assign_151_reg_24917;
  input [5:0]or_ln127_101_fu_17387_p3;
  input [3:0]or_ln127_99_fu_17375_p3;
  input [5:0]x_assign_153_reg_24933;
  input [6:0]or_ln127_112_fu_17557_p3;
  input [1:0]or_ln127_100_fu_17381_p3;
  input [3:0]\xor_ln117_236_reg_25048_reg[5] ;
  input [2:0]q0_reg_i_145_0;
  input [2:0]q0_reg_i_224_0;
  input [3:0]\xor_ln117_238_reg_25058_reg[3] ;
  input [7:0]\xor_ln117_277_reg_25696_reg[7]_0 ;
  input [7:0]or_ln127_131_fu_21579_p3;
  input [5:0]or_ln127_132_fu_21585_p3;
  input [5:0]x_assign_201_reg_25665;
  input [1:0]or_ln127_133_fu_21591_p3;
  input [3:0]q0_reg_i_44_0;
  input [5:0]x_assign_199_reg_25649;
  input [1:0]\xor_ln117_107_reg_23596_reg[6]_0 ;
  input [0:0]\xor_ln117_107_reg_23596_reg[0] ;
  input [0:0]\xor_ln117_107_reg_23596_reg[0]_0 ;
  input [7:0]\xor_ln117_171_reg_24303_reg[7] ;
  input [5:0]x_assign_102_reg_24204;
  input [1:0]or_ln127_70_fu_12625_p3;
  input [3:0]\xor_ln117_171_reg_24303_reg[3] ;
  input [7:0]x_assign_198_reg_25643;
  input [6:0]or_ln127_33_fu_6234_p3;
  input [7:0]or_ln127_34_fu_6240_p3;
  input [3:0]x_assign_51_reg_23174;
  input [7:0]\xor_ln117_78_reg_23235_reg[7]_0 ;
  input [7:0]x_assign_28_reg_23088;
  input [5:0]x_assign_33_reg_23118;
  input [5:0]or_ln127_21_reg_23124;
  input [7:0]or_ln127_22_reg_23130;
  input [2:0]\xor_ln117_76_reg_23225_reg[4] ;
  input [2:0]\xor_ln117_76_reg_23225_reg[4]_0 ;
  input [0:0]\xor_ln117_76_reg_23225_reg[4]_1 ;
  input [2:0]or_ln127_20_reg_23112;
  input [0:0]\xor_ln117_77_reg_23230_reg[1] ;
  input [4:0]x_assign_144_reg_24583;
  input [6:0]or_ln127_97_fu_15299_p3;
  input [3:0]x_assign_147_reg_24621;
  input [5:0]x_assign_127_reg_24541;
  input [7:0]x_assign_126_reg_24535;
  input [7:0]\xor_ln117_204_reg_24672_reg[7]_1 ;
  input [5:0]or_ln127_85_fu_15123_p3;
  input [7:0]\xor_ln117_206_reg_24682_reg[7]_0 ;
  input [3:0]or_ln127_83_fu_15111_p3;
  input [5:0]x_assign_129_reg_24557;
  input [1:0]or_ln127_84_fu_15117_p3;
  input [3:0]\xor_ln117_204_reg_24672_reg[5] ;
  input [2:0]q0_reg_i_39_0;
  input [2:0]q0_reg_i_223_0;
  input [3:0]\xor_ln117_206_reg_24682_reg[3] ;
  input [0:0]x_assign_146_reg_24605;
  input [6:0]or_ln127_129_fu_19827_p3;
  input [4:0]x_assign_192_reg_25340;
  input [7:0]or_ln127_127_fu_19815_p3;
  input [3:0]x_assign_195_reg_25378;
  input [6:0]or_ln127_128_fu_19821_p3;
  input [7:0]\xor_ln117_270_reg_25434_reg[7]_0 ;
  input [7:0]\xor_ln117_270_reg_25434_reg[7]_1 ;
  input [3:0]or_ln127_115_fu_19639_p3;
  input [5:0]x_assign_177_reg_25309;
  input [5:0]or_ln127_117_fu_19651_p3;
  input [7:0]x_assign_174_reg_25287;
  input [7:0]\xor_ln117_268_reg_25424_reg[7]_0 ;
  input [5:0]x_assign_175_reg_25293;
  input [3:0]\xor_ln117_270_reg_25434_reg[5] ;
  input [1:0]or_ln127_116_fu_19645_p3;
  input [2:0]q0_reg_i_40_0;
  input [2:0]\xor_ln117_270_reg_25434_reg[3] ;
  input [3:0]\xor_ln117_270_reg_25434_reg[3]_0 ;
  input [0:0]x_assign_194_reg_25362;
  input [0:0]\xor_ln117_75_reg_23220_reg[7] ;
  input q0_reg_i_65_2;
  input q0_reg_i_76_2;
  input q0_reg_i_77_4;
  input q0_reg_i_86_1;
  input q0_reg_i_91_1;
  input q0_reg_i_96_1;
  input q0_reg_i_101_2;
  input q3_reg_i_30_3;
  input q3_reg_i_34__0_4;
  input q3_reg_i_43_4;
  input q3_reg_i_46__0_4;
  input [0:0]x_assign_170_reg_24981;
  input [7:0]q0_reg_22;

  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [15:0]Q;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[14]_1 ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_rep__0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg_rep;
  wire ap_enable_reg_pp0_iter2_reg_rep_0;
  wire ap_enable_reg_pp0_iter3;
  wire clefia_s0_ce0;
  wire clefia_s1_ce2;
  wire clefia_s1_ce3;
  wire clefia_s1_ce4;
  wire [3:2]clefia_s1_q4;
  wire [1:0]or_ln127_100_fu_17381_p3;
  wire [5:0]or_ln127_101_fu_17387_p3;
  wire [3:0]or_ln127_103_fu_16419_p3;
  wire [3:0]or_ln127_104_fu_16425_p3;
  wire [6:0]or_ln127_105_fu_16431_p3;
  wire [6:0]or_ln127_106_fu_16437_p3;
  wire [0:0]or_ln127_107_fu_18507_p3;
  wire [2:0]or_ln127_108_fu_18513_p3;
  wire [5:0]or_ln127_109_fu_18519_p3;
  wire [7:0]or_ln127_10_fu_3386_p3;
  wire [6:0]or_ln127_110_fu_18525_p3;
  wire [7:0]or_ln127_111_fu_17551_p3;
  wire [6:0]or_ln127_112_fu_17557_p3;
  wire [6:0]or_ln127_113_fu_17563_p3;
  wire [3:0]or_ln127_115_fu_19639_p3;
  wire [1:0]or_ln127_116_fu_19645_p3;
  wire [5:0]or_ln127_117_fu_19651_p3;
  wire [3:0]or_ln127_119_fu_18683_p3;
  wire [3:0]or_ln127_120_fu_18689_p3;
  wire [6:0]or_ln127_121_fu_18695_p3;
  wire [6:0]or_ln127_122_fu_18701_p3;
  wire [5:0]or_ln127_123_fu_20771_p3;
  wire [5:0]or_ln127_124_fu_20777_p3;
  wire [1:0]or_ln127_125_fu_20783_p3;
  wire [1:0]or_ln127_126_fu_20789_p3;
  wire [7:0]or_ln127_127_fu_19815_p3;
  wire [6:0]or_ln127_128_fu_19821_p3;
  wire [6:0]or_ln127_129_fu_19827_p3;
  wire [7:0]or_ln127_131_fu_21579_p3;
  wire [5:0]or_ln127_132_fu_21585_p3;
  wire [1:0]or_ln127_133_fu_21591_p3;
  wire [2:0]or_ln127_20_reg_23112;
  wire \or_ln127_20_reg_23112_reg[1] ;
  wire [5:0]or_ln127_21_reg_23124;
  wire [7:0]or_ln127_22_reg_23130;
  wire [7:0]or_ln127_28_fu_7184_p3;
  wire [5:0]or_ln127_29_fu_7190_p3;
  wire [7:0]or_ln127_30_fu_7196_p3;
  wire [6:0]or_ln127_33_fu_6234_p3;
  wire [7:0]or_ln127_34_fu_6240_p3;
  wire [3:0]or_ln127_36_fu_8316_p3;
  wire [4:0]or_ln127_37_fu_8322_p3;
  wire [6:0]or_ln127_38_fu_8328_p3;
  wire [6:0]or_ln127_41_fu_7366_p3;
  wire [7:0]or_ln127_42_fu_7372_p3;
  wire [4:0]or_ln127_44_fu_9448_p3;
  wire [5:0]or_ln127_45_fu_9454_p3;
  wire [7:0]or_ln127_46_fu_9460_p3;
  wire [6:0]or_ln127_49_fu_8498_p3;
  wire [7:0]or_ln127_50_fu_8504_p3;
  wire [3:0]or_ln127_52_fu_10580_p3;
  wire [5:0]or_ln127_53_fu_10586_p3;
  wire [7:0]or_ln127_54_fu_10592_p3;
  wire [6:0]or_ln127_57_fu_9630_p3;
  wire [7:0]or_ln127_58_fu_9636_p3;
  wire [7:0]or_ln127_61_fu_11718_p3;
  wire [5:0]or_ln127_62_fu_11724_p3;
  wire [6:0]or_ln127_65_fu_10762_p3;
  wire [7:0]or_ln127_66_fu_10768_p3;
  wire [5:0]or_ln127_67_fu_12607_p3;
  wire [7:0]or_ln127_68_fu_12613_p3;
  wire [1:0]or_ln127_70_fu_12625_p3;
  wire [6:0]or_ln127_71_fu_11882_p3;
  wire [7:0]or_ln127_72_fu_11888_p3;
  wire [3:0]or_ln127_83_fu_15111_p3;
  wire [1:0]or_ln127_84_fu_15117_p3;
  wire [5:0]or_ln127_85_fu_15123_p3;
  wire [6:0]or_ln127_8_fu_3380_p3;
  wire [0:0]or_ln127_91_fu_16243_p3;
  wire [2:0]or_ln127_92_fu_16249_p3;
  wire [5:0]or_ln127_93_fu_16255_p3;
  wire [6:0]or_ln127_94_fu_16261_p3;
  wire [7:0]or_ln127_95_fu_15287_p3;
  wire [6:0]or_ln127_96_fu_15293_p3;
  wire [6:0]or_ln127_97_fu_15299_p3;
  wire [3:0]or_ln127_99_fu_17375_p3;
  wire [7:0]\pt_load_10_reg_22549_reg[7] ;
  wire [7:0]\pt_load_8_reg_22487_reg[7] ;
  wire [7:0]\pt_load_9_reg_22518_reg[7] ;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [1:0]q0_reg_10;
  wire q0_reg_11;
  wire q0_reg_12;
  wire [7:0]q0_reg_13;
  wire q0_reg_14;
  wire q0_reg_15;
  wire q0_reg_16;
  wire q0_reg_17;
  wire q0_reg_18;
  wire q0_reg_19;
  wire [7:0]q0_reg_2;
  wire q0_reg_20;
  wire q0_reg_21;
  wire [7:0]q0_reg_22;
  wire [7:0]q0_reg_3;
  wire [7:0]q0_reg_4;
  wire q0_reg_5;
  wire [3:0]q0_reg_6;
  wire [1:0]q0_reg_7;
  wire [1:0]q0_reg_8;
  wire [3:0]q0_reg_9;
  wire q0_reg_i_100_n_0;
  wire q0_reg_i_101_0;
  wire q0_reg_i_101_1;
  wire q0_reg_i_101_2;
  wire q0_reg_i_101_n_0;
  wire q0_reg_i_103_n_0;
  wire q0_reg_i_10_n_0;
  wire q0_reg_i_110_n_0;
  wire q0_reg_i_111_n_0;
  wire q0_reg_i_112_n_0;
  wire q0_reg_i_114_n_0;
  wire [7:0]q0_reg_i_115_0;
  wire q0_reg_i_115_n_0;
  wire q0_reg_i_116_n_0;
  wire q0_reg_i_118_n_0;
  wire q0_reg_i_119_n_0;
  wire q0_reg_i_11_n_0;
  wire q0_reg_i_121_n_0;
  wire q0_reg_i_123_n_0;
  wire q0_reg_i_124_n_0;
  wire q0_reg_i_125_n_0;
  wire q0_reg_i_126_n_0;
  wire q0_reg_i_127_n_0;
  wire q0_reg_i_128_n_0;
  wire q0_reg_i_129_n_0;
  wire q0_reg_i_12_n_0;
  wire q0_reg_i_131_n_0;
  wire q0_reg_i_132_n_0;
  wire q0_reg_i_134_n_0;
  wire q0_reg_i_135_n_0;
  wire q0_reg_i_136_n_0;
  wire q0_reg_i_137_n_0;
  wire q0_reg_i_138_n_0;
  wire q0_reg_i_139_n_0;
  wire q0_reg_i_13_n_0;
  wire q0_reg_i_140_n_0;
  wire q0_reg_i_141_n_0;
  wire q0_reg_i_142_n_0;
  wire q0_reg_i_144_n_0;
  wire [2:0]q0_reg_i_145_0;
  wire q0_reg_i_145_n_0;
  wire q0_reg_i_146_n_0;
  wire q0_reg_i_147_n_0;
  wire q0_reg_i_148_n_0;
  wire q0_reg_i_149_n_0;
  wire q0_reg_i_14_n_0;
  wire q0_reg_i_150_n_0;
  wire q0_reg_i_151_n_0;
  wire q0_reg_i_152_n_0;
  wire q0_reg_i_153_n_0;
  wire q0_reg_i_154_n_0;
  wire q0_reg_i_155_n_0;
  wire q0_reg_i_156_n_0;
  wire q0_reg_i_157_n_0;
  wire q0_reg_i_158_n_0;
  wire q0_reg_i_159_n_0;
  wire q0_reg_i_15_n_0;
  wire q0_reg_i_160_n_0;
  wire q0_reg_i_161_n_0;
  wire q0_reg_i_162_n_0;
  wire q0_reg_i_163_n_0;
  wire q0_reg_i_164_n_0;
  wire q0_reg_i_165_n_0;
  wire q0_reg_i_166_n_0;
  wire q0_reg_i_167_n_0;
  wire q0_reg_i_168_n_0;
  wire q0_reg_i_169_n_0;
  wire q0_reg_i_16_n_0;
  wire q0_reg_i_170_n_0;
  wire q0_reg_i_171_n_0;
  wire q0_reg_i_172_n_0;
  wire q0_reg_i_173_n_0;
  wire q0_reg_i_174_n_0;
  wire q0_reg_i_175_n_0;
  wire q0_reg_i_176_n_0;
  wire q0_reg_i_177_n_0;
  wire q0_reg_i_178_n_0;
  wire q0_reg_i_179_n_0;
  wire q0_reg_i_17_n_0;
  wire q0_reg_i_180_n_0;
  wire q0_reg_i_181_n_0;
  wire q0_reg_i_182_n_0;
  wire q0_reg_i_184_n_0;
  wire q0_reg_i_185_n_0;
  wire q0_reg_i_186_n_0;
  wire q0_reg_i_187_n_0;
  wire q0_reg_i_188_n_0;
  wire q0_reg_i_189_n_0;
  wire q0_reg_i_18_n_0;
  wire q0_reg_i_190_n_0;
  wire q0_reg_i_191_n_0;
  wire q0_reg_i_192_n_0;
  wire q0_reg_i_193_n_0;
  wire q0_reg_i_194_n_0;
  wire q0_reg_i_195_n_0;
  wire q0_reg_i_196_n_0;
  wire q0_reg_i_197_n_0;
  wire q0_reg_i_198_n_0;
  wire q0_reg_i_199_n_0;
  wire q0_reg_i_19_n_0;
  wire q0_reg_i_200_n_0;
  wire q0_reg_i_201_n_0;
  wire q0_reg_i_202_n_0;
  wire q0_reg_i_203_n_0;
  wire q0_reg_i_204_n_0;
  wire q0_reg_i_205_n_0;
  wire q0_reg_i_206_n_0;
  wire q0_reg_i_207_n_0;
  wire q0_reg_i_208_n_0;
  wire q0_reg_i_209_n_0;
  wire q0_reg_i_20_n_0;
  wire q0_reg_i_210_n_0;
  wire q0_reg_i_211_n_0;
  wire q0_reg_i_212_n_0;
  wire q0_reg_i_213_n_0;
  wire [2:0]q0_reg_i_214_0;
  wire [2:0]q0_reg_i_214_1;
  wire q0_reg_i_214_n_0;
  wire q0_reg_i_215_n_0;
  wire q0_reg_i_216_n_0;
  wire q0_reg_i_217_n_0;
  wire q0_reg_i_218_n_0;
  wire q0_reg_i_219_n_0;
  wire q0_reg_i_21_n_0;
  wire q0_reg_i_220_n_0;
  wire q0_reg_i_221_n_0;
  wire q0_reg_i_222_n_0;
  wire [2:0]q0_reg_i_223_0;
  wire q0_reg_i_223_n_0;
  wire [2:0]q0_reg_i_224_0;
  wire q0_reg_i_224_n_0;
  wire q0_reg_i_225_n_0;
  wire q0_reg_i_226_n_0;
  wire q0_reg_i_227_n_0;
  wire q0_reg_i_228_n_0;
  wire q0_reg_i_229_n_0;
  wire q0_reg_i_22_n_0;
  wire q0_reg_i_230_n_0;
  wire q0_reg_i_231_n_0;
  wire q0_reg_i_232_n_0;
  wire q0_reg_i_233_n_0;
  wire q0_reg_i_234_n_0;
  wire q0_reg_i_235_n_0;
  wire q0_reg_i_236_n_0;
  wire q0_reg_i_237_n_0;
  wire q0_reg_i_238_n_0;
  wire q0_reg_i_239_n_0;
  wire q0_reg_i_240_n_0;
  wire q0_reg_i_241_n_0;
  wire q0_reg_i_242_n_0;
  wire q0_reg_i_243_n_0;
  wire q0_reg_i_244_n_0;
  wire q0_reg_i_245_n_0;
  wire q0_reg_i_246_n_0;
  wire q0_reg_i_247_n_0;
  wire q0_reg_i_248_n_0;
  wire q0_reg_i_249_n_0;
  wire q0_reg_i_24_n_0;
  wire q0_reg_i_250_n_0;
  wire q0_reg_i_251_n_0;
  wire q0_reg_i_252_n_0;
  wire q0_reg_i_253_n_0;
  wire q0_reg_i_254_n_0;
  wire q0_reg_i_255_n_0;
  wire q0_reg_i_256_n_0;
  wire q0_reg_i_257_n_0;
  wire q0_reg_i_258_n_0;
  wire q0_reg_i_259_n_0;
  wire q0_reg_i_25_n_0;
  wire q0_reg_i_260_n_0;
  wire q0_reg_i_261_n_0;
  wire q0_reg_i_262_n_0;
  wire q0_reg_i_263_n_0;
  wire q0_reg_i_264_n_0;
  wire q0_reg_i_265_n_0;
  wire q0_reg_i_266_n_0;
  wire q0_reg_i_267_n_0;
  wire q0_reg_i_268_n_0;
  wire q0_reg_i_269_n_0;
  wire q0_reg_i_26_n_0;
  wire q0_reg_i_270_n_0;
  wire q0_reg_i_271_n_0;
  wire q0_reg_i_272_n_0;
  wire q0_reg_i_273_n_0;
  wire q0_reg_i_274_n_0;
  wire q0_reg_i_275_n_0;
  wire q0_reg_i_276_n_0;
  wire q0_reg_i_277_n_0;
  wire q0_reg_i_278_n_0;
  wire q0_reg_i_279_n_0;
  wire q0_reg_i_27_n_0;
  wire q0_reg_i_280_n_0;
  wire q0_reg_i_281_n_0;
  wire q0_reg_i_282_n_0;
  wire q0_reg_i_283_n_0;
  wire q0_reg_i_284_n_0;
  wire q0_reg_i_285_n_0;
  wire q0_reg_i_286_n_0;
  wire q0_reg_i_287_n_0;
  wire q0_reg_i_288_n_0;
  wire q0_reg_i_289_n_0;
  wire q0_reg_i_28_n_0;
  wire q0_reg_i_290_n_0;
  wire q0_reg_i_291_n_0;
  wire q0_reg_i_292_n_0;
  wire q0_reg_i_293_n_0;
  wire q0_reg_i_294_n_0;
  wire q0_reg_i_295_n_0;
  wire q0_reg_i_296_n_0;
  wire q0_reg_i_297_n_0;
  wire q0_reg_i_298_n_0;
  wire q0_reg_i_299_n_0;
  wire q0_reg_i_29_n_0;
  wire q0_reg_i_2_n_0;
  wire q0_reg_i_300_n_0;
  wire q0_reg_i_301_n_0;
  wire q0_reg_i_302_n_0;
  wire q0_reg_i_303_n_0;
  wire q0_reg_i_304_n_0;
  wire q0_reg_i_305_n_0;
  wire q0_reg_i_306_n_0;
  wire q0_reg_i_307_n_0;
  wire q0_reg_i_308_n_0;
  wire q0_reg_i_309_n_0;
  wire q0_reg_i_30_n_0;
  wire q0_reg_i_310_n_0;
  wire q0_reg_i_311_n_0;
  wire q0_reg_i_312_n_0;
  wire q0_reg_i_313_n_0;
  wire q0_reg_i_314_n_0;
  wire q0_reg_i_315_n_0;
  wire q0_reg_i_316_n_0;
  wire q0_reg_i_317_n_0;
  wire q0_reg_i_318_n_0;
  wire q0_reg_i_319_n_0;
  wire q0_reg_i_31_n_0;
  wire q0_reg_i_320_n_0;
  wire q0_reg_i_321_n_0;
  wire q0_reg_i_322_n_0;
  wire q0_reg_i_323_n_0;
  wire q0_reg_i_324_n_0;
  wire q0_reg_i_325_n_0;
  wire q0_reg_i_326_n_0;
  wire q0_reg_i_327_n_0;
  wire q0_reg_i_328_n_0;
  wire q0_reg_i_329_n_0;
  wire q0_reg_i_32_n_0;
  wire q0_reg_i_330_n_0;
  wire q0_reg_i_331_n_0;
  wire q0_reg_i_332_n_0;
  wire q0_reg_i_333_n_0;
  wire q0_reg_i_334_n_0;
  wire q0_reg_i_335_n_0;
  wire q0_reg_i_336_n_0;
  wire q0_reg_i_337_n_0;
  wire q0_reg_i_33_n_0;
  wire q0_reg_i_34_n_0;
  wire q0_reg_i_35_n_0;
  wire q0_reg_i_36_n_0;
  wire q0_reg_i_37_n_0;
  wire q0_reg_i_38_n_0;
  wire [2:0]q0_reg_i_39_0;
  wire q0_reg_i_39_n_0;
  wire q0_reg_i_3_n_0;
  wire [2:0]q0_reg_i_40_0;
  wire q0_reg_i_40_n_0;
  wire q0_reg_i_41_n_0;
  wire q0_reg_i_42_n_0;
  wire q0_reg_i_43_0;
  wire q0_reg_i_43_n_0;
  wire [3:0]q0_reg_i_44_0;
  wire q0_reg_i_44_n_0;
  wire q0_reg_i_45_n_0;
  wire q0_reg_i_46_n_0;
  wire q0_reg_i_47_n_0;
  wire q0_reg_i_48_n_0;
  wire q0_reg_i_49_n_0;
  wire q0_reg_i_4_n_0;
  wire q0_reg_i_50_n_0;
  wire q0_reg_i_51_n_0;
  wire q0_reg_i_52_n_0;
  wire q0_reg_i_53_n_0;
  wire q0_reg_i_54_n_0;
  wire q0_reg_i_55_n_0;
  wire q0_reg_i_56_n_0;
  wire q0_reg_i_57_n_0;
  wire q0_reg_i_58_n_0;
  wire q0_reg_i_59_n_0;
  wire q0_reg_i_5_n_0;
  wire q0_reg_i_60_n_0;
  wire q0_reg_i_61_n_0;
  wire q0_reg_i_62_n_0;
  wire q0_reg_i_63_n_0;
  wire q0_reg_i_64_n_0;
  wire q0_reg_i_65_0;
  wire q0_reg_i_65_1;
  wire q0_reg_i_65_2;
  wire q0_reg_i_65_n_0;
  wire q0_reg_i_66_n_0;
  wire q0_reg_i_68_0;
  wire q0_reg_i_68_n_0;
  wire q0_reg_i_69_n_0;
  wire q0_reg_i_6_n_0;
  wire q0_reg_i_71_n_0;
  wire q0_reg_i_72_n_0;
  wire q0_reg_i_73_n_0;
  wire q0_reg_i_74_n_0;
  wire q0_reg_i_75_n_0;
  wire q0_reg_i_76_0;
  wire q0_reg_i_76_1;
  wire q0_reg_i_76_2;
  wire q0_reg_i_76_n_0;
  wire [2:0]q0_reg_i_77_0;
  wire [2:0]q0_reg_i_77_1;
  wire [2:0]q0_reg_i_77_2;
  wire [2:0]q0_reg_i_77_3;
  wire q0_reg_i_77_4;
  wire q0_reg_i_77_n_0;
  wire [2:0]q0_reg_i_78_0;
  wire [2:0]q0_reg_i_78_1;
  wire q0_reg_i_78_n_0;
  wire q0_reg_i_79_n_0;
  wire q0_reg_i_7_n_0;
  wire q0_reg_i_80_n_0;
  wire q0_reg_i_81_n_0;
  wire q0_reg_i_82_n_0;
  wire q0_reg_i_83_n_0;
  wire q0_reg_i_84_n_0;
  wire q0_reg_i_85_n_0;
  wire q0_reg_i_86_0;
  wire q0_reg_i_86_1;
  wire q0_reg_i_86_n_0;
  wire q0_reg_i_87_n_0;
  wire q0_reg_i_88_n_0;
  wire q0_reg_i_89_n_0;
  wire q0_reg_i_8_n_0;
  wire q0_reg_i_90_n_0;
  wire q0_reg_i_91_0;
  wire q0_reg_i_91_1;
  wire q0_reg_i_91_n_0;
  wire q0_reg_i_92_n_0;
  wire q0_reg_i_93_n_0;
  wire q0_reg_i_94_n_0;
  wire q0_reg_i_95_n_0;
  wire q0_reg_i_96_0;
  wire q0_reg_i_96_1;
  wire q0_reg_i_96_n_0;
  wire q0_reg_i_97_n_0;
  wire q0_reg_i_98_n_0;
  wire q0_reg_i_99_n_0;
  wire q0_reg_i_9_n_0;
  wire q1_reg_i_258_n_0;
  wire q1_reg_i_259_n_0;
  wire q1_reg_i_63;
  wire [7:0]q2_reg_0;
  wire [0:0]q2_reg_1;
  wire q2_reg_10;
  wire q2_reg_11;
  wire q2_reg_12;
  wire q2_reg_13;
  wire q2_reg_14;
  wire q2_reg_15;
  wire q2_reg_16;
  wire q2_reg_17;
  wire q2_reg_18;
  wire q2_reg_19;
  wire q2_reg_2;
  wire q2_reg_20;
  wire q2_reg_21;
  wire q2_reg_22;
  wire q2_reg_23;
  wire q2_reg_24;
  wire q2_reg_25;
  wire q2_reg_26;
  wire q2_reg_27;
  wire q2_reg_28;
  wire q2_reg_29;
  wire [1:0]q2_reg_3;
  wire q2_reg_30;
  wire q2_reg_31;
  wire q2_reg_32;
  wire q2_reg_33;
  wire q2_reg_34;
  wire q2_reg_35;
  wire q2_reg_36;
  wire q2_reg_37;
  wire q2_reg_38;
  wire q2_reg_39;
  wire [2:0]q2_reg_4;
  wire q2_reg_40;
  wire q2_reg_41;
  wire q2_reg_42;
  wire q2_reg_43;
  wire q2_reg_5;
  wire [2:0]q2_reg_6;
  wire q2_reg_7;
  wire q2_reg_8;
  wire q2_reg_9;
  wire q2_reg_i_10_0;
  wire q2_reg_i_10_1;
  wire q2_reg_i_10_2;
  wire q2_reg_i_10_3;
  wire q2_reg_i_10_4;
  wire q2_reg_i_10_n_0;
  wire q2_reg_i_12_0;
  wire q2_reg_i_12_1;
  wire q2_reg_i_12_n_0;
  wire q2_reg_i_14_0;
  wire q2_reg_i_14_1;
  wire q2_reg_i_14_2;
  wire q2_reg_i_14_3;
  wire q2_reg_i_14_4;
  wire q2_reg_i_14_5;
  wire q2_reg_i_14_n_0;
  wire q2_reg_i_16_0;
  wire q2_reg_i_16_1;
  wire q2_reg_i_16_n_0;
  wire q2_reg_i_18_0;
  wire q2_reg_i_18_1;
  wire q2_reg_i_18_2;
  wire q2_reg_i_18_3;
  wire q2_reg_i_18_4;
  wire q2_reg_i_18_5;
  wire q2_reg_i_18_n_0;
  wire q2_reg_i_20_0;
  wire q2_reg_i_20_1;
  wire q2_reg_i_20_n_0;
  wire q2_reg_i_22_0;
  wire q2_reg_i_22_1;
  wire q2_reg_i_22_2;
  wire q2_reg_i_22_3;
  wire q2_reg_i_22_4;
  wire q2_reg_i_22_n_0;
  wire q2_reg_i_24_0;
  wire q2_reg_i_24_1;
  wire q2_reg_i_24_n_0;
  wire q2_reg_i_26_0;
  wire q2_reg_i_26_1;
  wire q2_reg_i_26_2;
  wire q2_reg_i_26_3;
  wire q2_reg_i_26_4;
  wire q2_reg_i_26_5;
  wire q2_reg_i_26_n_0;
  wire q2_reg_i_28_0;
  wire q2_reg_i_28_1;
  wire q2_reg_i_28_n_0;
  wire q2_reg_i_2_n_0;
  wire q2_reg_i_30_0;
  wire q2_reg_i_30_1;
  wire q2_reg_i_30_2;
  wire q2_reg_i_30_3;
  wire q2_reg_i_30_4;
  wire q2_reg_i_30_n_0;
  wire q2_reg_i_32_0;
  wire q2_reg_i_32_1;
  wire q2_reg_i_32_n_0;
  wire q2_reg_i_34_0;
  wire q2_reg_i_34_1;
  wire q2_reg_i_34_2;
  wire q2_reg_i_34_3;
  wire q2_reg_i_34_4;
  wire q2_reg_i_34_n_0;
  wire q2_reg_i_36_0;
  wire q2_reg_i_36_1;
  wire q2_reg_i_36_n_0;
  wire q2_reg_i_38_0;
  wire q2_reg_i_38_1;
  wire q2_reg_i_38_2;
  wire q2_reg_i_38_3;
  wire q2_reg_i_38_4;
  wire q2_reg_i_38_5;
  wire q2_reg_i_38_n_0;
  wire q2_reg_i_3_n_0;
  wire q2_reg_i_40_0;
  wire q2_reg_i_40_1;
  wire q2_reg_i_40_n_0;
  wire q2_reg_i_42_n_0;
  wire q2_reg_i_43_n_0;
  wire q2_reg_i_44_n_0;
  wire q2_reg_i_45_n_0;
  wire q2_reg_i_46_n_0;
  wire q2_reg_i_47_n_0;
  wire q2_reg_i_48_n_0;
  wire q2_reg_i_49_n_0;
  wire q2_reg_i_4_n_0;
  wire q2_reg_i_50_n_0;
  wire q2_reg_i_51_n_0;
  wire q2_reg_i_52_n_0;
  wire q2_reg_i_53_n_0;
  wire q2_reg_i_54_n_0;
  wire q2_reg_i_55_n_0;
  wire q2_reg_i_56_n_0;
  wire q2_reg_i_57_n_0;
  wire q2_reg_i_58_n_0;
  wire q2_reg_i_59_n_0;
  wire q2_reg_i_5_n_0;
  wire q2_reg_i_60_n_0;
  wire q2_reg_i_61_n_0;
  wire q2_reg_i_62_n_0;
  wire q2_reg_i_63_n_0;
  wire q2_reg_i_64_n_0;
  wire q2_reg_i_65_n_0;
  wire q2_reg_i_66_n_0;
  wire q2_reg_i_67_n_0;
  wire q2_reg_i_68_n_0;
  wire q2_reg_i_69_n_0;
  wire q2_reg_i_6_n_0;
  wire q2_reg_i_70_n_0;
  wire q2_reg_i_71_n_0;
  wire q2_reg_i_72_n_0;
  wire q2_reg_i_73_n_0;
  wire q2_reg_i_74_n_0;
  wire q2_reg_i_75_n_0;
  wire q2_reg_i_76_n_0;
  wire q2_reg_i_77_n_0;
  wire q2_reg_i_78_n_0;
  wire q2_reg_i_79_n_0;
  wire q2_reg_i_7_n_0;
  wire q2_reg_i_80_n_0;
  wire q2_reg_i_81_n_0;
  wire q2_reg_i_82_n_0;
  wire q2_reg_i_83_n_0;
  wire q2_reg_i_84_n_0;
  wire q2_reg_i_85_n_0;
  wire q2_reg_i_86_n_0;
  wire q2_reg_i_87_n_0;
  wire q2_reg_i_88_n_0;
  wire q2_reg_i_89_n_0;
  wire q2_reg_i_8_n_0;
  wire q2_reg_i_90_n_0;
  wire q2_reg_i_91_n_0;
  wire q2_reg_i_9_n_0;
  wire [7:0]q3_reg_0;
  wire [5:0]q3_reg_1;
  wire [0:0]q3_reg_10;
  wire q3_reg_11;
  wire q3_reg_12;
  wire [7:0]q3_reg_13;
  wire [2:0]q3_reg_14;
  wire q3_reg_15;
  wire [2:0]q3_reg_16;
  wire [7:0]q3_reg_17;
  wire q3_reg_18;
  wire [1:0]q3_reg_19;
  wire [7:0]q3_reg_2;
  wire [2:0]q3_reg_20;
  wire q3_reg_21;
  wire q3_reg_22;
  wire q3_reg_23;
  wire q3_reg_24;
  wire q3_reg_25;
  wire q3_reg_26;
  wire q3_reg_27;
  wire q3_reg_28;
  wire q3_reg_29;
  wire [7:0]q3_reg_3;
  wire q3_reg_30;
  wire q3_reg_31;
  wire q3_reg_32;
  wire q3_reg_33;
  wire q3_reg_34;
  wire q3_reg_35;
  wire q3_reg_36;
  wire q3_reg_37;
  wire q3_reg_38;
  wire q3_reg_39;
  wire [1:0]q3_reg_4;
  wire q3_reg_40;
  wire q3_reg_41;
  wire q3_reg_42;
  wire q3_reg_43;
  wire q3_reg_44;
  wire q3_reg_45;
  wire q3_reg_46;
  wire q3_reg_47;
  wire q3_reg_48;
  wire q3_reg_49;
  wire q3_reg_5;
  wire q3_reg_50;
  wire q3_reg_51;
  wire q3_reg_52;
  wire q3_reg_6;
  wire q3_reg_7;
  wire q3_reg_8;
  wire q3_reg_9;
  wire q3_reg_i_100__0_n_0;
  wire q3_reg_i_101_n_0;
  wire q3_reg_i_102__0_n_0;
  wire q3_reg_i_103__0_n_0;
  wire q3_reg_i_109__0_n_0;
  wire q3_reg_i_10__0_n_0;
  wire q3_reg_i_110__0_n_0;
  wire q3_reg_i_111__0_n_0;
  wire q3_reg_i_112__0_n_0;
  wire q3_reg_i_21__0_0;
  wire q3_reg_i_21__0_1;
  wire q3_reg_i_21__0_n_0;
  wire q3_reg_i_22_0;
  wire q3_reg_i_22_1;
  wire [7:0]q3_reg_i_22_2;
  wire q3_reg_i_22_3;
  wire q3_reg_i_22_n_0;
  wire q3_reg_i_25__0_0;
  wire q3_reg_i_25__0_1;
  wire q3_reg_i_25__0_n_0;
  wire q3_reg_i_27_0;
  wire q3_reg_i_27_1;
  wire q3_reg_i_27_2;
  wire q3_reg_i_27_n_0;
  wire q3_reg_i_29__0_0;
  wire q3_reg_i_29__0_1;
  wire q3_reg_i_29__0_n_0;
  wire q3_reg_i_30_0;
  wire q3_reg_i_30_1;
  wire q3_reg_i_30_2;
  wire q3_reg_i_30_3;
  wire q3_reg_i_30_n_0;
  wire q3_reg_i_33_0;
  wire q3_reg_i_33_1;
  wire q3_reg_i_33_n_0;
  wire q3_reg_i_34__0_0;
  wire q3_reg_i_34__0_1;
  wire q3_reg_i_34__0_2;
  wire q3_reg_i_34__0_3;
  wire q3_reg_i_34__0_4;
  wire q3_reg_i_34__0_n_0;
  wire q3_reg_i_37_0;
  wire q3_reg_i_37_1;
  wire q3_reg_i_37_n_0;
  wire q3_reg_i_38_0;
  wire q3_reg_i_38_1;
  wire q3_reg_i_38_2;
  wire q3_reg_i_38_3;
  wire q3_reg_i_38_n_0;
  wire q3_reg_i_3__0_n_0;
  wire q3_reg_i_41__0_0;
  wire q3_reg_i_41__0_1;
  wire q3_reg_i_41__0_n_0;
  wire q3_reg_i_43_0;
  wire q3_reg_i_43_1;
  wire q3_reg_i_43_2;
  wire q3_reg_i_43_3;
  wire q3_reg_i_43_4;
  wire q3_reg_i_43_n_0;
  wire q3_reg_i_45__0_0;
  wire q3_reg_i_45__0_1;
  wire q3_reg_i_45__0_n_0;
  wire q3_reg_i_46__0_0;
  wire q3_reg_i_46__0_1;
  wire q3_reg_i_46__0_2;
  wire q3_reg_i_46__0_3;
  wire q3_reg_i_46__0_4;
  wire q3_reg_i_46__0_n_0;
  wire q3_reg_i_49__0_0;
  wire q3_reg_i_49__0_1;
  wire q3_reg_i_49__0_n_0;
  wire q3_reg_i_4__0_n_0;
  wire q3_reg_i_51__0_0;
  wire q3_reg_i_51__0_1;
  wire q3_reg_i_51__0_2;
  wire q3_reg_i_51__0_3;
  wire q3_reg_i_51__0_4;
  wire q3_reg_i_51__0_n_0;
  wire q3_reg_i_5__0_n_0;
  wire q3_reg_i_62__0_n_0;
  wire q3_reg_i_63__0_n_0;
  wire q3_reg_i_64__0_n_0;
  wire q3_reg_i_65_n_0;
  wire q3_reg_i_66_n_0;
  wire q3_reg_i_67__0_n_0;
  wire q3_reg_i_68__0_n_0;
  wire q3_reg_i_69_n_0;
  wire q3_reg_i_6__0_n_0;
  wire q3_reg_i_70__0_n_0;
  wire q3_reg_i_71__0_n_0;
  wire q3_reg_i_72__0_n_0;
  wire q3_reg_i_73__0_n_0;
  wire q3_reg_i_74_n_0;
  wire q3_reg_i_75_n_0;
  wire q3_reg_i_76__0_n_0;
  wire q3_reg_i_77__0_n_0;
  wire q3_reg_i_78__0_n_0;
  wire q3_reg_i_79_n_0;
  wire q3_reg_i_7__0_n_0;
  wire q3_reg_i_80_n_0;
  wire q3_reg_i_81_n_0;
  wire q3_reg_i_82__0_n_0;
  wire q3_reg_i_83_n_0;
  wire q3_reg_i_84__0_n_0;
  wire q3_reg_i_85__0_n_0;
  wire q3_reg_i_86__0_n_0;
  wire q3_reg_i_87__0_n_0;
  wire q3_reg_i_88__0_n_0;
  wire q3_reg_i_89_n_0;
  wire q3_reg_i_8__0_n_0;
  wire q3_reg_i_90_n_0;
  wire q3_reg_i_91__0_n_0;
  wire q3_reg_i_92__0_n_0;
  wire q3_reg_i_93__0_n_0;
  wire q3_reg_i_94_n_0;
  wire q3_reg_i_95_n_0;
  wire q3_reg_i_96__0_n_0;
  wire q3_reg_i_97__0_n_0;
  wire q3_reg_i_98__0_n_0;
  wire q3_reg_i_99__0_n_0;
  wire q3_reg_i_9__0_n_0;
  wire \reg_1820_reg[0] ;
  wire \reg_1820_reg[3] ;
  wire \reg_1832[0]_i_2_n_0 ;
  wire \reg_1832[1]_i_2_n_0 ;
  wire \reg_1832[2]_i_2_n_0 ;
  wire \reg_1832[3]_i_2_n_0 ;
  wire \reg_1832[4]_i_2_n_0 ;
  wire \reg_1832[5]_i_2_n_0 ;
  wire \reg_1832[6]_i_2_n_0 ;
  wire \reg_1832[7]_i_5_n_0 ;
  wire \reg_1832_reg[0] ;
  wire \reg_1832_reg[0]_0 ;
  wire \reg_1839[0]_i_2_n_0 ;
  wire \reg_1839[1]_i_2_n_0 ;
  wire \reg_1839[2]_i_2_n_0 ;
  wire \reg_1839[3]_i_2_n_0 ;
  wire \reg_1839[4]_i_2_n_0 ;
  wire \reg_1839[5]_i_2_n_0 ;
  wire \reg_1839[6]_i_2_n_0 ;
  wire \reg_1839[7]_i_4_n_0 ;
  wire [2:0]\reg_1839_reg[7] ;
  wire \reg_1839_reg[7]_0 ;
  wire \reg_1854[0]_i_2_n_0 ;
  wire \reg_1854[1]_i_2_n_0 ;
  wire \reg_1854[2]_i_2_n_0 ;
  wire \reg_1854[2]_i_3_n_0 ;
  wire \reg_1854[3]_i_2_n_0 ;
  wire \reg_1854[3]_i_3_n_0 ;
  wire \reg_1854[4]_i_2_n_0 ;
  wire \reg_1854[4]_i_3_n_0 ;
  wire \reg_1854[5]_i_2_n_0 ;
  wire \reg_1854[5]_i_3_n_0 ;
  wire \reg_1854[6]_i_2_n_0 ;
  wire \reg_1854[7]_i_7_n_0 ;
  wire \reg_1854_reg[0] ;
  wire \reg_1854_reg[0]_0 ;
  wire \reg_1854_reg[2] ;
  wire [0:0]\reg_1854_reg[4] ;
  wire \reg_1854_reg[5] ;
  wire \reg_1854_reg[5]_0 ;
  wire \reg_1854_reg[7] ;
  wire \reg_1854_reg[7]_0 ;
  wire \reg_1854_reg[7]_1 ;
  wire \reg_1862_reg[6] ;
  wire \reg_1862_reg[7] ;
  wire \reg_1870_reg[7] ;
  wire \reg_1883[0]_i_2_n_0 ;
  wire \reg_1883[1]_i_2_n_0 ;
  wire \reg_1883[2]_i_2_n_0 ;
  wire \reg_1883[3]_i_2_n_0 ;
  wire \reg_1883[4]_i_2_n_0 ;
  wire \reg_1883[5]_i_2_n_0 ;
  wire \reg_1883[6]_i_2_n_0 ;
  wire \reg_1883[7]_i_2_n_0 ;
  wire \reg_1883_reg[0] ;
  wire [4:0]\reg_1883_reg[6] ;
  wire [4:0]\reg_1883_reg[7] ;
  wire \reg_1890_reg[0] ;
  wire \reg_1890_reg[0]_0 ;
  wire [2:0]\reg_1890_reg[4] ;
  wire [4:0]\reg_1890_reg[7] ;
  wire [1:0]\reg_1896_reg[3] ;
  wire [0:0]\reg_1896_reg[6] ;
  wire [0:0]\reg_1896_reg[6]_0 ;
  wire [3:0]\reg_1896_reg[7] ;
  wire [3:0]\reg_1896_reg[7]_0 ;
  wire [4:0]\reg_1896_reg[7]_1 ;
  wire \reg_1896_reg[7]_2 ;
  wire [1:0]\reg_1906_reg[1] ;
  wire \tmp_149_reg_23293_reg[0] ;
  wire \tmp_149_reg_23293_reg[0]_0 ;
  wire \tmp_479_reg_24766_reg[0] ;
  wire \trunc_ln127_114_reg_23664_reg[0] ;
  wire \trunc_ln127_114_reg_23664_reg[5] ;
  wire \trunc_ln127_114_reg_23664_reg[6] ;
  wire \trunc_ln127_119_reg_23690_reg[1] ;
  wire \trunc_ln127_137_reg_23868_reg[5] ;
  wire \trunc_ln127_139_reg_23878_reg[3] ;
  wire \trunc_ln127_139_reg_23878_reg[4] ;
  wire \trunc_ln127_150_reg_24018_reg[1] ;
  wire \trunc_ln127_150_reg_24018_reg[1]_0 ;
  wire \trunc_ln127_150_reg_24018_reg[2] ;
  wire \trunc_ln127_154_reg_24040_reg[3] ;
  wire \trunc_ln127_154_reg_24040_reg[4] ;
  wire \trunc_ln127_170_reg_24194_reg[2] ;
  wire \trunc_ln127_174_reg_24216_reg[3] ;
  wire \trunc_ln127_174_reg_24216_reg[4] ;
  wire \trunc_ln127_210_reg_24525_reg[5] ;
  wire \trunc_ln127_210_reg_24525_reg[6] ;
  wire \trunc_ln127_219_reg_24573_reg[1] ;
  wire \trunc_ln127_219_reg_24573_reg[1]_0 ;
  wire \trunc_ln127_219_reg_24573_reg[2] ;
  wire \trunc_ln127_219_reg_24573_reg[2]_0 ;
  wire \trunc_ln127_237_reg_24751_reg[1] ;
  wire \trunc_ln127_237_reg_24751_reg[1]_0 ;
  wire \trunc_ln127_237_reg_24751_reg[2] ;
  wire \trunc_ln127_237_reg_24751_reg[2]_0 ;
  wire \trunc_ln127_239_reg_24761_reg[3] ;
  wire \trunc_ln127_239_reg_24761_reg[4] ;
  wire \trunc_ln127_250_reg_24901_reg[5] ;
  wire \trunc_ln127_254_reg_24923_reg[5] ;
  wire \trunc_ln127_254_reg_24923_reg[6] ;
  wire \trunc_ln127_277_reg_25127_reg[3] ;
  wire \trunc_ln127_277_reg_25127_reg[4] ;
  wire \trunc_ln127_279_reg_25137_reg[1] ;
  wire \trunc_ln127_279_reg_25137_reg[2] ;
  wire \trunc_ln127_279_reg_25137_reg[5] ;
  wire \trunc_ln127_294_reg_25299_reg[6] ;
  wire \trunc_ln127_299_reg_25325_reg[2] ;
  wire \trunc_ln127_310_reg_25465_reg[3] ;
  wire \trunc_ln127_310_reg_25465_reg[4] ;
  wire \trunc_ln127_314_reg_25487_reg[1] ;
  wire \trunc_ln127_314_reg_25487_reg[2] ;
  wire \trunc_ln127_70_reg_23266_reg[1] ;
  wire \trunc_ln127_70_reg_23266_reg[2] ;
  wire \trunc_ln127_74_reg_23288_reg[0] ;
  wire \trunc_ln127_74_reg_23288_reg[3] ;
  wire \trunc_ln127_74_reg_23288_reg[5] ;
  wire \trunc_ln127_74_reg_23288_reg[6] ;
  wire [5:0]x_assign_100_reg_24188;
  wire [5:0]x_assign_102_reg_24204;
  wire [7:0]x_assign_105_reg_24226;
  wire \x_assign_105_reg_24226_reg[2] ;
  wire [3:0]x_assign_109_reg_24082;
  wire [7:0]x_assign_111_reg_24114;
  wire [4:0]x_assign_120_reg_24267;
  wire [4:0]\x_assign_120_reg_24267_reg[5] ;
  wire [7:0]x_assign_126_reg_24535;
  wire \x_assign_126_reg_24535_reg[0] ;
  wire \x_assign_126_reg_24535_reg[1] ;
  wire [5:0]x_assign_127_reg_24541;
  wire \x_assign_127_reg_24541_reg[6] ;
  wire \x_assign_127_reg_24541_reg[7] ;
  wire [5:0]x_assign_129_reg_24557;
  wire \x_assign_129_reg_24557_reg[0] ;
  wire [6:0]x_assign_136_reg_24707;
  wire [4:0]x_assign_138_reg_24723;
  wire \x_assign_138_reg_24723_reg[0] ;
  wire \x_assign_138_reg_24723_reg[1] ;
  wire [4:0]x_assign_139_reg_24729;
  wire [7:0]x_assign_13_reg_22764;
  wire [5:0]x_assign_141_reg_24745;
  wire [4:0]x_assign_144_reg_24583;
  wire [0:0]x_assign_146_reg_24605;
  wire [3:0]x_assign_147_reg_24621;
  wire [7:0]x_assign_150_reg_24911;
  wire \x_assign_150_reg_24911_reg[0] ;
  wire \x_assign_150_reg_24911_reg[1] ;
  wire \x_assign_150_reg_24911_reg[7] ;
  wire [5:0]x_assign_151_reg_24917;
  wire \x_assign_151_reg_24917_reg[2] ;
  wire \x_assign_151_reg_24917_reg[3] ;
  wire [5:0]x_assign_153_reg_24933;
  wire \x_assign_153_reg_24933_reg[0] ;
  wire \x_assign_153_reg_24933_reg[3] ;
  wire [0:0]x_assign_156_reg_24771;
  wire [6:0]x_assign_157_reg_24777;
  wire [3:0]x_assign_158_reg_24793;
  wire [3:0]x_assign_159_reg_24809;
  wire [3:0]x_assign_15_reg_22690;
  wire [6:0]x_assign_160_reg_25083;
  wire [4:0]x_assign_162_reg_25099;
  wire \x_assign_162_reg_25099_reg[0] ;
  wire \x_assign_162_reg_25099_reg[1] ;
  wire \x_assign_162_reg_25099_reg[7] ;
  wire [4:0]x_assign_163_reg_25105;
  wire \x_assign_163_reg_25105_reg[2] ;
  wire \x_assign_163_reg_25105_reg[3] ;
  wire [5:0]x_assign_165_reg_25121;
  wire [4:0]x_assign_168_reg_24959;
  wire [0:0]x_assign_170_reg_24981;
  wire [3:0]x_assign_171_reg_24997;
  wire \x_assign_172_reg_25271_reg[2] ;
  wire [7:0]x_assign_174_reg_25287;
  wire \x_assign_174_reg_25287_reg[0] ;
  wire \x_assign_174_reg_25287_reg[1] ;
  wire \x_assign_174_reg_25287_reg[4] ;
  wire \x_assign_174_reg_25287_reg[6] ;
  wire \x_assign_174_reg_25287_reg[7] ;
  wire [5:0]x_assign_175_reg_25293;
  wire \x_assign_175_reg_25293_reg[2] ;
  wire \x_assign_175_reg_25293_reg[3] ;
  wire [5:0]x_assign_177_reg_25309;
  wire [0:0]x_assign_180_reg_25147;
  wire [6:0]x_assign_181_reg_25153;
  wire [3:0]x_assign_182_reg_25169;
  wire [3:0]x_assign_183_reg_25185;
  wire [5:0]x_assign_184_reg_25459;
  wire [5:0]x_assign_186_reg_25475;
  wire \x_assign_186_reg_25475_reg[2] ;
  wire \x_assign_186_reg_25475_reg[3] ;
  wire [5:0]x_assign_187_reg_25481;
  wire \x_assign_187_reg_25481_reg[0] ;
  wire \x_assign_187_reg_25481_reg[1] ;
  wire \x_assign_187_reg_25481_reg[6] ;
  wire \x_assign_187_reg_25481_reg[7] ;
  wire [5:0]x_assign_189_reg_25497;
  wire [4:0]x_assign_192_reg_25340;
  wire [0:0]x_assign_194_reg_25362;
  wire [3:0]x_assign_195_reg_25378;
  wire [7:0]x_assign_198_reg_25643;
  wire [5:0]x_assign_199_reg_25649;
  wire [5:0]x_assign_201_reg_25665;
  wire [7:0]x_assign_28_reg_23088;
  wire \x_assign_28_reg_23088_reg[4] ;
  wire [5:0]x_assign_33_reg_23118;
  wire \x_assign_33_reg_23118_reg[2] ;
  wire \x_assign_33_reg_23118_reg[3] ;
  wire [7:0]x_assign_40_reg_23260;
  wire \x_assign_43_reg_23282_reg[0] ;
  wire \x_assign_43_reg_23282_reg[1] ;
  wire \x_assign_43_reg_23282_reg[1]_0 ;
  wire \x_assign_43_reg_23282_reg[2] ;
  wire \x_assign_43_reg_23282_reg[3] ;
  wire [5:0]x_assign_45_reg_23298;
  wire [7:0]x_assign_49_reg_23142;
  wire [2:0]x_assign_50_fu_5932_p3;
  wire [4:0]x_assign_50_reg_23158;
  wire [3:0]x_assign_51_reg_23174;
  wire [6:0]x_assign_52_reg_23448;
  wire \x_assign_55_reg_23470_reg[0] ;
  wire [4:0]x_assign_57_reg_23486;
  wire \x_assign_57_reg_23486_reg[2] ;
  wire [7:0]x_assign_61_reg_23330;
  wire [4:0]x_assign_62_reg_23346;
  wire [3:0]x_assign_63_reg_23362;
  wire [7:0]x_assign_64_reg_23636;
  wire \x_assign_64_reg_23636_reg[1] ;
  wire \x_assign_64_reg_23636_reg[2] ;
  wire \x_assign_64_reg_23636_reg[3] ;
  wire \x_assign_64_reg_23636_reg[4] ;
  wire \x_assign_64_reg_23636_reg[5] ;
  wire \x_assign_66_reg_23652_reg[3] ;
  wire \x_assign_67_reg_23658_reg[0] ;
  wire \x_assign_67_reg_23658_reg[1] ;
  wire [5:0]x_assign_69_reg_23674;
  wire [7:0]x_assign_73_reg_23518;
  wire [0:0]\x_assign_73_reg_23518_reg[5] ;
  wire [4:0]x_assign_74_reg_23534;
  wire [3:0]x_assign_75_reg_23550;
  wire [7:0]x_assign_76_reg_23824;
  wire \x_assign_76_reg_23824_reg[2] ;
  wire \x_assign_76_reg_23824_reg[3] ;
  wire \x_assign_79_reg_23846_reg[2] ;
  wire \x_assign_79_reg_23846_reg[3] ;
  wire [5:0]x_assign_81_reg_23862;
  wire \x_assign_81_reg_23862_reg[0] ;
  wire \x_assign_81_reg_23862_reg[1] ;
  wire [7:0]x_assign_85_reg_23706;
  wire [4:0]x_assign_86_reg_23722;
  wire [3:0]x_assign_87_reg_23738;
  wire [7:0]x_assign_88_reg_24012;
  wire [5:0]x_assign_90_reg_24028;
  wire \x_assign_90_reg_24028_reg[3] ;
  wire [7:0]x_assign_91_reg_24034;
  wire \x_assign_91_reg_24034_reg[0] ;
  wire \x_assign_91_reg_24034_reg[0]_0 ;
  wire \x_assign_91_reg_24034_reg[1] ;
  wire \x_assign_91_reg_24034_reg[1]_0 ;
  wire \x_assign_91_reg_24034_reg[2] ;
  wire \x_assign_91_reg_24034_reg[3] ;
  wire \x_assign_91_reg_24034_reg[6] ;
  wire [7:0]x_assign_97_reg_23894;
  wire [4:0]x_assign_98_reg_23910;
  wire [3:0]x_assign_99_reg_23926;
  wire [0:0]\xor_ln117_107_reg_23596_reg[0] ;
  wire [0:0]\xor_ln117_107_reg_23596_reg[0]_0 ;
  wire \xor_ln117_107_reg_23596_reg[4] ;
  wire \xor_ln117_107_reg_23596_reg[6] ;
  wire [1:0]\xor_ln117_107_reg_23596_reg[6]_0 ;
  wire \xor_ln117_107_reg_23596_reg[7] ;
  wire \xor_ln117_109_reg_23606_reg[0] ;
  wire \xor_ln117_109_reg_23606_reg[1] ;
  wire [0:0]\xor_ln117_109_reg_23606_reg[2] ;
  wire \xor_ln117_109_reg_23606_reg[6] ;
  wire \xor_ln117_109_reg_23606_reg[7] ;
  wire [1:0]\xor_ln117_109_reg_23606_reg[7]_0 ;
  wire [7:0]\xor_ln117_110_reg_23611_reg[7] ;
  wire \xor_ln117_11_reg_22653_reg[4] ;
  wire [0:0]\xor_ln117_123_reg_23784_reg[5] ;
  wire [2:0]\xor_ln117_123_reg_23784_reg[7] ;
  wire [3:0]\xor_ln117_124_reg_23789_reg[3] ;
  wire [3:0]\xor_ln117_124_reg_23789_reg[3]_0 ;
  wire [7:0]\xor_ln117_124_reg_23789_reg[7] ;
  wire [7:0]\xor_ln117_126_reg_23799_reg[7] ;
  wire [3:0]\xor_ln117_140_reg_23977_reg[3] ;
  wire [3:0]\xor_ln117_140_reg_23977_reg[3]_0 ;
  wire \xor_ln117_140_reg_23977_reg[4] ;
  wire \xor_ln117_140_reg_23977_reg[5] ;
  wire [7:0]\xor_ln117_140_reg_23977_reg[7] ;
  wire \xor_ln117_142_reg_23987_reg[1] ;
  wire \xor_ln117_142_reg_23987_reg[6] ;
  wire \xor_ln117_142_reg_23987_reg[7] ;
  wire [7:0]\xor_ln117_142_reg_23987_reg[7]_0 ;
  wire [7:0]\xor_ln117_142_reg_23987_reg[7]_1 ;
  wire [7:0]\xor_ln117_142_reg_23987_reg[7]_2 ;
  wire \xor_ln117_14_reg_22679_reg[1] ;
  wire [7:0]\xor_ln117_155_reg_24160_reg[7] ;
  wire \xor_ln117_156_reg_24166_reg[4] ;
  wire \xor_ln117_156_reg_24166_reg[5] ;
  wire \xor_ln117_156_reg_24166_reg[7] ;
  wire [7:0]\xor_ln117_156_reg_24166_reg[7]_0 ;
  wire [7:0]\xor_ln117_156_reg_24166_reg[7]_1 ;
  wire [3:0]\xor_ln117_157_reg_24171_reg[3] ;
  wire [3:0]\xor_ln117_157_reg_24171_reg[5] ;
  wire [3:0]\xor_ln117_157_reg_24171_reg[5]_0 ;
  wire [7:0]\xor_ln117_157_reg_24171_reg[7] ;
  wire [7:0]\xor_ln117_157_reg_24171_reg[7]_0 ;
  wire \xor_ln117_158_reg_24177_reg[0] ;
  wire \xor_ln117_158_reg_24177_reg[1] ;
  wire \xor_ln117_158_reg_24177_reg[6] ;
  wire \xor_ln117_158_reg_24177_reg[7] ;
  wire \xor_ln117_15_reg_22711_reg[0] ;
  wire \xor_ln117_15_reg_22711_reg[1] ;
  wire \xor_ln117_15_reg_22711_reg[5] ;
  wire \xor_ln117_15_reg_22711_reg[6] ;
  wire \xor_ln117_15_reg_22711_reg[7] ;
  wire \xor_ln117_171_reg_24303[0]_i_2_n_0 ;
  wire \xor_ln117_171_reg_24303[1]_i_2_n_0 ;
  wire \xor_ln117_171_reg_24303[2]_i_2_n_0 ;
  wire \xor_ln117_171_reg_24303[3]_i_2_n_0 ;
  wire \xor_ln117_171_reg_24303[5]_i_2_n_0 ;
  wire [3:0]\xor_ln117_171_reg_24303_reg[3] ;
  wire [7:0]\xor_ln117_171_reg_24303_reg[7] ;
  wire \xor_ln117_172_reg_24309_reg[2] ;
  wire \xor_ln117_172_reg_24309_reg[6] ;
  wire \xor_ln117_172_reg_24309_reg[7] ;
  wire [7:0]\xor_ln117_173_reg_24315_reg[7] ;
  wire \xor_ln117_174_reg_24321_reg[2] ;
  wire \xor_ln117_174_reg_24321_reg[5] ;
  wire \xor_ln117_174_reg_24321_reg[6] ;
  wire \xor_ln117_174_reg_24321_reg[7] ;
  wire \xor_ln117_188_reg_24457_reg[5] ;
  wire \xor_ln117_188_reg_24457_reg[6] ;
  wire \xor_ln117_188_reg_24457_reg[7] ;
  wire \xor_ln117_190_reg_24463_reg[0] ;
  wire \xor_ln117_190_reg_24463_reg[6] ;
  wire \xor_ln117_190_reg_24463_reg[7] ;
  wire \xor_ln117_204_reg_24672_reg[4] ;
  wire [3:0]\xor_ln117_204_reg_24672_reg[5] ;
  wire \xor_ln117_204_reg_24672_reg[6] ;
  wire \xor_ln117_204_reg_24672_reg[7] ;
  wire [7:0]\xor_ln117_204_reg_24672_reg[7]_0 ;
  wire [7:0]\xor_ln117_204_reg_24672_reg[7]_1 ;
  wire [3:0]\xor_ln117_206_reg_24682_reg[3] ;
  wire \xor_ln117_206_reg_24682_reg[4] ;
  wire \xor_ln117_206_reg_24682_reg[5] ;
  wire \xor_ln117_206_reg_24682_reg[7] ;
  wire [7:0]\xor_ln117_206_reg_24682_reg[7]_0 ;
  wire \xor_ln117_219_reg_24855_reg[4] ;
  wire \xor_ln117_219_reg_24855_reg[5] ;
  wire [7:0]\xor_ln117_220_reg_24860_reg[7] ;
  wire \xor_ln117_221_reg_24865_reg[0] ;
  wire \xor_ln117_221_reg_24865_reg[1] ;
  wire \xor_ln117_221_reg_24865_reg[6] ;
  wire \xor_ln117_221_reg_24865_reg[7] ;
  wire [7:0]\xor_ln117_222_reg_24870_reg[7] ;
  wire [7:0]\xor_ln117_22_reg_22835_reg[7] ;
  wire [3:0]\xor_ln117_236_reg_25048_reg[5] ;
  wire [7:0]\xor_ln117_236_reg_25048_reg[7] ;
  wire [6:0]\xor_ln117_237_reg_25053_reg[7] ;
  wire [3:0]\xor_ln117_238_reg_25058_reg[3] ;
  wire [7:0]\xor_ln117_238_reg_25058_reg[7] ;
  wire [7:0]\xor_ln117_252_reg_25236_reg[7] ;
  wire [7:0]\xor_ln117_268_reg_25424_reg[7] ;
  wire [7:0]\xor_ln117_268_reg_25424_reg[7]_0 ;
  wire [2:0]\xor_ln117_270_reg_25434_reg[3] ;
  wire [3:0]\xor_ln117_270_reg_25434_reg[3]_0 ;
  wire [3:0]\xor_ln117_270_reg_25434_reg[5] ;
  wire [7:0]\xor_ln117_270_reg_25434_reg[7] ;
  wire [7:0]\xor_ln117_270_reg_25434_reg[7]_0 ;
  wire [7:0]\xor_ln117_270_reg_25434_reg[7]_1 ;
  wire [7:0]\xor_ln117_277_reg_25696_reg[7] ;
  wire [7:0]\xor_ln117_277_reg_25696_reg[7]_0 ;
  wire \xor_ln117_28_reg_22801_reg[4] ;
  wire [7:0]\xor_ln117_28_reg_22801_reg[7] ;
  wire [7:0]\xor_ln117_28_reg_22801_reg[7]_0 ;
  wire [7:0]\xor_ln117_295_reg_25607_reg[7] ;
  wire [7:0]\xor_ln117_297_reg_25617_reg[7] ;
  wire [2:0]\xor_ln117_29_reg_22807_reg[4] ;
  wire [7:0]\xor_ln117_29_reg_22807_reg[7] ;
  wire [7:0]\xor_ln117_29_reg_22807_reg[7]_0 ;
  wire [2:0]\xor_ln117_30_reg_22813_reg[3] ;
  wire [7:0]\xor_ln117_30_reg_22813_reg[7] ;
  wire [7:0]\xor_ln117_30_reg_22813_reg[7]_0 ;
  wire \xor_ln117_31_reg_22819_reg[0] ;
  wire \xor_ln117_31_reg_22819_reg[1] ;
  wire \xor_ln117_31_reg_22819_reg[2] ;
  wire \xor_ln117_31_reg_22819_reg[3] ;
  wire \xor_ln117_31_reg_22819_reg[4] ;
  wire \xor_ln117_31_reg_22819_reg[5] ;
  wire \xor_ln117_31_reg_22819_reg[6] ;
  wire \xor_ln117_31_reg_22819_reg[7] ;
  wire [7:0]\xor_ln117_31_reg_22819_reg[7]_0 ;
  wire [3:0]\xor_ln117_44_reg_22908_reg[3] ;
  wire [4:0]\xor_ln117_44_reg_22908_reg[5] ;
  wire [1:0]\xor_ln117_44_reg_22908_reg[5]_0 ;
  wire \xor_ln117_44_reg_22908_reg[6] ;
  wire [7:0]\xor_ln117_44_reg_22908_reg[7] ;
  wire \xor_ln117_45_reg_22914_reg[2] ;
  wire \xor_ln117_45_reg_22914_reg[2]_0 ;
  wire \xor_ln117_45_reg_22914_reg[3] ;
  wire [1:0]\xor_ln117_45_reg_22914_reg[3]_0 ;
  wire \xor_ln117_45_reg_22914_reg[3]_1 ;
  wire \xor_ln117_45_reg_22914_reg[6] ;
  wire \xor_ln117_46_reg_22920_reg[2] ;
  wire \xor_ln117_46_reg_22920_reg[3] ;
  wire \xor_ln117_46_reg_22920_reg[4] ;
  wire \xor_ln117_46_reg_22920_reg[5] ;
  wire \xor_ln117_46_reg_22920_reg[7] ;
  wire [7:0]\xor_ln117_46_reg_22920_reg[7]_0 ;
  wire \xor_ln117_47_reg_22926_reg[0] ;
  wire \xor_ln117_47_reg_22926_reg[1] ;
  wire \xor_ln117_47_reg_22926_reg[4] ;
  wire \xor_ln117_47_reg_22926_reg[5] ;
  wire \xor_ln117_47_reg_22926_reg[6] ;
  wire \xor_ln117_47_reg_22926_reg[7] ;
  wire [0:0]\xor_ln117_60_reg_23058_reg[3] ;
  wire [0:0]\xor_ln117_60_reg_23058_reg[3]_0 ;
  wire [0:0]\xor_ln117_60_reg_23058_reg[3]_1 ;
  wire [0:0]\xor_ln117_60_reg_23058_reg[3]_2 ;
  wire [0:0]\xor_ln117_60_reg_23058_reg[3]_3 ;
  wire \xor_ln117_60_reg_23058_reg[6] ;
  wire \xor_ln117_61_reg_23026_reg[5] ;
  wire \xor_ln117_61_reg_23026_reg[6] ;
  wire \xor_ln117_61_reg_23026_reg[7] ;
  wire \xor_ln117_63_reg_23032_reg[0] ;
  wire \xor_ln117_63_reg_23032_reg[6] ;
  wire [0:0]\xor_ln117_75_reg_23220_reg[7] ;
  wire \xor_ln117_76_reg_23225_reg[0] ;
  wire \xor_ln117_76_reg_23225_reg[1] ;
  wire [2:0]\xor_ln117_76_reg_23225_reg[4] ;
  wire [2:0]\xor_ln117_76_reg_23225_reg[4]_0 ;
  wire [0:0]\xor_ln117_76_reg_23225_reg[4]_1 ;
  wire [0:0]\xor_ln117_77_reg_23230_reg[1] ;
  wire \xor_ln117_78_reg_23235_reg[5] ;
  wire \xor_ln117_78_reg_23235_reg[6] ;
  wire \xor_ln117_78_reg_23235_reg[7] ;
  wire [7:0]\xor_ln117_78_reg_23235_reg[7]_0 ;
  wire \xor_ln117_91_reg_23408_reg[4] ;
  wire \xor_ln117_91_reg_23408_reg[5] ;
  wire [3:0]\xor_ln117_91_reg_23408_reg[5]_0 ;
  wire \xor_ln117_91_reg_23408_reg[6] ;
  wire \xor_ln117_91_reg_23408_reg[7] ;
  wire [7:0]\xor_ln117_91_reg_23408_reg[7]_0 ;
  wire [3:0]\xor_ln117_92_reg_23413_reg[3] ;
  wire [3:0]\xor_ln117_92_reg_23413_reg[3]_0 ;
  wire \xor_ln117_92_reg_23413_reg[4] ;
  wire \xor_ln117_92_reg_23413_reg[5] ;
  wire \xor_ln117_92_reg_23413_reg[6] ;
  wire [4:0]\xor_ln117_92_reg_23413_reg[6]_0 ;
  wire \xor_ln117_92_reg_23413_reg[7] ;
  wire \xor_ln117_93_reg_23418_reg[1] ;
  wire [0:0]\xor_ln117_93_reg_23418_reg[4] ;
  wire \xor_ln117_93_reg_23418_reg[6] ;
  wire \xor_ln117_93_reg_23418_reg[7] ;
  wire [7:0]\xor_ln117_94_reg_23423_reg[7] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q2_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q2_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q3_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q3_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q3_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q3_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln127_22_reg_23130[6]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_0[3]),
        .O(q2_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln127_24_reg_23011[2]_i_1 
       (.I0(q2_reg_0[6]),
        .I1(q2_reg_0[0]),
        .O(q2_reg_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln127_24_reg_23011[3]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_0[1]),
        .I2(q2_reg_0[6]),
        .O(q2_reg_4[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln127_26_reg_23021[2]_i_1 
       (.I0(q3_reg_0[0]),
        .I1(q3_reg_0[6]),
        .O(q3_reg_14[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln127_26_reg_23021[3]_i_1 
       (.I0(q3_reg_0[1]),
        .I1(q3_reg_0[7]),
        .I2(q3_reg_0[6]),
        .O(q3_reg_14[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,q0_reg_i_2_n_0,q0_reg_i_3_n_0,q0_reg_i_4_n_0,q0_reg_i_5_n_0,q0_reg_i_6_n_0,q0_reg_i_7_n_0,q0_reg_i_8_n_0,q0_reg_i_9_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q0_reg_i_10_n_0,q0_reg_i_11_n_0,q0_reg_i_12_n_0,q0_reg_i_13_n_0,q0_reg_i_14_n_0,q0_reg_i_15_n_0,q0_reg_i_16_n_0,q0_reg_i_17_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q0_reg_0}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hFEEE)) 
    q0_reg_i_1
       (.I0(q0_reg_i_18_n_0),
        .I1(q0_reg_i_19_n_0),
        .I2(q2_reg_8),
        .I3(Q[1]),
        .O(clefia_s0_ce0));
  LUT6 #(
    .INIT(64'h54FFFFFF54FF54FF)) 
    q0_reg_i_10
       (.I0(q0_reg_i_61_n_0),
        .I1(q0_reg_i_62_n_0),
        .I2(q0_reg_i_63_n_0),
        .I3(q0_reg_i_64_n_0),
        .I4(q0_reg_i_65_n_0),
        .I5(\ap_CS_fsm_reg[6]_0 ),
        .O(q0_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'h96696996FFFFFFFF)) 
    q0_reg_i_100
       (.I0(x_assign_199_reg_25649[4]),
        .I1(or_ln127_131_fu_21579_p3[0]),
        .I2(q0_reg_i_252_n_0),
        .I3(\xor_ln117_156_reg_24166_reg[7]_0 [0]),
        .I4(q0_reg_22[0]),
        .I5(q0_reg_16),
        .O(q0_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    q0_reg_i_101
       (.I0(q0_reg_i_253_n_0),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(q0_reg_i_254_n_0),
        .I3(q0_reg_i_255_n_0),
        .I4(q0_reg_i_256_n_0),
        .I5(q0_reg_i_257_n_0),
        .O(q0_reg_i_101_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    q0_reg_i_103
       (.I0(Q[6]),
        .I1(q2_reg_8),
        .I2(Q[8]),
        .O(q0_reg_i_103_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_105
       (.I0(q2_reg_8),
        .I1(Q[10]),
        .O(ap_enable_reg_pp0_iter2_reg_rep_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_106
       (.I0(Q[4]),
        .I1(q2_reg_8),
        .O(\ap_CS_fsm_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_107
       (.I0(Q[1]),
        .I1(q2_reg_8),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q0_reg_i_108
       (.I0(Q[13]),
        .I1(Q[11]),
        .I2(q2_reg_27),
        .O(\ap_CS_fsm_reg[13] ));
  LUT6 #(
    .INIT(64'hFF54FF54FFFFFF54)) 
    q0_reg_i_11
       (.I0(q0_reg_i_66_n_0),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(q0_reg_i_68_n_0),
        .I3(q0_reg_i_69_n_0),
        .I4(q0_reg_12),
        .I5(q0_reg_i_71_n_0),
        .O(q0_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'hFEEF0000EEEE0000)) 
    q0_reg_i_110
       (.I0(Q[11]),
        .I1(Q[13]),
        .I2(\xor_ln117_47_reg_22926_reg[7] ),
        .I3(q0_reg_i_258_n_0),
        .I4(q2_reg_27),
        .I5(Q[9]),
        .O(q0_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_111
       (.I0(\xor_ln117_15_reg_22711_reg[7] ),
        .I1(\xor_ln117_268_reg_25424_reg[7] [7]),
        .I2(or_ln127_33_fu_6234_p3[6]),
        .I3(or_ln127_34_fu_6240_p3[7]),
        .I4(x_assign_51_reg_23174[3]),
        .I5(x_assign_49_reg_23142[7]),
        .O(q0_reg_i_111_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h0037FFFF)) 
    q0_reg_i_112
       (.I0(Q[5]),
        .I1(q2_reg_27),
        .I2(Q[7]),
        .I3(\xor_ln117_126_reg_23799_reg[7] [7]),
        .I4(\ap_CS_fsm_reg[9] ),
        .O(q0_reg_i_112_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q0_reg_i_113
       (.I0(Q[10]),
        .I1(q2_reg_8),
        .I2(Q[8]),
        .O(\ap_CS_fsm_reg[10] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_114
       (.I0(\xor_ln117_158_reg_24177_reg[7] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [7]),
        .I2(or_ln127_105_fu_16431_p3[6]),
        .I3(or_ln127_106_fu_16437_p3[6]),
        .I4(x_assign_159_reg_24809[3]),
        .I5(x_assign_157_reg_24777[6]),
        .O(q0_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'h909090FF90FF9090)) 
    q0_reg_i_115
       (.I0(\xor_ln117_174_reg_24321_reg[7] ),
        .I1(q0_reg_i_259_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I3(q0_reg_21),
        .I4(\xor_ln117_142_reg_23987_reg[7] ),
        .I5(q0_reg_i_260_n_0),
        .O(q0_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_116
       (.I0(\xor_ln117_190_reg_24463_reg[7] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [7]),
        .I2(or_ln127_121_fu_18695_p3[6]),
        .I3(or_ln127_122_fu_18701_p3[6]),
        .I4(x_assign_183_reg_25185[3]),
        .I5(x_assign_181_reg_25153[6]),
        .O(q0_reg_i_116_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    q0_reg_i_118
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\xor_ln117_221_reg_24865_reg[7] ),
        .O(q0_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_119
       (.I0(\xor_ln117_92_reg_23413_reg[6] ),
        .I1(\xor_ln117_156_reg_24166_reg[7]_0 [6]),
        .I2(or_ln127_71_fu_11882_p3[6]),
        .I3(x_assign_111_reg_24114[6]),
        .I4(or_ln127_71_fu_11882_p3[5]),
        .I5(or_ln127_72_fu_11888_p3[6]),
        .O(q0_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'h54FFFFFF54FF54FF)) 
    q0_reg_i_12
       (.I0(q0_reg_i_72_n_0),
        .I1(q0_reg_i_73_n_0),
        .I2(q0_reg_i_74_n_0),
        .I3(q0_reg_i_75_n_0),
        .I4(q0_reg_i_76_n_0),
        .I5(\ap_CS_fsm_reg[6]_0 ),
        .O(q0_reg_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_120
       (.I0(Q[7]),
        .I1(q2_reg_27),
        .O(\ap_CS_fsm_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h55555F7F)) 
    q0_reg_i_121
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(Q[5]),
        .I2(q2_reg_27),
        .I3(Q[7]),
        .I4(\xor_ln117_126_reg_23799_reg[7] [6]),
        .O(q0_reg_i_121_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q0_reg_i_122
       (.I0(Q[7]),
        .I1(q2_reg_27),
        .I2(Q[5]),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    q0_reg_i_123
       (.I0(q0_reg_17),
        .I1(or_ln127_49_fu_8498_p3[5]),
        .I2(or_ln127_50_fu_8504_p3[6]),
        .I3(q0_reg_i_261_n_0),
        .I4(q0_reg_i_115_0[6]),
        .I5(\xor_ln117_47_reg_22926_reg[6] ),
        .O(q0_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_124
       (.I0(\xor_ln117_174_reg_24321_reg[6] ),
        .I1(q0_reg_i_115_0[6]),
        .I2(or_ln127_111_fu_17551_p3[7]),
        .I3(or_ln127_113_fu_17563_p3[6]),
        .I4(x_assign_168_reg_24959[2]),
        .I5(or_ln127_113_fu_17563_p3[5]),
        .O(q0_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    q0_reg_i_125
       (.I0(q0_reg_21),
        .I1(\xor_ln117_142_reg_23987_reg[6] ),
        .I2(q0_reg_i_262_n_0),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\xor_ln117_158_reg_24177_reg[6] ),
        .I5(q0_reg_i_263_n_0),
        .O(q0_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_126
       (.I0(\xor_ln117_190_reg_24463_reg[6] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [6]),
        .I2(or_ln127_121_fu_18695_p3[5]),
        .I3(or_ln127_122_fu_18701_p3[5]),
        .I4(or_ln127_121_fu_18695_p3[6]),
        .I5(or_ln127_119_fu_18683_p3[3]),
        .O(q0_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_127
       (.I0(\x_assign_174_reg_25287_reg[4] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [6]),
        .I2(or_ln127_129_fu_19827_p3[5]),
        .I3(x_assign_192_reg_25340[2]),
        .I4(or_ln127_129_fu_19827_p3[6]),
        .I5(or_ln127_127_fu_19815_p3[7]),
        .O(q0_reg_i_127_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    q0_reg_i_128
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\xor_ln117_221_reg_24865_reg[6] ),
        .O(q0_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_129
       (.I0(\xor_ln117_92_reg_23413_reg[5] ),
        .I1(\xor_ln117_156_reg_24166_reg[7]_0 [5]),
        .I2(or_ln127_71_fu_11882_p3[5]),
        .I3(x_assign_111_reg_24114[5]),
        .I4(or_ln127_71_fu_11882_p3[4]),
        .I5(or_ln127_72_fu_11888_p3[5]),
        .O(q0_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    q0_reg_i_13
       (.I0(q0_reg_i_77_n_0),
        .I1(q0_reg_i_78_n_0),
        .I2(q0_reg_i_79_n_0),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(q0_reg_i_80_n_0),
        .I5(q0_reg_i_81_n_0),
        .O(q0_reg_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    q0_reg_i_130
       (.I0(Q[9]),
        .I1(\reg_1896_reg[7]_2 ),
        .I2(Q[11]),
        .I3(Q[13]),
        .O(\ap_CS_fsm_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0A2A)) 
    q0_reg_i_131
       (.I0(\xor_ln117_126_reg_23799_reg[7] [5]),
        .I1(Q[7]),
        .I2(q2_reg_27),
        .I3(Q[5]),
        .O(q0_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'h0000000069969669)) 
    q0_reg_i_132
       (.I0(or_ln127_57_fu_9630_p3[4]),
        .I1(or_ln127_58_fu_9636_p3[5]),
        .I2(q0_reg_i_264_n_0),
        .I3(\xor_ln117_142_reg_23987_reg[7]_0 [5]),
        .I4(\x_assign_64_reg_23636_reg[5] ),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q0_reg_i_132_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    q0_reg_i_133
       (.I0(Q[11]),
        .I1(Q[13]),
        .I2(Q[9]),
        .I3(q2_reg_27),
        .O(\ap_CS_fsm_reg[11] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_134
       (.I0(\xor_ln117_174_reg_24321_reg[5] ),
        .I1(q0_reg_i_115_0[5]),
        .I2(or_ln127_111_fu_17551_p3[6]),
        .I3(or_ln127_113_fu_17563_p3[5]),
        .I4(x_assign_168_reg_24959[1]),
        .I5(or_ln127_113_fu_17563_p3[4]),
        .O(q0_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    q0_reg_i_135
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(\trunc_ln127_239_reg_24761_reg[4] ),
        .I2(q0_reg_i_265_n_0),
        .I3(q0_reg_21),
        .I4(\trunc_ln127_210_reg_24525_reg[6] ),
        .I5(q0_reg_i_266_n_0),
        .O(q0_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_136
       (.I0(\trunc_ln127_277_reg_25127_reg[4] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [5]),
        .I2(or_ln127_121_fu_18695_p3[4]),
        .I3(or_ln127_122_fu_18701_p3[4]),
        .I4(or_ln127_121_fu_18695_p3[5]),
        .I5(x_assign_181_reg_25153[5]),
        .O(q0_reg_i_136_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    q0_reg_i_137
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\trunc_ln127_310_reg_25465_reg[4] ),
        .O(q0_reg_i_137_n_0));
  LUT5 #(
    .INIT(32'h55DD5DDD)) 
    q0_reg_i_138
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\xor_ln117_126_reg_23799_reg[7] [4]),
        .I2(Q[5]),
        .I3(q2_reg_27),
        .I4(Q[7]),
        .O(q0_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_139
       (.I0(\xor_ln117_31_reg_22819_reg[4] ),
        .I1(or_ln127_42_fu_7372_p3[4]),
        .I2(or_ln127_41_fu_7366_p3[3]),
        .I3(x_assign_61_reg_23330[4]),
        .I4(or_ln127_41_fu_7366_p3[4]),
        .I5(\xor_ln117_142_reg_23987_reg[7]_0 [4]),
        .O(q0_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'h54FFFFFF54FF54FF)) 
    q0_reg_i_14
       (.I0(q0_reg_i_82_n_0),
        .I1(q0_reg_i_83_n_0),
        .I2(q0_reg_i_84_n_0),
        .I3(q0_reg_i_85_n_0),
        .I4(q0_reg_i_86_n_0),
        .I5(\ap_CS_fsm_reg[6]_0 ),
        .O(q0_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    q0_reg_i_140
       (.I0(q0_reg_17),
        .I1(x_assign_73_reg_23518[4]),
        .I2(or_ln127_49_fu_8498_p3[4]),
        .I3(q0_reg_i_267_n_0),
        .I4(q0_reg_i_115_0[4]),
        .I5(\xor_ln117_47_reg_22926_reg[4] ),
        .O(q0_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_141
       (.I0(\trunc_ln127_137_reg_23868_reg[5] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [4]),
        .I2(or_ln127_65_fu_10762_p3[4]),
        .I3(x_assign_97_reg_23894[4]),
        .I4(or_ln127_65_fu_10762_p3[3]),
        .I5(or_ln127_66_fu_10768_p3[4]),
        .O(q0_reg_i_141_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_142
       (.I0(\x_assign_64_reg_23636_reg[4] ),
        .I1(x_assign_85_reg_23706[4]),
        .I2(or_ln127_57_fu_9630_p3[4]),
        .I3(or_ln127_58_fu_9636_p3[4]),
        .I4(or_ln127_57_fu_9630_p3[3]),
        .I5(\xor_ln117_142_reg_23987_reg[7]_0 [4]),
        .O(q0_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_144
       (.I0(\trunc_ln127_210_reg_24525_reg[5] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [4]),
        .I2(or_ln127_95_fu_15287_p3[5]),
        .I3(or_ln127_97_fu_15299_p3[4]),
        .I4(or_ln127_97_fu_15299_p3[3]),
        .I5(q0_reg_i_39_0[2]),
        .O(q0_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'h909090FF90FF9090)) 
    q0_reg_i_145
       (.I0(\trunc_ln127_250_reg_24901_reg[5] ),
        .I1(q0_reg_i_268_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\trunc_ln127_239_reg_24761_reg[3] ),
        .I5(q0_reg_i_269_n_0),
        .O(q0_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_146
       (.I0(\trunc_ln127_277_reg_25127_reg[3] ),
        .I1(or_ln127_122_fu_18701_p3[3]),
        .I2(or_ln127_121_fu_18695_p3[3]),
        .I3(x_assign_181_reg_25153[4]),
        .I4(or_ln127_121_fu_18695_p3[4]),
        .I5(\xor_ln117_142_reg_23987_reg[7]_0 [4]),
        .O(q0_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_147
       (.I0(\xor_ln117_206_reg_24682_reg[4] ),
        .I1(q0_reg_i_40_0[2]),
        .I2(or_ln127_129_fu_19827_p3[3]),
        .I3(or_ln127_127_fu_19815_p3[5]),
        .I4(or_ln127_129_fu_19827_p3[4]),
        .I5(\xor_ln117_270_reg_25434_reg[7] [4]),
        .O(q0_reg_i_147_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    q0_reg_i_148
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\trunc_ln127_310_reg_25465_reg[3] ),
        .O(q0_reg_i_148_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_149
       (.I0(\x_assign_33_reg_23118_reg[3] ),
        .I1(\xor_ln117_268_reg_25424_reg[7] [3]),
        .I2(x_assign_49_reg_23142[3]),
        .I3(x_assign_51_reg_23174[2]),
        .I4(or_ln127_34_fu_6240_p3[3]),
        .I5(or_ln127_33_fu_6234_p3[2]),
        .O(q0_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'h54FFFFFF54FF54FF)) 
    q0_reg_i_15
       (.I0(q0_reg_i_87_n_0),
        .I1(q0_reg_i_88_n_0),
        .I2(q0_reg_i_89_n_0),
        .I3(q0_reg_i_90_n_0),
        .I4(q0_reg_i_91_n_0),
        .I5(\ap_CS_fsm_reg[6]_0 ),
        .O(q0_reg_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0A2A)) 
    q0_reg_i_150
       (.I0(\xor_ln117_126_reg_23799_reg[7] [3]),
        .I1(Q[7]),
        .I2(q2_reg_27),
        .I3(Q[5]),
        .O(q0_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q0_reg_i_151
       (.I0(or_ln127_50_fu_8504_p3[3]),
        .I1(or_ln127_49_fu_8498_p3[2]),
        .I2(q0_reg_i_270_n_0),
        .I3(q0_reg_i_115_0[3]),
        .I4(q0_reg_i_43_0),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q0_reg_i_151_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_152
       (.I0(\x_assign_64_reg_23636_reg[3] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [3]),
        .I2(x_assign_85_reg_23706[3]),
        .I3(x_assign_87_reg_23738[2]),
        .I4(or_ln127_57_fu_9630_p3[2]),
        .I5(or_ln127_58_fu_9636_p3[3]),
        .O(q0_reg_i_152_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_153
       (.I0(\x_assign_76_reg_23824_reg[3] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [3]),
        .I2(or_ln127_66_fu_10768_p3[3]),
        .I3(or_ln127_65_fu_10762_p3[2]),
        .I4(x_assign_99_reg_23926[2]),
        .I5(x_assign_97_reg_23894[3]),
        .O(q0_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_154
       (.I0(q0_reg_i_44_0[3]),
        .I1(x_assign_201_reg_25665[3]),
        .I2(\xor_ln117_277_reg_25696_reg[7] [3]),
        .I3(\xor_ln117_277_reg_25696_reg[7]_0 [3]),
        .I4(or_ln127_132_fu_21585_p3[1]),
        .I5(or_ln127_131_fu_21579_p3[3]),
        .O(q0_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_155
       (.I0(\x_assign_153_reg_24933_reg[3] ),
        .I1(or_ln127_113_fu_17563_p3[2]),
        .I2(q0_reg_i_145_0[1]),
        .I3(x_assign_171_reg_24997[2]),
        .I4(q0_reg_i_224_0[2]),
        .I5(q0_reg_i_115_0[3]),
        .O(q0_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'h14FF1414141414FF)) 
    q0_reg_i_156
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(\trunc_ln127_237_reg_24751_reg[2] ),
        .I2(q0_reg_i_271_n_0),
        .I3(q0_reg_21),
        .I4(\trunc_ln127_219_reg_24573_reg[2] ),
        .I5(q0_reg_i_272_n_0),
        .O(q0_reg_i_156_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    q0_reg_i_157
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\trunc_ln127_314_reg_25487_reg[2] ),
        .O(q0_reg_i_157_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_158
       (.I0(\x_assign_91_reg_24034_reg[2] ),
        .I1(\xor_ln117_156_reg_24166_reg[7]_0 [2]),
        .I2(x_assign_109_reg_24082[1]),
        .I3(x_assign_111_reg_24114[2]),
        .I4(or_ln127_71_fu_11882_p3[1]),
        .I5(or_ln127_72_fu_11888_p3[2]),
        .O(q0_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_159
       (.I0(\x_assign_33_reg_23118_reg[2] ),
        .I1(\xor_ln117_268_reg_25424_reg[7] [2]),
        .I2(x_assign_49_reg_23142[2]),
        .I3(x_assign_51_reg_23174[1]),
        .I4(or_ln127_34_fu_6240_p3[2]),
        .I5(or_ln127_33_fu_6234_p3[1]),
        .O(q0_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'h54FFFFFF54FF54FF)) 
    q0_reg_i_16
       (.I0(q0_reg_i_92_n_0),
        .I1(q0_reg_i_93_n_0),
        .I2(q0_reg_i_94_n_0),
        .I3(q0_reg_i_95_n_0),
        .I4(q0_reg_i_96_n_0),
        .I5(\ap_CS_fsm_reg[6]_0 ),
        .O(q0_reg_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0515)) 
    q0_reg_i_160
       (.I0(\xor_ln117_126_reg_23799_reg[7] [2]),
        .I1(Q[7]),
        .I2(q2_reg_27),
        .I3(Q[5]),
        .O(q0_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    q0_reg_i_161
       (.I0(q0_reg_11),
        .I1(x_assign_97_reg_23894[2]),
        .I2(x_assign_99_reg_23926[1]),
        .I3(q0_reg_i_273_n_0),
        .I4(\xor_ln117_142_reg_23987_reg[7]_0 [2]),
        .I5(\x_assign_76_reg_23824_reg[2] ),
        .O(q0_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_162
       (.I0(\x_assign_57_reg_23486_reg[2] ),
        .I1(q0_reg_i_115_0[2]),
        .I2(x_assign_73_reg_23518[2]),
        .I3(x_assign_75_reg_23550[1]),
        .I4(or_ln127_49_fu_8498_p3[1]),
        .I5(or_ln127_50_fu_8504_p3[2]),
        .O(q0_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_163
       (.I0(\xor_ln117_174_reg_24321_reg[2] ),
        .I1(q0_reg_i_115_0[2]),
        .I2(q0_reg_i_224_0[1]),
        .I3(x_assign_171_reg_24997[1]),
        .I4(q0_reg_i_145_0[0]),
        .I5(or_ln127_113_fu_17563_p3[1]),
        .O(q0_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    q0_reg_i_164
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(\trunc_ln127_237_reg_24751_reg[1] ),
        .I2(q0_reg_i_274_n_0),
        .I3(q0_reg_21),
        .I4(\trunc_ln127_219_reg_24573_reg[1]_0 ),
        .I5(q0_reg_i_275_n_0),
        .O(q0_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_165
       (.I0(\trunc_ln127_279_reg_25137_reg[1] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [2]),
        .I2(or_ln127_122_fu_18701_p3[1]),
        .I3(or_ln127_121_fu_18695_p3[1]),
        .I4(x_assign_181_reg_25153[2]),
        .I5(x_assign_183_reg_25185[1]),
        .O(q0_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_166
       (.I0(\x_assign_172_reg_25271_reg[2] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [2]),
        .I2(x_assign_195_reg_25378[1]),
        .I3(\xor_ln117_270_reg_25434_reg[3] [1]),
        .I4(or_ln127_129_fu_19827_p3[1]),
        .I5(q0_reg_i_40_0[0]),
        .O(q0_reg_i_166_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    q0_reg_i_167
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\trunc_ln127_314_reg_25487_reg[1] ),
        .O(q0_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_168
       (.I0(\x_assign_91_reg_24034_reg[1]_0 ),
        .I1(x_assign_109_reg_24082[0]),
        .I2(x_assign_111_reg_24114[1]),
        .I3(or_ln127_72_fu_11888_p3[1]),
        .I4(or_ln127_71_fu_11882_p3[0]),
        .I5(\xor_ln117_156_reg_24166_reg[7]_0 [1]),
        .O(q0_reg_i_168_n_0));
  LUT5 #(
    .INIT(32'h55DD5DDD)) 
    q0_reg_i_169
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\xor_ln117_126_reg_23799_reg[7] [1]),
        .I2(Q[5]),
        .I3(q2_reg_27),
        .I4(Q[7]),
        .O(q0_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'h54FFFFFF54FF54FF)) 
    q0_reg_i_17
       (.I0(q0_reg_i_97_n_0),
        .I1(q0_reg_i_98_n_0),
        .I2(q0_reg_i_99_n_0),
        .I3(q0_reg_i_100_n_0),
        .I4(q0_reg_i_101_n_0),
        .I5(\ap_CS_fsm_reg[6]_0 ),
        .O(q0_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_170
       (.I0(\xor_ln117_31_reg_22819_reg[1] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [1]),
        .I2(x_assign_61_reg_23330[1]),
        .I3(x_assign_63_reg_23362[0]),
        .I4(or_ln127_42_fu_7372_p3[1]),
        .I5(or_ln127_41_fu_7366_p3[0]),
        .O(q0_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    q0_reg_i_171
       (.I0(q0_reg_17),
        .I1(x_assign_73_reg_23518[1]),
        .I2(x_assign_75_reg_23550[0]),
        .I3(q0_reg_i_276_n_0),
        .I4(q0_reg_i_115_0[1]),
        .I5(\xor_ln117_47_reg_22926_reg[1] ),
        .O(q0_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    q0_reg_i_172
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(\xor_ln117_158_reg_24177_reg[1] ),
        .I2(q0_reg_i_277_n_0),
        .I3(q0_reg_21),
        .I4(\xor_ln117_142_reg_23987_reg[1] ),
        .I5(q0_reg_i_278_n_0),
        .O(q0_reg_i_172_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    q0_reg_i_173
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\xor_ln117_221_reg_24865_reg[1] ),
        .O(q0_reg_i_173_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_174
       (.I0(\x_assign_91_reg_24034_reg[0]_0 ),
        .I1(\xor_ln117_156_reg_24166_reg[7]_0 [0]),
        .I2(or_ln127_71_fu_11882_p3[0]),
        .I3(x_assign_111_reg_24114[0]),
        .I4(x_assign_109_reg_24082[3]),
        .I5(or_ln127_72_fu_11888_p3[0]),
        .O(q0_reg_i_174_n_0));
  LUT5 #(
    .INIT(32'h55DD5DDD)) 
    q0_reg_i_175
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\xor_ln117_126_reg_23799_reg[7] [0]),
        .I2(Q[5]),
        .I3(q2_reg_27),
        .I4(Q[7]),
        .O(q0_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_176
       (.I0(\xor_ln117_31_reg_22819_reg[0] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [0]),
        .I2(x_assign_61_reg_23330[0]),
        .I3(or_ln127_41_fu_7366_p3[0]),
        .I4(x_assign_63_reg_23362[3]),
        .I5(or_ln127_42_fu_7372_p3[0]),
        .O(q0_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    q0_reg_i_177
       (.I0(q0_reg_17),
        .I1(or_ln127_50_fu_8504_p3[0]),
        .I2(x_assign_75_reg_23550[3]),
        .I3(q0_reg_i_279_n_0),
        .I4(q0_reg_i_115_0[0]),
        .I5(\xor_ln117_47_reg_22926_reg[0] ),
        .O(q0_reg_i_177_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_178
       (.I0(\x_assign_81_reg_23862_reg[0] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [0]),
        .I2(or_ln127_65_fu_10762_p3[0]),
        .I3(x_assign_97_reg_23894[0]),
        .I4(or_ln127_66_fu_10768_p3[0]),
        .I5(x_assign_99_reg_23926[3]),
        .O(q0_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_179
       (.I0(\xor_ln117_63_reg_23032_reg[0] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [0]),
        .I2(or_ln127_58_fu_9636_p3[0]),
        .I3(x_assign_87_reg_23738[3]),
        .I4(or_ln127_57_fu_9630_p3[0]),
        .I5(x_assign_85_reg_23706[0]),
        .O(q0_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    q0_reg_i_18
       (.I0(\ap_CS_fsm_reg[15] ),
        .I1(q0_reg_14),
        .I2(ap_enable_reg_pp0_iter2_reg_rep),
        .I3(q0_reg_15),
        .I4(q0_reg_16),
        .I5(q0_reg_17),
        .O(q0_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    q0_reg_i_180
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(\xor_ln117_158_reg_24177_reg[0] ),
        .I2(q0_reg_i_280_n_0),
        .I3(q0_reg_21),
        .I4(\x_assign_129_reg_24557_reg[0] ),
        .I5(q0_reg_i_281_n_0),
        .O(q0_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_181
       (.I0(\xor_ln117_190_reg_24463_reg[0] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [0]),
        .I2(x_assign_183_reg_25185[3]),
        .I3(x_assign_180_reg_25147),
        .I4(or_ln127_121_fu_18695_p3[0]),
        .I5(x_assign_181_reg_25153[0]),
        .O(q0_reg_i_181_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    q0_reg_i_182
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\xor_ln117_221_reg_24865_reg[0] ),
        .O(q0_reg_i_182_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h50505040)) 
    q0_reg_i_183
       (.I0(Q[12]),
        .I1(Q[6]),
        .I2(q2_reg_8),
        .I3(Q[8]),
        .I4(Q[10]),
        .O(\ap_CS_fsm_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    q0_reg_i_184
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(\xor_ln117_156_reg_24166_reg[7] ),
        .I2(q0_reg_i_282_n_0),
        .I3(q0_reg_21),
        .I4(\x_assign_127_reg_24541_reg[7] ),
        .I5(q0_reg_i_283_n_0),
        .O(q0_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'h96696996FFFFFFFF)) 
    q0_reg_i_185
       (.I0(or_ln127_112_fu_17557_p3[6]),
        .I1(or_ln127_111_fu_17551_p3[7]),
        .I2(q0_reg_i_284_n_0),
        .I3(\xor_ln117_142_reg_23987_reg[7]_0 [7]),
        .I4(\xor_ln117_172_reg_24309_reg[7] ),
        .I5(ap_enable_reg_pp0_iter2_reg_rep_0),
        .O(q0_reg_i_185_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_186
       (.I0(\xor_ln117_188_reg_24457_reg[7] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [7]),
        .I2(x_assign_181_reg_25153[6]),
        .I3(x_assign_183_reg_25185[3]),
        .I4(or_ln127_120_fu_18689_p3[3]),
        .I5(or_ln127_119_fu_18683_p3[3]),
        .O(q0_reg_i_186_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_187
       (.I0(x_assign_198_reg_25643[7]),
        .I1(x_assign_199_reg_25649[5]),
        .O(q0_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'h4777447447774777)) 
    q0_reg_i_188
       (.I0(\xor_ln117_252_reg_25236_reg[7] [7]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\xor_ln117_107_reg_23596_reg[7] ),
        .I4(\xor_ln117_93_reg_23418_reg[7] ),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q0_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'hFF1414FF14141414)) 
    q0_reg_i_189
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(\xor_ln117_61_reg_23026_reg[7] ),
        .I2(q0_reg_i_285_n_0),
        .I3(\reg_1862_reg[7] ),
        .I4(q0_reg_i_286_n_0),
        .I5(q0_reg_11),
        .O(q0_reg_i_189_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_19
       (.I0(q0_reg_19),
        .I1(q0_reg_i_103_n_0),
        .I2(q0_reg_18),
        .I3(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .I5(q2_reg_10),
        .O(q0_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF2800000000)) 
    q0_reg_i_190
       (.I0(Q[9]),
        .I1(q0_reg_i_65_2),
        .I2(q0_reg_i_287_n_0),
        .I3(Q[13]),
        .I4(Q[11]),
        .I5(q2_reg_27),
        .O(q0_reg_i_190_n_0));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q0_reg_i_191
       (.I0(x_assign_50_reg_23158[3]),
        .I1(x_assign_49_reg_23142[6]),
        .I2(q0_reg_i_288_n_0),
        .I3(\xor_ln117_277_reg_25696_reg[7] [7]),
        .I4(q0_reg_i_65_1),
        .I5(\ap_CS_fsm_reg[7]_0 ),
        .O(q0_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'hFF1F1FFF1F1F1F1F)) 
    q0_reg_i_192
       (.I0(\xor_ln117_124_reg_23789_reg[7] [7]),
        .I1(q0_reg_18),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(q0_reg_i_65_0),
        .I4(q0_reg_i_289_n_0),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'h0000A3A0FFFFA3A0)) 
    q0_reg_i_193
       (.I0(\xor_ln117_107_reg_23596_reg[6] ),
        .I1(\xor_ln117_93_reg_23418_reg[6] ),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\ap_CS_fsm_reg[15] ),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .I5(\xor_ln117_252_reg_25236_reg[7] [6]),
        .O(q0_reg_i_193_n_0));
  LUT6 #(
    .INIT(64'h0000600000FF6FFF)) 
    q0_reg_i_194
       (.I0(q0_reg_i_68_0),
        .I1(q0_reg_i_290_n_0),
        .I2(Q[5]),
        .I3(q2_reg_27),
        .I4(Q[7]),
        .I5(\xor_ln117_124_reg_23789_reg[7] [6]),
        .O(q0_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    q0_reg_i_195
       (.I0(x_assign_62_reg_23346[2]),
        .I1(x_assign_61_reg_23330[5]),
        .I2(q0_reg_i_291_n_0),
        .I3(\xor_ln117_270_reg_25434_reg[7] [6]),
        .I4(\tmp_149_reg_23293_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_195_n_0));
  LUT6 #(
    .INIT(64'h7D7D7D007D007D7D)) 
    q0_reg_i_196
       (.I0(q0_reg_11),
        .I1(\reg_1862_reg[6] ),
        .I2(q0_reg_i_292_n_0),
        .I3(\ap_CS_fsm_reg[13] ),
        .I4(\xor_ln117_61_reg_23026_reg[6] ),
        .I5(q0_reg_i_293_n_0),
        .O(q0_reg_i_196_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    q0_reg_i_197
       (.I0(\xor_ln117_156_reg_24166_reg[7]_0 [6]),
        .I1(q0_reg_22[6]),
        .I2(or_ln127_132_fu_21585_p3[4]),
        .I3(or_ln127_131_fu_21579_p3[6]),
        .I4(q0_reg_i_294_n_0),
        .I5(q0_reg_16),
        .O(q0_reg_i_197_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hB0A0)) 
    q0_reg_i_198
       (.I0(Q[2]),
        .I1(\x_assign_187_reg_25481_reg[6] ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(Q[0]),
        .O(q0_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_199
       (.I0(\xor_ln117_188_reg_24457_reg[6] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [6]),
        .I2(or_ln127_119_fu_18683_p3[3]),
        .I3(or_ln127_121_fu_18695_p3[6]),
        .I4(x_assign_182_reg_25169[2]),
        .I5(x_assign_181_reg_25153[5]),
        .O(q0_reg_i_199_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7500)) 
    q0_reg_i_2
       (.I0(q0_reg_i_20_n_0),
        .I1(q0_reg_i_21_n_0),
        .I2(q0_reg_i_22_n_0),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(q0_reg_i_24_n_0),
        .I5(q0_reg_i_25_n_0),
        .O(q0_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF72777277)) 
    q0_reg_i_20
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\xor_ln117_109_reg_23606_reg[7] ),
        .I2(\reg_1839_reg[7] [2]),
        .I3(\ap_CS_fsm_reg[15] ),
        .I4(q0_reg_13[7]),
        .I5(\ap_CS_fsm_reg[4]_0 ),
        .O(q0_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_200
       (.I0(\tmp_479_reg_24766_reg[0] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [6]),
        .I2(or_ln127_103_fu_16419_p3[3]),
        .I3(or_ln127_105_fu_16431_p3[6]),
        .I4(x_assign_158_reg_24793[2]),
        .I5(x_assign_157_reg_24777[5]),
        .O(q0_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_201
       (.I0(\x_assign_127_reg_24541_reg[6] ),
        .I1(\xor_ln117_268_reg_25424_reg[7] [6]),
        .I2(or_ln127_95_fu_15287_p3[7]),
        .I3(or_ln127_97_fu_15299_p3[6]),
        .I4(or_ln127_95_fu_15287_p3[6]),
        .I5(or_ln127_96_fu_15293_p3[5]),
        .O(q0_reg_i_201_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    q0_reg_i_202
       (.I0(q0_reg_21),
        .I1(\xor_ln117_140_reg_23977_reg[5] ),
        .I2(q0_reg_i_295_n_0),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(\xor_ln117_156_reg_24166_reg[5] ),
        .I5(q0_reg_i_296_n_0),
        .O(q0_reg_i_202_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    q0_reg_i_203
       (.I0(or_ln127_112_fu_17557_p3[4]),
        .I1(or_ln127_111_fu_17551_p3[5]),
        .I2(q0_reg_i_297_n_0),
        .I3(\xor_ln117_142_reg_23987_reg[7]_0 [5]),
        .I4(\trunc_ln127_254_reg_24923_reg[6] ),
        .I5(ap_enable_reg_pp0_iter2_reg_rep_0),
        .O(q0_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_204
       (.I0(\xor_ln117_188_reg_24457_reg[5] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [5]),
        .I2(x_assign_181_reg_25153[5]),
        .I3(or_ln127_121_fu_18695_p3[5]),
        .I4(x_assign_182_reg_25169[1]),
        .I5(x_assign_181_reg_25153[4]),
        .O(q0_reg_i_204_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_205
       (.I0(\trunc_ln127_294_reg_25299_reg[6] ),
        .I1(\xor_ln117_268_reg_25424_reg[7] [5]),
        .I2(or_ln127_127_fu_19815_p3[6]),
        .I3(or_ln127_129_fu_19827_p3[5]),
        .I4(or_ln127_127_fu_19815_p3[5]),
        .I5(or_ln127_128_fu_19821_p3[4]),
        .O(q0_reg_i_205_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_206
       (.I0(x_assign_198_reg_25643[5]),
        .I1(or_ln127_132_fu_21585_p3[5]),
        .O(q0_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'h8888BB8BBBBBBB8B)) 
    q0_reg_i_207
       (.I0(\xor_ln117_252_reg_25236_reg[7] [5]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(\ap_CS_fsm_reg[15] ),
        .I3(\trunc_ln127_154_reg_24040_reg[4] ),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(\xor_ln117_171_reg_24303[5]_i_2_n_0 ),
        .O(q0_reg_i_207_n_0));
  LUT6 #(
    .INIT(64'hFF1414FF14141414)) 
    q0_reg_i_208
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(\xor_ln117_61_reg_23026_reg[5] ),
        .I2(q0_reg_i_298_n_0),
        .I3(\trunc_ln127_139_reg_23878_reg[4] ),
        .I4(q0_reg_i_299_n_0),
        .I5(q0_reg_11),
        .O(q0_reg_i_208_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF2800000000)) 
    q0_reg_i_209
       (.I0(Q[9]),
        .I1(q0_reg_i_76_2),
        .I2(q0_reg_i_300_n_0),
        .I3(Q[13]),
        .I4(Q[11]),
        .I5(q2_reg_27),
        .O(q0_reg_i_209_n_0));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    q0_reg_i_21
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(\reg_1896_reg[7] [3]),
        .I3(\reg_1896_reg[7]_0 [3]),
        .I4(q0_reg_11),
        .I5(q0_reg_i_110_n_0),
        .O(q0_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q0_reg_i_210
       (.I0(x_assign_50_reg_23158[1]),
        .I1(x_assign_49_reg_23142[4]),
        .I2(q0_reg_i_301_n_0),
        .I3(\xor_ln117_277_reg_25696_reg[7] [5]),
        .I4(q0_reg_i_76_1),
        .I5(\ap_CS_fsm_reg[7]_0 ),
        .O(q0_reg_i_210_n_0));
  LUT6 #(
    .INIT(64'hFF4F4FFF4F4F4F4F)) 
    q0_reg_i_211
       (.I0(q0_reg_18),
        .I1(\xor_ln117_124_reg_23789_reg[7] [5]),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(q0_reg_i_76_0),
        .I4(q0_reg_i_302_n_0),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_211_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_212
       (.I0(\trunc_ln127_114_reg_23664_reg[5] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [4]),
        .I2(x_assign_85_reg_23706[4]),
        .I3(or_ln127_57_fu_9630_p3[4]),
        .I4(q0_reg_i_77_2[2]),
        .I5(q0_reg_i_77_3[2]),
        .O(q0_reg_i_212_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_213
       (.I0(\trunc_ln127_139_reg_23878_reg[3] ),
        .I1(q0_reg_i_77_0[2]),
        .I2(q0_reg_i_77_1[2]),
        .I3(or_ln127_65_fu_10762_p3[4]),
        .I4(x_assign_97_reg_23894[4]),
        .I5(\xor_ln117_270_reg_25434_reg[7] [4]),
        .O(q0_reg_i_213_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF2800000000)) 
    q0_reg_i_214
       (.I0(Q[9]),
        .I1(q0_reg_i_77_4),
        .I2(q0_reg_i_303_n_0),
        .I3(Q[13]),
        .I4(Q[11]),
        .I5(\reg_1896_reg[7]_2 ),
        .O(q0_reg_i_214_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_215
       (.I0(\trunc_ln127_74_reg_23288_reg[5] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [4]),
        .I2(x_assign_61_reg_23330[4]),
        .I3(or_ln127_41_fu_7366_p3[4]),
        .I4(q0_reg_i_78_1[2]),
        .I5(q0_reg_i_78_0[2]),
        .O(q0_reg_i_215_n_0));
  LUT5 #(
    .INIT(32'h55DD5DDD)) 
    q0_reg_i_216
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\xor_ln117_124_reg_23789_reg[7] [4]),
        .I2(Q[5]),
        .I3(q2_reg_27),
        .I4(Q[7]),
        .O(q0_reg_i_216_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    q0_reg_i_217
       (.I0(or_ln127_131_fu_21579_p3[4]),
        .I1(or_ln127_132_fu_21585_p3[2]),
        .I2(q0_reg_i_304_n_0),
        .I3(\xor_ln117_156_reg_24166_reg[7]_0 [4]),
        .I4(q0_reg_22[4]),
        .I5(q0_reg_16),
        .O(q0_reg_i_217_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hB0A0)) 
    q0_reg_i_218
       (.I0(Q[2]),
        .I1(\xor_ln117_219_reg_24855_reg[4] ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(Q[0]),
        .O(q0_reg_i_218_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_219
       (.I0(\xor_ln117_204_reg_24672_reg[4] ),
        .I1(\xor_ln117_268_reg_25424_reg[7] [4]),
        .I2(or_ln127_127_fu_19815_p3[5]),
        .I3(or_ln127_129_fu_19827_p3[4]),
        .I4(or_ln127_127_fu_19815_p3[4]),
        .I5(or_ln127_128_fu_19821_p3[3]),
        .O(q0_reg_i_219_n_0));
  LUT6 #(
    .INIT(64'hF0F0F8F0FFF0F8F0)) 
    q0_reg_i_22
       (.I0(Q[5]),
        .I1(q0_reg_i_111_n_0),
        .I2(q0_reg_i_112_n_0),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[7]),
        .I5(\reg_1896_reg[7]_1 [4]),
        .O(q0_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_220
       (.I0(\xor_ln117_156_reg_24166_reg[4] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [4]),
        .I2(x_assign_157_reg_24777[4]),
        .I3(or_ln127_105_fu_16431_p3[4]),
        .I4(or_ln127_103_fu_16419_p3[2]),
        .I5(or_ln127_104_fu_16425_p3[2]),
        .O(q0_reg_i_220_n_0));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    q0_reg_i_221
       (.I0(or_ln127_95_fu_15287_p3[4]),
        .I1(or_ln127_96_fu_15293_p3[3]),
        .I2(q0_reg_i_305_n_0),
        .I3(\xor_ln117_268_reg_25424_reg[7] [4]),
        .I4(\xor_ln117_140_reg_23977_reg[4] ),
        .I5(q0_reg_21),
        .O(q0_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_222
       (.I0(\trunc_ln127_254_reg_24923_reg[5] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [4]),
        .I2(or_ln127_111_fu_17551_p3[5]),
        .I3(or_ln127_113_fu_17563_p3[4]),
        .I4(or_ln127_111_fu_17551_p3[4]),
        .I5(or_ln127_112_fu_17557_p3[3]),
        .O(q0_reg_i_222_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    q0_reg_i_223
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(\trunc_ln127_237_reg_24751_reg[2]_0 ),
        .I2(q0_reg_i_306_n_0),
        .I3(q0_reg_21),
        .I4(\trunc_ln127_219_reg_24573_reg[2]_0 ),
        .I5(q0_reg_i_307_n_0),
        .O(q0_reg_i_223_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    q0_reg_i_224
       (.I0(or_ln127_112_fu_17557_p3[2]),
        .I1(or_ln127_111_fu_17551_p3[3]),
        .I2(q0_reg_i_308_n_0),
        .I3(\xor_ln117_142_reg_23987_reg[7]_0 [3]),
        .I4(\x_assign_151_reg_24917_reg[3] ),
        .I5(ap_enable_reg_pp0_iter2_reg_rep_0),
        .O(q0_reg_i_224_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_225
       (.I0(or_ln127_132_fu_21585_p3[1]),
        .I1(or_ln127_131_fu_21579_p3[3]),
        .O(q0_reg_i_225_n_0));
  LUT6 #(
    .INIT(64'h8888BB8BBBBBBB8B)) 
    q0_reg_i_226
       (.I0(\xor_ln117_252_reg_25236_reg[7] [3]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(\ap_CS_fsm_reg[15] ),
        .I3(\trunc_ln127_150_reg_24018_reg[2] ),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(\xor_ln117_171_reg_24303[3]_i_2_n_0 ),
        .O(q0_reg_i_226_n_0));
  LUT6 #(
    .INIT(64'h909090FF90FF9090)) 
    q0_reg_i_227
       (.I0(\x_assign_79_reg_23846_reg[3] ),
        .I1(q0_reg_i_309_n_0),
        .I2(q0_reg_11),
        .I3(\ap_CS_fsm_reg[13] ),
        .I4(\x_assign_66_reg_23652_reg[3] ),
        .I5(q0_reg_i_310_n_0),
        .O(q0_reg_i_227_n_0));
  LUT6 #(
    .INIT(64'hFE00EE00EE00FE00)) 
    q0_reg_i_228
       (.I0(Q[11]),
        .I1(Q[13]),
        .I2(Q[9]),
        .I3(q2_reg_27),
        .I4(q0_reg_i_86_1),
        .I5(q0_reg_i_311_n_0),
        .O(q0_reg_i_228_n_0));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    q0_reg_i_229
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(q0_reg_i_78_0[1]),
        .I2(q0_reg_i_78_1[1]),
        .I3(q0_reg_i_312_n_0),
        .I4(\xor_ln117_270_reg_25434_reg[7] [3]),
        .I5(\x_assign_43_reg_23282_reg[3] ),
        .O(q0_reg_i_229_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h33370000)) 
    q0_reg_i_23
       (.I0(Q[6]),
        .I1(q2_reg_8),
        .I2(Q[8]),
        .I3(Q[10]),
        .I4(q0_reg_12),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h141414FFFFFFFFFF)) 
    q0_reg_i_230
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(q0_reg_i_86_0),
        .I2(q0_reg_i_313_n_0),
        .I3(\xor_ln117_124_reg_23789_reg[7] [3]),
        .I4(q0_reg_18),
        .I5(\ap_CS_fsm_reg[9] ),
        .O(q0_reg_i_230_n_0));
  LUT6 #(
    .INIT(64'h909090FF90FF9090)) 
    q0_reg_i_231
       (.I0(\x_assign_151_reg_24917_reg[2] ),
        .I1(q0_reg_i_314_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I3(q0_reg_21),
        .I4(\trunc_ln127_219_reg_24573_reg[1] ),
        .I5(q0_reg_i_315_n_0),
        .O(q0_reg_i_231_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF96696996)) 
    q0_reg_i_232
       (.I0(or_ln127_104_fu_16425_p3[0]),
        .I1(or_ln127_103_fu_16419_p3[0]),
        .I2(q0_reg_i_316_n_0),
        .I3(\xor_ln117_270_reg_25434_reg[7] [2]),
        .I4(\trunc_ln127_237_reg_24751_reg[1]_0 ),
        .I5(\ap_CS_fsm_reg[10] ),
        .O(q0_reg_i_232_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_233
       (.I0(\x_assign_163_reg_25105_reg[2] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [2]),
        .I2(x_assign_183_reg_25185[1]),
        .I3(x_assign_181_reg_25153[2]),
        .I4(or_ln127_120_fu_18689_p3[0]),
        .I5(or_ln127_119_fu_18683_p3[0]),
        .O(q0_reg_i_233_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_234
       (.I0(or_ln127_132_fu_21585_p3[0]),
        .I1(or_ln127_131_fu_21579_p3[2]),
        .O(q0_reg_i_234_n_0));
  LUT6 #(
    .INIT(64'h4777447447774777)) 
    q0_reg_i_235
       (.I0(\xor_ln117_252_reg_25236_reg[7] [2]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\xor_ln117_171_reg_24303[2]_i_2_n_0 ),
        .I4(\trunc_ln127_150_reg_24018_reg[1]_0 ),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q0_reg_i_235_n_0));
  LUT6 #(
    .INIT(64'hFF1414FF14141414)) 
    q0_reg_i_236
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(\trunc_ln127_119_reg_23690_reg[1] ),
        .I2(q0_reg_i_317_n_0),
        .I3(\x_assign_79_reg_23846_reg[2] ),
        .I4(q0_reg_i_318_n_0),
        .I5(q0_reg_11),
        .O(q0_reg_i_236_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF2800000000)) 
    q0_reg_i_237
       (.I0(Q[9]),
        .I1(q0_reg_i_91_1),
        .I2(q0_reg_i_319_n_0),
        .I3(Q[13]),
        .I4(Q[11]),
        .I5(q2_reg_27),
        .O(q0_reg_i_237_n_0));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    q0_reg_i_238
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(q0_reg_i_78_0[0]),
        .I2(q0_reg_i_78_1[0]),
        .I3(q0_reg_i_320_n_0),
        .I4(\xor_ln117_270_reg_25434_reg[7] [2]),
        .I5(\x_assign_43_reg_23282_reg[2] ),
        .O(q0_reg_i_238_n_0));
  LUT6 #(
    .INIT(64'h1F1F1FFF1FFF1F1F)) 
    q0_reg_i_239
       (.I0(\xor_ln117_124_reg_23789_reg[7] [2]),
        .I1(q0_reg_18),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(\ap_CS_fsm_reg[7]_0 ),
        .I4(q0_reg_i_91_0),
        .I5(q0_reg_i_321_n_0),
        .O(q0_reg_i_239_n_0));
  LUT6 #(
    .INIT(64'hFFFF444F44444444)) 
    q0_reg_i_24
       (.I0(\xor_ln117_237_reg_25053_reg[7] [6]),
        .I1(q0_reg_16),
        .I2(\ap_CS_fsm_reg[10] ),
        .I3(q0_reg_i_114_n_0),
        .I4(q0_reg_i_115_n_0),
        .I5(q0_reg_12),
        .O(q0_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'h909090FF90FF9090)) 
    q0_reg_i_240
       (.I0(\x_assign_150_reg_24911_reg[1] ),
        .I1(q0_reg_i_322_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I3(q0_reg_21),
        .I4(q0_reg_i_323_n_0),
        .I5(\x_assign_126_reg_24535_reg[1] ),
        .O(q0_reg_i_240_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF96696996)) 
    q0_reg_i_241
       (.I0(\xor_ln117_270_reg_25434_reg[7] [1]),
        .I1(q0_reg_i_324_n_0),
        .I2(x_assign_159_reg_24809[0]),
        .I3(x_assign_157_reg_24777[1]),
        .I4(\x_assign_138_reg_24723_reg[1] ),
        .I5(\ap_CS_fsm_reg[10] ),
        .O(q0_reg_i_241_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_242
       (.I0(\x_assign_174_reg_25287_reg[1] ),
        .I1(x_assign_195_reg_25378[0]),
        .I2(\xor_ln117_270_reg_25434_reg[3] [0]),
        .I3(or_ln127_128_fu_19821_p3[0]),
        .I4(or_ln127_127_fu_19815_p3[1]),
        .I5(\xor_ln117_268_reg_25424_reg[7] [1]),
        .O(q0_reg_i_242_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_243
       (.I0(x_assign_199_reg_25649[1]),
        .I1(x_assign_198_reg_25643[1]),
        .O(q0_reg_i_243_n_0));
  LUT6 #(
    .INIT(64'h4777447447774777)) 
    q0_reg_i_244
       (.I0(\xor_ln117_252_reg_25236_reg[7] [1]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\xor_ln117_171_reg_24303[1]_i_2_n_0 ),
        .I4(\xor_ln117_93_reg_23418_reg[1] ),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q0_reg_i_244_n_0));
  LUT6 #(
    .INIT(64'hFF1414FF14141414)) 
    q0_reg_i_245
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q0_reg_i_325_n_0),
        .I2(\x_assign_67_reg_23658_reg[1] ),
        .I3(\xor_ln117_76_reg_23225_reg[1] ),
        .I4(q0_reg_i_326_n_0),
        .I5(q0_reg_11),
        .O(q0_reg_i_245_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF2800000000)) 
    q0_reg_i_246
       (.I0(Q[9]),
        .I1(q0_reg_i_96_1),
        .I2(q0_reg_i_327_n_0),
        .I3(Q[13]),
        .I4(Q[11]),
        .I5(q2_reg_27),
        .O(q0_reg_i_246_n_0));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    q0_reg_i_247
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [1]),
        .I2(q0_reg_i_328_n_0),
        .I3(x_assign_63_reg_23362[0]),
        .I4(x_assign_61_reg_23330[1]),
        .I5(\x_assign_43_reg_23282_reg[1]_0 ),
        .O(q0_reg_i_247_n_0));
  LUT6 #(
    .INIT(64'h4F4F4FFF4FFF4F4F)) 
    q0_reg_i_248
       (.I0(q0_reg_18),
        .I1(\xor_ln117_124_reg_23789_reg[7] [1]),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(\ap_CS_fsm_reg[7]_0 ),
        .I4(q0_reg_i_96_0),
        .I5(q0_reg_i_329_n_0),
        .O(q0_reg_i_248_n_0));
  LUT6 #(
    .INIT(64'h141414FF14FF1414)) 
    q0_reg_i_249
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(\x_assign_138_reg_24723_reg[0] ),
        .I2(q0_reg_i_330_n_0),
        .I3(q0_reg_21),
        .I4(\x_assign_126_reg_24535_reg[0] ),
        .I5(q0_reg_i_331_n_0),
        .O(q0_reg_i_249_n_0));
  LUT6 #(
    .INIT(64'h0504000455555555)) 
    q0_reg_i_25
       (.I0(q0_reg_16),
        .I1(q0_reg_i_116_n_0),
        .I2(q0_reg_20),
        .I3(q2_reg_10),
        .I4(\reg_1890_reg[7] [4]),
        .I5(q0_reg_i_118_n_0),
        .O(q0_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h96696996FFFFFFFF)) 
    q0_reg_i_250
       (.I0(x_assign_170_reg_24981),
        .I1(or_ln127_111_fu_17551_p3[0]),
        .I2(q0_reg_i_332_n_0),
        .I3(\xor_ln117_142_reg_23987_reg[7]_0 [0]),
        .I4(\x_assign_150_reg_24911_reg[0] ),
        .I5(ap_enable_reg_pp0_iter2_reg_rep_0),
        .O(q0_reg_i_250_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_251
       (.I0(\x_assign_162_reg_25099_reg[0] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [0]),
        .I2(x_assign_181_reg_25153[0]),
        .I3(or_ln127_121_fu_18695_p3[0]),
        .I4(x_assign_182_reg_25169[3]),
        .I5(x_assign_181_reg_25153[6]),
        .O(q0_reg_i_251_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_252
       (.I0(x_assign_199_reg_25649[0]),
        .I1(x_assign_198_reg_25643[0]),
        .O(q0_reg_i_252_n_0));
  LUT6 #(
    .INIT(64'h4777447447774777)) 
    q0_reg_i_253
       (.I0(\xor_ln117_252_reg_25236_reg[7] [0]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\xor_ln117_171_reg_24303[0]_i_2_n_0 ),
        .I4(\x_assign_91_reg_24034_reg[6] ),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q0_reg_i_253_n_0));
  LUT6 #(
    .INIT(64'h909090FF90FF9090)) 
    q0_reg_i_254
       (.I0(\xor_ln117_76_reg_23225_reg[0] ),
        .I1(q0_reg_i_333_n_0),
        .I2(q0_reg_11),
        .I3(\ap_CS_fsm_reg[13] ),
        .I4(\x_assign_67_reg_23658_reg[0] ),
        .I5(q0_reg_i_334_n_0),
        .O(q0_reg_i_254_n_0));
  LUT6 #(
    .INIT(64'hFE00EE00EE00FE00)) 
    q0_reg_i_255
       (.I0(Q[11]),
        .I1(Q[13]),
        .I2(Q[9]),
        .I3(q2_reg_27),
        .I4(q0_reg_i_101_2),
        .I5(q0_reg_i_335_n_0),
        .O(q0_reg_i_255_n_0));
  LUT6 #(
    .INIT(64'h0000000069969669)) 
    q0_reg_i_256
       (.I0(x_assign_50_reg_23158[4]),
        .I1(x_assign_49_reg_23142[7]),
        .I2(q0_reg_i_336_n_0),
        .I3(\xor_ln117_277_reg_25696_reg[7] [0]),
        .I4(q0_reg_i_101_1),
        .I5(\ap_CS_fsm_reg[7]_0 ),
        .O(q0_reg_i_256_n_0));
  LUT6 #(
    .INIT(64'h909090FFFFFFFFFF)) 
    q0_reg_i_257
       (.I0(q0_reg_i_101_0),
        .I1(q0_reg_i_337_n_0),
        .I2(\ap_CS_fsm_reg[7] ),
        .I3(\xor_ln117_124_reg_23789_reg[7] [0]),
        .I4(q0_reg_18),
        .I5(\ap_CS_fsm_reg[9] ),
        .O(q0_reg_i_257_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_258
       (.I0(or_ln127_49_fu_8498_p3[6]),
        .I1(or_ln127_50_fu_8504_p3[7]),
        .I2(x_assign_75_reg_23550[3]),
        .I3(x_assign_73_reg_23518[7]),
        .I4(q0_reg_i_115_0[7]),
        .O(q0_reg_i_258_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_259
       (.I0(or_ln127_113_fu_17563_p3[6]),
        .I1(x_assign_168_reg_24959[3]),
        .I2(or_ln127_111_fu_17551_p3[0]),
        .I3(x_assign_171_reg_24997[3]),
        .I4(q0_reg_i_115_0[7]),
        .O(q0_reg_i_259_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF72777277)) 
    q0_reg_i_26
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\xor_ln117_109_reg_23606_reg[6] ),
        .I2(q0_reg_i_119_n_0),
        .I3(\ap_CS_fsm_reg[15] ),
        .I4(q0_reg_13[6]),
        .I5(\ap_CS_fsm_reg[4]_0 ),
        .O(q0_reg_i_26_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_260
       (.I0(x_assign_144_reg_24583[3]),
        .I1(or_ln127_97_fu_15299_p3[6]),
        .I2(or_ln127_95_fu_15287_p3[0]),
        .I3(x_assign_147_reg_24621[3]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [7]),
        .O(q0_reg_i_260_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_261
       (.I0(or_ln127_49_fu_8498_p3[6]),
        .I1(x_assign_73_reg_23518[6]),
        .O(q0_reg_i_261_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_262
       (.I0(x_assign_144_reg_24583[2]),
        .I1(or_ln127_97_fu_15299_p3[5]),
        .I2(or_ln127_97_fu_15299_p3[6]),
        .I3(or_ln127_95_fu_15287_p3[7]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [6]),
        .O(q0_reg_i_262_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_263
       (.I0(or_ln127_103_fu_16419_p3[3]),
        .I1(or_ln127_105_fu_16431_p3[6]),
        .I2(or_ln127_106_fu_16437_p3[5]),
        .I3(or_ln127_105_fu_16431_p3[5]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_0 [6]),
        .O(q0_reg_i_263_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_264
       (.I0(or_ln127_57_fu_9630_p3[5]),
        .I1(x_assign_85_reg_23706[5]),
        .O(q0_reg_i_264_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_265
       (.I0(x_assign_157_reg_24777[5]),
        .I1(or_ln127_105_fu_16431_p3[5]),
        .I2(or_ln127_106_fu_16437_p3[4]),
        .I3(or_ln127_105_fu_16431_p3[4]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_0 [5]),
        .O(q0_reg_i_265_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_266
       (.I0(x_assign_144_reg_24583[1]),
        .I1(or_ln127_97_fu_15299_p3[4]),
        .I2(or_ln127_97_fu_15299_p3[5]),
        .I3(or_ln127_95_fu_15287_p3[6]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [5]),
        .O(q0_reg_i_266_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_267
       (.I0(or_ln127_49_fu_8498_p3[3]),
        .I1(or_ln127_50_fu_8504_p3[4]),
        .O(q0_reg_i_267_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_268
       (.I0(or_ln127_111_fu_17551_p3[5]),
        .I1(or_ln127_113_fu_17563_p3[4]),
        .I2(q0_reg_i_145_0[2]),
        .I3(or_ln127_113_fu_17563_p3[3]),
        .I4(q0_reg_i_115_0[4]),
        .O(q0_reg_i_268_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_269
       (.I0(\xor_ln117_142_reg_23987_reg[7]_0 [4]),
        .I1(or_ln127_105_fu_16431_p3[4]),
        .I2(x_assign_157_reg_24777[4]),
        .I3(or_ln127_106_fu_16437_p3[3]),
        .I4(or_ln127_105_fu_16431_p3[3]),
        .O(q0_reg_i_269_n_0));
  LUT6 #(
    .INIT(64'hAAEFAAEFAAEFAAAA)) 
    q0_reg_i_27
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\reg_1896_reg[7]_1 [3]),
        .I2(\ap_CS_fsm_reg[7] ),
        .I3(q0_reg_i_121_n_0),
        .I4(\reg_1883_reg[6] [4]),
        .I5(\ap_CS_fsm_reg[7]_0 ),
        .O(q0_reg_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_270
       (.I0(x_assign_75_reg_23550[2]),
        .I1(x_assign_73_reg_23518[3]),
        .O(q0_reg_i_270_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_271
       (.I0(x_assign_157_reg_24777[3]),
        .I1(x_assign_159_reg_24809[2]),
        .I2(or_ln127_106_fu_16437_p3[2]),
        .I3(or_ln127_105_fu_16431_p3[2]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_0 [3]),
        .O(q0_reg_i_271_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_272
       (.I0(x_assign_147_reg_24621[2]),
        .I1(q0_reg_i_223_0[2]),
        .I2(or_ln127_97_fu_15299_p3[2]),
        .I3(q0_reg_i_39_0[1]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [3]),
        .O(q0_reg_i_272_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_273
       (.I0(or_ln127_65_fu_10762_p3[1]),
        .I1(or_ln127_66_fu_10768_p3[2]),
        .O(q0_reg_i_273_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_274
       (.I0(x_assign_157_reg_24777[2]),
        .I1(x_assign_159_reg_24809[1]),
        .I2(or_ln127_106_fu_16437_p3[1]),
        .I3(or_ln127_105_fu_16431_p3[1]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_0 [2]),
        .O(q0_reg_i_274_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_275
       (.I0(x_assign_147_reg_24621[1]),
        .I1(q0_reg_i_223_0[1]),
        .I2(or_ln127_97_fu_15299_p3[1]),
        .I3(q0_reg_i_39_0[0]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [2]),
        .O(q0_reg_i_275_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_276
       (.I0(or_ln127_50_fu_8504_p3[1]),
        .I1(or_ln127_49_fu_8498_p3[0]),
        .O(q0_reg_i_276_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_277
       (.I0(x_assign_157_reg_24777[1]),
        .I1(x_assign_159_reg_24809[0]),
        .I2(or_ln127_106_fu_16437_p3[0]),
        .I3(or_ln127_105_fu_16431_p3[0]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_0 [1]),
        .O(q0_reg_i_277_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_278
       (.I0(\xor_ln117_270_reg_25434_reg[7] [1]),
        .I1(q0_reg_i_223_0[0]),
        .I2(x_assign_147_reg_24621[0]),
        .I3(or_ln127_97_fu_15299_p3[0]),
        .I4(x_assign_144_reg_24583[0]),
        .O(q0_reg_i_278_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_279
       (.I0(or_ln127_49_fu_8498_p3[0]),
        .I1(x_assign_73_reg_23518[0]),
        .O(q0_reg_i_279_n_0));
  LUT6 #(
    .INIT(64'h1DDD11D115D515D5)) 
    q0_reg_i_28
       (.I0(q0_reg_i_123_n_0),
        .I1(\reg_1896_reg[7]_2 ),
        .I2(Q[13]),
        .I3(\reg_1896_reg[7]_0 [2]),
        .I4(\reg_1896_reg[7] [2]),
        .I5(Q[11]),
        .O(q0_reg_i_28_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_280
       (.I0(x_assign_157_reg_24777[0]),
        .I1(or_ln127_105_fu_16431_p3[0]),
        .I2(x_assign_156_reg_24771),
        .I3(x_assign_159_reg_24809[3]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_0 [0]),
        .O(q0_reg_i_280_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_281
       (.I0(x_assign_144_reg_24583[4]),
        .I1(x_assign_147_reg_24621[3]),
        .I2(or_ln127_97_fu_15299_p3[0]),
        .I3(or_ln127_95_fu_15287_p3[1]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [0]),
        .O(q0_reg_i_281_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_282
       (.I0(or_ln127_103_fu_16419_p3[3]),
        .I1(or_ln127_104_fu_16425_p3[3]),
        .I2(x_assign_159_reg_24809[3]),
        .I3(x_assign_157_reg_24777[6]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [7]),
        .O(q0_reg_i_282_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_283
       (.I0(or_ln127_96_fu_15293_p3[6]),
        .I1(or_ln127_95_fu_15287_p3[7]),
        .I2(or_ln127_95_fu_15287_p3[0]),
        .I3(x_assign_147_reg_24621[3]),
        .I4(\xor_ln117_268_reg_25424_reg[7] [7]),
        .O(q0_reg_i_283_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_284
       (.I0(or_ln127_111_fu_17551_p3[0]),
        .I1(x_assign_171_reg_24997[3]),
        .O(q0_reg_i_284_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_285
       (.I0(x_assign_86_reg_23722[3]),
        .I1(x_assign_85_reg_23706[6]),
        .I2(x_assign_85_reg_23706[7]),
        .I3(x_assign_87_reg_23738[3]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [7]),
        .O(q0_reg_i_285_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_286
       (.I0(x_assign_99_reg_23926[3]),
        .I1(x_assign_97_reg_23894[7]),
        .I2(x_assign_98_reg_23910[3]),
        .I3(x_assign_97_reg_23894[6]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [7]),
        .O(q0_reg_i_286_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_287
       (.I0(x_assign_74_reg_23534[3]),
        .I1(x_assign_73_reg_23518[6]),
        .I2(x_assign_75_reg_23550[3]),
        .I3(x_assign_73_reg_23518[7]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_0 [7]),
        .O(q0_reg_i_287_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_288
       (.I0(x_assign_51_reg_23174[3]),
        .I1(x_assign_49_reg_23142[7]),
        .O(q0_reg_i_288_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_289
       (.I0(x_assign_62_reg_23346[3]),
        .I1(x_assign_61_reg_23330[6]),
        .I2(x_assign_63_reg_23362[3]),
        .I3(x_assign_61_reg_23330[7]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [7]),
        .O(q0_reg_i_289_n_0));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    q0_reg_i_29
       (.I0(\xor_ln117_237_reg_25053_reg[7] [5]),
        .I1(q0_reg_16),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I3(q0_reg_i_124_n_0),
        .I4(q0_reg_i_125_n_0),
        .I5(q0_reg_12),
        .O(q0_reg_i_29_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_290
       (.I0(x_assign_50_reg_23158[2]),
        .I1(x_assign_49_reg_23142[5]),
        .I2(or_ln127_33_fu_6234_p3[6]),
        .I3(x_assign_49_reg_23142[6]),
        .I4(\xor_ln117_277_reg_25696_reg[7] [6]),
        .O(q0_reg_i_290_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_291
       (.I0(or_ln127_41_fu_7366_p3[6]),
        .I1(x_assign_61_reg_23330[6]),
        .O(q0_reg_i_291_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_292
       (.I0(x_assign_98_reg_23910[2]),
        .I1(x_assign_97_reg_23894[5]),
        .I2(\xor_ln117_270_reg_25434_reg[7] [6]),
        .I3(or_ln127_65_fu_10762_p3[6]),
        .I4(x_assign_97_reg_23894[6]),
        .O(q0_reg_i_292_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_293
       (.I0(x_assign_86_reg_23722[2]),
        .I1(x_assign_85_reg_23706[5]),
        .I2(or_ln127_57_fu_9630_p3[6]),
        .I3(x_assign_85_reg_23706[6]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [6]),
        .O(q0_reg_i_293_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_294
       (.I0(x_assign_198_reg_25643[6]),
        .I1(x_assign_199_reg_25649[4]),
        .O(q0_reg_i_294_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_295
       (.I0(or_ln127_96_fu_15293_p3[4]),
        .I1(or_ln127_95_fu_15287_p3[5]),
        .I2(or_ln127_97_fu_15299_p3[5]),
        .I3(or_ln127_95_fu_15287_p3[6]),
        .I4(\xor_ln117_268_reg_25424_reg[7] [5]),
        .O(q0_reg_i_295_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_296
       (.I0(x_assign_157_reg_24777[4]),
        .I1(x_assign_158_reg_24793[1]),
        .I2(or_ln127_105_fu_16431_p3[5]),
        .I3(x_assign_157_reg_24777[5]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [5]),
        .O(q0_reg_i_296_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_297
       (.I0(or_ln127_113_fu_17563_p3[5]),
        .I1(or_ln127_111_fu_17551_p3[6]),
        .O(q0_reg_i_297_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_298
       (.I0(x_assign_86_reg_23722[1]),
        .I1(x_assign_85_reg_23706[4]),
        .I2(or_ln127_57_fu_9630_p3[5]),
        .I3(x_assign_85_reg_23706[5]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [5]),
        .O(q0_reg_i_298_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_299
       (.I0(or_ln127_65_fu_10762_p3[5]),
        .I1(x_assign_97_reg_23894[5]),
        .I2(x_assign_98_reg_23910[1]),
        .I3(x_assign_97_reg_23894[4]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [5]),
        .O(q0_reg_i_299_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7500)) 
    q0_reg_i_3
       (.I0(q0_reg_i_26_n_0),
        .I1(q0_reg_i_27_n_0),
        .I2(q0_reg_i_28_n_0),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(q0_reg_i_29_n_0),
        .I5(q0_reg_i_30_n_0),
        .O(q0_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000540455555555)) 
    q0_reg_i_30
       (.I0(q0_reg_16),
        .I1(q0_reg_i_126_n_0),
        .I2(q2_reg_10),
        .I3(q0_reg_i_127_n_0),
        .I4(q0_reg_20),
        .I5(q0_reg_i_128_n_0),
        .O(q0_reg_i_30_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_300
       (.I0(x_assign_74_reg_23534[1]),
        .I1(x_assign_73_reg_23518[4]),
        .I2(or_ln127_49_fu_8498_p3[5]),
        .I3(x_assign_73_reg_23518[5]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_0 [5]),
        .O(q0_reg_i_300_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_301
       (.I0(or_ln127_33_fu_6234_p3[5]),
        .I1(x_assign_49_reg_23142[5]),
        .O(q0_reg_i_301_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_302
       (.I0(x_assign_62_reg_23346[1]),
        .I1(x_assign_61_reg_23330[4]),
        .I2(or_ln127_41_fu_7366_p3[5]),
        .I3(x_assign_61_reg_23330[5]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [5]),
        .O(q0_reg_i_302_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_303
       (.I0(q0_reg_i_214_0[2]),
        .I1(q0_reg_i_214_1[2]),
        .I2(or_ln127_49_fu_8498_p3[4]),
        .I3(x_assign_73_reg_23518[4]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_0 [4]),
        .O(q0_reg_i_303_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_304
       (.I0(x_assign_198_reg_25643[4]),
        .I1(or_ln127_132_fu_21585_p3[4]),
        .O(q0_reg_i_304_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_305
       (.I0(or_ln127_97_fu_15299_p3[4]),
        .I1(or_ln127_95_fu_15287_p3[5]),
        .O(q0_reg_i_305_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_306
       (.I0(or_ln127_104_fu_16425_p3[1]),
        .I1(or_ln127_103_fu_16419_p3[1]),
        .I2(x_assign_159_reg_24809[2]),
        .I3(x_assign_157_reg_24777[3]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [3]),
        .O(q0_reg_i_306_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_307
       (.I0(or_ln127_96_fu_15293_p3[2]),
        .I1(or_ln127_95_fu_15287_p3[3]),
        .I2(q0_reg_i_223_0[2]),
        .I3(x_assign_147_reg_24621[2]),
        .I4(\xor_ln117_268_reg_25424_reg[7] [3]),
        .O(q0_reg_i_307_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_308
       (.I0(x_assign_171_reg_24997[2]),
        .I1(q0_reg_i_224_0[2]),
        .O(q0_reg_i_308_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_309
       (.I0(x_assign_97_reg_23894[3]),
        .I1(x_assign_99_reg_23926[2]),
        .I2(q0_reg_i_77_1[1]),
        .I3(q0_reg_i_77_0[1]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [3]),
        .O(q0_reg_i_309_n_0));
  LUT6 #(
    .INIT(64'hF033F0AAF033F000)) 
    q0_reg_i_31
       (.I0(q0_reg_i_129_n_0),
        .I1(\trunc_ln127_174_reg_24216_reg[4] ),
        .I2(q0_reg_13[5]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q0_reg_i_31_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_310
       (.I0(q0_reg_i_77_3[1]),
        .I1(q0_reg_i_77_2[1]),
        .I2(x_assign_87_reg_23738[2]),
        .I3(x_assign_85_reg_23706[3]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [3]),
        .O(q0_reg_i_310_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_311
       (.I0(q0_reg_i_214_0[1]),
        .I1(q0_reg_i_214_1[1]),
        .I2(x_assign_75_reg_23550[2]),
        .I3(x_assign_73_reg_23518[3]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_0 [3]),
        .O(q0_reg_i_311_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_312
       (.I0(x_assign_63_reg_23362[2]),
        .I1(x_assign_61_reg_23330[3]),
        .O(q0_reg_i_312_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_313
       (.I0(\xor_ln117_76_reg_23225_reg[4] [1]),
        .I1(\xor_ln117_76_reg_23225_reg[4]_0 [1]),
        .I2(x_assign_51_reg_23174[2]),
        .I3(x_assign_49_reg_23142[3]),
        .I4(\xor_ln117_277_reg_25696_reg[7] [3]),
        .O(q0_reg_i_313_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_314
       (.I0(or_ln127_112_fu_17557_p3[1]),
        .I1(or_ln127_111_fu_17551_p3[2]),
        .I2(x_assign_171_reg_24997[1]),
        .I3(q0_reg_i_224_0[1]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_0 [2]),
        .O(q0_reg_i_314_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_315
       (.I0(or_ln127_96_fu_15293_p3[1]),
        .I1(or_ln127_95_fu_15287_p3[2]),
        .I2(q0_reg_i_223_0[1]),
        .I3(x_assign_147_reg_24621[1]),
        .I4(\xor_ln117_268_reg_25424_reg[7] [2]),
        .O(q0_reg_i_315_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_316
       (.I0(x_assign_159_reg_24809[1]),
        .I1(x_assign_157_reg_24777[2]),
        .O(q0_reg_i_316_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_317
       (.I0(q0_reg_i_77_3[0]),
        .I1(q0_reg_i_77_2[0]),
        .I2(x_assign_87_reg_23738[1]),
        .I3(x_assign_85_reg_23706[2]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [2]),
        .O(q0_reg_i_317_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_318
       (.I0(x_assign_97_reg_23894[2]),
        .I1(x_assign_99_reg_23926[1]),
        .I2(q0_reg_i_77_1[0]),
        .I3(q0_reg_i_77_0[0]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [2]),
        .O(q0_reg_i_318_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_319
       (.I0(q0_reg_i_214_0[0]),
        .I1(q0_reg_i_214_1[0]),
        .I2(x_assign_75_reg_23550[1]),
        .I3(x_assign_73_reg_23518[2]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_0 [2]),
        .O(q0_reg_i_319_n_0));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    q0_reg_i_32
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(\reg_1883_reg[6] [3]),
        .I3(q0_reg_i_131_n_0),
        .I4(\reg_1896_reg[7]_1 [2]),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_320
       (.I0(x_assign_63_reg_23362[1]),
        .I1(x_assign_61_reg_23330[2]),
        .O(q0_reg_i_320_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_321
       (.I0(\xor_ln117_76_reg_23225_reg[4] [0]),
        .I1(\xor_ln117_76_reg_23225_reg[4]_0 [0]),
        .I2(x_assign_51_reg_23174[1]),
        .I3(x_assign_49_reg_23142[2]),
        .I4(\xor_ln117_277_reg_25696_reg[7] [2]),
        .O(q0_reg_i_321_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_322
       (.I0(\xor_ln117_142_reg_23987_reg[7]_0 [1]),
        .I1(or_ln127_111_fu_17551_p3[1]),
        .I2(or_ln127_112_fu_17557_p3[0]),
        .I3(x_assign_171_reg_24997[0]),
        .I4(q0_reg_i_224_0[0]),
        .O(q0_reg_i_322_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_323
       (.I0(\xor_ln117_268_reg_25424_reg[7] [1]),
        .I1(or_ln127_95_fu_15287_p3[1]),
        .I2(or_ln127_96_fu_15293_p3[0]),
        .I3(q0_reg_i_223_0[0]),
        .I4(x_assign_147_reg_24621[0]),
        .O(q0_reg_i_323_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_324
       (.I0(x_assign_158_reg_24793[0]),
        .I1(x_assign_157_reg_24777[0]),
        .O(q0_reg_i_324_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_325
       (.I0(\xor_ln117_270_reg_25434_reg[7] [1]),
        .I1(x_assign_85_reg_23706[0]),
        .I2(x_assign_86_reg_23722[0]),
        .I3(x_assign_87_reg_23738[0]),
        .I4(x_assign_85_reg_23706[1]),
        .O(q0_reg_i_325_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_326
       (.I0(x_assign_97_reg_23894[1]),
        .I1(x_assign_99_reg_23926[0]),
        .I2(x_assign_98_reg_23910[0]),
        .I3(x_assign_97_reg_23894[0]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [1]),
        .O(q0_reg_i_326_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_327
       (.I0(\xor_ln117_142_reg_23987_reg[7]_0 [1]),
        .I1(x_assign_73_reg_23518[0]),
        .I2(x_assign_74_reg_23534[0]),
        .I3(x_assign_75_reg_23550[0]),
        .I4(x_assign_73_reg_23518[1]),
        .O(q0_reg_i_327_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_328
       (.I0(x_assign_61_reg_23330[0]),
        .I1(x_assign_62_reg_23346[0]),
        .O(q0_reg_i_328_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_329
       (.I0(\xor_ln117_277_reg_25696_reg[7] [1]),
        .I1(x_assign_49_reg_23142[0]),
        .I2(x_assign_50_reg_23158[0]),
        .I3(x_assign_51_reg_23174[0]),
        .I4(x_assign_49_reg_23142[1]),
        .O(q0_reg_i_329_n_0));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFFFFFBA)) 
    q0_reg_i_33
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\reg_1896_reg[7]_0 [1]),
        .I2(q0_reg_11),
        .I3(q0_reg_i_132_n_0),
        .I4(\x_assign_73_reg_23518_reg[5] ),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q0_reg_i_33_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    q0_reg_i_330
       (.I0(x_assign_157_reg_24777[6]),
        .I1(x_assign_158_reg_24793[3]),
        .I2(or_ln127_105_fu_16431_p3[0]),
        .I3(x_assign_157_reg_24777[0]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [0]),
        .O(q0_reg_i_330_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_331
       (.I0(x_assign_146_reg_24605),
        .I1(or_ln127_95_fu_15287_p3[0]),
        .I2(or_ln127_97_fu_15299_p3[0]),
        .I3(or_ln127_95_fu_15287_p3[1]),
        .I4(\xor_ln117_268_reg_25424_reg[7] [0]),
        .O(q0_reg_i_331_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_332
       (.I0(or_ln127_113_fu_17563_p3[0]),
        .I1(or_ln127_111_fu_17551_p3[1]),
        .O(q0_reg_i_332_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_333
       (.I0(or_ln127_65_fu_10762_p3[0]),
        .I1(x_assign_97_reg_23894[0]),
        .I2(x_assign_98_reg_23910[4]),
        .I3(x_assign_97_reg_23894[7]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [0]),
        .O(q0_reg_i_333_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_334
       (.I0(x_assign_86_reg_23722[4]),
        .I1(x_assign_85_reg_23706[7]),
        .I2(or_ln127_57_fu_9630_p3[0]),
        .I3(x_assign_85_reg_23706[0]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [0]),
        .O(q0_reg_i_334_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_335
       (.I0(x_assign_74_reg_23534[4]),
        .I1(x_assign_73_reg_23518[7]),
        .I2(or_ln127_49_fu_8498_p3[0]),
        .I3(x_assign_73_reg_23518[0]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_0 [0]),
        .O(q0_reg_i_335_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_336
       (.I0(or_ln127_33_fu_6234_p3[0]),
        .I1(x_assign_49_reg_23142[0]),
        .O(q0_reg_i_336_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    q0_reg_i_337
       (.I0(x_assign_62_reg_23346[4]),
        .I1(x_assign_61_reg_23330[7]),
        .I2(or_ln127_41_fu_7366_p3[0]),
        .I3(x_assign_61_reg_23330[0]),
        .I4(\xor_ln117_270_reg_25434_reg[7] [0]),
        .O(q0_reg_i_337_n_0));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    q0_reg_i_34
       (.I0(\xor_ln117_237_reg_25053_reg[7] [4]),
        .I1(q0_reg_16),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I3(q0_reg_i_134_n_0),
        .I4(q0_reg_i_135_n_0),
        .I5(q0_reg_12),
        .O(q0_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'h0000540455555555)) 
    q0_reg_i_35
       (.I0(q0_reg_16),
        .I1(q0_reg_i_136_n_0),
        .I2(q2_reg_10),
        .I3(\reg_1890_reg[7] [3]),
        .I4(q0_reg_20),
        .I5(q0_reg_i_137_n_0),
        .O(q0_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'hFFFF5C5F00005C5F)) 
    q0_reg_i_36
       (.I0(\trunc_ln127_174_reg_24216_reg[3] ),
        .I1(\reg_1839_reg[7] [1]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\ap_CS_fsm_reg[15] ),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .I5(q0_reg_13[4]),
        .O(q0_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    q0_reg_i_37
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(\reg_1883_reg[6] [2]),
        .I3(q0_reg_i_138_n_0),
        .I4(q0_reg_i_139_n_0),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h1DDD11D115D515D5)) 
    q0_reg_i_38
       (.I0(q0_reg_i_140_n_0),
        .I1(\reg_1896_reg[7]_2 ),
        .I2(Q[13]),
        .I3(q0_reg_i_141_n_0),
        .I4(q0_reg_i_142_n_0),
        .I5(Q[11]),
        .O(q0_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFF444F44444444)) 
    q0_reg_i_39
       (.I0(\xor_ln117_237_reg_25053_reg[7] [3]),
        .I1(q0_reg_16),
        .I2(q0_reg_21),
        .I3(q0_reg_i_144_n_0),
        .I4(q0_reg_i_145_n_0),
        .I5(q0_reg_12),
        .O(q0_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4440)) 
    q0_reg_i_4
       (.I0(q0_reg_i_31_n_0),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(q0_reg_i_32_n_0),
        .I3(q0_reg_i_33_n_0),
        .I4(q0_reg_i_34_n_0),
        .I5(q0_reg_i_35_n_0),
        .O(q0_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000540455555555)) 
    q0_reg_i_40
       (.I0(q0_reg_16),
        .I1(q0_reg_i_146_n_0),
        .I2(q2_reg_10),
        .I3(q0_reg_i_147_n_0),
        .I4(q0_reg_20),
        .I5(q0_reg_i_148_n_0),
        .O(q0_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hF033F0AAF033F000)) 
    q0_reg_i_41
       (.I0(\reg_1839_reg[7] [0]),
        .I1(\trunc_ln127_170_reg_24194_reg[2] ),
        .I2(q0_reg_13[3]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q0_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    q0_reg_i_42
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(q0_reg_i_149_n_0),
        .I3(q0_reg_i_150_n_0),
        .I4(\reg_1896_reg[7]_1 [1]),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    q0_reg_i_43
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(q0_reg_i_151_n_0),
        .I2(\ap_CS_fsm_reg[13] ),
        .I3(q0_reg_i_152_n_0),
        .I4(q0_reg_i_153_n_0),
        .I5(q0_reg_11),
        .O(q0_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    q0_reg_i_44
       (.I0(q0_reg_i_154_n_0),
        .I1(q0_reg_16),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I3(q0_reg_i_155_n_0),
        .I4(q0_reg_i_156_n_0),
        .I5(q0_reg_12),
        .O(q0_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'h0000540455555555)) 
    q0_reg_i_45
       (.I0(q0_reg_16),
        .I1(\reg_1896_reg[3] [1]),
        .I2(q2_reg_10),
        .I3(\reg_1890_reg[7] [2]),
        .I4(q0_reg_20),
        .I5(q0_reg_i_157_n_0),
        .O(q0_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'h00003A30FFFF3A30)) 
    q0_reg_i_46
       (.I0(q0_reg_i_158_n_0),
        .I1(\x_assign_105_reg_24226_reg[2] ),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\ap_CS_fsm_reg[15] ),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .I5(q0_reg_13[2]),
        .O(q0_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    q0_reg_i_47
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(q0_reg_i_159_n_0),
        .I3(q0_reg_i_160_n_0),
        .I4(\reg_1896_reg[7]_1 [0]),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFFFFFBA)) 
    q0_reg_i_48
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(\reg_1896_reg[7] [1]),
        .I3(q0_reg_i_161_n_0),
        .I4(q0_reg_i_162_n_0),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q0_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    q0_reg_i_49
       (.I0(\xor_ln117_237_reg_25053_reg[7] [2]),
        .I1(q0_reg_16),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I3(q0_reg_i_163_n_0),
        .I4(q0_reg_i_164_n_0),
        .I5(q0_reg_12),
        .O(q0_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7500)) 
    q0_reg_i_5
       (.I0(q0_reg_i_36_n_0),
        .I1(q0_reg_i_37_n_0),
        .I2(q0_reg_i_38_n_0),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(q0_reg_i_39_n_0),
        .I5(q0_reg_i_40_n_0),
        .O(q0_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000540455555555)) 
    q0_reg_i_50
       (.I0(q0_reg_16),
        .I1(q0_reg_i_165_n_0),
        .I2(q2_reg_10),
        .I3(q0_reg_i_166_n_0),
        .I4(q0_reg_20),
        .I5(q0_reg_i_167_n_0),
        .O(q0_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hFFFF727700007277)) 
    q0_reg_i_51
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\xor_ln117_109_reg_23606_reg[1] ),
        .I2(q0_reg_i_168_n_0),
        .I3(\ap_CS_fsm_reg[15] ),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .I5(q0_reg_13[1]),
        .O(q0_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    q0_reg_i_52
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(\reg_1883_reg[6] [1]),
        .I3(q0_reg_i_169_n_0),
        .I4(q0_reg_i_170_n_0),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'h1DDD11D115D515D5)) 
    q0_reg_i_53
       (.I0(q0_reg_i_171_n_0),
        .I1(\reg_1896_reg[7]_2 ),
        .I2(Q[13]),
        .I3(\reg_1896_reg[7]_0 [0]),
        .I4(\reg_1896_reg[7] [0]),
        .I5(Q[11]),
        .O(q0_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    q0_reg_i_54
       (.I0(q0_reg_16),
        .I1(\xor_ln117_237_reg_25053_reg[7] [1]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I3(\reg_1906_reg[1] [1]),
        .I4(q0_reg_i_172_n_0),
        .I5(q0_reg_12),
        .O(q0_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'h0000540455555555)) 
    q0_reg_i_55
       (.I0(q0_reg_16),
        .I1(\reg_1896_reg[3] [0]),
        .I2(q2_reg_10),
        .I3(\reg_1890_reg[7] [1]),
        .I4(q0_reg_20),
        .I5(q0_reg_i_173_n_0),
        .O(q0_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hFFFF5C5F00005C5F)) 
    q0_reg_i_56
       (.I0(\xor_ln117_109_reg_23606_reg[0] ),
        .I1(q0_reg_i_174_n_0),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\ap_CS_fsm_reg[15] ),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .I5(q0_reg_13[0]),
        .O(q0_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    q0_reg_i_57
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(\reg_1883_reg[6] [0]),
        .I3(q0_reg_i_175_n_0),
        .I4(q0_reg_i_176_n_0),
        .I5(\ap_CS_fsm_reg[7] ),
        .O(q0_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'h1DDD11D115D515D5)) 
    q0_reg_i_58
       (.I0(q0_reg_i_177_n_0),
        .I1(\reg_1896_reg[7]_2 ),
        .I2(Q[13]),
        .I3(q0_reg_i_178_n_0),
        .I4(q0_reg_i_179_n_0),
        .I5(Q[11]),
        .O(q0_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    q0_reg_i_59
       (.I0(q0_reg_16),
        .I1(\xor_ln117_237_reg_25053_reg[7] [0]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I3(\reg_1906_reg[1] [0]),
        .I4(q0_reg_i_180_n_0),
        .I5(q0_reg_12),
        .O(q0_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4440)) 
    q0_reg_i_6
       (.I0(q0_reg_i_41_n_0),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(q0_reg_i_42_n_0),
        .I3(q0_reg_i_43_n_0),
        .I4(q0_reg_i_44_n_0),
        .I5(q0_reg_i_45_n_0),
        .O(q0_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000540455555555)) 
    q0_reg_i_60
       (.I0(q0_reg_16),
        .I1(q0_reg_i_181_n_0),
        .I2(q2_reg_10),
        .I3(\reg_1890_reg[7] [0]),
        .I4(q0_reg_20),
        .I5(q0_reg_i_182_n_0),
        .O(q0_reg_i_60_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hB0A0)) 
    q0_reg_i_61
       (.I0(Q[2]),
        .I1(\x_assign_187_reg_25481_reg[7] ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(Q[0]),
        .O(q0_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'h4044555540444044)) 
    q0_reg_i_62
       (.I0(q2_reg_10),
        .I1(\ap_CS_fsm_reg[12]_0 ),
        .I2(q0_reg_i_184_n_0),
        .I3(q0_reg_i_185_n_0),
        .I4(q0_reg_i_186_n_0),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q0_reg_i_62_n_0));
  LUT5 #(
    .INIT(32'hFF404040)) 
    q0_reg_i_63
       (.I0(\reg_1883_reg[7] [4]),
        .I1(q2_reg_8),
        .I2(Q[14]),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter3),
        .O(q0_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    q0_reg_i_64
       (.I0(\xor_ln117_156_reg_24166_reg[7]_0 [7]),
        .I1(q0_reg_22[7]),
        .I2(or_ln127_132_fu_21585_p3[5]),
        .I3(or_ln127_131_fu_21579_p3[7]),
        .I4(q0_reg_i_187_n_0),
        .I5(q0_reg_16),
        .O(q0_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    q0_reg_i_65
       (.I0(q0_reg_i_188_n_0),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(q0_reg_i_189_n_0),
        .I3(q0_reg_i_190_n_0),
        .I4(q0_reg_i_191_n_0),
        .I5(q0_reg_i_192_n_0),
        .O(q0_reg_i_65_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    q0_reg_i_66
       (.I0(q0_reg_i_193_n_0),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .O(q0_reg_i_66_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    q0_reg_i_67
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[15]),
        .I4(\reg_1896_reg[7]_2 ),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'h000B00FBFFFBFFFB)) 
    q0_reg_i_68
       (.I0(q0_reg_i_194_n_0),
        .I1(q0_reg_i_195_n_0),
        .I2(q0_reg_17),
        .I3(q0_reg_19),
        .I4(\reg_1896_reg[6] ),
        .I5(q0_reg_i_196_n_0),
        .O(q0_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'h88A888A888AA8888)) 
    q0_reg_i_69
       (.I0(q0_reg_i_197_n_0),
        .I1(q0_reg_i_198_n_0),
        .I2(\reg_1883_reg[7] [3]),
        .I3(q0_reg_20),
        .I4(q0_reg_i_199_n_0),
        .I5(q2_reg_10),
        .O(q0_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4440)) 
    q0_reg_i_7
       (.I0(q0_reg_i_46_n_0),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(q0_reg_i_47_n_0),
        .I3(q0_reg_i_48_n_0),
        .I4(q0_reg_i_49_n_0),
        .I5(q0_reg_i_50_n_0),
        .O(q0_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    q0_reg_i_71
       (.I0(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I1(\reg_1896_reg[6]_0 ),
        .I2(q0_reg_i_200_n_0),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(q0_reg_i_201_n_0),
        .I5(q0_reg_21),
        .O(q0_reg_i_71_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hB0A0)) 
    q0_reg_i_72
       (.I0(Q[2]),
        .I1(\xor_ln117_219_reg_24855_reg[5] ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(Q[0]),
        .O(q0_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'h4044555540444044)) 
    q0_reg_i_73
       (.I0(q2_reg_10),
        .I1(\ap_CS_fsm_reg[12]_0 ),
        .I2(q0_reg_i_202_n_0),
        .I3(q0_reg_i_203_n_0),
        .I4(q0_reg_i_204_n_0),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q0_reg_i_73_n_0));
  LUT5 #(
    .INIT(32'hFF404040)) 
    q0_reg_i_74
       (.I0(q0_reg_i_205_n_0),
        .I1(q2_reg_8),
        .I2(Q[14]),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter3),
        .O(q0_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    q0_reg_i_75
       (.I0(or_ln127_131_fu_21579_p3[5]),
        .I1(or_ln127_132_fu_21585_p3[3]),
        .I2(q0_reg_i_206_n_0),
        .I3(\xor_ln117_156_reg_24166_reg[7]_0 [5]),
        .I4(q0_reg_22[5]),
        .I5(q0_reg_16),
        .O(q0_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    q0_reg_i_76
       (.I0(q0_reg_i_207_n_0),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(q0_reg_i_208_n_0),
        .I3(q0_reg_i_209_n_0),
        .I4(q0_reg_i_210_n_0),
        .I5(q0_reg_i_211_n_0),
        .O(q0_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    q0_reg_i_77
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(q0_reg_i_212_n_0),
        .I3(q0_reg_i_213_n_0),
        .I4(q0_reg_11),
        .I5(q0_reg_i_214_n_0),
        .O(q0_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'h2222333303333333)) 
    q0_reg_i_78
       (.I0(q0_reg_i_215_n_0),
        .I1(q0_reg_i_216_n_0),
        .I2(\reg_1854_reg[4] ),
        .I3(Q[5]),
        .I4(\reg_1896_reg[7]_2 ),
        .I5(Q[7]),
        .O(q0_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'h55555555FFC000C0)) 
    q0_reg_i_79
       (.I0(\xor_ln117_252_reg_25236_reg[7] [4]),
        .I1(\ap_CS_fsm_reg[15] ),
        .I2(\trunc_ln127_154_reg_24040_reg[3] ),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(\xor_ln117_107_reg_23596_reg[4] ),
        .I5(\ap_CS_fsm_reg[4]_0 ),
        .O(q0_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7500)) 
    q0_reg_i_8
       (.I0(q0_reg_i_51_n_0),
        .I1(q0_reg_i_52_n_0),
        .I2(q0_reg_i_53_n_0),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(q0_reg_i_54_n_0),
        .I5(q0_reg_i_55_n_0),
        .O(q0_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'h88A888A888AA8888)) 
    q0_reg_i_80
       (.I0(q0_reg_i_217_n_0),
        .I1(q0_reg_i_218_n_0),
        .I2(q0_reg_i_219_n_0),
        .I3(q0_reg_20),
        .I4(\reg_1890_reg[4] [2]),
        .I5(q2_reg_10),
        .O(q0_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    q0_reg_i_81
       (.I0(q0_reg_12),
        .I1(\ap_CS_fsm_reg[10] ),
        .I2(q0_reg_i_220_n_0),
        .I3(q0_reg_i_221_n_0),
        .I4(q0_reg_i_222_n_0),
        .I5(ap_enable_reg_pp0_iter2_reg_rep_0),
        .O(q0_reg_i_81_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hB0A0)) 
    q0_reg_i_82
       (.I0(Q[2]),
        .I1(\x_assign_186_reg_25475_reg[3] ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(Q[0]),
        .O(q0_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'h4044555540444044)) 
    q0_reg_i_83
       (.I0(q2_reg_10),
        .I1(\ap_CS_fsm_reg[12]_0 ),
        .I2(q0_reg_i_223_n_0),
        .I3(q0_reg_i_224_n_0),
        .I4(\reg_1890_reg[4] [1]),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q0_reg_i_83_n_0));
  LUT5 #(
    .INIT(32'hFF404040)) 
    q0_reg_i_84
       (.I0(\reg_1883_reg[7] [2]),
        .I1(q2_reg_8),
        .I2(Q[14]),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter3),
        .O(q0_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    q0_reg_i_85
       (.I0(q0_reg_i_225_n_0),
        .I1(q0_reg_22[3]),
        .I2(\xor_ln117_156_reg_24166_reg[7]_0 [3]),
        .I3(x_assign_199_reg_25649[3]),
        .I4(x_assign_198_reg_25643[3]),
        .I5(q0_reg_16),
        .O(q0_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    q0_reg_i_86
       (.I0(q0_reg_i_226_n_0),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(q0_reg_i_227_n_0),
        .I3(q0_reg_i_228_n_0),
        .I4(q0_reg_i_229_n_0),
        .I5(q0_reg_i_230_n_0),
        .O(q0_reg_i_86_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hB0A0)) 
    q0_reg_i_87
       (.I0(Q[2]),
        .I1(\x_assign_186_reg_25475_reg[2] ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(Q[0]),
        .O(q0_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'h4044555540444044)) 
    q0_reg_i_88
       (.I0(q2_reg_10),
        .I1(\ap_CS_fsm_reg[12]_0 ),
        .I2(q0_reg_i_231_n_0),
        .I3(q0_reg_i_232_n_0),
        .I4(q0_reg_i_233_n_0),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q0_reg_i_88_n_0));
  LUT5 #(
    .INIT(32'hFF404040)) 
    q0_reg_i_89
       (.I0(\reg_1883_reg[7] [1]),
        .I1(q2_reg_8),
        .I2(Q[14]),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter3),
        .O(q0_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7500)) 
    q0_reg_i_9
       (.I0(q0_reg_i_56_n_0),
        .I1(q0_reg_i_57_n_0),
        .I2(q0_reg_i_58_n_0),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(q0_reg_i_59_n_0),
        .I5(q0_reg_i_60_n_0),
        .O(q0_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    q0_reg_i_90
       (.I0(q0_reg_i_234_n_0),
        .I1(q0_reg_22[2]),
        .I2(\xor_ln117_156_reg_24166_reg[7]_0 [2]),
        .I3(x_assign_199_reg_25649[2]),
        .I4(x_assign_198_reg_25643[2]),
        .I5(q0_reg_16),
        .O(q0_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    q0_reg_i_91
       (.I0(q0_reg_i_235_n_0),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(q0_reg_i_236_n_0),
        .I3(q0_reg_i_237_n_0),
        .I4(q0_reg_i_238_n_0),
        .I5(q0_reg_i_239_n_0),
        .O(q0_reg_i_91_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hB0A0)) 
    q0_reg_i_92
       (.I0(Q[2]),
        .I1(\x_assign_187_reg_25481_reg[1] ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(Q[0]),
        .O(q0_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'h4044555540444044)) 
    q0_reg_i_93
       (.I0(q2_reg_10),
        .I1(\ap_CS_fsm_reg[12]_0 ),
        .I2(q0_reg_i_240_n_0),
        .I3(q0_reg_i_241_n_0),
        .I4(\reg_1890_reg[4] [0]),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q0_reg_i_93_n_0));
  LUT5 #(
    .INIT(32'hFF404040)) 
    q0_reg_i_94
       (.I0(q0_reg_i_242_n_0),
        .I1(q2_reg_8),
        .I2(Q[14]),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter3),
        .O(q0_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    q0_reg_i_95
       (.I0(x_assign_199_reg_25649[5]),
        .I1(or_ln127_131_fu_21579_p3[1]),
        .I2(q0_reg_i_243_n_0),
        .I3(\xor_ln117_156_reg_24166_reg[7]_0 [1]),
        .I4(q0_reg_22[1]),
        .I5(q0_reg_16),
        .O(q0_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    q0_reg_i_96
       (.I0(q0_reg_i_244_n_0),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(q0_reg_i_245_n_0),
        .I3(q0_reg_i_246_n_0),
        .I4(q0_reg_i_247_n_0),
        .I5(q0_reg_i_248_n_0),
        .O(q0_reg_i_96_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hB0A0)) 
    q0_reg_i_97
       (.I0(Q[2]),
        .I1(\x_assign_187_reg_25481_reg[0] ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(Q[0]),
        .O(q0_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'h4044555540444044)) 
    q0_reg_i_98
       (.I0(q2_reg_10),
        .I1(\ap_CS_fsm_reg[12]_0 ),
        .I2(q0_reg_i_249_n_0),
        .I3(q0_reg_i_250_n_0),
        .I4(q0_reg_i_251_n_0),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q0_reg_i_98_n_0));
  LUT5 #(
    .INIT(32'hFF404040)) 
    q0_reg_i_99
       (.I0(\reg_1883_reg[7] [0]),
        .I1(q2_reg_8),
        .I2(Q[14]),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter3),
        .O(q0_reg_i_99_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    q1_reg_i_173
       (.I0(q1_reg_i_258_n_0),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(q1_reg_i_63),
        .I3(q1_reg_i_259_n_0),
        .I4(q3_reg_i_62__0_n_0),
        .I5(ap_enable_reg_pp0_iter2_reg_rep_0),
        .O(\ap_CS_fsm_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    q1_reg_i_19
       (.I0(q2_reg_27),
        .I1(Q[1]),
        .I2(q0_reg_i_19_n_0),
        .O(ap_enable_reg_pp0_iter1_reg_rep__0));
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_22
       (.I0(q2_reg_8),
        .I1(Q[12]),
        .O(ap_enable_reg_pp0_iter2_reg_rep));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_24
       (.I0(Q[15]),
        .I1(\reg_1896_reg[7]_2 ),
        .O(\ap_CS_fsm_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFFAEAF0C0F0C0)) 
    q1_reg_i_25
       (.I0(Q[12]),
        .I1(Q[3]),
        .I2(q2_reg_27),
        .I3(Q[9]),
        .I4(Q[2]),
        .I5(q2_reg_8),
        .O(\ap_CS_fsm_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_258
       (.I0(Q[6]),
        .I1(q2_reg_8),
        .O(q1_reg_i_258_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    q1_reg_i_259
       (.I0(Q[14]),
        .I1(Q[12]),
        .I2(q2_reg_8),
        .O(q1_reg_i_259_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_60
       (.I0(\xor_ln117_270_reg_25434_reg[7]_0 [7]),
        .I1(\xor_ln117_270_reg_25434_reg[7]_1 [7]),
        .I2(or_ln127_115_fu_19639_p3[1]),
        .I3(x_assign_177_reg_25309[5]),
        .I4(or_ln127_117_fu_19651_p3[5]),
        .I5(x_assign_174_reg_25287[5]),
        .O(\xor_ln117_206_reg_24682_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_66
       (.I0(x_assign_174_reg_25287[4]),
        .I1(or_ln127_117_fu_19651_p3[4]),
        .I2(or_ln127_115_fu_19639_p3[0]),
        .I3(x_assign_177_reg_25309[4]),
        .I4(\xor_ln117_270_reg_25434_reg[7]_1 [6]),
        .I5(\xor_ln117_270_reg_25434_reg[7]_0 [6]),
        .O(\x_assign_174_reg_25287_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_71
       (.I0(\xor_ln117_270_reg_25434_reg[7]_0 [5]),
        .I1(\xor_ln117_270_reg_25434_reg[7]_1 [5]),
        .I2(or_ln127_117_fu_19651_p3[5]),
        .I3(or_ln127_115_fu_19639_p3[3]),
        .I4(or_ln127_117_fu_19651_p3[3]),
        .I5(\xor_ln117_270_reg_25434_reg[5] [3]),
        .O(\xor_ln117_206_reg_24682_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_76
       (.I0(\xor_ln117_270_reg_25434_reg[7]_0 [4]),
        .I1(\xor_ln117_270_reg_25434_reg[7]_1 [4]),
        .I2(or_ln127_117_fu_19651_p3[2]),
        .I3(\xor_ln117_270_reg_25434_reg[5] [2]),
        .I4(or_ln127_117_fu_19651_p3[4]),
        .I5(or_ln127_115_fu_19639_p3[2]),
        .O(\xor_ln117_206_reg_24682_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_81
       (.I0(\xor_ln117_270_reg_25434_reg[5] [1]),
        .I1(or_ln127_117_fu_19651_p3[1]),
        .I2(x_assign_177_reg_25309[3]),
        .I3(\xor_ln117_270_reg_25434_reg[3]_0 [3]),
        .I4(\xor_ln117_270_reg_25434_reg[7]_1 [3]),
        .I5(\xor_ln117_270_reg_25434_reg[7]_0 [3]),
        .O(\trunc_ln127_299_reg_25325_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_86
       (.I0(\xor_ln117_270_reg_25434_reg[3]_0 [2]),
        .I1(x_assign_177_reg_25309[2]),
        .I2(\xor_ln117_270_reg_25434_reg[7]_1 [2]),
        .I3(\xor_ln117_270_reg_25434_reg[7]_0 [2]),
        .I4(or_ln127_117_fu_19651_p3[0]),
        .I5(\xor_ln117_270_reg_25434_reg[5] [0]),
        .O(\x_assign_172_reg_25271_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_91
       (.I0(x_assign_174_reg_25287[7]),
        .I1(x_assign_177_reg_25309[5]),
        .I2(x_assign_177_reg_25309[1]),
        .I3(\xor_ln117_270_reg_25434_reg[3]_0 [1]),
        .I4(\xor_ln117_270_reg_25434_reg[7]_1 [1]),
        .I5(\xor_ln117_270_reg_25434_reg[7]_0 [1]),
        .O(\x_assign_174_reg_25287_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_96
       (.I0(x_assign_174_reg_25287[6]),
        .I1(x_assign_177_reg_25309[4]),
        .I2(x_assign_177_reg_25309[0]),
        .I3(\xor_ln117_270_reg_25434_reg[3]_0 [0]),
        .I4(\xor_ln117_270_reg_25434_reg[7]_1 [0]),
        .I5(\xor_ln117_270_reg_25434_reg[7]_0 [0]),
        .O(\x_assign_174_reg_25287_reg[6] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q2_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q2_reg
       (.ADDRARDADDR({1'b0,1'b0,q2_reg_i_2_n_0,q2_reg_i_3_n_0,q2_reg_i_4_n_0,q2_reg_i_5_n_0,q2_reg_i_6_n_0,q2_reg_i_7_n_0,q2_reg_i_8_n_0,q2_reg_i_9_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q2_reg_DOADO_UNCONNECTED[15:8],q2_reg_0}),
        .DOBDO(NLW_q2_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q2_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q2_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce2),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    q2_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_rep__0),
        .I1(q2_reg_8),
        .I2(Q[0]),
        .I3(q2_reg_27),
        .I4(Q[15]),
        .I5(\ap_CS_fsm_reg[12] ),
        .O(clefia_s1_ce2));
  LUT6 #(
    .INIT(64'h88888888AAAA88A8)) 
    q2_reg_i_10
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(q2_reg_i_42_n_0),
        .I2(q2_reg_i_43_n_0),
        .I3(q2_reg_i_44_n_0),
        .I4(q2_reg_12),
        .I5(q2_reg_i_45_n_0),
        .O(q2_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B8FFB8)) 
    q2_reg_i_12
       (.I0(q2_reg_28),
        .I1(q3_reg_i_62__0_n_0),
        .I2(q2_reg_i_46_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I4(q2_reg_29),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q2_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'h88888888AAAA88A8)) 
    q2_reg_i_14
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(q2_reg_i_47_n_0),
        .I2(q2_reg_i_48_n_0),
        .I3(q2_reg_i_49_n_0),
        .I4(q2_reg_12),
        .I5(q2_reg_i_50_n_0),
        .O(q2_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B8FFB8)) 
    q2_reg_i_16
       (.I0(q2_reg_30),
        .I1(q3_reg_i_62__0_n_0),
        .I2(q2_reg_i_51_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I4(q2_reg_31),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q2_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'h88888888AAAA88A8)) 
    q2_reg_i_18
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(q2_reg_i_52_n_0),
        .I2(q2_reg_i_53_n_0),
        .I3(q2_reg_i_54_n_0),
        .I4(q2_reg_12),
        .I5(q2_reg_i_55_n_0),
        .O(q2_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFAAAAAABFAA)) 
    q2_reg_i_2
       (.I0(q2_reg_i_10_n_0),
        .I1(q2_reg_9),
        .I2(ap_enable_reg_pp0_iter2_reg_rep),
        .I3(q2_reg_i_12_n_0),
        .I4(q2_reg_10),
        .I5(q2_reg_11),
        .O(q2_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    q2_reg_i_20
       (.I0(q2_reg_32),
        .I1(q3_reg_i_62__0_n_0),
        .I2(q2_reg_i_56_n_0),
        .I3(q2_reg_33),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q2_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'h88888888AAAA88A8)) 
    q2_reg_i_22
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(q2_reg_i_57_n_0),
        .I2(q2_reg_i_58_n_0),
        .I3(q2_reg_i_59_n_0),
        .I4(q2_reg_12),
        .I5(q2_reg_i_60_n_0),
        .O(q2_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B8FFB8)) 
    q2_reg_i_24
       (.I0(q2_reg_34),
        .I1(q3_reg_i_62__0_n_0),
        .I2(q2_reg_i_61_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I4(q2_reg_35),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q2_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'h88888888AAAA88A8)) 
    q2_reg_i_26
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(q2_reg_i_62_n_0),
        .I2(q2_reg_i_63_n_0),
        .I3(q2_reg_i_64_n_0),
        .I4(q2_reg_12),
        .I5(q2_reg_i_65_n_0),
        .O(q2_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B8FFB8)) 
    q2_reg_i_28
       (.I0(q2_reg_36),
        .I1(q3_reg_i_62__0_n_0),
        .I2(q2_reg_i_66_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I4(q2_reg_37),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q2_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hAEAEBFAEBFAEBFAE)) 
    q2_reg_i_3
       (.I0(q2_reg_i_14_n_0),
        .I1(q2_reg_10),
        .I2(q2_reg_13),
        .I3(q2_reg_i_16_n_0),
        .I4(q2_reg_14),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q2_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h88888888AAAA88A8)) 
    q2_reg_i_30
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(q2_reg_i_67_n_0),
        .I2(q2_reg_i_68_n_0),
        .I3(q2_reg_i_69_n_0),
        .I4(q2_reg_12),
        .I5(q2_reg_i_70_n_0),
        .O(q2_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    q2_reg_i_32
       (.I0(q2_reg_38),
        .I1(q3_reg_i_62__0_n_0),
        .I2(q2_reg_i_71_n_0),
        .I3(q2_reg_39),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q2_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'h88888888AAAA88A8)) 
    q2_reg_i_34
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(q2_reg_i_72_n_0),
        .I2(q2_reg_i_73_n_0),
        .I3(q2_reg_i_74_n_0),
        .I4(q2_reg_12),
        .I5(q2_reg_i_75_n_0),
        .O(q2_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0072FF72)) 
    q2_reg_i_36
       (.I0(q3_reg_i_62__0_n_0),
        .I1(q2_reg_40),
        .I2(q2_reg_i_76_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I4(q2_reg_41),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q2_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'h88888888AAAA88A8)) 
    q2_reg_i_38
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(q2_reg_i_77_n_0),
        .I2(q2_reg_i_78_n_0),
        .I3(q2_reg_i_79_n_0),
        .I4(q2_reg_12),
        .I5(q2_reg_i_80_n_0),
        .O(q2_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFAAAAAABFAA)) 
    q2_reg_i_4
       (.I0(q2_reg_i_18_n_0),
        .I1(q2_reg_15),
        .I2(ap_enable_reg_pp0_iter2_reg_rep),
        .I3(q2_reg_i_20_n_0),
        .I4(q2_reg_10),
        .I5(q2_reg_16),
        .O(q2_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B8FFB8)) 
    q2_reg_i_40
       (.I0(q2_reg_42),
        .I1(q3_reg_i_62__0_n_0),
        .I2(q2_reg_i_81_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I4(q2_reg_43),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q2_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hAAAAFF30AAAA0030)) 
    q2_reg_i_42
       (.I0(\xor_ln117_222_reg_24870_reg[7] [7]),
        .I1(q2_reg_i_10_0),
        .I2(q0_reg_11),
        .I3(\ap_CS_fsm_reg[15] ),
        .I4(q2_reg_i_82_n_0),
        .I5(\xor_ln117_91_reg_23408_reg[7] ),
        .O(q2_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'hDDDDCCCCCFCCCCCC)) 
    q2_reg_i_43
       (.I0(q2_reg_i_10_3),
        .I1(q2_reg_i_83_n_0),
        .I2(q2_reg_i_10_4),
        .I3(Q[3]),
        .I4(\reg_1896_reg[7]_2 ),
        .I5(Q[5]),
        .O(q2_reg_i_43_n_0));
  LUT5 #(
    .INIT(32'h70404040)) 
    q2_reg_i_44
       (.I0(\xor_ln117_46_reg_22920_reg[7] ),
        .I1(Q[9]),
        .I2(q2_reg_27),
        .I3(Q[7]),
        .I4(q2_reg_i_10_2),
        .O(q2_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00F400)) 
    q2_reg_i_45
       (.I0(q2_reg_i_10_1),
        .I1(Q[11]),
        .I2(Q[13]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[15]),
        .I5(q2_reg_i_82_n_0),
        .O(q2_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'hFFFF000011F111F1)) 
    q2_reg_i_46
       (.I0(q2_reg_i_84_n_0),
        .I1(\xor_ln117_238_reg_25058_reg[7] [7]),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(q2_reg_i_12_0),
        .I4(q2_reg_i_12_1),
        .I5(q1_reg_i_258_n_0),
        .O(q2_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hAFA0A0A0AFA0ACAC)) 
    q2_reg_i_47
       (.I0(\xor_ln117_222_reg_24870_reg[7] [6]),
        .I1(q0_reg_11),
        .I2(q2_reg_i_82_n_0),
        .I3(\xor_ln117_91_reg_23408_reg[6] ),
        .I4(\ap_CS_fsm_reg[15] ),
        .I5(q2_reg_i_14_0),
        .O(q2_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hDDDDCCCCFCCCCCCC)) 
    q2_reg_i_48
       (.I0(q2_reg_i_14_4),
        .I1(q2_reg_i_85_n_0),
        .I2(q2_reg_i_14_5),
        .I3(Q[3]),
        .I4(\reg_1896_reg[7]_2 ),
        .I5(Q[5]),
        .O(q2_reg_i_48_n_0));
  LUT5 #(
    .INIT(32'h70404040)) 
    q2_reg_i_49
       (.I0(q2_reg_i_14_2),
        .I1(Q[9]),
        .I2(q2_reg_27),
        .I3(Q[7]),
        .I4(q2_reg_i_14_3),
        .O(q2_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBAAAAAAFBAA)) 
    q2_reg_i_5
       (.I0(q2_reg_i_22_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q2_reg_17),
        .I3(q2_reg_i_24_n_0),
        .I4(q2_reg_10),
        .I5(q2_reg_18),
        .O(q2_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'hFEFFF0F0FEFEF0F0)) 
    q2_reg_i_50
       (.I0(Q[13]),
        .I1(Q[15]),
        .I2(q2_reg_i_82_n_0),
        .I3(q2_reg_i_14_1),
        .I4(\reg_1896_reg[7]_2 ),
        .I5(Q[11]),
        .O(q2_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hFFFF000011F111F1)) 
    q2_reg_i_51
       (.I0(q2_reg_i_84_n_0),
        .I1(\xor_ln117_238_reg_25058_reg[7] [6]),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(q2_reg_i_16_0),
        .I4(q2_reg_i_16_1),
        .I5(q1_reg_i_258_n_0),
        .O(q2_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hAAAA33F0AAAA3300)) 
    q2_reg_i_52
       (.I0(\xor_ln117_222_reg_24870_reg[7] [5]),
        .I1(\xor_ln117_91_reg_23408_reg[5] ),
        .I2(q2_reg_i_18_0),
        .I3(\ap_CS_fsm_reg[15] ),
        .I4(q2_reg_i_82_n_0),
        .I5(q0_reg_11),
        .O(q2_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hDDDDCCCCCFCCCCCC)) 
    q2_reg_i_53
       (.I0(q2_reg_i_18_4),
        .I1(q2_reg_i_86_n_0),
        .I2(q2_reg_i_18_5),
        .I3(Q[3]),
        .I4(\reg_1896_reg[7]_2 ),
        .I5(Q[5]),
        .O(q2_reg_i_53_n_0));
  LUT5 #(
    .INIT(32'h0F008800)) 
    q2_reg_i_54
       (.I0(Q[7]),
        .I1(q2_reg_i_18_2),
        .I2(q2_reg_i_18_3),
        .I3(q2_reg_27),
        .I4(Q[9]),
        .O(q2_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hFFF0FEF0FEF0FEF0)) 
    q2_reg_i_55
       (.I0(Q[13]),
        .I1(Q[15]),
        .I2(q2_reg_i_82_n_0),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[11]),
        .I5(q2_reg_i_18_1),
        .O(q2_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hFFFF000011F111F1)) 
    q2_reg_i_56
       (.I0(q2_reg_i_84_n_0),
        .I1(\xor_ln117_238_reg_25058_reg[7] [5]),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(q2_reg_i_20_0),
        .I4(q2_reg_i_20_1),
        .I5(q1_reg_i_258_n_0),
        .O(q2_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'h5F505F5C5050505C)) 
    q2_reg_i_57
       (.I0(\xor_ln117_222_reg_24870_reg[7] [4]),
        .I1(q0_reg_11),
        .I2(q2_reg_i_82_n_0),
        .I3(\ap_CS_fsm_reg[15] ),
        .I4(q2_reg_i_22_0),
        .I5(\xor_ln117_91_reg_23408_reg[4] ),
        .O(q2_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'hF0F0F8F0FFF0F8F0)) 
    q2_reg_i_58
       (.I0(Q[3]),
        .I1(q2_reg_i_22_3),
        .I2(q2_reg_i_87_n_0),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[5]),
        .I5(q2_reg_i_22_4),
        .O(q2_reg_i_58_n_0));
  LUT5 #(
    .INIT(32'h0F008800)) 
    q2_reg_i_59
       (.I0(Q[7]),
        .I1(\trunc_ln127_74_reg_23288_reg[3] ),
        .I2(q2_reg_i_22_2),
        .I3(q2_reg_27),
        .I4(Q[9]),
        .O(q2_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBAAAAAAFBAA)) 
    q2_reg_i_6
       (.I0(q2_reg_i_26_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q2_reg_19),
        .I3(q2_reg_i_28_n_0),
        .I4(q2_reg_10),
        .I5(q2_reg_20),
        .O(q2_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'hFEFFF0F0FEFEF0F0)) 
    q2_reg_i_60
       (.I0(Q[13]),
        .I1(Q[15]),
        .I2(q2_reg_i_82_n_0),
        .I3(q2_reg_i_22_1),
        .I4(\reg_1896_reg[7]_2 ),
        .I5(Q[11]),
        .O(q2_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'hFFFF000011F111F1)) 
    q2_reg_i_61
       (.I0(q2_reg_i_84_n_0),
        .I1(\xor_ln117_238_reg_25058_reg[7] [4]),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(q2_reg_i_24_0),
        .I4(q2_reg_i_24_1),
        .I5(q1_reg_i_258_n_0),
        .O(q2_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'h5F505F5C5050505C)) 
    q2_reg_i_62
       (.I0(\xor_ln117_222_reg_24870_reg[7] [3]),
        .I1(q0_reg_11),
        .I2(q2_reg_i_82_n_0),
        .I3(\ap_CS_fsm_reg[15] ),
        .I4(q2_reg_i_26_0),
        .I5(\x_assign_91_reg_24034_reg[3] ),
        .O(q2_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'hF0F0F2F0FFF0F2F0)) 
    q2_reg_i_63
       (.I0(Q[3]),
        .I1(q2_reg_i_26_4),
        .I2(q2_reg_i_88_n_0),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[5]),
        .I5(q2_reg_i_26_5),
        .O(q2_reg_i_63_n_0));
  LUT5 #(
    .INIT(32'h0F008800)) 
    q2_reg_i_64
       (.I0(Q[7]),
        .I1(q2_reg_i_26_2),
        .I2(q2_reg_i_26_3),
        .I3(q2_reg_27),
        .I4(Q[9]),
        .O(q2_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'hFEFFF0F0FEFEF0F0)) 
    q2_reg_i_65
       (.I0(Q[13]),
        .I1(Q[15]),
        .I2(q2_reg_i_82_n_0),
        .I3(q2_reg_i_26_1),
        .I4(\reg_1896_reg[7]_2 ),
        .I5(Q[11]),
        .O(q2_reg_i_65_n_0));
  LUT6 #(
    .INIT(64'hFFFF000011F111F1)) 
    q2_reg_i_66
       (.I0(q2_reg_i_84_n_0),
        .I1(\xor_ln117_238_reg_25058_reg[7] [3]),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(q2_reg_i_28_0),
        .I4(q2_reg_i_28_1),
        .I5(q1_reg_i_258_n_0),
        .O(q2_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'h5F505F5C5050505C)) 
    q2_reg_i_67
       (.I0(\xor_ln117_222_reg_24870_reg[7] [2]),
        .I1(q0_reg_11),
        .I2(q2_reg_i_82_n_0),
        .I3(\ap_CS_fsm_reg[15] ),
        .I4(q2_reg_i_30_0),
        .I5(\trunc_ln127_150_reg_24018_reg[1] ),
        .O(q2_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'hEEEECCCCFCCCCCCC)) 
    q2_reg_i_68
       (.I0(q2_reg_i_30_3),
        .I1(q2_reg_i_89_n_0),
        .I2(q2_reg_i_30_4),
        .I3(Q[3]),
        .I4(\reg_1896_reg[7]_2 ),
        .I5(Q[5]),
        .O(q2_reg_i_68_n_0));
  LUT5 #(
    .INIT(32'h70404040)) 
    q2_reg_i_69
       (.I0(\xor_ln117_46_reg_22920_reg[2] ),
        .I1(Q[9]),
        .I2(q2_reg_27),
        .I3(Q[7]),
        .I4(q2_reg_i_30_2),
        .O(q2_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hAEAEBFAEBFAEBFAE)) 
    q2_reg_i_7
       (.I0(q2_reg_i_30_n_0),
        .I1(q2_reg_10),
        .I2(q2_reg_21),
        .I3(q2_reg_i_32_n_0),
        .I4(q2_reg_22),
        .I5(ap_enable_reg_pp0_iter2_reg_rep),
        .O(q2_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hFEFFF0F0FEFEF0F0)) 
    q2_reg_i_70
       (.I0(Q[13]),
        .I1(Q[15]),
        .I2(q2_reg_i_82_n_0),
        .I3(q2_reg_i_30_1),
        .I4(\reg_1896_reg[7]_2 ),
        .I5(Q[11]),
        .O(q2_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hFFFF000044F444F4)) 
    q2_reg_i_71
       (.I0(q2_reg_i_84_n_0),
        .I1(\xor_ln117_238_reg_25058_reg[7] [2]),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(q2_reg_i_32_0),
        .I4(q2_reg_i_32_1),
        .I5(q1_reg_i_258_n_0),
        .O(q2_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'h5F5F5C5050505C50)) 
    q2_reg_i_72
       (.I0(\xor_ln117_222_reg_24870_reg[7] [1]),
        .I1(q0_reg_11),
        .I2(q2_reg_i_82_n_0),
        .I3(q2_reg_i_34_0),
        .I4(\ap_CS_fsm_reg[15] ),
        .I5(\x_assign_91_reg_24034_reg[1] ),
        .O(q2_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'hEEEECCCCFCCCCCCC)) 
    q2_reg_i_73
       (.I0(\xor_ln117_14_reg_22679_reg[1] ),
        .I1(q2_reg_i_90_n_0),
        .I2(q2_reg_i_34_4),
        .I3(Q[3]),
        .I4(\reg_1896_reg[7]_2 ),
        .I5(Q[5]),
        .O(q2_reg_i_73_n_0));
  LUT5 #(
    .INIT(32'h70404040)) 
    q2_reg_i_74
       (.I0(q2_reg_i_34_2),
        .I1(Q[9]),
        .I2(q2_reg_27),
        .I3(Q[7]),
        .I4(q2_reg_i_34_3),
        .O(q2_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'hFFF0FEF0FEF0FEF0)) 
    q2_reg_i_75
       (.I0(Q[13]),
        .I1(Q[15]),
        .I2(q2_reg_i_82_n_0),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[11]),
        .I5(q2_reg_i_34_1),
        .O(q2_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000F111F111)) 
    q2_reg_i_76
       (.I0(q2_reg_i_84_n_0),
        .I1(\xor_ln117_238_reg_25058_reg[7] [1]),
        .I2(q2_reg_i_36_0),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(q2_reg_i_36_1),
        .I5(q1_reg_i_258_n_0),
        .O(q2_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'hAAAA303FAAAA3030)) 
    q2_reg_i_77
       (.I0(\xor_ln117_222_reg_24870_reg[7] [0]),
        .I1(\x_assign_91_reg_24034_reg[0] ),
        .I2(\ap_CS_fsm_reg[15] ),
        .I3(q2_reg_i_38_0),
        .I4(q2_reg_i_82_n_0),
        .I5(q0_reg_11),
        .O(q2_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'hF0F0F8F0FFF0F8F0)) 
    q2_reg_i_78
       (.I0(Q[3]),
        .I1(q2_reg_i_38_4),
        .I2(q2_reg_i_91_n_0),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[5]),
        .I5(q2_reg_i_38_5),
        .O(q2_reg_i_78_n_0));
  LUT5 #(
    .INIT(32'h0F002200)) 
    q2_reg_i_79
       (.I0(Q[7]),
        .I1(q2_reg_i_38_2),
        .I2(q2_reg_i_38_3),
        .I3(q2_reg_27),
        .I4(Q[9]),
        .O(q2_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hBFAEBFAEAEAEBFAE)) 
    q2_reg_i_8
       (.I0(q2_reg_i_34_n_0),
        .I1(q2_reg_10),
        .I2(q2_reg_23),
        .I3(q2_reg_i_36_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_rep),
        .I5(q2_reg_24),
        .O(q2_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'hFEFFF0F0FEFEF0F0)) 
    q2_reg_i_80
       (.I0(Q[13]),
        .I1(Q[15]),
        .I2(q2_reg_i_82_n_0),
        .I3(q2_reg_i_38_1),
        .I4(\reg_1896_reg[7]_2 ),
        .I5(Q[11]),
        .O(q2_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'hFFFF000044F444F4)) 
    q2_reg_i_81
       (.I0(q2_reg_i_84_n_0),
        .I1(\xor_ln117_238_reg_25058_reg[7] [0]),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(q2_reg_i_40_0),
        .I4(q2_reg_i_40_1),
        .I5(q1_reg_i_258_n_0),
        .O(q2_reg_i_81_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_82
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(q2_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'hEE00EE00EEFFEFFF)) 
    q2_reg_i_83
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[3]),
        .I5(\xor_ln117_110_reg_23611_reg[7] [7]),
        .O(q2_reg_i_83_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q2_reg_i_84
       (.I0(Q[4]),
        .I1(q2_reg_8),
        .I2(Q[2]),
        .O(q2_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'hEE00EE00EEFFEFFF)) 
    q2_reg_i_85
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[3]),
        .I5(\xor_ln117_110_reg_23611_reg[7] [6]),
        .O(q2_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'hEEFFEFFFEE00EE00)) 
    q2_reg_i_86
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[3]),
        .I5(\xor_ln117_110_reg_23611_reg[7] [5]),
        .O(q2_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'hEE00EE00EEFFEFFF)) 
    q2_reg_i_87
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[3]),
        .I5(\xor_ln117_110_reg_23611_reg[7] [4]),
        .O(q2_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'hEE00EE00EEFFEFFF)) 
    q2_reg_i_88
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[3]),
        .I5(\xor_ln117_110_reg_23611_reg[7] [3]),
        .O(q2_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'hEE00EE00EEFFEFFF)) 
    q2_reg_i_89
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[3]),
        .I5(\xor_ln117_110_reg_23611_reg[7] [2]),
        .O(q2_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFAAAAAABFAA)) 
    q2_reg_i_9
       (.I0(q2_reg_i_38_n_0),
        .I1(q2_reg_25),
        .I2(ap_enable_reg_pp0_iter2_reg_rep),
        .I3(q2_reg_i_40_n_0),
        .I4(q2_reg_10),
        .I5(q2_reg_26),
        .O(q2_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'hEEFFEFFFEE00EE00)) 
    q2_reg_i_90
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[3]),
        .I5(\xor_ln117_110_reg_23611_reg[7] [1]),
        .O(q2_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'hEEFFEFFFEE00EE00)) 
    q2_reg_i_91
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[3]),
        .I5(\xor_ln117_110_reg_23611_reg[7] [0]),
        .O(q2_reg_i_91_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q3_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q3_reg
       (.ADDRARDADDR({1'b0,1'b0,q3_reg_i_3__0_n_0,q3_reg_i_4__0_n_0,q3_reg_i_5__0_n_0,q3_reg_i_6__0_n_0,q3_reg_i_7__0_n_0,q3_reg_i_8__0_n_0,q3_reg_i_9__0_n_0,q3_reg_i_10__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q3_reg_DOADO_UNCONNECTED[15:8],q3_reg_0}),
        .DOBDO({NLW_q3_reg_DOBDO_UNCONNECTED[15:8],q3_reg_1[5:2],clefia_s1_q4,q3_reg_1[1:0]}),
        .DOPADOP(NLW_q3_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q3_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce3),
        .ENBWREN(clefia_s1_ce4),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h1F1F0F1F)) 
    q3_reg_i_100__0
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(q2_reg_27),
        .I3(Q[3]),
        .I4(q3_reg_i_51__0_1),
        .O(q3_reg_i_100__0_n_0));
  LUT5 #(
    .INIT(32'h70404040)) 
    q3_reg_i_101
       (.I0(\x_assign_43_reg_23282_reg[0] ),
        .I1(Q[7]),
        .I2(q2_reg_27),
        .I3(Q[5]),
        .I4(q3_reg_i_51__0_4),
        .O(q3_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'hFF003A3A00000000)) 
    q3_reg_i_102__0
       (.I0(\xor_ln117_46_reg_22920_reg[7]_0 [0]),
        .I1(\xor_ln117_94_reg_23423_reg[7] [0]),
        .I2(q3_reg_i_111__0_n_0),
        .I3(q3_reg_i_22_2[0]),
        .I4(q3_reg_i_51__0_0),
        .I5(q3_reg_i_112__0_n_0),
        .O(q3_reg_i_102__0_n_0));
  LUT6 #(
    .INIT(64'hBB3F8800BBFF88C0)) 
    q3_reg_i_103__0
       (.I0(q3_reg_i_51__0_2),
        .I1(q2_reg_27),
        .I2(Q[11]),
        .I3(Q[13]),
        .I4(\x_assign_55_reg_23470_reg[0] ),
        .I5(q3_reg_i_51__0_3),
        .O(q3_reg_i_103__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    q3_reg_i_104__0
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(\xor_ln117_78_reg_23235_reg[7]_0 [7]),
        .I3(Q[13]),
        .O(\ap_CS_fsm_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h54)) 
    q3_reg_i_108__0
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(\ap_CS_fsm_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    q3_reg_i_109__0
       (.I0(Q[6]),
        .I1(q2_reg_8),
        .I2(Q[4]),
        .O(q3_reg_i_109__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B8FFB8)) 
    q3_reg_i_10__0
       (.I0(q3_reg_35),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q3_reg_i_49__0_n_0),
        .I3(q2_reg_10),
        .I4(q3_reg_36),
        .I5(q3_reg_i_51__0_n_0),
        .O(q3_reg_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    q3_reg_i_110__0
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(q2_reg_8),
        .I3(Q[4]),
        .O(q3_reg_i_110__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h7)) 
    q3_reg_i_111__0
       (.I0(Q[0]),
        .I1(q2_reg_27),
        .O(q3_reg_i_111__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0F1F)) 
    q3_reg_i_112__0
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(q2_reg_27),
        .I3(Q[5]),
        .O(q3_reg_i_112__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_17__0
       (.I0(\xor_ln117_268_reg_25424_reg[7]_0 [7]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [7]),
        .I2(x_assign_174_reg_25287[7]),
        .I3(x_assign_175_reg_25293[5]),
        .I4(or_ln127_117_fu_19651_p3[5]),
        .I5(x_assign_174_reg_25287[5]),
        .O(\xor_ln117_204_reg_24672_reg[7] ));
  LUT6 #(
    .INIT(64'h000044F4FFFF44F4)) 
    q3_reg_i_21__0
       (.I0(q3_reg_37),
        .I1(q3_reg_i_62__0_n_0),
        .I2(q3_reg_i_63__0_n_0),
        .I3(q3_reg_i_64__0_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(q3_reg_38),
        .O(q3_reg_i_21__0_n_0));
  LUT6 #(
    .INIT(64'h88888888A8AA8888)) 
    q3_reg_i_22
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(q3_reg_i_65_n_0),
        .I2(q3_reg_i_66_n_0),
        .I3(q3_reg_i_67__0_n_0),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(q3_reg_i_68__0_n_0),
        .O(q3_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_22__0
       (.I0(\xor_ln117_268_reg_25424_reg[7]_0 [6]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [6]),
        .I2(x_assign_174_reg_25287[6]),
        .I3(x_assign_175_reg_25293[4]),
        .I4(or_ln127_117_fu_19651_p3[4]),
        .I5(x_assign_174_reg_25287[4]),
        .O(\xor_ln117_204_reg_24672_reg[6] ));
  LUT6 #(
    .INIT(64'h000044F4FFFF44F4)) 
    q3_reg_i_25__0
       (.I0(q3_reg_39),
        .I1(q3_reg_i_62__0_n_0),
        .I2(q3_reg_i_63__0_n_0),
        .I3(q3_reg_i_69_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(q3_reg_40),
        .O(q3_reg_i_25__0_n_0));
  LUT6 #(
    .INIT(64'h0000A80000AAA8AA)) 
    q3_reg_i_27
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(q3_reg_i_70__0_n_0),
        .I2(q3_reg_i_71__0_n_0),
        .I3(\ap_CS_fsm_reg[9] ),
        .I4(q3_reg_i_72__0_n_0),
        .I5(q3_reg_i_73__0_n_0),
        .O(q3_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_27__0
       (.I0(or_ln127_116_fu_19645_p3[1]),
        .I1(x_assign_174_reg_25287[5]),
        .I2(\xor_ln117_142_reg_23987_reg[7]_2 [5]),
        .I3(\xor_ln117_268_reg_25424_reg[7]_0 [5]),
        .I4(or_ln127_117_fu_19651_p3[3]),
        .I5(\xor_ln117_270_reg_25434_reg[5] [3]),
        .O(\trunc_ln127_294_reg_25299_reg[6] ));
  LUT6 #(
    .INIT(64'h000044F4FFFF44F4)) 
    q3_reg_i_29__0
       (.I0(q3_reg_41),
        .I1(q3_reg_i_62__0_n_0),
        .I2(q3_reg_i_63__0_n_0),
        .I3(q3_reg_i_74_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(q3_reg_42),
        .O(q3_reg_i_29__0_n_0));
  LUT6 #(
    .INIT(64'h88888888A8AA8888)) 
    q3_reg_i_30
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(q3_reg_i_75_n_0),
        .I2(q3_reg_i_76__0_n_0),
        .I3(q3_reg_i_77__0_n_0),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(q3_reg_i_78__0_n_0),
        .O(q3_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_32__0
       (.I0(\xor_ln117_268_reg_25424_reg[7]_0 [4]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [4]),
        .I2(x_assign_174_reg_25287[4]),
        .I3(or_ln127_116_fu_19645_p3[0]),
        .I4(or_ln127_117_fu_19651_p3[2]),
        .I5(\xor_ln117_270_reg_25434_reg[5] [2]),
        .O(\xor_ln117_204_reg_24672_reg[4] ));
  LUT6 #(
    .INIT(64'h000044F4FFFF44F4)) 
    q3_reg_i_33
       (.I0(q3_reg_43),
        .I1(q3_reg_i_62__0_n_0),
        .I2(q3_reg_i_63__0_n_0),
        .I3(q3_reg_i_79_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(q3_reg_44),
        .O(q3_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'h88888888A8AA8888)) 
    q3_reg_i_34__0
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(q3_reg_i_80_n_0),
        .I2(q3_reg_i_81_n_0),
        .I3(q3_reg_i_82__0_n_0),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(q3_reg_i_83_n_0),
        .O(q3_reg_i_34__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF000044F444F4)) 
    q3_reg_i_37
       (.I0(q3_reg_45),
        .I1(q3_reg_i_62__0_n_0),
        .I2(q3_reg_i_63__0_n_0),
        .I3(q3_reg_i_84__0_n_0),
        .I4(q3_reg_46),
        .I5(ap_enable_reg_pp0_iter2_reg_rep_0),
        .O(q3_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_37__0
       (.I0(x_assign_175_reg_25293[3]),
        .I1(x_assign_174_reg_25287[3]),
        .I2(\xor_ln117_142_reg_23987_reg[7]_2 [3]),
        .I3(\xor_ln117_268_reg_25424_reg[7]_0 [3]),
        .I4(or_ln127_117_fu_19651_p3[1]),
        .I5(\xor_ln117_270_reg_25434_reg[5] [1]),
        .O(\x_assign_175_reg_25293_reg[3] ));
  LUT6 #(
    .INIT(64'h88888888A8AA8888)) 
    q3_reg_i_38
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(q3_reg_i_85__0_n_0),
        .I2(q3_reg_i_86__0_n_0),
        .I3(q3_reg_i_87__0_n_0),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(q3_reg_i_88__0_n_0),
        .O(q3_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF00FFB8FFB8)) 
    q3_reg_i_3__0
       (.I0(q3_reg_21),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q3_reg_i_21__0_n_0),
        .I3(q3_reg_i_22_n_0),
        .I4(q3_reg_22),
        .I5(q2_reg_10),
        .O(q3_reg_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h000044F4FFFF44F4)) 
    q3_reg_i_41__0
       (.I0(q3_reg_47),
        .I1(q3_reg_i_62__0_n_0),
        .I2(q3_reg_i_63__0_n_0),
        .I3(q3_reg_i_89_n_0),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_0),
        .I5(q3_reg_48),
        .O(q3_reg_i_41__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_42
       (.I0(x_assign_175_reg_25293[2]),
        .I1(x_assign_174_reg_25287[2]),
        .I2(\xor_ln117_142_reg_23987_reg[7]_2 [2]),
        .I3(\xor_ln117_268_reg_25424_reg[7]_0 [2]),
        .I4(or_ln127_117_fu_19651_p3[0]),
        .I5(\xor_ln117_270_reg_25434_reg[5] [0]),
        .O(\x_assign_175_reg_25293_reg[2] ));
  LUT6 #(
    .INIT(64'h88888888A8AA8888)) 
    q3_reg_i_43
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(q3_reg_i_90_n_0),
        .I2(q3_reg_i_91__0_n_0),
        .I3(q3_reg_i_92__0_n_0),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(q3_reg_i_93__0_n_0),
        .O(q3_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFF000044F444F4)) 
    q3_reg_i_45__0
       (.I0(q3_reg_49),
        .I1(q3_reg_i_62__0_n_0),
        .I2(q3_reg_i_63__0_n_0),
        .I3(q3_reg_i_94_n_0),
        .I4(q3_reg_50),
        .I5(ap_enable_reg_pp0_iter2_reg_rep_0),
        .O(q3_reg_i_45__0_n_0));
  LUT6 #(
    .INIT(64'h88888888A8AA8888)) 
    q3_reg_i_46__0
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(q3_reg_i_95_n_0),
        .I2(q3_reg_i_96__0_n_0),
        .I3(q3_reg_i_97__0_n_0),
        .I4(\ap_CS_fsm_reg[9] ),
        .I5(q3_reg_i_98__0_n_0),
        .O(q3_reg_i_46__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_47
       (.I0(x_assign_174_reg_25287[1]),
        .I1(x_assign_175_reg_25293[1]),
        .I2(x_assign_177_reg_25309[5]),
        .I3(x_assign_174_reg_25287[7]),
        .I4(\xor_ln117_268_reg_25424_reg[7]_0 [1]),
        .I5(\xor_ln117_142_reg_23987_reg[7]_2 [1]),
        .O(\x_assign_174_reg_25287_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFF000044F444F4)) 
    q3_reg_i_49__0
       (.I0(q3_reg_51),
        .I1(q3_reg_i_62__0_n_0),
        .I2(q3_reg_i_63__0_n_0),
        .I3(q3_reg_i_99__0_n_0),
        .I4(q3_reg_52),
        .I5(ap_enable_reg_pp0_iter2_reg_rep_0),
        .O(q3_reg_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF007272)) 
    q3_reg_i_4__0
       (.I0(ap_enable_reg_pp0_iter2_reg_rep),
        .I1(q3_reg_23),
        .I2(q3_reg_i_25__0_n_0),
        .I3(q3_reg_24),
        .I4(q2_reg_10),
        .I5(q3_reg_i_27_n_0),
        .O(q3_reg_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0000A80000AAA8AA)) 
    q3_reg_i_51__0
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(q3_reg_i_100__0_n_0),
        .I2(q3_reg_i_101_n_0),
        .I3(\ap_CS_fsm_reg[9] ),
        .I4(q3_reg_i_102__0_n_0),
        .I5(q3_reg_i_103__0_n_0),
        .O(q3_reg_i_51__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_52__0
       (.I0(x_assign_174_reg_25287[0]),
        .I1(x_assign_175_reg_25293[0]),
        .I2(x_assign_177_reg_25309[4]),
        .I3(x_assign_174_reg_25287[6]),
        .I4(\xor_ln117_268_reg_25424_reg[7]_0 [0]),
        .I5(\xor_ln117_142_reg_23987_reg[7]_2 [0]),
        .O(\x_assign_174_reg_25287_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    q3_reg_i_54__0
       (.I0(Q[14]),
        .I1(\xor_ln117_78_reg_23235_reg[7]_0 [6]),
        .I2(Q[13]),
        .O(\ap_CS_fsm_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    q3_reg_i_56__0
       (.I0(Q[14]),
        .I1(\xor_ln117_78_reg_23235_reg[7]_0 [5]),
        .I2(Q[13]),
        .O(\ap_CS_fsm_reg[14]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFF00FFB8FFB8)) 
    q3_reg_i_5__0
       (.I0(q3_reg_25),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q3_reg_i_29__0_n_0),
        .I3(q3_reg_i_30_n_0),
        .I4(q3_reg_26),
        .I5(q2_reg_10),
        .O(q3_reg_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q3_reg_i_62__0
       (.I0(Q[8]),
        .I1(q2_reg_8),
        .O(q3_reg_i_62__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h50505040)) 
    q3_reg_i_63__0
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(q2_reg_8),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(q3_reg_i_63__0_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    q3_reg_i_64__0
       (.I0(q1_reg_i_258_n_0),
        .I1(q3_reg_i_21__0_0),
        .I2(q3_reg_i_21__0_1),
        .I3(q3_reg_i_109__0_n_0),
        .I4(\xor_ln117_236_reg_25048_reg[7] [7]),
        .I5(q3_reg_i_110__0_n_0),
        .O(q3_reg_i_64__0_n_0));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    q3_reg_i_65
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(\trunc_ln127_114_reg_23664_reg[0] ),
        .I2(q3_reg_i_22_0),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(q0_reg_11),
        .I5(q3_reg_i_22_1),
        .O(q3_reg_i_65_n_0));
  LUT5 #(
    .INIT(32'hB0808080)) 
    q3_reg_i_66
       (.I0(\trunc_ln127_74_reg_23288_reg[0] ),
        .I1(Q[7]),
        .I2(q2_reg_27),
        .I3(Q[5]),
        .I4(\or_ln127_20_reg_23112_reg[1] ),
        .O(q3_reg_i_66_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hF0E0F0C0)) 
    q3_reg_i_67__0
       (.I0(q3_reg_i_22_3),
        .I1(Q[5]),
        .I2(q2_reg_27),
        .I3(Q[7]),
        .I4(Q[3]),
        .O(q3_reg_i_67__0_n_0));
  LUT6 #(
    .INIT(64'hFF003A3A00000000)) 
    q3_reg_i_68__0
       (.I0(\xor_ln117_46_reg_22920_reg[7]_0 [7]),
        .I1(\xor_ln117_94_reg_23423_reg[7] [7]),
        .I2(q3_reg_i_111__0_n_0),
        .I3(q3_reg_i_22_2[7]),
        .I4(q3_reg_i_51__0_0),
        .I5(q3_reg_i_112__0_n_0),
        .O(q3_reg_i_68__0_n_0));
  LUT6 #(
    .INIT(64'hDDD0DDD00000DDD0)) 
    q3_reg_i_69
       (.I0(q1_reg_i_258_n_0),
        .I1(q3_reg_i_25__0_0),
        .I2(q3_reg_i_25__0_1),
        .I3(q3_reg_i_109__0_n_0),
        .I4(\xor_ln117_236_reg_25048_reg[7] [6]),
        .I5(q3_reg_i_110__0_n_0),
        .O(q3_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hFF00FFB8FFFFFFB8)) 
    q3_reg_i_6__0
       (.I0(q3_reg_27),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q3_reg_i_33_n_0),
        .I3(q3_reg_i_34__0_n_0),
        .I4(q2_reg_10),
        .I5(q3_reg_28),
        .O(q3_reg_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h8B00880088008800)) 
    q3_reg_i_70__0
       (.I0(\tmp_149_reg_23293_reg[0] ),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(q2_reg_27),
        .I4(Q[3]),
        .I5(q3_reg_i_27_1),
        .O(q3_reg_i_70__0_n_0));
  LUT5 #(
    .INIT(32'h3F1F0F1F)) 
    q3_reg_i_71__0
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(q2_reg_27),
        .I3(Q[5]),
        .I4(q3_reg_i_27_0),
        .O(q3_reg_i_71__0_n_0));
  LUT6 #(
    .INIT(64'hFF003A3A00000000)) 
    q3_reg_i_72__0
       (.I0(\xor_ln117_46_reg_22920_reg[7]_0 [6]),
        .I1(\xor_ln117_94_reg_23423_reg[7] [6]),
        .I2(q3_reg_i_111__0_n_0),
        .I3(q3_reg_i_22_2[6]),
        .I4(q3_reg_i_51__0_0),
        .I5(q3_reg_i_112__0_n_0),
        .O(q3_reg_i_72__0_n_0));
  LUT6 #(
    .INIT(64'hBBFF88C0BB3F8800)) 
    q3_reg_i_73__0
       (.I0(q3_reg_i_27_2),
        .I1(q2_reg_27),
        .I2(Q[11]),
        .I3(Q[13]),
        .I4(\xor_ln117_44_reg_22908_reg[6] ),
        .I5(\xor_ln117_60_reg_23058_reg[6] ),
        .O(q3_reg_i_73__0_n_0));
  LUT6 #(
    .INIT(64'hEEE0EEE00000EEE0)) 
    q3_reg_i_74
       (.I0(q3_reg_i_109__0_n_0),
        .I1(q3_reg_i_29__0_0),
        .I2(\xor_ln117_236_reg_25048_reg[7] [5]),
        .I3(q3_reg_i_110__0_n_0),
        .I4(q1_reg_i_258_n_0),
        .I5(q3_reg_i_29__0_1),
        .O(q3_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'h444F444F444FFFFF)) 
    q3_reg_i_75
       (.I0(q3_reg_i_30_0),
        .I1(q0_reg_11),
        .I2(q3_reg_i_30_1),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(\trunc_ln127_114_reg_23664_reg[6] ),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q3_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h4400440047004400)) 
    q3_reg_i_76__0
       (.I0(\trunc_ln127_74_reg_23288_reg[6] ),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(q2_reg_27),
        .I4(Q[3]),
        .I5(q3_reg_i_30_2),
        .O(q3_reg_i_76__0_n_0));
  LUT5 #(
    .INIT(32'hC0E0F0E0)) 
    q3_reg_i_77__0
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(q2_reg_27),
        .I3(Q[5]),
        .I4(q3_reg_i_30_3),
        .O(q3_reg_i_77__0_n_0));
  LUT6 #(
    .INIT(64'h00FF474700000000)) 
    q3_reg_i_78__0
       (.I0(\xor_ln117_94_reg_23423_reg[7] [5]),
        .I1(q3_reg_i_111__0_n_0),
        .I2(\xor_ln117_46_reg_22920_reg[7]_0 [5]),
        .I3(q3_reg_i_22_2[5]),
        .I4(q3_reg_i_51__0_0),
        .I5(q3_reg_i_112__0_n_0),
        .O(q3_reg_i_78__0_n_0));
  LUT6 #(
    .INIT(64'hD0DDD0DDD0DD0000)) 
    q3_reg_i_79
       (.I0(q3_reg_i_33_0),
        .I1(q3_reg_i_109__0_n_0),
        .I2(q3_reg_i_33_1),
        .I3(q1_reg_i_258_n_0),
        .I4(\xor_ln117_236_reg_25048_reg[7] [4]),
        .I5(q3_reg_i_110__0_n_0),
        .O(q3_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFF00FFB8FFFFFFB8)) 
    q3_reg_i_7__0
       (.I0(q3_reg_29),
        .I1(ap_enable_reg_pp0_iter2_reg_rep),
        .I2(q3_reg_i_37_n_0),
        .I3(q3_reg_i_38_n_0),
        .I4(q2_reg_10),
        .I5(q3_reg_30),
        .O(q3_reg_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h44F444F444F4FFFF)) 
    q3_reg_i_80
       (.I0(q3_reg_i_34__0_0),
        .I1(q0_reg_11),
        .I2(q3_reg_i_34__0_1),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(q3_reg_i_34__0_2),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q3_reg_i_80_n_0));
  LUT5 #(
    .INIT(32'hB0808080)) 
    q3_reg_i_81
       (.I0(\xor_ln117_28_reg_22801_reg[4] ),
        .I1(Q[7]),
        .I2(q2_reg_27),
        .I3(Q[5]),
        .I4(q3_reg_i_34__0_3),
        .O(q3_reg_i_81_n_0));
  LUT5 #(
    .INIT(32'hE0E0F0E0)) 
    q3_reg_i_82__0
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(q2_reg_27),
        .I3(Q[3]),
        .I4(q3_reg_i_34__0_4),
        .O(q3_reg_i_82__0_n_0));
  LUT6 #(
    .INIT(64'h00FF474700000000)) 
    q3_reg_i_83
       (.I0(\xor_ln117_94_reg_23423_reg[7] [4]),
        .I1(q3_reg_i_111__0_n_0),
        .I2(\xor_ln117_46_reg_22920_reg[7]_0 [4]),
        .I3(q3_reg_i_22_2[4]),
        .I4(q3_reg_i_51__0_0),
        .I5(q3_reg_i_112__0_n_0),
        .O(q3_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'hDDD0DDD00000DDD0)) 
    q3_reg_i_84__0
       (.I0(q1_reg_i_258_n_0),
        .I1(q3_reg_i_37_0),
        .I2(q3_reg_i_37_1),
        .I3(q3_reg_i_109__0_n_0),
        .I4(\xor_ln117_236_reg_25048_reg[7] [3]),
        .I5(q3_reg_i_110__0_n_0),
        .O(q3_reg_i_84__0_n_0));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    q3_reg_i_85__0
       (.I0(\ap_CS_fsm_reg[11] ),
        .I1(q3_reg_i_38_0),
        .I2(q0_reg_11),
        .I3(q3_reg_i_38_1),
        .I4(q3_reg_i_38_2),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q3_reg_i_85__0_n_0));
  LUT5 #(
    .INIT(32'h3F1F0F1F)) 
    q3_reg_i_86__0
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(q2_reg_27),
        .I3(Q[5]),
        .I4(q3_reg_i_38_3),
        .O(q3_reg_i_86__0_n_0));
  LUT6 #(
    .INIT(64'hB8FFBBFFBBFFBBFF)) 
    q3_reg_i_87__0
       (.I0(\trunc_ln127_70_reg_23266_reg[2] ),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(q2_reg_27),
        .I4(Q[3]),
        .I5(\reg_1820_reg[3] ),
        .O(q3_reg_i_87__0_n_0));
  LUT6 #(
    .INIT(64'h00FF8B8B00000000)) 
    q3_reg_i_88__0
       (.I0(\xor_ln117_94_reg_23423_reg[7] [3]),
        .I1(q3_reg_i_111__0_n_0),
        .I2(\xor_ln117_46_reg_22920_reg[7]_0 [3]),
        .I3(q3_reg_i_22_2[3]),
        .I4(q3_reg_i_51__0_0),
        .I5(q3_reg_i_112__0_n_0),
        .O(q3_reg_i_88__0_n_0));
  LUT6 #(
    .INIT(64'hDDD0DDD00000DDD0)) 
    q3_reg_i_89
       (.I0(q3_reg_i_41__0_0),
        .I1(q3_reg_i_109__0_n_0),
        .I2(\xor_ln117_236_reg_25048_reg[7] [2]),
        .I3(q3_reg_i_110__0_n_0),
        .I4(q1_reg_i_258_n_0),
        .I5(q3_reg_i_41__0_1),
        .O(q3_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0072FF72)) 
    q3_reg_i_8__0
       (.I0(ap_enable_reg_pp0_iter2_reg_rep),
        .I1(q3_reg_31),
        .I2(q3_reg_i_41__0_n_0),
        .I3(q2_reg_10),
        .I4(q3_reg_32),
        .I5(q3_reg_i_43_n_0),
        .O(q3_reg_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    q3_reg_i_90
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(q3_reg_i_43_0),
        .I2(q0_reg_11),
        .I3(q3_reg_i_43_1),
        .I4(q3_reg_i_43_2),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(q3_reg_i_90_n_0));
  LUT5 #(
    .INIT(32'h8080B080)) 
    q3_reg_i_91__0
       (.I0(\trunc_ln127_70_reg_23266_reg[1] ),
        .I1(Q[7]),
        .I2(q2_reg_27),
        .I3(Q[5]),
        .I4(q3_reg_i_43_3),
        .O(q3_reg_i_91__0_n_0));
  LUT5 #(
    .INIT(32'hE0E0F0E0)) 
    q3_reg_i_92__0
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(q2_reg_27),
        .I3(Q[3]),
        .I4(q3_reg_i_43_4),
        .O(q3_reg_i_92__0_n_0));
  LUT6 #(
    .INIT(64'hFF003A3A00000000)) 
    q3_reg_i_93__0
       (.I0(\xor_ln117_46_reg_22920_reg[7]_0 [2]),
        .I1(\xor_ln117_94_reg_23423_reg[7] [2]),
        .I2(q3_reg_i_111__0_n_0),
        .I3(q3_reg_i_22_2[2]),
        .I4(q3_reg_i_51__0_0),
        .I5(q3_reg_i_112__0_n_0),
        .O(q3_reg_i_93__0_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0DDD0D0000)) 
    q3_reg_i_94
       (.I0(q1_reg_i_258_n_0),
        .I1(q3_reg_i_45__0_0),
        .I2(q3_reg_i_45__0_1),
        .I3(q3_reg_i_109__0_n_0),
        .I4(\xor_ln117_236_reg_25048_reg[7] [1]),
        .I5(q3_reg_i_110__0_n_0),
        .O(q3_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    q3_reg_i_95
       (.I0(\ap_CS_fsm_reg[11] ),
        .I1(q3_reg_i_46__0_0),
        .I2(q0_reg_11),
        .I3(q3_reg_i_46__0_1),
        .I4(q3_reg_i_46__0_2),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(q3_reg_i_95_n_0));
  LUT5 #(
    .INIT(32'h70404040)) 
    q3_reg_i_96__0
       (.I0(\x_assign_43_reg_23282_reg[1] ),
        .I1(Q[7]),
        .I2(q2_reg_27),
        .I3(Q[5]),
        .I4(q3_reg_i_46__0_3),
        .O(q3_reg_i_96__0_n_0));
  LUT5 #(
    .INIT(32'hE0E0F0E0)) 
    q3_reg_i_97__0
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(q2_reg_27),
        .I3(Q[3]),
        .I4(q3_reg_i_46__0_4),
        .O(q3_reg_i_97__0_n_0));
  LUT6 #(
    .INIT(64'h00FF8B8B00000000)) 
    q3_reg_i_98__0
       (.I0(\xor_ln117_94_reg_23423_reg[7] [1]),
        .I1(q3_reg_i_111__0_n_0),
        .I2(\xor_ln117_46_reg_22920_reg[7]_0 [1]),
        .I3(q3_reg_i_22_2[1]),
        .I4(q3_reg_i_51__0_0),
        .I5(q3_reg_i_112__0_n_0),
        .O(q3_reg_i_98__0_n_0));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    q3_reg_i_99__0
       (.I0(q3_reg_i_109__0_n_0),
        .I1(q3_reg_i_49__0_0),
        .I2(\xor_ln117_236_reg_25048_reg[7] [0]),
        .I3(q3_reg_i_110__0_n_0),
        .I4(q1_reg_i_258_n_0),
        .I5(q3_reg_i_49__0_1),
        .O(q3_reg_i_99__0_n_0));
  LUT6 #(
    .INIT(64'hFF00FF72FFFFFF72)) 
    q3_reg_i_9__0
       (.I0(ap_enable_reg_pp0_iter2_reg_rep),
        .I1(q3_reg_33),
        .I2(q3_reg_i_45__0_n_0),
        .I3(q3_reg_i_46__0_n_0),
        .I4(q2_reg_10),
        .I5(q3_reg_34),
        .O(q3_reg_i_9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1820[0]_i_1 
       (.I0(q3_reg_0[0]),
        .I1(\reg_1820_reg[0] ),
        .I2(q3_reg_1[0]),
        .O(q3_reg_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1820[1]_i_1 
       (.I0(q3_reg_0[1]),
        .I1(\reg_1820_reg[0] ),
        .I2(q3_reg_1[1]),
        .O(q3_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1820[2]_i_1 
       (.I0(q3_reg_0[2]),
        .I1(\reg_1820_reg[0] ),
        .I2(clefia_s1_q4[2]),
        .O(q3_reg_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1820[3]_i_1 
       (.I0(q3_reg_0[3]),
        .I1(\reg_1820_reg[0] ),
        .I2(clefia_s1_q4[3]),
        .O(q3_reg_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1820[4]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(\reg_1820_reg[0] ),
        .I2(q3_reg_1[2]),
        .O(q3_reg_3[4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1820[5]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(\reg_1820_reg[0] ),
        .I2(q3_reg_1[3]),
        .O(q3_reg_3[5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1820[6]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(\reg_1820_reg[0] ),
        .I2(q3_reg_1[4]),
        .O(q3_reg_3[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_1820[7]_i_2 
       (.I0(q3_reg_0[7]),
        .I1(\reg_1820_reg[0] ),
        .I2(q3_reg_1[5]),
        .O(q3_reg_3[7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1832[0]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[3]),
        .I3(\reg_1832[0]_i_2_n_0 ),
        .I4(\reg_1832_reg[0] ),
        .I5(q2_reg_0[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAABBABBBAA88A888)) 
    \reg_1832[0]_i_2 
       (.I0(q3_reg_0[0]),
        .I1(\reg_1832_reg[0]_0 ),
        .I2(Q[1]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[12]),
        .I5(q3_reg_1[0]),
        .O(\reg_1832[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1832[1]_i_1 
       (.I0(q0_reg_0[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[3]),
        .I3(\reg_1832[1]_i_2_n_0 ),
        .I4(\reg_1832_reg[0] ),
        .I5(q2_reg_0[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAABBABBBAA88A888)) 
    \reg_1832[1]_i_2 
       (.I0(q3_reg_0[1]),
        .I1(\reg_1832_reg[0]_0 ),
        .I2(Q[1]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[12]),
        .I5(q3_reg_1[1]),
        .O(\reg_1832[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1832[2]_i_1 
       (.I0(q0_reg_0[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[3]),
        .I3(\reg_1832[2]_i_2_n_0 ),
        .I4(\reg_1832_reg[0] ),
        .I5(q2_reg_0[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAABBABBBAA88A888)) 
    \reg_1832[2]_i_2 
       (.I0(q3_reg_0[2]),
        .I1(\reg_1832_reg[0]_0 ),
        .I2(Q[1]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[12]),
        .I5(clefia_s1_q4[2]),
        .O(\reg_1832[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1832[3]_i_1 
       (.I0(q0_reg_0[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[3]),
        .I3(\reg_1832[3]_i_2_n_0 ),
        .I4(\reg_1832_reg[0] ),
        .I5(q2_reg_0[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAABBABBBAA88A888)) 
    \reg_1832[3]_i_2 
       (.I0(q3_reg_0[3]),
        .I1(\reg_1832_reg[0]_0 ),
        .I2(Q[1]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[12]),
        .I5(clefia_s1_q4[3]),
        .O(\reg_1832[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1832[4]_i_1 
       (.I0(q0_reg_0[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[3]),
        .I3(\reg_1832[4]_i_2_n_0 ),
        .I4(\reg_1832_reg[0] ),
        .I5(q2_reg_0[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAABBABBBAA88A888)) 
    \reg_1832[4]_i_2 
       (.I0(q3_reg_0[4]),
        .I1(\reg_1832_reg[0]_0 ),
        .I2(Q[1]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[12]),
        .I5(q3_reg_1[2]),
        .O(\reg_1832[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1832[5]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[3]),
        .I3(\reg_1832[5]_i_2_n_0 ),
        .I4(\reg_1832_reg[0] ),
        .I5(q2_reg_0[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAABBABBBAA88A888)) 
    \reg_1832[5]_i_2 
       (.I0(q3_reg_0[5]),
        .I1(\reg_1832_reg[0]_0 ),
        .I2(Q[1]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[12]),
        .I5(q3_reg_1[3]),
        .O(\reg_1832[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1832[6]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[3]),
        .I3(\reg_1832[6]_i_2_n_0 ),
        .I4(\reg_1832_reg[0] ),
        .I5(q2_reg_0[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAABBABBBAA88A888)) 
    \reg_1832[6]_i_2 
       (.I0(q3_reg_0[6]),
        .I1(\reg_1832_reg[0]_0 ),
        .I2(Q[1]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[12]),
        .I5(q3_reg_1[4]),
        .O(\reg_1832[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1832[7]_i_2 
       (.I0(q0_reg_0[7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[3]),
        .I3(\reg_1832[7]_i_5_n_0 ),
        .I4(\reg_1832_reg[0] ),
        .I5(q2_reg_0[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAABBABBBAA88A888)) 
    \reg_1832[7]_i_5 
       (.I0(q3_reg_0[7]),
        .I1(\reg_1832_reg[0]_0 ),
        .I2(Q[1]),
        .I3(\reg_1896_reg[7]_2 ),
        .I4(Q[12]),
        .I5(q3_reg_1[5]),
        .O(\reg_1832[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1839[0]_i_1 
       (.I0(q3_reg_0[0]),
        .I1(Q[5]),
        .I2(q2_reg_8),
        .I3(\reg_1839[0]_i_2_n_0 ),
        .I4(\reg_1839_reg[7]_0 ),
        .I5(q0_reg_0[0]),
        .O(q3_reg_2[0]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \reg_1839[0]_i_2 
       (.I0(q2_reg_0[0]),
        .I1(q2_reg_8),
        .I2(Q[13]),
        .I3(\reg_1854_reg[7] ),
        .I4(q3_reg_1[0]),
        .O(\reg_1839[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1839[1]_i_1 
       (.I0(q3_reg_0[1]),
        .I1(Q[5]),
        .I2(q2_reg_8),
        .I3(\reg_1839[1]_i_2_n_0 ),
        .I4(\reg_1839_reg[7]_0 ),
        .I5(q0_reg_0[1]),
        .O(q3_reg_2[1]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \reg_1839[1]_i_2 
       (.I0(q2_reg_0[1]),
        .I1(q2_reg_8),
        .I2(Q[13]),
        .I3(\reg_1854_reg[7] ),
        .I4(q3_reg_1[1]),
        .O(\reg_1839[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1839[2]_i_1 
       (.I0(q3_reg_0[2]),
        .I1(Q[5]),
        .I2(q2_reg_8),
        .I3(\reg_1839[2]_i_2_n_0 ),
        .I4(\reg_1839_reg[7]_0 ),
        .I5(q0_reg_0[2]),
        .O(q3_reg_2[2]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \reg_1839[2]_i_2 
       (.I0(q2_reg_0[2]),
        .I1(q2_reg_8),
        .I2(Q[13]),
        .I3(\reg_1854_reg[7] ),
        .I4(clefia_s1_q4[2]),
        .O(\reg_1839[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1839[3]_i_1 
       (.I0(q3_reg_0[3]),
        .I1(Q[5]),
        .I2(q2_reg_8),
        .I3(\reg_1839[3]_i_2_n_0 ),
        .I4(\reg_1839_reg[7]_0 ),
        .I5(q0_reg_0[3]),
        .O(q3_reg_2[3]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \reg_1839[3]_i_2 
       (.I0(q2_reg_0[3]),
        .I1(q2_reg_8),
        .I2(Q[13]),
        .I3(\reg_1854_reg[7] ),
        .I4(clefia_s1_q4[3]),
        .O(\reg_1839[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1839[4]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(Q[5]),
        .I2(q2_reg_8),
        .I3(\reg_1839[4]_i_2_n_0 ),
        .I4(\reg_1839_reg[7]_0 ),
        .I5(q0_reg_0[4]),
        .O(q3_reg_2[4]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \reg_1839[4]_i_2 
       (.I0(q2_reg_0[4]),
        .I1(q2_reg_8),
        .I2(Q[13]),
        .I3(\reg_1854_reg[7] ),
        .I4(q3_reg_1[2]),
        .O(\reg_1839[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1839[5]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(Q[5]),
        .I2(q2_reg_8),
        .I3(\reg_1839[5]_i_2_n_0 ),
        .I4(\reg_1839_reg[7]_0 ),
        .I5(q0_reg_0[5]),
        .O(q3_reg_2[5]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \reg_1839[5]_i_2 
       (.I0(q2_reg_0[5]),
        .I1(q2_reg_8),
        .I2(Q[13]),
        .I3(\reg_1854_reg[7] ),
        .I4(q3_reg_1[3]),
        .O(\reg_1839[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1839[6]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(Q[5]),
        .I2(q2_reg_8),
        .I3(\reg_1839[6]_i_2_n_0 ),
        .I4(\reg_1839_reg[7]_0 ),
        .I5(q0_reg_0[6]),
        .O(q3_reg_2[6]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \reg_1839[6]_i_2 
       (.I0(q2_reg_0[6]),
        .I1(q2_reg_8),
        .I2(Q[13]),
        .I3(\reg_1854_reg[7] ),
        .I4(q3_reg_1[4]),
        .O(\reg_1839[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_1839[7]_i_2 
       (.I0(q3_reg_0[7]),
        .I1(Q[5]),
        .I2(q2_reg_8),
        .I3(\reg_1839[7]_i_4_n_0 ),
        .I4(\reg_1839_reg[7]_0 ),
        .I5(q0_reg_0[7]),
        .O(q3_reg_2[7]));
  LUT5 #(
    .INIT(32'hBFAA80AA)) 
    \reg_1839[7]_i_4 
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_8),
        .I2(Q[13]),
        .I3(\reg_1854_reg[7] ),
        .I4(q3_reg_1[5]),
        .O(\reg_1839[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F200000)) 
    \reg_1854[0]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(\reg_1854_reg[7] ),
        .I2(\reg_1854_reg[7]_0 ),
        .I3(q3_reg_0[0]),
        .I4(\reg_1854_reg[7]_1 ),
        .I5(\reg_1854[0]_i_2_n_0 ),
        .O(q0_reg_3[0]));
  LUT6 #(
    .INIT(64'hFFFF4F4444444F44)) 
    \reg_1854[0]_i_2 
       (.I0(\reg_1854_reg[5] ),
        .I1(q3_reg_1[0]),
        .I2(\reg_1854_reg[0] ),
        .I3(DOADO[0]),
        .I4(\reg_1854_reg[0]_0 ),
        .I5(q2_reg_0[0]),
        .O(\reg_1854[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAA8000)) 
    \reg_1854[1]_i_1 
       (.I0(\reg_1854[1]_i_2_n_0 ),
        .I1(q2_reg_0[1]),
        .I2(Q[5]),
        .I3(q2_reg_8),
        .I4(DOADO[1]),
        .I5(\reg_1854_reg[7]_1 ),
        .O(q0_reg_3[1]));
  LUT6 #(
    .INIT(64'hFCAC0CACFFFFFFFF)) 
    \reg_1854[1]_i_2 
       (.I0(q0_reg_0[1]),
        .I1(q3_reg_0[1]),
        .I2(\reg_1854_reg[7]_0 ),
        .I3(\reg_1854_reg[7] ),
        .I4(q3_reg_1[1]),
        .I5(\reg_1854_reg[7]_1 ),
        .O(\reg_1854[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \reg_1854[2]_i_1 
       (.I0(\reg_1854_reg[5] ),
        .I1(clefia_s1_q4[2]),
        .I2(\reg_1854[2]_i_2_n_0 ),
        .I3(\reg_1854_reg[7]_1 ),
        .I4(\reg_1854[2]_i_3_n_0 ),
        .O(q0_reg_3[2]));
  LUT6 #(
    .INIT(64'hB0808080BF80BF80)) 
    \reg_1854[2]_i_2 
       (.I0(q2_reg_0[2]),
        .I1(Q[5]),
        .I2(q2_reg_8),
        .I3(DOADO[2]),
        .I4(Q[2]),
        .I5(\reg_1854_reg[2] ),
        .O(\reg_1854[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h70FF000070FFFFFF)) 
    \reg_1854[2]_i_3 
       (.I0(Q[4]),
        .I1(\reg_1896_reg[7]_2 ),
        .I2(\reg_1854_reg[5]_0 ),
        .I3(q0_reg_0[2]),
        .I4(\reg_1854_reg[7]_0 ),
        .I5(q3_reg_0[2]),
        .O(\reg_1854[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \reg_1854[3]_i_1 
       (.I0(\reg_1854_reg[5] ),
        .I1(clefia_s1_q4[3]),
        .I2(\reg_1854[3]_i_2_n_0 ),
        .I3(\reg_1854_reg[7]_1 ),
        .I4(\reg_1854[3]_i_3_n_0 ),
        .O(q0_reg_3[3]));
  LUT6 #(
    .INIT(64'hB0808080BF80BF80)) 
    \reg_1854[3]_i_2 
       (.I0(q2_reg_0[3]),
        .I1(Q[5]),
        .I2(q2_reg_8),
        .I3(DOADO[3]),
        .I4(Q[2]),
        .I5(\reg_1854_reg[2] ),
        .O(\reg_1854[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h70FF000070FFFFFF)) 
    \reg_1854[3]_i_3 
       (.I0(Q[4]),
        .I1(\reg_1896_reg[7]_2 ),
        .I2(\reg_1854_reg[5]_0 ),
        .I3(q0_reg_0[3]),
        .I4(\reg_1854_reg[7]_0 ),
        .I5(q3_reg_0[3]),
        .O(\reg_1854[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF444F4)) 
    \reg_1854[4]_i_1 
       (.I0(\reg_1854_reg[5] ),
        .I1(q3_reg_1[2]),
        .I2(\reg_1854[4]_i_2_n_0 ),
        .I3(\reg_1854_reg[7]_1 ),
        .I4(\reg_1854[4]_i_3_n_0 ),
        .O(q0_reg_3[4]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_1854[4]_i_2 
       (.I0(q2_reg_0[4]),
        .I1(Q[5]),
        .I2(q2_reg_8),
        .I3(DOADO[4]),
        .O(\reg_1854[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80AAFFFF80AA0000)) 
    \reg_1854[4]_i_3 
       (.I0(q0_reg_0[4]),
        .I1(Q[4]),
        .I2(\reg_1896_reg[7]_2 ),
        .I3(\reg_1854_reg[5]_0 ),
        .I4(\reg_1854_reg[7]_0 ),
        .I5(q3_reg_0[4]),
        .O(\reg_1854[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \reg_1854[5]_i_1 
       (.I0(\reg_1854_reg[5] ),
        .I1(q3_reg_1[3]),
        .I2(\reg_1854[5]_i_2_n_0 ),
        .I3(\reg_1854_reg[7]_1 ),
        .I4(\reg_1854[5]_i_3_n_0 ),
        .O(q0_reg_3[5]));
  LUT6 #(
    .INIT(64'hB0808080BF80BF80)) 
    \reg_1854[5]_i_2 
       (.I0(q2_reg_0[5]),
        .I1(Q[5]),
        .I2(q2_reg_8),
        .I3(DOADO[5]),
        .I4(Q[2]),
        .I5(\reg_1854_reg[2] ),
        .O(\reg_1854[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h70FF000070FFFFFF)) 
    \reg_1854[5]_i_3 
       (.I0(Q[4]),
        .I1(\reg_1896_reg[7]_2 ),
        .I2(\reg_1854_reg[5]_0 ),
        .I3(q0_reg_0[5]),
        .I4(\reg_1854_reg[7]_0 ),
        .I5(q3_reg_0[5]),
        .O(\reg_1854[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F400000)) 
    \reg_1854[6]_i_1 
       (.I0(\reg_1854_reg[7] ),
        .I1(q0_reg_0[6]),
        .I2(\reg_1854_reg[7]_0 ),
        .I3(q3_reg_0[6]),
        .I4(\reg_1854_reg[7]_1 ),
        .I5(\reg_1854[6]_i_2_n_0 ),
        .O(q0_reg_3[6]));
  LUT6 #(
    .INIT(64'hFFFF4F4444444F44)) 
    \reg_1854[6]_i_2 
       (.I0(\reg_1854_reg[5] ),
        .I1(q3_reg_1[4]),
        .I2(\reg_1854_reg[0] ),
        .I3(DOADO[6]),
        .I4(\reg_1854_reg[0]_0 ),
        .I5(q2_reg_0[6]),
        .O(\reg_1854[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F200000)) 
    \reg_1854[7]_i_2 
       (.I0(q0_reg_0[7]),
        .I1(\reg_1854_reg[7] ),
        .I2(\reg_1854_reg[7]_0 ),
        .I3(q3_reg_0[7]),
        .I4(\reg_1854_reg[7]_1 ),
        .I5(\reg_1854[7]_i_7_n_0 ),
        .O(q0_reg_3[7]));
  LUT6 #(
    .INIT(64'hFFFF4F4444444F44)) 
    \reg_1854[7]_i_7 
       (.I0(\reg_1854_reg[5] ),
        .I1(q3_reg_1[5]),
        .I2(\reg_1854_reg[0] ),
        .I3(DOADO[7]),
        .I4(\reg_1854_reg[0]_0 ),
        .I5(q2_reg_0[7]),
        .O(\reg_1854[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFBFA080)) 
    \reg_1883[0]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[5]),
        .I4(\reg_1883[0]_i_2_n_0 ),
        .O(q0_reg_2[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1883[0]_i_2 
       (.I0(q2_reg_0[0]),
        .I1(\reg_1883_reg[0] ),
        .I2(DOADO[0]),
        .I3(\reg_1890_reg[0]_0 ),
        .I4(q3_reg_0[0]),
        .O(\reg_1883[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFBFA080)) 
    \reg_1883[1]_i_1 
       (.I0(q0_reg_0[1]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[5]),
        .I4(\reg_1883[1]_i_2_n_0 ),
        .O(q0_reg_2[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1883[1]_i_2 
       (.I0(q2_reg_0[1]),
        .I1(\reg_1883_reg[0] ),
        .I2(DOADO[1]),
        .I3(\reg_1890_reg[0]_0 ),
        .I4(q3_reg_0[1]),
        .O(\reg_1883[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFBFA080)) 
    \reg_1883[2]_i_1 
       (.I0(q0_reg_0[2]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[5]),
        .I4(\reg_1883[2]_i_2_n_0 ),
        .O(q0_reg_2[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1883[2]_i_2 
       (.I0(q2_reg_0[2]),
        .I1(\reg_1883_reg[0] ),
        .I2(DOADO[2]),
        .I3(\reg_1890_reg[0]_0 ),
        .I4(q3_reg_0[2]),
        .O(\reg_1883[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFBFA080)) 
    \reg_1883[3]_i_1 
       (.I0(q0_reg_0[3]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[5]),
        .I4(\reg_1883[3]_i_2_n_0 ),
        .O(q0_reg_2[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1883[3]_i_2 
       (.I0(q2_reg_0[3]),
        .I1(\reg_1883_reg[0] ),
        .I2(DOADO[3]),
        .I3(\reg_1890_reg[0]_0 ),
        .I4(q3_reg_0[3]),
        .O(\reg_1883[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFBFA080)) 
    \reg_1883[4]_i_1 
       (.I0(q0_reg_0[4]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[5]),
        .I4(\reg_1883[4]_i_2_n_0 ),
        .O(q0_reg_2[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1883[4]_i_2 
       (.I0(q2_reg_0[4]),
        .I1(\reg_1883_reg[0] ),
        .I2(DOADO[4]),
        .I3(\reg_1890_reg[0]_0 ),
        .I4(q3_reg_0[4]),
        .O(\reg_1883[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFBFA080)) 
    \reg_1883[5]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[5]),
        .I4(\reg_1883[5]_i_2_n_0 ),
        .O(q0_reg_2[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1883[5]_i_2 
       (.I0(q2_reg_0[5]),
        .I1(\reg_1883_reg[0] ),
        .I2(DOADO[5]),
        .I3(\reg_1890_reg[0]_0 ),
        .I4(q3_reg_0[5]),
        .O(\reg_1883[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFBFA080)) 
    \reg_1883[6]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[5]),
        .I4(\reg_1883[6]_i_2_n_0 ),
        .O(q0_reg_2[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1883[6]_i_2 
       (.I0(q2_reg_0[6]),
        .I1(\reg_1883_reg[0] ),
        .I2(DOADO[6]),
        .I3(\reg_1890_reg[0]_0 ),
        .I4(q3_reg_0[6]),
        .O(\reg_1883[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFBFA080)) 
    \reg_1883[7]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[5]),
        .I4(\reg_1883[7]_i_2_n_0 ),
        .O(q0_reg_2[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_1883[7]_i_2 
       (.I0(q2_reg_0[7]),
        .I1(\reg_1883_reg[0] ),
        .I2(DOADO[7]),
        .I3(\reg_1890_reg[0]_0 ),
        .I4(q3_reg_0[7]),
        .O(\reg_1883[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1890[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\reg_1890_reg[0] ),
        .I2(q0_reg_0[0]),
        .I3(\reg_1890_reg[0]_0 ),
        .I4(q2_reg_0[0]),
        .O(q0_reg_1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1890[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\reg_1890_reg[0] ),
        .I2(q0_reg_0[1]),
        .I3(\reg_1890_reg[0]_0 ),
        .I4(q2_reg_0[1]),
        .O(q0_reg_1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1890[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\reg_1890_reg[0] ),
        .I2(q0_reg_0[2]),
        .I3(\reg_1890_reg[0]_0 ),
        .I4(q2_reg_0[2]),
        .O(q0_reg_1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1890[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\reg_1890_reg[0] ),
        .I2(q0_reg_0[3]),
        .I3(\reg_1890_reg[0]_0 ),
        .I4(q2_reg_0[3]),
        .O(q0_reg_1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1890[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\reg_1890_reg[0] ),
        .I2(q0_reg_0[4]),
        .I3(\reg_1890_reg[0]_0 ),
        .I4(q2_reg_0[4]),
        .O(q0_reg_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1890[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\reg_1890_reg[0] ),
        .I2(q0_reg_0[5]),
        .I3(\reg_1890_reg[0]_0 ),
        .I4(q2_reg_0[5]),
        .O(q0_reg_1[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1890[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\reg_1890_reg[0] ),
        .I2(q0_reg_0[6]),
        .I3(\reg_1890_reg[0]_0 ),
        .I4(q2_reg_0[6]),
        .O(q0_reg_1[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_1890[7]_i_2 
       (.I0(DOADO[7]),
        .I1(\reg_1890_reg[0] ),
        .I2(q0_reg_0[7]),
        .I3(\reg_1890_reg[0]_0 ),
        .I4(q2_reg_0[7]),
        .O(q0_reg_1[7]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1896[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\reg_1896_reg[7]_2 ),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q0_reg_0[0]),
        .O(q0_reg_4[0]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1896[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\reg_1896_reg[7]_2 ),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q0_reg_0[1]),
        .O(q0_reg_4[1]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1896[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\reg_1896_reg[7]_2 ),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q0_reg_0[2]),
        .O(q0_reg_4[2]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1896[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\reg_1896_reg[7]_2 ),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q0_reg_0[3]),
        .O(q0_reg_4[3]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1896[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\reg_1896_reg[7]_2 ),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q0_reg_0[4]),
        .O(q0_reg_4[4]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1896[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\reg_1896_reg[7]_2 ),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q0_reg_0[5]),
        .O(q0_reg_4[5]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1896[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\reg_1896_reg[7]_2 ),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q0_reg_0[6]),
        .O(q0_reg_4[6]));
  LUT6 #(
    .INIT(64'hFFEAEAEA002A2A2A)) 
    \reg_1896[7]_i_2 
       (.I0(DOADO[7]),
        .I1(\reg_1896_reg[7]_2 ),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q0_reg_0[7]),
        .O(q0_reg_4[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_119_reg_23690[1]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_0[5]),
        .O(q2_reg_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_119_reg_23690[2]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(q2_reg_0[0]),
        .I2(q2_reg_0[6]),
        .O(q2_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln127_119_reg_23690[3]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(q2_reg_0[7]),
        .I2(q2_reg_0[1]),
        .I3(q2_reg_0[6]),
        .O(q2_reg_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_119_reg_23690[4]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_0[2]),
        .I2(q2_reg_0[6]),
        .O(q2_reg_4[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_144_reg_23728[1]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[0]),
        .O(q0_reg_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_144_reg_23728[2]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[1]),
        .I2(DOADO[6]),
        .O(q0_reg_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_147_reg_23754[1]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[0]),
        .O(q0_reg_8[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_147_reg_23754[2]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_0[6]),
        .O(q0_reg_8[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_184_reg_24104[4]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[3]),
        .O(x_assign_50_fu_5932_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_27_reg_22728[1]_i_1 
       (.I0(q3_reg_1[4]),
        .I1(q3_reg_1[0]),
        .O(q3_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_27_reg_22728[2]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[1]),
        .I2(q3_reg_1[4]),
        .O(q3_reg_19[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_357_reg_25758[1]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[7]),
        .O(q0_reg_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_357_reg_25758[2]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[0]),
        .I2(q0_reg_0[6]),
        .O(q0_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln127_357_reg_25758[3]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[7]),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_0[6]),
        .O(q0_reg_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_357_reg_25758[4]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[2]),
        .I2(q0_reg_0[7]),
        .O(q0_reg_6[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_357_reg_25758[5]_i_1 
       (.I0(q0_reg_0[3]),
        .I1(q0_reg_0[7]),
        .O(q0_reg_5));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_359_reg_25768[1]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[5]),
        .O(q0_reg_9[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_359_reg_25768[2]_i_1 
       (.I0(DOADO[5]),
        .I1(DOADO[0]),
        .I2(DOADO[6]),
        .O(q0_reg_9[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln127_359_reg_25768[3]_i_1 
       (.I0(DOADO[5]),
        .I1(DOADO[7]),
        .I2(DOADO[1]),
        .I3(DOADO[6]),
        .O(q0_reg_9[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_359_reg_25768[4]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[2]),
        .I2(DOADO[7]),
        .O(q0_reg_9[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_37_reg_22852[1]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[3]),
        .O(q3_reg_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_37_reg_22852[2]_i_1 
       (.I0(q3_reg_1[3]),
        .I1(q3_reg_1[0]),
        .I2(q3_reg_1[4]),
        .O(q3_reg_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln127_37_reg_22852[3]_i_1 
       (.I0(q3_reg_1[3]),
        .I1(q3_reg_1[5]),
        .I2(q3_reg_1[1]),
        .I3(q3_reg_1[4]),
        .O(q3_reg_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_37_reg_22852[4]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(clefia_s1_q4[2]),
        .I2(q3_reg_1[4]),
        .O(q3_reg_19[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln127_39_reg_22943[1]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[5]),
        .O(q3_reg_16[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_39_reg_22943[2]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(q3_reg_0[6]),
        .I2(q3_reg_0[0]),
        .O(q3_reg_16[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln127_39_reg_22943[3]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(q3_reg_0[1]),
        .I2(q3_reg_0[7]),
        .I3(q3_reg_0[6]),
        .O(q3_reg_16[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln127_39_reg_22943[4]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[2]),
        .I2(q3_reg_0[7]),
        .O(q3_reg_14[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_117_reg_24354[2]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[1]),
        .O(q0_reg_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_117_reg_24354[3]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[2]),
        .O(q0_reg_7[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_18_reg_22937[4]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[3]),
        .O(q3_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_21_reg_22846[2]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[1]),
        .O(q3_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_21_reg_22846[3]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(clefia_s1_q4[2]),
        .O(q3_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_38_reg_23005[2]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_0[1]),
        .O(q2_reg_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_38_reg_23005[3]_i_1 
       (.I0(q2_reg_0[7]),
        .I1(q2_reg_0[2]),
        .O(q2_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_69_reg_23674[2]_i_1 
       (.I0(q3_reg_0[1]),
        .I1(q3_reg_0[7]),
        .O(q3_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_69_reg_23674[3]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[2]),
        .O(q3_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_86_reg_23722[2]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[1]),
        .O(x_assign_50_fu_5932_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_86_reg_23722[3]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[2]),
        .O(x_assign_50_fu_5932_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_9_reg_22533[4]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(clefia_s1_q4[3]),
        .O(q3_reg_8));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_107_reg_23596[0]_i_2 
       (.I0(\xor_ln117_107_reg_23596_reg[0] ),
        .I1(\xor_ln117_107_reg_23596_reg[0]_0 ),
        .I2(x_assign_52_reg_23448[5]),
        .I3(or_ln127_36_fu_8316_p3[0]),
        .I4(\xor_ln117_107_reg_23596_reg[6]_0 [0]),
        .I5(\xor_ln117_268_reg_25424_reg[7] [0]),
        .O(\x_assign_55_reg_23470_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_107_reg_23596[6]_i_2 
       (.I0(\xor_ln117_107_reg_23596_reg[6]_0 [1]),
        .I1(\xor_ln117_268_reg_25424_reg[7] [6]),
        .I2(or_ln127_38_fu_8328_p3[0]),
        .I3(or_ln127_36_fu_8316_p3[0]),
        .I4(x_assign_52_reg_23448[3]),
        .I5(or_ln127_36_fu_8316_p3[2]),
        .O(\xor_ln117_44_reg_22908_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_108_reg_23601[6]_i_1 
       (.I0(\xor_ln117_45_reg_22914_reg[6] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [6]),
        .I2(x_assign_73_reg_23518[6]),
        .I3(or_ln127_49_fu_8498_p3[6]),
        .I4(x_assign_73_reg_23518[5]),
        .I5(x_assign_74_reg_23534[2]),
        .O(\reg_1896_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_108_reg_23601[6]_i_2 
       (.I0(q3_reg_i_22_2[6]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [6]),
        .I2(or_ln127_38_fu_8328_p3[0]),
        .I3(or_ln127_36_fu_8316_p3[0]),
        .I4(or_ln127_37_fu_8322_p3[3]),
        .I5(or_ln127_38_fu_8328_p3[5]),
        .O(\xor_ln117_45_reg_22914_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_109_reg_23606[2]_i_2 
       (.I0(\xor_ln117_109_reg_23606_reg[7]_0 [0]),
        .I1(\xor_ln117_270_reg_25434_reg[7] [2]),
        .I2(\xor_ln117_109_reg_23606_reg[2] ),
        .I3(or_ln127_36_fu_8316_p3[1]),
        .I4(x_assign_52_reg_23448[2]),
        .I5(x_assign_57_reg_23486[2]),
        .O(\xor_ln117_46_reg_22920_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_109_reg_23606[7]_i_2 
       (.I0(\xor_ln117_109_reg_23606_reg[7]_0 [1]),
        .I1(\xor_ln117_270_reg_25434_reg[7] [7]),
        .I2(x_assign_52_reg_23448[4]),
        .I3(or_ln127_36_fu_8316_p3[3]),
        .I4(x_assign_52_reg_23448[6]),
        .I5(x_assign_57_reg_23486[4]),
        .O(\xor_ln117_46_reg_22920_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_110_reg_23611[0]_i_2 
       (.I0(\xor_ln117_110_reg_23611_reg[7] [0]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [0]),
        .I2(x_assign_52_reg_23448[0]),
        .I3(x_assign_57_reg_23486[0]),
        .I4(x_assign_57_reg_23486[3]),
        .I5(or_ln127_38_fu_8328_p3[0]),
        .O(\xor_ln117_47_reg_22926_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_110_reg_23611[1]_i_2 
       (.I0(\xor_ln117_110_reg_23611_reg[7] [1]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [1]),
        .I2(x_assign_52_reg_23448[1]),
        .I3(x_assign_57_reg_23486[1]),
        .I4(x_assign_57_reg_23486[4]),
        .I5(or_ln127_38_fu_8328_p3[1]),
        .O(\xor_ln117_47_reg_22926_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_110_reg_23611[2]_i_2 
       (.I0(x_assign_57_reg_23486[2]),
        .I1(x_assign_52_reg_23448[2]),
        .I2(\xor_ln117_142_reg_23987_reg[7]_2 [2]),
        .I3(\xor_ln117_110_reg_23611_reg[7] [2]),
        .I4(or_ln127_37_fu_8322_p3[0]),
        .I5(or_ln127_38_fu_8328_p3[2]),
        .O(\x_assign_57_reg_23486_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_110_reg_23611[4]_i_2 
       (.I0(\xor_ln117_110_reg_23611_reg[7] [4]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [4]),
        .I2(or_ln127_37_fu_8322_p3[1]),
        .I3(or_ln127_38_fu_8328_p3[3]),
        .I4(or_ln127_37_fu_8322_p3[3]),
        .I5(x_assign_52_reg_23448[3]),
        .O(\xor_ln117_47_reg_22926_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_110_reg_23611[5]_i_1 
       (.I0(\xor_ln117_47_reg_22926_reg[5] ),
        .I1(x_assign_73_reg_23518[5]),
        .I2(or_ln127_49_fu_8498_p3[5]),
        .I3(or_ln127_49_fu_8498_p3[4]),
        .I4(or_ln127_50_fu_8504_p3[5]),
        .I5(q0_reg_i_115_0[5]),
        .O(\x_assign_73_reg_23518_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_110_reg_23611[5]_i_2 
       (.I0(\xor_ln117_110_reg_23611_reg[7] [5]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [5]),
        .I2(or_ln127_37_fu_8322_p3[2]),
        .I3(or_ln127_38_fu_8328_p3[4]),
        .I4(or_ln127_37_fu_8322_p3[4]),
        .I5(x_assign_52_reg_23448[4]),
        .O(\xor_ln117_47_reg_22926_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_110_reg_23611[6]_i_2 
       (.I0(\xor_ln117_110_reg_23611_reg[7] [6]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [6]),
        .I2(x_assign_52_reg_23448[5]),
        .I3(x_assign_57_reg_23486[3]),
        .I4(or_ln127_37_fu_8322_p3[3]),
        .I5(or_ln127_38_fu_8328_p3[5]),
        .O(\xor_ln117_47_reg_22926_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_110_reg_23611[7]_i_2 
       (.I0(\xor_ln117_110_reg_23611_reg[7] [7]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [7]),
        .I2(x_assign_52_reg_23448[6]),
        .I3(x_assign_57_reg_23486[4]),
        .I4(or_ln127_37_fu_8322_p3[4]),
        .I5(or_ln127_38_fu_8328_p3[6]),
        .O(\xor_ln117_47_reg_22926_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_123_reg_23784[5]_i_2 
       (.I0(or_ln127_44_fu_9448_p3[4]),
        .I1(or_ln127_46_fu_9460_p3[7]),
        .I2(\xor_ln117_29_reg_22807_reg[7] [5]),
        .I3(\xor_ln117_123_reg_23784_reg[7] [0]),
        .I4(\xor_ln117_123_reg_23784_reg[5] ),
        .I5(or_ln127_44_fu_9448_p3[2]),
        .O(\trunc_ln127_114_reg_23664_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_123_reg_23784[6]_i_2 
       (.I0(\xor_ln117_123_reg_23784_reg[7] [1]),
        .I1(\xor_ln117_29_reg_22807_reg[7] [6]),
        .I2(or_ln127_46_fu_9460_p3[0]),
        .I3(or_ln127_44_fu_9448_p3[0]),
        .I4(x_assign_64_reg_23636[4]),
        .I5(or_ln127_44_fu_9448_p3[3]),
        .O(\xor_ln117_60_reg_23058_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_123_reg_23784[7]_i_2 
       (.I0(or_ln127_44_fu_9448_p3[1]),
        .I1(or_ln127_46_fu_9460_p3[1]),
        .I2(\xor_ln117_29_reg_22807_reg[7] [7]),
        .I3(\xor_ln117_123_reg_23784_reg[7] [2]),
        .I4(x_assign_64_reg_23636[5]),
        .I5(or_ln127_44_fu_9448_p3[4]),
        .O(\trunc_ln127_114_reg_23664_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_124_reg_23789[0]_i_2 
       (.I0(\xor_ln117_124_reg_23789_reg[3]_0 [0]),
        .I1(\xor_ln117_124_reg_23789_reg[3] [0]),
        .I2(x_assign_69_reg_23674[4]),
        .I3(or_ln127_46_fu_9460_p3[0]),
        .I4(\xor_ln117_124_reg_23789_reg[7] [0]),
        .I5(\xor_ln117_30_reg_22813_reg[7] [0]),
        .O(\x_assign_67_reg_23658_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_124_reg_23789[1]_i_2 
       (.I0(\xor_ln117_124_reg_23789_reg[3]_0 [1]),
        .I1(\xor_ln117_124_reg_23789_reg[3] [1]),
        .I2(x_assign_69_reg_23674[5]),
        .I3(or_ln127_46_fu_9460_p3[1]),
        .I4(\xor_ln117_124_reg_23789_reg[7] [1]),
        .I5(\xor_ln117_30_reg_22813_reg[7] [1]),
        .O(\x_assign_67_reg_23658_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_124_reg_23789[2]_i_2 
       (.I0(or_ln127_46_fu_9460_p3[2]),
        .I1(or_ln127_45_fu_9454_p3[0]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [2]),
        .I3(\xor_ln117_124_reg_23789_reg[7] [2]),
        .I4(\xor_ln117_124_reg_23789_reg[3]_0 [2]),
        .I5(\xor_ln117_124_reg_23789_reg[3] [2]),
        .O(\trunc_ln127_119_reg_23690_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_124_reg_23789[3]_i_2 
       (.I0(\xor_ln117_124_reg_23789_reg[3] [3]),
        .I1(\xor_ln117_124_reg_23789_reg[3]_0 [3]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [3]),
        .I3(\xor_ln117_124_reg_23789_reg[7] [3]),
        .I4(or_ln127_45_fu_9454_p3[1]),
        .I5(or_ln127_46_fu_9460_p3[3]),
        .O(\x_assign_66_reg_23652_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_124_reg_23789[4]_i_2 
       (.I0(or_ln127_44_fu_9448_p3[3]),
        .I1(or_ln127_46_fu_9460_p3[6]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [4]),
        .I3(\xor_ln117_124_reg_23789_reg[7] [4]),
        .I4(or_ln127_45_fu_9454_p3[2]),
        .I5(or_ln127_46_fu_9460_p3[4]),
        .O(\trunc_ln127_114_reg_23664_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_124_reg_23789[5]_i_2 
       (.I0(\xor_ln117_124_reg_23789_reg[7] [5]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [5]),
        .I2(or_ln127_46_fu_9460_p3[7]),
        .I3(or_ln127_44_fu_9448_p3[4]),
        .I4(or_ln127_45_fu_9454_p3[3]),
        .I5(or_ln127_46_fu_9460_p3[5]),
        .O(\xor_ln117_61_reg_23026_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_124_reg_23789[6]_i_2 
       (.I0(\xor_ln117_124_reg_23789_reg[7] [6]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [6]),
        .I2(or_ln127_46_fu_9460_p3[0]),
        .I3(or_ln127_44_fu_9448_p3[0]),
        .I4(or_ln127_46_fu_9460_p3[6]),
        .I5(or_ln127_45_fu_9454_p3[4]),
        .O(\xor_ln117_61_reg_23026_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_124_reg_23789[7]_i_2 
       (.I0(\xor_ln117_124_reg_23789_reg[7] [7]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [7]),
        .I2(or_ln127_46_fu_9460_p3[1]),
        .I3(or_ln127_44_fu_9448_p3[1]),
        .I4(or_ln127_46_fu_9460_p3[7]),
        .I5(or_ln127_45_fu_9454_p3[5]),
        .O(\xor_ln117_61_reg_23026_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_126_reg_23799[0]_i_2 
       (.I0(\xor_ln117_126_reg_23799_reg[7] [0]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [0]),
        .I2(x_assign_69_reg_23674[4]),
        .I3(or_ln127_46_fu_9460_p3[0]),
        .I4(x_assign_69_reg_23674[0]),
        .I5(x_assign_64_reg_23636[0]),
        .O(\xor_ln117_63_reg_23032_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_126_reg_23799[1]_i_1 
       (.I0(\x_assign_64_reg_23636_reg[1] ),
        .I1(x_assign_85_reg_23706[1]),
        .I2(x_assign_87_reg_23738[0]),
        .I3(or_ln127_57_fu_9630_p3[0]),
        .I4(or_ln127_58_fu_9636_p3[1]),
        .I5(\xor_ln117_142_reg_23987_reg[7]_0 [1]),
        .O(\reg_1896_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_126_reg_23799[1]_i_2 
       (.I0(x_assign_64_reg_23636[1]),
        .I1(x_assign_69_reg_23674[1]),
        .I2(\xor_ln117_142_reg_23987_reg[7]_2 [1]),
        .I3(\xor_ln117_126_reg_23799_reg[7] [1]),
        .I4(x_assign_69_reg_23674[5]),
        .I5(or_ln127_46_fu_9460_p3[1]),
        .O(\x_assign_64_reg_23636_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_126_reg_23799[2]_i_1 
       (.I0(\x_assign_64_reg_23636_reg[2] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [2]),
        .I2(or_ln127_58_fu_9636_p3[2]),
        .I3(or_ln127_57_fu_9630_p3[1]),
        .I4(x_assign_87_reg_23738[1]),
        .I5(x_assign_85_reg_23706[2]),
        .O(\reg_1896_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_126_reg_23799[2]_i_2 
       (.I0(x_assign_64_reg_23636[2]),
        .I1(x_assign_69_reg_23674[2]),
        .I2(\xor_ln117_142_reg_23987_reg[7]_2 [2]),
        .I3(\xor_ln117_126_reg_23799_reg[7] [2]),
        .I4(or_ln127_45_fu_9454_p3[0]),
        .I5(or_ln127_46_fu_9460_p3[2]),
        .O(\x_assign_64_reg_23636_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_126_reg_23799[3]_i_2 
       (.I0(x_assign_64_reg_23636[3]),
        .I1(x_assign_69_reg_23674[3]),
        .I2(\xor_ln117_142_reg_23987_reg[7]_2 [3]),
        .I3(\xor_ln117_126_reg_23799_reg[7] [3]),
        .I4(or_ln127_45_fu_9454_p3[1]),
        .I5(or_ln127_46_fu_9460_p3[3]),
        .O(\x_assign_64_reg_23636_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_126_reg_23799[4]_i_2 
       (.I0(x_assign_64_reg_23636[4]),
        .I1(or_ln127_45_fu_9454_p3[4]),
        .I2(or_ln127_45_fu_9454_p3[2]),
        .I3(or_ln127_46_fu_9460_p3[4]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_2 [4]),
        .I5(\xor_ln117_126_reg_23799_reg[7] [4]),
        .O(\x_assign_64_reg_23636_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_126_reg_23799[5]_i_2 
       (.I0(x_assign_64_reg_23636[5]),
        .I1(or_ln127_45_fu_9454_p3[5]),
        .I2(or_ln127_45_fu_9454_p3[3]),
        .I3(or_ln127_46_fu_9460_p3[5]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_2 [5]),
        .I5(\xor_ln117_126_reg_23799_reg[7] [5]),
        .O(\x_assign_64_reg_23636_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_126_reg_23799[6]_i_1 
       (.I0(\xor_ln117_63_reg_23032_reg[6] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [6]),
        .I2(or_ln127_57_fu_9630_p3[5]),
        .I3(or_ln127_58_fu_9636_p3[6]),
        .I4(or_ln127_57_fu_9630_p3[6]),
        .I5(x_assign_85_reg_23706[6]),
        .O(\reg_1896_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_126_reg_23799[6]_i_2 
       (.I0(\xor_ln117_126_reg_23799_reg[7] [6]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [6]),
        .I2(or_ln127_46_fu_9460_p3[6]),
        .I3(or_ln127_45_fu_9454_p3[4]),
        .I4(x_assign_69_reg_23674[4]),
        .I5(x_assign_64_reg_23636[6]),
        .O(\xor_ln117_63_reg_23032_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_126_reg_23799[7]_i_1 
       (.I0(\reg_1870_reg[7] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [7]),
        .I2(x_assign_87_reg_23738[3]),
        .I3(x_assign_85_reg_23706[7]),
        .I4(or_ln127_58_fu_9636_p3[7]),
        .I5(or_ln127_57_fu_9630_p3[6]),
        .O(\reg_1896_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_126_reg_23799[7]_i_2 
       (.I0(\xor_ln117_142_reg_23987_reg[7]_2 [7]),
        .I1(\xor_ln117_126_reg_23799_reg[7] [7]),
        .I2(or_ln127_46_fu_9460_p3[7]),
        .I3(or_ln127_45_fu_9454_p3[5]),
        .I4(x_assign_69_reg_23674[5]),
        .I5(x_assign_64_reg_23636[7]),
        .O(\reg_1870_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_140_reg_23977[0]_i_2 
       (.I0(\xor_ln117_140_reg_23977_reg[7] [0]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [0]),
        .I2(or_ln127_54_fu_10592_p3[0]),
        .I3(x_assign_81_reg_23862[4]),
        .I4(\xor_ln117_140_reg_23977_reg[3] [0]),
        .I5(\xor_ln117_140_reg_23977_reg[3]_0 [0]),
        .O(\xor_ln117_76_reg_23225_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_140_reg_23977[1]_i_2 
       (.I0(\xor_ln117_140_reg_23977_reg[7] [1]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [1]),
        .I2(or_ln127_54_fu_10592_p3[1]),
        .I3(x_assign_81_reg_23862[5]),
        .I4(\xor_ln117_140_reg_23977_reg[3] [1]),
        .I5(\xor_ln117_140_reg_23977_reg[3]_0 [1]),
        .O(\xor_ln117_76_reg_23225_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_140_reg_23977[2]_i_2 
       (.I0(\xor_ln117_140_reg_23977_reg[3]_0 [2]),
        .I1(\xor_ln117_140_reg_23977_reg[3] [2]),
        .I2(\xor_ln117_140_reg_23977_reg[7] [2]),
        .I3(\xor_ln117_30_reg_22813_reg[7] [2]),
        .I4(or_ln127_54_fu_10592_p3[2]),
        .I5(or_ln127_53_fu_10586_p3[0]),
        .O(\x_assign_79_reg_23846_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_140_reg_23977[3]_i_2 
       (.I0(\xor_ln117_140_reg_23977_reg[3]_0 [3]),
        .I1(\xor_ln117_140_reg_23977_reg[3] [3]),
        .I2(\xor_ln117_140_reg_23977_reg[7] [3]),
        .I3(\xor_ln117_30_reg_22813_reg[7] [3]),
        .I4(or_ln127_54_fu_10592_p3[3]),
        .I5(or_ln127_53_fu_10586_p3[1]),
        .O(\x_assign_79_reg_23846_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_140_reg_23977[4]_i_2 
       (.I0(or_ln127_54_fu_10592_p3[4]),
        .I1(or_ln127_53_fu_10586_p3[2]),
        .I2(or_ln127_52_fu_10580_p3[2]),
        .I3(or_ln127_54_fu_10592_p3[6]),
        .I4(\xor_ln117_140_reg_23977_reg[7] [4]),
        .I5(\xor_ln117_30_reg_22813_reg[7] [4]),
        .O(\trunc_ln127_139_reg_23878_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_140_reg_23977[5]_i_2 
       (.I0(or_ln127_54_fu_10592_p3[5]),
        .I1(or_ln127_53_fu_10586_p3[3]),
        .I2(or_ln127_52_fu_10580_p3[3]),
        .I3(or_ln127_54_fu_10592_p3[7]),
        .I4(\xor_ln117_140_reg_23977_reg[7] [5]),
        .I5(\xor_ln117_30_reg_22813_reg[7] [5]),
        .O(\trunc_ln127_139_reg_23878_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_140_reg_23977[6]_i_2 
       (.I0(\xor_ln117_30_reg_22813_reg[7] [6]),
        .I1(\xor_ln117_140_reg_23977_reg[7] [6]),
        .I2(or_ln127_54_fu_10592_p3[6]),
        .I3(or_ln127_53_fu_10586_p3[4]),
        .I4(or_ln127_52_fu_10580_p3[0]),
        .I5(or_ln127_54_fu_10592_p3[0]),
        .O(\reg_1862_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_140_reg_23977[7]_i_2 
       (.I0(\xor_ln117_30_reg_22813_reg[7] [7]),
        .I1(\xor_ln117_140_reg_23977_reg[7] [7]),
        .I2(or_ln127_54_fu_10592_p3[7]),
        .I3(or_ln127_53_fu_10586_p3[5]),
        .I4(or_ln127_52_fu_10580_p3[1]),
        .I5(or_ln127_54_fu_10592_p3[1]),
        .O(\reg_1862_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_142_reg_23987[0]_i_2 
       (.I0(x_assign_81_reg_23862[0]),
        .I1(x_assign_76_reg_23824[0]),
        .I2(or_ln127_54_fu_10592_p3[0]),
        .I3(x_assign_81_reg_23862[4]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_1 [0]),
        .I5(\xor_ln117_142_reg_23987_reg[7]_2 [0]),
        .O(\x_assign_81_reg_23862_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_142_reg_23987[1]_i_1 
       (.I0(\x_assign_81_reg_23862_reg[1] ),
        .I1(x_assign_97_reg_23894[1]),
        .I2(x_assign_99_reg_23926[0]),
        .I3(or_ln127_65_fu_10762_p3[0]),
        .I4(or_ln127_66_fu_10768_p3[1]),
        .I5(\xor_ln117_142_reg_23987_reg[7]_0 [1]),
        .O(\reg_1896_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_142_reg_23987[1]_i_2 
       (.I0(x_assign_81_reg_23862[1]),
        .I1(x_assign_76_reg_23824[1]),
        .I2(or_ln127_54_fu_10592_p3[1]),
        .I3(x_assign_81_reg_23862[5]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_1 [1]),
        .I5(\xor_ln117_142_reg_23987_reg[7]_2 [1]),
        .O(\x_assign_81_reg_23862_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_142_reg_23987[2]_i_2 
       (.I0(x_assign_76_reg_23824[2]),
        .I1(x_assign_81_reg_23862[2]),
        .I2(\xor_ln117_142_reg_23987_reg[7]_2 [2]),
        .I3(\xor_ln117_142_reg_23987_reg[7]_1 [2]),
        .I4(or_ln127_54_fu_10592_p3[2]),
        .I5(or_ln127_53_fu_10586_p3[0]),
        .O(\x_assign_76_reg_23824_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_142_reg_23987[3]_i_2 
       (.I0(x_assign_76_reg_23824[3]),
        .I1(x_assign_81_reg_23862[3]),
        .I2(\xor_ln117_142_reg_23987_reg[7]_2 [3]),
        .I3(\xor_ln117_142_reg_23987_reg[7]_1 [3]),
        .I4(or_ln127_54_fu_10592_p3[3]),
        .I5(or_ln127_53_fu_10586_p3[1]),
        .O(\x_assign_76_reg_23824_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_142_reg_23987[4]_i_2 
       (.I0(or_ln127_53_fu_10586_p3[4]),
        .I1(x_assign_76_reg_23824[4]),
        .I2(\xor_ln117_142_reg_23987_reg[7]_2 [4]),
        .I3(\xor_ln117_142_reg_23987_reg[7]_1 [4]),
        .I4(or_ln127_54_fu_10592_p3[4]),
        .I5(or_ln127_53_fu_10586_p3[2]),
        .O(\trunc_ln127_137_reg_23868_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_142_reg_23987[5]_i_1 
       (.I0(\xor_ln117_78_reg_23235_reg[5] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [5]),
        .I2(or_ln127_65_fu_10762_p3[5]),
        .I3(x_assign_97_reg_23894[5]),
        .I4(or_ln127_66_fu_10768_p3[5]),
        .I5(or_ln127_65_fu_10762_p3[4]),
        .O(\reg_1896_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_142_reg_23987[5]_i_2 
       (.I0(\xor_ln117_142_reg_23987_reg[7]_1 [5]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [5]),
        .I2(x_assign_76_reg_23824[5]),
        .I3(or_ln127_53_fu_10586_p3[5]),
        .I4(or_ln127_54_fu_10592_p3[5]),
        .I5(or_ln127_53_fu_10586_p3[3]),
        .O(\xor_ln117_78_reg_23235_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_142_reg_23987[6]_i_1 
       (.I0(\xor_ln117_78_reg_23235_reg[6] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [6]),
        .I2(or_ln127_65_fu_10762_p3[6]),
        .I3(x_assign_97_reg_23894[6]),
        .I4(or_ln127_66_fu_10768_p3[6]),
        .I5(or_ln127_65_fu_10762_p3[5]),
        .O(\reg_1896_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_142_reg_23987[6]_i_2 
       (.I0(\xor_ln117_142_reg_23987_reg[7]_1 [6]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [6]),
        .I2(x_assign_76_reg_23824[6]),
        .I3(x_assign_81_reg_23862[4]),
        .I4(or_ln127_54_fu_10592_p3[6]),
        .I5(or_ln127_53_fu_10586_p3[4]),
        .O(\xor_ln117_78_reg_23235_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_142_reg_23987[7]_i_1 
       (.I0(\xor_ln117_78_reg_23235_reg[7] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [7]),
        .I2(x_assign_99_reg_23926[3]),
        .I3(x_assign_97_reg_23894[7]),
        .I4(or_ln127_66_fu_10768_p3[7]),
        .I5(or_ln127_65_fu_10762_p3[6]),
        .O(\reg_1896_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_142_reg_23987[7]_i_2 
       (.I0(\xor_ln117_142_reg_23987_reg[7]_1 [7]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [7]),
        .I2(x_assign_76_reg_23824[7]),
        .I3(x_assign_81_reg_23862[5]),
        .I4(or_ln127_54_fu_10592_p3[7]),
        .I5(or_ln127_53_fu_10586_p3[5]),
        .O(\xor_ln117_78_reg_23235_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_155_reg_24160[0]_i_2 
       (.I0(x_assign_91_reg_24034[0]),
        .I1(x_assign_90_reg_24028[0]),
        .I2(x_assign_88_reg_24012[6]),
        .I3(x_assign_91_reg_24034[6]),
        .I4(\xor_ln117_155_reg_24160_reg[7] [0]),
        .I5(\xor_ln117_29_reg_22807_reg[7] [0]),
        .O(\x_assign_91_reg_24034_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_155_reg_24160[1]_i_2 
       (.I0(x_assign_91_reg_24034[1]),
        .I1(x_assign_90_reg_24028[1]),
        .I2(x_assign_88_reg_24012[7]),
        .I3(x_assign_91_reg_24034[7]),
        .I4(\xor_ln117_155_reg_24160_reg[7] [1]),
        .I5(\xor_ln117_29_reg_22807_reg[7] [1]),
        .O(\x_assign_91_reg_24034_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_155_reg_24160[2]_i_2 
       (.I0(\xor_ln117_157_reg_24171_reg[5]_0 [0]),
        .I1(\xor_ln117_157_reg_24171_reg[5] [0]),
        .I2(\xor_ln117_29_reg_22807_reg[7] [2]),
        .I3(\xor_ln117_155_reg_24160_reg[7] [2]),
        .I4(x_assign_90_reg_24028[2]),
        .I5(x_assign_91_reg_24034[2]),
        .O(\trunc_ln127_150_reg_24018_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_155_reg_24160[3]_i_2 
       (.I0(x_assign_91_reg_24034[3]),
        .I1(x_assign_90_reg_24028[3]),
        .I2(\xor_ln117_157_reg_24171_reg[5]_0 [1]),
        .I3(\xor_ln117_157_reg_24171_reg[5] [1]),
        .I4(\xor_ln117_155_reg_24160_reg[7] [3]),
        .I5(\xor_ln117_29_reg_22807_reg[7] [3]),
        .O(\x_assign_91_reg_24034_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_155_reg_24160[4]_i_2 
       (.I0(\xor_ln117_155_reg_24160_reg[7] [4]),
        .I1(\xor_ln117_29_reg_22807_reg[7] [4]),
        .I2(or_ln127_62_fu_11724_p3[4]),
        .I3(x_assign_91_reg_24034[4]),
        .I4(\xor_ln117_157_reg_24171_reg[5] [2]),
        .I5(\xor_ln117_157_reg_24171_reg[5]_0 [2]),
        .O(\xor_ln117_91_reg_23408_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_155_reg_24160[5]_i_2 
       (.I0(\xor_ln117_155_reg_24160_reg[7] [5]),
        .I1(\xor_ln117_29_reg_22807_reg[7] [5]),
        .I2(or_ln127_62_fu_11724_p3[5]),
        .I3(x_assign_91_reg_24034[5]),
        .I4(\xor_ln117_157_reg_24171_reg[5] [3]),
        .I5(\xor_ln117_157_reg_24171_reg[5]_0 [3]),
        .O(\xor_ln117_91_reg_23408_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_155_reg_24160[6]_i_2 
       (.I0(\xor_ln117_155_reg_24160_reg[7] [6]),
        .I1(\xor_ln117_29_reg_22807_reg[7] [6]),
        .I2(x_assign_90_reg_24028[4]),
        .I3(x_assign_91_reg_24034[6]),
        .I4(x_assign_88_reg_24012[4]),
        .I5(x_assign_91_reg_24034[4]),
        .O(\xor_ln117_91_reg_23408_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_155_reg_24160[7]_i_2 
       (.I0(\xor_ln117_155_reg_24160_reg[7] [7]),
        .I1(\xor_ln117_29_reg_22807_reg[7] [7]),
        .I2(x_assign_90_reg_24028[5]),
        .I3(x_assign_91_reg_24034[7]),
        .I4(x_assign_88_reg_24012[5]),
        .I5(x_assign_91_reg_24034[5]),
        .O(\xor_ln117_91_reg_23408_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_156_reg_24166[0]_i_2 
       (.I0(x_assign_91_reg_24034[0]),
        .I1(x_assign_90_reg_24028[0]),
        .I2(or_ln127_61_fu_11718_p3[0]),
        .I3(x_assign_90_reg_24028[4]),
        .I4(\xor_ln117_156_reg_24166_reg[7]_1 [0]),
        .I5(\xor_ln117_28_reg_22801_reg[7] [0]),
        .O(\x_assign_91_reg_24034_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_156_reg_24166[1]_i_2 
       (.I0(x_assign_91_reg_24034[1]),
        .I1(x_assign_90_reg_24028[1]),
        .I2(or_ln127_61_fu_11718_p3[1]),
        .I3(x_assign_90_reg_24028[5]),
        .I4(\xor_ln117_156_reg_24166_reg[7]_1 [1]),
        .I5(\xor_ln117_28_reg_22801_reg[7] [1]),
        .O(\x_assign_91_reg_24034_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_156_reg_24166[2]_i_2 
       (.I0(x_assign_91_reg_24034[2]),
        .I1(x_assign_90_reg_24028[2]),
        .I2(\xor_ln117_28_reg_22801_reg[7] [2]),
        .I3(\xor_ln117_156_reg_24166_reg[7]_1 [2]),
        .I4(or_ln127_61_fu_11718_p3[2]),
        .I5(or_ln127_62_fu_11724_p3[0]),
        .O(\x_assign_91_reg_24034_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_156_reg_24166[3]_i_1 
       (.I0(\x_assign_90_reg_24028_reg[3] ),
        .I1(\xor_ln117_156_reg_24166_reg[7]_0 [3]),
        .I2(x_assign_109_reg_24082[2]),
        .I3(x_assign_111_reg_24114[3]),
        .I4(or_ln127_71_fu_11882_p3[2]),
        .I5(or_ln127_72_fu_11888_p3[3]),
        .O(\reg_1839_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_156_reg_24166[3]_i_2 
       (.I0(x_assign_90_reg_24028[3]),
        .I1(x_assign_91_reg_24034[3]),
        .I2(\xor_ln117_28_reg_22801_reg[7] [3]),
        .I3(\xor_ln117_156_reg_24166_reg[7]_1 [3]),
        .I4(or_ln127_61_fu_11718_p3[3]),
        .I5(or_ln127_62_fu_11724_p3[1]),
        .O(\x_assign_90_reg_24028_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_156_reg_24166[4]_i_1 
       (.I0(\xor_ln117_92_reg_23413_reg[4] ),
        .I1(\xor_ln117_156_reg_24166_reg[7]_0 [4]),
        .I2(or_ln127_71_fu_11882_p3[4]),
        .I3(x_assign_111_reg_24114[4]),
        .I4(or_ln127_72_fu_11888_p3[4]),
        .I5(or_ln127_71_fu_11882_p3[3]),
        .O(\reg_1839_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_156_reg_24166[4]_i_2 
       (.I0(\xor_ln117_156_reg_24166_reg[7]_1 [4]),
        .I1(\xor_ln117_28_reg_22801_reg[7] [4]),
        .I2(or_ln127_62_fu_11724_p3[4]),
        .I3(x_assign_91_reg_24034[4]),
        .I4(or_ln127_61_fu_11718_p3[4]),
        .I5(or_ln127_62_fu_11724_p3[2]),
        .O(\xor_ln117_92_reg_23413_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_156_reg_24166[5]_i_2 
       (.I0(\xor_ln117_156_reg_24166_reg[7]_1 [5]),
        .I1(\xor_ln117_28_reg_22801_reg[7] [5]),
        .I2(or_ln127_62_fu_11724_p3[5]),
        .I3(x_assign_91_reg_24034[5]),
        .I4(or_ln127_61_fu_11718_p3[5]),
        .I5(or_ln127_62_fu_11724_p3[3]),
        .O(\xor_ln117_92_reg_23413_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_156_reg_24166[6]_i_2 
       (.I0(\xor_ln117_156_reg_24166_reg[7]_1 [6]),
        .I1(\xor_ln117_28_reg_22801_reg[7] [6]),
        .I2(x_assign_90_reg_24028[4]),
        .I3(x_assign_91_reg_24034[6]),
        .I4(or_ln127_62_fu_11724_p3[4]),
        .I5(or_ln127_61_fu_11718_p3[6]),
        .O(\xor_ln117_92_reg_23413_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_156_reg_24166[7]_i_1 
       (.I0(\xor_ln117_92_reg_23413_reg[7] ),
        .I1(\xor_ln117_156_reg_24166_reg[7]_0 [7]),
        .I2(x_assign_111_reg_24114[7]),
        .I3(x_assign_109_reg_24082[3]),
        .I4(or_ln127_71_fu_11882_p3[6]),
        .I5(or_ln127_72_fu_11888_p3[7]),
        .O(\reg_1839_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_156_reg_24166[7]_i_2 
       (.I0(\xor_ln117_156_reg_24166_reg[7]_1 [7]),
        .I1(\xor_ln117_28_reg_22801_reg[7] [7]),
        .I2(x_assign_90_reg_24028[5]),
        .I3(x_assign_91_reg_24034[7]),
        .I4(or_ln127_62_fu_11724_p3[5]),
        .I5(or_ln127_61_fu_11718_p3[7]),
        .O(\xor_ln117_92_reg_23413_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_157_reg_24171[0]_i_2 
       (.I0(x_assign_91_reg_24034[6]),
        .I1(x_assign_88_reg_24012[6]),
        .I2(\xor_ln117_157_reg_24171_reg[7]_0 [0]),
        .I3(\xor_ln117_157_reg_24171_reg[7] [0]),
        .I4(\xor_ln117_157_reg_24171_reg[3] [0]),
        .I5(x_assign_88_reg_24012[0]),
        .O(\x_assign_91_reg_24034_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_157_reg_24171[1]_i_2 
       (.I0(\xor_ln117_157_reg_24171_reg[7] [1]),
        .I1(\xor_ln117_157_reg_24171_reg[7]_0 [1]),
        .I2(x_assign_88_reg_24012[7]),
        .I3(x_assign_91_reg_24034[7]),
        .I4(\xor_ln117_157_reg_24171_reg[3] [1]),
        .I5(x_assign_88_reg_24012[1]),
        .O(\xor_ln117_93_reg_23418_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_157_reg_24171[2]_i_2 
       (.I0(\xor_ln117_157_reg_24171_reg[5]_0 [0]),
        .I1(\xor_ln117_157_reg_24171_reg[5] [0]),
        .I2(\xor_ln117_157_reg_24171_reg[7]_0 [2]),
        .I3(\xor_ln117_157_reg_24171_reg[7] [2]),
        .I4(\xor_ln117_157_reg_24171_reg[3] [2]),
        .I5(x_assign_88_reg_24012[2]),
        .O(\trunc_ln127_150_reg_24018_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_157_reg_24171[3]_i_2 
       (.I0(\xor_ln117_157_reg_24171_reg[5]_0 [1]),
        .I1(\xor_ln117_157_reg_24171_reg[5] [1]),
        .I2(\xor_ln117_157_reg_24171_reg[7]_0 [3]),
        .I3(\xor_ln117_157_reg_24171_reg[7] [3]),
        .I4(\xor_ln117_157_reg_24171_reg[3] [3]),
        .I5(x_assign_88_reg_24012[3]),
        .O(\trunc_ln127_150_reg_24018_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_157_reg_24171[4]_i_2 
       (.I0(\xor_ln117_157_reg_24171_reg[5] [2]),
        .I1(\xor_ln117_157_reg_24171_reg[5]_0 [2]),
        .I2(or_ln127_61_fu_11718_p3[6]),
        .I3(x_assign_88_reg_24012[4]),
        .I4(\xor_ln117_157_reg_24171_reg[7] [4]),
        .I5(\xor_ln117_157_reg_24171_reg[7]_0 [4]),
        .O(\trunc_ln127_154_reg_24040_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_157_reg_24171[5]_i_2 
       (.I0(\xor_ln117_157_reg_24171_reg[5] [3]),
        .I1(\xor_ln117_157_reg_24171_reg[5]_0 [3]),
        .I2(or_ln127_61_fu_11718_p3[7]),
        .I3(x_assign_88_reg_24012[5]),
        .I4(\xor_ln117_157_reg_24171_reg[7] [5]),
        .I5(\xor_ln117_157_reg_24171_reg[7]_0 [5]),
        .O(\trunc_ln127_154_reg_24040_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_157_reg_24171[6]_i_2 
       (.I0(\xor_ln117_157_reg_24171_reg[7] [6]),
        .I1(\xor_ln117_157_reg_24171_reg[7]_0 [6]),
        .I2(x_assign_88_reg_24012[4]),
        .I3(x_assign_91_reg_24034[4]),
        .I4(or_ln127_61_fu_11718_p3[0]),
        .I5(x_assign_88_reg_24012[6]),
        .O(\xor_ln117_93_reg_23418_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_157_reg_24171[7]_i_2 
       (.I0(\xor_ln117_157_reg_24171_reg[7] [7]),
        .I1(\xor_ln117_157_reg_24171_reg[7]_0 [7]),
        .I2(x_assign_88_reg_24012[5]),
        .I3(x_assign_91_reg_24034[5]),
        .I4(or_ln127_61_fu_11718_p3[1]),
        .I5(x_assign_88_reg_24012[7]),
        .O(\xor_ln117_93_reg_23418_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_171_reg_24303[0]_i_1 
       (.I0(q2_reg_0[6]),
        .I1(x_assign_120_reg_24267[0]),
        .I2(q2_reg_0[7]),
        .I3(\xor_ln117_44_reg_22908_reg[3] [0]),
        .I4(DOBDO[6]),
        .I5(\xor_ln117_171_reg_24303[0]_i_2_n_0 ),
        .O(\x_assign_120_reg_24267_reg[5] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_171_reg_24303[0]_i_2 
       (.I0(x_assign_102_reg_24204[0]),
        .I1(\xor_ln117_171_reg_24303_reg[3] [0]),
        .I2(x_assign_100_reg_24188[4]),
        .I3(or_ln127_68_fu_12613_p3[0]),
        .I4(\xor_ln117_171_reg_24303_reg[7] [0]),
        .I5(\xor_ln117_157_reg_24171_reg[7]_0 [0]),
        .O(\xor_ln117_171_reg_24303[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_171_reg_24303[1]_i_1 
       (.I0(\xor_ln117_171_reg_24303[1]_i_2_n_0 ),
        .I1(q2_reg_0[7]),
        .I2(x_assign_120_reg_24267[1]),
        .I3(q2_reg_0[0]),
        .I4(\xor_ln117_44_reg_22908_reg[3] [1]),
        .I5(DOBDO[7]),
        .O(\x_assign_120_reg_24267_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_171_reg_24303[1]_i_2 
       (.I0(x_assign_102_reg_24204[1]),
        .I1(\xor_ln117_171_reg_24303_reg[3] [1]),
        .I2(x_assign_100_reg_24188[5]),
        .I3(or_ln127_68_fu_12613_p3[1]),
        .I4(\xor_ln117_171_reg_24303_reg[7] [1]),
        .I5(\xor_ln117_157_reg_24171_reg[7]_0 [1]),
        .O(\xor_ln117_171_reg_24303[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_171_reg_24303[2]_i_1 
       (.I0(\xor_ln117_171_reg_24303[2]_i_2_n_0 ),
        .I1(q2_reg_4[0]),
        .I2(q2_reg_3[0]),
        .I3(x_assign_120_reg_24267[2]),
        .I4(\xor_ln117_44_reg_22908_reg[3] [2]),
        .I5(\xor_ln117_45_reg_22914_reg[2]_0 ),
        .O(\x_assign_120_reg_24267_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_171_reg_24303[2]_i_2 
       (.I0(\xor_ln117_171_reg_24303_reg[3] [2]),
        .I1(x_assign_102_reg_24204[2]),
        .I2(\xor_ln117_157_reg_24171_reg[7]_0 [2]),
        .I3(\xor_ln117_171_reg_24303_reg[7] [2]),
        .I4(or_ln127_68_fu_12613_p3[2]),
        .I5(or_ln127_67_fu_12607_p3[0]),
        .O(\xor_ln117_171_reg_24303[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_171_reg_24303[3]_i_1 
       (.I0(\xor_ln117_171_reg_24303[3]_i_2_n_0 ),
        .I1(q2_reg_2),
        .I2(\xor_ln117_44_reg_22908_reg[3] [3]),
        .I3(\xor_ln117_45_reg_22914_reg[3] ),
        .I4(x_assign_120_reg_24267[3]),
        .I5(q2_reg_3[1]),
        .O(\x_assign_120_reg_24267_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_171_reg_24303[3]_i_2 
       (.I0(\xor_ln117_171_reg_24303_reg[3] [3]),
        .I1(x_assign_102_reg_24204[3]),
        .I2(\xor_ln117_157_reg_24171_reg[7]_0 [3]),
        .I3(\xor_ln117_171_reg_24303_reg[7] [3]),
        .I4(or_ln127_68_fu_12613_p3[3]),
        .I5(or_ln127_67_fu_12607_p3[1]),
        .O(\xor_ln117_171_reg_24303[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_171_reg_24303[4]_i_2 
       (.I0(\xor_ln117_171_reg_24303_reg[7] [4]),
        .I1(\xor_ln117_157_reg_24171_reg[7]_0 [4]),
        .I2(or_ln127_70_fu_12625_p3[0]),
        .I3(or_ln127_68_fu_12613_p3[6]),
        .I4(or_ln127_68_fu_12613_p3[4]),
        .I5(or_ln127_67_fu_12607_p3[2]),
        .O(\xor_ln117_107_reg_23596_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_171_reg_24303[5]_i_1 
       (.I0(\xor_ln117_171_reg_24303[5]_i_2_n_0 ),
        .I1(q2_reg_5),
        .I2(x_assign_120_reg_24267[4]),
        .I3(q2_reg_0[4]),
        .I4(\xor_ln117_44_reg_22908_reg[5] [4]),
        .I5(\xor_ln117_44_reg_22908_reg[5]_0 [1]),
        .O(\x_assign_120_reg_24267_reg[5] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_171_reg_24303[5]_i_2 
       (.I0(or_ln127_68_fu_12613_p3[7]),
        .I1(or_ln127_70_fu_12625_p3[1]),
        .I2(\xor_ln117_157_reg_24171_reg[7]_0 [5]),
        .I3(\xor_ln117_171_reg_24303_reg[7] [5]),
        .I4(or_ln127_68_fu_12613_p3[5]),
        .I5(or_ln127_67_fu_12607_p3[3]),
        .O(\xor_ln117_171_reg_24303[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_171_reg_24303[6]_i_2 
       (.I0(\xor_ln117_171_reg_24303_reg[7] [6]),
        .I1(\xor_ln117_157_reg_24171_reg[7]_0 [6]),
        .I2(x_assign_102_reg_24204[4]),
        .I3(or_ln127_68_fu_12613_p3[0]),
        .I4(or_ln127_67_fu_12607_p3[4]),
        .I5(or_ln127_68_fu_12613_p3[6]),
        .O(\xor_ln117_107_reg_23596_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_171_reg_24303[7]_i_2 
       (.I0(\xor_ln117_171_reg_24303_reg[7] [7]),
        .I1(\xor_ln117_157_reg_24171_reg[7]_0 [7]),
        .I2(x_assign_102_reg_24204[5]),
        .I3(or_ln127_68_fu_12613_p3[1]),
        .I4(or_ln127_67_fu_12607_p3[5]),
        .I5(or_ln127_68_fu_12613_p3[7]),
        .O(\xor_ln117_107_reg_23596_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_172_reg_24309[2]_i_1 
       (.I0(q2_reg_0[6]),
        .I1(q2_reg_0[0]),
        .I2(\xor_ln117_45_reg_22914_reg[2] ),
        .I3(\xor_ln117_172_reg_24309_reg[2] ),
        .I4(\xor_ln117_277_reg_25696_reg[7] [2]),
        .I5(\xor_ln117_45_reg_22914_reg[2]_0 ),
        .O(q2_reg_1));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_173_reg_24315[0]_i_2 
       (.I0(\xor_ln117_173_reg_24315_reg[7] [0]),
        .I1(\xor_ln117_156_reg_24166_reg[7]_0 [0]),
        .I2(x_assign_100_reg_24188[4]),
        .I3(or_ln127_68_fu_12613_p3[0]),
        .I4(x_assign_100_reg_24188[0]),
        .I5(x_assign_105_reg_24226[0]),
        .O(\xor_ln117_109_reg_23606_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_173_reg_24315[1]_i_2 
       (.I0(\xor_ln117_173_reg_24315_reg[7] [1]),
        .I1(\xor_ln117_156_reg_24166_reg[7]_0 [1]),
        .I2(x_assign_100_reg_24188[5]),
        .I3(or_ln127_68_fu_12613_p3[1]),
        .I4(x_assign_100_reg_24188[1]),
        .I5(x_assign_105_reg_24226[1]),
        .O(\xor_ln117_109_reg_23606_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_173_reg_24315[2]_i_2 
       (.I0(x_assign_105_reg_24226[2]),
        .I1(x_assign_100_reg_24188[2]),
        .I2(\xor_ln117_156_reg_24166_reg[7]_0 [2]),
        .I3(\xor_ln117_173_reg_24315_reg[7] [2]),
        .I4(or_ln127_68_fu_12613_p3[2]),
        .I5(or_ln127_67_fu_12607_p3[0]),
        .O(\x_assign_105_reg_24226_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_173_reg_24315[3]_i_2 
       (.I0(or_ln127_67_fu_12607_p3[1]),
        .I1(or_ln127_68_fu_12613_p3[3]),
        .I2(\xor_ln117_156_reg_24166_reg[7]_0 [3]),
        .I3(\xor_ln117_173_reg_24315_reg[7] [3]),
        .I4(x_assign_100_reg_24188[3]),
        .I5(x_assign_105_reg_24226[3]),
        .O(\trunc_ln127_170_reg_24194_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_173_reg_24315[4]_i_2 
       (.I0(or_ln127_68_fu_12613_p3[4]),
        .I1(or_ln127_67_fu_12607_p3[2]),
        .I2(x_assign_105_reg_24226[4]),
        .I3(or_ln127_67_fu_12607_p3[4]),
        .I4(\xor_ln117_173_reg_24315_reg[7] [4]),
        .I5(\xor_ln117_156_reg_24166_reg[7]_0 [4]),
        .O(\trunc_ln127_174_reg_24216_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_173_reg_24315[5]_i_2 
       (.I0(or_ln127_68_fu_12613_p3[5]),
        .I1(or_ln127_67_fu_12607_p3[3]),
        .I2(x_assign_105_reg_24226[5]),
        .I3(or_ln127_67_fu_12607_p3[5]),
        .I4(\xor_ln117_173_reg_24315_reg[7] [5]),
        .I5(\xor_ln117_156_reg_24166_reg[7]_0 [5]),
        .O(\trunc_ln127_174_reg_24216_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_173_reg_24315[6]_i_2 
       (.I0(\xor_ln117_173_reg_24315_reg[7] [6]),
        .I1(\xor_ln117_156_reg_24166_reg[7]_0 [6]),
        .I2(or_ln127_67_fu_12607_p3[4]),
        .I3(or_ln127_68_fu_12613_p3[6]),
        .I4(x_assign_100_reg_24188[4]),
        .I5(x_assign_105_reg_24226[6]),
        .O(\xor_ln117_109_reg_23606_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_173_reg_24315[7]_i_2 
       (.I0(\xor_ln117_173_reg_24315_reg[7] [7]),
        .I1(\xor_ln117_156_reg_24166_reg[7]_0 [7]),
        .I2(or_ln127_67_fu_12607_p3[5]),
        .I3(or_ln127_68_fu_12613_p3[7]),
        .I4(x_assign_100_reg_24188[5]),
        .I5(x_assign_105_reg_24226[7]),
        .O(\xor_ln117_109_reg_23606_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_204_reg_24672[0]_i_2 
       (.I0(x_assign_126_reg_24535[0]),
        .I1(x_assign_127_reg_24541[0]),
        .I2(x_assign_129_reg_24557[4]),
        .I3(x_assign_126_reg_24535[6]),
        .I4(\xor_ln117_204_reg_24672_reg[7]_1 [0]),
        .I5(\xor_ln117_204_reg_24672_reg[7]_0 [0]),
        .O(\x_assign_126_reg_24535_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_204_reg_24672[1]_i_2 
       (.I0(x_assign_126_reg_24535[1]),
        .I1(x_assign_127_reg_24541[1]),
        .I2(x_assign_129_reg_24557[5]),
        .I3(x_assign_126_reg_24535[7]),
        .I4(\xor_ln117_204_reg_24672_reg[7]_1 [1]),
        .I5(\xor_ln117_204_reg_24672_reg[7]_0 [1]),
        .O(\x_assign_126_reg_24535_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_204_reg_24672[2]_i_2 
       (.I0(\xor_ln117_204_reg_24672_reg[5] [0]),
        .I1(or_ln127_85_fu_15123_p3[0]),
        .I2(\xor_ln117_204_reg_24672_reg[7]_0 [2]),
        .I3(\xor_ln117_204_reg_24672_reg[7]_1 [2]),
        .I4(x_assign_126_reg_24535[2]),
        .I5(x_assign_127_reg_24541[2]),
        .O(\trunc_ln127_219_reg_24573_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_204_reg_24672[3]_i_2 
       (.I0(\xor_ln117_204_reg_24672_reg[5] [1]),
        .I1(or_ln127_85_fu_15123_p3[1]),
        .I2(\xor_ln117_204_reg_24672_reg[7]_0 [3]),
        .I3(\xor_ln117_204_reg_24672_reg[7]_1 [3]),
        .I4(x_assign_126_reg_24535[3]),
        .I5(x_assign_127_reg_24541[3]),
        .O(\trunc_ln127_219_reg_24573_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_204_reg_24672[4]_i_2 
       (.I0(\xor_ln117_204_reg_24672_reg[7]_1 [4]),
        .I1(\xor_ln117_204_reg_24672_reg[7]_0 [4]),
        .I2(x_assign_126_reg_24535[4]),
        .I3(or_ln127_84_fu_15117_p3[0]),
        .I4(or_ln127_85_fu_15123_p3[2]),
        .I5(\xor_ln117_204_reg_24672_reg[5] [2]),
        .O(\xor_ln117_140_reg_23977_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_204_reg_24672[5]_i_2 
       (.I0(\xor_ln117_204_reg_24672_reg[7]_1 [5]),
        .I1(\xor_ln117_204_reg_24672_reg[7]_0 [5]),
        .I2(x_assign_126_reg_24535[5]),
        .I3(or_ln127_84_fu_15117_p3[1]),
        .I4(or_ln127_85_fu_15123_p3[3]),
        .I5(\xor_ln117_204_reg_24672_reg[5] [3]),
        .O(\xor_ln117_140_reg_23977_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_204_reg_24672[6]_i_2 
       (.I0(x_assign_127_reg_24541[4]),
        .I1(x_assign_126_reg_24535[6]),
        .I2(\xor_ln117_204_reg_24672_reg[7]_0 [6]),
        .I3(\xor_ln117_204_reg_24672_reg[7]_1 [6]),
        .I4(x_assign_126_reg_24535[4]),
        .I5(or_ln127_85_fu_15123_p3[4]),
        .O(\x_assign_127_reg_24541_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_204_reg_24672[7]_i_2 
       (.I0(x_assign_127_reg_24541[5]),
        .I1(x_assign_126_reg_24535[7]),
        .I2(\xor_ln117_204_reg_24672_reg[7]_0 [7]),
        .I3(\xor_ln117_204_reg_24672_reg[7]_1 [7]),
        .I4(x_assign_126_reg_24535[5]),
        .I5(or_ln127_85_fu_15123_p3[5]),
        .O(\x_assign_127_reg_24541_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_206_reg_24682[0]_i_2 
       (.I0(x_assign_129_reg_24557[0]),
        .I1(\xor_ln117_206_reg_24682_reg[3] [0]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [0]),
        .I3(\xor_ln117_206_reg_24682_reg[7]_0 [0]),
        .I4(x_assign_129_reg_24557[4]),
        .I5(x_assign_126_reg_24535[6]),
        .O(\x_assign_129_reg_24557_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_206_reg_24682[1]_i_2 
       (.I0(\xor_ln117_206_reg_24682_reg[7]_0 [1]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [1]),
        .I2(x_assign_129_reg_24557[5]),
        .I3(x_assign_126_reg_24535[7]),
        .I4(\xor_ln117_206_reg_24682_reg[3] [1]),
        .I5(x_assign_129_reg_24557[1]),
        .O(\xor_ln117_142_reg_23987_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_206_reg_24682[2]_i_2 
       (.I0(\xor_ln117_204_reg_24672_reg[5] [0]),
        .I1(or_ln127_85_fu_15123_p3[0]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [2]),
        .I3(\xor_ln117_206_reg_24682_reg[7]_0 [2]),
        .I4(\xor_ln117_206_reg_24682_reg[3] [2]),
        .I5(x_assign_129_reg_24557[2]),
        .O(\trunc_ln127_219_reg_24573_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_206_reg_24682[3]_i_2 
       (.I0(\xor_ln117_204_reg_24672_reg[5] [1]),
        .I1(or_ln127_85_fu_15123_p3[1]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [3]),
        .I3(\xor_ln117_206_reg_24682_reg[7]_0 [3]),
        .I4(\xor_ln117_206_reg_24682_reg[3] [3]),
        .I5(x_assign_129_reg_24557[3]),
        .O(\trunc_ln127_219_reg_24573_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_206_reg_24682[4]_i_2 
       (.I0(or_ln127_83_fu_15111_p3[2]),
        .I1(or_ln127_85_fu_15123_p3[4]),
        .I2(or_ln127_85_fu_15123_p3[2]),
        .I3(\xor_ln117_204_reg_24672_reg[5] [2]),
        .I4(\xor_ln117_30_reg_22813_reg[7] [4]),
        .I5(\xor_ln117_206_reg_24682_reg[7]_0 [4]),
        .O(\trunc_ln127_210_reg_24525_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_206_reg_24682[5]_i_2 
       (.I0(or_ln127_83_fu_15111_p3[3]),
        .I1(or_ln127_85_fu_15123_p3[5]),
        .I2(or_ln127_85_fu_15123_p3[3]),
        .I3(\xor_ln117_204_reg_24672_reg[5] [3]),
        .I4(\xor_ln117_30_reg_22813_reg[7] [5]),
        .I5(\xor_ln117_206_reg_24682_reg[7]_0 [5]),
        .O(\trunc_ln127_210_reg_24525_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_206_reg_24682[6]_i_2 
       (.I0(\xor_ln117_206_reg_24682_reg[7]_0 [6]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [6]),
        .I2(x_assign_126_reg_24535[4]),
        .I3(or_ln127_85_fu_15123_p3[4]),
        .I4(or_ln127_83_fu_15111_p3[0]),
        .I5(x_assign_129_reg_24557[4]),
        .O(\xor_ln117_142_reg_23987_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_206_reg_24682[7]_i_2 
       (.I0(\xor_ln117_206_reg_24682_reg[7]_0 [7]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [7]),
        .I2(x_assign_126_reg_24535[5]),
        .I3(or_ln127_85_fu_15123_p3[5]),
        .I4(or_ln127_83_fu_15111_p3[1]),
        .I5(x_assign_129_reg_24557[5]),
        .O(\xor_ln117_142_reg_23987_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_220_reg_24860[0]_i_2 
       (.I0(x_assign_138_reg_24723[0]),
        .I1(x_assign_139_reg_24729[0]),
        .I2(x_assign_141_reg_24745[4]),
        .I3(or_ln127_94_fu_16261_p3[0]),
        .I4(\xor_ln117_220_reg_24860_reg[7] [0]),
        .I5(\xor_ln117_30_reg_22813_reg[7] [0]),
        .O(\x_assign_138_reg_24723_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_220_reg_24860[1]_i_2 
       (.I0(x_assign_138_reg_24723[1]),
        .I1(x_assign_139_reg_24729[1]),
        .I2(x_assign_141_reg_24745[5]),
        .I3(x_assign_138_reg_24723[4]),
        .I4(\xor_ln117_220_reg_24860_reg[7] [1]),
        .I5(\xor_ln117_30_reg_22813_reg[7] [1]),
        .O(\x_assign_138_reg_24723_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_220_reg_24860[2]_i_2 
       (.I0(or_ln127_93_fu_16255_p3[0]),
        .I1(or_ln127_94_fu_16261_p3[1]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [2]),
        .I3(\xor_ln117_220_reg_24860_reg[7] [2]),
        .I4(x_assign_138_reg_24723[2]),
        .I5(x_assign_139_reg_24729[2]),
        .O(\trunc_ln127_237_reg_24751_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_220_reg_24860[3]_i_2 
       (.I0(or_ln127_93_fu_16255_p3[1]),
        .I1(or_ln127_94_fu_16261_p3[2]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [3]),
        .I3(\xor_ln117_220_reg_24860_reg[7] [3]),
        .I4(x_assign_139_reg_24729[3]),
        .I5(x_assign_138_reg_24723[3]),
        .O(\trunc_ln127_237_reg_24751_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_220_reg_24860[4]_i_2 
       (.I0(\xor_ln117_220_reg_24860_reg[7] [4]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [4]),
        .I2(or_ln127_92_fu_16249_p3[1]),
        .I3(or_ln127_94_fu_16261_p3[5]),
        .I4(or_ln127_94_fu_16261_p3[3]),
        .I5(or_ln127_93_fu_16255_p3[2]),
        .O(\xor_ln117_156_reg_24166_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_220_reg_24860[5]_i_2 
       (.I0(\xor_ln117_220_reg_24860_reg[7] [5]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [5]),
        .I2(or_ln127_92_fu_16249_p3[2]),
        .I3(or_ln127_94_fu_16261_p3[6]),
        .I4(or_ln127_94_fu_16261_p3[4]),
        .I5(or_ln127_93_fu_16255_p3[3]),
        .O(\xor_ln117_156_reg_24166_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_220_reg_24860[6]_i_2 
       (.I0(or_ln127_94_fu_16261_p3[0]),
        .I1(or_ln127_92_fu_16249_p3[0]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [6]),
        .I3(\xor_ln117_220_reg_24860_reg[7] [6]),
        .I4(or_ln127_93_fu_16255_p3[4]),
        .I5(or_ln127_94_fu_16261_p3[5]),
        .O(\tmp_479_reg_24766_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_220_reg_24860[7]_i_2 
       (.I0(\xor_ln117_220_reg_24860_reg[7] [7]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [7]),
        .I2(x_assign_139_reg_24729[4]),
        .I3(x_assign_138_reg_24723[4]),
        .I4(or_ln127_93_fu_16255_p3[5]),
        .I5(or_ln127_94_fu_16261_p3[6]),
        .O(\xor_ln117_156_reg_24166_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_222_reg_24870[0]_i_2 
       (.I0(\xor_ln117_222_reg_24870_reg[7] [0]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [0]),
        .I2(x_assign_141_reg_24745[4]),
        .I3(or_ln127_94_fu_16261_p3[0]),
        .I4(x_assign_136_reg_24707[0]),
        .I5(x_assign_141_reg_24745[0]),
        .O(\xor_ln117_158_reg_24177_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_222_reg_24870[1]_i_2 
       (.I0(\xor_ln117_222_reg_24870_reg[7] [1]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [1]),
        .I2(x_assign_141_reg_24745[5]),
        .I3(x_assign_138_reg_24723[4]),
        .I4(x_assign_136_reg_24707[1]),
        .I5(x_assign_141_reg_24745[1]),
        .O(\xor_ln117_158_reg_24177_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_222_reg_24870[2]_i_2 
       (.I0(or_ln127_93_fu_16255_p3[0]),
        .I1(or_ln127_94_fu_16261_p3[1]),
        .I2(\xor_ln117_142_reg_23987_reg[7]_2 [2]),
        .I3(\xor_ln117_222_reg_24870_reg[7] [2]),
        .I4(x_assign_136_reg_24707[2]),
        .I5(x_assign_141_reg_24745[2]),
        .O(\trunc_ln127_237_reg_24751_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_222_reg_24870[3]_i_2 
       (.I0(or_ln127_93_fu_16255_p3[1]),
        .I1(or_ln127_94_fu_16261_p3[2]),
        .I2(\xor_ln117_142_reg_23987_reg[7]_2 [3]),
        .I3(\xor_ln117_222_reg_24870_reg[7] [3]),
        .I4(x_assign_136_reg_24707[3]),
        .I5(x_assign_141_reg_24745[3]),
        .O(\trunc_ln127_237_reg_24751_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_222_reg_24870[4]_i_2 
       (.I0(or_ln127_94_fu_16261_p3[3]),
        .I1(or_ln127_93_fu_16255_p3[2]),
        .I2(x_assign_136_reg_24707[4]),
        .I3(or_ln127_93_fu_16255_p3[4]),
        .I4(\xor_ln117_222_reg_24870_reg[7] [4]),
        .I5(\xor_ln117_142_reg_23987_reg[7]_2 [4]),
        .O(\trunc_ln127_239_reg_24761_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_222_reg_24870[5]_i_2 
       (.I0(or_ln127_94_fu_16261_p3[4]),
        .I1(or_ln127_93_fu_16255_p3[3]),
        .I2(or_ln127_91_fu_16243_p3),
        .I3(or_ln127_93_fu_16255_p3[5]),
        .I4(\xor_ln117_222_reg_24870_reg[7] [5]),
        .I5(\xor_ln117_142_reg_23987_reg[7]_2 [5]),
        .O(\trunc_ln127_239_reg_24761_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_222_reg_24870[6]_i_2 
       (.I0(\xor_ln117_222_reg_24870_reg[7] [6]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [6]),
        .I2(or_ln127_93_fu_16255_p3[4]),
        .I3(or_ln127_94_fu_16261_p3[5]),
        .I4(x_assign_136_reg_24707[5]),
        .I5(x_assign_141_reg_24745[4]),
        .O(\xor_ln117_158_reg_24177_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_222_reg_24870[7]_i_2 
       (.I0(\xor_ln117_222_reg_24870_reg[7] [7]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [7]),
        .I2(or_ln127_93_fu_16255_p3[5]),
        .I3(or_ln127_94_fu_16261_p3[6]),
        .I4(x_assign_136_reg_24707[6]),
        .I5(x_assign_141_reg_24745[5]),
        .O(\xor_ln117_158_reg_24177_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_236_reg_25048[0]_i_2 
       (.I0(x_assign_150_reg_24911[0]),
        .I1(x_assign_151_reg_24917[0]),
        .I2(x_assign_153_reg_24933[4]),
        .I3(x_assign_150_reg_24911[6]),
        .I4(\xor_ln117_236_reg_25048_reg[7] [0]),
        .I5(\xor_ln117_30_reg_22813_reg[7] [0]),
        .O(\x_assign_150_reg_24911_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_236_reg_25048[1]_i_2 
       (.I0(x_assign_150_reg_24911[1]),
        .I1(x_assign_151_reg_24917[1]),
        .I2(x_assign_153_reg_24933[5]),
        .I3(x_assign_150_reg_24911[7]),
        .I4(\xor_ln117_236_reg_25048_reg[7] [1]),
        .I5(\xor_ln117_30_reg_22813_reg[7] [1]),
        .O(\x_assign_150_reg_24911_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_236_reg_25048[2]_i_2 
       (.I0(x_assign_151_reg_24917[2]),
        .I1(x_assign_150_reg_24911[2]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [2]),
        .I3(\xor_ln117_236_reg_25048_reg[7] [2]),
        .I4(or_ln127_101_fu_17387_p3[0]),
        .I5(\xor_ln117_236_reg_25048_reg[5] [0]),
        .O(\x_assign_151_reg_24917_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_236_reg_25048[3]_i_2 
       (.I0(x_assign_151_reg_24917[3]),
        .I1(x_assign_150_reg_24911[3]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [3]),
        .I3(\xor_ln117_236_reg_25048_reg[7] [3]),
        .I4(or_ln127_101_fu_17387_p3[1]),
        .I5(\xor_ln117_236_reg_25048_reg[5] [1]),
        .O(\x_assign_151_reg_24917_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_236_reg_25048[4]_i_2 
       (.I0(or_ln127_100_fu_17381_p3[0]),
        .I1(x_assign_150_reg_24911[4]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [4]),
        .I3(\xor_ln117_236_reg_25048_reg[7] [4]),
        .I4(or_ln127_101_fu_17387_p3[2]),
        .I5(\xor_ln117_236_reg_25048_reg[5] [2]),
        .O(\trunc_ln127_254_reg_24923_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_236_reg_25048[5]_i_2 
       (.I0(or_ln127_100_fu_17381_p3[1]),
        .I1(x_assign_150_reg_24911[5]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [5]),
        .I3(\xor_ln117_236_reg_25048_reg[7] [5]),
        .I4(or_ln127_101_fu_17387_p3[3]),
        .I5(\xor_ln117_236_reg_25048_reg[5] [3]),
        .O(\trunc_ln127_254_reg_24923_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_236_reg_25048[6]_i_1 
       (.I0(\xor_ln117_172_reg_24309_reg[6] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [6]),
        .I2(or_ln127_111_fu_17551_p3[7]),
        .I3(or_ln127_113_fu_17563_p3[6]),
        .I4(or_ln127_111_fu_17551_p3[6]),
        .I5(or_ln127_112_fu_17557_p3[5]),
        .O(\reg_1896_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_236_reg_25048[6]_i_2 
       (.I0(\xor_ln117_236_reg_25048_reg[7] [6]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [6]),
        .I2(x_assign_150_reg_24911[6]),
        .I3(x_assign_151_reg_24917[4]),
        .I4(x_assign_150_reg_24911[4]),
        .I5(or_ln127_101_fu_17387_p3[4]),
        .O(\xor_ln117_172_reg_24309_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_236_reg_25048[7]_i_2 
       (.I0(\xor_ln117_236_reg_25048_reg[7] [7]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [7]),
        .I2(x_assign_150_reg_24911[7]),
        .I3(x_assign_151_reg_24917[5]),
        .I4(x_assign_150_reg_24911[5]),
        .I5(or_ln127_101_fu_17387_p3[5]),
        .O(\xor_ln117_172_reg_24309_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_238_reg_25058[0]_i_1 
       (.I0(\x_assign_153_reg_24933_reg[0] ),
        .I1(q0_reg_i_115_0[0]),
        .I2(x_assign_168_reg_24959[4]),
        .I3(x_assign_171_reg_24997[3]),
        .I4(or_ln127_113_fu_17563_p3[0]),
        .I5(or_ln127_111_fu_17551_p3[1]),
        .O(\reg_1906_reg[1] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_238_reg_25058[0]_i_2 
       (.I0(x_assign_153_reg_24933[0]),
        .I1(\xor_ln117_238_reg_25058_reg[3] [0]),
        .I2(\xor_ln117_142_reg_23987_reg[7]_2 [0]),
        .I3(\xor_ln117_238_reg_25058_reg[7] [0]),
        .I4(x_assign_153_reg_24933[4]),
        .I5(x_assign_150_reg_24911[6]),
        .O(\x_assign_153_reg_24933_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_238_reg_25058[1]_i_1 
       (.I0(\x_assign_150_reg_24911_reg[7] ),
        .I1(q0_reg_i_115_0[1]),
        .I2(or_ln127_113_fu_17563_p3[0]),
        .I3(x_assign_168_reg_24959[0]),
        .I4(x_assign_171_reg_24997[0]),
        .I5(q0_reg_i_224_0[0]),
        .O(\reg_1906_reg[1] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_238_reg_25058[1]_i_2 
       (.I0(x_assign_150_reg_24911[7]),
        .I1(x_assign_153_reg_24933[5]),
        .I2(\xor_ln117_238_reg_25058_reg[3] [1]),
        .I3(x_assign_153_reg_24933[1]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_2 [1]),
        .I5(\xor_ln117_238_reg_25058_reg[7] [1]),
        .O(\x_assign_150_reg_24911_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_238_reg_25058[2]_i_2 
       (.I0(\xor_ln117_238_reg_25058_reg[7] [2]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [2]),
        .I2(or_ln127_101_fu_17387_p3[0]),
        .I3(\xor_ln117_236_reg_25048_reg[5] [0]),
        .I4(\xor_ln117_238_reg_25058_reg[3] [2]),
        .I5(x_assign_153_reg_24933[2]),
        .O(\xor_ln117_174_reg_24321_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_238_reg_25058[3]_i_2 
       (.I0(x_assign_153_reg_24933[3]),
        .I1(\xor_ln117_238_reg_25058_reg[3] [3]),
        .I2(or_ln127_101_fu_17387_p3[1]),
        .I3(\xor_ln117_236_reg_25048_reg[5] [1]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_2 [3]),
        .I5(\xor_ln117_238_reg_25058_reg[7] [3]),
        .O(\x_assign_153_reg_24933_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_238_reg_25058[4]_i_2 
       (.I0(or_ln127_99_fu_17375_p3[2]),
        .I1(or_ln127_101_fu_17387_p3[4]),
        .I2(or_ln127_101_fu_17387_p3[2]),
        .I3(\xor_ln117_236_reg_25048_reg[5] [2]),
        .I4(\xor_ln117_142_reg_23987_reg[7]_2 [4]),
        .I5(\xor_ln117_238_reg_25058_reg[7] [4]),
        .O(\trunc_ln127_250_reg_24901_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_238_reg_25058[5]_i_2 
       (.I0(\xor_ln117_238_reg_25058_reg[7] [5]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [5]),
        .I2(or_ln127_101_fu_17387_p3[3]),
        .I3(\xor_ln117_236_reg_25048_reg[5] [3]),
        .I4(or_ln127_101_fu_17387_p3[5]),
        .I5(or_ln127_99_fu_17375_p3[3]),
        .O(\xor_ln117_174_reg_24321_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_238_reg_25058[6]_i_2 
       (.I0(\xor_ln117_238_reg_25058_reg[7] [6]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [6]),
        .I2(x_assign_150_reg_24911[4]),
        .I3(or_ln127_101_fu_17387_p3[4]),
        .I4(or_ln127_99_fu_17375_p3[0]),
        .I5(x_assign_153_reg_24933[4]),
        .O(\xor_ln117_174_reg_24321_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_238_reg_25058[7]_i_2 
       (.I0(\xor_ln117_238_reg_25058_reg[7] [7]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [7]),
        .I2(x_assign_150_reg_24911[5]),
        .I3(or_ln127_101_fu_17387_p3[5]),
        .I4(or_ln127_99_fu_17375_p3[1]),
        .I5(x_assign_153_reg_24933[5]),
        .O(\xor_ln117_174_reg_24321_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_252_reg_25236[0]_i_2 
       (.I0(x_assign_162_reg_25099[0]),
        .I1(x_assign_163_reg_25105[0]),
        .I2(x_assign_165_reg_25121[4]),
        .I3(or_ln127_110_fu_18525_p3[0]),
        .I4(\xor_ln117_252_reg_25236_reg[7] [0]),
        .I5(\xor_ln117_30_reg_22813_reg[7] [0]),
        .O(\x_assign_162_reg_25099_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_252_reg_25236[1]_i_1 
       (.I0(\x_assign_162_reg_25099_reg[1] ),
        .I1(x_assign_183_reg_25185[0]),
        .I2(x_assign_181_reg_25153[1]),
        .I3(x_assign_181_reg_25153[0]),
        .I4(x_assign_182_reg_25169[0]),
        .I5(\xor_ln117_270_reg_25434_reg[7] [1]),
        .O(\reg_1890_reg[4] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_252_reg_25236[1]_i_2 
       (.I0(x_assign_162_reg_25099[1]),
        .I1(x_assign_163_reg_25105[1]),
        .I2(x_assign_165_reg_25121[5]),
        .I3(x_assign_162_reg_25099[4]),
        .I4(\xor_ln117_252_reg_25236_reg[7] [1]),
        .I5(\xor_ln117_30_reg_22813_reg[7] [1]),
        .O(\x_assign_162_reg_25099_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_252_reg_25236[2]_i_2 
       (.I0(x_assign_163_reg_25105[2]),
        .I1(x_assign_162_reg_25099[2]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [2]),
        .I3(\xor_ln117_252_reg_25236_reg[7] [2]),
        .I4(or_ln127_109_fu_18519_p3[0]),
        .I5(or_ln127_110_fu_18525_p3[1]),
        .O(\x_assign_163_reg_25105_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_252_reg_25236[3]_i_1 
       (.I0(\x_assign_163_reg_25105_reg[3] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [3]),
        .I2(x_assign_183_reg_25185[2]),
        .I3(x_assign_181_reg_25153[3]),
        .I4(or_ln127_120_fu_18689_p3[1]),
        .I5(or_ln127_119_fu_18683_p3[1]),
        .O(\reg_1890_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_252_reg_25236[3]_i_2 
       (.I0(x_assign_163_reg_25105[3]),
        .I1(x_assign_162_reg_25099[3]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [3]),
        .I3(\xor_ln117_252_reg_25236_reg[7] [3]),
        .I4(or_ln127_109_fu_18519_p3[1]),
        .I5(or_ln127_110_fu_18525_p3[2]),
        .O(\x_assign_163_reg_25105_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_252_reg_25236[4]_i_1 
       (.I0(\trunc_ln127_279_reg_25137_reg[5] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [4]),
        .I2(x_assign_181_reg_25153[4]),
        .I3(or_ln127_121_fu_18695_p3[4]),
        .I4(or_ln127_119_fu_18683_p3[2]),
        .I5(or_ln127_120_fu_18689_p3[2]),
        .O(\reg_1890_reg[4] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_252_reg_25236[4]_i_2 
       (.I0(or_ln127_110_fu_18525_p3[5]),
        .I1(or_ln127_108_fu_18513_p3[1]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [4]),
        .I3(\xor_ln117_252_reg_25236_reg[7] [4]),
        .I4(or_ln127_109_fu_18519_p3[2]),
        .I5(or_ln127_110_fu_18525_p3[3]),
        .O(\trunc_ln127_279_reg_25137_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_252_reg_25236[5]_i_2 
       (.I0(\xor_ln117_252_reg_25236_reg[7] [5]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [5]),
        .I2(or_ln127_108_fu_18513_p3[2]),
        .I3(or_ln127_110_fu_18525_p3[6]),
        .I4(or_ln127_109_fu_18519_p3[3]),
        .I5(or_ln127_110_fu_18525_p3[4]),
        .O(\xor_ln117_188_reg_24457_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_252_reg_25236[6]_i_2 
       (.I0(\xor_ln117_252_reg_25236_reg[7] [6]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [6]),
        .I2(or_ln127_108_fu_18513_p3[0]),
        .I3(or_ln127_110_fu_18525_p3[0]),
        .I4(or_ln127_109_fu_18519_p3[4]),
        .I5(or_ln127_110_fu_18525_p3[5]),
        .O(\xor_ln117_188_reg_24457_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_252_reg_25236[7]_i_2 
       (.I0(\xor_ln117_252_reg_25236_reg[7] [7]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [7]),
        .I2(x_assign_163_reg_25105[4]),
        .I3(x_assign_162_reg_25099[4]),
        .I4(or_ln127_109_fu_18519_p3[5]),
        .I5(or_ln127_110_fu_18525_p3[6]),
        .O(\xor_ln117_188_reg_24457_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_254_reg_25246[0]_i_2 
       (.I0(q0_reg_13[0]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [0]),
        .I2(x_assign_165_reg_25121[4]),
        .I3(or_ln127_110_fu_18525_p3[0]),
        .I4(x_assign_160_reg_25083[0]),
        .I5(x_assign_165_reg_25121[0]),
        .O(\xor_ln117_190_reg_24463_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_254_reg_25246[1]_i_1 
       (.I0(\x_assign_162_reg_25099_reg[7] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [1]),
        .I2(or_ln127_121_fu_18695_p3[0]),
        .I3(or_ln127_122_fu_18701_p3[0]),
        .I4(x_assign_181_reg_25153[1]),
        .I5(x_assign_183_reg_25185[0]),
        .O(\reg_1896_reg[3] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_254_reg_25246[1]_i_2 
       (.I0(x_assign_162_reg_25099[4]),
        .I1(x_assign_165_reg_25121[5]),
        .I2(\xor_ln117_142_reg_23987_reg[7]_2 [1]),
        .I3(q0_reg_13[1]),
        .I4(x_assign_160_reg_25083[1]),
        .I5(x_assign_165_reg_25121[1]),
        .O(\x_assign_162_reg_25099_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_254_reg_25246[2]_i_2 
       (.I0(or_ln127_110_fu_18525_p3[1]),
        .I1(or_ln127_109_fu_18519_p3[0]),
        .I2(\xor_ln117_142_reg_23987_reg[7]_2 [2]),
        .I3(q0_reg_13[2]),
        .I4(x_assign_160_reg_25083[2]),
        .I5(x_assign_165_reg_25121[2]),
        .O(\trunc_ln127_279_reg_25137_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_254_reg_25246[3]_i_1 
       (.I0(\trunc_ln127_279_reg_25137_reg[2] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [3]),
        .I2(or_ln127_122_fu_18701_p3[2]),
        .I3(or_ln127_121_fu_18695_p3[2]),
        .I4(x_assign_181_reg_25153[3]),
        .I5(x_assign_183_reg_25185[2]),
        .O(\reg_1896_reg[3] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_254_reg_25246[3]_i_2 
       (.I0(or_ln127_110_fu_18525_p3[2]),
        .I1(or_ln127_109_fu_18519_p3[1]),
        .I2(\xor_ln117_142_reg_23987_reg[7]_2 [3]),
        .I3(q0_reg_13[3]),
        .I4(x_assign_160_reg_25083[3]),
        .I5(x_assign_165_reg_25121[3]),
        .O(\trunc_ln127_279_reg_25137_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_254_reg_25246[4]_i_2 
       (.I0(or_ln127_109_fu_18519_p3[2]),
        .I1(or_ln127_110_fu_18525_p3[3]),
        .I2(x_assign_160_reg_25083[4]),
        .I3(or_ln127_109_fu_18519_p3[4]),
        .I4(q0_reg_13[4]),
        .I5(\xor_ln117_142_reg_23987_reg[7]_2 [4]),
        .O(\trunc_ln127_277_reg_25127_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_254_reg_25246[5]_i_2 
       (.I0(or_ln127_109_fu_18519_p3[3]),
        .I1(or_ln127_110_fu_18525_p3[4]),
        .I2(or_ln127_107_fu_18507_p3),
        .I3(or_ln127_109_fu_18519_p3[5]),
        .I4(q0_reg_13[5]),
        .I5(\xor_ln117_142_reg_23987_reg[7]_2 [5]),
        .O(\trunc_ln127_277_reg_25127_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_254_reg_25246[6]_i_2 
       (.I0(q0_reg_13[6]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [6]),
        .I2(or_ln127_109_fu_18519_p3[4]),
        .I3(or_ln127_110_fu_18525_p3[5]),
        .I4(x_assign_160_reg_25083[5]),
        .I5(x_assign_165_reg_25121[4]),
        .O(\xor_ln117_190_reg_24463_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_254_reg_25246[7]_i_2 
       (.I0(q0_reg_13[7]),
        .I1(\xor_ln117_142_reg_23987_reg[7]_2 [7]),
        .I2(or_ln127_109_fu_18519_p3[5]),
        .I3(or_ln127_110_fu_18525_p3[6]),
        .I4(x_assign_160_reg_25083[6]),
        .I5(x_assign_165_reg_25121[5]),
        .O(\xor_ln117_190_reg_24463_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_268_reg_25424[0]_i_1 
       (.I0(\x_assign_174_reg_25287_reg[0] ),
        .I1(\xor_ln117_268_reg_25424_reg[7] [0]),
        .I2(or_ln127_127_fu_19815_p3[1]),
        .I3(or_ln127_129_fu_19827_p3[0]),
        .I4(or_ln127_127_fu_19815_p3[0]),
        .I5(x_assign_194_reg_25362),
        .O(\reg_1883_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_268_reg_25424[2]_i_1 
       (.I0(\x_assign_175_reg_25293_reg[2] ),
        .I1(\xor_ln117_268_reg_25424_reg[7] [2]),
        .I2(x_assign_195_reg_25378[1]),
        .I3(\xor_ln117_270_reg_25434_reg[3] [1]),
        .I4(or_ln127_127_fu_19815_p3[2]),
        .I5(or_ln127_128_fu_19821_p3[1]),
        .O(\reg_1883_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_268_reg_25424[3]_i_1 
       (.I0(\x_assign_175_reg_25293_reg[3] ),
        .I1(\xor_ln117_268_reg_25424_reg[7] [3]),
        .I2(x_assign_195_reg_25378[2]),
        .I3(\xor_ln117_270_reg_25434_reg[3] [2]),
        .I4(or_ln127_127_fu_19815_p3[3]),
        .I5(or_ln127_128_fu_19821_p3[2]),
        .O(\reg_1883_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_268_reg_25424[6]_i_1 
       (.I0(\xor_ln117_204_reg_24672_reg[6] ),
        .I1(\xor_ln117_268_reg_25424_reg[7] [6]),
        .I2(or_ln127_127_fu_19815_p3[7]),
        .I3(or_ln127_129_fu_19827_p3[6]),
        .I4(or_ln127_127_fu_19815_p3[6]),
        .I5(or_ln127_128_fu_19821_p3[5]),
        .O(\reg_1883_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_268_reg_25424[7]_i_1 
       (.I0(\xor_ln117_204_reg_24672_reg[7] ),
        .I1(\xor_ln117_268_reg_25424_reg[7] [7]),
        .I2(x_assign_195_reg_25378[3]),
        .I3(or_ln127_127_fu_19815_p3[0]),
        .I4(or_ln127_127_fu_19815_p3[7]),
        .I5(or_ln127_128_fu_19821_p3[6]),
        .O(\reg_1883_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_270_reg_25434[0]_i_1 
       (.I0(\x_assign_174_reg_25287_reg[6] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [0]),
        .I2(x_assign_192_reg_25340[4]),
        .I3(x_assign_195_reg_25378[3]),
        .I4(or_ln127_129_fu_19827_p3[0]),
        .I5(or_ln127_127_fu_19815_p3[1]),
        .O(\reg_1890_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_270_reg_25434[1]_i_1 
       (.I0(\x_assign_174_reg_25287_reg[7] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [1]),
        .I2(or_ln127_129_fu_19827_p3[0]),
        .I3(x_assign_192_reg_25340[0]),
        .I4(\xor_ln117_270_reg_25434_reg[3] [0]),
        .I5(x_assign_195_reg_25378[0]),
        .O(\reg_1890_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_270_reg_25434[3]_i_1 
       (.I0(\trunc_ln127_299_reg_25325_reg[2] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [3]),
        .I2(q0_reg_i_40_0[1]),
        .I3(or_ln127_129_fu_19827_p3[2]),
        .I4(\xor_ln117_270_reg_25434_reg[3] [2]),
        .I5(x_assign_195_reg_25378[2]),
        .O(\reg_1890_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_270_reg_25434[5]_i_1 
       (.I0(\xor_ln117_206_reg_24682_reg[5] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [5]),
        .I2(or_ln127_129_fu_19827_p3[4]),
        .I3(x_assign_192_reg_25340[1]),
        .I4(or_ln127_129_fu_19827_p3[5]),
        .I5(or_ln127_127_fu_19815_p3[6]),
        .O(\reg_1890_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_270_reg_25434[7]_i_1 
       (.I0(\xor_ln117_206_reg_24682_reg[7] ),
        .I1(\xor_ln117_270_reg_25434_reg[7] [7]),
        .I2(or_ln127_129_fu_19827_p3[6]),
        .I3(x_assign_192_reg_25340[3]),
        .I4(or_ln127_127_fu_19815_p3[0]),
        .I5(x_assign_195_reg_25378[3]),
        .O(\reg_1890_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_277_reg_25696[0]_i_1 
       (.I0(x_assign_199_reg_25649[4]),
        .I1(or_ln127_131_fu_21579_p3[0]),
        .I2(\xor_ln117_277_reg_25696_reg[7] [0]),
        .I3(\xor_ln117_277_reg_25696_reg[7]_0 [0]),
        .I4(x_assign_201_reg_25665[0]),
        .I5(q0_reg_i_44_0[0]),
        .O(\xor_ln117_237_reg_25053_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_277_reg_25696[1]_i_1 
       (.I0(x_assign_199_reg_25649[5]),
        .I1(or_ln127_131_fu_21579_p3[1]),
        .I2(\xor_ln117_277_reg_25696_reg[7] [1]),
        .I3(\xor_ln117_277_reg_25696_reg[7]_0 [1]),
        .I4(x_assign_201_reg_25665[1]),
        .I5(q0_reg_i_44_0[1]),
        .O(\xor_ln117_237_reg_25053_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_277_reg_25696[2]_i_1 
       (.I0(q0_reg_i_44_0[2]),
        .I1(x_assign_201_reg_25665[2]),
        .I2(\xor_ln117_277_reg_25696_reg[7] [2]),
        .I3(\xor_ln117_277_reg_25696_reg[7]_0 [2]),
        .I4(or_ln127_132_fu_21585_p3[0]),
        .I5(or_ln127_131_fu_21579_p3[2]),
        .O(\xor_ln117_237_reg_25053_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_277_reg_25696[4]_i_1 
       (.I0(or_ln127_132_fu_21585_p3[2]),
        .I1(or_ln127_131_fu_21579_p3[4]),
        .I2(or_ln127_133_fu_21591_p3[0]),
        .I3(or_ln127_131_fu_21579_p3[6]),
        .I4(\xor_ln117_277_reg_25696_reg[7]_0 [4]),
        .I5(\xor_ln117_277_reg_25696_reg[7] [4]),
        .O(\xor_ln117_237_reg_25053_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_277_reg_25696[5]_i_1 
       (.I0(or_ln127_132_fu_21585_p3[3]),
        .I1(or_ln127_131_fu_21579_p3[5]),
        .I2(or_ln127_133_fu_21591_p3[1]),
        .I3(or_ln127_131_fu_21579_p3[7]),
        .I4(\xor_ln117_277_reg_25696_reg[7]_0 [5]),
        .I5(\xor_ln117_277_reg_25696_reg[7] [5]),
        .O(\xor_ln117_237_reg_25053_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_277_reg_25696[6]_i_1 
       (.I0(\xor_ln117_277_reg_25696_reg[7]_0 [6]),
        .I1(\xor_ln117_277_reg_25696_reg[7] [6]),
        .I2(or_ln127_131_fu_21579_p3[6]),
        .I3(or_ln127_132_fu_21585_p3[4]),
        .I4(or_ln127_131_fu_21579_p3[0]),
        .I5(x_assign_201_reg_25665[4]),
        .O(\xor_ln117_237_reg_25053_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_277_reg_25696[7]_i_1 
       (.I0(\xor_ln117_277_reg_25696_reg[7]_0 [7]),
        .I1(\xor_ln117_277_reg_25696_reg[7] [7]),
        .I2(or_ln127_131_fu_21579_p3[7]),
        .I3(or_ln127_132_fu_21585_p3[5]),
        .I4(or_ln127_131_fu_21579_p3[1]),
        .I5(x_assign_201_reg_25665[5]),
        .O(\xor_ln117_237_reg_25053_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_28_reg_22801[0]_i_1 
       (.I0(\xor_ln117_28_reg_22801_reg[7]_0 [0]),
        .I1(\xor_ln117_28_reg_22801_reg[7] [0]),
        .I2(x_assign_13_reg_22764[7]),
        .I3(q3_reg_1[4]),
        .I4(q3_reg_1[5]),
        .I5(or_ln127_10_fu_3386_p3[1]),
        .O(\pt_load_8_reg_22487_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_28_reg_22801[1]_i_1 
       (.I0(\xor_ln117_28_reg_22801_reg[7]_0 [1]),
        .I1(\xor_ln117_28_reg_22801_reg[7] [1]),
        .I2(q3_reg_1[5]),
        .I3(x_assign_13_reg_22764[0]),
        .I4(q3_reg_1[0]),
        .I5(\xor_ln117_30_reg_22813_reg[3] [0]),
        .O(\pt_load_8_reg_22487_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_28_reg_22801[2]_i_1 
       (.I0(q3_reg_11),
        .I1(\xor_ln117_30_reg_22813_reg[3] [1]),
        .I2(\xor_ln117_28_reg_22801_reg[7] [2]),
        .I3(\xor_ln117_28_reg_22801_reg[7]_0 [2]),
        .I4(\xor_ln117_29_reg_22807_reg[4] [0]),
        .I5(q3_reg_12),
        .O(\pt_load_8_reg_22487_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_28_reg_22801[3]_i_1 
       (.I0(q3_reg_9),
        .I1(\xor_ln117_29_reg_22807_reg[4] [1]),
        .I2(\xor_ln117_28_reg_22801_reg[7] [3]),
        .I3(\xor_ln117_28_reg_22801_reg[7]_0 [3]),
        .I4(\xor_ln117_30_reg_22813_reg[3] [2]),
        .I5(q3_reg_6),
        .O(\pt_load_8_reg_22487_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_28_reg_22801[4]_i_1 
       (.I0(q3_reg_18),
        .I1(\xor_ln117_29_reg_22807_reg[4] [2]),
        .I2(\xor_ln117_28_reg_22801_reg[7] [4]),
        .I3(\xor_ln117_28_reg_22801_reg[7]_0 [4]),
        .I4(or_ln127_10_fu_3386_p3[5]),
        .I5(q3_reg_8),
        .O(\pt_load_8_reg_22487_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln117_28_reg_22801[4]_i_2 
       (.I0(q3_reg_1[4]),
        .I1(clefia_s1_q4[2]),
        .I2(q3_reg_1[5]),
        .O(q3_reg_18));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_28_reg_22801[5]_i_1 
       (.I0(q3_reg_8),
        .I1(x_assign_13_reg_22764[4]),
        .I2(\xor_ln117_28_reg_22801_reg[7] [5]),
        .I3(\xor_ln117_28_reg_22801_reg[7]_0 [5]),
        .I4(or_ln127_10_fu_3386_p3[6]),
        .I5(q3_reg_1[2]),
        .O(\pt_load_8_reg_22487_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_28_reg_22801[6]_i_1 
       (.I0(x_assign_13_reg_22764[5]),
        .I1(q3_reg_1[2]),
        .I2(or_ln127_10_fu_3386_p3[7]),
        .I3(q3_reg_1[3]),
        .I4(\xor_ln117_28_reg_22801_reg[7]_0 [6]),
        .I5(\xor_ln117_28_reg_22801_reg[7] [6]),
        .O(\pt_load_8_reg_22487_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_28_reg_22801[7]_i_1 
       (.I0(\xor_ln117_28_reg_22801_reg[7]_0 [7]),
        .I1(\xor_ln117_28_reg_22801_reg[7] [7]),
        .I2(x_assign_13_reg_22764[6]),
        .I3(q3_reg_1[3]),
        .I4(q3_reg_1[4]),
        .I5(or_ln127_10_fu_3386_p3[0]),
        .O(\pt_load_8_reg_22487_reg[7] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_295_reg_25607[0]_i_2 
       (.I0(x_assign_187_reg_25481[0]),
        .I1(x_assign_186_reg_25475[0]),
        .I2(x_assign_184_reg_25459[4]),
        .I3(x_assign_187_reg_25481[4]),
        .I4(\xor_ln117_295_reg_25607_reg[7] [0]),
        .I5(\xor_ln117_157_reg_24171_reg[7]_0 [0]),
        .O(\x_assign_187_reg_25481_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_295_reg_25607[1]_i_2 
       (.I0(x_assign_187_reg_25481[1]),
        .I1(x_assign_186_reg_25475[1]),
        .I2(x_assign_184_reg_25459[5]),
        .I3(x_assign_187_reg_25481[5]),
        .I4(\xor_ln117_295_reg_25607_reg[7] [1]),
        .I5(\xor_ln117_157_reg_24171_reg[7]_0 [1]),
        .O(\x_assign_187_reg_25481_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_295_reg_25607[2]_i_2 
       (.I0(x_assign_186_reg_25475[2]),
        .I1(x_assign_187_reg_25481[2]),
        .I2(\xor_ln117_157_reg_24171_reg[7]_0 [2]),
        .I3(\xor_ln117_295_reg_25607_reg[7] [2]),
        .I4(or_ln127_123_fu_20771_p3[0]),
        .I5(or_ln127_124_fu_20777_p3[0]),
        .O(\x_assign_186_reg_25475_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_295_reg_25607[3]_i_2 
       (.I0(x_assign_186_reg_25475[3]),
        .I1(x_assign_187_reg_25481[3]),
        .I2(\xor_ln117_157_reg_24171_reg[7]_0 [3]),
        .I3(\xor_ln117_295_reg_25607_reg[7] [3]),
        .I4(or_ln127_123_fu_20771_p3[1]),
        .I5(or_ln127_124_fu_20777_p3[1]),
        .O(\x_assign_186_reg_25475_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_295_reg_25607[4]_i_2 
       (.I0(\xor_ln117_295_reg_25607_reg[7] [4]),
        .I1(\xor_ln117_157_reg_24171_reg[7]_0 [4]),
        .I2(or_ln127_126_fu_20789_p3[0]),
        .I3(or_ln127_124_fu_20777_p3[4]),
        .I4(or_ln127_123_fu_20771_p3[2]),
        .I5(or_ln127_124_fu_20777_p3[2]),
        .O(\xor_ln117_219_reg_24855_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_295_reg_25607[5]_i_2 
       (.I0(\xor_ln117_295_reg_25607_reg[7] [5]),
        .I1(\xor_ln117_157_reg_24171_reg[7]_0 [5]),
        .I2(or_ln127_126_fu_20789_p3[1]),
        .I3(or_ln127_124_fu_20777_p3[5]),
        .I4(or_ln127_123_fu_20771_p3[3]),
        .I5(or_ln127_124_fu_20777_p3[3]),
        .O(\xor_ln117_219_reg_24855_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_295_reg_25607[6]_i_2 
       (.I0(x_assign_187_reg_25481[4]),
        .I1(x_assign_186_reg_25475[4]),
        .I2(\xor_ln117_157_reg_24171_reg[7]_0 [6]),
        .I3(\xor_ln117_295_reg_25607_reg[7] [6]),
        .I4(or_ln127_123_fu_20771_p3[4]),
        .I5(or_ln127_124_fu_20777_p3[4]),
        .O(\x_assign_187_reg_25481_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_295_reg_25607[7]_i_2 
       (.I0(x_assign_187_reg_25481[5]),
        .I1(x_assign_186_reg_25475[5]),
        .I2(\xor_ln117_157_reg_24171_reg[7]_0 [7]),
        .I3(\xor_ln117_295_reg_25607_reg[7] [7]),
        .I4(or_ln127_123_fu_20771_p3[5]),
        .I5(or_ln127_124_fu_20777_p3[5]),
        .O(\x_assign_187_reg_25481_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_297_reg_25617[0]_i_2 
       (.I0(\xor_ln117_297_reg_25617_reg[7] [0]),
        .I1(\xor_ln117_156_reg_24166_reg[7]_0 [0]),
        .I2(x_assign_184_reg_25459[4]),
        .I3(x_assign_187_reg_25481[4]),
        .I4(x_assign_184_reg_25459[0]),
        .I5(x_assign_189_reg_25497[0]),
        .O(\xor_ln117_221_reg_24865_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_297_reg_25617[1]_i_2 
       (.I0(\xor_ln117_297_reg_25617_reg[7] [1]),
        .I1(\xor_ln117_156_reg_24166_reg[7]_0 [1]),
        .I2(x_assign_184_reg_25459[5]),
        .I3(x_assign_187_reg_25481[5]),
        .I4(x_assign_184_reg_25459[1]),
        .I5(x_assign_189_reg_25497[1]),
        .O(\xor_ln117_221_reg_24865_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_297_reg_25617[2]_i_2 
       (.I0(or_ln127_124_fu_20777_p3[0]),
        .I1(or_ln127_123_fu_20771_p3[0]),
        .I2(\xor_ln117_156_reg_24166_reg[7]_0 [2]),
        .I3(\xor_ln117_297_reg_25617_reg[7] [2]),
        .I4(x_assign_184_reg_25459[2]),
        .I5(x_assign_189_reg_25497[2]),
        .O(\trunc_ln127_314_reg_25487_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_297_reg_25617[3]_i_2 
       (.I0(or_ln127_124_fu_20777_p3[1]),
        .I1(or_ln127_123_fu_20771_p3[1]),
        .I2(\xor_ln117_156_reg_24166_reg[7]_0 [3]),
        .I3(\xor_ln117_297_reg_25617_reg[7] [3]),
        .I4(x_assign_184_reg_25459[3]),
        .I5(x_assign_189_reg_25497[3]),
        .O(\trunc_ln127_314_reg_25487_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_297_reg_25617[4]_i_2 
       (.I0(or_ln127_123_fu_20771_p3[2]),
        .I1(or_ln127_124_fu_20777_p3[2]),
        .I2(or_ln127_125_fu_20783_p3[0]),
        .I3(or_ln127_123_fu_20771_p3[4]),
        .I4(\xor_ln117_297_reg_25617_reg[7] [4]),
        .I5(\xor_ln117_156_reg_24166_reg[7]_0 [4]),
        .O(\trunc_ln127_310_reg_25465_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_297_reg_25617[5]_i_2 
       (.I0(or_ln127_123_fu_20771_p3[3]),
        .I1(or_ln127_124_fu_20777_p3[3]),
        .I2(or_ln127_125_fu_20783_p3[1]),
        .I3(or_ln127_123_fu_20771_p3[5]),
        .I4(\xor_ln117_297_reg_25617_reg[7] [5]),
        .I5(\xor_ln117_156_reg_24166_reg[7]_0 [5]),
        .O(\trunc_ln127_310_reg_25465_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_297_reg_25617[6]_i_2 
       (.I0(\xor_ln117_297_reg_25617_reg[7] [6]),
        .I1(\xor_ln117_156_reg_24166_reg[7]_0 [6]),
        .I2(or_ln127_123_fu_20771_p3[4]),
        .I3(or_ln127_124_fu_20777_p3[4]),
        .I4(x_assign_184_reg_25459[4]),
        .I5(x_assign_189_reg_25497[4]),
        .O(\xor_ln117_221_reg_24865_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_297_reg_25617[7]_i_2 
       (.I0(\xor_ln117_297_reg_25617_reg[7] [7]),
        .I1(\xor_ln117_156_reg_24166_reg[7]_0 [7]),
        .I2(or_ln127_123_fu_20771_p3[5]),
        .I3(or_ln127_124_fu_20777_p3[5]),
        .I4(x_assign_184_reg_25459[5]),
        .I5(x_assign_189_reg_25497[5]),
        .O(\xor_ln117_221_reg_24865_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_29_reg_22807[0]_i_1 
       (.I0(\xor_ln117_29_reg_22807_reg[7]_0 [0]),
        .I1(\xor_ln117_29_reg_22807_reg[7] [0]),
        .I2(x_assign_13_reg_22764[7]),
        .I3(q3_reg_1[4]),
        .I4(or_ln127_8_fu_3380_p3[0]),
        .I5(x_assign_13_reg_22764[0]),
        .O(\pt_load_9_reg_22518_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_29_reg_22807[1]_i_1 
       (.I0(\xor_ln117_29_reg_22807_reg[7]_0 [1]),
        .I1(\xor_ln117_29_reg_22807_reg[7] [1]),
        .I2(q3_reg_1[5]),
        .I3(x_assign_13_reg_22764[0]),
        .I4(x_assign_15_reg_22690[0]),
        .I5(x_assign_13_reg_22764[1]),
        .O(\pt_load_9_reg_22518_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_29_reg_22807[2]_i_1 
       (.I0(q3_reg_12),
        .I1(\xor_ln117_29_reg_22807_reg[4] [0]),
        .I2(\xor_ln117_29_reg_22807_reg[7] [2]),
        .I3(\xor_ln117_29_reg_22807_reg[7]_0 [2]),
        .I4(x_assign_15_reg_22690[1]),
        .I5(x_assign_13_reg_22764[2]),
        .O(\pt_load_9_reg_22518_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_29_reg_22807[3]_i_1 
       (.I0(q3_reg_9),
        .I1(\xor_ln117_29_reg_22807_reg[4] [1]),
        .I2(\xor_ln117_29_reg_22807_reg[7] [3]),
        .I3(\xor_ln117_29_reg_22807_reg[7]_0 [3]),
        .I4(x_assign_15_reg_22690[2]),
        .I5(x_assign_13_reg_22764[3]),
        .O(\pt_load_9_reg_22518_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_29_reg_22807[4]_i_1 
       (.I0(q3_reg_18),
        .I1(\xor_ln117_29_reg_22807_reg[4] [2]),
        .I2(\xor_ln117_29_reg_22807_reg[7] [4]),
        .I3(\xor_ln117_29_reg_22807_reg[7]_0 [4]),
        .I4(or_ln127_8_fu_3380_p3[4]),
        .I5(x_assign_13_reg_22764[4]),
        .O(\pt_load_9_reg_22518_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_29_reg_22807[5]_i_1 
       (.I0(q3_reg_8),
        .I1(x_assign_13_reg_22764[4]),
        .I2(\xor_ln117_29_reg_22807_reg[7] [5]),
        .I3(\xor_ln117_29_reg_22807_reg[7]_0 [5]),
        .I4(or_ln127_8_fu_3380_p3[5]),
        .I5(x_assign_13_reg_22764[5]),
        .O(\pt_load_9_reg_22518_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_29_reg_22807[6]_i_1 
       (.I0(\xor_ln117_29_reg_22807_reg[7]_0 [6]),
        .I1(\xor_ln117_29_reg_22807_reg[7] [6]),
        .I2(x_assign_13_reg_22764[5]),
        .I3(q3_reg_1[2]),
        .I4(or_ln127_8_fu_3380_p3[6]),
        .I5(x_assign_13_reg_22764[6]),
        .O(\pt_load_9_reg_22518_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_29_reg_22807[7]_i_1 
       (.I0(\xor_ln117_29_reg_22807_reg[7]_0 [7]),
        .I1(\xor_ln117_29_reg_22807_reg[7] [7]),
        .I2(x_assign_13_reg_22764[6]),
        .I3(q3_reg_1[3]),
        .I4(x_assign_15_reg_22690[3]),
        .I5(x_assign_13_reg_22764[7]),
        .O(\pt_load_9_reg_22518_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_30_reg_22813[0]_i_1 
       (.I0(\xor_ln117_30_reg_22813_reg[7]_0 [0]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [0]),
        .I2(q3_reg_1[5]),
        .I3(or_ln127_10_fu_3386_p3[1]),
        .I4(x_assign_15_reg_22690[3]),
        .I5(or_ln127_10_fu_3386_p3[0]),
        .O(\pt_load_10_reg_22549_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_30_reg_22813[1]_i_1 
       (.I0(\xor_ln117_30_reg_22813_reg[7]_0 [1]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [1]),
        .I2(q3_reg_1[0]),
        .I3(\xor_ln117_30_reg_22813_reg[3] [0]),
        .I4(or_ln127_10_fu_3386_p3[1]),
        .I5(or_ln127_8_fu_3380_p3[0]),
        .O(\pt_load_10_reg_22549_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_30_reg_22813[2]_i_1 
       (.I0(q3_reg_11),
        .I1(\xor_ln117_30_reg_22813_reg[3] [1]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [2]),
        .I3(\xor_ln117_30_reg_22813_reg[7]_0 [2]),
        .I4(or_ln127_8_fu_3380_p3[1]),
        .I5(or_ln127_10_fu_3386_p3[2]),
        .O(\pt_load_10_reg_22549_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_30_reg_22813[3]_i_1 
       (.I0(q3_reg_6),
        .I1(\xor_ln117_30_reg_22813_reg[3] [2]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [3]),
        .I3(\xor_ln117_30_reg_22813_reg[7]_0 [3]),
        .I4(or_ln127_8_fu_3380_p3[2]),
        .I5(or_ln127_10_fu_3386_p3[3]),
        .O(\pt_load_10_reg_22549_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_30_reg_22813[4]_i_1 
       (.I0(q3_reg_8),
        .I1(or_ln127_10_fu_3386_p3[5]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [4]),
        .I3(\xor_ln117_30_reg_22813_reg[7]_0 [4]),
        .I4(or_ln127_8_fu_3380_p3[3]),
        .I5(or_ln127_10_fu_3386_p3[4]),
        .O(\pt_load_10_reg_22549_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_30_reg_22813[5]_i_1 
       (.I0(\xor_ln117_30_reg_22813_reg[7]_0 [5]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [5]),
        .I2(or_ln127_10_fu_3386_p3[6]),
        .I3(q3_reg_1[2]),
        .I4(or_ln127_10_fu_3386_p3[5]),
        .I5(or_ln127_8_fu_3380_p3[4]),
        .O(\pt_load_10_reg_22549_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_30_reg_22813[6]_i_1 
       (.I0(\xor_ln117_30_reg_22813_reg[7]_0 [6]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [6]),
        .I2(or_ln127_10_fu_3386_p3[7]),
        .I3(q3_reg_1[3]),
        .I4(or_ln127_10_fu_3386_p3[6]),
        .I5(or_ln127_8_fu_3380_p3[5]),
        .O(\pt_load_10_reg_22549_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_30_reg_22813[7]_i_1 
       (.I0(\xor_ln117_30_reg_22813_reg[7]_0 [7]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [7]),
        .I2(q3_reg_1[4]),
        .I3(or_ln127_10_fu_3386_p3[0]),
        .I4(or_ln127_10_fu_3386_p3[7]),
        .I5(or_ln127_8_fu_3380_p3[6]),
        .O(\pt_load_10_reg_22549_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_31_reg_22819[0]_i_1 
       (.I0(q3_reg_1[0]),
        .I1(\xor_ln117_31_reg_22819_reg[7]_0 [0]),
        .I2(x_assign_15_reg_22690[3]),
        .I3(or_ln127_10_fu_3386_p3[0]),
        .I4(or_ln127_8_fu_3380_p3[0]),
        .I5(x_assign_13_reg_22764[0]),
        .O(q3_reg_17[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_31_reg_22819[1]_i_1 
       (.I0(or_ln127_8_fu_3380_p3[0]),
        .I1(or_ln127_10_fu_3386_p3[1]),
        .I2(x_assign_15_reg_22690[0]),
        .I3(x_assign_13_reg_22764[1]),
        .I4(\xor_ln117_31_reg_22819_reg[7]_0 [1]),
        .I5(q3_reg_1[1]),
        .O(q3_reg_17[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_31_reg_22819[2]_i_1 
       (.I0(x_assign_13_reg_22764[2]),
        .I1(x_assign_15_reg_22690[1]),
        .I2(\xor_ln117_31_reg_22819_reg[7]_0 [2]),
        .I3(clefia_s1_q4[2]),
        .I4(or_ln127_8_fu_3380_p3[1]),
        .I5(or_ln127_10_fu_3386_p3[2]),
        .O(q3_reg_17[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_31_reg_22819[3]_i_1 
       (.I0(x_assign_13_reg_22764[3]),
        .I1(x_assign_15_reg_22690[2]),
        .I2(\xor_ln117_31_reg_22819_reg[7]_0 [3]),
        .I3(clefia_s1_q4[3]),
        .I4(or_ln127_8_fu_3380_p3[2]),
        .I5(or_ln127_10_fu_3386_p3[3]),
        .O(q3_reg_17[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_31_reg_22819[4]_i_1 
       (.I0(q3_reg_1[2]),
        .I1(\xor_ln117_31_reg_22819_reg[7]_0 [4]),
        .I2(or_ln127_8_fu_3380_p3[3]),
        .I3(or_ln127_10_fu_3386_p3[4]),
        .I4(or_ln127_8_fu_3380_p3[4]),
        .I5(x_assign_13_reg_22764[4]),
        .O(q3_reg_17[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_31_reg_22819[5]_i_1 
       (.I0(q3_reg_1[3]),
        .I1(\xor_ln117_31_reg_22819_reg[7]_0 [5]),
        .I2(or_ln127_10_fu_3386_p3[5]),
        .I3(or_ln127_8_fu_3380_p3[4]),
        .I4(or_ln127_8_fu_3380_p3[5]),
        .I5(x_assign_13_reg_22764[5]),
        .O(q3_reg_17[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_31_reg_22819[6]_i_1 
       (.I0(q3_reg_1[4]),
        .I1(\xor_ln117_31_reg_22819_reg[7]_0 [6]),
        .I2(or_ln127_10_fu_3386_p3[6]),
        .I3(or_ln127_8_fu_3380_p3[5]),
        .I4(or_ln127_8_fu_3380_p3[6]),
        .I5(x_assign_13_reg_22764[6]),
        .O(q3_reg_17[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_31_reg_22819[7]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(\xor_ln117_31_reg_22819_reg[7]_0 [7]),
        .I2(or_ln127_10_fu_3386_p3[7]),
        .I3(or_ln127_8_fu_3380_p3[6]),
        .I4(x_assign_15_reg_22690[3]),
        .I5(x_assign_13_reg_22764[7]),
        .O(q3_reg_17[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_44_reg_22908[0]_i_1 
       (.I0(\xor_ln117_44_reg_22908_reg[3] [0]),
        .I1(DOBDO[6]),
        .I2(q3_reg_0[7]),
        .I3(q3_reg_1[5]),
        .I4(\xor_ln117_44_reg_22908_reg[7] [0]),
        .I5(q3_reg_0[6]),
        .O(q3_reg_13[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_44_reg_22908[1]_i_1 
       (.I0(\xor_ln117_44_reg_22908_reg[7] [1]),
        .I1(q3_reg_0[7]),
        .I2(\xor_ln117_44_reg_22908_reg[3] [1]),
        .I3(DOBDO[7]),
        .I4(q3_reg_0[0]),
        .I5(q3_reg_1[0]),
        .O(q3_reg_13[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_44_reg_22908[2]_i_1 
       (.I0(q3_reg_5),
        .I1(q3_reg_11),
        .I2(\xor_ln117_44_reg_22908_reg[3] [2]),
        .I3(\xor_ln117_45_reg_22914_reg[2]_0 ),
        .I4(\xor_ln117_44_reg_22908_reg[7] [2]),
        .I5(q3_reg_14[0]),
        .O(q3_reg_13[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_44_reg_22908[3]_i_1 
       (.I0(\xor_ln117_44_reg_22908_reg[3] [3]),
        .I1(\xor_ln117_45_reg_22914_reg[3] ),
        .I2(\xor_ln117_44_reg_22908_reg[7] [3]),
        .I3(q3_reg_10),
        .I4(q3_reg_6),
        .I5(q3_reg_15),
        .O(q3_reg_13[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_44_reg_22908[4]_i_1 
       (.I0(\xor_ln117_44_reg_22908_reg[5] [3]),
        .I1(\xor_ln117_44_reg_22908_reg[5]_0 [0]),
        .I2(q3_reg_7),
        .I3(q3_reg_8),
        .I4(q3_reg_14[2]),
        .I5(\xor_ln117_44_reg_22908_reg[7] [4]),
        .O(q3_reg_13[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_44_reg_22908[5]_i_1 
       (.I0(q3_reg_7),
        .I1(\xor_ln117_44_reg_22908_reg[7] [5]),
        .I2(\xor_ln117_44_reg_22908_reg[5] [4]),
        .I3(\xor_ln117_44_reg_22908_reg[5]_0 [1]),
        .I4(q3_reg_0[4]),
        .I5(q3_reg_1[2]),
        .O(q3_reg_13[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_44_reg_22908[6]_i_1 
       (.I0(\xor_ln117_44_reg_22908_reg[5] [0]),
        .I1(DOBDO[4]),
        .I2(q3_reg_0[5]),
        .I3(q3_reg_1[3]),
        .I4(\xor_ln117_44_reg_22908_reg[7] [6]),
        .I5(q3_reg_0[4]),
        .O(q3_reg_13[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_44_reg_22908[7]_i_1 
       (.I0(q3_reg_1[4]),
        .I1(q3_reg_0[6]),
        .I2(q3_reg_0[5]),
        .I3(\xor_ln117_44_reg_22908_reg[7] [7]),
        .I4(\xor_ln117_44_reg_22908_reg[5] [1]),
        .I5(DOBDO[5]),
        .O(q3_reg_13[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_45_reg_22914[2]_i_1 
       (.I0(\xor_ln117_45_reg_22914_reg[3]_0 [0]),
        .I1(clefia_s1_q4[2]),
        .I2(\xor_ln117_45_reg_22914_reg[2] ),
        .I3(q3_reg_0[6]),
        .I4(q3_reg_0[0]),
        .I5(\xor_ln117_45_reg_22914_reg[2]_0 ),
        .O(q3_reg_4[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_45_reg_22914[3]_i_1 
       (.I0(\xor_ln117_45_reg_22914_reg[3] ),
        .I1(q3_reg_0[6]),
        .I2(q3_reg_5),
        .I3(clefia_s1_q4[3]),
        .I4(\xor_ln117_45_reg_22914_reg[3]_0 [1]),
        .I5(\xor_ln117_45_reg_22914_reg[3]_1 ),
        .O(q3_reg_4[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_46_reg_22920[0]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_0[7]),
        .I2(\xor_ln117_44_reg_22908_reg[5] [0]),
        .I3(DOBDO[0]),
        .I4(q3_reg_1[4]),
        .I5(\xor_ln117_46_reg_22920_reg[7]_0 [0]),
        .O(\xor_ln117_22_reg_22835_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_46_reg_22920[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\xor_ln117_44_reg_22908_reg[5] [1]),
        .I2(q3_reg_1[5]),
        .I3(\xor_ln117_46_reg_22920_reg[7]_0 [1]),
        .I4(q3_reg_0[0]),
        .I5(q3_reg_1[0]),
        .O(\xor_ln117_22_reg_22835_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_46_reg_22920[2]_i_1 
       (.I0(q3_reg_11),
        .I1(q3_reg_5),
        .I2(\xor_ln117_44_reg_22908_reg[5] [2]),
        .I3(DOBDO[2]),
        .I4(\xor_ln117_46_reg_22920_reg[7]_0 [2]),
        .I5(q3_reg_12),
        .O(\xor_ln117_22_reg_22835_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_46_reg_22920[3]_i_1 
       (.I0(\xor_ln117_46_reg_22920_reg[3] ),
        .I1(DOBDO[3]),
        .I2(\xor_ln117_46_reg_22920_reg[7]_0 [3]),
        .I3(q3_reg_9),
        .I4(q3_reg_10),
        .I5(q3_reg_6),
        .O(\xor_ln117_22_reg_22835_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln117_46_reg_22920[3]_i_2 
       (.I0(q3_reg_1[4]),
        .I1(q3_reg_1[1]),
        .I2(q3_reg_1[5]),
        .O(q3_reg_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_46_reg_22920[4]_i_1 
       (.I0(q3_reg_1[4]),
        .I1(q3_reg_6),
        .I2(\xor_ln117_46_reg_22920_reg[7]_0 [4]),
        .I3(\xor_ln117_46_reg_22920_reg[4] ),
        .I4(q3_reg_7),
        .I5(q3_reg_8),
        .O(\xor_ln117_22_reg_22835_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_46_reg_22920[5]_i_1 
       (.I0(\xor_ln117_46_reg_22920_reg[5] ),
        .I1(\xor_ln117_44_reg_22908_reg[3] [3]),
        .I2(\xor_ln117_46_reg_22920_reg[7]_0 [5]),
        .I3(q3_reg_8),
        .I4(q3_reg_0[4]),
        .I5(q3_reg_1[2]),
        .O(\xor_ln117_22_reg_22835_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_46_reg_22920[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\xor_ln117_44_reg_22908_reg[5] [3]),
        .I2(q3_reg_0[5]),
        .I3(q3_reg_1[3]),
        .I4(q3_reg_1[2]),
        .I5(\xor_ln117_46_reg_22920_reg[7]_0 [6]),
        .O(\xor_ln117_22_reg_22835_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_46_reg_22920[7]_i_1 
       (.I0(\xor_ln117_46_reg_22920_reg[7]_0 [7]),
        .I1(q3_reg_1[3]),
        .I2(q3_reg_0[6]),
        .I3(q3_reg_1[4]),
        .I4(\xor_ln117_44_reg_22908_reg[5] [4]),
        .I5(DOBDO[7]),
        .O(\xor_ln117_22_reg_22835_reg[7] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_60_reg_23058[3]_i_2 
       (.I0(\xor_ln117_29_reg_22807_reg[7] [3]),
        .I1(\xor_ln117_60_reg_23058_reg[3] ),
        .I2(\xor_ln117_60_reg_23058_reg[3]_0 ),
        .I3(\xor_ln117_60_reg_23058_reg[3]_1 ),
        .I4(\xor_ln117_60_reg_23058_reg[3]_2 ),
        .I5(\xor_ln117_60_reg_23058_reg[3]_3 ),
        .O(\reg_1820_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln117_61_reg_23026[3]_i_3 
       (.I0(q2_reg_0[6]),
        .I1(q2_reg_0[1]),
        .I2(q2_reg_0[7]),
        .O(q2_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln117_61_reg_23026[4]_i_3 
       (.I0(q2_reg_0[6]),
        .I1(q2_reg_0[2]),
        .I2(q2_reg_0[7]),
        .O(q2_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \xor_ln117_63_reg_23032[3]_i_2 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[7]),
        .I2(q3_reg_0[1]),
        .O(q3_reg_15));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_75_reg_23220[7]_i_2 
       (.I0(or_ln127_20_reg_23112[0]),
        .I1(or_ln127_22_reg_23130[1]),
        .I2(\xor_ln117_157_reg_24171_reg[7]_0 [7]),
        .I3(\xor_ln117_75_reg_23220_reg[7] ),
        .I4(x_assign_28_reg_23088[5]),
        .I5(or_ln127_20_reg_23112[2]),
        .O(\or_ln127_20_reg_23112_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_76_reg_23225[4]_i_1 
       (.I0(\xor_ln117_11_reg_22653_reg[4] ),
        .I1(\xor_ln117_277_reg_25696_reg[7] [4]),
        .I2(x_assign_49_reg_23142[4]),
        .I3(or_ln127_33_fu_6234_p3[4]),
        .I4(\xor_ln117_76_reg_23225_reg[4] [2]),
        .I5(\xor_ln117_76_reg_23225_reg[4]_0 [2]),
        .O(\reg_1854_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_76_reg_23225[4]_i_2 
       (.I0(\xor_ln117_76_reg_23225_reg[4]_1 ),
        .I1(\xor_ln117_204_reg_24672_reg[7]_0 [4]),
        .I2(or_ln127_22_reg_23130[6]),
        .I3(or_ln127_20_reg_23112[1]),
        .I4(or_ln127_21_reg_23124[2]),
        .I5(or_ln127_22_reg_23130[4]),
        .O(\xor_ln117_11_reg_22653_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_77_reg_23230[1]_i_2 
       (.I0(\xor_ln117_77_reg_23230_reg[1] ),
        .I1(\xor_ln117_156_reg_24166_reg[7]_0 [1]),
        .I2(x_assign_28_reg_23088[7]),
        .I3(or_ln127_20_reg_23112[0]),
        .I4(x_assign_28_reg_23088[1]),
        .I5(x_assign_33_reg_23118[1]),
        .O(\xor_ln117_14_reg_22679_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_78_reg_23235[0]_i_1 
       (.I0(\xor_ln117_15_reg_22711_reg[0] ),
        .I1(\xor_ln117_268_reg_25424_reg[7] [0]),
        .I2(or_ln127_34_fu_6240_p3[0]),
        .I3(x_assign_51_reg_23174[3]),
        .I4(or_ln127_33_fu_6234_p3[0]),
        .I5(x_assign_49_reg_23142[0]),
        .O(\reg_1883_reg[6] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_78_reg_23235[0]_i_2 
       (.I0(\xor_ln117_78_reg_23235_reg[7]_0 [0]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [0]),
        .I2(x_assign_28_reg_23088[0]),
        .I3(x_assign_33_reg_23118[0]),
        .I4(x_assign_33_reg_23118[4]),
        .I5(or_ln127_22_reg_23130[0]),
        .O(\xor_ln117_15_reg_22711_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_78_reg_23235[1]_i_1 
       (.I0(\xor_ln117_15_reg_22711_reg[1] ),
        .I1(\xor_ln117_268_reg_25424_reg[7] [1]),
        .I2(or_ln127_33_fu_6234_p3[0]),
        .I3(or_ln127_34_fu_6240_p3[1]),
        .I4(x_assign_51_reg_23174[0]),
        .I5(x_assign_49_reg_23142[1]),
        .O(\reg_1883_reg[6] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_78_reg_23235[1]_i_2 
       (.I0(\xor_ln117_78_reg_23235_reg[7]_0 [1]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [1]),
        .I2(x_assign_28_reg_23088[1]),
        .I3(x_assign_33_reg_23118[1]),
        .I4(x_assign_33_reg_23118[5]),
        .I5(or_ln127_22_reg_23130[1]),
        .O(\xor_ln117_15_reg_22711_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_78_reg_23235[2]_i_2 
       (.I0(x_assign_33_reg_23118[2]),
        .I1(x_assign_28_reg_23088[2]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [2]),
        .I3(\xor_ln117_78_reg_23235_reg[7]_0 [2]),
        .I4(or_ln127_21_reg_23124[0]),
        .I5(or_ln127_22_reg_23130[2]),
        .O(\x_assign_33_reg_23118_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_78_reg_23235[3]_i_2 
       (.I0(x_assign_33_reg_23118[3]),
        .I1(x_assign_28_reg_23088[3]),
        .I2(\xor_ln117_30_reg_22813_reg[7] [3]),
        .I3(\xor_ln117_78_reg_23235_reg[7]_0 [3]),
        .I4(or_ln127_21_reg_23124[1]),
        .I5(or_ln127_22_reg_23130[3]),
        .O(\x_assign_33_reg_23118_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_78_reg_23235[4]_i_1 
       (.I0(\x_assign_28_reg_23088_reg[4] ),
        .I1(or_ln127_33_fu_6234_p3[3]),
        .I2(or_ln127_34_fu_6240_p3[4]),
        .I3(x_assign_49_reg_23142[4]),
        .I4(or_ln127_33_fu_6234_p3[4]),
        .I5(\xor_ln117_268_reg_25424_reg[7] [4]),
        .O(\reg_1883_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_78_reg_23235[4]_i_2 
       (.I0(x_assign_28_reg_23088[4]),
        .I1(or_ln127_21_reg_23124[4]),
        .I2(or_ln127_21_reg_23124[2]),
        .I3(or_ln127_22_reg_23130[4]),
        .I4(\xor_ln117_30_reg_22813_reg[7] [4]),
        .I5(\xor_ln117_78_reg_23235_reg[7]_0 [4]),
        .O(\x_assign_28_reg_23088_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_78_reg_23235[5]_i_1 
       (.I0(\xor_ln117_15_reg_22711_reg[5] ),
        .I1(\xor_ln117_268_reg_25424_reg[7] [5]),
        .I2(or_ln127_33_fu_6234_p3[4]),
        .I3(or_ln127_34_fu_6240_p3[5]),
        .I4(or_ln127_33_fu_6234_p3[5]),
        .I5(x_assign_49_reg_23142[5]),
        .O(\reg_1883_reg[6] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_78_reg_23235[5]_i_2 
       (.I0(\xor_ln117_78_reg_23235_reg[7]_0 [5]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [5]),
        .I2(or_ln127_21_reg_23124[5]),
        .I3(x_assign_28_reg_23088[5]),
        .I4(or_ln127_21_reg_23124[3]),
        .I5(or_ln127_22_reg_23130[5]),
        .O(\xor_ln117_15_reg_22711_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_78_reg_23235[6]_i_1 
       (.I0(\xor_ln117_15_reg_22711_reg[6] ),
        .I1(\xor_ln117_268_reg_25424_reg[7] [6]),
        .I2(or_ln127_33_fu_6234_p3[5]),
        .I3(or_ln127_34_fu_6240_p3[6]),
        .I4(or_ln127_33_fu_6234_p3[6]),
        .I5(x_assign_49_reg_23142[6]),
        .O(\reg_1883_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_78_reg_23235[6]_i_2 
       (.I0(\xor_ln117_78_reg_23235_reg[7]_0 [6]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [6]),
        .I2(x_assign_28_reg_23088[6]),
        .I3(x_assign_33_reg_23118[4]),
        .I4(or_ln127_21_reg_23124[4]),
        .I5(or_ln127_22_reg_23130[6]),
        .O(\xor_ln117_15_reg_22711_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_78_reg_23235[7]_i_2 
       (.I0(\xor_ln117_78_reg_23235_reg[7]_0 [7]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [7]),
        .I2(x_assign_28_reg_23088[7]),
        .I3(x_assign_33_reg_23118[5]),
        .I4(or_ln127_21_reg_23124[5]),
        .I5(or_ln127_22_reg_23130[7]),
        .O(\xor_ln117_15_reg_22711_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_91_reg_23408[0]_i_2 
       (.I0(\xor_ln117_92_reg_23413_reg[3] [0]),
        .I1(\xor_ln117_92_reg_23413_reg[3]_0 [0]),
        .I2(x_assign_40_reg_23260[6]),
        .I3(or_ln127_28_fu_7184_p3[0]),
        .I4(\xor_ln117_91_reg_23408_reg[7]_0 [0]),
        .I5(\xor_ln117_277_reg_25696_reg[7] [0]),
        .O(\x_assign_43_reg_23282_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_91_reg_23408[1]_i_2 
       (.I0(\xor_ln117_92_reg_23413_reg[3] [1]),
        .I1(\xor_ln117_92_reg_23413_reg[3]_0 [1]),
        .I2(x_assign_40_reg_23260[7]),
        .I3(or_ln127_28_fu_7184_p3[1]),
        .I4(\xor_ln117_91_reg_23408_reg[7]_0 [1]),
        .I5(\xor_ln117_277_reg_25696_reg[7] [1]),
        .O(\x_assign_43_reg_23282_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_91_reg_23408[2]_i_2 
       (.I0(\xor_ln117_91_reg_23408_reg[5]_0 [0]),
        .I1(or_ln127_28_fu_7184_p3[2]),
        .I2(\xor_ln117_277_reg_25696_reg[7] [2]),
        .I3(\xor_ln117_91_reg_23408_reg[7]_0 [2]),
        .I4(\xor_ln117_92_reg_23413_reg[3]_0 [2]),
        .I5(\xor_ln117_92_reg_23413_reg[3] [2]),
        .O(\trunc_ln127_70_reg_23266_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_91_reg_23408[3]_i_2 
       (.I0(\xor_ln117_91_reg_23408_reg[5]_0 [1]),
        .I1(or_ln127_28_fu_7184_p3[3]),
        .I2(\xor_ln117_277_reg_25696_reg[7] [3]),
        .I3(\xor_ln117_91_reg_23408_reg[7]_0 [3]),
        .I4(\xor_ln117_92_reg_23413_reg[3]_0 [3]),
        .I5(\xor_ln117_92_reg_23413_reg[3] [3]),
        .O(\trunc_ln127_70_reg_23266_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_91_reg_23408[4]_i_2 
       (.I0(\xor_ln117_91_reg_23408_reg[7]_0 [4]),
        .I1(\xor_ln117_277_reg_25696_reg[7] [4]),
        .I2(or_ln127_30_fu_7196_p3[6]),
        .I3(or_ln127_28_fu_7184_p3[6]),
        .I4(or_ln127_28_fu_7184_p3[4]),
        .I5(\xor_ln117_91_reg_23408_reg[5]_0 [2]),
        .O(\xor_ln117_28_reg_22801_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_91_reg_23408[5]_i_2 
       (.I0(or_ln127_28_fu_7184_p3[7]),
        .I1(or_ln127_30_fu_7196_p3[7]),
        .I2(\xor_ln117_277_reg_25696_reg[7] [5]),
        .I3(\xor_ln117_91_reg_23408_reg[7]_0 [5]),
        .I4(or_ln127_28_fu_7184_p3[5]),
        .I5(\xor_ln117_91_reg_23408_reg[5]_0 [3]),
        .O(\trunc_ln127_74_reg_23288_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_91_reg_23408[6]_i_2 
       (.I0(or_ln127_28_fu_7184_p3[0]),
        .I1(or_ln127_30_fu_7196_p3[0]),
        .I2(\xor_ln117_277_reg_25696_reg[7] [6]),
        .I3(\xor_ln117_91_reg_23408_reg[7]_0 [6]),
        .I4(x_assign_40_reg_23260[4]),
        .I5(or_ln127_28_fu_7184_p3[6]),
        .O(\tmp_149_reg_23293_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_91_reg_23408[7]_i_2 
       (.I0(or_ln127_28_fu_7184_p3[1]),
        .I1(or_ln127_30_fu_7196_p3[1]),
        .I2(\xor_ln117_277_reg_25696_reg[7] [7]),
        .I3(\xor_ln117_91_reg_23408_reg[7]_0 [7]),
        .I4(x_assign_40_reg_23260[5]),
        .I5(or_ln127_28_fu_7184_p3[7]),
        .O(\trunc_ln127_74_reg_23288_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_92_reg_23413[1]_i_2 
       (.I0(\xor_ln117_92_reg_23413_reg[3] [1]),
        .I1(\xor_ln117_92_reg_23413_reg[3]_0 [1]),
        .I2(x_assign_45_reg_23298[5]),
        .I3(or_ln127_30_fu_7196_p3[1]),
        .I4(\xor_ln117_92_reg_23413_reg[6]_0 [0]),
        .I5(\xor_ln117_204_reg_24672_reg[7]_0 [1]),
        .O(\x_assign_43_reg_23282_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_92_reg_23413[2]_i_2 
       (.I0(\xor_ln117_92_reg_23413_reg[3] [2]),
        .I1(\xor_ln117_92_reg_23413_reg[3]_0 [2]),
        .I2(\xor_ln117_204_reg_24672_reg[7]_0 [2]),
        .I3(\xor_ln117_92_reg_23413_reg[6]_0 [1]),
        .I4(or_ln127_30_fu_7196_p3[2]),
        .I5(or_ln127_29_fu_7190_p3[0]),
        .O(\x_assign_43_reg_23282_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_92_reg_23413[3]_i_2 
       (.I0(\xor_ln117_92_reg_23413_reg[3] [3]),
        .I1(\xor_ln117_92_reg_23413_reg[3]_0 [3]),
        .I2(\xor_ln117_204_reg_24672_reg[7]_0 [3]),
        .I3(\xor_ln117_92_reg_23413_reg[6]_0 [2]),
        .I4(or_ln127_30_fu_7196_p3[3]),
        .I5(or_ln127_29_fu_7190_p3[1]),
        .O(\x_assign_43_reg_23282_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_92_reg_23413[4]_i_2 
       (.I0(or_ln127_28_fu_7184_p3[6]),
        .I1(or_ln127_30_fu_7196_p3[6]),
        .I2(\xor_ln117_204_reg_24672_reg[7]_0 [4]),
        .I3(\xor_ln117_92_reg_23413_reg[6]_0 [3]),
        .I4(or_ln127_30_fu_7196_p3[4]),
        .I5(or_ln127_29_fu_7190_p3[2]),
        .O(\trunc_ln127_74_reg_23288_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_92_reg_23413[6]_i_2 
       (.I0(or_ln127_28_fu_7184_p3[0]),
        .I1(or_ln127_30_fu_7196_p3[0]),
        .I2(\xor_ln117_204_reg_24672_reg[7]_0 [6]),
        .I3(\xor_ln117_92_reg_23413_reg[6]_0 [4]),
        .I4(or_ln127_30_fu_7196_p3[6]),
        .I5(or_ln127_29_fu_7190_p3[4]),
        .O(\tmp_149_reg_23293_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_93_reg_23418[4]_i_2 
       (.I0(or_ln127_28_fu_7184_p3[4]),
        .I1(\xor_ln117_91_reg_23408_reg[5]_0 [2]),
        .I2(or_ln127_29_fu_7190_p3[4]),
        .I3(x_assign_40_reg_23260[4]),
        .I4(\xor_ln117_93_reg_23418_reg[4] ),
        .I5(\xor_ln117_268_reg_25424_reg[7] [4]),
        .O(\trunc_ln127_74_reg_23288_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_94_reg_23423[0]_i_2 
       (.I0(\xor_ln117_94_reg_23423_reg[7] [0]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [0]),
        .I2(x_assign_45_reg_23298[0]),
        .I3(x_assign_40_reg_23260[0]),
        .I4(x_assign_45_reg_23298[4]),
        .I5(or_ln127_30_fu_7196_p3[0]),
        .O(\xor_ln117_31_reg_22819_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_94_reg_23423[1]_i_2 
       (.I0(\xor_ln117_94_reg_23423_reg[7] [1]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [1]),
        .I2(x_assign_45_reg_23298[1]),
        .I3(x_assign_40_reg_23260[1]),
        .I4(x_assign_45_reg_23298[5]),
        .I5(or_ln127_30_fu_7196_p3[1]),
        .O(\xor_ln117_31_reg_22819_reg[1] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_94_reg_23423[2]_i_1 
       (.I0(\xor_ln117_31_reg_22819_reg[2] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [2]),
        .I2(or_ln127_42_fu_7372_p3[2]),
        .I3(or_ln127_41_fu_7366_p3[1]),
        .I4(x_assign_63_reg_23362[1]),
        .I5(x_assign_61_reg_23330[2]),
        .O(\reg_1896_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_94_reg_23423[2]_i_2 
       (.I0(\xor_ln117_94_reg_23423_reg[7] [2]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [2]),
        .I2(x_assign_45_reg_23298[2]),
        .I3(x_assign_40_reg_23260[2]),
        .I4(or_ln127_30_fu_7196_p3[2]),
        .I5(or_ln127_29_fu_7190_p3[0]),
        .O(\xor_ln117_31_reg_22819_reg[2] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_94_reg_23423[3]_i_1 
       (.I0(\xor_ln117_31_reg_22819_reg[3] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [3]),
        .I2(or_ln127_42_fu_7372_p3[3]),
        .I3(or_ln127_41_fu_7366_p3[2]),
        .I4(x_assign_63_reg_23362[2]),
        .I5(x_assign_61_reg_23330[3]),
        .O(\reg_1896_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_94_reg_23423[3]_i_2 
       (.I0(\xor_ln117_94_reg_23423_reg[7] [3]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [3]),
        .I2(x_assign_45_reg_23298[3]),
        .I3(x_assign_40_reg_23260[3]),
        .I4(or_ln127_30_fu_7196_p3[3]),
        .I5(or_ln127_29_fu_7190_p3[1]),
        .O(\xor_ln117_31_reg_22819_reg[3] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_94_reg_23423[4]_i_2 
       (.I0(\xor_ln117_94_reg_23423_reg[7] [4]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [4]),
        .I2(or_ln127_29_fu_7190_p3[4]),
        .I3(x_assign_40_reg_23260[4]),
        .I4(or_ln127_30_fu_7196_p3[4]),
        .I5(or_ln127_29_fu_7190_p3[2]),
        .O(\xor_ln117_31_reg_22819_reg[4] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_94_reg_23423[5]_i_1 
       (.I0(\xor_ln117_31_reg_22819_reg[5] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [5]),
        .I2(or_ln127_41_fu_7366_p3[4]),
        .I3(or_ln127_42_fu_7372_p3[5]),
        .I4(or_ln127_41_fu_7366_p3[5]),
        .I5(x_assign_61_reg_23330[5]),
        .O(\reg_1896_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_94_reg_23423[5]_i_2 
       (.I0(\xor_ln117_94_reg_23423_reg[7] [5]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [5]),
        .I2(or_ln127_29_fu_7190_p3[5]),
        .I3(x_assign_40_reg_23260[5]),
        .I4(or_ln127_30_fu_7196_p3[5]),
        .I5(or_ln127_29_fu_7190_p3[3]),
        .O(\xor_ln117_31_reg_22819_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_94_reg_23423[6]_i_1 
       (.I0(\xor_ln117_31_reg_22819_reg[6] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [6]),
        .I2(or_ln127_41_fu_7366_p3[5]),
        .I3(or_ln127_42_fu_7372_p3[6]),
        .I4(or_ln127_41_fu_7366_p3[6]),
        .I5(x_assign_61_reg_23330[6]),
        .O(\reg_1896_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_94_reg_23423[6]_i_2 
       (.I0(\xor_ln117_94_reg_23423_reg[7] [6]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [6]),
        .I2(x_assign_40_reg_23260[6]),
        .I3(x_assign_45_reg_23298[4]),
        .I4(or_ln127_30_fu_7196_p3[6]),
        .I5(or_ln127_29_fu_7190_p3[4]),
        .O(\xor_ln117_31_reg_22819_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_94_reg_23423[7]_i_1 
       (.I0(\xor_ln117_31_reg_22819_reg[7] ),
        .I1(\xor_ln117_142_reg_23987_reg[7]_0 [7]),
        .I2(or_ln127_41_fu_7366_p3[6]),
        .I3(or_ln127_42_fu_7372_p3[7]),
        .I4(x_assign_63_reg_23362[3]),
        .I5(x_assign_61_reg_23330[7]),
        .O(\reg_1896_reg[7]_1 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_94_reg_23423[7]_i_2 
       (.I0(\xor_ln117_94_reg_23423_reg[7] [7]),
        .I1(\xor_ln117_30_reg_22813_reg[7] [7]),
        .I2(x_assign_40_reg_23260[7]),
        .I3(x_assign_45_reg_23298[5]),
        .I4(or_ln127_30_fu_7196_p3[7]),
        .I5(or_ln127_29_fu_7190_p3[5]),
        .O(\xor_ln117_31_reg_22819_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi
   (D,
    pt_q0,
    \or_ln127_9_reg_22743_reg[7] ,
    \x_assign_3_reg_22564_reg[7] ,
    \x_assign_9_reg_22533_reg[5] ,
    \x_assign_6_reg_22471_reg[7] ,
    \trunc_ln127_7_reg_22446_reg[6] ,
    \x_assign_6_reg_22471_reg[7]_0 ,
    \x_assign_6_reg_22471_reg[6] ,
    ADDRARDADDR,
    ap_enable_reg_pp0_iter0,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[15] ,
    \or_ln127_1_reg_22785_reg[7] ,
    \reg_1901_reg[7] ,
    ap_rst_n_inv,
    clefia_s1_ce4,
    E,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[3] ,
    clefia_s0_ce4,
    \ap_CS_fsm_reg[2] ,
    clefia_s1_ce3,
    clefia_s0_ce2,
    \ap_CS_fsm_reg[5] ,
    int_ap_start_reg_0,
    int_ap_start_reg_1,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    ap_enable_reg_pp0_iter1_reg_rep__0,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[13]_0 ,
    ap_enable_reg_pp0_iter3_reg,
    \ap_CS_fsm_reg[15]_0 ,
    \reg_1901_reg[5] ,
    \reg_1901_reg[0] ,
    ap_enable_reg_pp0_iter3_reg_0,
    \ap_CS_fsm_reg[8] ,
    \xor_ln117_203_reg_24667_reg[7] ,
    \xor_ln117_203_reg_24667_reg[5] ,
    \x_assign_174_reg_25287_reg[0] ,
    int_ap_start_reg_2,
    ap_enable_reg_pp0_iter0_reg_reg,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    int_ap_start_reg_3,
    int_ap_start_reg_4,
    int_ap_start_reg_5,
    s_axi_control_RDATA,
    s_axi_control_WREADY,
    s_axi_control_ARREADY,
    s_axi_control_AWREADY,
    s_axi_control_BVALID,
    s_axi_control_RVALID,
    interrupt,
    x_assign_7_reg_22632,
    x_assign_3_reg_22564,
    Q,
    x_assign_5_reg_22595,
    \xor_ln117_22_reg_22835_reg[7] ,
    \xor_ln117_22_reg_22835_reg[7]_0 ,
    x_assign_9_reg_22533,
    \xor_ln117_22_reg_22835_reg[7]_1 ,
    \xor_ln117_23_reg_22882_reg[7] ,
    \xor_ln117_5_reg_22626_reg[7] ,
    \xor_ln117_23_reg_22882_reg[7]_0 ,
    \xor_ln117_21_reg_22795_reg[7] ,
    x_assign_2_reg_22409,
    x_assign_6_reg_22471,
    \xor_ln117_15_reg_22711_reg[7] ,
    \xor_ln117_15_reg_22711_reg[7]_0 ,
    \xor_ln117_15_reg_22711_reg[7]_1 ,
    x_assign_s_reg_22440,
    or_ln_fu_2868_p3,
    x_assign_1_reg_22497,
    \xor_ln117_14_reg_22679_reg[7] ,
    \xor_ln117_11_reg_22653_reg[7] ,
    \xor_ln117_11_reg_22653_reg[7]_0 ,
    \xor_ln117_11_reg_22653_reg[7]_1 ,
    q4_reg,
    q4_reg_0,
    q4_reg_1,
    q3_reg,
    q4_reg_i_13,
    q4_reg_2,
    q3_reg_0,
    q3_reg_1,
    q3_reg_2,
    q3_reg_3,
    q3_reg_4,
    \xor_ln117_21_reg_22795_reg[5] ,
    \xor_ln117_21_reg_22795_reg[5]_0 ,
    \xor_ln117_20_reg_22753_reg[7] ,
    \xor_ln117_20_reg_22753_reg[5] ,
    \xor_ln117_5_reg_22626_reg[4] ,
    \xor_ln117_5_reg_22626_reg[4]_0 ,
    \xor_ln117_14_reg_22679_reg[4] ,
    q3_reg_5,
    q3_reg_6,
    q3_reg_7,
    ap_enable_reg_pp0_iter3,
    \q1_reg[7] ,
    mem_reg_0_3_31_31_i_1,
    mem_reg_0_3_31_31_i_1_0,
    ap_rst_n,
    \reg_1862_reg[0] ,
    \reg_1862_reg[0]_0 ,
    \reg_1862_reg[0]_1 ,
    \reg_1820_reg[0] ,
    \reg_1846_reg[0] ,
    \ap_CS_fsm_reg[14] ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter2,
    q3_reg_8,
    q3_reg_9,
    q3_reg_10,
    q3_reg_11,
    \reg_1839_reg[0] ,
    \reg_1839_reg[0]_0 ,
    \reg_1832_reg[0] ,
    \reg_1832_reg[0]_0 ,
    mem_reg_0_3_8_8_i_1,
    mem_reg_0_3_31_31_i_5,
    mem_reg_0_3_31_31_i_5_0,
    mem_reg_0_3_31_31_i_3,
    mem_reg_0_3_31_31_i_3_0,
    mem_reg_0_3_1_1_i_1,
    mem_reg_0_3_2_2_i_1,
    mem_reg_0_3_3_3_i_1,
    mem_reg_0_3_4_4_i_1,
    mem_reg_0_3_6_6_i_1,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    mem_reg_0_3_7_7_i_3,
    mem_reg_0_3_7_7_i_3_0,
    mem_reg_0_3_31_31_i_3_1,
    mem_reg_0_3_31_31_i_3_2,
    mem_reg_0_3_31_31_i_3_3,
    mem_reg_0_3_7_7_i_3_1,
    mem_reg_0_3_7_7_i_3_2,
    x_assign_198_reg_25643,
    x_assign_199_reg_25649,
    or_ln127_131_fu_21579_p3,
    or_ln127_132_fu_21585_p3,
    mem_reg_0_3_31_31_i_5_1,
    q1_reg_i_30,
    x_assign_194_reg_25362,
    x_assign_192_reg_25340,
    or_ln127_127_fu_19815_p3,
    or_ln127_128_fu_19821_p3,
    q3_reg_12,
    x_assign_174_reg_25287,
    x_assign_175_reg_25293,
    or_ln127_115_fu_19639_p3,
    or_ln127_116_fu_19645_p3,
    ap_enable_reg_pp0_iter1,
    \reg_1854_reg[7] ,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_ARADDR,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    s_axi_control_BREADY);
  output [7:0]D;
  output [7:0]pt_q0;
  output [7:0]\or_ln127_9_reg_22743_reg[7] ;
  output [7:0]\x_assign_3_reg_22564_reg[7] ;
  output [7:0]\x_assign_9_reg_22533_reg[5] ;
  output [7:0]\x_assign_6_reg_22471_reg[7] ;
  output [7:0]\trunc_ln127_7_reg_22446_reg[6] ;
  output [7:0]\x_assign_6_reg_22471_reg[7]_0 ;
  output [7:0]\x_assign_6_reg_22471_reg[6] ;
  output [7:0]ADDRARDADDR;
  output ap_enable_reg_pp0_iter0;
  output [7:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[15] ;
  output \or_ln127_1_reg_22785_reg[7] ;
  output \reg_1901_reg[7] ;
  output ap_rst_n_inv;
  output clefia_s1_ce4;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[13] ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output clefia_s0_ce4;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output clefia_s1_ce3;
  output clefia_s0_ce2;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [0:0]int_ap_start_reg_0;
  output [0:0]int_ap_start_reg_1;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output [0:0]ap_enable_reg_pp0_iter1_reg_rep__0;
  output [0:0]\ap_CS_fsm_reg[2]_1 ;
  output [2:0]\ap_CS_fsm_reg[13]_0 ;
  output ap_enable_reg_pp0_iter3_reg;
  output \ap_CS_fsm_reg[15]_0 ;
  output \reg_1901_reg[5] ;
  output \reg_1901_reg[0] ;
  output ap_enable_reg_pp0_iter3_reg_0;
  output \ap_CS_fsm_reg[8] ;
  output \xor_ln117_203_reg_24667_reg[7] ;
  output \xor_ln117_203_reg_24667_reg[5] ;
  output \x_assign_174_reg_25287_reg[0] ;
  output int_ap_start_reg_2;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  output [0:0]int_ap_start_reg_3;
  output int_ap_start_reg_4;
  output int_ap_start_reg_5;
  output [31:0]s_axi_control_RDATA;
  output s_axi_control_WREADY;
  output s_axi_control_ARREADY;
  output s_axi_control_AWREADY;
  output s_axi_control_BVALID;
  output s_axi_control_RVALID;
  output interrupt;
  input [5:0]x_assign_7_reg_22632;
  input [7:0]x_assign_3_reg_22564;
  input [7:0]Q;
  input [7:0]x_assign_5_reg_22595;
  input [7:0]\xor_ln117_22_reg_22835_reg[7] ;
  input [7:0]\xor_ln117_22_reg_22835_reg[7]_0 ;
  input [7:0]x_assign_9_reg_22533;
  input [7:0]\xor_ln117_22_reg_22835_reg[7]_1 ;
  input [7:0]\xor_ln117_23_reg_22882_reg[7] ;
  input [7:0]\xor_ln117_5_reg_22626_reg[7] ;
  input [7:0]\xor_ln117_23_reg_22882_reg[7]_0 ;
  input [7:0]\xor_ln117_21_reg_22795_reg[7] ;
  input [7:0]x_assign_2_reg_22409;
  input [7:0]x_assign_6_reg_22471;
  input [7:0]\xor_ln117_15_reg_22711_reg[7] ;
  input [7:0]\xor_ln117_15_reg_22711_reg[7]_0 ;
  input [7:0]\xor_ln117_15_reg_22711_reg[7]_1 ;
  input [3:0]x_assign_s_reg_22440;
  input [6:0]or_ln_fu_2868_p3;
  input [7:0]x_assign_1_reg_22497;
  input [7:0]\xor_ln117_14_reg_22679_reg[7] ;
  input [7:0]\xor_ln117_11_reg_22653_reg[7] ;
  input [7:0]\xor_ln117_11_reg_22653_reg[7]_0 ;
  input [7:0]\xor_ln117_11_reg_22653_reg[7]_1 ;
  input [7:0]q4_reg;
  input q4_reg_0;
  input [7:0]q4_reg_1;
  input [15:0]q3_reg;
  input [7:0]q4_reg_i_13;
  input [7:0]q4_reg_2;
  input [7:0]q3_reg_0;
  input [7:0]q3_reg_1;
  input [4:0]q3_reg_2;
  input [7:0]q3_reg_3;
  input q3_reg_4;
  input [3:0]\xor_ln117_21_reg_22795_reg[5] ;
  input [3:0]\xor_ln117_21_reg_22795_reg[5]_0 ;
  input [5:0]\xor_ln117_20_reg_22753_reg[7] ;
  input [3:0]\xor_ln117_20_reg_22753_reg[5] ;
  input [2:0]\xor_ln117_5_reg_22626_reg[4] ;
  input [2:0]\xor_ln117_5_reg_22626_reg[4]_0 ;
  input [2:0]\xor_ln117_14_reg_22679_reg[4] ;
  input q3_reg_5;
  input q3_reg_6;
  input q3_reg_7;
  input ap_enable_reg_pp0_iter3;
  input [7:0]\q1_reg[7] ;
  input [7:0]mem_reg_0_3_31_31_i_1;
  input [7:0]mem_reg_0_3_31_31_i_1_0;
  input ap_rst_n;
  input \reg_1862_reg[0] ;
  input \reg_1862_reg[0]_0 ;
  input \reg_1862_reg[0]_1 ;
  input \reg_1820_reg[0] ;
  input \reg_1846_reg[0] ;
  input \ap_CS_fsm_reg[14] ;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_enable_reg_pp0_iter2;
  input q3_reg_8;
  input q3_reg_9;
  input q3_reg_10;
  input q3_reg_11;
  input \reg_1839_reg[0] ;
  input \reg_1839_reg[0]_0 ;
  input \reg_1832_reg[0] ;
  input \reg_1832_reg[0]_0 ;
  input mem_reg_0_3_8_8_i_1;
  input [7:0]mem_reg_0_3_31_31_i_5;
  input [7:0]mem_reg_0_3_31_31_i_5_0;
  input [7:0]mem_reg_0_3_31_31_i_3;
  input [7:0]mem_reg_0_3_31_31_i_3_0;
  input mem_reg_0_3_1_1_i_1;
  input mem_reg_0_3_2_2_i_1;
  input mem_reg_0_3_3_3_i_1;
  input mem_reg_0_3_4_4_i_1;
  input mem_reg_0_3_6_6_i_1;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input [7:0]mem_reg_0_3_7_7_i_3;
  input [7:0]mem_reg_0_3_7_7_i_3_0;
  input [7:0]mem_reg_0_3_31_31_i_3_1;
  input [7:0]mem_reg_0_3_31_31_i_3_2;
  input [7:0]mem_reg_0_3_31_31_i_3_3;
  input [7:0]mem_reg_0_3_7_7_i_3_1;
  input [7:0]mem_reg_0_3_7_7_i_3_2;
  input [7:0]x_assign_198_reg_25643;
  input [5:0]x_assign_199_reg_25649;
  input [7:0]or_ln127_131_fu_21579_p3;
  input [5:0]or_ln127_132_fu_21585_p3;
  input [7:0]mem_reg_0_3_31_31_i_5_1;
  input [7:0]q1_reg_i_30;
  input [3:0]x_assign_194_reg_25362;
  input [7:0]x_assign_192_reg_25340;
  input [7:0]or_ln127_127_fu_19815_p3;
  input [6:0]or_ln127_128_fu_19821_p3;
  input [2:0]q3_reg_12;
  input [2:0]x_assign_174_reg_25287;
  input [2:0]x_assign_175_reg_25293;
  input [2:0]or_ln127_115_fu_19639_p3;
  input [1:0]or_ln127_116_fu_19645_p3;
  input ap_enable_reg_pp0_iter1;
  input \reg_1854_reg[7] ;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[13] ;
  wire [2:0]\ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_rep__0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire aw_hs;
  wire clefia_s0_ce2;
  wire clefia_s0_ce4;
  wire clefia_s1_ce3;
  wire clefia_s1_ce4;
  wire [1:0]data3;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire [0:0]int_ap_start_reg_0;
  wire [0:0]int_ap_start_reg_1;
  wire int_ap_start_reg_2;
  wire [0:0]int_ap_start_reg_3;
  wire int_ap_start_reg_4;
  wire int_ap_start_reg_5;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_i_2_n_0;
  wire int_ct_n_12;
  wire int_ct_n_13;
  wire int_ct_n_14;
  wire int_ct_n_15;
  wire int_ct_n_16;
  wire int_ct_n_17;
  wire int_ct_n_18;
  wire int_ct_n_19;
  wire int_ct_n_20;
  wire int_ct_n_21;
  wire int_ct_n_22;
  wire int_ct_n_23;
  wire int_ct_n_24;
  wire int_ct_n_25;
  wire int_ct_n_26;
  wire int_ct_n_27;
  wire int_ct_n_28;
  wire int_ct_n_29;
  wire int_ct_n_3;
  wire int_ct_n_30;
  wire int_ct_n_31;
  wire int_ct_n_32;
  wire int_ct_n_33;
  wire int_ct_n_34;
  wire int_ct_n_35;
  wire int_ct_n_36;
  wire int_ct_n_37;
  wire int_ct_n_38;
  wire int_ct_n_39;
  wire int_ct_n_40;
  wire int_ct_n_41;
  wire int_ct_n_42;
  wire int_ct_n_43;
  wire int_ct_read;
  wire int_ct_read0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_2_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr[1]_i_2_n_0 ;
  wire [1:0]int_pt_address1;
  wire int_pt_n_100;
  wire int_pt_n_101;
  wire int_pt_n_102;
  wire int_pt_n_103;
  wire int_pt_n_104;
  wire int_pt_n_105;
  wire int_pt_n_106;
  wire int_pt_n_107;
  wire int_pt_n_108;
  wire int_pt_n_109;
  wire int_pt_n_110;
  wire int_pt_n_111;
  wire int_pt_n_112;
  wire int_pt_n_113;
  wire int_pt_n_114;
  wire int_pt_n_115;
  wire int_pt_n_116;
  wire int_pt_n_117;
  wire int_pt_n_118;
  wire int_pt_n_119;
  wire int_pt_n_120;
  wire int_pt_n_95;
  wire int_pt_n_96;
  wire int_pt_n_97;
  wire int_pt_n_98;
  wire int_pt_n_99;
  wire int_pt_read;
  wire int_pt_read0;
  wire \int_pt_shift0[0]_i_1_n_0 ;
  wire \int_pt_shift0[0]_i_2_n_0 ;
  wire \int_pt_shift0[0]_i_3_n_0 ;
  wire \int_pt_shift0[1]_i_1_n_0 ;
  wire \int_pt_shift0[1]_i_2_n_0 ;
  wire \int_pt_shift0[1]_i_3_n_0 ;
  wire \int_pt_shift0[1]_i_4_n_0 ;
  wire \int_pt_shift0[1]_i_5_n_0 ;
  wire \int_pt_shift0_reg_n_0_[0] ;
  wire \int_pt_shift0_reg_n_0_[1] ;
  wire int_pt_write_i_1_n_0;
  wire int_pt_write_reg_n_0;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_2_n_0;
  wire interrupt;
  wire mem_reg_0_3_1_1_i_1;
  wire mem_reg_0_3_2_2_i_1;
  wire [7:0]mem_reg_0_3_31_31_i_1;
  wire [7:0]mem_reg_0_3_31_31_i_1_0;
  wire [7:0]mem_reg_0_3_31_31_i_3;
  wire [7:0]mem_reg_0_3_31_31_i_3_0;
  wire [7:0]mem_reg_0_3_31_31_i_3_1;
  wire [7:0]mem_reg_0_3_31_31_i_3_2;
  wire [7:0]mem_reg_0_3_31_31_i_3_3;
  wire [7:0]mem_reg_0_3_31_31_i_5;
  wire [7:0]mem_reg_0_3_31_31_i_5_0;
  wire [7:0]mem_reg_0_3_31_31_i_5_1;
  wire mem_reg_0_3_3_3_i_1;
  wire mem_reg_0_3_4_4_i_1;
  wire mem_reg_0_3_6_6_i_1;
  wire [7:0]mem_reg_0_3_7_7_i_3;
  wire [7:0]mem_reg_0_3_7_7_i_3_0;
  wire [7:0]mem_reg_0_3_7_7_i_3_1;
  wire [7:0]mem_reg_0_3_7_7_i_3_2;
  wire mem_reg_0_3_8_8_i_1;
  wire [2:0]or_ln127_115_fu_19639_p3;
  wire [1:0]or_ln127_116_fu_19645_p3;
  wire [7:0]or_ln127_127_fu_19815_p3;
  wire [6:0]or_ln127_128_fu_19821_p3;
  wire [7:0]or_ln127_131_fu_21579_p3;
  wire [5:0]or_ln127_132_fu_21585_p3;
  wire \or_ln127_1_reg_22785_reg[7] ;
  wire [7:0]\or_ln127_9_reg_22743_reg[7] ;
  wire [6:0]or_ln_fu_2868_p3;
  wire [7:2]p_0_in;
  wire [9:0]p_0_in__0;
  wire p_20_in;
  wire pt_ce0;
  wire [7:0]pt_q0;
  wire [31:0]q0;
  wire \q0[31]_i_4_n_0 ;
  wire [7:0]\q1_reg[7] ;
  wire [7:0]q1_reg_i_30;
  wire [15:0]q3_reg;
  wire [7:0]q3_reg_0;
  wire [7:0]q3_reg_1;
  wire q3_reg_10;
  wire q3_reg_11;
  wire [2:0]q3_reg_12;
  wire [4:0]q3_reg_2;
  wire [7:0]q3_reg_3;
  wire q3_reg_4;
  wire q3_reg_5;
  wire q3_reg_6;
  wire q3_reg_7;
  wire q3_reg_8;
  wire q3_reg_9;
  wire [7:0]q4_reg;
  wire q4_reg_0;
  wire [7:0]q4_reg_1;
  wire [7:0]q4_reg_2;
  wire q4_reg_i_10_n_0;
  wire q4_reg_i_11_n_0;
  wire [7:0]q4_reg_i_13;
  wire q4_reg_i_26_n_0;
  wire q4_reg_i_27_n_0;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \reg_1820_reg[0] ;
  wire \reg_1832_reg[0] ;
  wire \reg_1832_reg[0]_0 ;
  wire \reg_1839_reg[0] ;
  wire \reg_1839_reg[0]_0 ;
  wire \reg_1846_reg[0] ;
  wire \reg_1854_reg[7] ;
  wire \reg_1862_reg[0] ;
  wire \reg_1862_reg[0]_0 ;
  wire \reg_1862_reg[0]_1 ;
  wire \reg_1901_reg[0] ;
  wire \reg_1901_reg[5] ;
  wire \reg_1901_reg[7] ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]\trunc_ln127_7_reg_22446_reg[6] ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;
  wire [2:0]x_assign_174_reg_25287;
  wire \x_assign_174_reg_25287_reg[0] ;
  wire [2:0]x_assign_175_reg_25293;
  wire [7:0]x_assign_192_reg_25340;
  wire [3:0]x_assign_194_reg_25362;
  wire [7:0]x_assign_198_reg_25643;
  wire [5:0]x_assign_199_reg_25649;
  wire [7:0]x_assign_1_reg_22497;
  wire [7:0]x_assign_2_reg_22409;
  wire [7:0]x_assign_3_reg_22564;
  wire [7:0]\x_assign_3_reg_22564_reg[7] ;
  wire [7:0]x_assign_5_reg_22595;
  wire [7:0]x_assign_6_reg_22471;
  wire [7:0]\x_assign_6_reg_22471_reg[6] ;
  wire [7:0]\x_assign_6_reg_22471_reg[7] ;
  wire [7:0]\x_assign_6_reg_22471_reg[7]_0 ;
  wire [5:0]x_assign_7_reg_22632;
  wire [7:0]x_assign_9_reg_22533;
  wire [7:0]\x_assign_9_reg_22533_reg[5] ;
  wire [3:0]x_assign_s_reg_22440;
  wire [7:0]\xor_ln117_11_reg_22653_reg[7] ;
  wire [7:0]\xor_ln117_11_reg_22653_reg[7]_0 ;
  wire [7:0]\xor_ln117_11_reg_22653_reg[7]_1 ;
  wire [2:0]\xor_ln117_14_reg_22679_reg[4] ;
  wire [7:0]\xor_ln117_14_reg_22679_reg[7] ;
  wire [7:0]\xor_ln117_15_reg_22711_reg[7] ;
  wire [7:0]\xor_ln117_15_reg_22711_reg[7]_0 ;
  wire [7:0]\xor_ln117_15_reg_22711_reg[7]_1 ;
  wire \xor_ln117_203_reg_24667_reg[5] ;
  wire \xor_ln117_203_reg_24667_reg[7] ;
  wire [3:0]\xor_ln117_20_reg_22753_reg[5] ;
  wire [5:0]\xor_ln117_20_reg_22753_reg[7] ;
  wire [3:0]\xor_ln117_21_reg_22795_reg[5] ;
  wire [3:0]\xor_ln117_21_reg_22795_reg[5]_0 ;
  wire [7:0]\xor_ln117_21_reg_22795_reg[7] ;
  wire [7:0]\xor_ln117_22_reg_22835_reg[7] ;
  wire [7:0]\xor_ln117_22_reg_22835_reg[7]_0 ;
  wire [7:0]\xor_ln117_22_reg_22835_reg[7]_1 ;
  wire [7:0]\xor_ln117_23_reg_22882_reg[7] ;
  wire [7:0]\xor_ln117_23_reg_22882_reg[7]_0 ;
  wire [2:0]\xor_ln117_5_reg_22626_reg[4] ;
  wire [2:0]\xor_ln117_5_reg_22626_reg[4]_0 ;
  wire [7:0]\xor_ln117_5_reg_22626_reg[7] ;

  LUT6 #(
    .INIT(64'hFFFFFFFF040F0404)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(q3_reg[0]),
        .I2(\ap_CS_fsm[0]_i_2_n_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(q3_reg[13]),
        .I5(q3_reg[15]),
        .O(\ap_CS_fsm_reg[13]_0 [0]));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q3_reg_11),
        .I2(ap_start),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAA8AAA8)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(q3_reg[13]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_start),
        .I4(q3_reg[0]),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm_reg[13]_0 [2]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(q3_reg[13]),
        .I2(q3_reg[12]),
        .I3(q3_reg[1]),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(\ap_CS_fsm_reg[13]_0 [1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_start),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\ap_CS_fsm_reg[14] ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(ap_start),
        .I1(q3_reg[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_start),
        .I1(q3_reg[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(q3_reg[15]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(int_ap_start_reg_2));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_rep_i_1
       (.I0(ap_start),
        .I1(q3_reg[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(q3_reg[15]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(int_ap_start_reg_4));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_rep_i_1__0
       (.I0(ap_start),
        .I1(q3_reg[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(q3_reg[15]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(int_ap_start_reg_5));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_0_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00000002)) 
    int_ap_idle_i_1
       (.I0(q3_reg[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_start),
        .I4(ap_enable_reg_pp0_iter3),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFF4F44444444)) 
    int_ap_ready_i_1
       (.I0(p_0_in[7]),
        .I1(\int_isr[1]_i_2_n_0 ),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B8B0F0)) 
    int_ap_start_i_1
       (.I0(p_0_in[7]),
        .I1(q3_reg[15]),
        .I2(ap_start),
        .I3(q3_reg[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(int_ap_start5_out),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(int_auto_restart_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_auto_restart_i_2_n_0),
        .I3(s_axi_control_WSTRB[0]),
        .I4(p_0_in[7]),
        .O(int_auto_restart_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(p_20_in),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_auto_restart_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_0_in[7]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram__parameterized0 int_ct
       (.Q(Q),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[6] (int_ct_n_3),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg),
        .ap_enable_reg_pp0_iter3_reg_0(ap_enable_reg_pp0_iter3_reg_0),
        .ar_hs(ar_hs),
        .int_pt_address1(int_pt_address1),
        .mem_reg_0_3_0_0_i_13_0(\ap_CS_fsm_reg[8] ),
        .mem_reg_0_3_0_0_i_15_0(q3_reg),
        .mem_reg_0_3_0_0_i_15_1(q3_reg_11),
        .mem_reg_0_3_1_1_i_1_0(mem_reg_0_3_1_1_i_1),
        .mem_reg_0_3_2_2_i_1_0(mem_reg_0_3_2_2_i_1),
        .mem_reg_0_3_31_31_i_1_0(mem_reg_0_3_31_31_i_1),
        .mem_reg_0_3_31_31_i_1_1(mem_reg_0_3_31_31_i_1_0),
        .mem_reg_0_3_31_31_i_3_0(mem_reg_0_3_31_31_i_3),
        .mem_reg_0_3_31_31_i_3_1(mem_reg_0_3_31_31_i_3_0),
        .mem_reg_0_3_31_31_i_3_2(mem_reg_0_3_31_31_i_3_1),
        .mem_reg_0_3_31_31_i_3_3(mem_reg_0_3_31_31_i_3_2),
        .mem_reg_0_3_31_31_i_3_4(mem_reg_0_3_31_31_i_3_3),
        .mem_reg_0_3_31_31_i_5_0(mem_reg_0_3_31_31_i_5),
        .mem_reg_0_3_31_31_i_5_1(mem_reg_0_3_31_31_i_5_0),
        .mem_reg_0_3_31_31_i_5_2(mem_reg_0_3_31_31_i_5_1),
        .mem_reg_0_3_3_3_i_1_0(mem_reg_0_3_3_3_i_1),
        .mem_reg_0_3_4_4_i_1_0(mem_reg_0_3_4_4_i_1),
        .mem_reg_0_3_6_6_i_1_0(mem_reg_0_3_6_6_i_1),
        .mem_reg_0_3_7_7_i_3_0(mem_reg_0_3_7_7_i_3),
        .mem_reg_0_3_7_7_i_3_1(mem_reg_0_3_7_7_i_3_0),
        .mem_reg_0_3_7_7_i_3_2(mem_reg_0_3_7_7_i_3_1),
        .mem_reg_0_3_7_7_i_3_3(mem_reg_0_3_7_7_i_3_2),
        .mem_reg_0_3_8_8_i_1_0(mem_reg_0_3_8_8_i_1),
        .or_ln127_115_fu_19639_p3(or_ln127_115_fu_19639_p3),
        .or_ln127_116_fu_19645_p3(or_ln127_116_fu_19645_p3),
        .or_ln127_127_fu_19815_p3(or_ln127_127_fu_19815_p3),
        .or_ln127_128_fu_19821_p3(or_ln127_128_fu_19821_p3),
        .or_ln127_131_fu_21579_p3(or_ln127_131_fu_21579_p3),
        .or_ln127_132_fu_21585_p3(or_ln127_132_fu_21585_p3),
        .\q1_reg[31]_0 ({int_ct_n_12,int_ct_n_13,int_ct_n_14,int_ct_n_15,int_ct_n_16,int_ct_n_17,int_ct_n_18,int_ct_n_19,int_ct_n_20,int_ct_n_21,int_ct_n_22,int_ct_n_23,int_ct_n_24,int_ct_n_25,int_ct_n_26,int_ct_n_27,int_ct_n_28,int_ct_n_29,int_ct_n_30,int_ct_n_31,int_ct_n_32,int_ct_n_33,int_ct_n_34,int_ct_n_35,int_ct_n_36,int_ct_n_37,int_ct_n_38,int_ct_n_39,int_ct_n_40,int_ct_n_41,int_ct_n_42,int_ct_n_43}),
        .\q1_reg[7]_0 (\q1_reg[7] ),
        .q1_reg_i_30(q1_reg_i_30),
        .q3_reg(q3_reg_12),
        .q3_reg_0({\xor_ln117_15_reg_22711_reg[7] [7],\xor_ln117_15_reg_22711_reg[7] [5],\xor_ln117_15_reg_22711_reg[7] [0]}),
        .\reg_1901_reg[0] (\reg_1901_reg[0] ),
        .\reg_1901_reg[5] (\reg_1901_reg[5] ),
        .\reg_1901_reg[7] (\reg_1901_reg[7] ),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .x_assign_174_reg_25287(x_assign_174_reg_25287),
        .\x_assign_174_reg_25287_reg[0] (\x_assign_174_reg_25287_reg[0] ),
        .x_assign_175_reg_25293(x_assign_175_reg_25293),
        .x_assign_192_reg_25340(x_assign_192_reg_25340),
        .x_assign_194_reg_25362(x_assign_194_reg_25362),
        .x_assign_198_reg_25643(x_assign_198_reg_25643),
        .x_assign_199_reg_25649(x_assign_199_reg_25649),
        .\xor_ln117_203_reg_24667_reg[5] (\xor_ln117_203_reg_24667_reg[5] ),
        .\xor_ln117_203_reg_24667_reg[7] (\xor_ln117_203_reg_24667_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    int_ct_read_i_1
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(s_axi_control_ARVALID),
        .O(int_ct_read0));
  FDRE int_ct_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ct_read0),
        .Q(int_ct_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(int_auto_restart_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_ier[1]_i_2 
       (.I0(p_20_in),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    int_interrupt_i_1
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_2
       (.I0(data3[1]),
        .I1(data3[0]),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[0]_i_1 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(ap_done),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_isr[0]_i_2 
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\int_isr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[1]_i_1 
       (.I0(\int_isr[1]_i_2_n_0 ),
        .I1(\int_ier_reg_n_0_[1] ),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \int_isr[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(q3_reg[0]),
        .I2(ap_start),
        .I3(q3_reg[15]),
        .O(\int_isr[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(data3[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(data3[1]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram int_pt
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(pt_ce0),
        .Q(Q),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(E),
        .ap_start(ap_start),
        .ar_hs(ar_hs),
        .clefia_s1_ce4(clefia_s1_ce4),
        .int_pt_address1(int_pt_address1),
        .int_pt_read(int_pt_read),
        .\or_ln127_1_reg_22785_reg[7] (\or_ln127_1_reg_22785_reg[7] ),
        .\or_ln127_9_reg_22743_reg[7] (\or_ln127_9_reg_22743_reg[7] ),
        .or_ln_fu_2868_p3(or_ln_fu_2868_p3),
        .\q0_reg[31]_0 (q0),
        .\q0_reg[31]_1 (\q0[31]_i_4_n_0 ),
        .\q0_reg[31]_2 ({\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] }),
        .\q1_reg[0]_0 (int_pt_write_reg_n_0),
        .\q1_reg[10]_0 (int_pt_n_99),
        .\q1_reg[11]_0 (int_pt_n_100),
        .\q1_reg[12]_0 (int_pt_n_101),
        .\q1_reg[13]_0 (int_pt_n_102),
        .\q1_reg[14]_0 (int_pt_n_103),
        .\q1_reg[15]_0 (int_pt_n_104),
        .\q1_reg[16]_0 (int_pt_n_105),
        .\q1_reg[17]_0 (int_pt_n_106),
        .\q1_reg[18]_0 (int_pt_n_107),
        .\q1_reg[19]_0 (int_pt_n_108),
        .\q1_reg[20]_0 (int_pt_n_109),
        .\q1_reg[21]_0 (int_pt_n_110),
        .\q1_reg[22]_0 (int_pt_n_111),
        .\q1_reg[23]_0 (int_pt_n_112),
        .\q1_reg[24]_0 (int_pt_n_113),
        .\q1_reg[25]_0 (int_pt_n_114),
        .\q1_reg[26]_0 (int_pt_n_115),
        .\q1_reg[27]_0 (int_pt_n_116),
        .\q1_reg[28]_0 (int_pt_n_117),
        .\q1_reg[29]_0 (int_pt_n_118),
        .\q1_reg[30]_0 (int_pt_n_119),
        .\q1_reg[31]_0 (int_pt_n_120),
        .\q1_reg[4]_0 (int_pt_n_95),
        .\q1_reg[5]_0 (int_pt_n_96),
        .\q1_reg[6]_0 (int_pt_n_97),
        .\q1_reg[8]_0 (int_pt_n_98),
        .\q1_reg[9]_0 ({p_0_in__0[9],p_0_in__0[7],p_0_in__0[3:0]}),
        .q3_reg(q3_reg),
        .q3_reg_0(ap_enable_reg_pp0_iter0),
        .q3_reg_1(q3_reg_0),
        .q3_reg_2(q3_reg_1),
        .q3_reg_3(q3_reg_2),
        .q3_reg_4(q3_reg_3),
        .q3_reg_5(q3_reg_4),
        .q3_reg_6(q3_reg_5),
        .q3_reg_7(q3_reg_6),
        .q3_reg_8(q3_reg_7),
        .q4_reg(q4_reg),
        .q4_reg_0(q4_reg_0),
        .q4_reg_1(q4_reg_1),
        .q4_reg_2(q4_reg_i_11_n_0),
        .q4_reg_3(q4_reg_i_10_n_0),
        .q4_reg_4(q4_reg_i_26_n_0),
        .q4_reg_5(q4_reg_i_27_n_0),
        .q4_reg_6(q4_reg_2),
        .q4_reg_i_13_0(q4_reg_i_13),
        .\rdata_reg[0] (\rdata[0]_i_2_n_0 ),
        .\rdata_reg[1] (\rdata[1]_i_2_n_0 ),
        .\rdata_reg[1]_0 (\rdata[9]_i_3_n_0 ),
        .\rdata_reg[2] (\rdata[2]_i_2_n_0 ),
        .\rdata_reg[31] ({int_ct_n_12,int_ct_n_13,int_ct_n_14,int_ct_n_15,int_ct_n_16,int_ct_n_17,int_ct_n_18,int_ct_n_19,int_ct_n_20,int_ct_n_21,int_ct_n_22,int_ct_n_23,int_ct_n_24,int_ct_n_25,int_ct_n_26,int_ct_n_27,int_ct_n_28,int_ct_n_29,int_ct_n_30,int_ct_n_31,int_ct_n_32,int_ct_n_33,int_ct_n_34,int_ct_n_35,int_ct_n_36,int_ct_n_37,int_ct_n_38,int_ct_n_39,int_ct_n_40,int_ct_n_41,int_ct_n_42,int_ct_n_43}),
        .\rdata_reg[3] (\rdata[3]_i_2_n_0 ),
        .\rdata_reg[7] (\rdata[7]_i_2_n_0 ),
        .\rdata_reg[9] (\rdata[9]_i_2_n_0 ),
        .rstate(rstate),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[3:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .\trunc_ln127_7_reg_22446_reg[6] (\trunc_ln127_7_reg_22446_reg[6] ),
        .wstate(wstate),
        .x_assign_1_reg_22497(x_assign_1_reg_22497),
        .x_assign_2_reg_22409(x_assign_2_reg_22409),
        .x_assign_3_reg_22564(x_assign_3_reg_22564),
        .\x_assign_3_reg_22564_reg[7] (\x_assign_3_reg_22564_reg[7] ),
        .x_assign_5_reg_22595(x_assign_5_reg_22595),
        .x_assign_6_reg_22471(x_assign_6_reg_22471),
        .\x_assign_6_reg_22471_reg[6] (\x_assign_6_reg_22471_reg[6] ),
        .\x_assign_6_reg_22471_reg[7] (\x_assign_6_reg_22471_reg[7] ),
        .\x_assign_6_reg_22471_reg[7]_0 (\x_assign_6_reg_22471_reg[7]_0 ),
        .x_assign_7_reg_22632(x_assign_7_reg_22632),
        .x_assign_9_reg_22533(x_assign_9_reg_22533),
        .\x_assign_9_reg_22533_reg[5] (\x_assign_9_reg_22533_reg[5] ),
        .x_assign_s_reg_22440(x_assign_s_reg_22440),
        .\xor_ln117_11_reg_22653_reg[2] (pt_q0[2]),
        .\xor_ln117_11_reg_22653_reg[4] (pt_q0[4]),
        .\xor_ln117_11_reg_22653_reg[7] (\xor_ln117_11_reg_22653_reg[7] ),
        .\xor_ln117_11_reg_22653_reg[7]_0 (\xor_ln117_11_reg_22653_reg[7]_0 ),
        .\xor_ln117_11_reg_22653_reg[7]_1 (\xor_ln117_11_reg_22653_reg[7]_1 ),
        .\xor_ln117_14_reg_22679_reg[3] (pt_q0[3]),
        .\xor_ln117_14_reg_22679_reg[4] (\xor_ln117_14_reg_22679_reg[4] ),
        .\xor_ln117_14_reg_22679_reg[5] (pt_q0[5]),
        .\xor_ln117_14_reg_22679_reg[7] (\xor_ln117_14_reg_22679_reg[7] ),
        .\xor_ln117_15_reg_22711_reg[7] (\xor_ln117_15_reg_22711_reg[7] ),
        .\xor_ln117_15_reg_22711_reg[7]_0 (\xor_ln117_15_reg_22711_reg[7]_0 ),
        .\xor_ln117_15_reg_22711_reg[7]_1 (\xor_ln117_15_reg_22711_reg[7]_1 ),
        .\xor_ln117_20_reg_22753_reg[5] (\xor_ln117_20_reg_22753_reg[5] ),
        .\xor_ln117_20_reg_22753_reg[7] (\xor_ln117_20_reg_22753_reg[7] ),
        .\xor_ln117_21_reg_22795_reg[5] (\xor_ln117_21_reg_22795_reg[5] ),
        .\xor_ln117_21_reg_22795_reg[5]_0 (\xor_ln117_21_reg_22795_reg[5]_0 ),
        .\xor_ln117_21_reg_22795_reg[7] (\xor_ln117_21_reg_22795_reg[7] ),
        .\xor_ln117_22_reg_22835_reg[7] (\xor_ln117_22_reg_22835_reg[7] ),
        .\xor_ln117_22_reg_22835_reg[7]_0 (\xor_ln117_22_reg_22835_reg[7]_0 ),
        .\xor_ln117_22_reg_22835_reg[7]_1 (\xor_ln117_22_reg_22835_reg[7]_1 ),
        .\xor_ln117_23_reg_22882_reg[7] (\xor_ln117_23_reg_22882_reg[7] ),
        .\xor_ln117_23_reg_22882_reg[7]_0 (\xor_ln117_23_reg_22882_reg[7]_0 ),
        .\xor_ln117_5_reg_22626_reg[0] (pt_q0[0]),
        .\xor_ln117_5_reg_22626_reg[1] (pt_q0[1]),
        .\xor_ln117_5_reg_22626_reg[4] (\xor_ln117_5_reg_22626_reg[4] ),
        .\xor_ln117_5_reg_22626_reg[4]_0 (\xor_ln117_5_reg_22626_reg[4]_0 ),
        .\xor_ln117_5_reg_22626_reg[6] (pt_q0[6]),
        .\xor_ln117_5_reg_22626_reg[7] (\xor_ln117_5_reg_22626_reg[7] ),
        .\xor_ln117_5_reg_22626_reg[7]_0 (pt_q0[7]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    int_pt_read_i_1
       (.I0(s_axi_control_ARADDR[4]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(s_axi_control_ARADDR[5]),
        .O(int_pt_read0));
  FDRE int_pt_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_pt_read0),
        .Q(int_pt_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAFEFFFFAAFE0000)) 
    \int_pt_shift0[0]_i_1 
       (.I0(q3_reg[15]),
        .I1(q3_reg[13]),
        .I2(\int_pt_shift0[0]_i_2_n_0 ),
        .I3(q3_reg[14]),
        .I4(pt_ce0),
        .I5(\int_pt_shift0_reg_n_0_[0] ),
        .O(\int_pt_shift0[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555500005501)) 
    \int_pt_shift0[0]_i_2 
       (.I0(q3_reg[12]),
        .I1(q3_reg[8]),
        .I2(\int_pt_shift0[0]_i_3_n_0 ),
        .I3(q3_reg[9]),
        .I4(q3_reg[10]),
        .I5(q3_reg[11]),
        .O(\int_pt_shift0[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100010155555555)) 
    \int_pt_shift0[0]_i_3 
       (.I0(q3_reg[7]),
        .I1(q3_reg[5]),
        .I2(q3_reg[3]),
        .I3(q3_reg[2]),
        .I4(q3_reg[1]),
        .I5(int_ct_n_3),
        .O(\int_pt_shift0[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEE0000)) 
    \int_pt_shift0[1]_i_1 
       (.I0(q3_reg[14]),
        .I1(q3_reg[15]),
        .I2(\int_pt_shift0[1]_i_2_n_0 ),
        .I3(\int_pt_shift0[1]_i_3_n_0 ),
        .I4(pt_ce0),
        .I5(\int_pt_shift0_reg_n_0_[1] ),
        .O(\int_pt_shift0[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    \int_pt_shift0[1]_i_2 
       (.I0(q3_reg[12]),
        .I1(q3_reg[13]),
        .I2(q3_reg[10]),
        .I3(q3_reg[11]),
        .I4(q3_reg[8]),
        .I5(q3_reg[9]),
        .O(\int_pt_shift0[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \int_pt_shift0[1]_i_3 
       (.I0(q3_reg[6]),
        .I1(q3_reg[7]),
        .I2(q3_reg[10]),
        .I3(q3_reg[11]),
        .I4(\int_pt_shift0[1]_i_4_n_0 ),
        .I5(\int_pt_shift0[1]_i_5_n_0 ),
        .O(\int_pt_shift0[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \int_pt_shift0[1]_i_4 
       (.I0(q3_reg[4]),
        .I1(q3_reg[5]),
        .O(\int_pt_shift0[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_pt_shift0[1]_i_5 
       (.I0(q3_reg[3]),
        .I1(q3_reg[2]),
        .O(\int_pt_shift0[1]_i_5_n_0 ));
  FDRE \int_pt_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_pt_shift0[0]_i_1_n_0 ),
        .Q(\int_pt_shift0_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_pt_shift0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_pt_shift0[1]_i_1_n_0 ),
        .Q(\int_pt_shift0_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    int_pt_write_i_1
       (.I0(s_axi_control_AWADDR[5]),
        .I1(aw_hs),
        .I2(s_axi_control_AWADDR[4]),
        .I3(p_20_in),
        .I4(int_pt_write_reg_n_0),
        .O(int_pt_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000EF0000000000)) 
    int_pt_write_i_2
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_control_WVALID),
        .O(p_20_in));
  FDRE int_pt_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_pt_write_i_1_n_0),
        .Q(int_pt_write_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3B08FFFF3B083B08)) 
    int_task_ap_done_i_1
       (.I0(ap_idle),
        .I1(auto_restart_status_reg_n_0),
        .I2(p_0_in[2]),
        .I3(ap_done),
        .I4(int_task_ap_done_i_2_n_0),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_isr[0]_i_2_n_0 ),
        .O(int_task_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \pt_load_10_reg_22549[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(q3_reg[0]),
        .I2(ap_start),
        .I3(q3_reg[7]),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \pt_load_11_reg_22585[7]_i_1 
       (.I0(ap_start),
        .I1(q3_reg[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(q3_reg[8]),
        .O(int_ap_start_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \pt_load_1_reg_22394[7]_i_1 
       (.I0(q3_reg[2]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(q3_reg[0]),
        .I3(ap_start),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \pt_load_2_reg_22425[7]_i_1 
       (.I0(ap_start),
        .I1(q3_reg[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(q3_reg[3]),
        .O(int_ap_start_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_22456[0]_i_1 
       (.I0(q0[24]),
        .I1(q0[8]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[16]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[0]),
        .O(pt_q0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_22456[1]_i_1 
       (.I0(q0[25]),
        .I1(q0[9]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[17]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[1]),
        .O(pt_q0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_22456[2]_i_1 
       (.I0(q0[26]),
        .I1(q0[10]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[18]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[2]),
        .O(pt_q0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_22456[3]_i_1 
       (.I0(q0[27]),
        .I1(q0[11]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[19]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[3]),
        .O(pt_q0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_22456[4]_i_1 
       (.I0(q0[28]),
        .I1(q0[12]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[20]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[4]),
        .O(pt_q0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_22456[5]_i_1 
       (.I0(q0[29]),
        .I1(q0[13]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[21]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[5]),
        .O(pt_q0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_22456[6]_i_1 
       (.I0(q0[30]),
        .I1(q0[14]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[22]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[6]),
        .O(pt_q0[6]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \pt_load_3_reg_22456[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(q3_reg[0]),
        .I2(ap_start),
        .I3(q3_reg[4]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_22456[7]_i_2 
       (.I0(q0[31]),
        .I1(q0[15]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[23]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[7]),
        .O(pt_q0[7]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \pt_load_8_reg_22487[7]_i_1 
       (.I0(q3_reg[5]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(q3_reg[0]),
        .I3(ap_start),
        .O(\ap_CS_fsm_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \q0[31]_i_4 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(q3_reg[0]),
        .I2(ap_start),
        .I3(q3_reg[12]),
        .O(\q0[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    q1_reg_i_2
       (.I0(q3_reg_11),
        .I1(q3_reg[0]),
        .I2(q3_reg[15]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(q3_reg_8),
        .I5(q3_reg_9),
        .O(clefia_s0_ce2));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    q3_reg_i_1
       (.I0(q3_reg[15]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(q3_reg_8),
        .I3(q3_reg_9),
        .I4(q3_reg_10),
        .I5(q3_reg[0]),
        .O(clefia_s1_ce3));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDDD)) 
    q4_reg_i_1
       (.I0(q4_reg_i_10_n_0),
        .I1(q4_reg_i_11_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(q3_reg[3]),
        .I4(q3_reg[1]),
        .I5(q3_reg[6]),
        .O(clefia_s0_ce4));
  LUT6 #(
    .INIT(64'h0F000FFF1F111FFF)) 
    q4_reg_i_10
       (.I0(q3_reg[12]),
        .I1(q3_reg[8]),
        .I2(ap_start),
        .I3(q3_reg[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(q3_reg[10]),
        .O(q4_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    q4_reg_i_11
       (.I0(q3_reg[15]),
        .I1(ap_start),
        .I2(q3_reg[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q3_reg[2]),
        .O(q4_reg_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    q4_reg_i_26
       (.I0(q3_reg[10]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(q3_reg[0]),
        .I3(ap_start),
        .O(q4_reg_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    q4_reg_i_27
       (.I0(q3_reg[10]),
        .I1(ap_start),
        .I2(q3_reg[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(q3_reg[8]),
        .O(q4_reg_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_3_n_0 ),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_3 
       (.I0(data3[0]),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_3_n_0 ),
        .I1(int_task_ap_done),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_ier_reg_n_0_[1] ),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data3[1]),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[2]_i_2 
       (.I0(p_0_in[2]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[31]_i_1 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF02)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(int_ct_read),
        .I4(int_pt_read),
        .O(\rdata[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[3]_i_2 
       (.I0(int_ap_ready),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[7]_i_2 
       (.I0(p_0_in[7]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[9]_i_2 
       (.I0(interrupt),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_99),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_100),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_101),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_102),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_103),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_104),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_105),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_106),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_107),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_108),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_109),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_110),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_111),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_112),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_113),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_114),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_115),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_116),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_117),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_118),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_119),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_120),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_95),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_96),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_97),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_98),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFE0EFE0EFE0A0A0)) 
    \reg_1816[7]_i_1 
       (.I0(q3_reg_10),
        .I1(ap_start),
        .I2(q3_reg[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(q3_reg[2]),
        .I5(q3_reg[9]),
        .O(ap_enable_reg_pp0_iter1_reg_rep__0));
  LUT5 #(
    .INIT(32'hFFF0FEF0)) 
    \reg_1820[7]_i_1 
       (.I0(q3_reg[3]),
        .I1(q3_reg[15]),
        .I2(\reg_1820_reg[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(q3_reg[12]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFD5D5D5D5D5)) 
    \reg_1825[7]_i_1 
       (.I0(\reg_1846_reg[0] ),
        .I1(q3_reg[2]),
        .I2(\ap_CS_fsm_reg[14] ),
        .I3(q3_reg[4]),
        .I4(q3_reg[11]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFFFEAFFEAFFEAFF)) 
    \reg_1832[7]_i_1 
       (.I0(\reg_1832_reg[0] ),
        .I1(q3_reg[3]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_1832_reg[0]_0 ),
        .I4(q3_reg[5]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF5D5FFFF)) 
    \reg_1839[7]_i_1 
       (.I0(\reg_1839_reg[0] ),
        .I1(q3_reg[5]),
        .I2(q3_reg_11),
        .I3(q3_reg[13]),
        .I4(\reg_1839_reg[0]_0 ),
        .I5(E),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFD5FFD5FFD5FF)) 
    \reg_1846[7]_i_1 
       (.I0(\reg_1846_reg[0] ),
        .I1(q3_reg[2]),
        .I2(\ap_CS_fsm_reg[14] ),
        .I3(\reg_1862_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(q3_reg[7]),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \reg_1854[7]_i_1 
       (.I0(\reg_1854_reg[7] ),
        .I1(ap_start),
        .I2(q3_reg[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(q3_reg[8]),
        .O(int_ap_start_reg_3));
  LUT5 #(
    .INIT(32'hFF8FFFFF)) 
    \reg_1862[7]_i_1 
       (.I0(q3_reg[13]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\reg_1862_reg[0] ),
        .I3(\reg_1862_reg[0]_0 ),
        .I4(\reg_1862_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[13] ));
  LUT6 #(
    .INIT(64'h00000000EEEEEE2E)) 
    \rstate[0]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[0]),
        .I2(s_axi_control_RREADY),
        .I3(int_pt_read),
        .I4(int_ct_read),
        .I5(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_control_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_control_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_BVALID));
  LUT4 #(
    .INIT(16'h0004)) 
    s_axi_control_RVALID_INST_0
       (.I0(int_pt_read),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(int_ct_read),
        .O(s_axi_control_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h44444404)) 
    s_axi_control_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[1]),
        .I4(rstate[0]),
        .O(s_axi_control_WREADY));
  LUT3 #(
    .INIT(8'h10)) 
    \waddr[5]_i_1 
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .I2(s_axi_control_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h00EE002E)) 
    \wstate[0]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(wstate[0]),
        .I2(s_axi_control_WVALID),
        .I3(wstate[1]),
        .I4(ar_hs),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h00200F20)) 
    \wstate[1]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_BREADY),
        .O(\wstate[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram
   (D,
    \or_ln127_9_reg_22743_reg[7] ,
    \x_assign_3_reg_22564_reg[7] ,
    \x_assign_9_reg_22533_reg[5] ,
    \x_assign_6_reg_22471_reg[7] ,
    \trunc_ln127_7_reg_22446_reg[6] ,
    \x_assign_6_reg_22471_reg[7]_0 ,
    \x_assign_6_reg_22471_reg[6] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[15] ,
    \or_ln127_1_reg_22785_reg[7] ,
    E,
    clefia_s1_ce4,
    ap_enable_reg_pp0_iter0_reg_reg,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[8] ,
    \q1_reg[9]_0 ,
    int_pt_address1,
    \q1_reg[4]_0 ,
    \q1_reg[5]_0 ,
    \q1_reg[6]_0 ,
    \q1_reg[8]_0 ,
    \q1_reg[10]_0 ,
    \q1_reg[11]_0 ,
    \q1_reg[12]_0 ,
    \q1_reg[13]_0 ,
    \q1_reg[14]_0 ,
    \q1_reg[15]_0 ,
    \q1_reg[16]_0 ,
    \q1_reg[17]_0 ,
    \q1_reg[18]_0 ,
    \q1_reg[19]_0 ,
    \q1_reg[20]_0 ,
    \q1_reg[21]_0 ,
    \q1_reg[22]_0 ,
    \q1_reg[23]_0 ,
    \q1_reg[24]_0 ,
    \q1_reg[25]_0 ,
    \q1_reg[26]_0 ,
    \q1_reg[27]_0 ,
    \q1_reg[28]_0 ,
    \q1_reg[29]_0 ,
    \q1_reg[30]_0 ,
    \q1_reg[31]_0 ,
    \q0_reg[31]_0 ,
    x_assign_7_reg_22632,
    x_assign_3_reg_22564,
    Q,
    \xor_ln117_5_reg_22626_reg[0] ,
    x_assign_5_reg_22595,
    \xor_ln117_22_reg_22835_reg[7] ,
    \xor_ln117_22_reg_22835_reg[7]_0 ,
    x_assign_9_reg_22533,
    \xor_ln117_22_reg_22835_reg[7]_1 ,
    \xor_ln117_23_reg_22882_reg[7] ,
    \xor_ln117_5_reg_22626_reg[7] ,
    \xor_ln117_23_reg_22882_reg[7]_0 ,
    \xor_ln117_21_reg_22795_reg[7] ,
    x_assign_2_reg_22409,
    x_assign_6_reg_22471,
    \xor_ln117_15_reg_22711_reg[7] ,
    \xor_ln117_15_reg_22711_reg[7]_0 ,
    \xor_ln117_15_reg_22711_reg[7]_1 ,
    x_assign_s_reg_22440,
    or_ln_fu_2868_p3,
    x_assign_1_reg_22497,
    \xor_ln117_14_reg_22679_reg[7] ,
    \xor_ln117_11_reg_22653_reg[7] ,
    \xor_ln117_11_reg_22653_reg[7]_0 ,
    \xor_ln117_11_reg_22653_reg[7]_1 ,
    q4_reg,
    q4_reg_0,
    q4_reg_1,
    q4_reg_2,
    q4_reg_3,
    q3_reg,
    q3_reg_0,
    q4_reg_4,
    q4_reg_i_13_0,
    q4_reg_5,
    q4_reg_6,
    \q0_reg[31]_1 ,
    q3_reg_1,
    q3_reg_2,
    q3_reg_3,
    q3_reg_4,
    q3_reg_5,
    \xor_ln117_5_reg_22626_reg[1] ,
    \xor_ln117_11_reg_22653_reg[2] ,
    \xor_ln117_21_reg_22795_reg[5] ,
    \xor_ln117_21_reg_22795_reg[5]_0 ,
    \xor_ln117_20_reg_22753_reg[7] ,
    \xor_ln117_20_reg_22753_reg[5] ,
    \xor_ln117_5_reg_22626_reg[4] ,
    \xor_ln117_5_reg_22626_reg[4]_0 ,
    \xor_ln117_14_reg_22679_reg[4] ,
    \xor_ln117_14_reg_22679_reg[3] ,
    \xor_ln117_11_reg_22653_reg[4] ,
    \xor_ln117_14_reg_22679_reg[5] ,
    q3_reg_6,
    \xor_ln117_5_reg_22626_reg[6] ,
    q3_reg_7,
    \xor_ln117_5_reg_22626_reg[7]_0 ,
    q3_reg_8,
    ap_enable_reg_pp0_iter0_reg,
    ap_start,
    \rdata_reg[0] ,
    ar_hs,
    int_pt_read,
    \rdata_reg[31] ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[7] ,
    \rdata_reg[9] ,
    s_axi_control_ARADDR,
    rstate,
    s_axi_control_ARVALID,
    \q0_reg[31]_2 ,
    s_axi_control_WSTRB,
    wstate,
    s_axi_control_WVALID,
    \q1_reg[0]_0 ,
    s_axi_control_WDATA,
    ap_clk);
  output [7:0]D;
  output [7:0]\or_ln127_9_reg_22743_reg[7] ;
  output [7:0]\x_assign_3_reg_22564_reg[7] ;
  output [7:0]\x_assign_9_reg_22533_reg[5] ;
  output [7:0]\x_assign_6_reg_22471_reg[7] ;
  output [7:0]\trunc_ln127_7_reg_22446_reg[6] ;
  output [7:0]\x_assign_6_reg_22471_reg[7]_0 ;
  output [7:0]\x_assign_6_reg_22471_reg[6] ;
  output [7:0]ADDRARDADDR;
  output [7:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[15] ;
  output \or_ln127_1_reg_22785_reg[7] ;
  output [0:0]E;
  output clefia_s1_ce4;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[8] ;
  output [5:0]\q1_reg[9]_0 ;
  output [1:0]int_pt_address1;
  output \q1_reg[4]_0 ;
  output \q1_reg[5]_0 ;
  output \q1_reg[6]_0 ;
  output \q1_reg[8]_0 ;
  output \q1_reg[10]_0 ;
  output \q1_reg[11]_0 ;
  output \q1_reg[12]_0 ;
  output \q1_reg[13]_0 ;
  output \q1_reg[14]_0 ;
  output \q1_reg[15]_0 ;
  output \q1_reg[16]_0 ;
  output \q1_reg[17]_0 ;
  output \q1_reg[18]_0 ;
  output \q1_reg[19]_0 ;
  output \q1_reg[20]_0 ;
  output \q1_reg[21]_0 ;
  output \q1_reg[22]_0 ;
  output \q1_reg[23]_0 ;
  output \q1_reg[24]_0 ;
  output \q1_reg[25]_0 ;
  output \q1_reg[26]_0 ;
  output \q1_reg[27]_0 ;
  output \q1_reg[28]_0 ;
  output \q1_reg[29]_0 ;
  output \q1_reg[30]_0 ;
  output \q1_reg[31]_0 ;
  output [31:0]\q0_reg[31]_0 ;
  input [5:0]x_assign_7_reg_22632;
  input [7:0]x_assign_3_reg_22564;
  input [7:0]Q;
  input \xor_ln117_5_reg_22626_reg[0] ;
  input [7:0]x_assign_5_reg_22595;
  input [7:0]\xor_ln117_22_reg_22835_reg[7] ;
  input [7:0]\xor_ln117_22_reg_22835_reg[7]_0 ;
  input [7:0]x_assign_9_reg_22533;
  input [7:0]\xor_ln117_22_reg_22835_reg[7]_1 ;
  input [7:0]\xor_ln117_23_reg_22882_reg[7] ;
  input [7:0]\xor_ln117_5_reg_22626_reg[7] ;
  input [7:0]\xor_ln117_23_reg_22882_reg[7]_0 ;
  input [7:0]\xor_ln117_21_reg_22795_reg[7] ;
  input [7:0]x_assign_2_reg_22409;
  input [7:0]x_assign_6_reg_22471;
  input [7:0]\xor_ln117_15_reg_22711_reg[7] ;
  input [7:0]\xor_ln117_15_reg_22711_reg[7]_0 ;
  input [7:0]\xor_ln117_15_reg_22711_reg[7]_1 ;
  input [3:0]x_assign_s_reg_22440;
  input [6:0]or_ln_fu_2868_p3;
  input [7:0]x_assign_1_reg_22497;
  input [7:0]\xor_ln117_14_reg_22679_reg[7] ;
  input [7:0]\xor_ln117_11_reg_22653_reg[7] ;
  input [7:0]\xor_ln117_11_reg_22653_reg[7]_0 ;
  input [7:0]\xor_ln117_11_reg_22653_reg[7]_1 ;
  input [7:0]q4_reg;
  input q4_reg_0;
  input [7:0]q4_reg_1;
  input q4_reg_2;
  input q4_reg_3;
  input [15:0]q3_reg;
  input q3_reg_0;
  input q4_reg_4;
  input [7:0]q4_reg_i_13_0;
  input q4_reg_5;
  input [7:0]q4_reg_6;
  input \q0_reg[31]_1 ;
  input [7:0]q3_reg_1;
  input [7:0]q3_reg_2;
  input [4:0]q3_reg_3;
  input [7:0]q3_reg_4;
  input q3_reg_5;
  input \xor_ln117_5_reg_22626_reg[1] ;
  input \xor_ln117_11_reg_22653_reg[2] ;
  input [3:0]\xor_ln117_21_reg_22795_reg[5] ;
  input [3:0]\xor_ln117_21_reg_22795_reg[5]_0 ;
  input [5:0]\xor_ln117_20_reg_22753_reg[7] ;
  input [3:0]\xor_ln117_20_reg_22753_reg[5] ;
  input [2:0]\xor_ln117_5_reg_22626_reg[4] ;
  input [2:0]\xor_ln117_5_reg_22626_reg[4]_0 ;
  input [2:0]\xor_ln117_14_reg_22679_reg[4] ;
  input \xor_ln117_14_reg_22679_reg[3] ;
  input \xor_ln117_11_reg_22653_reg[4] ;
  input \xor_ln117_14_reg_22679_reg[5] ;
  input q3_reg_6;
  input \xor_ln117_5_reg_22626_reg[6] ;
  input q3_reg_7;
  input \xor_ln117_5_reg_22626_reg[7]_0 ;
  input q3_reg_8;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_start;
  input \rdata_reg[0] ;
  input ar_hs;
  input int_pt_read;
  input [31:0]\rdata_reg[31] ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2] ;
  input \rdata_reg[3] ;
  input \rdata_reg[7] ;
  input \rdata_reg[9] ;
  input [1:0]s_axi_control_ARADDR;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input [1:0]\q0_reg[31]_2 ;
  input [3:0]s_axi_control_WSTRB;
  input [1:0]wstate;
  input s_axi_control_WVALID;
  input \q1_reg[0]_0 ;
  input [31:0]s_axi_control_WDATA;
  input ap_clk;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[15] ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_start;
  wire ar_hs;
  wire clefia_s1_ce4;
  wire [1:0]int_pt_address1;
  wire [3:3]int_pt_be1;
  wire int_pt_ce1;
  wire int_pt_read;
  wire mem_reg_0_3_0_0_i_2_n_0;
  wire mem_reg_0_3_0_0_i_3__0_n_0;
  wire mem_reg_0_3_0_0_i_6__0_n_0;
  wire mem_reg_0_3_0_0_i_7__0_n_0;
  wire \or_ln127_1_reg_22785_reg[7] ;
  wire [7:0]\or_ln127_9_reg_22743_reg[7] ;
  wire [6:0]or_ln_fu_2868_p3;
  wire [24:0]p_0_in0_out__0;
  wire [31:24]p_1_in;
  wire [31:0]q00;
  wire \q0[31]_i_2_n_0 ;
  wire \q0[31]_i_3_n_0 ;
  wire [31:0]\q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire [1:0]\q0_reg[31]_2 ;
  wire [31:0]q1;
  wire [31:0]q10__0;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[10]_0 ;
  wire \q1_reg[11]_0 ;
  wire \q1_reg[12]_0 ;
  wire \q1_reg[13]_0 ;
  wire \q1_reg[14]_0 ;
  wire \q1_reg[15]_0 ;
  wire \q1_reg[16]_0 ;
  wire \q1_reg[17]_0 ;
  wire \q1_reg[18]_0 ;
  wire \q1_reg[19]_0 ;
  wire \q1_reg[20]_0 ;
  wire \q1_reg[21]_0 ;
  wire \q1_reg[22]_0 ;
  wire \q1_reg[23]_0 ;
  wire \q1_reg[24]_0 ;
  wire \q1_reg[25]_0 ;
  wire \q1_reg[26]_0 ;
  wire \q1_reg[27]_0 ;
  wire \q1_reg[28]_0 ;
  wire \q1_reg[29]_0 ;
  wire \q1_reg[30]_0 ;
  wire \q1_reg[31]_0 ;
  wire \q1_reg[4]_0 ;
  wire \q1_reg[5]_0 ;
  wire \q1_reg[6]_0 ;
  wire \q1_reg[8]_0 ;
  wire [5:0]\q1_reg[9]_0 ;
  wire [15:0]q3_reg;
  wire q3_reg_0;
  wire [7:0]q3_reg_1;
  wire [7:0]q3_reg_2;
  wire [4:0]q3_reg_3;
  wire [7:0]q3_reg_4;
  wire q3_reg_5;
  wire q3_reg_6;
  wire q3_reg_7;
  wire q3_reg_8;
  wire q3_reg_i_105_n_0;
  wire q3_reg_i_106_n_0;
  wire q3_reg_i_107_n_0;
  wire q3_reg_i_19__0_n_0;
  wire q3_reg_i_52_n_0;
  wire q3_reg_i_53_n_0;
  wire q3_reg_i_55_n_0;
  wire q3_reg_i_57_n_0;
  wire q3_reg_i_58_n_0;
  wire q3_reg_i_59_n_0;
  wire q3_reg_i_60_n_0;
  wire q3_reg_i_61_n_0;
  wire [7:0]q4_reg;
  wire q4_reg_0;
  wire [7:0]q4_reg_1;
  wire q4_reg_2;
  wire q4_reg_3;
  wire q4_reg_4;
  wire q4_reg_5;
  wire [7:0]q4_reg_6;
  wire [7:0]q4_reg_i_13_0;
  wire q4_reg_i_13_n_0;
  wire q4_reg_i_14_n_0;
  wire q4_reg_i_15_n_0;
  wire q4_reg_i_16_n_0;
  wire q4_reg_i_17_n_0;
  wire q4_reg_i_18_n_0;
  wire q4_reg_i_19_n_0;
  wire q4_reg_i_20_n_0;
  wire q4_reg_i_21_n_0;
  wire q4_reg_i_22_n_0;
  wire q4_reg_i_23_n_0;
  wire q4_reg_i_24_n_0;
  wire q4_reg_i_25_n_0;
  wire q4_reg_i_28_n_0;
  wire q4_reg_i_29_n_0;
  wire q4_reg_i_30_n_0;
  wire \rdata_reg[0] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[2] ;
  wire [31:0]\rdata_reg[31] ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[9] ;
  wire [1:0]rstate;
  wire [1:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]\trunc_ln127_7_reg_22446_reg[6] ;
  wire [1:0]wstate;
  wire [7:0]x_assign_1_reg_22497;
  wire [7:0]x_assign_2_reg_22409;
  wire [7:0]x_assign_3_reg_22564;
  wire [7:0]\x_assign_3_reg_22564_reg[7] ;
  wire [7:0]x_assign_5_reg_22595;
  wire [7:0]x_assign_6_reg_22471;
  wire [7:0]\x_assign_6_reg_22471_reg[6] ;
  wire [7:0]\x_assign_6_reg_22471_reg[7] ;
  wire [7:0]\x_assign_6_reg_22471_reg[7]_0 ;
  wire [5:0]x_assign_7_reg_22632;
  wire [7:0]x_assign_9_reg_22533;
  wire [7:0]\x_assign_9_reg_22533_reg[5] ;
  wire [3:0]x_assign_s_reg_22440;
  wire \xor_ln117_11_reg_22653_reg[2] ;
  wire \xor_ln117_11_reg_22653_reg[4] ;
  wire [7:0]\xor_ln117_11_reg_22653_reg[7] ;
  wire [7:0]\xor_ln117_11_reg_22653_reg[7]_0 ;
  wire [7:0]\xor_ln117_11_reg_22653_reg[7]_1 ;
  wire \xor_ln117_14_reg_22679_reg[3] ;
  wire [2:0]\xor_ln117_14_reg_22679_reg[4] ;
  wire \xor_ln117_14_reg_22679_reg[5] ;
  wire [7:0]\xor_ln117_14_reg_22679_reg[7] ;
  wire [7:0]\xor_ln117_15_reg_22711_reg[7] ;
  wire [7:0]\xor_ln117_15_reg_22711_reg[7]_0 ;
  wire [7:0]\xor_ln117_15_reg_22711_reg[7]_1 ;
  wire [3:0]\xor_ln117_20_reg_22753_reg[5] ;
  wire [5:0]\xor_ln117_20_reg_22753_reg[7] ;
  wire [3:0]\xor_ln117_21_reg_22795_reg[5] ;
  wire [3:0]\xor_ln117_21_reg_22795_reg[5]_0 ;
  wire [7:0]\xor_ln117_21_reg_22795_reg[7] ;
  wire [7:0]\xor_ln117_22_reg_22835_reg[7] ;
  wire [7:0]\xor_ln117_22_reg_22835_reg[7]_0 ;
  wire [7:0]\xor_ln117_22_reg_22835_reg[7]_1 ;
  wire [7:0]\xor_ln117_23_reg_22882_reg[7] ;
  wire [7:0]\xor_ln117_23_reg_22882_reg[7]_0 ;
  wire \xor_ln117_5_reg_22626_reg[0] ;
  wire \xor_ln117_5_reg_22626_reg[1] ;
  wire [2:0]\xor_ln117_5_reg_22626_reg[4] ;
  wire [2:0]\xor_ln117_5_reg_22626_reg[4]_0 ;
  wire \xor_ln117_5_reg_22626_reg[6] ;
  wire [7:0]\xor_ln117_5_reg_22626_reg[7] ;
  wire \xor_ln117_5_reg_22626_reg[7]_0 ;

  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_0_0
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00[0]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_0_0_i_1
       (.I0(s_axi_control_WSTRB[0]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    mem_reg_0_3_0_0_i_2
       (.I0(\ap_CS_fsm_reg[15] ),
        .I1(q3_reg[13]),
        .I2(q3_reg[12]),
        .I3(q3_reg[10]),
        .I4(q3_reg[11]),
        .I5(\ap_CS_fsm_reg[8] ),
        .O(mem_reg_0_3_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    mem_reg_0_3_0_0_i_3__0
       (.I0(q3_reg[7]),
        .I1(q3_reg[6]),
        .I2(q3_reg[5]),
        .I3(q3_reg[4]),
        .I4(mem_reg_0_3_0_0_i_6__0_n_0),
        .I5(mem_reg_0_3_0_0_i_7__0_n_0),
        .O(mem_reg_0_3_0_0_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_3_0_0_i_4__0
       (.I0(q3_reg[15]),
        .I1(q3_reg[14]),
        .O(\ap_CS_fsm_reg[15] ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    mem_reg_0_3_0_0_i_5
       (.I0(s_axi_control_ARADDR[0]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\q0_reg[31]_2 [0]),
        .O(int_pt_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_0_3_0_0_i_5__0
       (.I0(q3_reg[8]),
        .I1(q3_reg[9]),
        .O(\ap_CS_fsm_reg[8] ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    mem_reg_0_3_0_0_i_6
       (.I0(s_axi_control_ARADDR[1]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\q0_reg[31]_2 [1]),
        .O(int_pt_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    mem_reg_0_3_0_0_i_6__0
       (.I0(q3_reg[9]),
        .I1(q3_reg[8]),
        .I2(q3_reg[11]),
        .I3(q3_reg[10]),
        .O(mem_reg_0_3_0_0_i_6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_0_3_0_0_i_7__0
       (.I0(q3_reg[12]),
        .I1(q3_reg[13]),
        .I2(q3_reg[14]),
        .I3(q3_reg[15]),
        .O(mem_reg_0_3_0_0_i_7__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_10_10
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00[10]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_11_11
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00[11]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_12_12
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00[12]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_13_13
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00[13]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_14_14
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00[14]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_15_15
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00[15]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_16_16
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00[16]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_16_16_i_1
       (.I0(s_axi_control_WSTRB[2]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_17_17
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00[17]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_18_18
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00[18]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_19_19
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00[19]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_1_1
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00[1]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_20_20
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00[20]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_21_21
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00[21]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_22_22
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00[22]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_23_23
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00[23]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_24_24
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00[24]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_24_24_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_24_24_i_2
       (.I0(s_axi_control_WSTRB[3]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[24]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_0_3_24_24_i_3
       (.I0(\q1_reg[0]_0 ),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_pt_be1));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_25_25
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00[25]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_25_25_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_26_26
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00[26]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_26_26_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_27_27
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00[27]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_27_27_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_28_28
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00[28]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_28_28_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_29_29
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00[29]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_29_29_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_2_2
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00[2]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_30_30
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00[30]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_30_30_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_31_31
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00[31]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_31_31_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_3_3
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00[3]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_4_4
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00[4]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_5_5
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00[5]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_6_6
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00[6]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_7_7
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00[7]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_8_8
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00[8]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_8_8_i_1
       (.I0(s_axi_control_WSTRB[1]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_9_9
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00[9]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  LUT4 #(
    .INIT(16'hE200)) 
    \pt_load_9_reg_22518[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(q3_reg[0]),
        .I2(ap_start),
        .I3(q3_reg[6]),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \pt_load_reg_22379[7]_i_1 
       (.I0(q3_reg[1]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(q3_reg[0]),
        .I3(ap_start),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \q0[31]_i_1 
       (.I0(clefia_s1_ce4),
        .I1(ap_enable_reg_pp0_iter0_reg_reg),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\q0[31]_i_2_n_0 ),
        .I4(\q0[31]_i_3_n_0 ),
        .I5(\q0_reg[31]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'hCACACACACACACAC0)) 
    \q0[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_start),
        .I2(q3_reg[0]),
        .I3(q3_reg[3]),
        .I4(q3_reg[10]),
        .I5(q3_reg[9]),
        .O(\q0[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \q0[31]_i_3 
       (.I0(q3_reg[8]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(q3_reg[0]),
        .I3(ap_start),
        .O(\q0[31]_i_3_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[10]),
        .Q(\q0_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[11]),
        .Q(\q0_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[12]),
        .Q(\q0_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[13]),
        .Q(\q0_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[14]),
        .Q(\q0_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[15]),
        .Q(\q0_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[16]),
        .Q(\q0_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[17]),
        .Q(\q0_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[18]),
        .Q(\q0_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[19]),
        .Q(\q0_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[20]),
        .Q(\q0_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[21]),
        .Q(\q0_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[22]),
        .Q(\q0_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[23]),
        .Q(\q0_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[24]),
        .Q(\q0_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[25]),
        .Q(\q0_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[26]),
        .Q(\q0_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[27]),
        .Q(\q0_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[28]),
        .Q(\q0_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[29]),
        .Q(\q0_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[30]),
        .Q(\q0_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[31]),
        .Q(\q0_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[8]),
        .Q(\q0_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[9]),
        .Q(\q0_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF020202)) 
    \q1[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(\q1_reg[0]_0 ),
        .I4(s_axi_control_WVALID),
        .O(int_pt_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[13]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[14]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[15]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[16]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[17]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[18]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[19]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[20]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[21]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[22]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[23]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[24]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[25]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[26]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[27]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[28]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[29]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[30]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[31]),
        .Q(q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[9]),
        .Q(q1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7474747447477447)) 
    q3_reg_i_105
       (.I0(q3_reg_4[4]),
        .I1(q3_reg[11]),
        .I2(\xor_ln117_11_reg_22653_reg[4] ),
        .I3(q3_reg[4]),
        .I4(q3_reg[5]),
        .I5(q3_reg[7]),
        .O(q3_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'h8B8B8B8B8B8B8BB8)) 
    q3_reg_i_106
       (.I0(q3_reg_4[3]),
        .I1(q3_reg[11]),
        .I2(\xor_ln117_14_reg_22679_reg[3] ),
        .I3(q3_reg[7]),
        .I4(q3_reg[4]),
        .I5(q3_reg[5]),
        .O(q3_reg_i_106_n_0));
  LUT5 #(
    .INIT(32'h0000EF10)) 
    q3_reg_i_107
       (.I0(q3_reg[7]),
        .I1(q3_reg[5]),
        .I2(q3_reg[4]),
        .I3(\xor_ln117_11_reg_22653_reg[2] ),
        .I4(q3_reg[11]),
        .O(q3_reg_i_107_n_0));
  LUT5 #(
    .INIT(32'h0000F5B1)) 
    q3_reg_i_11
       (.I0(q3_reg[15]),
        .I1(q3_reg[14]),
        .I2(q3_reg_2[7]),
        .I3(q3_reg_1[7]),
        .I4(q3_reg_i_52_n_0),
        .O(ADDRBWRADDR[7]));
  LUT6 #(
    .INIT(64'hAA00AAF3AAF3AAF3)) 
    q3_reg_i_12
       (.I0(q3_reg_2[6]),
        .I1(q3_reg_i_53_n_0),
        .I2(q3_reg_7),
        .I3(q3_reg[15]),
        .I4(q3_reg_1[6]),
        .I5(q3_reg[14]),
        .O(ADDRBWRADDR[6]));
  LUT6 #(
    .INIT(64'h4777477747774444)) 
    q3_reg_i_13
       (.I0(q3_reg_2[5]),
        .I1(q3_reg[15]),
        .I2(q3_reg_1[5]),
        .I3(q3_reg[14]),
        .I4(q3_reg_i_55_n_0),
        .I5(q3_reg_6),
        .O(ADDRBWRADDR[5]));
  LUT3 #(
    .INIT(8'hF8)) 
    q3_reg_i_14
       (.I0(q3_reg_2[4]),
        .I1(q3_reg[15]),
        .I2(q3_reg_i_57_n_0),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    q3_reg_i_15
       (.I0(q3_reg_2[3]),
        .I1(q3_reg[15]),
        .I2(q3_reg_i_58_n_0),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'h00004777)) 
    q3_reg_i_16
       (.I0(q3_reg_2[2]),
        .I1(q3_reg[15]),
        .I2(q3_reg_1[2]),
        .I3(q3_reg[14]),
        .I4(q3_reg_i_59_n_0),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'h3F303535)) 
    q3_reg_i_17
       (.I0(q3_reg_i_60_n_0),
        .I1(q3_reg_2[1]),
        .I2(q3_reg[15]),
        .I3(q3_reg_1[1]),
        .I4(q3_reg[14]),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'h3A3F3A30)) 
    q3_reg_i_18
       (.I0(q3_reg_1[0]),
        .I1(q3_reg_2[0]),
        .I2(q3_reg[15]),
        .I3(q3_reg[14]),
        .I4(q3_reg_i_61_n_0),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'h00000001)) 
    q3_reg_i_19__0
       (.I0(q3_reg[7]),
        .I1(q3_reg[5]),
        .I2(q3_reg[4]),
        .I3(q3_reg[11]),
        .I4(q3_reg[14]),
        .O(q3_reg_i_19__0_n_0));
  LUT5 #(
    .INIT(32'hFF00FD00)) 
    q3_reg_i_2
       (.I0(q3_reg_i_19__0_n_0),
        .I1(q3_reg[15]),
        .I2(q3_reg[13]),
        .I3(q3_reg_0),
        .I4(q3_reg[2]),
        .O(clefia_s1_ce4));
  LUT6 #(
    .INIT(64'h00000000EAEFEFEA)) 
    q3_reg_i_52
       (.I0(q3_reg[13]),
        .I1(q3_reg_4[7]),
        .I2(q3_reg[11]),
        .I3(\xor_ln117_5_reg_22626_reg[7]_0 ),
        .I4(q3_reg[7]),
        .I5(q3_reg_8),
        .O(q3_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA600A6)) 
    q3_reg_i_53
       (.I0(\xor_ln117_5_reg_22626_reg[6] ),
        .I1(q3_reg[5]),
        .I2(q3_reg[7]),
        .I3(q3_reg[11]),
        .I4(q3_reg_4[6]),
        .I5(q3_reg[13]),
        .O(q3_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE100E1)) 
    q3_reg_i_55
       (.I0(q3_reg[5]),
        .I1(q3_reg[7]),
        .I2(\xor_ln117_14_reg_22679_reg[5] ),
        .I3(q3_reg[11]),
        .I4(q3_reg_4[5]),
        .I5(q3_reg[13]),
        .O(q3_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'h2023202020232323)) 
    q3_reg_i_57
       (.I0(q3_reg_1[4]),
        .I1(q3_reg[15]),
        .I2(q3_reg[14]),
        .I3(q3_reg_3[4]),
        .I4(q3_reg[13]),
        .I5(q3_reg_i_105_n_0),
        .O(q3_reg_i_57_n_0));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    q3_reg_i_58
       (.I0(q3_reg_3[3]),
        .I1(q3_reg[13]),
        .I2(q3_reg_i_106_n_0),
        .I3(q3_reg_1[3]),
        .I4(q3_reg[14]),
        .O(q3_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'h00000000FFF400F4)) 
    q3_reg_i_59
       (.I0(q3_reg_4[2]),
        .I1(q3_reg[11]),
        .I2(q3_reg_i_107_n_0),
        .I3(q3_reg[13]),
        .I4(q3_reg_3[2]),
        .I5(\ap_CS_fsm_reg[15] ),
        .O(q3_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'h8888BBBB8BB88BB8)) 
    q3_reg_i_60
       (.I0(q3_reg_3[1]),
        .I1(q3_reg[13]),
        .I2(\xor_ln117_5_reg_22626_reg[1] ),
        .I3(q3_reg_5),
        .I4(q3_reg_4[1]),
        .I5(q3_reg[11]),
        .O(q3_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    q3_reg_i_61
       (.I0(q3_reg_3[0]),
        .I1(q3_reg[13]),
        .I2(q3_reg_4[0]),
        .I3(q3_reg[11]),
        .I4(\xor_ln117_5_reg_22626_reg[0] ),
        .I5(q3_reg_5),
        .O(q3_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'h0000000000FFF8F8)) 
    q4_reg_i_13
       (.I0(\q0_reg[31]_1 ),
        .I1(q4_reg_6[7]),
        .I2(q4_reg_i_23_n_0),
        .I3(\xor_ln117_5_reg_22626_reg[7]_0 ),
        .I4(q4_reg_3),
        .I5(q4_reg_2),
        .O(q4_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'hEFEEEFEEFFFFEFEE)) 
    q4_reg_i_14
       (.I0(q4_reg_i_24_n_0),
        .I1(q4_reg_2),
        .I2(q4_reg_6[6]),
        .I3(\q0_reg[31]_1 ),
        .I4(q4_reg_3),
        .I5(\xor_ln117_5_reg_22626_reg[6] ),
        .O(q4_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'h00FFF0F0D0D0F0F0)) 
    q4_reg_i_15
       (.I0(q3_reg[10]),
        .I1(q4_reg_i_13_0[5]),
        .I2(q4_reg_i_25_n_0),
        .I3(q4_reg_6[5]),
        .I4(q3_reg_0),
        .I5(q3_reg[12]),
        .O(q4_reg_i_15_n_0));
  LUT5 #(
    .INIT(32'h20008AAA)) 
    q4_reg_i_16
       (.I0(q4_reg_3),
        .I1(q3_reg[6]),
        .I2(q3_reg_0),
        .I3(q3_reg[3]),
        .I4(\xor_ln117_11_reg_22653_reg[4] ),
        .O(q4_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000444F444F)) 
    q4_reg_i_17
       (.I0(q4_reg_4),
        .I1(q4_reg_i_13_0[4]),
        .I2(\xor_ln117_11_reg_22653_reg[4] ),
        .I3(q4_reg_5),
        .I4(q4_reg_6[4]),
        .I5(\q0_reg[31]_1 ),
        .O(q4_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h00F0F2F0FFF0F2F0)) 
    q4_reg_i_18
       (.I0(q3_reg[10]),
        .I1(q4_reg_i_13_0[3]),
        .I2(q4_reg_i_28_n_0),
        .I3(q3_reg_0),
        .I4(q3_reg[12]),
        .I5(q4_reg_6[3]),
        .O(q4_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFF0D0F000F0D0F0)) 
    q4_reg_i_19
       (.I0(q3_reg[10]),
        .I1(q4_reg_i_13_0[2]),
        .I2(q4_reg_i_29_n_0),
        .I3(q3_reg_0),
        .I4(q3_reg[12]),
        .I5(q4_reg_6[2]),
        .O(q4_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8888888)) 
    q4_reg_i_2
       (.I0(q4_reg_1[7]),
        .I1(q4_reg_0),
        .I2(q4_reg[7]),
        .I3(q3_reg[15]),
        .I4(q3_reg_0),
        .I5(q4_reg_i_13_n_0),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hEFEEEFEEFFFFEFEE)) 
    q4_reg_i_20
       (.I0(q4_reg_i_30_n_0),
        .I1(q4_reg_2),
        .I2(q4_reg_6[1]),
        .I3(\q0_reg[31]_1 ),
        .I4(q4_reg_3),
        .I5(\xor_ln117_5_reg_22626_reg[1] ),
        .O(q4_reg_i_20_n_0));
  LUT5 #(
    .INIT(32'h20008AAA)) 
    q4_reg_i_21
       (.I0(q4_reg_3),
        .I1(q3_reg[6]),
        .I2(q3_reg_0),
        .I3(q3_reg[3]),
        .I4(\xor_ln117_5_reg_22626_reg[0] ),
        .O(q4_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFF000011F111F1)) 
    q4_reg_i_22
       (.I0(q4_reg_4),
        .I1(q4_reg_i_13_0[0]),
        .I2(\xor_ln117_5_reg_22626_reg[0] ),
        .I3(q4_reg_5),
        .I4(q4_reg_6[0]),
        .I5(\q0_reg[31]_1 ),
        .O(q4_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'h4050400040004000)) 
    q4_reg_i_23
       (.I0(q3_reg[12]),
        .I1(q4_reg_i_13_0[7]),
        .I2(q3_reg_0),
        .I3(q3_reg[10]),
        .I4(q3_reg[8]),
        .I5(\xor_ln117_5_reg_22626_reg[7]_0 ),
        .O(q4_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'h0000400055004000)) 
    q4_reg_i_24
       (.I0(q3_reg[12]),
        .I1(\xor_ln117_5_reg_22626_reg[6] ),
        .I2(q3_reg[8]),
        .I3(q3_reg_0),
        .I4(q3_reg[10]),
        .I5(q4_reg_i_13_0[6]),
        .O(q4_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFFF00FF02FD00FF)) 
    q4_reg_i_25
       (.I0(q3_reg[3]),
        .I1(q3_reg[6]),
        .I2(q3_reg[8]),
        .I3(\xor_ln117_14_reg_22679_reg[5] ),
        .I4(q3_reg_0),
        .I5(q3_reg[10]),
        .O(q4_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h4400540011FF01FF)) 
    q4_reg_i_28
       (.I0(q3_reg[10]),
        .I1(q3_reg[8]),
        .I2(q3_reg[3]),
        .I3(q3_reg_0),
        .I4(q3_reg[6]),
        .I5(\xor_ln117_14_reg_22679_reg[3] ),
        .O(q4_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF00AB54FF00)) 
    q4_reg_i_29
       (.I0(q3_reg[8]),
        .I1(q3_reg[6]),
        .I2(q3_reg[3]),
        .I3(\xor_ln117_11_reg_22653_reg[2] ),
        .I4(q3_reg_0),
        .I5(q3_reg[10]),
        .O(q4_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'h8A808A8A8A8A8A8A)) 
    q4_reg_i_3
       (.I0(q4_reg_i_14_n_0),
        .I1(q4_reg_1[6]),
        .I2(q4_reg_0),
        .I3(q4_reg[6]),
        .I4(q3_reg[15]),
        .I5(q3_reg_0),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h0000F80800000000)) 
    q4_reg_i_30
       (.I0(\xor_ln117_5_reg_22626_reg[1] ),
        .I1(q3_reg[8]),
        .I2(q3_reg[10]),
        .I3(q4_reg_i_13_0[1]),
        .I4(q3_reg[12]),
        .I5(q3_reg_0),
        .O(q4_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    q4_reg_i_4
       (.I0(q4_reg_1[5]),
        .I1(q4_reg_0),
        .I2(q4_reg[5]),
        .I3(q3_reg_0),
        .I4(q3_reg[15]),
        .I5(q4_reg_i_15_n_0),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hF0FFF000EEEEEEEE)) 
    q4_reg_i_5
       (.I0(q4_reg_i_16_n_0),
        .I1(q4_reg_i_17_n_0),
        .I2(q4_reg_1[4]),
        .I3(q4_reg_0),
        .I4(q4_reg[4]),
        .I5(q4_reg_2),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h4744444447777777)) 
    q4_reg_i_6
       (.I0(q4_reg_1[3]),
        .I1(q4_reg_0),
        .I2(q4_reg[3]),
        .I3(q3_reg_0),
        .I4(q3_reg[15]),
        .I5(q4_reg_i_18_n_0),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    q4_reg_i_7
       (.I0(q4_reg_1[2]),
        .I1(q4_reg_0),
        .I2(q4_reg[2]),
        .I3(q3_reg_0),
        .I4(q3_reg[15]),
        .I5(q4_reg_i_19_n_0),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h808A8A8A8A8A8A8A)) 
    q4_reg_i_8
       (.I0(q4_reg_i_20_n_0),
        .I1(q4_reg_1[1]),
        .I2(q4_reg_0),
        .I3(q4_reg[1]),
        .I4(q3_reg[15]),
        .I5(q3_reg_0),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h00F0FFF0EEEEEEEE)) 
    q4_reg_i_9
       (.I0(q4_reg_i_21_n_0),
        .I1(q4_reg_i_22_n_0),
        .I2(q4_reg[0]),
        .I3(q4_reg_0),
        .I4(q4_reg_1[0]),
        .I5(q4_reg_2),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0] ),
        .I1(ar_hs),
        .I2(q1[0]),
        .I3(int_pt_read),
        .I4(\rdata_reg[31] [0]),
        .O(\q1_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(q1[10]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [10]),
        .O(\q1_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(q1[11]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [11]),
        .O(\q1_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(q1[12]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [12]),
        .O(\q1_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(q1[13]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [13]),
        .O(\q1_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(q1[14]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [14]),
        .O(\q1_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(q1[15]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [15]),
        .O(\q1_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(q1[16]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [16]),
        .O(\q1_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(q1[17]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [17]),
        .O(\q1_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(q1[18]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [18]),
        .O(\q1_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(q1[19]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [19]),
        .O(\q1_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[1]),
        .I4(int_pt_read),
        .I5(\rdata_reg[31] [1]),
        .O(\q1_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(q1[20]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [20]),
        .O(\q1_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(q1[21]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [21]),
        .O(\q1_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(q1[22]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [22]),
        .O(\q1_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(q1[23]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [23]),
        .O(\q1_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(q1[24]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [24]),
        .O(\q1_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(q1[25]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [25]),
        .O(\q1_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(q1[26]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [26]),
        .O(\q1_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(q1[27]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [27]),
        .O(\q1_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(q1[28]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [28]),
        .O(\q1_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(q1[29]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [29]),
        .O(\q1_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[2]),
        .I4(int_pt_read),
        .I5(\rdata_reg[31] [2]),
        .O(\q1_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(q1[30]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [30]),
        .O(\q1_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(q1[31]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [31]),
        .O(\q1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[3]),
        .I4(int_pt_read),
        .I5(\rdata_reg[31] [3]),
        .O(\q1_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_1 
       (.I0(q1[4]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [4]),
        .O(\q1_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_1 
       (.I0(q1[5]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [5]),
        .O(\q1_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_1 
       (.I0(q1[6]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [6]),
        .O(\q1_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[7]),
        .I4(int_pt_read),
        .I5(\rdata_reg[31] [7]),
        .O(\q1_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(q1[8]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [8]),
        .O(\q1_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[9] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[9]),
        .I4(int_pt_read),
        .I5(\rdata_reg[31] [9]),
        .O(\q1_reg[9]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_11_reg_22653[0]_i_1 
       (.I0(x_assign_2_reg_22409[0]),
        .I1(x_assign_6_reg_22471[0]),
        .I2(\xor_ln117_5_reg_22626_reg[0] ),
        .I3(\xor_ln117_11_reg_22653_reg[7] [0]),
        .I4(\xor_ln117_11_reg_22653_reg[7]_0 [0]),
        .I5(\xor_ln117_11_reg_22653_reg[7]_1 [0]),
        .O(\x_assign_6_reg_22471_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_11_reg_22653[1]_i_1 
       (.I0(x_assign_2_reg_22409[1]),
        .I1(x_assign_6_reg_22471[1]),
        .I2(\xor_ln117_11_reg_22653_reg[7]_0 [1]),
        .I3(\xor_ln117_5_reg_22626_reg[1] ),
        .I4(\xor_ln117_11_reg_22653_reg[7]_1 [1]),
        .I5(\xor_ln117_11_reg_22653_reg[7] [1]),
        .O(\x_assign_6_reg_22471_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_11_reg_22653[2]_i_1 
       (.I0(x_assign_2_reg_22409[2]),
        .I1(x_assign_6_reg_22471[2]),
        .I2(\xor_ln117_11_reg_22653_reg[7]_0 [2]),
        .I3(\xor_ln117_11_reg_22653_reg[2] ),
        .I4(\xor_ln117_11_reg_22653_reg[7]_1 [2]),
        .I5(\xor_ln117_11_reg_22653_reg[7] [2]),
        .O(\x_assign_6_reg_22471_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_11_reg_22653[3]_i_1 
       (.I0(x_assign_2_reg_22409[3]),
        .I1(x_assign_6_reg_22471[3]),
        .I2(\xor_ln117_11_reg_22653_reg[7]_0 [3]),
        .I3(\xor_ln117_14_reg_22679_reg[3] ),
        .I4(\xor_ln117_11_reg_22653_reg[7]_1 [3]),
        .I5(\xor_ln117_11_reg_22653_reg[7] [3]),
        .O(\x_assign_6_reg_22471_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_11_reg_22653[4]_i_1 
       (.I0(x_assign_2_reg_22409[4]),
        .I1(x_assign_6_reg_22471[4]),
        .I2(\xor_ln117_11_reg_22653_reg[4] ),
        .I3(\xor_ln117_11_reg_22653_reg[7] [4]),
        .I4(\xor_ln117_11_reg_22653_reg[7]_0 [4]),
        .I5(\xor_ln117_11_reg_22653_reg[7]_1 [4]),
        .O(\x_assign_6_reg_22471_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_11_reg_22653[5]_i_1 
       (.I0(\xor_ln117_14_reg_22679_reg[5] ),
        .I1(\xor_ln117_11_reg_22653_reg[7]_0 [5]),
        .I2(\xor_ln117_11_reg_22653_reg[7]_1 [5]),
        .I3(\xor_ln117_11_reg_22653_reg[7] [5]),
        .I4(x_assign_6_reg_22471[5]),
        .I5(x_assign_2_reg_22409[5]),
        .O(\x_assign_6_reg_22471_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_11_reg_22653[6]_i_1 
       (.I0(x_assign_6_reg_22471[6]),
        .I1(x_assign_2_reg_22409[6]),
        .I2(\xor_ln117_11_reg_22653_reg[7]_0 [6]),
        .I3(\xor_ln117_5_reg_22626_reg[6] ),
        .I4(\xor_ln117_11_reg_22653_reg[7]_1 [6]),
        .I5(\xor_ln117_11_reg_22653_reg[7] [6]),
        .O(\x_assign_6_reg_22471_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_11_reg_22653[7]_i_1 
       (.I0(x_assign_6_reg_22471[7]),
        .I1(x_assign_2_reg_22409[7]),
        .I2(\xor_ln117_11_reg_22653_reg[7]_0 [7]),
        .I3(\xor_ln117_5_reg_22626_reg[7]_0 ),
        .I4(\xor_ln117_11_reg_22653_reg[7]_1 [7]),
        .I5(\xor_ln117_11_reg_22653_reg[7] [7]),
        .O(\x_assign_6_reg_22471_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_14_reg_22679[0]_i_1 
       (.I0(x_assign_s_reg_22440[3]),
        .I1(x_assign_2_reg_22409[7]),
        .I2(or_ln_fu_2868_p3[0]),
        .I3(x_assign_1_reg_22497[0]),
        .I4(\xor_ln117_14_reg_22679_reg[7] [0]),
        .I5(\xor_ln117_5_reg_22626_reg[0] ),
        .O(\trunc_ln127_7_reg_22446_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_14_reg_22679[1]_i_1 
       (.I0(x_assign_s_reg_22440[0]),
        .I1(x_assign_1_reg_22497[1]),
        .I2(\xor_ln117_14_reg_22679_reg[7] [1]),
        .I3(\xor_ln117_5_reg_22626_reg[1] ),
        .I4(x_assign_2_reg_22409[0]),
        .I5(or_ln_fu_2868_p3[0]),
        .O(\trunc_ln127_7_reg_22446_reg[6] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_14_reg_22679[2]_i_1 
       (.I0(x_assign_1_reg_22497[2]),
        .I1(\xor_ln117_14_reg_22679_reg[7] [2]),
        .I2(or_ln_fu_2868_p3[1]),
        .I3(\xor_ln117_14_reg_22679_reg[4] [0]),
        .I4(\xor_ln117_11_reg_22653_reg[2] ),
        .I5(x_assign_s_reg_22440[1]),
        .O(\trunc_ln127_7_reg_22446_reg[6] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_14_reg_22679[3]_i_1 
       (.I0(x_assign_1_reg_22497[3]),
        .I1(\xor_ln117_14_reg_22679_reg[7] [3]),
        .I2(or_ln_fu_2868_p3[2]),
        .I3(\xor_ln117_14_reg_22679_reg[4] [1]),
        .I4(\xor_ln117_14_reg_22679_reg[3] ),
        .I5(x_assign_s_reg_22440[2]),
        .O(\trunc_ln127_7_reg_22446_reg[6] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_14_reg_22679[4]_i_1 
       (.I0(or_ln_fu_2868_p3[4]),
        .I1(\xor_ln117_11_reg_22653_reg[4] ),
        .I2(or_ln_fu_2868_p3[3]),
        .I3(\xor_ln117_14_reg_22679_reg[4] [2]),
        .I4(\xor_ln117_14_reg_22679_reg[7] [4]),
        .I5(x_assign_1_reg_22497[4]),
        .O(\trunc_ln127_7_reg_22446_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_14_reg_22679[5]_i_1 
       (.I0(\xor_ln117_14_reg_22679_reg[5] ),
        .I1(\xor_ln117_14_reg_22679_reg[7] [5]),
        .I2(x_assign_2_reg_22409[4]),
        .I3(or_ln_fu_2868_p3[4]),
        .I4(or_ln_fu_2868_p3[5]),
        .I5(x_assign_1_reg_22497[5]),
        .O(\trunc_ln127_7_reg_22446_reg[6] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_14_reg_22679[6]_i_1 
       (.I0(\xor_ln117_5_reg_22626_reg[6] ),
        .I1(\xor_ln117_14_reg_22679_reg[7] [6]),
        .I2(x_assign_2_reg_22409[5]),
        .I3(or_ln_fu_2868_p3[5]),
        .I4(or_ln_fu_2868_p3[6]),
        .I5(x_assign_1_reg_22497[6]),
        .O(\trunc_ln127_7_reg_22446_reg[6] [6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_14_reg_22679[7]_i_1 
       (.I0(or_ln_fu_2868_p3[6]),
        .I1(x_assign_2_reg_22409[6]),
        .I2(x_assign_1_reg_22497[7]),
        .I3(x_assign_s_reg_22440[3]),
        .I4(\xor_ln117_14_reg_22679_reg[7] [7]),
        .I5(\xor_ln117_5_reg_22626_reg[7]_0 ),
        .O(\trunc_ln127_7_reg_22446_reg[6] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_15_reg_22711[0]_i_1 
       (.I0(x_assign_2_reg_22409[0]),
        .I1(x_assign_6_reg_22471[0]),
        .I2(\xor_ln117_15_reg_22711_reg[7] [0]),
        .I3(\xor_ln117_5_reg_22626_reg[0] ),
        .I4(\xor_ln117_15_reg_22711_reg[7]_0 [0]),
        .I5(\xor_ln117_15_reg_22711_reg[7]_1 [0]),
        .O(\x_assign_6_reg_22471_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_15_reg_22711[1]_i_1 
       (.I0(\xor_ln117_5_reg_22626_reg[1] ),
        .I1(\xor_ln117_15_reg_22711_reg[7] [1]),
        .I2(\xor_ln117_15_reg_22711_reg[7]_0 [1]),
        .I3(\xor_ln117_15_reg_22711_reg[7]_1 [1]),
        .I4(x_assign_6_reg_22471[1]),
        .I5(x_assign_2_reg_22409[1]),
        .O(\x_assign_6_reg_22471_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_15_reg_22711[2]_i_1 
       (.I0(x_assign_2_reg_22409[2]),
        .I1(x_assign_6_reg_22471[2]),
        .I2(\xor_ln117_15_reg_22711_reg[7] [2]),
        .I3(\xor_ln117_11_reg_22653_reg[2] ),
        .I4(\xor_ln117_15_reg_22711_reg[7]_0 [2]),
        .I5(\xor_ln117_15_reg_22711_reg[7]_1 [2]),
        .O(\x_assign_6_reg_22471_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_15_reg_22711[3]_i_1 
       (.I0(\xor_ln117_14_reg_22679_reg[3] ),
        .I1(\xor_ln117_15_reg_22711_reg[7] [3]),
        .I2(\xor_ln117_15_reg_22711_reg[7]_0 [3]),
        .I3(\xor_ln117_15_reg_22711_reg[7]_1 [3]),
        .I4(x_assign_6_reg_22471[3]),
        .I5(x_assign_2_reg_22409[3]),
        .O(\x_assign_6_reg_22471_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_15_reg_22711[4]_i_1 
       (.I0(x_assign_2_reg_22409[4]),
        .I1(x_assign_6_reg_22471[4]),
        .I2(\xor_ln117_15_reg_22711_reg[7] [4]),
        .I3(\xor_ln117_11_reg_22653_reg[4] ),
        .I4(\xor_ln117_15_reg_22711_reg[7]_0 [4]),
        .I5(\xor_ln117_15_reg_22711_reg[7]_1 [4]),
        .O(\x_assign_6_reg_22471_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_15_reg_22711[5]_i_1 
       (.I0(x_assign_2_reg_22409[5]),
        .I1(x_assign_6_reg_22471[5]),
        .I2(\xor_ln117_15_reg_22711_reg[7] [5]),
        .I3(\xor_ln117_14_reg_22679_reg[5] ),
        .I4(\xor_ln117_15_reg_22711_reg[7]_0 [5]),
        .I5(\xor_ln117_15_reg_22711_reg[7]_1 [5]),
        .O(\x_assign_6_reg_22471_reg[7] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_15_reg_22711[6]_i_1 
       (.I0(x_assign_6_reg_22471[6]),
        .I1(x_assign_2_reg_22409[6]),
        .I2(\xor_ln117_15_reg_22711_reg[7]_0 [6]),
        .I3(\xor_ln117_15_reg_22711_reg[7]_1 [6]),
        .I4(\xor_ln117_15_reg_22711_reg[7] [6]),
        .I5(\xor_ln117_5_reg_22626_reg[6] ),
        .O(\x_assign_6_reg_22471_reg[7] [6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_15_reg_22711[7]_i_1 
       (.I0(x_assign_6_reg_22471[7]),
        .I1(x_assign_2_reg_22409[7]),
        .I2(\xor_ln117_15_reg_22711_reg[7]_0 [7]),
        .I3(\xor_ln117_15_reg_22711_reg[7]_1 [7]),
        .I4(\xor_ln117_15_reg_22711_reg[7] [7]),
        .I5(\xor_ln117_5_reg_22626_reg[7]_0 ),
        .O(\x_assign_6_reg_22471_reg[7] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_20_reg_22753[0]_i_1 
       (.I0(x_assign_7_reg_22632[4]),
        .I1(x_assign_3_reg_22564[6]),
        .I2(Q[0]),
        .I3(\xor_ln117_5_reg_22626_reg[0] ),
        .I4(x_assign_7_reg_22632[0]),
        .I5(x_assign_5_reg_22595[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_20_reg_22753[1]_i_1 
       (.I0(x_assign_7_reg_22632[5]),
        .I1(x_assign_3_reg_22564[7]),
        .I2(Q[1]),
        .I3(\xor_ln117_5_reg_22626_reg[1] ),
        .I4(x_assign_7_reg_22632[1]),
        .I5(x_assign_5_reg_22595[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_20_reg_22753[2]_i_1 
       (.I0(x_assign_5_reg_22595[2]),
        .I1(x_assign_7_reg_22632[2]),
        .I2(Q[2]),
        .I3(\xor_ln117_11_reg_22653_reg[2] ),
        .I4(\xor_ln117_20_reg_22753_reg[7] [0]),
        .I5(\xor_ln117_20_reg_22753_reg[5] [0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_20_reg_22753[3]_i_1 
       (.I0(\xor_ln117_14_reg_22679_reg[3] ),
        .I1(Q[3]),
        .I2(\xor_ln117_20_reg_22753_reg[7] [1]),
        .I3(\xor_ln117_20_reg_22753_reg[5] [1]),
        .I4(x_assign_7_reg_22632[3]),
        .I5(x_assign_5_reg_22595[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_20_reg_22753[4]_i_1 
       (.I0(\xor_ln117_11_reg_22653_reg[4] ),
        .I1(Q[4]),
        .I2(\xor_ln117_20_reg_22753_reg[7] [2]),
        .I3(\xor_ln117_20_reg_22753_reg[5] [2]),
        .I4(x_assign_5_reg_22595[4]),
        .I5(\xor_ln117_20_reg_22753_reg[7] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_20_reg_22753[5]_i_1 
       (.I0(\xor_ln117_14_reg_22679_reg[5] ),
        .I1(Q[5]),
        .I2(\xor_ln117_20_reg_22753_reg[7] [3]),
        .I3(\xor_ln117_20_reg_22753_reg[5] [3]),
        .I4(x_assign_5_reg_22595[5]),
        .I5(\xor_ln117_20_reg_22753_reg[7] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_20_reg_22753[6]_i_1 
       (.I0(\xor_ln117_5_reg_22626_reg[6] ),
        .I1(Q[6]),
        .I2(x_assign_3_reg_22564[4]),
        .I3(x_assign_7_reg_22632[4]),
        .I4(x_assign_5_reg_22595[6]),
        .I5(\xor_ln117_20_reg_22753_reg[7] [4]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_20_reg_22753[7]_i_1 
       (.I0(\xor_ln117_5_reg_22626_reg[7]_0 ),
        .I1(Q[7]),
        .I2(x_assign_3_reg_22564[5]),
        .I3(x_assign_7_reg_22632[5]),
        .I4(x_assign_5_reg_22595[7]),
        .I5(\xor_ln117_20_reg_22753_reg[7] [5]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_21_reg_22795[0]_i_1 
       (.I0(x_assign_9_reg_22533[6]),
        .I1(\xor_ln117_21_reg_22795_reg[7] [0]),
        .I2(x_assign_7_reg_22632[0]),
        .I3(x_assign_5_reg_22595[0]),
        .I4(\xor_ln117_5_reg_22626_reg[0] ),
        .I5(x_assign_5_reg_22595[6]),
        .O(\x_assign_9_reg_22533_reg[5] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_21_reg_22795[1]_i_1 
       (.I0(x_assign_9_reg_22533[7]),
        .I1(\xor_ln117_21_reg_22795_reg[7] [1]),
        .I2(x_assign_7_reg_22632[1]),
        .I3(x_assign_5_reg_22595[1]),
        .I4(\xor_ln117_5_reg_22626_reg[1] ),
        .I5(x_assign_5_reg_22595[7]),
        .O(\x_assign_9_reg_22533_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_21_reg_22795[2]_i_1 
       (.I0(\xor_ln117_21_reg_22795_reg[5] [0]),
        .I1(\xor_ln117_21_reg_22795_reg[7] [2]),
        .I2(\xor_ln117_11_reg_22653_reg[2] ),
        .I3(\xor_ln117_21_reg_22795_reg[5]_0 [0]),
        .I4(x_assign_7_reg_22632[2]),
        .I5(x_assign_5_reg_22595[2]),
        .O(\x_assign_9_reg_22533_reg[5] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_21_reg_22795[3]_i_1 
       (.I0(\xor_ln117_21_reg_22795_reg[5] [1]),
        .I1(\xor_ln117_21_reg_22795_reg[7] [3]),
        .I2(\xor_ln117_14_reg_22679_reg[3] ),
        .I3(\xor_ln117_21_reg_22795_reg[5]_0 [1]),
        .I4(x_assign_7_reg_22632[3]),
        .I5(x_assign_5_reg_22595[3]),
        .O(\x_assign_9_reg_22533_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_21_reg_22795[4]_i_1 
       (.I0(\xor_ln117_21_reg_22795_reg[5] [2]),
        .I1(\xor_ln117_21_reg_22795_reg[7] [4]),
        .I2(\xor_ln117_11_reg_22653_reg[4] ),
        .I3(x_assign_5_reg_22595[4]),
        .I4(\xor_ln117_21_reg_22795_reg[5]_0 [2]),
        .I5(\xor_ln117_20_reg_22753_reg[7] [4]),
        .O(\x_assign_9_reg_22533_reg[5] [4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_21_reg_22795[5]_i_1 
       (.I0(\xor_ln117_21_reg_22795_reg[5] [3]),
        .I1(\xor_ln117_21_reg_22795_reg[7] [5]),
        .I2(\xor_ln117_14_reg_22679_reg[5] ),
        .I3(x_assign_5_reg_22595[5]),
        .I4(\xor_ln117_21_reg_22795_reg[5]_0 [3]),
        .I5(\xor_ln117_20_reg_22753_reg[7] [5]),
        .O(\x_assign_9_reg_22533_reg[5] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_21_reg_22795[6]_i_1 
       (.I0(x_assign_9_reg_22533[4]),
        .I1(\xor_ln117_21_reg_22795_reg[7] [6]),
        .I2(\xor_ln117_5_reg_22626_reg[6] ),
        .I3(x_assign_5_reg_22595[6]),
        .I4(x_assign_7_reg_22632[4]),
        .I5(x_assign_5_reg_22595[4]),
        .O(\x_assign_9_reg_22533_reg[5] [6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_21_reg_22795[7]_i_1 
       (.I0(x_assign_9_reg_22533[5]),
        .I1(\xor_ln117_21_reg_22795_reg[7] [7]),
        .I2(x_assign_5_reg_22595[5]),
        .I3(x_assign_5_reg_22595[7]),
        .I4(\xor_ln117_5_reg_22626_reg[7]_0 ),
        .I5(x_assign_7_reg_22632[5]),
        .O(\x_assign_9_reg_22533_reg[5] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_22_reg_22835[0]_i_1 
       (.I0(\xor_ln117_22_reg_22835_reg[7] [0]),
        .I1(\xor_ln117_22_reg_22835_reg[7]_0 [0]),
        .I2(x_assign_9_reg_22533[0]),
        .I3(\xor_ln117_22_reg_22835_reg[7]_1 [0]),
        .I4(\xor_ln117_5_reg_22626_reg[0] ),
        .I5(x_assign_3_reg_22564[0]),
        .O(\or_ln127_9_reg_22743_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_22_reg_22835[1]_i_1 
       (.I0(x_assign_3_reg_22564[1]),
        .I1(\xor_ln117_5_reg_22626_reg[1] ),
        .I2(x_assign_9_reg_22533[1]),
        .I3(\xor_ln117_22_reg_22835_reg[7]_1 [1]),
        .I4(\xor_ln117_22_reg_22835_reg[7]_0 [1]),
        .I5(\xor_ln117_22_reg_22835_reg[7] [1]),
        .O(\or_ln127_9_reg_22743_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_22_reg_22835[2]_i_1 
       (.I0(x_assign_3_reg_22564[2]),
        .I1(\xor_ln117_11_reg_22653_reg[2] ),
        .I2(x_assign_9_reg_22533[2]),
        .I3(\xor_ln117_22_reg_22835_reg[7]_1 [2]),
        .I4(\xor_ln117_22_reg_22835_reg[7]_0 [2]),
        .I5(\xor_ln117_22_reg_22835_reg[7] [2]),
        .O(\or_ln127_9_reg_22743_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_22_reg_22835[3]_i_1 
       (.I0(x_assign_3_reg_22564[3]),
        .I1(\xor_ln117_14_reg_22679_reg[3] ),
        .I2(x_assign_9_reg_22533[3]),
        .I3(\xor_ln117_22_reg_22835_reg[7]_1 [3]),
        .I4(\xor_ln117_22_reg_22835_reg[7]_0 [3]),
        .I5(\xor_ln117_22_reg_22835_reg[7] [3]),
        .O(\or_ln127_9_reg_22743_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_22_reg_22835[4]_i_1 
       (.I0(\xor_ln117_22_reg_22835_reg[7] [4]),
        .I1(\xor_ln117_22_reg_22835_reg[7]_0 [4]),
        .I2(x_assign_9_reg_22533[4]),
        .I3(\xor_ln117_22_reg_22835_reg[7]_1 [4]),
        .I4(\xor_ln117_11_reg_22653_reg[4] ),
        .I5(x_assign_3_reg_22564[4]),
        .O(\or_ln127_9_reg_22743_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_22_reg_22835[5]_i_1 
       (.I0(\xor_ln117_14_reg_22679_reg[5] ),
        .I1(x_assign_3_reg_22564[5]),
        .I2(x_assign_9_reg_22533[5]),
        .I3(\xor_ln117_22_reg_22835_reg[7]_1 [5]),
        .I4(\xor_ln117_22_reg_22835_reg[7]_0 [5]),
        .I5(\xor_ln117_22_reg_22835_reg[7] [5]),
        .O(\or_ln127_9_reg_22743_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_22_reg_22835[6]_i_1 
       (.I0(x_assign_3_reg_22564[6]),
        .I1(\xor_ln117_5_reg_22626_reg[6] ),
        .I2(x_assign_9_reg_22533[6]),
        .I3(\xor_ln117_22_reg_22835_reg[7]_1 [6]),
        .I4(\xor_ln117_22_reg_22835_reg[7]_0 [6]),
        .I5(\xor_ln117_22_reg_22835_reg[7] [6]),
        .O(\or_ln127_9_reg_22743_reg[7] [6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_22_reg_22835[7]_i_1 
       (.I0(\xor_ln117_22_reg_22835_reg[7] [7]),
        .I1(\xor_ln117_22_reg_22835_reg[7]_0 [7]),
        .I2(x_assign_9_reg_22533[7]),
        .I3(\xor_ln117_22_reg_22835_reg[7]_1 [7]),
        .I4(\xor_ln117_5_reg_22626_reg[7]_0 ),
        .I5(x_assign_3_reg_22564[7]),
        .O(\or_ln127_9_reg_22743_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_23_reg_22882[0]_i_1 
       (.I0(\xor_ln117_23_reg_22882_reg[7] [0]),
        .I1(\xor_ln117_5_reg_22626_reg[7] [0]),
        .I2(\xor_ln117_23_reg_22882_reg[7]_0 [0]),
        .I3(x_assign_9_reg_22533[0]),
        .I4(\xor_ln117_5_reg_22626_reg[0] ),
        .I5(x_assign_3_reg_22564[0]),
        .O(\x_assign_3_reg_22564_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_23_reg_22882[1]_i_1 
       (.I0(\xor_ln117_23_reg_22882_reg[7] [1]),
        .I1(\xor_ln117_5_reg_22626_reg[7] [1]),
        .I2(\xor_ln117_23_reg_22882_reg[7]_0 [1]),
        .I3(x_assign_9_reg_22533[1]),
        .I4(\xor_ln117_5_reg_22626_reg[1] ),
        .I5(x_assign_3_reg_22564[1]),
        .O(\x_assign_3_reg_22564_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_23_reg_22882[2]_i_1 
       (.I0(\xor_ln117_23_reg_22882_reg[7] [2]),
        .I1(\xor_ln117_5_reg_22626_reg[7] [2]),
        .I2(\xor_ln117_23_reg_22882_reg[7]_0 [2]),
        .I3(x_assign_9_reg_22533[2]),
        .I4(\xor_ln117_11_reg_22653_reg[2] ),
        .I5(x_assign_3_reg_22564[2]),
        .O(\x_assign_3_reg_22564_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_23_reg_22882[3]_i_1 
       (.I0(\xor_ln117_23_reg_22882_reg[7] [3]),
        .I1(\xor_ln117_5_reg_22626_reg[7] [3]),
        .I2(\xor_ln117_23_reg_22882_reg[7]_0 [3]),
        .I3(x_assign_9_reg_22533[3]),
        .I4(\xor_ln117_14_reg_22679_reg[3] ),
        .I5(x_assign_3_reg_22564[3]),
        .O(\x_assign_3_reg_22564_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_23_reg_22882[4]_i_1 
       (.I0(\xor_ln117_23_reg_22882_reg[7] [4]),
        .I1(\xor_ln117_5_reg_22626_reg[7] [4]),
        .I2(\xor_ln117_23_reg_22882_reg[7]_0 [4]),
        .I3(x_assign_9_reg_22533[4]),
        .I4(\xor_ln117_11_reg_22653_reg[4] ),
        .I5(x_assign_3_reg_22564[4]),
        .O(\x_assign_3_reg_22564_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_23_reg_22882[5]_i_1 
       (.I0(\xor_ln117_23_reg_22882_reg[7] [5]),
        .I1(\xor_ln117_5_reg_22626_reg[7] [5]),
        .I2(\xor_ln117_23_reg_22882_reg[7]_0 [5]),
        .I3(x_assign_9_reg_22533[5]),
        .I4(x_assign_3_reg_22564[5]),
        .I5(\xor_ln117_14_reg_22679_reg[5] ),
        .O(\x_assign_3_reg_22564_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_23_reg_22882[6]_i_1 
       (.I0(\xor_ln117_23_reg_22882_reg[7] [6]),
        .I1(\xor_ln117_5_reg_22626_reg[7] [6]),
        .I2(\xor_ln117_23_reg_22882_reg[7]_0 [6]),
        .I3(x_assign_9_reg_22533[6]),
        .I4(\xor_ln117_5_reg_22626_reg[6] ),
        .I5(x_assign_3_reg_22564[6]),
        .O(\x_assign_3_reg_22564_reg[7] [6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_23_reg_22882[7]_i_1 
       (.I0(x_assign_3_reg_22564[7]),
        .I1(\xor_ln117_5_reg_22626_reg[7]_0 ),
        .I2(x_assign_9_reg_22533[7]),
        .I3(\xor_ln117_23_reg_22882_reg[7]_0 [7]),
        .I4(\xor_ln117_5_reg_22626_reg[7] [7]),
        .I5(\xor_ln117_23_reg_22882_reg[7] [7]),
        .O(\x_assign_3_reg_22564_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln117_47_reg_22926[7]_i_2 
       (.I0(\xor_ln117_23_reg_22882_reg[7] [7]),
        .I1(\xor_ln117_5_reg_22626_reg[7] [7]),
        .I2(\xor_ln117_23_reg_22882_reg[7]_0 [7]),
        .I3(x_assign_9_reg_22533[7]),
        .I4(\xor_ln117_5_reg_22626_reg[7]_0 ),
        .I5(x_assign_3_reg_22564[7]),
        .O(\or_ln127_1_reg_22785_reg[7] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_5_reg_22626[0]_i_1 
       (.I0(x_assign_6_reg_22471[7]),
        .I1(\xor_ln117_5_reg_22626_reg[7] [0]),
        .I2(\xor_ln117_5_reg_22626_reg[0] ),
        .I3(x_assign_1_reg_22497[7]),
        .I4(or_ln_fu_2868_p3[0]),
        .I5(x_assign_1_reg_22497[0]),
        .O(\x_assign_6_reg_22471_reg[6] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_5_reg_22626[1]_i_1 
       (.I0(x_assign_6_reg_22471[0]),
        .I1(\xor_ln117_5_reg_22626_reg[7] [1]),
        .I2(\xor_ln117_5_reg_22626_reg[1] ),
        .I3(x_assign_1_reg_22497[0]),
        .I4(x_assign_1_reg_22497[1]),
        .I5(x_assign_s_reg_22440[0]),
        .O(\x_assign_6_reg_22471_reg[6] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_5_reg_22626[2]_i_1 
       (.I0(\xor_ln117_5_reg_22626_reg[4] [0]),
        .I1(\xor_ln117_5_reg_22626_reg[7] [2]),
        .I2(x_assign_1_reg_22497[2]),
        .I3(\xor_ln117_5_reg_22626_reg[4]_0 [0]),
        .I4(\xor_ln117_11_reg_22653_reg[2] ),
        .I5(x_assign_s_reg_22440[1]),
        .O(\x_assign_6_reg_22471_reg[6] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_5_reg_22626[3]_i_1 
       (.I0(x_assign_s_reg_22440[2]),
        .I1(\xor_ln117_14_reg_22679_reg[3] ),
        .I2(x_assign_1_reg_22497[3]),
        .I3(\xor_ln117_5_reg_22626_reg[4]_0 [1]),
        .I4(\xor_ln117_5_reg_22626_reg[7] [3]),
        .I5(\xor_ln117_5_reg_22626_reg[4] [1]),
        .O(\x_assign_6_reg_22471_reg[6] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_5_reg_22626[4]_i_1 
       (.I0(or_ln_fu_2868_p3[4]),
        .I1(\xor_ln117_11_reg_22653_reg[4] ),
        .I2(x_assign_1_reg_22497[4]),
        .I3(\xor_ln117_5_reg_22626_reg[4]_0 [2]),
        .I4(\xor_ln117_5_reg_22626_reg[7] [4]),
        .I5(\xor_ln117_5_reg_22626_reg[4] [2]),
        .O(\x_assign_6_reg_22471_reg[6] [4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_5_reg_22626[5]_i_1 
       (.I0(x_assign_1_reg_22497[4]),
        .I1(\xor_ln117_14_reg_22679_reg[5] ),
        .I2(\xor_ln117_5_reg_22626_reg[7] [5]),
        .I3(x_assign_6_reg_22471[4]),
        .I4(or_ln_fu_2868_p3[5]),
        .I5(x_assign_1_reg_22497[5]),
        .O(\x_assign_6_reg_22471_reg[6] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_5_reg_22626[6]_i_1 
       (.I0(x_assign_6_reg_22471[5]),
        .I1(\xor_ln117_5_reg_22626_reg[7] [6]),
        .I2(\xor_ln117_5_reg_22626_reg[6] ),
        .I3(x_assign_1_reg_22497[5]),
        .I4(or_ln_fu_2868_p3[6]),
        .I5(x_assign_1_reg_22497[6]),
        .O(\x_assign_6_reg_22471_reg[6] [6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln117_5_reg_22626[7]_i_1 
       (.I0(x_assign_6_reg_22471[6]),
        .I1(\xor_ln117_5_reg_22626_reg[7] [7]),
        .I2(\xor_ln117_5_reg_22626_reg[7]_0 ),
        .I3(x_assign_1_reg_22497[6]),
        .I4(x_assign_1_reg_22497[7]),
        .I5(x_assign_s_reg_22440[3]),
        .O(\x_assign_6_reg_22471_reg[6] [7]));
endmodule

(* ORIG_REF_NAME = "clefia_enc_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram__parameterized0
   (ap_done,
    \reg_1901_reg[7] ,
    ap_enable_reg_pp0_iter3_reg,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[15] ,
    \reg_1901_reg[5] ,
    \reg_1901_reg[0] ,
    ap_enable_reg_pp0_iter3_reg_0,
    \xor_ln117_203_reg_24667_reg[7] ,
    \xor_ln117_203_reg_24667_reg[5] ,
    \x_assign_174_reg_25287_reg[0] ,
    ar_hs,
    \q1_reg[31]_0 ,
    mem_reg_0_3_0_0_i_15_0,
    ap_enable_reg_pp0_iter3,
    \q1_reg[7]_0 ,
    mem_reg_0_3_31_31_i_1_0,
    mem_reg_0_3_31_31_i_1_1,
    mem_reg_0_3_8_8_i_1_0,
    mem_reg_0_3_0_0_i_15_1,
    mem_reg_0_3_31_31_i_5_0,
    mem_reg_0_3_31_31_i_5_1,
    mem_reg_0_3_31_31_i_3_0,
    mem_reg_0_3_31_31_i_3_1,
    mem_reg_0_3_1_1_i_1_0,
    mem_reg_0_3_2_2_i_1_0,
    mem_reg_0_3_3_3_i_1_0,
    mem_reg_0_3_4_4_i_1_0,
    mem_reg_0_3_6_6_i_1_0,
    ap_enable_reg_pp0_iter2,
    mem_reg_0_3_0_0_i_13_0,
    mem_reg_0_3_7_7_i_3_0,
    mem_reg_0_3_7_7_i_3_1,
    mem_reg_0_3_31_31_i_3_2,
    mem_reg_0_3_31_31_i_3_3,
    mem_reg_0_3_31_31_i_3_4,
    mem_reg_0_3_7_7_i_3_2,
    mem_reg_0_3_7_7_i_3_3,
    x_assign_198_reg_25643,
    x_assign_199_reg_25649,
    or_ln127_131_fu_21579_p3,
    or_ln127_132_fu_21585_p3,
    mem_reg_0_3_31_31_i_5_2,
    Q,
    q1_reg_i_30,
    x_assign_194_reg_25362,
    x_assign_192_reg_25340,
    or_ln127_127_fu_19815_p3,
    or_ln127_128_fu_19821_p3,
    q3_reg,
    q3_reg_0,
    x_assign_174_reg_25287,
    x_assign_175_reg_25293,
    or_ln127_115_fu_19639_p3,
    or_ln127_116_fu_19645_p3,
    rstate,
    s_axi_control_ARVALID,
    ap_clk,
    int_pt_address1);
  output ap_done;
  output \reg_1901_reg[7] ;
  output ap_enable_reg_pp0_iter3_reg;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[15] ;
  output \reg_1901_reg[5] ;
  output \reg_1901_reg[0] ;
  output ap_enable_reg_pp0_iter3_reg_0;
  output \xor_ln117_203_reg_24667_reg[7] ;
  output \xor_ln117_203_reg_24667_reg[5] ;
  output \x_assign_174_reg_25287_reg[0] ;
  output ar_hs;
  output [31:0]\q1_reg[31]_0 ;
  input [15:0]mem_reg_0_3_0_0_i_15_0;
  input ap_enable_reg_pp0_iter3;
  input [7:0]\q1_reg[7]_0 ;
  input [7:0]mem_reg_0_3_31_31_i_1_0;
  input [7:0]mem_reg_0_3_31_31_i_1_1;
  input mem_reg_0_3_8_8_i_1_0;
  input mem_reg_0_3_0_0_i_15_1;
  input [7:0]mem_reg_0_3_31_31_i_5_0;
  input [7:0]mem_reg_0_3_31_31_i_5_1;
  input [7:0]mem_reg_0_3_31_31_i_3_0;
  input [7:0]mem_reg_0_3_31_31_i_3_1;
  input mem_reg_0_3_1_1_i_1_0;
  input mem_reg_0_3_2_2_i_1_0;
  input mem_reg_0_3_3_3_i_1_0;
  input mem_reg_0_3_4_4_i_1_0;
  input mem_reg_0_3_6_6_i_1_0;
  input ap_enable_reg_pp0_iter2;
  input mem_reg_0_3_0_0_i_13_0;
  input [7:0]mem_reg_0_3_7_7_i_3_0;
  input [7:0]mem_reg_0_3_7_7_i_3_1;
  input [7:0]mem_reg_0_3_31_31_i_3_2;
  input [7:0]mem_reg_0_3_31_31_i_3_3;
  input [7:0]mem_reg_0_3_31_31_i_3_4;
  input [7:0]mem_reg_0_3_7_7_i_3_2;
  input [7:0]mem_reg_0_3_7_7_i_3_3;
  input [7:0]x_assign_198_reg_25643;
  input [5:0]x_assign_199_reg_25649;
  input [7:0]or_ln127_131_fu_21579_p3;
  input [5:0]or_ln127_132_fu_21585_p3;
  input [7:0]mem_reg_0_3_31_31_i_5_2;
  input [7:0]Q;
  input [7:0]q1_reg_i_30;
  input [3:0]x_assign_194_reg_25362;
  input [7:0]x_assign_192_reg_25340;
  input [7:0]or_ln127_127_fu_19815_p3;
  input [6:0]or_ln127_128_fu_19821_p3;
  input [2:0]q3_reg;
  input [2:0]q3_reg_0;
  input [2:0]x_assign_174_reg_25287;
  input [2:0]x_assign_175_reg_25293;
  input [2:0]or_ln127_115_fu_19639_p3;
  input [1:0]or_ln127_116_fu_19645_p3;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input ap_clk;
  input [1:0]int_pt_address1;

  wire [7:0]Q;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ar_hs;
  wire ct_ce0;
  wire [1:0]int_pt_address1;
  wire mem_reg_0_3_0_0_i_10_n_0;
  wire mem_reg_0_3_0_0_i_11_n_0;
  wire mem_reg_0_3_0_0_i_12_n_0;
  wire mem_reg_0_3_0_0_i_13_0;
  wire mem_reg_0_3_0_0_i_13_n_0;
  wire mem_reg_0_3_0_0_i_14_n_0;
  wire [15:0]mem_reg_0_3_0_0_i_15_0;
  wire mem_reg_0_3_0_0_i_15_1;
  wire mem_reg_0_3_0_0_i_16_n_0;
  wire mem_reg_0_3_0_0_i_17_n_0;
  wire mem_reg_0_3_0_0_i_18_n_0;
  wire mem_reg_0_3_0_0_i_19_n_0;
  wire mem_reg_0_3_0_0_i_1__0_n_0;
  wire mem_reg_0_3_0_0_i_23_n_0;
  wire mem_reg_0_3_0_0_i_24_n_0;
  wire mem_reg_0_3_0_0_i_25_n_0;
  wire mem_reg_0_3_0_0_i_26_n_0;
  wire mem_reg_0_3_0_0_i_27_n_0;
  wire mem_reg_0_3_0_0_i_28_n_0;
  wire mem_reg_0_3_0_0_i_29_n_0;
  wire mem_reg_0_3_0_0_i_30_n_0;
  wire mem_reg_0_3_0_0_i_31_n_0;
  wire mem_reg_0_3_0_0_i_32_n_0;
  wire mem_reg_0_3_0_0_i_33_n_0;
  wire mem_reg_0_3_0_0_i_34_n_0;
  wire mem_reg_0_3_0_0_i_35_n_0;
  wire mem_reg_0_3_0_0_i_36_n_0;
  wire mem_reg_0_3_0_0_i_37_n_0;
  wire mem_reg_0_3_0_0_i_38_n_0;
  wire mem_reg_0_3_0_0_i_39_n_0;
  wire mem_reg_0_3_0_0_i_3_n_0;
  wire mem_reg_0_3_0_0_i_40_n_0;
  wire mem_reg_0_3_0_0_i_4_n_0;
  wire mem_reg_0_3_0_0_i_7_n_0;
  wire mem_reg_0_3_0_0_i_8_n_0;
  wire mem_reg_0_3_0_0_i_9_n_0;
  wire mem_reg_0_3_1_1_i_10_n_0;
  wire mem_reg_0_3_1_1_i_11_n_0;
  wire mem_reg_0_3_1_1_i_12_n_0;
  wire mem_reg_0_3_1_1_i_13_n_0;
  wire mem_reg_0_3_1_1_i_14_n_0;
  wire mem_reg_0_3_1_1_i_1_0;
  wire mem_reg_0_3_1_1_i_1_n_0;
  wire mem_reg_0_3_1_1_i_2_n_0;
  wire mem_reg_0_3_1_1_i_3_n_0;
  wire mem_reg_0_3_1_1_i_4_n_0;
  wire mem_reg_0_3_1_1_i_5_n_0;
  wire mem_reg_0_3_1_1_i_6_n_0;
  wire mem_reg_0_3_1_1_i_7_n_0;
  wire mem_reg_0_3_1_1_i_8_n_0;
  wire mem_reg_0_3_1_1_i_9_n_0;
  wire mem_reg_0_3_24_24_i_1_n_0;
  wire mem_reg_0_3_24_24_i_3__0_n_0;
  wire mem_reg_0_3_24_24_i_4_n_0;
  wire mem_reg_0_3_24_24_i_5_n_0;
  wire mem_reg_0_3_24_24_i_6_n_0;
  wire mem_reg_0_3_24_24_i_7_n_0;
  wire mem_reg_0_3_24_24_i_8_n_0;
  wire mem_reg_0_3_25_25_i_1_n_0;
  wire mem_reg_0_3_26_26_i_1_n_0;
  wire mem_reg_0_3_27_27_i_1_n_0;
  wire mem_reg_0_3_28_28_i_1_n_0;
  wire mem_reg_0_3_29_29_i_1_n_0;
  wire mem_reg_0_3_29_29_i_2_n_0;
  wire mem_reg_0_3_29_29_i_3_n_0;
  wire mem_reg_0_3_2_2_i_10_n_0;
  wire mem_reg_0_3_2_2_i_11_n_0;
  wire mem_reg_0_3_2_2_i_12_n_0;
  wire mem_reg_0_3_2_2_i_13_n_0;
  wire mem_reg_0_3_2_2_i_14_n_0;
  wire mem_reg_0_3_2_2_i_1_0;
  wire mem_reg_0_3_2_2_i_1_n_0;
  wire mem_reg_0_3_2_2_i_2_n_0;
  wire mem_reg_0_3_2_2_i_3_n_0;
  wire mem_reg_0_3_2_2_i_4_n_0;
  wire mem_reg_0_3_2_2_i_5_n_0;
  wire mem_reg_0_3_2_2_i_6_n_0;
  wire mem_reg_0_3_2_2_i_7_n_0;
  wire mem_reg_0_3_2_2_i_8_n_0;
  wire mem_reg_0_3_2_2_i_9_n_0;
  wire mem_reg_0_3_30_30_i_1_n_0;
  wire [7:0]mem_reg_0_3_31_31_i_1_0;
  wire [7:0]mem_reg_0_3_31_31_i_1_1;
  wire mem_reg_0_3_31_31_i_1_n_0;
  wire [7:0]mem_reg_0_3_31_31_i_3_0;
  wire [7:0]mem_reg_0_3_31_31_i_3_1;
  wire [7:0]mem_reg_0_3_31_31_i_3_2;
  wire [7:0]mem_reg_0_3_31_31_i_3_3;
  wire [7:0]mem_reg_0_3_31_31_i_3_4;
  wire mem_reg_0_3_31_31_i_3_n_0;
  wire mem_reg_0_3_31_31_i_4_n_0;
  wire [7:0]mem_reg_0_3_31_31_i_5_0;
  wire [7:0]mem_reg_0_3_31_31_i_5_1;
  wire [7:0]mem_reg_0_3_31_31_i_5_2;
  wire mem_reg_0_3_31_31_i_5_n_0;
  wire mem_reg_0_3_31_31_i_6_n_0;
  wire mem_reg_0_3_3_3_i_10_n_0;
  wire mem_reg_0_3_3_3_i_11_n_0;
  wire mem_reg_0_3_3_3_i_12_n_0;
  wire mem_reg_0_3_3_3_i_13_n_0;
  wire mem_reg_0_3_3_3_i_1_0;
  wire mem_reg_0_3_3_3_i_1_n_0;
  wire mem_reg_0_3_3_3_i_2_n_0;
  wire mem_reg_0_3_3_3_i_3_n_0;
  wire mem_reg_0_3_3_3_i_4_n_0;
  wire mem_reg_0_3_3_3_i_5_n_0;
  wire mem_reg_0_3_3_3_i_6_n_0;
  wire mem_reg_0_3_3_3_i_7_n_0;
  wire mem_reg_0_3_3_3_i_8_n_0;
  wire mem_reg_0_3_3_3_i_9_n_0;
  wire mem_reg_0_3_4_4_i_10_n_0;
  wire mem_reg_0_3_4_4_i_11_n_0;
  wire mem_reg_0_3_4_4_i_12_n_0;
  wire mem_reg_0_3_4_4_i_13_n_0;
  wire mem_reg_0_3_4_4_i_1_0;
  wire mem_reg_0_3_4_4_i_1_n_0;
  wire mem_reg_0_3_4_4_i_2_n_0;
  wire mem_reg_0_3_4_4_i_3_n_0;
  wire mem_reg_0_3_4_4_i_4_n_0;
  wire mem_reg_0_3_4_4_i_5_n_0;
  wire mem_reg_0_3_4_4_i_6_n_0;
  wire mem_reg_0_3_4_4_i_7_n_0;
  wire mem_reg_0_3_4_4_i_8_n_0;
  wire mem_reg_0_3_4_4_i_9_n_0;
  wire mem_reg_0_3_5_5_i_10_n_0;
  wire mem_reg_0_3_5_5_i_11_n_0;
  wire mem_reg_0_3_5_5_i_12_n_0;
  wire mem_reg_0_3_5_5_i_13_n_0;
  wire mem_reg_0_3_5_5_i_1_n_0;
  wire mem_reg_0_3_5_5_i_2_n_0;
  wire mem_reg_0_3_5_5_i_3_n_0;
  wire mem_reg_0_3_5_5_i_4_n_0;
  wire mem_reg_0_3_5_5_i_5_n_0;
  wire mem_reg_0_3_5_5_i_6_n_0;
  wire mem_reg_0_3_5_5_i_7_n_0;
  wire mem_reg_0_3_5_5_i_9_n_0;
  wire mem_reg_0_3_6_6_i_10_n_0;
  wire mem_reg_0_3_6_6_i_11_n_0;
  wire mem_reg_0_3_6_6_i_12_n_0;
  wire mem_reg_0_3_6_6_i_13_n_0;
  wire mem_reg_0_3_6_6_i_1_0;
  wire mem_reg_0_3_6_6_i_1_n_0;
  wire mem_reg_0_3_6_6_i_2_n_0;
  wire mem_reg_0_3_6_6_i_3_n_0;
  wire mem_reg_0_3_6_6_i_4_n_0;
  wire mem_reg_0_3_6_6_i_5_n_0;
  wire mem_reg_0_3_6_6_i_6_n_0;
  wire mem_reg_0_3_6_6_i_7_n_0;
  wire mem_reg_0_3_6_6_i_8_n_0;
  wire mem_reg_0_3_6_6_i_9_n_0;
  wire mem_reg_0_3_7_7_i_10_n_0;
  wire mem_reg_0_3_7_7_i_11_n_0;
  wire mem_reg_0_3_7_7_i_12_n_0;
  wire mem_reg_0_3_7_7_i_1_n_0;
  wire mem_reg_0_3_7_7_i_2_n_0;
  wire [7:0]mem_reg_0_3_7_7_i_3_0;
  wire [7:0]mem_reg_0_3_7_7_i_3_1;
  wire [7:0]mem_reg_0_3_7_7_i_3_2;
  wire [7:0]mem_reg_0_3_7_7_i_3_3;
  wire mem_reg_0_3_7_7_i_3_n_0;
  wire mem_reg_0_3_7_7_i_4_n_0;
  wire mem_reg_0_3_7_7_i_5_n_0;
  wire mem_reg_0_3_7_7_i_7_n_0;
  wire mem_reg_0_3_7_7_i_8_n_0;
  wire mem_reg_0_3_7_7_i_9_n_0;
  wire mem_reg_0_3_8_8_i_1_0;
  wire [2:0]or_ln127_115_fu_19639_p3;
  wire [1:0]or_ln127_116_fu_19645_p3;
  wire [7:0]or_ln127_127_fu_19815_p3;
  wire [6:0]or_ln127_128_fu_19821_p3;
  wire [7:0]or_ln127_131_fu_21579_p3;
  wire [5:0]or_ln127_132_fu_21585_p3;
  wire [24:0]p_0_in0_out;
  wire [31:0]q10;
  wire [31:0]\q1_reg[31]_0 ;
  wire [7:0]\q1_reg[7]_0 ;
  wire [7:0]q1_reg_i_30;
  wire [2:0]q3_reg;
  wire [2:0]q3_reg_0;
  wire \reg_1901_reg[0] ;
  wire \reg_1901_reg[5] ;
  wire \reg_1901_reg[7] ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [2:0]x_assign_174_reg_25287;
  wire \x_assign_174_reg_25287_reg[0] ;
  wire [2:0]x_assign_175_reg_25293;
  wire [7:0]x_assign_192_reg_25340;
  wire [3:0]x_assign_194_reg_25362;
  wire [7:0]x_assign_198_reg_25643;
  wire [5:0]x_assign_199_reg_25649;
  wire \xor_ln117_203_reg_24667_reg[5] ;
  wire \xor_ln117_203_reg_24667_reg[7] ;
  wire NLW_mem_reg_0_3_0_0_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_10_10_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_11_11_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_12_12_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_13_13_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_14_14_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_15_15_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_16_16_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_17_17_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_18_18_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_19_19_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_1_1_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_20_20_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_21_21_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_22_22_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_23_23_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_24_24_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_25_25_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_26_26_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_27_27_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_28_28_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_29_29_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_2_2_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_30_30_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_31_31_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_3_3_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_4_4_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_5_5_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_6_6_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_7_7_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_8_8_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_9_9_SPO_UNCONNECTED;

  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_0_0
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_0_0_i_1__0_n_0),
        .DPO(q10[0]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_0_0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_3_0_0_i_10
       (.I0(mem_reg_0_3_31_31_i_3_2[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[6]),
        .I3(mem_reg_0_3_0_0_i_25_n_0),
        .O(mem_reg_0_3_0_0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h55570000)) 
    mem_reg_0_3_0_0_i_11
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[7]),
        .I2(mem_reg_0_3_0_0_i_15_0[9]),
        .I3(mem_reg_0_3_0_0_i_15_0[8]),
        .I4(mem_reg_0_3_0_0_i_16_n_0),
        .O(mem_reg_0_3_0_0_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFF4F4F444F4F4F4)) 
    mem_reg_0_3_0_0_i_12
       (.I0(mem_reg_0_3_0_0_i_26_n_0),
        .I1(mem_reg_0_3_0_0_i_16_n_0),
        .I2(mem_reg_0_3_0_0_i_27_n_0),
        .I3(mem_reg_0_3_0_0_i_15_0[13]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(\q1_reg[7]_0 [0]),
        .O(mem_reg_0_3_0_0_i_12_n_0));
  LUT6 #(
    .INIT(64'hA8FFA8FFA8FFA8A8)) 
    mem_reg_0_3_0_0_i_13
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[12]),
        .I2(mem_reg_0_3_0_0_i_15_0[13]),
        .I3(mem_reg_0_3_0_0_i_28_n_0),
        .I4(mem_reg_0_3_0_0_i_18_n_0),
        .I5(mem_reg_0_3_0_0_i_29_n_0),
        .O(mem_reg_0_3_0_0_i_13_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEFEFEE)) 
    mem_reg_0_3_0_0_i_14
       (.I0(ap_done),
        .I1(mem_reg_0_3_0_0_i_30_n_0),
        .I2(mem_reg_0_3_0_0_i_31_n_0),
        .I3(mem_reg_0_3_0_0_i_32_n_0),
        .I4(mem_reg_0_3_0_0_i_33_n_0),
        .I5(mem_reg_0_3_0_0_i_34_n_0),
        .O(mem_reg_0_3_0_0_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    mem_reg_0_3_0_0_i_15
       (.I0(mem_reg_0_3_8_8_i_1_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(mem_reg_0_3_0_0_i_35_n_0),
        .I3(mem_reg_0_3_0_0_i_36_n_0),
        .I4(mem_reg_0_3_0_0_i_37_n_0),
        .I5(mem_reg_0_3_0_0_i_17_n_0),
        .O(ct_ce0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h0F0F0F1F)) 
    mem_reg_0_3_0_0_i_16
       (.I0(mem_reg_0_3_0_0_i_15_0[10]),
        .I1(mem_reg_0_3_0_0_i_15_0[11]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[12]),
        .I4(mem_reg_0_3_0_0_i_15_0[13]),
        .O(mem_reg_0_3_0_0_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h0F0F0F1F)) 
    mem_reg_0_3_0_0_i_17
       (.I0(mem_reg_0_3_0_0_i_15_0[8]),
        .I1(mem_reg_0_3_0_0_i_15_0[9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[7]),
        .I4(mem_reg_0_3_0_0_i_15_0[6]),
        .O(mem_reg_0_3_0_0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    mem_reg_0_3_0_0_i_18
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[5]),
        .I2(mem_reg_0_3_0_0_i_15_0[4]),
        .O(mem_reg_0_3_0_0_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    mem_reg_0_3_0_0_i_19
       (.I0(mem_reg_0_3_0_0_i_15_0[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(mem_reg_0_3_0_0_i_15_0[2]),
        .O(mem_reg_0_3_0_0_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0D0000)) 
    mem_reg_0_3_0_0_i_1__0
       (.I0(mem_reg_0_3_0_0_i_7_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_0_0_i_9_n_0),
        .I3(mem_reg_0_3_0_0_i_10_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_0_0_i_12_n_0),
        .O(mem_reg_0_3_0_0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    mem_reg_0_3_0_0_i_2
       (.I0(mem_reg_0_3_0_0_i_13_n_0),
        .I1(mem_reg_0_3_0_0_i_14_n_0),
        .I2(ct_ce0),
        .O(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_0_0_i_20
       (.I0(\x_assign_174_reg_25287_reg[0] ),
        .I1(q1_reg_i_30[0]),
        .I2(or_ln127_128_fu_19821_p3[0]),
        .I3(x_assign_192_reg_25340[0]),
        .I4(or_ln127_127_fu_19815_p3[0]),
        .I5(x_assign_194_reg_25362[3]),
        .O(\reg_1901_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_0_3_0_0_i_21
       (.I0(mem_reg_0_3_0_0_i_15_0[15]),
        .I1(mem_reg_0_3_0_0_i_15_1),
        .O(\ap_CS_fsm_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_0_3_0_0_i_22
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[0]),
        .O(ap_enable_reg_pp0_iter3_reg));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_0_3_0_0_i_23
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[1]),
        .O(mem_reg_0_3_0_0_i_23_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    mem_reg_0_3_0_0_i_24
       (.I0(mem_reg_0_3_31_31_i_5_2[0]),
        .I1(Q[0]),
        .I2(x_assign_199_reg_25649[0]),
        .I3(x_assign_198_reg_25643[0]),
        .I4(or_ln127_131_fu_21579_p3[0]),
        .I5(x_assign_199_reg_25649[4]),
        .O(mem_reg_0_3_0_0_i_24_n_0));
  LUT5 #(
    .INIT(32'hF0008800)) 
    mem_reg_0_3_0_0_i_25
       (.I0(mem_reg_0_3_31_31_i_3_3[0]),
        .I1(mem_reg_0_3_0_0_i_15_0[4]),
        .I2(mem_reg_0_3_31_31_i_3_4[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[5]),
        .O(mem_reg_0_3_0_0_i_25_n_0));
  LUT6 #(
    .INIT(64'h0000D0DDDDDDD0DD)) 
    mem_reg_0_3_0_0_i_26
       (.I0(mem_reg_0_3_31_31_i_1_1[0]),
        .I1(mem_reg_0_3_1_1_i_12_n_0),
        .I2(mem_reg_0_3_0_0_i_38_n_0),
        .I3(mem_reg_0_3_7_7_i_3_0[0]),
        .I4(mem_reg_0_3_0_0_i_32_n_0),
        .I5(mem_reg_0_3_7_7_i_3_1[0]),
        .O(mem_reg_0_3_0_0_i_26_n_0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    mem_reg_0_3_0_0_i_27
       (.I0(mem_reg_0_3_31_31_i_1_0[0]),
        .I1(mem_reg_0_3_0_0_i_34_n_0),
        .I2(mem_reg_0_3_7_7_i_3_3[0]),
        .I3(mem_reg_0_3_0_0_i_30_n_0),
        .I4(mem_reg_0_3_7_7_i_3_2[0]),
        .I5(mem_reg_0_3_0_0_i_35_n_0),
        .O(mem_reg_0_3_0_0_i_27_n_0));
  LUT6 #(
    .INIT(64'h000000E0FFFFFFFF)) 
    mem_reg_0_3_0_0_i_28
       (.I0(mem_reg_0_3_0_0_i_15_0[6]),
        .I1(mem_reg_0_3_0_0_i_15_0[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[8]),
        .I4(mem_reg_0_3_0_0_i_15_0[9]),
        .I5(mem_reg_0_3_0_0_i_35_n_0),
        .O(mem_reg_0_3_0_0_i_28_n_0));
  LUT6 #(
    .INIT(64'h11100000FFFF0000)) 
    mem_reg_0_3_0_0_i_29
       (.I0(mem_reg_0_3_0_0_i_15_0[2]),
        .I1(mem_reg_0_3_0_0_i_15_0[3]),
        .I2(mem_reg_0_3_0_0_i_15_0[0]),
        .I3(mem_reg_0_3_0_0_i_15_0[1]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(mem_reg_0_3_0_0_i_13_0),
        .O(mem_reg_0_3_0_0_i_29_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0E0FFFFFFFF)) 
    mem_reg_0_3_0_0_i_3
       (.I0(mem_reg_0_3_0_0_i_15_0[6]),
        .I1(mem_reg_0_3_0_0_i_15_0[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[9]),
        .I4(mem_reg_0_3_0_0_i_15_0[8]),
        .I5(mem_reg_0_3_0_0_i_16_n_0),
        .O(mem_reg_0_3_0_0_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_30
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[11]),
        .O(mem_reg_0_3_0_0_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_31
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[10]),
        .O(mem_reg_0_3_0_0_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_32
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[9]),
        .O(mem_reg_0_3_0_0_i_32_n_0));
  LUT6 #(
    .INIT(64'h7740777773407373)) 
    mem_reg_0_3_0_0_i_33
       (.I0(mem_reg_0_3_0_0_i_15_0[8]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[7]),
        .I3(mem_reg_0_3_0_0_i_39_n_0),
        .I4(mem_reg_0_3_0_0_i_40_n_0),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(mem_reg_0_3_0_0_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_34
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[12]),
        .O(mem_reg_0_3_0_0_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    mem_reg_0_3_0_0_i_35
       (.I0(mem_reg_0_3_0_0_i_15_0[11]),
        .I1(mem_reg_0_3_0_0_i_15_0[10]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_0_0_i_35_n_0));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFA8A8A8)) 
    mem_reg_0_3_0_0_i_36
       (.I0(mem_reg_0_3_0_0_i_15_1),
        .I1(mem_reg_0_3_0_0_i_15_0[14]),
        .I2(mem_reg_0_3_0_0_i_15_0[15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[5]),
        .I5(mem_reg_0_3_0_0_i_15_0[3]),
        .O(mem_reg_0_3_0_0_i_36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    mem_reg_0_3_0_0_i_37
       (.I0(mem_reg_0_3_0_0_i_15_0[1]),
        .I1(mem_reg_0_3_0_0_i_15_0[12]),
        .I2(mem_reg_0_3_0_0_i_15_0[13]),
        .I3(mem_reg_0_3_0_0_i_15_0[4]),
        .I4(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_0_0_i_37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_0_3_0_0_i_38
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[8]),
        .O(mem_reg_0_3_0_0_i_38_n_0));
  LUT6 #(
    .INIT(64'h5F5050501F000000)) 
    mem_reg_0_3_0_0_i_39
       (.I0(mem_reg_0_3_0_0_i_15_0[2]),
        .I1(mem_reg_0_3_0_0_i_15_0[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_1),
        .I4(mem_reg_0_3_0_0_i_15_0[15]),
        .I5(mem_reg_0_3_0_0_i_15_0[1]),
        .O(mem_reg_0_3_0_0_i_39_n_0));
  LUT6 #(
    .INIT(64'hA8A8A888FFFFFFFF)) 
    mem_reg_0_3_0_0_i_4
       (.I0(mem_reg_0_3_0_0_i_17_n_0),
        .I1(mem_reg_0_3_0_0_i_18_n_0),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[3]),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(mem_reg_0_3_0_0_i_16_n_0),
        .O(mem_reg_0_3_0_0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    mem_reg_0_3_0_0_i_40
       (.I0(mem_reg_0_3_0_0_i_15_0[3]),
        .I1(mem_reg_0_3_0_0_i_15_0[5]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_0_0_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h45)) 
    mem_reg_0_3_0_0_i_41
       (.I0(mem_reg_0_3_0_0_i_15_0[6]),
        .I1(mem_reg_0_3_0_0_i_15_0[5]),
        .I2(mem_reg_0_3_0_0_i_15_0[4]),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'hD555DF55D5FFDFFF)) 
    mem_reg_0_3_0_0_i_7
       (.I0(mem_reg_0_3_0_0_i_19_n_0),
        .I1(\reg_1901_reg[0] ),
        .I2(\ap_CS_fsm_reg[15] ),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(mem_reg_0_3_31_31_i_3_0[0]),
        .I5(mem_reg_0_3_31_31_i_3_1[0]),
        .O(mem_reg_0_3_0_0_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFF2020000F202)) 
    mem_reg_0_3_0_0_i_8
       (.I0(mem_reg_0_3_31_31_i_5_0[0]),
        .I1(mem_reg_0_3_0_0_i_23_n_0),
        .I2(mem_reg_0_3_8_8_i_1_0),
        .I3(mem_reg_0_3_0_0_i_24_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(mem_reg_0_3_31_31_i_5_1[0]),
        .O(mem_reg_0_3_0_0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    mem_reg_0_3_0_0_i_9
       (.I0(mem_reg_0_3_0_0_i_15_0[6]),
        .I1(mem_reg_0_3_0_0_i_15_0[4]),
        .I2(mem_reg_0_3_0_0_i_15_0[5]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_0_0_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_10_10
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_2_2_i_1_n_0),
        .DPO(q10[10]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_10_10_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_11_11
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_3_3_i_1_n_0),
        .DPO(q10[11]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_11_11_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_12_12
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_4_4_i_1_n_0),
        .DPO(q10[12]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_12_12_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_13_13
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_5_5_i_1_n_0),
        .DPO(q10[13]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_13_13_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_14_14
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_6_6_i_1_n_0),
        .DPO(q10[14]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_14_14_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_15_15
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_7_7_i_1_n_0),
        .DPO(q10[15]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_15_15_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_16_16
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_0_0_i_1__0_n_0),
        .DPO(q10[16]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_16_16_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_0_3_16_16_i_1
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(mem_reg_0_3_0_0_i_13_n_0),
        .I2(ct_ce0),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_17_17
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_1_1_i_1_n_0),
        .DPO(q10[17]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_17_17_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_18_18
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_2_2_i_1_n_0),
        .DPO(q10[18]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_18_18_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_19_19
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_3_3_i_1_n_0),
        .DPO(q10[19]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_19_19_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_1_1
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_1_1_i_1_n_0),
        .DPO(q10[1]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_1_1_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    mem_reg_0_3_1_1_i_1
       (.I0(mem_reg_0_3_1_1_i_2_n_0),
        .I1(mem_reg_0_3_1_1_i_3_n_0),
        .I2(mem_reg_0_3_1_1_i_4_n_0),
        .I3(mem_reg_0_3_0_0_i_11_n_0),
        .I4(mem_reg_0_3_1_1_i_5_n_0),
        .I5(mem_reg_0_3_1_1_i_6_n_0),
        .O(mem_reg_0_3_1_1_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF80808000808080)) 
    mem_reg_0_3_1_1_i_10
       (.I0(mem_reg_0_3_31_31_i_3_0[1]),
        .I1(mem_reg_0_3_0_0_i_15_1),
        .I2(mem_reg_0_3_0_0_i_15_0[15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[0]),
        .I5(mem_reg_0_3_31_31_i_3_1[1]),
        .O(mem_reg_0_3_1_1_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hE2C00000)) 
    mem_reg_0_3_1_1_i_11
       (.I0(mem_reg_0_3_0_0_i_15_0[4]),
        .I1(mem_reg_0_3_0_0_i_15_0[5]),
        .I2(mem_reg_0_3_31_31_i_3_4[1]),
        .I3(mem_reg_0_3_31_31_i_3_3[1]),
        .I4(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_1_1_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    mem_reg_0_3_1_1_i_12
       (.I0(mem_reg_0_3_0_0_i_15_0[9]),
        .I1(mem_reg_0_3_0_0_i_15_0[8]),
        .I2(mem_reg_0_3_0_0_i_15_0[7]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_1_1_i_12_n_0));
  LUT5 #(
    .INIT(32'hF0800080)) 
    mem_reg_0_3_1_1_i_13
       (.I0(mem_reg_0_3_0_0_i_15_0[8]),
        .I1(mem_reg_0_3_7_7_i_3_0[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[9]),
        .I4(mem_reg_0_3_7_7_i_3_1[1]),
        .O(mem_reg_0_3_1_1_i_13_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F0F5F5F3FFF)) 
    mem_reg_0_3_1_1_i_14
       (.I0(mem_reg_0_3_7_7_i_3_2[1]),
        .I1(mem_reg_0_3_0_0_i_15_0[10]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_7_7_i_3_3[1]),
        .I4(mem_reg_0_3_0_0_i_15_0[11]),
        .I5(mem_reg_0_3_0_0_i_15_0[12]),
        .O(mem_reg_0_3_1_1_i_14_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    mem_reg_0_3_1_1_i_2
       (.I0(mem_reg_0_3_0_0_i_9_n_0),
        .I1(mem_reg_0_3_1_1_i_7_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(mem_reg_0_3_1_1_i_8_n_0),
        .O(mem_reg_0_3_1_1_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000007FF70000)) 
    mem_reg_0_3_1_1_i_3
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\ap_CS_fsm_reg[15] ),
        .I2(mem_reg_0_3_1_1_i_1_0),
        .I3(mem_reg_0_3_1_1_i_9_n_0),
        .I4(mem_reg_0_3_0_0_i_19_n_0),
        .I5(mem_reg_0_3_1_1_i_10_n_0),
        .O(mem_reg_0_3_1_1_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_3_1_1_i_4
       (.I0(mem_reg_0_3_31_31_i_3_2[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[6]),
        .I3(mem_reg_0_3_1_1_i_11_n_0),
        .O(mem_reg_0_3_1_1_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    mem_reg_0_3_1_1_i_5
       (.I0(ap_done),
        .I1(\q1_reg[7]_0 [1]),
        .I2(mem_reg_0_3_31_31_i_1_1[1]),
        .I3(mem_reg_0_3_1_1_i_12_n_0),
        .I4(mem_reg_0_3_1_1_i_13_n_0),
        .I5(mem_reg_0_3_0_0_i_16_n_0),
        .O(mem_reg_0_3_1_1_i_5_n_0));
  LUT5 #(
    .INIT(32'h000033F7)) 
    mem_reg_0_3_1_1_i_6
       (.I0(mem_reg_0_3_0_0_i_15_0[12]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_31_31_i_1_0[1]),
        .I3(mem_reg_0_3_0_0_i_15_0[13]),
        .I4(mem_reg_0_3_1_1_i_14_n_0),
        .O(mem_reg_0_3_1_1_i_6_n_0));
  LUT6 #(
    .INIT(64'hC0FFC0FFCAFFCFFF)) 
    mem_reg_0_3_1_1_i_7
       (.I0(mem_reg_0_3_31_31_i_5_0[1]),
        .I1(mem_reg_0_3_31_31_i_5_1[1]),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[1]),
        .I5(mem_reg_0_3_0_0_i_15_0[2]),
        .O(mem_reg_0_3_1_1_i_7_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_1_1_i_8
       (.I0(mem_reg_0_3_31_31_i_5_2[1]),
        .I1(Q[1]),
        .I2(x_assign_199_reg_25649[1]),
        .I3(x_assign_198_reg_25643[1]),
        .I4(or_ln127_131_fu_21579_p3[1]),
        .I5(x_assign_199_reg_25649[5]),
        .O(mem_reg_0_3_1_1_i_8_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    mem_reg_0_3_1_1_i_9
       (.I0(q1_reg_i_30[1]),
        .I1(or_ln127_127_fu_19815_p3[1]),
        .I2(or_ln127_128_fu_19821_p3[0]),
        .I3(x_assign_194_reg_25362[0]),
        .I4(x_assign_192_reg_25340[1]),
        .O(mem_reg_0_3_1_1_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_20_20
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_4_4_i_1_n_0),
        .DPO(q10[20]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_20_20_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_21_21
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_5_5_i_1_n_0),
        .DPO(q10[21]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_21_21_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_22_22
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_6_6_i_1_n_0),
        .DPO(q10[22]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_22_22_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_23_23
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_7_7_i_1_n_0),
        .DPO(q10[23]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_23_23_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_24_24
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_24_24_i_1_n_0),
        .DPO(q10[24]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_24_24_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h8880808088808880)) 
    mem_reg_0_3_24_24_i_1
       (.I0(mem_reg_0_3_24_24_i_3__0_n_0),
        .I1(mem_reg_0_3_0_0_i_13_n_0),
        .I2(mem_reg_0_3_0_0_i_12_n_0),
        .I3(mem_reg_0_3_0_0_i_11_n_0),
        .I4(mem_reg_0_3_0_0_i_10_n_0),
        .I5(mem_reg_0_3_24_24_i_4_n_0),
        .O(mem_reg_0_3_24_24_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_0_3_24_24_i_2
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(mem_reg_0_3_0_0_i_13_n_0),
        .I2(ct_ce0),
        .O(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'hFFFF550400000000)) 
    mem_reg_0_3_24_24_i_3__0
       (.I0(mem_reg_0_3_0_0_i_34_n_0),
        .I1(mem_reg_0_3_24_24_i_5_n_0),
        .I2(mem_reg_0_3_0_0_i_31_n_0),
        .I3(mem_reg_0_3_0_0_i_30_n_0),
        .I4(ap_done),
        .I5(ct_ce0),
        .O(mem_reg_0_3_24_24_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hABABABABBBBBBBAB)) 
    mem_reg_0_3_24_24_i_4
       (.I0(mem_reg_0_3_0_0_i_9_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_0_0_i_19_n_0),
        .I3(\reg_1901_reg[0] ),
        .I4(mem_reg_0_3_7_7_i_5_n_0),
        .I5(mem_reg_0_3_24_24_i_6_n_0),
        .O(mem_reg_0_3_24_24_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFEEAEAAAAAAAA)) 
    mem_reg_0_3_24_24_i_5
       (.I0(mem_reg_0_3_0_0_i_32_n_0),
        .I1(mem_reg_0_3_24_24_i_7_n_0),
        .I2(mem_reg_0_3_0_0_i_40_n_0),
        .I3(mem_reg_0_3_0_0_i_39_n_0),
        .I4(mem_reg_0_3_24_24_i_8_n_0),
        .I5(mem_reg_0_3_0_0_i_38_n_0),
        .O(mem_reg_0_3_24_24_i_5_n_0));
  LUT6 #(
    .INIT(64'hFF80808000808080)) 
    mem_reg_0_3_24_24_i_6
       (.I0(mem_reg_0_3_31_31_i_3_0[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(mem_reg_0_3_0_0_i_15_0[15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[0]),
        .I5(mem_reg_0_3_31_31_i_3_1[0]),
        .O(mem_reg_0_3_24_24_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0DFF)) 
    mem_reg_0_3_24_24_i_7
       (.I0(mem_reg_0_3_0_0_i_15_0[4]),
        .I1(mem_reg_0_3_0_0_i_15_0[5]),
        .I2(mem_reg_0_3_0_0_i_15_0[6]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_24_24_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_24_24_i_8
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[7]),
        .O(mem_reg_0_3_24_24_i_8_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_25_25
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_25_25_i_1_n_0),
        .DPO(q10[25]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_25_25_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_25_25_i_1
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_13_n_0),
        .I3(mem_reg_0_3_1_1_i_1_n_0),
        .O(mem_reg_0_3_25_25_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_26_26
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_26_26_i_1_n_0),
        .DPO(q10[26]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_26_26_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_26_26_i_1
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_13_n_0),
        .I3(mem_reg_0_3_2_2_i_1_n_0),
        .O(mem_reg_0_3_26_26_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_27_27
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_27_27_i_1_n_0),
        .DPO(q10[27]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_27_27_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_27_27_i_1
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_13_n_0),
        .I3(mem_reg_0_3_3_3_i_1_n_0),
        .O(mem_reg_0_3_27_27_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_28_28
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_28_28_i_1_n_0),
        .DPO(q10[28]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_28_28_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_28_28_i_1
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_13_n_0),
        .I3(mem_reg_0_3_4_4_i_1_n_0),
        .O(mem_reg_0_3_28_28_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_29_29
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_29_29_i_1_n_0),
        .DPO(q10[29]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_29_29_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h8000800080808000)) 
    mem_reg_0_3_29_29_i_1
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_13_n_0),
        .I3(mem_reg_0_3_5_5_i_5_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_29_29_i_2_n_0),
        .O(mem_reg_0_3_29_29_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAFFBF)) 
    mem_reg_0_3_29_29_i_2
       (.I0(mem_reg_0_3_5_5_i_2_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(\ap_CS_fsm_reg[15] ),
        .I3(\reg_1901_reg[5] ),
        .I4(mem_reg_0_3_29_29_i_3_n_0),
        .I5(mem_reg_0_3_5_5_i_4_n_0),
        .O(mem_reg_0_3_29_29_i_2_n_0));
  LUT6 #(
    .INIT(64'hE2222222FFFFFFFF)) 
    mem_reg_0_3_29_29_i_3
       (.I0(mem_reg_0_3_31_31_i_3_1[5]),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(mem_reg_0_3_0_0_i_15_0[15]),
        .I3(mem_reg_0_3_0_0_i_15_1),
        .I4(mem_reg_0_3_31_31_i_3_0[5]),
        .I5(mem_reg_0_3_0_0_i_19_n_0),
        .O(mem_reg_0_3_29_29_i_3_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_2_2
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_2_2_i_1_n_0),
        .DPO(q10[2]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_2_2_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    mem_reg_0_3_2_2_i_1
       (.I0(mem_reg_0_3_2_2_i_2_n_0),
        .I1(mem_reg_0_3_2_2_i_3_n_0),
        .I2(mem_reg_0_3_2_2_i_4_n_0),
        .I3(mem_reg_0_3_0_0_i_11_n_0),
        .I4(mem_reg_0_3_2_2_i_5_n_0),
        .I5(mem_reg_0_3_2_2_i_6_n_0),
        .O(mem_reg_0_3_2_2_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF80808000808080)) 
    mem_reg_0_3_2_2_i_10
       (.I0(mem_reg_0_3_31_31_i_3_0[2]),
        .I1(mem_reg_0_3_0_0_i_15_1),
        .I2(mem_reg_0_3_0_0_i_15_0[15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[0]),
        .I5(mem_reg_0_3_31_31_i_3_1[2]),
        .O(mem_reg_0_3_2_2_i_10_n_0));
  LUT6 #(
    .INIT(64'h3030200000002000)) 
    mem_reg_0_3_2_2_i_11
       (.I0(mem_reg_0_3_0_0_i_15_0[4]),
        .I1(mem_reg_0_3_0_0_i_15_0[6]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_31_31_i_3_3[2]),
        .I4(mem_reg_0_3_0_0_i_15_0[5]),
        .I5(mem_reg_0_3_31_31_i_3_4[2]),
        .O(mem_reg_0_3_2_2_i_11_n_0));
  LUT5 #(
    .INIT(32'hF0800080)) 
    mem_reg_0_3_2_2_i_12
       (.I0(mem_reg_0_3_0_0_i_15_0[8]),
        .I1(mem_reg_0_3_7_7_i_3_0[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[9]),
        .I4(mem_reg_0_3_7_7_i_3_1[2]),
        .O(mem_reg_0_3_2_2_i_12_n_0));
  LUT6 #(
    .INIT(64'h1F0F1F5F1F5F1F5F)) 
    mem_reg_0_3_2_2_i_13
       (.I0(mem_reg_0_3_0_0_i_15_0[12]),
        .I1(mem_reg_0_3_7_7_i_3_2[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[11]),
        .I4(mem_reg_0_3_7_7_i_3_3[2]),
        .I5(mem_reg_0_3_0_0_i_15_0[10]),
        .O(mem_reg_0_3_2_2_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h4F5F)) 
    mem_reg_0_3_2_2_i_14
       (.I0(mem_reg_0_3_0_0_i_15_0[13]),
        .I1(mem_reg_0_3_31_31_i_1_0[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[12]),
        .O(mem_reg_0_3_2_2_i_14_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    mem_reg_0_3_2_2_i_2
       (.I0(mem_reg_0_3_0_0_i_9_n_0),
        .I1(mem_reg_0_3_2_2_i_7_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(mem_reg_0_3_2_2_i_8_n_0),
        .O(mem_reg_0_3_2_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000007FF70000)) 
    mem_reg_0_3_2_2_i_3
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\ap_CS_fsm_reg[15] ),
        .I2(mem_reg_0_3_2_2_i_1_0),
        .I3(mem_reg_0_3_2_2_i_9_n_0),
        .I4(mem_reg_0_3_0_0_i_19_n_0),
        .I5(mem_reg_0_3_2_2_i_10_n_0),
        .O(mem_reg_0_3_2_2_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    mem_reg_0_3_2_2_i_4
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[6]),
        .I2(mem_reg_0_3_31_31_i_3_2[2]),
        .I3(mem_reg_0_3_2_2_i_11_n_0),
        .O(mem_reg_0_3_2_2_i_4_n_0));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    mem_reg_0_3_2_2_i_5
       (.I0(mem_reg_0_3_31_31_i_1_1[2]),
        .I1(mem_reg_0_3_1_1_i_12_n_0),
        .I2(mem_reg_0_3_2_2_i_12_n_0),
        .I3(mem_reg_0_3_0_0_i_16_n_0),
        .I4(mem_reg_0_3_2_2_i_13_n_0),
        .I5(mem_reg_0_3_2_2_i_14_n_0),
        .O(mem_reg_0_3_2_2_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_0_3_2_2_i_6
       (.I0(\q1_reg[7]_0 [2]),
        .I1(mem_reg_0_3_0_0_i_15_0[13]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_2_2_i_6_n_0));
  LUT6 #(
    .INIT(64'hCEFFCFFF02FF03FF)) 
    mem_reg_0_3_2_2_i_7
       (.I0(mem_reg_0_3_31_31_i_5_0[2]),
        .I1(mem_reg_0_3_0_0_i_15_0[3]),
        .I2(mem_reg_0_3_0_0_i_15_0[2]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[1]),
        .I5(mem_reg_0_3_31_31_i_5_1[2]),
        .O(mem_reg_0_3_2_2_i_7_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_2_2_i_8
       (.I0(x_assign_198_reg_25643[2]),
        .I1(x_assign_199_reg_25649[2]),
        .I2(Q[2]),
        .I3(mem_reg_0_3_31_31_i_5_2[2]),
        .I4(or_ln127_132_fu_21585_p3[0]),
        .I5(or_ln127_131_fu_21579_p3[2]),
        .O(mem_reg_0_3_2_2_i_8_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    mem_reg_0_3_2_2_i_9
       (.I0(or_ln127_128_fu_19821_p3[1]),
        .I1(or_ln127_127_fu_19815_p3[2]),
        .I2(x_assign_194_reg_25362[1]),
        .I3(x_assign_192_reg_25340[2]),
        .I4(q1_reg_i_30[2]),
        .O(mem_reg_0_3_2_2_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_30_30
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_30_30_i_1_n_0),
        .DPO(q10[30]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_30_30_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_30_30_i_1
       (.I0(mem_reg_0_3_0_0_i_14_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_13_n_0),
        .I3(mem_reg_0_3_6_6_i_1_n_0),
        .O(mem_reg_0_3_30_30_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_31_31
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_31_31_i_1_n_0),
        .DPO(q10[31]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_31_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h8888888880888000)) 
    mem_reg_0_3_31_31_i_1
       (.I0(mem_reg_0_3_24_24_i_3__0_n_0),
        .I1(mem_reg_0_3_0_0_i_13_n_0),
        .I2(\q1_reg[7]_0 [7]),
        .I3(ap_done),
        .I4(mem_reg_0_3_7_7_i_3_n_0),
        .I5(mem_reg_0_3_31_31_i_3_n_0),
        .O(mem_reg_0_3_31_31_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_31_31_i_2
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[13]),
        .O(ap_done));
  LUT6 #(
    .INIT(64'h88888888A8A8A8AA)) 
    mem_reg_0_3_31_31_i_3
       (.I0(mem_reg_0_3_0_0_i_11_n_0),
        .I1(mem_reg_0_3_31_31_i_4_n_0),
        .I2(mem_reg_0_3_7_7_i_7_n_0),
        .I3(\reg_1901_reg[7] ),
        .I4(mem_reg_0_3_7_7_i_5_n_0),
        .I5(mem_reg_0_3_31_31_i_5_n_0),
        .O(mem_reg_0_3_31_31_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFA8080000A808)) 
    mem_reg_0_3_31_31_i_4
       (.I0(mem_reg_0_3_0_0_i_18_n_0),
        .I1(mem_reg_0_3_31_31_i_3_3[7]),
        .I2(mem_reg_0_3_0_0_i_15_0[5]),
        .I3(mem_reg_0_3_31_31_i_3_4[7]),
        .I4(mem_reg_0_3_31_31_i_6_n_0),
        .I5(mem_reg_0_3_31_31_i_3_2[7]),
        .O(mem_reg_0_3_31_31_i_4_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    mem_reg_0_3_31_31_i_5
       (.I0(mem_reg_0_3_0_0_i_9_n_0),
        .I1(mem_reg_0_3_7_7_i_12_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(mem_reg_0_3_7_7_i_11_n_0),
        .O(mem_reg_0_3_31_31_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_31_31_i_6
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[6]),
        .O(mem_reg_0_3_31_31_i_6_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_3_3
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_3_3_i_1_n_0),
        .DPO(q10[3]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_3_3_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    mem_reg_0_3_3_3_i_1
       (.I0(mem_reg_0_3_3_3_i_2_n_0),
        .I1(mem_reg_0_3_3_3_i_3_n_0),
        .I2(mem_reg_0_3_3_3_i_4_n_0),
        .I3(mem_reg_0_3_0_0_i_11_n_0),
        .I4(mem_reg_0_3_3_3_i_5_n_0),
        .I5(mem_reg_0_3_3_3_i_6_n_0),
        .O(mem_reg_0_3_3_3_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF80808000808080)) 
    mem_reg_0_3_3_3_i_10
       (.I0(mem_reg_0_3_31_31_i_3_0[3]),
        .I1(mem_reg_0_3_0_0_i_15_1),
        .I2(mem_reg_0_3_0_0_i_15_0[15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[0]),
        .I5(mem_reg_0_3_31_31_i_3_1[3]),
        .O(mem_reg_0_3_3_3_i_10_n_0));
  LUT6 #(
    .INIT(64'h3000202030000000)) 
    mem_reg_0_3_3_3_i_11
       (.I0(mem_reg_0_3_0_0_i_15_0[4]),
        .I1(mem_reg_0_3_0_0_i_15_0[6]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_31_31_i_3_4[3]),
        .I4(mem_reg_0_3_0_0_i_15_0[5]),
        .I5(mem_reg_0_3_31_31_i_3_3[3]),
        .O(mem_reg_0_3_3_3_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h8C808080)) 
    mem_reg_0_3_3_3_i_12
       (.I0(mem_reg_0_3_7_7_i_3_1[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[9]),
        .I3(mem_reg_0_3_7_7_i_3_0[3]),
        .I4(mem_reg_0_3_0_0_i_15_0[8]),
        .O(mem_reg_0_3_3_3_i_12_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F0F5F5F3FFF)) 
    mem_reg_0_3_3_3_i_13
       (.I0(mem_reg_0_3_7_7_i_3_2[3]),
        .I1(mem_reg_0_3_0_0_i_15_0[10]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_7_7_i_3_3[3]),
        .I4(mem_reg_0_3_0_0_i_15_0[11]),
        .I5(mem_reg_0_3_0_0_i_15_0[12]),
        .O(mem_reg_0_3_3_3_i_13_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    mem_reg_0_3_3_3_i_2
       (.I0(mem_reg_0_3_0_0_i_9_n_0),
        .I1(mem_reg_0_3_3_3_i_7_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(mem_reg_0_3_3_3_i_8_n_0),
        .O(mem_reg_0_3_3_3_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000007FF70000)) 
    mem_reg_0_3_3_3_i_3
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\ap_CS_fsm_reg[15] ),
        .I2(mem_reg_0_3_3_3_i_1_0),
        .I3(mem_reg_0_3_3_3_i_9_n_0),
        .I4(mem_reg_0_3_0_0_i_19_n_0),
        .I5(mem_reg_0_3_3_3_i_10_n_0),
        .O(mem_reg_0_3_3_3_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    mem_reg_0_3_3_3_i_4
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[6]),
        .I2(mem_reg_0_3_31_31_i_3_2[3]),
        .I3(mem_reg_0_3_3_3_i_11_n_0),
        .O(mem_reg_0_3_3_3_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    mem_reg_0_3_3_3_i_5
       (.I0(ap_done),
        .I1(\q1_reg[7]_0 [3]),
        .I2(mem_reg_0_3_31_31_i_1_1[3]),
        .I3(mem_reg_0_3_1_1_i_12_n_0),
        .I4(mem_reg_0_3_3_3_i_12_n_0),
        .I5(mem_reg_0_3_0_0_i_16_n_0),
        .O(mem_reg_0_3_3_3_i_5_n_0));
  LUT5 #(
    .INIT(32'h000033F7)) 
    mem_reg_0_3_3_3_i_6
       (.I0(mem_reg_0_3_0_0_i_15_0[12]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_31_31_i_1_0[3]),
        .I3(mem_reg_0_3_0_0_i_15_0[13]),
        .I4(mem_reg_0_3_3_3_i_13_n_0),
        .O(mem_reg_0_3_3_3_i_6_n_0));
  LUT6 #(
    .INIT(64'hC0FFC0FFCAFFCFFF)) 
    mem_reg_0_3_3_3_i_7
       (.I0(mem_reg_0_3_31_31_i_5_0[3]),
        .I1(mem_reg_0_3_31_31_i_5_1[3]),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[1]),
        .I5(mem_reg_0_3_0_0_i_15_0[2]),
        .O(mem_reg_0_3_3_3_i_7_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_3_3_i_8
       (.I0(x_assign_198_reg_25643[3]),
        .I1(x_assign_199_reg_25649[3]),
        .I2(Q[3]),
        .I3(mem_reg_0_3_31_31_i_5_2[3]),
        .I4(or_ln127_132_fu_21585_p3[1]),
        .I5(or_ln127_131_fu_21579_p3[3]),
        .O(mem_reg_0_3_3_3_i_8_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    mem_reg_0_3_3_3_i_9
       (.I0(or_ln127_128_fu_19821_p3[2]),
        .I1(or_ln127_127_fu_19815_p3[3]),
        .I2(x_assign_194_reg_25362[2]),
        .I3(x_assign_192_reg_25340[3]),
        .I4(q1_reg_i_30[3]),
        .O(mem_reg_0_3_3_3_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_4_4
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_4_4_i_1_n_0),
        .DPO(q10[4]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_4_4_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    mem_reg_0_3_4_4_i_1
       (.I0(mem_reg_0_3_4_4_i_2_n_0),
        .I1(mem_reg_0_3_4_4_i_3_n_0),
        .I2(mem_reg_0_3_4_4_i_4_n_0),
        .I3(mem_reg_0_3_0_0_i_11_n_0),
        .I4(mem_reg_0_3_4_4_i_5_n_0),
        .I5(mem_reg_0_3_4_4_i_6_n_0),
        .O(mem_reg_0_3_4_4_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF80808000808080)) 
    mem_reg_0_3_4_4_i_10
       (.I0(mem_reg_0_3_31_31_i_3_0[4]),
        .I1(mem_reg_0_3_0_0_i_15_1),
        .I2(mem_reg_0_3_0_0_i_15_0[15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[0]),
        .I5(mem_reg_0_3_31_31_i_3_1[4]),
        .O(mem_reg_0_3_4_4_i_10_n_0));
  LUT6 #(
    .INIT(64'h3000202030000000)) 
    mem_reg_0_3_4_4_i_11
       (.I0(mem_reg_0_3_0_0_i_15_0[4]),
        .I1(mem_reg_0_3_0_0_i_15_0[6]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_31_31_i_3_4[4]),
        .I4(mem_reg_0_3_0_0_i_15_0[5]),
        .I5(mem_reg_0_3_31_31_i_3_3[4]),
        .O(mem_reg_0_3_4_4_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h8C808080)) 
    mem_reg_0_3_4_4_i_12
       (.I0(mem_reg_0_3_7_7_i_3_1[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[9]),
        .I3(mem_reg_0_3_7_7_i_3_0[4]),
        .I4(mem_reg_0_3_0_0_i_15_0[8]),
        .O(mem_reg_0_3_4_4_i_12_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F0F5F5F3FFF)) 
    mem_reg_0_3_4_4_i_13
       (.I0(mem_reg_0_3_7_7_i_3_2[4]),
        .I1(mem_reg_0_3_0_0_i_15_0[10]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_7_7_i_3_3[4]),
        .I4(mem_reg_0_3_0_0_i_15_0[11]),
        .I5(mem_reg_0_3_0_0_i_15_0[12]),
        .O(mem_reg_0_3_4_4_i_13_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    mem_reg_0_3_4_4_i_2
       (.I0(mem_reg_0_3_0_0_i_9_n_0),
        .I1(mem_reg_0_3_4_4_i_7_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(mem_reg_0_3_4_4_i_8_n_0),
        .O(mem_reg_0_3_4_4_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000007FF70000)) 
    mem_reg_0_3_4_4_i_3
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\ap_CS_fsm_reg[15] ),
        .I2(mem_reg_0_3_4_4_i_1_0),
        .I3(mem_reg_0_3_4_4_i_9_n_0),
        .I4(mem_reg_0_3_0_0_i_19_n_0),
        .I5(mem_reg_0_3_4_4_i_10_n_0),
        .O(mem_reg_0_3_4_4_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    mem_reg_0_3_4_4_i_4
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[6]),
        .I2(mem_reg_0_3_31_31_i_3_2[4]),
        .I3(mem_reg_0_3_4_4_i_11_n_0),
        .O(mem_reg_0_3_4_4_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    mem_reg_0_3_4_4_i_5
       (.I0(ap_done),
        .I1(\q1_reg[7]_0 [4]),
        .I2(mem_reg_0_3_31_31_i_1_1[4]),
        .I3(mem_reg_0_3_1_1_i_12_n_0),
        .I4(mem_reg_0_3_4_4_i_12_n_0),
        .I5(mem_reg_0_3_0_0_i_16_n_0),
        .O(mem_reg_0_3_4_4_i_5_n_0));
  LUT5 #(
    .INIT(32'h000033F7)) 
    mem_reg_0_3_4_4_i_6
       (.I0(mem_reg_0_3_0_0_i_15_0[12]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_31_31_i_1_0[4]),
        .I3(mem_reg_0_3_0_0_i_15_0[13]),
        .I4(mem_reg_0_3_4_4_i_13_n_0),
        .O(mem_reg_0_3_4_4_i_6_n_0));
  LUT6 #(
    .INIT(64'hC0FFC0FFCAFFCFFF)) 
    mem_reg_0_3_4_4_i_7
       (.I0(mem_reg_0_3_31_31_i_5_0[4]),
        .I1(mem_reg_0_3_31_31_i_5_1[4]),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[1]),
        .I5(mem_reg_0_3_0_0_i_15_0[2]),
        .O(mem_reg_0_3_4_4_i_7_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_4_4_i_8
       (.I0(mem_reg_0_3_31_31_i_5_2[4]),
        .I1(Q[4]),
        .I2(x_assign_198_reg_25643[4]),
        .I3(or_ln127_132_fu_21585_p3[4]),
        .I4(or_ln127_132_fu_21585_p3[2]),
        .I5(or_ln127_131_fu_21579_p3[4]),
        .O(mem_reg_0_3_4_4_i_8_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    mem_reg_0_3_4_4_i_9
       (.I0(or_ln127_128_fu_19821_p3[3]),
        .I1(or_ln127_127_fu_19815_p3[4]),
        .I2(x_assign_192_reg_25340[4]),
        .I3(or_ln127_128_fu_19821_p3[4]),
        .I4(q1_reg_i_30[4]),
        .O(mem_reg_0_3_4_4_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_5_5
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_5_5_i_1_n_0),
        .DPO(q10[5]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_5_5_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT5 #(
    .INIT(32'hFFFFF100)) 
    mem_reg_0_3_5_5_i_1
       (.I0(mem_reg_0_3_5_5_i_2_n_0),
        .I1(mem_reg_0_3_5_5_i_3_n_0),
        .I2(mem_reg_0_3_5_5_i_4_n_0),
        .I3(mem_reg_0_3_0_0_i_11_n_0),
        .I4(mem_reg_0_3_5_5_i_5_n_0),
        .O(mem_reg_0_3_5_5_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000002F2FFF2F)) 
    mem_reg_0_3_5_5_i_10
       (.I0(mem_reg_0_3_31_31_i_1_1[5]),
        .I1(mem_reg_0_3_1_1_i_12_n_0),
        .I2(mem_reg_0_3_5_5_i_11_n_0),
        .I3(mem_reg_0_3_7_7_i_3_0[5]),
        .I4(mem_reg_0_3_5_5_i_12_n_0),
        .I5(mem_reg_0_3_5_5_i_13_n_0),
        .O(mem_reg_0_3_5_5_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h0F1F1F1F)) 
    mem_reg_0_3_5_5_i_11
       (.I0(mem_reg_0_3_0_0_i_15_0[10]),
        .I1(mem_reg_0_3_0_0_i_15_0[11]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[9]),
        .I4(mem_reg_0_3_7_7_i_3_1[5]),
        .O(mem_reg_0_3_5_5_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    mem_reg_0_3_5_5_i_12
       (.I0(mem_reg_0_3_0_0_i_15_0[9]),
        .I1(mem_reg_0_3_0_0_i_15_0[8]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(mem_reg_0_3_5_5_i_12_n_0));
  LUT6 #(
    .INIT(64'hAA00BA00EE00FE00)) 
    mem_reg_0_3_5_5_i_13
       (.I0(mem_reg_0_3_0_0_i_15_0[12]),
        .I1(mem_reg_0_3_0_0_i_15_0[11]),
        .I2(mem_reg_0_3_0_0_i_15_0[10]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_7_7_i_3_3[5]),
        .I5(mem_reg_0_3_7_7_i_3_2[5]),
        .O(mem_reg_0_3_5_5_i_13_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    mem_reg_0_3_5_5_i_2
       (.I0(mem_reg_0_3_0_0_i_9_n_0),
        .I1(mem_reg_0_3_5_5_i_6_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(mem_reg_0_3_5_5_i_7_n_0),
        .O(mem_reg_0_3_5_5_i_2_n_0));
  LUT6 #(
    .INIT(64'h880C0000880CCCCC)) 
    mem_reg_0_3_5_5_i_3
       (.I0(\reg_1901_reg[5] ),
        .I1(mem_reg_0_3_0_0_i_19_n_0),
        .I2(mem_reg_0_3_31_31_i_3_0[5]),
        .I3(\ap_CS_fsm_reg[15] ),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(mem_reg_0_3_31_31_i_3_1[5]),
        .O(mem_reg_0_3_5_5_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    mem_reg_0_3_5_5_i_4
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[6]),
        .I2(mem_reg_0_3_31_31_i_3_2[5]),
        .I3(mem_reg_0_3_5_5_i_9_n_0),
        .O(mem_reg_0_3_5_5_i_4_n_0));
  LUT6 #(
    .INIT(64'hBF8CBF80BF80BF80)) 
    mem_reg_0_3_5_5_i_5
       (.I0(\q1_reg[7]_0 [5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[13]),
        .I3(mem_reg_0_3_5_5_i_10_n_0),
        .I4(mem_reg_0_3_0_0_i_15_0[12]),
        .I5(mem_reg_0_3_31_31_i_1_0[5]),
        .O(mem_reg_0_3_5_5_i_5_n_0));
  LUT6 #(
    .INIT(64'hC0FFC0FFCAFFCFFF)) 
    mem_reg_0_3_5_5_i_6
       (.I0(mem_reg_0_3_31_31_i_5_0[5]),
        .I1(mem_reg_0_3_31_31_i_5_1[5]),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[1]),
        .I5(mem_reg_0_3_0_0_i_15_0[2]),
        .O(mem_reg_0_3_5_5_i_6_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_5_5_i_7
       (.I0(mem_reg_0_3_31_31_i_5_2[5]),
        .I1(Q[5]),
        .I2(x_assign_198_reg_25643[5]),
        .I3(or_ln127_132_fu_21585_p3[5]),
        .I4(or_ln127_132_fu_21585_p3[3]),
        .I5(or_ln127_131_fu_21579_p3[5]),
        .O(mem_reg_0_3_5_5_i_7_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_5_5_i_8
       (.I0(\xor_ln117_203_reg_24667_reg[5] ),
        .I1(q1_reg_i_30[5]),
        .I2(or_ln127_128_fu_19821_p3[5]),
        .I3(x_assign_192_reg_25340[5]),
        .I4(or_ln127_127_fu_19815_p3[5]),
        .I5(or_ln127_128_fu_19821_p3[4]),
        .O(\reg_1901_reg[5] ));
  LUT6 #(
    .INIT(64'h3000202030000000)) 
    mem_reg_0_3_5_5_i_9
       (.I0(mem_reg_0_3_0_0_i_15_0[4]),
        .I1(mem_reg_0_3_0_0_i_15_0[6]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_31_31_i_3_4[5]),
        .I4(mem_reg_0_3_0_0_i_15_0[5]),
        .I5(mem_reg_0_3_31_31_i_3_3[5]),
        .O(mem_reg_0_3_5_5_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_6_6
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_6_6_i_1_n_0),
        .DPO(q10[6]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    mem_reg_0_3_6_6_i_1
       (.I0(mem_reg_0_3_6_6_i_2_n_0),
        .I1(mem_reg_0_3_6_6_i_3_n_0),
        .I2(mem_reg_0_3_6_6_i_4_n_0),
        .I3(mem_reg_0_3_0_0_i_11_n_0),
        .I4(mem_reg_0_3_6_6_i_5_n_0),
        .I5(mem_reg_0_3_6_6_i_6_n_0),
        .O(mem_reg_0_3_6_6_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF80808000808080)) 
    mem_reg_0_3_6_6_i_10
       (.I0(mem_reg_0_3_31_31_i_3_0[6]),
        .I1(mem_reg_0_3_0_0_i_15_1),
        .I2(mem_reg_0_3_0_0_i_15_0[15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[0]),
        .I5(mem_reg_0_3_31_31_i_3_1[6]),
        .O(mem_reg_0_3_6_6_i_10_n_0));
  LUT5 #(
    .INIT(32'hA0C0A000)) 
    mem_reg_0_3_6_6_i_11
       (.I0(mem_reg_0_3_31_31_i_3_4[6]),
        .I1(mem_reg_0_3_0_0_i_15_0[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[5]),
        .I4(mem_reg_0_3_31_31_i_3_3[6]),
        .O(mem_reg_0_3_6_6_i_11_n_0));
  LUT5 #(
    .INIT(32'h8C808080)) 
    mem_reg_0_3_6_6_i_12
       (.I0(mem_reg_0_3_7_7_i_3_1[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[9]),
        .I3(mem_reg_0_3_7_7_i_3_0[6]),
        .I4(mem_reg_0_3_0_0_i_15_0[8]),
        .O(mem_reg_0_3_6_6_i_12_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F0F5F5F3FFF)) 
    mem_reg_0_3_6_6_i_13
       (.I0(mem_reg_0_3_7_7_i_3_2[6]),
        .I1(mem_reg_0_3_0_0_i_15_0[10]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_7_7_i_3_3[6]),
        .I4(mem_reg_0_3_0_0_i_15_0[11]),
        .I5(mem_reg_0_3_0_0_i_15_0[12]),
        .O(mem_reg_0_3_6_6_i_13_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABBBBBB)) 
    mem_reg_0_3_6_6_i_2
       (.I0(mem_reg_0_3_0_0_i_9_n_0),
        .I1(mem_reg_0_3_6_6_i_7_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(mem_reg_0_3_6_6_i_8_n_0),
        .O(mem_reg_0_3_6_6_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000007FF70000)) 
    mem_reg_0_3_6_6_i_3
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\ap_CS_fsm_reg[15] ),
        .I2(mem_reg_0_3_6_6_i_1_0),
        .I3(mem_reg_0_3_6_6_i_9_n_0),
        .I4(mem_reg_0_3_0_0_i_19_n_0),
        .I5(mem_reg_0_3_6_6_i_10_n_0),
        .O(mem_reg_0_3_6_6_i_3_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_3_6_6_i_4
       (.I0(mem_reg_0_3_31_31_i_3_2[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[6]),
        .I3(mem_reg_0_3_6_6_i_11_n_0),
        .O(mem_reg_0_3_6_6_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    mem_reg_0_3_6_6_i_5
       (.I0(ap_done),
        .I1(\q1_reg[7]_0 [6]),
        .I2(mem_reg_0_3_31_31_i_1_1[6]),
        .I3(mem_reg_0_3_1_1_i_12_n_0),
        .I4(mem_reg_0_3_6_6_i_12_n_0),
        .I5(mem_reg_0_3_0_0_i_16_n_0),
        .O(mem_reg_0_3_6_6_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h000033F7)) 
    mem_reg_0_3_6_6_i_6
       (.I0(mem_reg_0_3_0_0_i_15_0[12]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_31_31_i_1_0[6]),
        .I3(mem_reg_0_3_0_0_i_15_0[13]),
        .I4(mem_reg_0_3_6_6_i_13_n_0),
        .O(mem_reg_0_3_6_6_i_6_n_0));
  LUT6 #(
    .INIT(64'h8F8FBF8F8F8FBFBF)) 
    mem_reg_0_3_6_6_i_7
       (.I0(mem_reg_0_3_31_31_i_5_1[6]),
        .I1(mem_reg_0_3_0_0_i_15_0[3]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_31_31_i_5_0[6]),
        .I4(mem_reg_0_3_0_0_i_15_0[2]),
        .I5(mem_reg_0_3_0_0_i_15_0[1]),
        .O(mem_reg_0_3_6_6_i_7_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_6_6_i_8
       (.I0(x_assign_198_reg_25643[6]),
        .I1(x_assign_199_reg_25649[4]),
        .I2(or_ln127_131_fu_21579_p3[6]),
        .I3(or_ln127_132_fu_21585_p3[4]),
        .I4(mem_reg_0_3_31_31_i_5_2[6]),
        .I5(Q[6]),
        .O(mem_reg_0_3_6_6_i_8_n_0));
  LUT5 #(
    .INIT(32'h69969669)) 
    mem_reg_0_3_6_6_i_9
       (.I0(or_ln127_128_fu_19821_p3[5]),
        .I1(or_ln127_127_fu_19815_p3[6]),
        .I2(x_assign_192_reg_25340[6]),
        .I3(or_ln127_128_fu_19821_p3[6]),
        .I4(q1_reg_i_30[6]),
        .O(mem_reg_0_3_6_6_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_7_7
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_7_7_i_1_n_0),
        .DPO(q10[7]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFF4F4F444F4F4F4)) 
    mem_reg_0_3_7_7_i_1
       (.I0(mem_reg_0_3_7_7_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_11_n_0),
        .I2(mem_reg_0_3_7_7_i_3_n_0),
        .I3(mem_reg_0_3_0_0_i_15_0[13]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(\q1_reg[7]_0 [7]),
        .O(mem_reg_0_3_7_7_i_1_n_0));
  LUT6 #(
    .INIT(64'h404CCCCC4C4CCCCC)) 
    mem_reg_0_3_7_7_i_10
       (.I0(mem_reg_0_3_7_7_i_3_1[7]),
        .I1(mem_reg_0_3_0_0_i_35_n_0),
        .I2(mem_reg_0_3_0_0_i_15_0[9]),
        .I3(mem_reg_0_3_0_0_i_15_0[8]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(mem_reg_0_3_7_7_i_3_0[7]),
        .O(mem_reg_0_3_7_7_i_10_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_7_7_i_11
       (.I0(x_assign_198_reg_25643[7]),
        .I1(x_assign_199_reg_25649[5]),
        .I2(or_ln127_131_fu_21579_p3[7]),
        .I3(or_ln127_132_fu_21585_p3[5]),
        .I4(mem_reg_0_3_31_31_i_5_2[7]),
        .I5(Q[7]),
        .O(mem_reg_0_3_7_7_i_11_n_0));
  LUT6 #(
    .INIT(64'hCEFFCFFF02FF03FF)) 
    mem_reg_0_3_7_7_i_12
       (.I0(mem_reg_0_3_31_31_i_5_0[7]),
        .I1(mem_reg_0_3_0_0_i_15_0[3]),
        .I2(mem_reg_0_3_0_0_i_15_0[2]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_0_0_i_15_0[1]),
        .I5(mem_reg_0_3_31_31_i_5_1[7]),
        .O(mem_reg_0_3_7_7_i_12_n_0));
  LUT6 #(
    .INIT(64'h0000FFFFAAFEAAFE)) 
    mem_reg_0_3_7_7_i_2
       (.I0(mem_reg_0_3_7_7_i_4_n_0),
        .I1(mem_reg_0_3_7_7_i_5_n_0),
        .I2(\reg_1901_reg[7] ),
        .I3(mem_reg_0_3_7_7_i_7_n_0),
        .I4(mem_reg_0_3_7_7_i_8_n_0),
        .I5(mem_reg_0_3_0_0_i_9_n_0),
        .O(mem_reg_0_3_7_7_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFF045504550455)) 
    mem_reg_0_3_7_7_i_3
       (.I0(mem_reg_0_3_7_7_i_9_n_0),
        .I1(mem_reg_0_3_31_31_i_1_1[7]),
        .I2(mem_reg_0_3_1_1_i_12_n_0),
        .I3(mem_reg_0_3_7_7_i_10_n_0),
        .I4(mem_reg_0_3_0_0_i_34_n_0),
        .I5(mem_reg_0_3_31_31_i_1_0[7]),
        .O(mem_reg_0_3_7_7_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h0000FFBF)) 
    mem_reg_0_3_7_7_i_4
       (.I0(mem_reg_0_3_7_7_i_11_n_0),
        .I1(mem_reg_0_3_0_0_i_15_0[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_reg_0_3_0_0_i_15_0[3]),
        .I4(mem_reg_0_3_7_7_i_12_n_0),
        .O(mem_reg_0_3_7_7_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_0_3_7_7_i_5
       (.I0(mem_reg_0_3_0_0_i_15_0[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(mem_reg_0_3_0_0_i_15_0[15]),
        .O(mem_reg_0_3_7_7_i_5_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    mem_reg_0_3_7_7_i_6
       (.I0(\xor_ln117_203_reg_24667_reg[7] ),
        .I1(q1_reg_i_30[7]),
        .I2(x_assign_194_reg_25362[3]),
        .I3(x_assign_192_reg_25340[7]),
        .I4(or_ln127_127_fu_19815_p3[7]),
        .I5(or_ln127_128_fu_19821_p3[6]),
        .O(\reg_1901_reg[7] ));
  LUT6 #(
    .INIT(64'hE2222222FFFFFFFF)) 
    mem_reg_0_3_7_7_i_7
       (.I0(mem_reg_0_3_31_31_i_3_1[7]),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(mem_reg_0_3_0_0_i_15_0[15]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(mem_reg_0_3_31_31_i_3_0[7]),
        .I5(mem_reg_0_3_0_0_i_19_n_0),
        .O(mem_reg_0_3_7_7_i_7_n_0));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    mem_reg_0_3_7_7_i_8
       (.I0(mem_reg_0_3_31_31_i_3_2[7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0_3_0_0_i_15_0[6]),
        .I3(mem_reg_0_3_31_31_i_3_4[7]),
        .I4(mem_reg_0_3_0_0_i_15_0[5]),
        .I5(mem_reg_0_3_31_31_i_3_3[7]),
        .O(mem_reg_0_3_7_7_i_8_n_0));
  LUT6 #(
    .INIT(64'hAA00BA00EE00FE00)) 
    mem_reg_0_3_7_7_i_9
       (.I0(mem_reg_0_3_0_0_i_15_0[12]),
        .I1(mem_reg_0_3_0_0_i_15_0[11]),
        .I2(mem_reg_0_3_0_0_i_15_0[10]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(mem_reg_0_3_7_7_i_3_3[7]),
        .I5(mem_reg_0_3_7_7_i_3_2[7]),
        .O(mem_reg_0_3_7_7_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_8_8
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_0_0_i_1__0_n_0),
        .DPO(q10[8]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_8_8_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_0_3_8_8_i_1
       (.I0(mem_reg_0_3_0_0_i_13_n_0),
        .I1(mem_reg_0_3_0_0_i_14_n_0),
        .I2(ct_ce0),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_9_9
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_1_1_i_1_n_0),
        .DPO(q10[9]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_9_9_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT3 #(
    .INIT(8'h10)) 
    \q1[31]_i_1__0 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .O(ar_hs));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[0]),
        .Q(\q1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[10]),
        .Q(\q1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[11]),
        .Q(\q1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[12]),
        .Q(\q1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[13]),
        .Q(\q1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[14]),
        .Q(\q1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[15]),
        .Q(\q1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[16]),
        .Q(\q1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[17]),
        .Q(\q1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[18]),
        .Q(\q1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[19]),
        .Q(\q1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[1]),
        .Q(\q1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[20]),
        .Q(\q1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[21]),
        .Q(\q1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[22]),
        .Q(\q1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[23]),
        .Q(\q1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[24]),
        .Q(\q1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[25]),
        .Q(\q1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[26]),
        .Q(\q1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[27]),
        .Q(\q1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[28]),
        .Q(\q1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[29]),
        .Q(\q1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[2]),
        .Q(\q1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[30]),
        .Q(\q1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[31]),
        .Q(\q1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[3]),
        .Q(\q1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[4]),
        .Q(\q1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[5]),
        .Q(\q1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[6]),
        .Q(\q1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[7]),
        .Q(\q1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[8]),
        .Q(\q1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[9]),
        .Q(\q1_reg[31]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_23__0
       (.I0(q3_reg[2]),
        .I1(q3_reg_0[2]),
        .I2(x_assign_174_reg_25287[2]),
        .I3(x_assign_175_reg_25293[2]),
        .I4(or_ln127_115_fu_19639_p3[2]),
        .I5(or_ln127_116_fu_19645_p3[1]),
        .O(\xor_ln117_203_reg_24667_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_31__0
       (.I0(q3_reg[1]),
        .I1(q3_reg_0[1]),
        .I2(x_assign_174_reg_25287[1]),
        .I3(or_ln127_116_fu_19645_p3[1]),
        .I4(or_ln127_116_fu_19645_p3[0]),
        .I5(or_ln127_115_fu_19639_p3[1]),
        .O(\xor_ln117_203_reg_24667_reg[5] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_50__0
       (.I0(x_assign_174_reg_25287[0]),
        .I1(x_assign_175_reg_25293[0]),
        .I2(or_ln127_115_fu_19639_p3[0]),
        .I3(x_assign_175_reg_25293[1]),
        .I4(q3_reg[0]),
        .I5(q3_reg_0[0]),
        .O(\x_assign_174_reg_25287_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_1870[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(mem_reg_0_3_0_0_i_15_0[3]),
        .O(ap_enable_reg_pp0_iter3_reg_0));
endmodule

(* CHECK_LICENSE_TYPE = "design_enc_clefia_enc_0_0,clefia_enc,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "clefia_enc,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_enc_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_enc_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "16'b0000000000000001" *) 
  (* ap_ST_fsm_pp0_stage1 = "16'b0000000000000010" *) 
  (* ap_ST_fsm_pp0_stage10 = "16'b0000010000000000" *) 
  (* ap_ST_fsm_pp0_stage11 = "16'b0000100000000000" *) 
  (* ap_ST_fsm_pp0_stage12 = "16'b0001000000000000" *) 
  (* ap_ST_fsm_pp0_stage13 = "16'b0010000000000000" *) 
  (* ap_ST_fsm_pp0_stage14 = "16'b0100000000000000" *) 
  (* ap_ST_fsm_pp0_stage15 = "16'b1000000000000000" *) 
  (* ap_ST_fsm_pp0_stage2 = "16'b0000000000000100" *) 
  (* ap_ST_fsm_pp0_stage3 = "16'b0000000000001000" *) 
  (* ap_ST_fsm_pp0_stage4 = "16'b0000000000010000" *) 
  (* ap_ST_fsm_pp0_stage5 = "16'b0000000000100000" *) 
  (* ap_ST_fsm_pp0_stage6 = "16'b0000000001000000" *) 
  (* ap_ST_fsm_pp0_stage7 = "16'b0000000010000000" *) 
  (* ap_ST_fsm_pp0_stage8 = "16'b0000000100000000" *) 
  (* ap_ST_fsm_pp0_stage9 = "16'b0000001000000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
