This testbench is designed to verify the functionality of the 8-bit CPU implemented in Verilog.
It executes the Fetch-Decode-Execute cycle and the output simulation verifies the working correctly.
