;buildInfoPackage: chisel3, version: 3.3.1, scalaVersion: 2.12.11, sbtVersion: 1.3.10
circuit memorymodule : 
  module memorymodule : 
    input clock : Clock
    input reset : UInt<1>
    output io : {ports : {flip req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, mask : UInt<8>, op : UInt<3>, wdata : UInt<64>, memen : UInt<1>, wen : UInt<1>}}, resp : {flip ready : UInt<1>, valid : UInt<1>, bits : {rdata : UInt<64>}}}[2]}
    
    io.ports[0].resp.bits.rdata is invalid @[memory_second.scala 58:8]
    io.ports[0].resp.valid is invalid @[memory_second.scala 58:8]
    io.ports[0].resp.ready is invalid @[memory_second.scala 58:8]
    io.ports[0].req.bits.wen is invalid @[memory_second.scala 58:8]
    io.ports[0].req.bits.memen is invalid @[memory_second.scala 58:8]
    io.ports[0].req.bits.wdata is invalid @[memory_second.scala 58:8]
    io.ports[0].req.bits.op is invalid @[memory_second.scala 58:8]
    io.ports[0].req.bits.mask is invalid @[memory_second.scala 58:8]
    io.ports[0].req.bits.addr is invalid @[memory_second.scala 58:8]
    io.ports[0].req.valid is invalid @[memory_second.scala 58:8]
    io.ports[0].req.ready is invalid @[memory_second.scala 58:8]
    io.ports[1].resp.bits.rdata is invalid @[memory_second.scala 58:8]
    io.ports[1].resp.valid is invalid @[memory_second.scala 58:8]
    io.ports[1].resp.ready is invalid @[memory_second.scala 58:8]
    io.ports[1].req.bits.wen is invalid @[memory_second.scala 58:8]
    io.ports[1].req.bits.memen is invalid @[memory_second.scala 58:8]
    io.ports[1].req.bits.wdata is invalid @[memory_second.scala 58:8]
    io.ports[1].req.bits.op is invalid @[memory_second.scala 58:8]
    io.ports[1].req.bits.mask is invalid @[memory_second.scala 58:8]
    io.ports[1].req.bits.addr is invalid @[memory_second.scala 58:8]
    io.ports[1].req.valid is invalid @[memory_second.scala 58:8]
    io.ports[1].req.ready is invalid @[memory_second.scala 58:8]
    cmem mem : UInt<8>[16777216] @[memory_second.scala 60:18]
    io.ports[0].resp.valid <= io.ports[0].req.valid @[memory_second.scala 64:32]
    io.ports[0].req.ready <= UInt<1>("h01") @[memory_second.scala 65:31]
    io.ports[1].resp.valid <= io.ports[1].req.valid @[memory_second.scala 64:32]
    io.ports[1].req.ready <= UInt<1>("h01") @[memory_second.scala 65:31]
    wire wdata_temp : UInt<8>[8][2] @[memory_second.scala 68:26]
    wire rdata_temp : UInt<8>[8][2] @[memory_second.scala 69:26]
    wire mask_temp : UInt<1>[8][2] @[memory_second.scala 70:25]
    wire addr_temp : UInt<24>[8][2] @[memory_second.scala 71:25]
    rdata_temp[0][0] is invalid @[memory_second.scala 73:16]
    rdata_temp[0][1] is invalid @[memory_second.scala 73:16]
    rdata_temp[0][2] is invalid @[memory_second.scala 73:16]
    rdata_temp[0][3] is invalid @[memory_second.scala 73:16]
    rdata_temp[0][4] is invalid @[memory_second.scala 73:16]
    rdata_temp[0][5] is invalid @[memory_second.scala 73:16]
    rdata_temp[0][6] is invalid @[memory_second.scala 73:16]
    rdata_temp[0][7] is invalid @[memory_second.scala 73:16]
    rdata_temp[1][0] is invalid @[memory_second.scala 73:16]
    rdata_temp[1][1] is invalid @[memory_second.scala 73:16]
    rdata_temp[1][2] is invalid @[memory_second.scala 73:16]
    rdata_temp[1][3] is invalid @[memory_second.scala 73:16]
    rdata_temp[1][4] is invalid @[memory_second.scala 73:16]
    rdata_temp[1][5] is invalid @[memory_second.scala 73:16]
    rdata_temp[1][6] is invalid @[memory_second.scala 73:16]
    rdata_temp[1][7] is invalid @[memory_second.scala 73:16]
    node _T = bits(io.ports[0].req.bits.wdata, 7, 0) @[memory_second.scala 80:59]
    wdata_temp[0][0] <= _T @[memory_second.scala 80:30]
    node _T_1 = bits(io.ports[0].req.bits.mask, 0, 0) @[memory_second.scala 81:57]
    node _T_2 = bits(_T_1, 0, 0) @[memory_second.scala 81:61]
    mask_temp[0][0] <= _T_2 @[memory_second.scala 81:29]
    node _T_3 = bits(io.ports[0].req.bits.addr, 23, 0) @[memory_second.scala 82:57]
    node _T_4 = add(_T_3, UInt<23>("h00")) @[memory_second.scala 82:64]
    node _T_5 = tail(_T_4, 1) @[memory_second.scala 82:64]
    addr_temp[0][0] <= _T_5 @[memory_second.scala 82:29]
    node _T_6 = bits(io.ports[0].req.bits.wdata, 15, 8) @[memory_second.scala 80:59]
    wdata_temp[0][1] <= _T_6 @[memory_second.scala 80:30]
    node _T_7 = bits(io.ports[0].req.bits.mask, 1, 1) @[memory_second.scala 81:57]
    node _T_8 = bits(_T_7, 0, 0) @[memory_second.scala 81:61]
    mask_temp[0][1] <= _T_8 @[memory_second.scala 81:29]
    node _T_9 = bits(io.ports[0].req.bits.addr, 23, 0) @[memory_second.scala 82:57]
    node _T_10 = add(_T_9, UInt<23>("h01")) @[memory_second.scala 82:64]
    node _T_11 = tail(_T_10, 1) @[memory_second.scala 82:64]
    addr_temp[0][1] <= _T_11 @[memory_second.scala 82:29]
    node _T_12 = bits(io.ports[0].req.bits.wdata, 23, 16) @[memory_second.scala 80:59]
    wdata_temp[0][2] <= _T_12 @[memory_second.scala 80:30]
    node _T_13 = bits(io.ports[0].req.bits.mask, 2, 2) @[memory_second.scala 81:57]
    node _T_14 = bits(_T_13, 0, 0) @[memory_second.scala 81:61]
    mask_temp[0][2] <= _T_14 @[memory_second.scala 81:29]
    node _T_15 = bits(io.ports[0].req.bits.addr, 23, 0) @[memory_second.scala 82:57]
    node _T_16 = add(_T_15, UInt<23>("h02")) @[memory_second.scala 82:64]
    node _T_17 = tail(_T_16, 1) @[memory_second.scala 82:64]
    addr_temp[0][2] <= _T_17 @[memory_second.scala 82:29]
    node _T_18 = bits(io.ports[0].req.bits.wdata, 31, 24) @[memory_second.scala 80:59]
    wdata_temp[0][3] <= _T_18 @[memory_second.scala 80:30]
    node _T_19 = bits(io.ports[0].req.bits.mask, 3, 3) @[memory_second.scala 81:57]
    node _T_20 = bits(_T_19, 0, 0) @[memory_second.scala 81:61]
    mask_temp[0][3] <= _T_20 @[memory_second.scala 81:29]
    node _T_21 = bits(io.ports[0].req.bits.addr, 23, 0) @[memory_second.scala 82:57]
    node _T_22 = add(_T_21, UInt<23>("h03")) @[memory_second.scala 82:64]
    node _T_23 = tail(_T_22, 1) @[memory_second.scala 82:64]
    addr_temp[0][3] <= _T_23 @[memory_second.scala 82:29]
    node _T_24 = bits(io.ports[0].req.bits.wdata, 39, 32) @[memory_second.scala 80:59]
    wdata_temp[0][4] <= _T_24 @[memory_second.scala 80:30]
    node _T_25 = bits(io.ports[0].req.bits.mask, 4, 4) @[memory_second.scala 81:57]
    node _T_26 = bits(_T_25, 0, 0) @[memory_second.scala 81:61]
    mask_temp[0][4] <= _T_26 @[memory_second.scala 81:29]
    node _T_27 = bits(io.ports[0].req.bits.addr, 23, 0) @[memory_second.scala 82:57]
    node _T_28 = add(_T_27, UInt<23>("h04")) @[memory_second.scala 82:64]
    node _T_29 = tail(_T_28, 1) @[memory_second.scala 82:64]
    addr_temp[0][4] <= _T_29 @[memory_second.scala 82:29]
    node _T_30 = bits(io.ports[0].req.bits.wdata, 47, 40) @[memory_second.scala 80:59]
    wdata_temp[0][5] <= _T_30 @[memory_second.scala 80:30]
    node _T_31 = bits(io.ports[0].req.bits.mask, 5, 5) @[memory_second.scala 81:57]
    node _T_32 = bits(_T_31, 0, 0) @[memory_second.scala 81:61]
    mask_temp[0][5] <= _T_32 @[memory_second.scala 81:29]
    node _T_33 = bits(io.ports[0].req.bits.addr, 23, 0) @[memory_second.scala 82:57]
    node _T_34 = add(_T_33, UInt<23>("h05")) @[memory_second.scala 82:64]
    node _T_35 = tail(_T_34, 1) @[memory_second.scala 82:64]
    addr_temp[0][5] <= _T_35 @[memory_second.scala 82:29]
    node _T_36 = bits(io.ports[0].req.bits.wdata, 55, 48) @[memory_second.scala 80:59]
    wdata_temp[0][6] <= _T_36 @[memory_second.scala 80:30]
    node _T_37 = bits(io.ports[0].req.bits.mask, 6, 6) @[memory_second.scala 81:57]
    node _T_38 = bits(_T_37, 0, 0) @[memory_second.scala 81:61]
    mask_temp[0][6] <= _T_38 @[memory_second.scala 81:29]
    node _T_39 = bits(io.ports[0].req.bits.addr, 23, 0) @[memory_second.scala 82:57]
    node _T_40 = add(_T_39, UInt<23>("h06")) @[memory_second.scala 82:64]
    node _T_41 = tail(_T_40, 1) @[memory_second.scala 82:64]
    addr_temp[0][6] <= _T_41 @[memory_second.scala 82:29]
    node _T_42 = bits(io.ports[0].req.bits.wdata, 63, 56) @[memory_second.scala 80:59]
    wdata_temp[0][7] <= _T_42 @[memory_second.scala 80:30]
    node _T_43 = bits(io.ports[0].req.bits.mask, 7, 7) @[memory_second.scala 81:57]
    node _T_44 = bits(_T_43, 0, 0) @[memory_second.scala 81:61]
    mask_temp[0][7] <= _T_44 @[memory_second.scala 81:29]
    node _T_45 = bits(io.ports[0].req.bits.addr, 23, 0) @[memory_second.scala 82:57]
    node _T_46 = add(_T_45, UInt<23>("h07")) @[memory_second.scala 82:64]
    node _T_47 = tail(_T_46, 1) @[memory_second.scala 82:64]
    addr_temp[0][7] <= _T_47 @[memory_second.scala 82:29]
    node _T_48 = bits(io.ports[1].req.bits.wdata, 7, 0) @[memory_second.scala 80:59]
    wdata_temp[1][0] <= _T_48 @[memory_second.scala 80:30]
    node _T_49 = bits(io.ports[1].req.bits.mask, 0, 0) @[memory_second.scala 81:57]
    node _T_50 = bits(_T_49, 0, 0) @[memory_second.scala 81:61]
    mask_temp[1][0] <= _T_50 @[memory_second.scala 81:29]
    node _T_51 = bits(io.ports[1].req.bits.addr, 23, 0) @[memory_second.scala 82:57]
    node _T_52 = add(_T_51, UInt<23>("h00")) @[memory_second.scala 82:64]
    node _T_53 = tail(_T_52, 1) @[memory_second.scala 82:64]
    addr_temp[1][0] <= _T_53 @[memory_second.scala 82:29]
    node _T_54 = bits(io.ports[1].req.bits.wdata, 15, 8) @[memory_second.scala 80:59]
    wdata_temp[1][1] <= _T_54 @[memory_second.scala 80:30]
    node _T_55 = bits(io.ports[1].req.bits.mask, 1, 1) @[memory_second.scala 81:57]
    node _T_56 = bits(_T_55, 0, 0) @[memory_second.scala 81:61]
    mask_temp[1][1] <= _T_56 @[memory_second.scala 81:29]
    node _T_57 = bits(io.ports[1].req.bits.addr, 23, 0) @[memory_second.scala 82:57]
    node _T_58 = add(_T_57, UInt<23>("h01")) @[memory_second.scala 82:64]
    node _T_59 = tail(_T_58, 1) @[memory_second.scala 82:64]
    addr_temp[1][1] <= _T_59 @[memory_second.scala 82:29]
    node _T_60 = bits(io.ports[1].req.bits.wdata, 23, 16) @[memory_second.scala 80:59]
    wdata_temp[1][2] <= _T_60 @[memory_second.scala 80:30]
    node _T_61 = bits(io.ports[1].req.bits.mask, 2, 2) @[memory_second.scala 81:57]
    node _T_62 = bits(_T_61, 0, 0) @[memory_second.scala 81:61]
    mask_temp[1][2] <= _T_62 @[memory_second.scala 81:29]
    node _T_63 = bits(io.ports[1].req.bits.addr, 23, 0) @[memory_second.scala 82:57]
    node _T_64 = add(_T_63, UInt<23>("h02")) @[memory_second.scala 82:64]
    node _T_65 = tail(_T_64, 1) @[memory_second.scala 82:64]
    addr_temp[1][2] <= _T_65 @[memory_second.scala 82:29]
    node _T_66 = bits(io.ports[1].req.bits.wdata, 31, 24) @[memory_second.scala 80:59]
    wdata_temp[1][3] <= _T_66 @[memory_second.scala 80:30]
    node _T_67 = bits(io.ports[1].req.bits.mask, 3, 3) @[memory_second.scala 81:57]
    node _T_68 = bits(_T_67, 0, 0) @[memory_second.scala 81:61]
    mask_temp[1][3] <= _T_68 @[memory_second.scala 81:29]
    node _T_69 = bits(io.ports[1].req.bits.addr, 23, 0) @[memory_second.scala 82:57]
    node _T_70 = add(_T_69, UInt<23>("h03")) @[memory_second.scala 82:64]
    node _T_71 = tail(_T_70, 1) @[memory_second.scala 82:64]
    addr_temp[1][3] <= _T_71 @[memory_second.scala 82:29]
    node _T_72 = bits(io.ports[1].req.bits.wdata, 39, 32) @[memory_second.scala 80:59]
    wdata_temp[1][4] <= _T_72 @[memory_second.scala 80:30]
    node _T_73 = bits(io.ports[1].req.bits.mask, 4, 4) @[memory_second.scala 81:57]
    node _T_74 = bits(_T_73, 0, 0) @[memory_second.scala 81:61]
    mask_temp[1][4] <= _T_74 @[memory_second.scala 81:29]
    node _T_75 = bits(io.ports[1].req.bits.addr, 23, 0) @[memory_second.scala 82:57]
    node _T_76 = add(_T_75, UInt<23>("h04")) @[memory_second.scala 82:64]
    node _T_77 = tail(_T_76, 1) @[memory_second.scala 82:64]
    addr_temp[1][4] <= _T_77 @[memory_second.scala 82:29]
    node _T_78 = bits(io.ports[1].req.bits.wdata, 47, 40) @[memory_second.scala 80:59]
    wdata_temp[1][5] <= _T_78 @[memory_second.scala 80:30]
    node _T_79 = bits(io.ports[1].req.bits.mask, 5, 5) @[memory_second.scala 81:57]
    node _T_80 = bits(_T_79, 0, 0) @[memory_second.scala 81:61]
    mask_temp[1][5] <= _T_80 @[memory_second.scala 81:29]
    node _T_81 = bits(io.ports[1].req.bits.addr, 23, 0) @[memory_second.scala 82:57]
    node _T_82 = add(_T_81, UInt<23>("h05")) @[memory_second.scala 82:64]
    node _T_83 = tail(_T_82, 1) @[memory_second.scala 82:64]
    addr_temp[1][5] <= _T_83 @[memory_second.scala 82:29]
    node _T_84 = bits(io.ports[1].req.bits.wdata, 55, 48) @[memory_second.scala 80:59]
    wdata_temp[1][6] <= _T_84 @[memory_second.scala 80:30]
    node _T_85 = bits(io.ports[1].req.bits.mask, 6, 6) @[memory_second.scala 81:57]
    node _T_86 = bits(_T_85, 0, 0) @[memory_second.scala 81:61]
    mask_temp[1][6] <= _T_86 @[memory_second.scala 81:29]
    node _T_87 = bits(io.ports[1].req.bits.addr, 23, 0) @[memory_second.scala 82:57]
    node _T_88 = add(_T_87, UInt<23>("h06")) @[memory_second.scala 82:64]
    node _T_89 = tail(_T_88, 1) @[memory_second.scala 82:64]
    addr_temp[1][6] <= _T_89 @[memory_second.scala 82:29]
    node _T_90 = bits(io.ports[1].req.bits.wdata, 63, 56) @[memory_second.scala 80:59]
    wdata_temp[1][7] <= _T_90 @[memory_second.scala 80:30]
    node _T_91 = bits(io.ports[1].req.bits.mask, 7, 7) @[memory_second.scala 81:57]
    node _T_92 = bits(_T_91, 0, 0) @[memory_second.scala 81:61]
    mask_temp[1][7] <= _T_92 @[memory_second.scala 81:29]
    node _T_93 = bits(io.ports[1].req.bits.addr, 23, 0) @[memory_second.scala 82:57]
    node _T_94 = add(_T_93, UInt<23>("h07")) @[memory_second.scala 82:64]
    node _T_95 = tail(_T_94, 1) @[memory_second.scala 82:64]
    addr_temp[1][7] <= _T_95 @[memory_second.scala 82:29]
    when io.ports[0].req.bits.memen : @[memory_second.scala 91:13]
      infer mport _T_96 = mem[addr_temp[0][0]], clock @[memory_second.scala 95:44]
      rdata_temp[0][0] <= _T_96 @[memory_second.scala 95:38]
      when io.ports[0].req.bits.wen : @[memory_second.scala 99:21]
        when mask_temp[0][0] : @[memory_second.scala 101:25]
          infer mport _T_97 = mem[addr_temp[0][0]], clock @[memory_second.scala 102:28]
          _T_97 <= wdata_temp[0][0] @[memory_second.scala 102:46]
          skip @[memory_second.scala 101:25]
        skip @[memory_second.scala 99:21]
      infer mport _T_98 = mem[addr_temp[0][1]], clock @[memory_second.scala 95:44]
      rdata_temp[0][1] <= _T_98 @[memory_second.scala 95:38]
      when io.ports[0].req.bits.wen : @[memory_second.scala 99:21]
        when mask_temp[0][1] : @[memory_second.scala 101:25]
          infer mport _T_99 = mem[addr_temp[0][1]], clock @[memory_second.scala 102:28]
          _T_99 <= wdata_temp[0][1] @[memory_second.scala 102:46]
          skip @[memory_second.scala 101:25]
        skip @[memory_second.scala 99:21]
      infer mport _T_100 = mem[addr_temp[0][2]], clock @[memory_second.scala 95:44]
      rdata_temp[0][2] <= _T_100 @[memory_second.scala 95:38]
      when io.ports[0].req.bits.wen : @[memory_second.scala 99:21]
        when mask_temp[0][2] : @[memory_second.scala 101:25]
          infer mport _T_101 = mem[addr_temp[0][2]], clock @[memory_second.scala 102:28]
          _T_101 <= wdata_temp[0][2] @[memory_second.scala 102:46]
          skip @[memory_second.scala 101:25]
        skip @[memory_second.scala 99:21]
      infer mport _T_102 = mem[addr_temp[0][3]], clock @[memory_second.scala 95:44]
      rdata_temp[0][3] <= _T_102 @[memory_second.scala 95:38]
      when io.ports[0].req.bits.wen : @[memory_second.scala 99:21]
        when mask_temp[0][3] : @[memory_second.scala 101:25]
          infer mport _T_103 = mem[addr_temp[0][3]], clock @[memory_second.scala 102:28]
          _T_103 <= wdata_temp[0][3] @[memory_second.scala 102:46]
          skip @[memory_second.scala 101:25]
        skip @[memory_second.scala 99:21]
      infer mport _T_104 = mem[addr_temp[0][4]], clock @[memory_second.scala 95:44]
      rdata_temp[0][4] <= _T_104 @[memory_second.scala 95:38]
      when io.ports[0].req.bits.wen : @[memory_second.scala 99:21]
        when mask_temp[0][4] : @[memory_second.scala 101:25]
          infer mport _T_105 = mem[addr_temp[0][4]], clock @[memory_second.scala 102:28]
          _T_105 <= wdata_temp[0][4] @[memory_second.scala 102:46]
          skip @[memory_second.scala 101:25]
        skip @[memory_second.scala 99:21]
      infer mport _T_106 = mem[addr_temp[0][5]], clock @[memory_second.scala 95:44]
      rdata_temp[0][5] <= _T_106 @[memory_second.scala 95:38]
      when io.ports[0].req.bits.wen : @[memory_second.scala 99:21]
        when mask_temp[0][5] : @[memory_second.scala 101:25]
          infer mport _T_107 = mem[addr_temp[0][5]], clock @[memory_second.scala 102:28]
          _T_107 <= wdata_temp[0][5] @[memory_second.scala 102:46]
          skip @[memory_second.scala 101:25]
        skip @[memory_second.scala 99:21]
      infer mport _T_108 = mem[addr_temp[0][6]], clock @[memory_second.scala 95:44]
      rdata_temp[0][6] <= _T_108 @[memory_second.scala 95:38]
      when io.ports[0].req.bits.wen : @[memory_second.scala 99:21]
        when mask_temp[0][6] : @[memory_second.scala 101:25]
          infer mport _T_109 = mem[addr_temp[0][6]], clock @[memory_second.scala 102:28]
          _T_109 <= wdata_temp[0][6] @[memory_second.scala 102:46]
          skip @[memory_second.scala 101:25]
        skip @[memory_second.scala 99:21]
      infer mport _T_110 = mem[addr_temp[0][7]], clock @[memory_second.scala 95:44]
      rdata_temp[0][7] <= _T_110 @[memory_second.scala 95:38]
      when io.ports[0].req.bits.wen : @[memory_second.scala 99:21]
        when mask_temp[0][7] : @[memory_second.scala 101:25]
          infer mport _T_111 = mem[addr_temp[0][7]], clock @[memory_second.scala 102:28]
          _T_111 <= wdata_temp[0][7] @[memory_second.scala 102:46]
          skip @[memory_second.scala 101:25]
        skip @[memory_second.scala 99:21]
      skip @[memory_second.scala 91:13]
    when io.ports[1].req.bits.memen : @[memory_second.scala 91:13]
      infer mport _T_112 = mem[addr_temp[1][0]], clock @[memory_second.scala 95:44]
      rdata_temp[1][0] <= _T_112 @[memory_second.scala 95:38]
      when io.ports[1].req.bits.wen : @[memory_second.scala 99:21]
        when mask_temp[1][0] : @[memory_second.scala 101:25]
          infer mport _T_113 = mem[addr_temp[1][0]], clock @[memory_second.scala 102:28]
          _T_113 <= wdata_temp[1][0] @[memory_second.scala 102:46]
          skip @[memory_second.scala 101:25]
        skip @[memory_second.scala 99:21]
      infer mport _T_114 = mem[addr_temp[1][1]], clock @[memory_second.scala 95:44]
      rdata_temp[1][1] <= _T_114 @[memory_second.scala 95:38]
      when io.ports[1].req.bits.wen : @[memory_second.scala 99:21]
        when mask_temp[1][1] : @[memory_second.scala 101:25]
          infer mport _T_115 = mem[addr_temp[1][1]], clock @[memory_second.scala 102:28]
          _T_115 <= wdata_temp[1][1] @[memory_second.scala 102:46]
          skip @[memory_second.scala 101:25]
        skip @[memory_second.scala 99:21]
      infer mport _T_116 = mem[addr_temp[1][2]], clock @[memory_second.scala 95:44]
      rdata_temp[1][2] <= _T_116 @[memory_second.scala 95:38]
      when io.ports[1].req.bits.wen : @[memory_second.scala 99:21]
        when mask_temp[1][2] : @[memory_second.scala 101:25]
          infer mport _T_117 = mem[addr_temp[1][2]], clock @[memory_second.scala 102:28]
          _T_117 <= wdata_temp[1][2] @[memory_second.scala 102:46]
          skip @[memory_second.scala 101:25]
        skip @[memory_second.scala 99:21]
      infer mport _T_118 = mem[addr_temp[1][3]], clock @[memory_second.scala 95:44]
      rdata_temp[1][3] <= _T_118 @[memory_second.scala 95:38]
      when io.ports[1].req.bits.wen : @[memory_second.scala 99:21]
        when mask_temp[1][3] : @[memory_second.scala 101:25]
          infer mport _T_119 = mem[addr_temp[1][3]], clock @[memory_second.scala 102:28]
          _T_119 <= wdata_temp[1][3] @[memory_second.scala 102:46]
          skip @[memory_second.scala 101:25]
        skip @[memory_second.scala 99:21]
      infer mport _T_120 = mem[addr_temp[1][4]], clock @[memory_second.scala 95:44]
      rdata_temp[1][4] <= _T_120 @[memory_second.scala 95:38]
      when io.ports[1].req.bits.wen : @[memory_second.scala 99:21]
        when mask_temp[1][4] : @[memory_second.scala 101:25]
          infer mport _T_121 = mem[addr_temp[1][4]], clock @[memory_second.scala 102:28]
          _T_121 <= wdata_temp[1][4] @[memory_second.scala 102:46]
          skip @[memory_second.scala 101:25]
        skip @[memory_second.scala 99:21]
      infer mport _T_122 = mem[addr_temp[1][5]], clock @[memory_second.scala 95:44]
      rdata_temp[1][5] <= _T_122 @[memory_second.scala 95:38]
      when io.ports[1].req.bits.wen : @[memory_second.scala 99:21]
        when mask_temp[1][5] : @[memory_second.scala 101:25]
          infer mport _T_123 = mem[addr_temp[1][5]], clock @[memory_second.scala 102:28]
          _T_123 <= wdata_temp[1][5] @[memory_second.scala 102:46]
          skip @[memory_second.scala 101:25]
        skip @[memory_second.scala 99:21]
      infer mport _T_124 = mem[addr_temp[1][6]], clock @[memory_second.scala 95:44]
      rdata_temp[1][6] <= _T_124 @[memory_second.scala 95:38]
      when io.ports[1].req.bits.wen : @[memory_second.scala 99:21]
        when mask_temp[1][6] : @[memory_second.scala 101:25]
          infer mport _T_125 = mem[addr_temp[1][6]], clock @[memory_second.scala 102:28]
          _T_125 <= wdata_temp[1][6] @[memory_second.scala 102:46]
          skip @[memory_second.scala 101:25]
        skip @[memory_second.scala 99:21]
      infer mport _T_126 = mem[addr_temp[1][7]], clock @[memory_second.scala 95:44]
      rdata_temp[1][7] <= _T_126 @[memory_second.scala 95:38]
      when io.ports[1].req.bits.wen : @[memory_second.scala 99:21]
        when mask_temp[1][7] : @[memory_second.scala 101:25]
          infer mport _T_127 = mem[addr_temp[1][7]], clock @[memory_second.scala 102:28]
          _T_127 <= wdata_temp[1][7] @[memory_second.scala 102:46]
          skip @[memory_second.scala 101:25]
        skip @[memory_second.scala 99:21]
      skip @[memory_second.scala 91:13]
    when io.ports[0].req.bits.memen : @[memory_second.scala 116:13]
      node _T_128 = cat(rdata_temp[0][1], rdata_temp[0][0]) @[Cat.scala 29:58]
      node _T_129 = cat(rdata_temp[0][3], rdata_temp[0][2]) @[Cat.scala 29:58]
      node _T_130 = cat(_T_129, _T_128) @[Cat.scala 29:58]
      node _T_131 = cat(rdata_temp[0][5], rdata_temp[0][4]) @[Cat.scala 29:58]
      node _T_132 = cat(rdata_temp[0][7], rdata_temp[0][6]) @[Cat.scala 29:58]
      node _T_133 = cat(_T_132, _T_131) @[Cat.scala 29:58]
      node _T_134 = cat(_T_133, _T_130) @[Cat.scala 29:58]
      node _T_135 = eq(io.ports[0].req.bits.op, UInt<3>("h00")) @[memory_second.scala 118:42]
      node _T_136 = bits(rdata_temp[0][0], 7, 7) @[memory_second.scala 118:83]
      node _T_137 = bits(_T_136, 0, 0) @[Bitwise.scala 72:15]
      node _T_138 = mux(_T_137, UInt<56>("h0ffffffffffffff"), UInt<56>("h00")) @[Bitwise.scala 72:12]
      node _T_139 = cat(_T_138, rdata_temp[0][0]) @[Cat.scala 29:58]
      node _T_140 = eq(io.ports[0].req.bits.op, UInt<3>("h01")) @[memory_second.scala 119:42]
      node _T_141 = mux(UInt<1>("h00"), UInt<56>("h0ffffffffffffff"), UInt<56>("h00")) @[Bitwise.scala 72:12]
      node _T_142 = cat(_T_141, rdata_temp[0][0]) @[Cat.scala 29:58]
      node _T_143 = eq(io.ports[0].req.bits.op, UInt<3>("h02")) @[memory_second.scala 120:42]
      node _T_144 = bits(rdata_temp[0][1], 7, 7) @[memory_second.scala 120:84]
      node _T_145 = bits(_T_144, 0, 0) @[Bitwise.scala 72:15]
      node _T_146 = mux(_T_145, UInt<48>("h0ffffffffffff"), UInt<48>("h00")) @[Bitwise.scala 72:12]
      node _T_147 = cat(_T_146, rdata_temp[0][1]) @[Cat.scala 29:58]
      node _T_148 = cat(_T_147, rdata_temp[0][0]) @[Cat.scala 29:58]
      node _T_149 = eq(io.ports[0].req.bits.op, UInt<3>("h03")) @[memory_second.scala 121:42]
      node _T_150 = mux(UInt<1>("h00"), UInt<48>("h0ffffffffffff"), UInt<48>("h00")) @[Bitwise.scala 72:12]
      node _T_151 = cat(_T_150, rdata_temp[0][1]) @[Cat.scala 29:58]
      node _T_152 = cat(_T_151, rdata_temp[0][0]) @[Cat.scala 29:58]
      node _T_153 = eq(io.ports[0].req.bits.op, UInt<3>("h04")) @[memory_second.scala 122:42]
      node _T_154 = bits(rdata_temp[0][3], 7, 7) @[memory_second.scala 122:83]
      node _T_155 = bits(_T_154, 0, 0) @[Bitwise.scala 72:15]
      node _T_156 = mux(_T_155, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
      node _T_157 = cat(rdata_temp[0][1], rdata_temp[0][0]) @[Cat.scala 29:58]
      node _T_158 = cat(_T_156, rdata_temp[0][3]) @[Cat.scala 29:58]
      node _T_159 = cat(_T_158, rdata_temp[0][2]) @[Cat.scala 29:58]
      node _T_160 = cat(_T_159, _T_157) @[Cat.scala 29:58]
      node _T_161 = eq(io.ports[0].req.bits.op, UInt<3>("h05")) @[memory_second.scala 123:42]
      node _T_162 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
      node _T_163 = cat(rdata_temp[0][1], rdata_temp[0][0]) @[Cat.scala 29:58]
      node _T_164 = cat(_T_162, rdata_temp[0][3]) @[Cat.scala 29:58]
      node _T_165 = cat(_T_164, rdata_temp[0][2]) @[Cat.scala 29:58]
      node _T_166 = cat(_T_165, _T_163) @[Cat.scala 29:58]
      node _T_167 = mux(_T_161, _T_166, _T_134) @[Mux.scala 98:16]
      node _T_168 = mux(_T_153, _T_160, _T_167) @[Mux.scala 98:16]
      node _T_169 = mux(_T_149, _T_152, _T_168) @[Mux.scala 98:16]
      node _T_170 = mux(_T_143, _T_148, _T_169) @[Mux.scala 98:16]
      node _T_171 = mux(_T_140, _T_142, _T_170) @[Mux.scala 98:16]
      node _T_172 = mux(_T_135, _T_139, _T_171) @[Mux.scala 98:16]
      io.ports[0].resp.bits.rdata <= _T_172 @[memory_second.scala 117:45]
      skip @[memory_second.scala 116:13]
    when io.ports[1].req.bits.memen : @[memory_second.scala 116:13]
      node _T_173 = cat(rdata_temp[1][1], rdata_temp[1][0]) @[Cat.scala 29:58]
      node _T_174 = cat(rdata_temp[1][3], rdata_temp[1][2]) @[Cat.scala 29:58]
      node _T_175 = cat(_T_174, _T_173) @[Cat.scala 29:58]
      node _T_176 = cat(rdata_temp[1][5], rdata_temp[1][4]) @[Cat.scala 29:58]
      node _T_177 = cat(rdata_temp[1][7], rdata_temp[1][6]) @[Cat.scala 29:58]
      node _T_178 = cat(_T_177, _T_176) @[Cat.scala 29:58]
      node _T_179 = cat(_T_178, _T_175) @[Cat.scala 29:58]
      node _T_180 = eq(io.ports[1].req.bits.op, UInt<3>("h00")) @[memory_second.scala 118:42]
      node _T_181 = bits(rdata_temp[1][0], 7, 7) @[memory_second.scala 118:83]
      node _T_182 = bits(_T_181, 0, 0) @[Bitwise.scala 72:15]
      node _T_183 = mux(_T_182, UInt<56>("h0ffffffffffffff"), UInt<56>("h00")) @[Bitwise.scala 72:12]
      node _T_184 = cat(_T_183, rdata_temp[1][0]) @[Cat.scala 29:58]
      node _T_185 = eq(io.ports[1].req.bits.op, UInt<3>("h01")) @[memory_second.scala 119:42]
      node _T_186 = mux(UInt<1>("h00"), UInt<56>("h0ffffffffffffff"), UInt<56>("h00")) @[Bitwise.scala 72:12]
      node _T_187 = cat(_T_186, rdata_temp[1][0]) @[Cat.scala 29:58]
      node _T_188 = eq(io.ports[1].req.bits.op, UInt<3>("h02")) @[memory_second.scala 120:42]
      node _T_189 = bits(rdata_temp[1][1], 7, 7) @[memory_second.scala 120:84]
      node _T_190 = bits(_T_189, 0, 0) @[Bitwise.scala 72:15]
      node _T_191 = mux(_T_190, UInt<48>("h0ffffffffffff"), UInt<48>("h00")) @[Bitwise.scala 72:12]
      node _T_192 = cat(_T_191, rdata_temp[1][1]) @[Cat.scala 29:58]
      node _T_193 = cat(_T_192, rdata_temp[1][0]) @[Cat.scala 29:58]
      node _T_194 = eq(io.ports[1].req.bits.op, UInt<3>("h03")) @[memory_second.scala 121:42]
      node _T_195 = mux(UInt<1>("h00"), UInt<48>("h0ffffffffffff"), UInt<48>("h00")) @[Bitwise.scala 72:12]
      node _T_196 = cat(_T_195, rdata_temp[1][1]) @[Cat.scala 29:58]
      node _T_197 = cat(_T_196, rdata_temp[1][0]) @[Cat.scala 29:58]
      node _T_198 = eq(io.ports[1].req.bits.op, UInt<3>("h04")) @[memory_second.scala 122:42]
      node _T_199 = bits(rdata_temp[1][3], 7, 7) @[memory_second.scala 122:83]
      node _T_200 = bits(_T_199, 0, 0) @[Bitwise.scala 72:15]
      node _T_201 = mux(_T_200, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
      node _T_202 = cat(rdata_temp[1][1], rdata_temp[1][0]) @[Cat.scala 29:58]
      node _T_203 = cat(_T_201, rdata_temp[1][3]) @[Cat.scala 29:58]
      node _T_204 = cat(_T_203, rdata_temp[1][2]) @[Cat.scala 29:58]
      node _T_205 = cat(_T_204, _T_202) @[Cat.scala 29:58]
      node _T_206 = eq(io.ports[1].req.bits.op, UInt<3>("h05")) @[memory_second.scala 123:42]
      node _T_207 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
      node _T_208 = cat(rdata_temp[1][1], rdata_temp[1][0]) @[Cat.scala 29:58]
      node _T_209 = cat(_T_207, rdata_temp[1][3]) @[Cat.scala 29:58]
      node _T_210 = cat(_T_209, rdata_temp[1][2]) @[Cat.scala 29:58]
      node _T_211 = cat(_T_210, _T_208) @[Cat.scala 29:58]
      node _T_212 = mux(_T_206, _T_211, _T_179) @[Mux.scala 98:16]
      node _T_213 = mux(_T_198, _T_205, _T_212) @[Mux.scala 98:16]
      node _T_214 = mux(_T_194, _T_197, _T_213) @[Mux.scala 98:16]
      node _T_215 = mux(_T_188, _T_193, _T_214) @[Mux.scala 98:16]
      node _T_216 = mux(_T_185, _T_187, _T_215) @[Mux.scala 98:16]
      node _T_217 = mux(_T_180, _T_184, _T_216) @[Mux.scala 98:16]
      io.ports[1].resp.bits.rdata <= _T_217 @[memory_second.scala 117:45]
      skip @[memory_second.scala 116:13]
    
