

================================================================
== Vivado HLS Report for 'GEMM_3D_float'
================================================================
* Date:           Sun Dec  1 00:59:56 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3081|     3081| 30.810 us | 30.810 us |  3081|  3081|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GEMM_3D_FLOAT_LOOP_1     |     3080|     3080|       770|          -|          -|     4|    no    |
        | + GEMM_3D_FLOAT_LOOP_3    |      768|      768|        32|          -|          -|    24|    no    |
        |  ++ GEMM_3D_FLOAT_LOOP_4  |       30|       30|         5|          -|          -|     6|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:277]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %GEMM_3D_FLOAT_LOOP_2_end ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.13ns)   --->   "%icmp_ln277 = icmp eq i3 %i_0, -4" [./layer.h:277]   --->   Operation 11 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [./layer.h:277]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln277, label %4, label %GEMM_3D_FLOAT_LOOP_2_begin" [./layer.h:277]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str28) nounwind" [./layer.h:277]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_78 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0, i3 0)" [./layer.h:282]   --->   Operation 16 'bitconcatenate' 'tmp_78' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %tmp_78 to i8" [./layer.h:282]   --->   Operation 17 'zext' 'zext_ln1116' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i6 %tmp_78 to i7" [./layer.h:282]   --->   Operation 18 'zext' 'zext_ln1116_5' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_79 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)" [./layer.h:282]   --->   Operation 19 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i4 %tmp_79 to i7" [./layer.h:282]   --->   Operation 20 'zext' 'zext_ln1116_6' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.82ns)   --->   "%sub_ln1116 = sub i7 %zext_ln1116_5, %zext_ln1116_6" [./layer.h:282]   --->   Operation 21 'sub' 'sub_ln1116' <Predicate = (!icmp_ln277)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i7 %sub_ln1116 to i8" [./layer.h:282]   --->   Operation 22 'sext' 'sext_ln1116' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i_0, i5 0)" [./layer.h:280]   --->   Operation 23 'bitconcatenate' 'tmp_80' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.91ns)   --->   "%sub_ln203 = sub i8 %tmp_80, %zext_ln1116" [./layer.h:280]   --->   Operation 24 'sub' 'sub_ln203' <Predicate = (!icmp_ln277)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str29)" [./layer.h:278]   --->   Operation 25 'specregionbegin' 'tmp' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:279]   --->   Operation 26 'br' <Predicate = (!icmp_ln277)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [./layer.h:286]   --->   Operation 27 'ret' <Predicate = (icmp_ln277)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%k_0_0 = phi i5 [ 0, %GEMM_3D_FLOAT_LOOP_2_begin ], [ %add_ln279, %GEMM_3D_FLOAT_LOOP_3_end ]" [./layer.h:279]   --->   Operation 28 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.36ns)   --->   "%icmp_ln279 = icmp eq i5 %k_0_0, -8" [./layer.h:279]   --->   Operation 29 'icmp' 'icmp_ln279' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_478 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 30 'speclooptripcount' 'empty_478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.78ns)   --->   "%add_ln279 = add i5 %k_0_0, 1" [./layer.h:279]   --->   Operation 31 'add' 'add_ln279' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln279, label %GEMM_3D_FLOAT_LOOP_2_end, label %GEMM_3D_FLOAT_LOOP_3_begin" [./layer.h:279]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str30) nounwind" [./layer.h:279]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str30)" [./layer.h:279]   --->   Operation 34 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %k_0_0 to i11" [./layer.h:280]   --->   Operation 35 'zext' 'zext_ln203' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i5 %k_0_0 to i8" [./layer.h:280]   --->   Operation 36 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.91ns)   --->   "%add_ln203 = add i8 %sub_ln203, %zext_ln203_18" [./layer.h:280]   --->   Operation 37 'add' 'add_ln203' <Predicate = (!icmp_ln279)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i8 %add_ln203 to i64" [./layer.h:280]   --->   Operation 38 'sext' 'sext_ln203' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [96 x i40]* %output_0_V, i64 0, i64 %sext_ln203" [./layer.h:280]   --->   Operation 39 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:281]   --->   Operation 40 'br' <Predicate = (!icmp_ln279)> <Delay = 1.76>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_477 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str29, i32 %tmp)" [./layer.h:284]   --->   Operation 41 'specregionend' 'empty_477' <Predicate = (icmp_ln279)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:277]   --->   Operation 42 'br' <Predicate = (icmp_ln279)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.62>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%output_0_V_load = phi i40 [ 0, %GEMM_3D_FLOAT_LOOP_3_begin ], [ %trunc_ln, %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0 ]" [./layer.h:282]   --->   Operation 43 'phi' 'output_0_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%l_0_0 = phi i3 [ 0, %GEMM_3D_FLOAT_LOOP_3_begin ], [ %add_ln281, %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0 ]" [./layer.h:281]   --->   Operation 44 'phi' 'l_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (3.25ns)   --->   "store i40 %output_0_V_load, i40* %output_0_V_addr, align 8" [./layer.h:282]   --->   Operation 45 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 576> <RAM>
ST_4 : Operation 46 [1/1] (1.13ns)   --->   "%icmp_ln281 = icmp eq i3 %l_0_0, -2" [./layer.h:281]   --->   Operation 46 'icmp' 'icmp_ln281' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_480 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 47 'speclooptripcount' 'empty_480' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.65ns)   --->   "%add_ln281 = add i3 %l_0_0, 1" [./layer.h:281]   --->   Operation 48 'add' 'add_ln281' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln281, label %GEMM_3D_FLOAT_LOOP_3_end, label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0" [./layer.h:281]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i3 %l_0_0 to i8" [./layer.h:282]   --->   Operation 50 'zext' 'zext_ln1116_7' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.87ns)   --->   "%add_ln1116 = add i8 %sext_ln1116, %zext_ln1116_7" [./layer.h:282]   --->   Operation 51 'add' 'add_ln1116' <Predicate = (!icmp_ln281)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i8 %add_ln1116 to i6" [./layer.h:282]   --->   Operation 52 'trunc' 'trunc_ln1117' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln1117, i5 0)" [./layer.h:282]   --->   Operation 53 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1116, i3 0)" [./layer.h:282]   --->   Operation 54 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i11 %p_shl4_cast, %p_shl5_cast" [./layer.h:282]   --->   Operation 55 'sub' 'sub_ln1117' <Predicate = (!icmp_ln281)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1117 = add i11 %sub_ln1117, %zext_ln203" [./layer.h:282]   --->   Operation 56 'add' 'add_ln1117' <Predicate = (!icmp_ln281)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_479 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str30, i32 %tmp_s)" [./layer.h:283]   --->   Operation 57 'specregionend' 'empty_479' <Predicate = (icmp_ln281)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:279]   --->   Operation 58 'br' <Predicate = (icmp_ln281)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i8 %add_ln1116 to i64" [./layer.h:282]   --->   Operation 59 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%input_1_0_V_addr = getelementptr [24 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:282]   --->   Operation 60 'getelementptr' 'input_1_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i11 %add_ln1117 to i64" [./layer.h:282]   --->   Operation 61 'zext' 'zext_ln1117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%input_2_V_addr = getelementptr [576 x i40]* %input_2_V, i64 0, i64 %zext_ln1117" [./layer.h:282]   --->   Operation 62 'getelementptr' 'input_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (2.32ns)   --->   "%input_1_0_V_load = load i40* %input_1_0_V_addr, align 8" [./layer.h:282]   --->   Operation 63 'load' 'input_1_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 576> <RAM>
ST_5 : Operation 64 [2/2] (3.25ns)   --->   "%input_2_V_load = load i40* %input_2_V_addr, align 8" [./layer.h:282]   --->   Operation 64 'load' 'input_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 576> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 65 [1/2] (2.32ns)   --->   "%input_1_0_V_load = load i40* %input_1_0_V_addr, align 8" [./layer.h:282]   --->   Operation 65 'load' 'input_1_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 576> <RAM>
ST_6 : Operation 66 [1/2] (3.25ns)   --->   "%input_2_V_load = load i40* %input_2_V_addr, align 8" [./layer.h:282]   --->   Operation 66 'load' 'input_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 576> <RAM>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i40 %input_1_0_V_load to i56" [./layer.h:282]   --->   Operation 67 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i40 %input_2_V_load to i56" [./layer.h:282]   --->   Operation 68 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (8.51ns)   --->   "%mul_ln1192 = mul i56 %sext_ln1192_1, %sext_ln1192" [./layer.h:282]   --->   Operation 69 'mul' 'mul_ln1192' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.31>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str31) nounwind" [./layer.h:282]   --->   Operation 70 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %output_0_V_load, i16 0)" [./layer.h:282]   --->   Operation 71 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (3.31ns)   --->   "%add_ln1192 = add i56 %mul_ln1192, %shl_ln" [./layer.h:282]   --->   Operation 72 'add' 'add_ln1192' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192, i32 16, i32 55)" [./layer.h:282]   --->   Operation 73 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:281]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln277           (br               ) [ 011111111]
i_0                (phi              ) [ 001000000]
icmp_ln277         (icmp             ) [ 001111111]
empty              (speclooptripcount) [ 000000000]
i                  (add              ) [ 011111111]
br_ln277           (br               ) [ 000000000]
specloopname_ln277 (specloopname     ) [ 000000000]
tmp_78             (bitconcatenate   ) [ 000000000]
zext_ln1116        (zext             ) [ 000000000]
zext_ln1116_5      (zext             ) [ 000000000]
tmp_79             (bitconcatenate   ) [ 000000000]
zext_ln1116_6      (zext             ) [ 000000000]
sub_ln1116         (sub              ) [ 000000000]
sext_ln1116        (sext             ) [ 000111111]
tmp_80             (bitconcatenate   ) [ 000000000]
sub_ln203          (sub              ) [ 000111111]
tmp                (specregionbegin  ) [ 000111111]
br_ln279           (br               ) [ 001111111]
ret_ln286          (ret              ) [ 000000000]
k_0_0              (phi              ) [ 000100000]
icmp_ln279         (icmp             ) [ 001111111]
empty_478          (speclooptripcount) [ 000000000]
add_ln279          (add              ) [ 001111111]
br_ln279           (br               ) [ 000000000]
specloopname_ln279 (specloopname     ) [ 000000000]
tmp_s              (specregionbegin  ) [ 000011111]
zext_ln203         (zext             ) [ 000011111]
zext_ln203_18      (zext             ) [ 000000000]
add_ln203          (add              ) [ 000000000]
sext_ln203         (sext             ) [ 000000000]
output_0_V_addr    (getelementptr    ) [ 000011111]
br_ln281           (br               ) [ 001111111]
empty_477          (specregionend    ) [ 000000000]
br_ln277           (br               ) [ 011111111]
output_0_V_load    (phi              ) [ 000011111]
l_0_0              (phi              ) [ 000010000]
store_ln282        (store            ) [ 000000000]
icmp_ln281         (icmp             ) [ 001111111]
empty_480          (speclooptripcount) [ 000000000]
add_ln281          (add              ) [ 001111111]
br_ln281           (br               ) [ 000000000]
zext_ln1116_7      (zext             ) [ 000000000]
add_ln1116         (add              ) [ 000001000]
trunc_ln1117       (trunc            ) [ 000000000]
p_shl4_cast        (bitconcatenate   ) [ 000000000]
p_shl5_cast        (bitconcatenate   ) [ 000000000]
sub_ln1117         (sub              ) [ 000000000]
add_ln1117         (add              ) [ 000001000]
empty_479          (specregionend    ) [ 000000000]
br_ln279           (br               ) [ 001111111]
sext_ln1116_2      (sext             ) [ 000000000]
input_1_0_V_addr   (getelementptr    ) [ 000000100]
zext_ln1117        (zext             ) [ 000000000]
input_2_V_addr     (getelementptr    ) [ 000000100]
input_1_0_V_load   (load             ) [ 000000010]
input_2_V_load     (load             ) [ 000000010]
sext_ln1192        (sext             ) [ 000000000]
sext_ln1192_1      (sext             ) [ 000000000]
mul_ln1192         (mul              ) [ 000000001]
specloopname_ln282 (specloopname     ) [ 000000000]
shl_ln             (bitconcatenate   ) [ 000000000]
add_ln1192         (add              ) [ 000000000]
trunc_ln           (partselect       ) [ 001111111]
br_ln281           (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_1_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i40.i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="output_0_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="40" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln282_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="7" slack="1"/>
<pin id="77" dir="0" index="1" bw="40" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln282/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_1_0_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="40" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_0_V_addr/5 "/>
</bind>
</comp>

<comp id="87" class="1004" name="input_2_V_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="40" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="11" slack="0"/>
<pin id="91" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_0_V_load/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_V_load/5 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_0_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="1"/>
<pin id="108" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_0_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="k_0_0_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="1"/>
<pin id="119" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_0_0 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="k_0_0_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_0/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="output_0_V_load_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="40" slack="1"/>
<pin id="130" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="output_0_V_load (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="output_0_V_load_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="40" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_0_V_load/4 "/>
</bind>
</comp>

<comp id="141" class="1005" name="l_0_0_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="1"/>
<pin id="143" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="l_0_0 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="l_0_0_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="3" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0_0/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln277_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="3" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln277/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_78_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_78/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln1116_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln1116_5_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_5/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_79_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="3" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_79/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln1116_6_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_6/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sub_ln1116_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln1116_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_80_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_80/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sub_ln203_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="6" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln279_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln279/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln279_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln279/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln203_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln203_18_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_18/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln203_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="1"/>
<pin id="238" dir="0" index="1" bw="5" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln203_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln281_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="2" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln281/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln281_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln281/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln1116_7_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_7/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln1116_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="2"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln1117_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_shl4_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="6" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_shl5_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sub_ln1117_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="11" slack="0"/>
<pin id="290" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln1117_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="0" index="1" bw="5" slack="1"/>
<pin id="296" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sext_ln1116_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln1117_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln1192_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="40" slack="1"/>
<pin id="308" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sext_ln1192_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="40" slack="1"/>
<pin id="311" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="mul_ln1192_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="40" slack="0"/>
<pin id="314" dir="0" index="1" bw="40" slack="0"/>
<pin id="315" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="shl_ln_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="56" slack="0"/>
<pin id="320" dir="0" index="1" bw="40" slack="4"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln1192_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="56" slack="1"/>
<pin id="328" dir="0" index="1" bw="56" slack="0"/>
<pin id="329" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/8 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="40" slack="0"/>
<pin id="333" dir="0" index="1" bw="56" slack="0"/>
<pin id="334" dir="0" index="2" bw="6" slack="0"/>
<pin id="335" dir="0" index="3" bw="7" slack="0"/>
<pin id="336" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="344" class="1005" name="i_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="349" class="1005" name="sext_ln1116_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="2"/>
<pin id="351" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="354" class="1005" name="sub_ln203_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="1"/>
<pin id="356" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="362" class="1005" name="add_ln279_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln279 "/>
</bind>
</comp>

<comp id="367" class="1005" name="zext_ln203_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="1"/>
<pin id="369" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203 "/>
</bind>
</comp>

<comp id="372" class="1005" name="output_0_V_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="1"/>
<pin id="374" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_0_V_addr "/>
</bind>
</comp>

<comp id="380" class="1005" name="add_ln281_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln281 "/>
</bind>
</comp>

<comp id="385" class="1005" name="add_ln1116_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1116 "/>
</bind>
</comp>

<comp id="390" class="1005" name="add_ln1117_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="1"/>
<pin id="392" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1117 "/>
</bind>
</comp>

<comp id="395" class="1005" name="input_1_0_V_addr_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="1"/>
<pin id="397" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_addr "/>
</bind>
</comp>

<comp id="400" class="1005" name="input_2_V_addr_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="1"/>
<pin id="402" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr "/>
</bind>
</comp>

<comp id="405" class="1005" name="input_1_0_V_load_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="40" slack="1"/>
<pin id="407" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_load "/>
</bind>
</comp>

<comp id="410" class="1005" name="input_2_V_load_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="40" slack="1"/>
<pin id="412" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_load "/>
</bind>
</comp>

<comp id="415" class="1005" name="mul_ln1192_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="56" slack="1"/>
<pin id="417" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="420" class="1005" name="trunc_ln_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="40" slack="1"/>
<pin id="422" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="42" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="80" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="87" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="75" pin=1"/></net>

<net id="140"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="110" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="110" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="110" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="164" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="110" pin="4"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="176" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="110" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="172" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="121" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="121" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="121" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="121" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="236" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="250"><net_src comp="145" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="145" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="145" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="28" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="284"><net_src comp="54" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="262" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="6" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="271" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="279" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="306" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="128" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="60" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="318" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="326" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="64" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="66" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="347"><net_src comp="158" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="352"><net_src comp="198" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="357"><net_src comp="210" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="365"><net_src comp="222" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="370"><net_src comp="228" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="375"><net_src comp="68" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="383"><net_src comp="252" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="388"><net_src comp="262" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="393"><net_src comp="293" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="398"><net_src comp="80" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="403"><net_src comp="87" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="408"><net_src comp="94" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="413"><net_src comp="100" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="418"><net_src comp="312" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="423"><net_src comp="331" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="132" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_V | {4 }
 - Input state : 
	Port: GEMM_3D_float : input_1_0_V | {5 6 }
	Port: GEMM_3D_float : input_2_V | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln277 : 1
		i : 1
		br_ln277 : 2
		tmp_78 : 1
		zext_ln1116 : 2
		zext_ln1116_5 : 2
		tmp_79 : 1
		zext_ln1116_6 : 2
		sub_ln1116 : 3
		sext_ln1116 : 4
		tmp_80 : 1
		sub_ln203 : 3
	State 3
		icmp_ln279 : 1
		add_ln279 : 1
		br_ln279 : 2
		zext_ln203 : 1
		zext_ln203_18 : 1
		add_ln203 : 2
		sext_ln203 : 3
		output_0_V_addr : 4
	State 4
		store_ln282 : 1
		icmp_ln281 : 1
		add_ln281 : 1
		br_ln281 : 2
		zext_ln1116_7 : 1
		add_ln1116 : 2
		trunc_ln1117 : 3
		p_shl4_cast : 4
		p_shl5_cast : 3
		sub_ln1117 : 5
		add_ln1117 : 6
	State 5
		input_1_0_V_addr : 1
		input_2_V_addr : 1
		input_1_0_V_load : 2
		input_2_V_load : 2
	State 6
	State 7
		mul_ln1192 : 1
	State 8
		add_ln1192 : 1
		trunc_ln : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       i_fu_158       |    0    |    0    |    12   |
|          |   add_ln279_fu_222   |    0    |    0    |    15   |
|          |   add_ln203_fu_236   |    0    |    0    |    15   |
|    add   |   add_ln281_fu_252   |    0    |    0    |    12   |
|          |   add_ln1116_fu_262  |    0    |    0    |    15   |
|          |   add_ln1117_fu_293  |    0    |    0    |    11   |
|          |   add_ln1192_fu_326  |    0    |    0    |    63   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln1116_fu_192  |    0    |    0    |    15   |
|    sub   |   sub_ln203_fu_210   |    0    |    0    |    15   |
|          |   sub_ln1117_fu_287  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1192_fu_312  |    5    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln277_fu_152  |    0    |    0    |    9    |
|   icmp   |   icmp_ln279_fu_216  |    0    |    0    |    11   |
|          |   icmp_ln281_fu_246  |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_78_fu_164    |    0    |    0    |    0    |
|          |     tmp_79_fu_180    |    0    |    0    |    0    |
|bitconcatenate|     tmp_80_fu_202    |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_271  |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_279  |    0    |    0    |    0    |
|          |     shl_ln_fu_318    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln1116_fu_172  |    0    |    0    |    0    |
|          | zext_ln1116_5_fu_176 |    0    |    0    |    0    |
|          | zext_ln1116_6_fu_188 |    0    |    0    |    0    |
|   zext   |   zext_ln203_fu_228  |    0    |    0    |    0    |
|          | zext_ln203_18_fu_232 |    0    |    0    |    0    |
|          | zext_ln1116_7_fu_258 |    0    |    0    |    0    |
|          |  zext_ln1117_fu_302  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1116_fu_198  |    0    |    0    |    0    |
|          |   sext_ln203_fu_241  |    0    |    0    |    0    |
|   sext   | sext_ln1116_2_fu_298 |    0    |    0    |    0    |
|          |  sext_ln1192_fu_306  |    0    |    0    |    0    |
|          | sext_ln1192_1_fu_309 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln1117_fu_267 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    trunc_ln_fu_331   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |    0    |   242   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln1116_reg_385   |    8   |
|   add_ln1117_reg_390   |   11   |
|    add_ln279_reg_362   |    5   |
|    add_ln281_reg_380   |    3   |
|       i_0_reg_106      |    3   |
|        i_reg_344       |    3   |
|input_1_0_V_addr_reg_395|    5   |
|input_1_0_V_load_reg_405|   40   |
| input_2_V_addr_reg_400 |   10   |
| input_2_V_load_reg_410 |   40   |
|      k_0_0_reg_117     |    5   |
|      l_0_0_reg_141     |    3   |
|   mul_ln1192_reg_415   |   56   |
| output_0_V_addr_reg_372|    7   |
| output_0_V_load_reg_128|   40   |
|   sext_ln1116_reg_349  |    8   |
|    sub_ln203_reg_354   |    8   |
|    trunc_ln_reg_420    |   40   |
|   zext_ln203_reg_367   |   11   |
+------------------------+--------+
|          Total         |   306  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_94    |  p0  |   2  |   5  |   10   ||    9    |
|    grp_access_fu_100    |  p0  |   2  |  10  |   20   ||    9    |
| output_0_V_load_reg_128 |  p0  |   2  |  40  |   80   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   110  ||  5.307  ||    27   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   242  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   306  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    5   |   306  |   269  |
+-----------+--------+--------+--------+--------+
