# RISC-V_MYTH_Workshop 

## Description
The current directory contains all the TL-Verilog scripts for the Day 3-5 of the workshop

  ### calculator_solutions.tlv  
      - Pipelined Calculator with Validity and Recall previous
  ### risc-v_solutions.tlv      
      - 4 stage pipelined RISC-V Core with RV32I 
  ### riscv_core_with_compressed_instructions.tlv  
      - 4 stage pipelined RISC-V Core with support for compressed instructions. 
      - Decompressing the instruction done as per RV32C
  ### riscv_core_without_pipelining.tlv
      - 4 stage simple RISC-V Core without pipeline
