Classic Timing Analyzer report for counter
Thu Oct 08 14:39:47 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'in_freq'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.292 ns                                       ; Clk_1hz  ; temp2[7]  ; --         ; in_freq  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.881 ns                                       ; temp1[0] ; Output[0] ; Clk_1hz    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.047 ns                                      ; Clk_1hz  ; temp[7]   ; --         ; in_freq  ; 0            ;
; Clock Setup: 'in_freq'       ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[0]  ; temp[7]   ; in_freq    ; in_freq  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk_1hz         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_freq         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'in_freq'                                                                                                                                                                   ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[0]  ; temp[7]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[0]  ; temp[6]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.673 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[1]  ; temp[7]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[0] ; temp2[7] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[0]  ; temp[5]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.602 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[1]  ; temp[6]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.570 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[1] ; temp2[7] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[0] ; temp2[6] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[0]  ; temp[4]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[2]  ; temp[7]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[1]  ; temp[5]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.499 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[2] ; temp2[7] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[1] ; temp2[6] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.480 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[0] ; temp2[5] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[0]  ; temp[3]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[3] ; temp2[7] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[2]  ; temp[6]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[1]  ; temp[4]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.428 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[2] ; temp2[6] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.421 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[3]  ; temp[7]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[1] ; temp2[5] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.409 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[0] ; temp2[4] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[0]  ; temp[2]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.389 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[3] ; temp2[6] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.389 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[2]  ; temp[5]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[4]  ; temp[7]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[1]  ; temp[3]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[4] ; temp2[7] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.355 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[2] ; temp2[5] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.350 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[3]  ; temp[6]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[1] ; temp2[4] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.338 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[0] ; temp2[3] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.336 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[5] ; temp2[7] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.319 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[3] ; temp2[5] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.318 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[2]  ; temp[4]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[4]  ; temp[6]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[1]  ; temp[2]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[4] ; temp2[6] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.284 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[2] ; temp2[4] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[5]  ; temp[7]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[3]  ; temp[5]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[1] ; temp2[3] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[0] ; temp2[2] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[6] ; temp2[7] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[5] ; temp2[6] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[3] ; temp2[4] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.247 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[2]  ; temp[3]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[4]  ; temp[5]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[6]  ; temp[7]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[0]  ; temp[1]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[4] ; temp2[5] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[2] ; temp2[3] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.208 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[5]  ; temp[6]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[3]  ; temp[4]  ; in_freq    ; in_freq  ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[1] ; temp2[2] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[0] ; temp2[1] ; in_freq    ; in_freq  ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[6] ; temp2[6] ; in_freq    ; in_freq  ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[5] ; temp2[5] ; in_freq    ; in_freq  ; None                        ; None                      ; 0.862 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[3] ; temp2[3] ; in_freq    ; in_freq  ; None                        ; None                      ; 0.861 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[2]  ; temp[2]  ; in_freq    ; in_freq  ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[4]  ; temp[4]  ; in_freq    ; in_freq  ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[6]  ; temp[6]  ; in_freq    ; in_freq  ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[0]  ; temp[0]  ; in_freq    ; in_freq  ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[4] ; temp2[4] ; in_freq    ; in_freq  ; None                        ; None                      ; 0.830 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[7] ; temp2[7] ; in_freq    ; in_freq  ; None                        ; None                      ; 0.827 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[2] ; temp2[2] ; in_freq    ; in_freq  ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[5]  ; temp[5]  ; in_freq    ; in_freq  ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[3]  ; temp[3]  ; in_freq    ; in_freq  ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[1] ; temp2[1] ; in_freq    ; in_freq  ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[0] ; temp2[0] ; in_freq    ; in_freq  ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[1]  ; temp[1]  ; in_freq    ; in_freq  ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp[7]  ; temp[7]  ; in_freq    ; in_freq  ; None                        ; None                      ; 0.537 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tsu                                                               ;
+-------+--------------+------------+---------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To       ; To Clock ;
+-------+--------------+------------+---------+----------+----------+
; N/A   ; None         ; 0.292 ns   ; Clk_1hz ; temp2[0] ; in_freq  ;
; N/A   ; None         ; 0.292 ns   ; Clk_1hz ; temp2[1] ; in_freq  ;
; N/A   ; None         ; 0.292 ns   ; Clk_1hz ; temp2[2] ; in_freq  ;
; N/A   ; None         ; 0.292 ns   ; Clk_1hz ; temp2[3] ; in_freq  ;
; N/A   ; None         ; 0.292 ns   ; Clk_1hz ; temp2[4] ; in_freq  ;
; N/A   ; None         ; 0.292 ns   ; Clk_1hz ; temp2[5] ; in_freq  ;
; N/A   ; None         ; 0.292 ns   ; Clk_1hz ; temp2[6] ; in_freq  ;
; N/A   ; None         ; 0.292 ns   ; Clk_1hz ; temp2[7] ; in_freq  ;
; N/A   ; None         ; 0.277 ns   ; Clk_1hz ; temp[0]  ; in_freq  ;
; N/A   ; None         ; 0.277 ns   ; Clk_1hz ; temp[1]  ; in_freq  ;
; N/A   ; None         ; 0.277 ns   ; Clk_1hz ; temp[2]  ; in_freq  ;
; N/A   ; None         ; 0.277 ns   ; Clk_1hz ; temp[3]  ; in_freq  ;
; N/A   ; None         ; 0.277 ns   ; Clk_1hz ; temp[4]  ; in_freq  ;
; N/A   ; None         ; 0.277 ns   ; Clk_1hz ; temp[5]  ; in_freq  ;
; N/A   ; None         ; 0.277 ns   ; Clk_1hz ; temp[6]  ; in_freq  ;
; N/A   ; None         ; 0.277 ns   ; Clk_1hz ; temp[7]  ; in_freq  ;
+-------+--------------+------------+---------+----------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+----------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To        ; From Clock ;
+-------+--------------+------------+----------+-----------+------------+
; N/A   ; None         ; 7.881 ns   ; temp1[0] ; Output[0] ; Clk_1hz    ;
; N/A   ; None         ; 6.389 ns   ; temp1[6] ; Output[6] ; Clk_1hz    ;
; N/A   ; None         ; 6.349 ns   ; temp1[5] ; Output[5] ; Clk_1hz    ;
; N/A   ; None         ; 6.335 ns   ; temp1[1] ; Output[1] ; Clk_1hz    ;
; N/A   ; None         ; 6.216 ns   ; temp1[2] ; Output[2] ; Clk_1hz    ;
; N/A   ; None         ; 6.083 ns   ; temp1[7] ; Output[7] ; Clk_1hz    ;
; N/A   ; None         ; 6.076 ns   ; temp1[3] ; Output[3] ; Clk_1hz    ;
; N/A   ; None         ; 6.049 ns   ; temp1[4] ; Output[4] ; Clk_1hz    ;
+-------+--------------+------------+----------+-----------+------------+


+-------------------------------------------------------------------------+
; th                                                                      ;
+---------------+-------------+-----------+---------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To       ; To Clock ;
+---------------+-------------+-----------+---------+----------+----------+
; N/A           ; None        ; -0.047 ns ; Clk_1hz ; temp[0]  ; in_freq  ;
; N/A           ; None        ; -0.047 ns ; Clk_1hz ; temp[1]  ; in_freq  ;
; N/A           ; None        ; -0.047 ns ; Clk_1hz ; temp[2]  ; in_freq  ;
; N/A           ; None        ; -0.047 ns ; Clk_1hz ; temp[3]  ; in_freq  ;
; N/A           ; None        ; -0.047 ns ; Clk_1hz ; temp[4]  ; in_freq  ;
; N/A           ; None        ; -0.047 ns ; Clk_1hz ; temp[5]  ; in_freq  ;
; N/A           ; None        ; -0.047 ns ; Clk_1hz ; temp[6]  ; in_freq  ;
; N/A           ; None        ; -0.047 ns ; Clk_1hz ; temp[7]  ; in_freq  ;
; N/A           ; None        ; -0.062 ns ; Clk_1hz ; temp2[0] ; in_freq  ;
; N/A           ; None        ; -0.062 ns ; Clk_1hz ; temp2[1] ; in_freq  ;
; N/A           ; None        ; -0.062 ns ; Clk_1hz ; temp2[2] ; in_freq  ;
; N/A           ; None        ; -0.062 ns ; Clk_1hz ; temp2[3] ; in_freq  ;
; N/A           ; None        ; -0.062 ns ; Clk_1hz ; temp2[4] ; in_freq  ;
; N/A           ; None        ; -0.062 ns ; Clk_1hz ; temp2[5] ; in_freq  ;
; N/A           ; None        ; -0.062 ns ; Clk_1hz ; temp2[6] ; in_freq  ;
; N/A           ; None        ; -0.062 ns ; Clk_1hz ; temp2[7] ; in_freq  ;
+---------------+-------------+-----------+---------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 08 14:39:47 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk_1hz" is an undefined clock
    Info: Assuming node "in_freq" is an undefined clock
Info: No valid register-to-register data paths exist for clock "Clk_1hz"
Info: Clock "in_freq" Internal fmax is restricted to 420.17 MHz between source register "temp[0]" and destination register "temp[7]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.744 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y8_N13; Fanout = 4; REG Node = 'temp[0]'
            Info: 2: + IC(0.322 ns) + CELL(0.414 ns) = 0.736 ns; Loc. = LCCOMB_X2_Y8_N12; Fanout = 2; COMB Node = 'temp[0]~9'
            Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 0.895 ns; Loc. = LCCOMB_X2_Y8_N14; Fanout = 2; COMB Node = 'temp[1]~11'
            Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.966 ns; Loc. = LCCOMB_X2_Y8_N16; Fanout = 2; COMB Node = 'temp[2]~13'
            Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.037 ns; Loc. = LCCOMB_X2_Y8_N18; Fanout = 2; COMB Node = 'temp[3]~15'
            Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.108 ns; Loc. = LCCOMB_X2_Y8_N20; Fanout = 2; COMB Node = 'temp[4]~17'
            Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.179 ns; Loc. = LCCOMB_X2_Y8_N22; Fanout = 2; COMB Node = 'temp[5]~19'
            Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.250 ns; Loc. = LCCOMB_X2_Y8_N24; Fanout = 1; COMB Node = 'temp[6]~21'
            Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.660 ns; Loc. = LCCOMB_X2_Y8_N26; Fanout = 1; COMB Node = 'temp[7]~22'
            Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 1.744 ns; Loc. = LCFF_X2_Y8_N27; Fanout = 2; REG Node = 'temp[7]'
            Info: Total cell delay = 1.422 ns ( 81.54 % )
            Info: Total interconnect delay = 0.322 ns ( 18.46 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "in_freq" to destination register is 2.661 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'in_freq'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'in_freq~clkctrl'
                Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X2_Y8_N27; Fanout = 2; REG Node = 'temp[7]'
                Info: Total cell delay = 1.536 ns ( 57.72 % )
                Info: Total interconnect delay = 1.125 ns ( 42.28 % )
            Info: - Longest clock path from clock "in_freq" to source register is 2.661 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'in_freq'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'in_freq~clkctrl'
                Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X2_Y8_N13; Fanout = 4; REG Node = 'temp[0]'
                Info: Total cell delay = 1.536 ns ( 57.72 % )
                Info: Total interconnect delay = 1.125 ns ( 42.28 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "temp2[0]" (data pin = "Clk_1hz", clock pin = "in_freq") is 0.292 ns
    Info: + Longest pin to register delay is 2.985 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 17; CLK Node = 'Clk_1hz'
        Info: 2: + IC(1.476 ns) + CELL(0.510 ns) = 2.985 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 4; REG Node = 'temp2[0]'
        Info: Total cell delay = 1.509 ns ( 50.55 % )
        Info: Total interconnect delay = 1.476 ns ( 49.45 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "in_freq" to destination register is 2.657 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'in_freq'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'in_freq~clkctrl'
        Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 4; REG Node = 'temp2[0]'
        Info: Total cell delay = 1.536 ns ( 57.81 % )
        Info: Total interconnect delay = 1.121 ns ( 42.19 % )
Info: tco from clock "Clk_1hz" to destination pin "Output[0]" through register "temp1[0]" is 7.881 ns
    Info: + Longest clock path from clock "Clk_1hz" to source register is 2.655 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 17; CLK Node = 'Clk_1hz'
        Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'Clk_1hz~clkctrl'
        Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X1_Y8_N17; Fanout = 1; REG Node = 'temp1[0]'
        Info: Total cell delay = 1.536 ns ( 57.85 % )
        Info: Total interconnect delay = 1.119 ns ( 42.15 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.976 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y8_N17; Fanout = 1; REG Node = 'temp1[0]'
        Info: 2: + IC(2.168 ns) + CELL(2.808 ns) = 4.976 ns; Loc. = PIN_AF9; Fanout = 0; PIN Node = 'Output[0]'
        Info: Total cell delay = 2.808 ns ( 56.43 % )
        Info: Total interconnect delay = 2.168 ns ( 43.57 % )
Info: th for register "temp[0]" (data pin = "Clk_1hz", clock pin = "in_freq") is -0.047 ns
    Info: + Longest clock path from clock "in_freq" to destination register is 2.661 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'in_freq'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'in_freq~clkctrl'
        Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X2_Y8_N13; Fanout = 4; REG Node = 'temp[0]'
        Info: Total cell delay = 1.536 ns ( 57.72 % )
        Info: Total interconnect delay = 1.125 ns ( 42.28 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.974 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 17; CLK Node = 'Clk_1hz'
        Info: 2: + IC(1.465 ns) + CELL(0.510 ns) = 2.974 ns; Loc. = LCFF_X2_Y8_N13; Fanout = 4; REG Node = 'temp[0]'
        Info: Total cell delay = 1.509 ns ( 50.74 % )
        Info: Total interconnect delay = 1.465 ns ( 49.26 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Thu Oct 08 14:39:48 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


