
*** Running vivado
    with args -log lab4_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab4_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab4_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/0416313_lab4/ip_repo/my_dma_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'lab4_auto_pc_0' generated file not found 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 317.859 ; gain = 46.309
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/lab4_axi_smc_0.dcp' for cell 'lab4_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_my_dma_0_6/lab4_my_dma_0_6.dcp' for cell 'lab4_i/my_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_5/lab4_processing_system7_0_5.dcp' for cell 'lab4_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_3/lab4_rst_ps7_0_100M_3.dcp' for cell 'lab4_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_pc_0/lab4_auto_pc_0.dcp' for cell 'lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_5/lab4_processing_system7_0_5.xdc] for cell 'lab4_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_5/lab4_processing_system7_0_5.xdc] for cell 'lab4_i/processing_system7_0/inst'
Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/ip/ip_1/bd_6fc9_psr_aclk_0_board.xdc] for cell 'lab4_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/ip/ip_1/bd_6fc9_psr_aclk_0_board.xdc] for cell 'lab4_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/ip/ip_1/bd_6fc9_psr_aclk_0.xdc] for cell 'lab4_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/ip/ip_1/bd_6fc9_psr_aclk_0.xdc] for cell 'lab4_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_3/lab4_rst_ps7_0_100M_3_board.xdc] for cell 'lab4_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_3/lab4_rst_ps7_0_100M_3_board.xdc] for cell 'lab4_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_3/lab4_rst_ps7_0_100M_3.xdc] for cell 'lab4_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_3/lab4_rst_ps7_0_100M_3.xdc] for cell 'lab4_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/0416313_lab4/0416313_lab4.srcs/constrs_1/new/lab4_wrapper.xdc]
Finished Parsing XDC File [D:/0416313_lab4/0416313_lab4.srcs/constrs_1/new/lab4_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 91 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 661.484 ; gain = 343.625
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.647 . Memory (MB): peak = 664.160 ; gain = 2.676
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "7f7d1d1b6178938d".
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 1233.543 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1c03e3f39

Time (s): cpu = 00:00:12 ; elapsed = 00:04:05 . Memory (MB): peak = 1233.543 ; gain = 65.277
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 51 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1af630cef

Time (s): cpu = 00:00:15 ; elapsed = 00:04:06 . Memory (MB): peak = 1266.871 ; gain = 98.605
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 148 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 19cc76b2e

Time (s): cpu = 00:00:16 ; elapsed = 00:04:07 . Memory (MB): peak = 1266.871 ; gain = 98.605
INFO: [Opt 31-389] Phase Constant propagation created 90 cells and removed 378 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 150ba64b8

Time (s): cpu = 00:00:18 ; elapsed = 00:04:09 . Memory (MB): peak = 1266.871 ; gain = 98.605
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 719 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 150ba64b8

Time (s): cpu = 00:00:18 ; elapsed = 00:04:10 . Memory (MB): peak = 1266.871 ; gain = 98.605
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 150ba64b8

Time (s): cpu = 00:00:18 ; elapsed = 00:04:10 . Memory (MB): peak = 1266.871 ; gain = 98.605
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1266.871 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 150ba64b8

Time (s): cpu = 00:00:19 ; elapsed = 00:04:10 . Memory (MB): peak = 1266.871 ; gain = 98.605

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 16aa045fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1389.129 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16aa045fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1389.129 ; gain = 122.258
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:04:29 . Memory (MB): peak = 1389.129 ; gain = 727.645
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1389.129 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper_opt.dcp' has been generated.
Command: report_drc -file lab4_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1389.129 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d00fbe78

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1389.129 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1389.129 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b44af04f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1389.129 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b66ba228

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1389.129 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b66ba228

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1389.129 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: b66ba228

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1389.129 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: e96da1ca

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1389.129 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e96da1ca

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1389.129 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b9596aa2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1389.129 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 872f9a30

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1389.129 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b2eb1700

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1389.129 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 93dbe83d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1389.129 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 176b56363

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1389.129 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10497bc1a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1389.129 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 10497bc1a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1389.129 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10497bc1a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1389.129 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 201b1272b

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 201b1272b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1389.129 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.843. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17f1f6682

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1389.129 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 17f1f6682

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1389.129 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17f1f6682

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1389.129 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17f1f6682

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.129 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 106dc622a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.129 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 106dc622a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.129 ; gain = 0.000
Ending Placer Task | Checksum: e2672e78

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.129 ; gain = 0.000
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1389.129 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1389.129 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1389.129 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1389.129 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1389.129 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6697baad ConstDB: 0 ShapeSum: 7bcf73cb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 90f79297

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1455.391 ; gain = 66.262

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 90f79297

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1455.391 ; gain = 66.262

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 90f79297

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1455.391 ; gain = 66.262

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 90f79297

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1455.391 ; gain = 66.262
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ed5a96ef

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1458.883 ; gain = 69.754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.011  | TNS=0.000  | WHS=-0.206 | THS=-333.300|

Phase 2 Router Initialization | Checksum: 20dd71b1b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1458.883 ; gain = 69.754

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14c1bac72

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1458.883 ; gain = 69.754

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1214
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.015  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ac0fea0c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1458.883 ; gain = 69.754

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.015  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: a4c573b1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1458.883 ; gain = 69.754

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.015  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 112152cb3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1458.883 ; gain = 69.754
Phase 4 Rip-up And Reroute | Checksum: 112152cb3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1458.883 ; gain = 69.754

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 112152cb3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1458.883 ; gain = 69.754

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 112152cb3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1458.883 ; gain = 69.754
Phase 5 Delay and Skew Optimization | Checksum: 112152cb3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1458.883 ; gain = 69.754

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: db8a4db2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1458.883 ; gain = 69.754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.045  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 191f81213

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1458.883 ; gain = 69.754
Phase 6 Post Hold Fix | Checksum: 191f81213

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1458.883 ; gain = 69.754

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.72605 %
  Global Horizontal Routing Utilization  = 3.155 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 138ed17f8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1458.883 ; gain = 69.754

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 138ed17f8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1458.883 ; gain = 69.754

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15631df7c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1458.883 ; gain = 69.754

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.045  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15631df7c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1458.883 ; gain = 69.754
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1458.883 ; gain = 69.754

Routing Is Done.
80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:47 . Memory (MB): peak = 1458.883 ; gain = 69.754
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1458.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper_routed.dcp' has been generated.
Command: report_drc -file lab4_wrapper_drc_routed.rpt -pb lab4_wrapper_drc_routed.pb -rpx lab4_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file lab4_wrapper_methodology_drc_routed.rpt -rpx lab4_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1515.250 ; gain = 40.199
Command: report_power -file lab4_wrapper_power_routed.rpt -pb lab4_wrapper_power_summary_routed.pb -rpx lab4_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
87 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Memdata 28-169] Found XPM memory block lab4_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block lab4_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block lab4_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block lab4_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
Command: write_bitstream -force lab4_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/flag is a gated clock net sourced by a combinational pin lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_2/O, cell lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/axi_wdata_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 23 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2], and dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2].
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab4_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'D:/0416313_lab4/0416313_lab4.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri May 18 17:04:00 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
98 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1945.691 ; gain = 380.902
INFO: [Common 17-206] Exiting Vivado at Fri May 18 17:04:01 2018...
