
../repos/prog2/MT1E1-2.2:     file format elf32-littlearm


Disassembly of section .init:

000107c8 <.init>:
   107c8:	push	{r3, lr}
   107cc:	bl	108cc <_start@@Base+0x3c>
   107d0:	pop	{r3, pc}

Disassembly of section .plt:

000107d4 <strcmp@plt-0x14>:
   107d4:	push	{lr}		; (str lr, [sp, #-4]!)
   107d8:	ldr	lr, [pc, #4]	; 107e4 <strcmp@plt-0x4>
   107dc:	add	lr, pc, lr
   107e0:	ldr	pc, [lr, #8]!
   107e4:	andeq	r0, r1, ip, lsl r8

000107e8 <strcmp@plt>:
   107e8:	add	ip, pc, #0, 12
   107ec:	add	ip, ip, #16, 20	; 0x10000
   107f0:	ldr	pc, [ip, #2076]!	; 0x81c

000107f4 <__isoc99_fscanf@plt>:
   107f4:	add	ip, pc, #0, 12
   107f8:	add	ip, ip, #16, 20	; 0x10000
   107fc:	ldr	pc, [ip, #2068]!	; 0x814

00010800 <fopen@plt>:
   10800:	add	ip, pc, #0, 12
   10804:	add	ip, ip, #16, 20	; 0x10000
   10808:	ldr	pc, [ip, #2060]!	; 0x80c

0001080c <free@plt>:
   1080c:	add	ip, pc, #0, 12
   10810:	add	ip, ip, #16, 20	; 0x10000
   10814:	ldr	pc, [ip, #2052]!	; 0x804

00010818 <realloc@plt>:
   10818:	add	ip, pc, #0, 12
   1081c:	add	ip, ip, #16, 20	; 0x10000
   10820:	ldr	pc, [ip, #2044]!	; 0x7fc

00010824 <fwrite@plt>:
   10824:	add	ip, pc, #0, 12
   10828:	add	ip, ip, #16, 20	; 0x10000
   1082c:	ldr	pc, [ip, #2036]!	; 0x7f4

00010830 <strcpy@plt>:
   10830:	add	ip, pc, #0, 12
   10834:	add	ip, ip, #16, 20	; 0x10000
   10838:	ldr	pc, [ip, #2028]!	; 0x7ec

0001083c <malloc@plt>:
   1083c:	add	ip, pc, #0, 12
   10840:	add	ip, ip, #16, 20	; 0x10000
   10844:	ldr	pc, [ip, #2020]!	; 0x7e4

00010848 <__libc_start_main@plt>:
   10848:	add	ip, pc, #0, 12
   1084c:	add	ip, ip, #16, 20	; 0x10000
   10850:	ldr	pc, [ip, #2012]!	; 0x7dc

00010854 <__gmon_start__@plt>:
   10854:	add	ip, pc, #0, 12
   10858:	add	ip, ip, #16, 20	; 0x10000
   1085c:	ldr	pc, [ip, #2004]!	; 0x7d4

00010860 <strlen@plt>:
   10860:	add	ip, pc, #0, 12
   10864:	add	ip, ip, #16, 20	; 0x10000
   10868:	ldr	pc, [ip, #1996]!	; 0x7cc

0001086c <fprintf@plt>:
   1086c:	add	ip, pc, #0, 12
   10870:	add	ip, ip, #16, 20	; 0x10000
   10874:	ldr	pc, [ip, #1988]!	; 0x7c4

00010878 <fclose@plt>:
   10878:	add	ip, pc, #0, 12
   1087c:	add	ip, ip, #16, 20	; 0x10000
   10880:	ldr	pc, [ip, #1980]!	; 0x7bc

00010884 <abort@plt>:
   10884:	add	ip, pc, #0, 12
   10888:	add	ip, ip, #16, 20	; 0x10000
   1088c:	ldr	pc, [ip, #1972]!	; 0x7b4

Disassembly of section .text:

00010890 <_start@@Base>:
   10890:	mov	fp, #0
   10894:	mov	lr, #0
   10898:	pop	{r1}		; (ldr r1, [sp], #4)
   1089c:	mov	r2, sp
   108a0:	push	{r2}		; (str r2, [sp, #-4]!)
   108a4:	push	{r0}		; (str r0, [sp, #-4]!)
   108a8:	ldr	ip, [pc, #16]	; 108c0 <_start@@Base+0x30>
   108ac:	push	{ip}		; (str ip, [sp, #-4]!)
   108b0:	ldr	r0, [pc, #12]	; 108c4 <_start@@Base+0x34>
   108b4:	ldr	r3, [pc, #12]	; 108c8 <_start@@Base+0x38>
   108b8:	bl	10848 <__libc_start_main@plt>
   108bc:	bl	10884 <abort@plt>
   108c0:	muleq	r1, r8, ip
   108c4:	andeq	r0, r1, r0, ror #22
   108c8:	andeq	r0, r1, r8, lsr ip
   108cc:	ldr	r3, [pc, #20]	; 108e8 <_start@@Base+0x58>
   108d0:	ldr	r2, [pc, #20]	; 108ec <_start@@Base+0x5c>
   108d4:	add	r3, pc, r3
   108d8:	ldr	r2, [r3, r2]
   108dc:	cmp	r2, #0
   108e0:	bxeq	lr
   108e4:	b	10854 <__gmon_start__@plt>
   108e8:	andeq	r0, r1, r4, lsr #14
   108ec:	andeq	r0, r0, r8, asr #32
   108f0:	ldr	r0, [pc, #24]	; 10910 <_start@@Base+0x80>
   108f4:	ldr	r3, [pc, #24]	; 10914 <_start@@Base+0x84>
   108f8:	cmp	r3, r0
   108fc:	bxeq	lr
   10900:	ldr	r3, [pc, #16]	; 10918 <_start@@Base+0x88>
   10904:	cmp	r3, #0
   10908:	bxeq	lr
   1090c:	bx	r3
   10910:	andeq	r1, r2, r4, asr r0
   10914:	andeq	r1, r2, r4, asr r0
   10918:	andeq	r0, r0, r0
   1091c:	ldr	r0, [pc, #36]	; 10948 <_start@@Base+0xb8>
   10920:	ldr	r1, [pc, #36]	; 1094c <_start@@Base+0xbc>
   10924:	sub	r1, r1, r0
   10928:	asr	r1, r1, #2
   1092c:	add	r1, r1, r1, lsr #31
   10930:	asrs	r1, r1, #1
   10934:	bxeq	lr
   10938:	ldr	r3, [pc, #16]	; 10950 <_start@@Base+0xc0>
   1093c:	cmp	r3, #0
   10940:	bxeq	lr
   10944:	bx	r3
   10948:	andeq	r1, r2, r4, asr r0
   1094c:	andeq	r1, r2, r4, asr r0
   10950:	andeq	r0, r0, r0
   10954:	push	{r4, lr}
   10958:	ldr	r4, [pc, #24]	; 10978 <_start@@Base+0xe8>
   1095c:	ldrb	r3, [r4]
   10960:	cmp	r3, #0
   10964:	popne	{r4, pc}
   10968:	bl	108f0 <_start@@Base+0x60>
   1096c:	mov	r3, #1
   10970:	strb	r3, [r4]
   10974:	pop	{r4, pc}
   10978:	andeq	r1, r2, r4, asr r0
   1097c:	b	1091c <_start@@Base+0x8c>

00010980 <conta_vitorias@@Base>:
   10980:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10984:	add	fp, sp, #28
   10988:	sub	sp, sp, #44	; 0x2c
   1098c:	mov	r4, r0
   10990:	mov	r0, #20
   10994:	mov	r6, r1
   10998:	bl	1083c <malloc@plt>
   1099c:	cmp	r0, #0
   109a0:	beq	10b48 <conta_vitorias@@Base+0x1c8>
   109a4:	mov	sl, r0
   109a8:	mov	r0, #0
   109ac:	add	r7, sp, #29
   109b0:	str	r0, [r6]
   109b4:	mov	r0, r4
   109b8:	mov	r2, r7
   109bc:	ldr	r1, [pc, #404]	; 10b58 <conta_vitorias@@Base+0x1d8>
   109c0:	add	r1, pc, r1
   109c4:	bl	107f4 <__isoc99_fscanf@plt>
   109c8:	cmp	r0, #1
   109cc:	bne	10aa0 <conta_vitorias@@Base+0x120>
   109d0:	mov	r5, #0
   109d4:	str	r4, [sp, #4]
   109d8:	str	r6, [sp]
   109dc:	mov	r0, r7
   109e0:	bl	10860 <strlen@plt>
   109e4:	strb	r5, [r7, r0]
   109e8:	mov	r8, #0
   109ec:	ldr	r9, [r6]
   109f0:	cmp	r9, #1
   109f4:	blt	10a24 <conta_vitorias@@Base+0xa4>
   109f8:	mov	r8, #0
   109fc:	mov	r4, sl
   10a00:	mov	r0, r7
   10a04:	mov	r1, r4
   10a08:	bl	107e8 <strcmp@plt>
   10a0c:	cmp	r0, #0
   10a10:	beq	10a6c <conta_vitorias@@Base+0xec>
   10a14:	add	r8, r8, #1
   10a18:	add	r4, r4, #20
   10a1c:	cmp	r8, r9
   10a20:	blt	10a00 <conta_vitorias@@Base+0x80>
   10a24:	add	r0, r9, r9, lsl #2
   10a28:	mov	r1, #20
   10a2c:	add	r1, r1, r0, lsl #2
   10a30:	mov	r0, sl
   10a34:	bl	10818 <realloc@plt>
   10a38:	cmp	r0, #0
   10a3c:	beq	10b4c <conta_vitorias@@Base+0x1cc>
   10a40:	mov	sl, r0
   10a44:	add	r0, r8, r8, lsl #2
   10a48:	mov	r1, r7
   10a4c:	add	r4, sl, r0, lsl #2
   10a50:	mov	r0, r4
   10a54:	bl	10830 <strcpy@plt>
   10a58:	ldr	r6, [sp]
   10a5c:	mov	r0, #1
   10a60:	str	r0, [r4, #16]
   10a64:	mov	r0, r6
   10a68:	b	10a74 <conta_vitorias@@Base+0xf4>
   10a6c:	ldr	r6, [sp]
   10a70:	add	r0, r4, #16
   10a74:	ldr	r1, [r0]
   10a78:	ldr	r4, [sp, #4]
   10a7c:	mov	r2, r7
   10a80:	add	r1, r1, #1
   10a84:	str	r1, [r0]
   10a88:	mov	r0, r4
   10a8c:	ldr	r1, [pc, #200]	; 10b5c <conta_vitorias@@Base+0x1dc>
   10a90:	add	r1, pc, r1
   10a94:	bl	107f4 <__isoc99_fscanf@plt>
   10a98:	cmp	r0, #1
   10a9c:	beq	109dc <conta_vitorias@@Base+0x5c>
   10aa0:	ldr	lr, [r6]
   10aa4:	cmp	lr, #2
   10aa8:	blt	10b40 <conta_vitorias@@Base+0x1c0>
   10aac:	add	r8, sl, #20
   10ab0:	mov	r2, #1
   10ab4:	mov	r0, #2
   10ab8:	add	ip, sp, #8
   10abc:	mvn	r5, #3
   10ac0:	add	r1, r2, r2, lsl #2
   10ac4:	mov	r3, r0
   10ac8:	mov	r7, r8
   10acc:	add	r1, sl, r1, lsl #2
   10ad0:	vld1.32	{d16-d17}, [r1]!
   10ad4:	ldr	r4, [r1]
   10ad8:	vst1.64	{d16-d17}, [ip]
   10adc:	ldr	r6, [r7, #-4]
   10ae0:	cmp	r4, r6
   10ae4:	ble	10b1c <conta_vitorias@@Base+0x19c>
   10ae8:	sub	r6, r7, #20
   10aec:	mov	r1, r7
   10af0:	sub	r3, r3, #1
   10af4:	vld1.32	{d16-d17}, [r6]
   10af8:	cmp	r3, #1
   10afc:	vst1.32	{d16-d17}, [r1], r5
   10b00:	ldr	r1, [r1]
   10b04:	str	r1, [r7, #16]
   10b08:	mov	r7, r6
   10b0c:	bgt	10adc <conta_vitorias@@Base+0x15c>
   10b10:	add	r3, r6, #16
   10b14:	mov	r7, r6
   10b18:	b	10b20 <conta_vitorias@@Base+0x1a0>
   10b1c:	add	r3, r7, #16
   10b20:	vld1.64	{d16-d17}, [ip]
   10b24:	add	r2, r2, #1
   10b28:	add	r0, r0, #1
   10b2c:	add	r8, r8, #20
   10b30:	cmp	r2, lr
   10b34:	vst1.32	{d16-d17}, [r7]
   10b38:	str	r4, [r3]
   10b3c:	blt	10ac0 <conta_vitorias@@Base+0x140>
   10b40:	mov	r5, sl
   10b44:	b	10b4c <conta_vitorias@@Base+0x1cc>
   10b48:	mov	r5, #0
   10b4c:	mov	r0, r5
   10b50:	sub	sp, fp, #28
   10b54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10b58:	andeq	r0, r0, r0, ror #5
   10b5c:	andeq	r0, r0, r0, lsl r2

00010b60 <main@@Base>:
   10b60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10b64:	add	fp, sp, #28
   10b68:	sub	sp, sp, #4
   10b6c:	ldr	r0, [pc, #176]	; 10c24 <main@@Base+0xc4>
   10b70:	ldr	r1, [pc, #176]	; 10c28 <main@@Base+0xc8>
   10b74:	add	r0, pc, r0
   10b78:	add	r1, pc, r1
   10b7c:	bl	10800 <fopen@plt>
   10b80:	mov	r4, r0
   10b84:	mov	r0, #0
   10b88:	mov	r1, sp
   10b8c:	str	r0, [sp]
   10b90:	mov	r0, r4
   10b94:	bl	10980 <conta_vitorias@@Base>
   10b98:	ldr	r6, [pc, #140]	; 10c2c <main@@Base+0xcc>
   10b9c:	mov	r5, r0
   10ba0:	mov	r1, #12
   10ba4:	mov	r2, #1
   10ba8:	ldr	r6, [pc, r6]
   10bac:	ldr	r3, [r6]
   10bb0:	ldr	r0, [pc, #120]	; 10c30 <main@@Base+0xd0>
   10bb4:	add	r0, pc, r0
   10bb8:	bl	10824 <fwrite@plt>
   10bbc:	cmp	r5, #0
   10bc0:	beq	10bd0 <main@@Base+0x70>
   10bc4:	ldr	r7, [sp]
   10bc8:	cmp	r7, #1
   10bcc:	bge	10bec <main@@Base+0x8c>
   10bd0:	mov	r0, r5
   10bd4:	bl	1080c <free@plt>
   10bd8:	mov	r0, r4
   10bdc:	bl	10878 <fclose@plt>
   10be0:	mov	r0, #0
   10be4:	sub	sp, fp, #28
   10be8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10bec:	ldr	r8, [pc, #64]	; 10c34 <main@@Base+0xd4>
   10bf0:	mov	sl, #0
   10bf4:	mov	r9, r5
   10bf8:	add	r8, pc, r8
   10bfc:	ldr	r3, [r9, #16]
   10c00:	ldr	r0, [r6]
   10c04:	mov	r1, r8
   10c08:	mov	r2, r9
   10c0c:	bl	1086c <fprintf@plt>
   10c10:	add	sl, sl, #1
   10c14:	add	r9, r9, #20
   10c18:	cmp	sl, r7
   10c1c:	bge	10bd0 <main@@Base+0x70>
   10c20:	b	10bfc <main@@Base+0x9c>
   10c24:	andeq	r0, r0, pc, lsr #2
   10c28:	andeq	r0, r0, r3, lsr r1
   10c2c:	muleq	r1, r4, r4
   10c30:	strdeq	r0, [r0], -r9
   10c34:	andeq	r0, r0, r2, asr #1

00010c38 <__libc_csu_init@@Base>:
   10c38:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   10c3c:	mov	r7, r0
   10c40:	ldr	r6, [pc, #72]	; 10c90 <__libc_csu_init@@Base+0x58>
   10c44:	ldr	r5, [pc, #72]	; 10c94 <__libc_csu_init@@Base+0x5c>
   10c48:	add	r6, pc, r6
   10c4c:	add	r5, pc, r5
   10c50:	sub	r6, r6, r5
   10c54:	mov	r8, r1
   10c58:	mov	r9, r2
   10c5c:	bl	107c8 <strcmp@plt-0x20>
   10c60:	asrs	r6, r6, #2
   10c64:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   10c68:	mov	r4, #0
   10c6c:	add	r4, r4, #1
   10c70:	ldr	r3, [r5], #4
   10c74:	mov	r2, r9
   10c78:	mov	r1, r8
   10c7c:	mov	r0, r7
   10c80:	blx	r3
   10c84:	cmp	r6, r4
   10c88:	bne	10c6c <__libc_csu_init@@Base+0x34>
   10c8c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10c90:			; <UNDEFINED> instruction: 0x000102bc
   10c94:			; <UNDEFINED> instruction: 0x000102b4

00010c98 <__libc_csu_fini@@Base>:
   10c98:	bx	lr

Disassembly of section .fini:

00010c9c <.fini>:
   10c9c:	push	{r3, lr}
   10ca0:	pop	{r3, pc}
