
h-brug.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e18  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08003fb8  08003fb8  00013fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080041a8  080041a8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080041a8  080041a8  000141a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080041b0  080041b0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080041b0  080041b0  000141b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080041b4  080041b4  000141b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080041b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000114  20000074  0800422c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000188  0800422c  00020188  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c52b  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018e1  00000000  00000000  0002c5cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bb8  00000000  00000000  0002deb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b20  00000000  00000000  0002ea68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000017e9  00000000  00000000  0002f588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cabe  00000000  00000000  00030d71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bdfb  00000000  00000000  0003d82f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c962a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003880  00000000  00000000  000c967c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003fa0 	.word	0x08003fa0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08003fa0 	.word	0x08003fa0

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b4:	b5b0      	push	{r4, r5, r7, lr}
 80005b6:	b08e      	sub	sp, #56	; 0x38
 80005b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ba:	f000 fc97 	bl	8000eec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005be:	f000 f841 	bl	8000644 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c2:	f000 f983 	bl	80008cc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005c6:	f000 f957 	bl	8000878 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 80005ca:	f000 f909 	bl	80007e0 <MX_TIM4_Init>
  MX_TIM3_Init();
 80005ce:	f000 f8a3 	bl	8000718 <MX_TIM3_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  const char text[50] = "on->EN_M, off->DIS_M, [-100, 100]->pwm";
 80005d2:	4b17      	ldr	r3, [pc, #92]	; (8000630 <main+0x7c>)
 80005d4:	1d3c      	adds	r4, r7, #4
 80005d6:	461d      	mov	r5, r3
 80005d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005e0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80005e4:	6020      	str	r0, [r4, #0]
 80005e6:	3404      	adds	r4, #4
 80005e8:	8021      	strh	r1, [r4, #0]
 80005ea:	3402      	adds	r4, #2
 80005ec:	0c0b      	lsrs	r3, r1, #16
 80005ee:	7023      	strb	r3, [r4, #0]
 80005f0:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	f8c3 2007 	str.w	r2, [r3, #7]
  HAL_UART_Transmit(&huart2,text,sizeof(text),timeout);
 80005fe:	4b0d      	ldr	r3, [pc, #52]	; (8000634 <main+0x80>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	1d39      	adds	r1, r7, #4
 8000604:	2232      	movs	r2, #50	; 0x32
 8000606:	480c      	ldr	r0, [pc, #48]	; (8000638 <main+0x84>)
 8000608:	f002 fa81 	bl	8002b0e <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2,nextLine,sizeof(nextLine),timeout);
 800060c:	4b09      	ldr	r3, [pc, #36]	; (8000634 <main+0x80>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	2202      	movs	r2, #2
 8000612:	490a      	ldr	r1, [pc, #40]	; (800063c <main+0x88>)
 8000614:	4808      	ldr	r0, [pc, #32]	; (8000638 <main+0x84>)
 8000616:	f002 fa7a 	bl	8002b0e <HAL_UART_Transmit>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800061a:	2100      	movs	r1, #0
 800061c:	4808      	ldr	r0, [pc, #32]	; (8000640 <main+0x8c>)
 800061e:	f001 fcb5 	bl	8001f8c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000622:	2104      	movs	r1, #4
 8000624:	4806      	ldr	r0, [pc, #24]	; (8000640 <main+0x8c>)
 8000626:	f001 fcb1 	bl	8001f8c <HAL_TIM_PWM_Start>
	  //pwmSweep();

	  //vraag data op van de gebruiker
	  //Dit ligt tussen de -100 en 100.
	  // -100 is volledig links en 100 is volledig rechts.
	  pwmConsole();
 800062a:	f000 f9e5 	bl	80009f8 <pwmConsole>
 800062e:	e7fc      	b.n	800062a <main+0x76>
 8000630:	08003fb8 	.word	0x08003fb8
 8000634:	20000000 	.word	0x20000000
 8000638:	20000120 	.word	0x20000120
 800063c:	0800400c 	.word	0x0800400c
 8000640:	20000090 	.word	0x20000090

08000644 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b094      	sub	sp, #80	; 0x50
 8000648:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064a:	f107 0320 	add.w	r3, r7, #32
 800064e:	2230      	movs	r2, #48	; 0x30
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f002 fe9c 	bl	8003390 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000658:	f107 030c 	add.w	r3, r7, #12
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000668:	2300      	movs	r3, #0
 800066a:	60bb      	str	r3, [r7, #8]
 800066c:	4b28      	ldr	r3, [pc, #160]	; (8000710 <SystemClock_Config+0xcc>)
 800066e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000670:	4a27      	ldr	r2, [pc, #156]	; (8000710 <SystemClock_Config+0xcc>)
 8000672:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000676:	6413      	str	r3, [r2, #64]	; 0x40
 8000678:	4b25      	ldr	r3, [pc, #148]	; (8000710 <SystemClock_Config+0xcc>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000680:	60bb      	str	r3, [r7, #8]
 8000682:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000684:	2300      	movs	r3, #0
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	4b22      	ldr	r3, [pc, #136]	; (8000714 <SystemClock_Config+0xd0>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a21      	ldr	r2, [pc, #132]	; (8000714 <SystemClock_Config+0xd0>)
 800068e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000692:	6013      	str	r3, [r2, #0]
 8000694:	4b1f      	ldr	r3, [pc, #124]	; (8000714 <SystemClock_Config+0xd0>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a0:	2302      	movs	r3, #2
 80006a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a4:	2301      	movs	r3, #1
 80006a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a8:	2310      	movs	r3, #16
 80006aa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ac:	2302      	movs	r3, #2
 80006ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006b0:	2300      	movs	r3, #0
 80006b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006b4:	2310      	movs	r3, #16
 80006b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006b8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006bc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006be:	2304      	movs	r3, #4
 80006c0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006c2:	2304      	movs	r3, #4
 80006c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c6:	f107 0320 	add.w	r3, r7, #32
 80006ca:	4618      	mov	r0, r3
 80006cc:	f000 ff28 	bl	8001520 <HAL_RCC_OscConfig>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006d6:	f000 fa79 	bl	8000bcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006da:	230f      	movs	r3, #15
 80006dc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006de:	2302      	movs	r3, #2
 80006e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e2:	2300      	movs	r3, #0
 80006e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006f0:	f107 030c 	add.w	r3, r7, #12
 80006f4:	2102      	movs	r1, #2
 80006f6:	4618      	mov	r0, r3
 80006f8:	f001 f98a 	bl	8001a10 <HAL_RCC_ClockConfig>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000702:	f000 fa63 	bl	8000bcc <Error_Handler>
  }
}
 8000706:	bf00      	nop
 8000708:	3750      	adds	r7, #80	; 0x50
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40023800 	.word	0x40023800
 8000714:	40007000 	.word	0x40007000

08000718 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08a      	sub	sp, #40	; 0x28
 800071c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800071e:	f107 0320 	add.w	r3, r7, #32
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000728:	1d3b      	adds	r3, r7, #4
 800072a:	2200      	movs	r2, #0
 800072c:	601a      	str	r2, [r3, #0]
 800072e:	605a      	str	r2, [r3, #4]
 8000730:	609a      	str	r2, [r3, #8]
 8000732:	60da      	str	r2, [r3, #12]
 8000734:	611a      	str	r2, [r3, #16]
 8000736:	615a      	str	r2, [r3, #20]
 8000738:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800073a:	4b27      	ldr	r3, [pc, #156]	; (80007d8 <MX_TIM3_Init+0xc0>)
 800073c:	4a27      	ldr	r2, [pc, #156]	; (80007dc <MX_TIM3_Init+0xc4>)
 800073e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8000740:	4b25      	ldr	r3, [pc, #148]	; (80007d8 <MX_TIM3_Init+0xc0>)
 8000742:	2253      	movs	r2, #83	; 0x53
 8000744:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000746:	4b24      	ldr	r3, [pc, #144]	; (80007d8 <MX_TIM3_Init+0xc0>)
 8000748:	2200      	movs	r2, #0
 800074a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 800074c:	4b22      	ldr	r3, [pc, #136]	; (80007d8 <MX_TIM3_Init+0xc0>)
 800074e:	2264      	movs	r2, #100	; 0x64
 8000750:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000752:	4b21      	ldr	r3, [pc, #132]	; (80007d8 <MX_TIM3_Init+0xc0>)
 8000754:	2200      	movs	r2, #0
 8000756:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000758:	4b1f      	ldr	r3, [pc, #124]	; (80007d8 <MX_TIM3_Init+0xc0>)
 800075a:	2200      	movs	r2, #0
 800075c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800075e:	481e      	ldr	r0, [pc, #120]	; (80007d8 <MX_TIM3_Init+0xc0>)
 8000760:	f001 fbc5 	bl	8001eee <HAL_TIM_PWM_Init>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 800076a:	f000 fa2f 	bl	8000bcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800076e:	2300      	movs	r3, #0
 8000770:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000772:	2300      	movs	r3, #0
 8000774:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000776:	f107 0320 	add.w	r3, r7, #32
 800077a:	4619      	mov	r1, r3
 800077c:	4816      	ldr	r0, [pc, #88]	; (80007d8 <MX_TIM3_Init+0xc0>)
 800077e:	f002 f90b 	bl	8002998 <HAL_TIMEx_MasterConfigSynchronization>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8000788:	f000 fa20 	bl	8000bcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800078c:	2360      	movs	r3, #96	; 0x60
 800078e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000790:	2300      	movs	r3, #0
 8000792:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000794:	2300      	movs	r3, #0
 8000796:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000798:	2300      	movs	r3, #0
 800079a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800079c:	1d3b      	adds	r3, r7, #4
 800079e:	2200      	movs	r2, #0
 80007a0:	4619      	mov	r1, r3
 80007a2:	480d      	ldr	r0, [pc, #52]	; (80007d8 <MX_TIM3_Init+0xc0>)
 80007a4:	f001 fca2 	bl	80020ec <HAL_TIM_PWM_ConfigChannel>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80007ae:	f000 fa0d 	bl	8000bcc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	2204      	movs	r2, #4
 80007b6:	4619      	mov	r1, r3
 80007b8:	4807      	ldr	r0, [pc, #28]	; (80007d8 <MX_TIM3_Init+0xc0>)
 80007ba:	f001 fc97 	bl	80020ec <HAL_TIM_PWM_ConfigChannel>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80007c4:	f000 fa02 	bl	8000bcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80007c8:	4803      	ldr	r0, [pc, #12]	; (80007d8 <MX_TIM3_Init+0xc0>)
 80007ca:	f000 fa71 	bl	8000cb0 <HAL_TIM_MspPostInit>

}
 80007ce:	bf00      	nop
 80007d0:	3728      	adds	r7, #40	; 0x28
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	20000090 	.word	0x20000090
 80007dc:	40000400 	.word	0x40000400

080007e0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b086      	sub	sp, #24
 80007e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007e6:	f107 0308 	add.w	r3, r7, #8
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
 80007ee:	605a      	str	r2, [r3, #4]
 80007f0:	609a      	str	r2, [r3, #8]
 80007f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007f4:	463b      	mov	r3, r7
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80007fc:	4b1c      	ldr	r3, [pc, #112]	; (8000870 <MX_TIM4_Init+0x90>)
 80007fe:	4a1d      	ldr	r2, [pc, #116]	; (8000874 <MX_TIM4_Init+0x94>)
 8000800:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8000802:	4b1b      	ldr	r3, [pc, #108]	; (8000870 <MX_TIM4_Init+0x90>)
 8000804:	2253      	movs	r2, #83	; 0x53
 8000806:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000808:	4b19      	ldr	r3, [pc, #100]	; (8000870 <MX_TIM4_Init+0x90>)
 800080a:	2200      	movs	r2, #0
 800080c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 800080e:	4b18      	ldr	r3, [pc, #96]	; (8000870 <MX_TIM4_Init+0x90>)
 8000810:	2264      	movs	r2, #100	; 0x64
 8000812:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000814:	4b16      	ldr	r3, [pc, #88]	; (8000870 <MX_TIM4_Init+0x90>)
 8000816:	2200      	movs	r2, #0
 8000818:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800081a:	4b15      	ldr	r3, [pc, #84]	; (8000870 <MX_TIM4_Init+0x90>)
 800081c:	2200      	movs	r2, #0
 800081e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000820:	4813      	ldr	r0, [pc, #76]	; (8000870 <MX_TIM4_Init+0x90>)
 8000822:	f001 fb15 	bl	8001e50 <HAL_TIM_Base_Init>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 800082c:	f000 f9ce 	bl	8000bcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000830:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000834:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000836:	f107 0308 	add.w	r3, r7, #8
 800083a:	4619      	mov	r1, r3
 800083c:	480c      	ldr	r0, [pc, #48]	; (8000870 <MX_TIM4_Init+0x90>)
 800083e:	f001 fd17 	bl	8002270 <HAL_TIM_ConfigClockSource>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8000848:	f000 f9c0 	bl	8000bcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800084c:	2300      	movs	r3, #0
 800084e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000850:	2300      	movs	r3, #0
 8000852:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000854:	463b      	mov	r3, r7
 8000856:	4619      	mov	r1, r3
 8000858:	4805      	ldr	r0, [pc, #20]	; (8000870 <MX_TIM4_Init+0x90>)
 800085a:	f002 f89d 	bl	8002998 <HAL_TIMEx_MasterConfigSynchronization>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8000864:	f000 f9b2 	bl	8000bcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000868:	bf00      	nop
 800086a:	3718      	adds	r7, #24
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	200000d8 	.word	0x200000d8
 8000874:	40000800 	.word	0x40000800

08000878 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800087c:	4b11      	ldr	r3, [pc, #68]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 800087e:	4a12      	ldr	r2, [pc, #72]	; (80008c8 <MX_USART2_UART_Init+0x50>)
 8000880:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000882:	4b10      	ldr	r3, [pc, #64]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 8000884:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000888:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800088a:	4b0e      	ldr	r3, [pc, #56]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000890:	4b0c      	ldr	r3, [pc, #48]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 8000892:	2200      	movs	r2, #0
 8000894:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000896:	4b0b      	ldr	r3, [pc, #44]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 8000898:	2200      	movs	r2, #0
 800089a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800089c:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 800089e:	220c      	movs	r2, #12
 80008a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008a2:	4b08      	ldr	r3, [pc, #32]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a8:	4b06      	ldr	r3, [pc, #24]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008ae:	4805      	ldr	r0, [pc, #20]	; (80008c4 <MX_USART2_UART_Init+0x4c>)
 80008b0:	f002 f8e0 	bl	8002a74 <HAL_UART_Init>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008ba:	f000 f987 	bl	8000bcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	20000120 	.word	0x20000120
 80008c8:	40004400 	.word	0x40004400

080008cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b08a      	sub	sp, #40	; 0x28
 80008d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d2:	f107 0314 	add.w	r3, r7, #20
 80008d6:	2200      	movs	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]
 80008da:	605a      	str	r2, [r3, #4]
 80008dc:	609a      	str	r2, [r3, #8]
 80008de:	60da      	str	r2, [r3, #12]
 80008e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	613b      	str	r3, [r7, #16]
 80008e6:	4b40      	ldr	r3, [pc, #256]	; (80009e8 <MX_GPIO_Init+0x11c>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ea:	4a3f      	ldr	r2, [pc, #252]	; (80009e8 <MX_GPIO_Init+0x11c>)
 80008ec:	f043 0304 	orr.w	r3, r3, #4
 80008f0:	6313      	str	r3, [r2, #48]	; 0x30
 80008f2:	4b3d      	ldr	r3, [pc, #244]	; (80009e8 <MX_GPIO_Init+0x11c>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	f003 0304 	and.w	r3, r3, #4
 80008fa:	613b      	str	r3, [r7, #16]
 80008fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008fe:	2300      	movs	r3, #0
 8000900:	60fb      	str	r3, [r7, #12]
 8000902:	4b39      	ldr	r3, [pc, #228]	; (80009e8 <MX_GPIO_Init+0x11c>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000906:	4a38      	ldr	r2, [pc, #224]	; (80009e8 <MX_GPIO_Init+0x11c>)
 8000908:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800090c:	6313      	str	r3, [r2, #48]	; 0x30
 800090e:	4b36      	ldr	r3, [pc, #216]	; (80009e8 <MX_GPIO_Init+0x11c>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000912:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000916:	60fb      	str	r3, [r7, #12]
 8000918:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	60bb      	str	r3, [r7, #8]
 800091e:	4b32      	ldr	r3, [pc, #200]	; (80009e8 <MX_GPIO_Init+0x11c>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000922:	4a31      	ldr	r2, [pc, #196]	; (80009e8 <MX_GPIO_Init+0x11c>)
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	6313      	str	r3, [r2, #48]	; 0x30
 800092a:	4b2f      	ldr	r3, [pc, #188]	; (80009e8 <MX_GPIO_Init+0x11c>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	60bb      	str	r3, [r7, #8]
 8000934:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	607b      	str	r3, [r7, #4]
 800093a:	4b2b      	ldr	r3, [pc, #172]	; (80009e8 <MX_GPIO_Init+0x11c>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	4a2a      	ldr	r2, [pc, #168]	; (80009e8 <MX_GPIO_Init+0x11c>)
 8000940:	f043 0302 	orr.w	r3, r3, #2
 8000944:	6313      	str	r3, [r2, #48]	; 0x30
 8000946:	4b28      	ldr	r3, [pc, #160]	; (80009e8 <MX_GPIO_Init+0x11c>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	f003 0302 	and.w	r3, r3, #2
 800094e:	607b      	str	r3, [r7, #4]
 8000950:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M_VCC_EN_GPIO_Port, M_VCC_EN_Pin, GPIO_PIN_RESET);
 8000952:	2200      	movs	r2, #0
 8000954:	2120      	movs	r1, #32
 8000956:	4825      	ldr	r0, [pc, #148]	; (80009ec <MX_GPIO_Init+0x120>)
 8000958:	f000 fdc8 	bl	80014ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M_RIGHT_EN_GPIO_Port, M_RIGHT_EN_Pin, GPIO_PIN_RESET);
 800095c:	2200      	movs	r2, #0
 800095e:	2180      	movs	r1, #128	; 0x80
 8000960:	4823      	ldr	r0, [pc, #140]	; (80009f0 <MX_GPIO_Init+0x124>)
 8000962:	f000 fdc3 	bl	80014ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M_LEFT_EN_GPIO_Port, M_LEFT_EN_Pin, GPIO_PIN_RESET);
 8000966:	2200      	movs	r2, #0
 8000968:	2140      	movs	r1, #64	; 0x40
 800096a:	4822      	ldr	r0, [pc, #136]	; (80009f4 <MX_GPIO_Init+0x128>)
 800096c:	f000 fdbe 	bl	80014ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000970:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000974:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000976:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800097a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000980:	f107 0314 	add.w	r3, r7, #20
 8000984:	4619      	mov	r1, r3
 8000986:	481a      	ldr	r0, [pc, #104]	; (80009f0 <MX_GPIO_Init+0x124>)
 8000988:	f000 fc2c 	bl	80011e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : M_VCC_EN_Pin */
  GPIO_InitStruct.Pin = M_VCC_EN_Pin;
 800098c:	2320      	movs	r3, #32
 800098e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000990:	2301      	movs	r3, #1
 8000992:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	2300      	movs	r3, #0
 8000996:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000998:	2300      	movs	r3, #0
 800099a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(M_VCC_EN_GPIO_Port, &GPIO_InitStruct);
 800099c:	f107 0314 	add.w	r3, r7, #20
 80009a0:	4619      	mov	r1, r3
 80009a2:	4812      	ldr	r0, [pc, #72]	; (80009ec <MX_GPIO_Init+0x120>)
 80009a4:	f000 fc1e 	bl	80011e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : M_RIGHT_EN_Pin */
  GPIO_InitStruct.Pin = M_RIGHT_EN_Pin;
 80009a8:	2380      	movs	r3, #128	; 0x80
 80009aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ac:	2301      	movs	r3, #1
 80009ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b4:	2300      	movs	r3, #0
 80009b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(M_RIGHT_EN_GPIO_Port, &GPIO_InitStruct);
 80009b8:	f107 0314 	add.w	r3, r7, #20
 80009bc:	4619      	mov	r1, r3
 80009be:	480c      	ldr	r0, [pc, #48]	; (80009f0 <MX_GPIO_Init+0x124>)
 80009c0:	f000 fc10 	bl	80011e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : M_LEFT_EN_Pin */
  GPIO_InitStruct.Pin = M_LEFT_EN_Pin;
 80009c4:	2340      	movs	r3, #64	; 0x40
 80009c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c8:	2301      	movs	r3, #1
 80009ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009cc:	2300      	movs	r3, #0
 80009ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d0:	2300      	movs	r3, #0
 80009d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(M_LEFT_EN_GPIO_Port, &GPIO_InitStruct);
 80009d4:	f107 0314 	add.w	r3, r7, #20
 80009d8:	4619      	mov	r1, r3
 80009da:	4806      	ldr	r0, [pc, #24]	; (80009f4 <MX_GPIO_Init+0x128>)
 80009dc:	f000 fc02 	bl	80011e4 <HAL_GPIO_Init>

}
 80009e0:	bf00      	nop
 80009e2:	3728      	adds	r7, #40	; 0x28
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	40023800 	.word	0x40023800
 80009ec:	40020000 	.word	0x40020000
 80009f0:	40020800 	.word	0x40020800
 80009f4:	40020400 	.word	0x40020400

080009f8 <pwmConsole>:

		  HAL_Delay(100);
	  }
}

void pwmConsole(){
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
	if(karakter != 13){//Zolang er geen enter is geweest, blijven kijken.
 80009fe:	4b3a      	ldr	r3, [pc, #232]	; (8000ae8 <pwmConsole+0xf0>)
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	2b0d      	cmp	r3, #13
 8000a04:	d023      	beq.n	8000a4e <pwmConsole+0x56>
		HAL_UART_Receive(&huart2,&karakter,4,timeout);
 8000a06:	4b39      	ldr	r3, [pc, #228]	; (8000aec <pwmConsole+0xf4>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	2204      	movs	r2, #4
 8000a0c:	4936      	ldr	r1, [pc, #216]	; (8000ae8 <pwmConsole+0xf0>)
 8000a0e:	4838      	ldr	r0, [pc, #224]	; (8000af0 <pwmConsole+0xf8>)
 8000a10:	f002 f90f 	bl	8002c32 <HAL_UART_Receive>
		if(karakter != 0 && karakter != 13 && index < sizeof(buffer)){ //Als er een input is geweest en het is geen enter en de index is klener dan de buffer, verhoog de counter.
 8000a14:	4b34      	ldr	r3, [pc, #208]	; (8000ae8 <pwmConsole+0xf0>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d05e      	beq.n	8000ada <pwmConsole+0xe2>
 8000a1c:	4b32      	ldr	r3, [pc, #200]	; (8000ae8 <pwmConsole+0xf0>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	2b0d      	cmp	r3, #13
 8000a22:	d05a      	beq.n	8000ada <pwmConsole+0xe2>
 8000a24:	4b33      	ldr	r3, [pc, #204]	; (8000af4 <pwmConsole+0xfc>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	2b04      	cmp	r3, #4
 8000a2a:	d856      	bhi.n	8000ada <pwmConsole+0xe2>
			buffer[index] = karakter;
 8000a2c:	4b31      	ldr	r3, [pc, #196]	; (8000af4 <pwmConsole+0xfc>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	461a      	mov	r2, r3
 8000a32:	4b2d      	ldr	r3, [pc, #180]	; (8000ae8 <pwmConsole+0xf0>)
 8000a34:	7819      	ldrb	r1, [r3, #0]
 8000a36:	4b30      	ldr	r3, [pc, #192]	; (8000af8 <pwmConsole+0x100>)
 8000a38:	5499      	strb	r1, [r3, r2]
		  	index++;
 8000a3a:	4b2e      	ldr	r3, [pc, #184]	; (8000af4 <pwmConsole+0xfc>)
 8000a3c:	781b      	ldrb	r3, [r3, #0]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	b2da      	uxtb	r2, r3
 8000a42:	4b2c      	ldr	r3, [pc, #176]	; (8000af4 <pwmConsole+0xfc>)
 8000a44:	701a      	strb	r2, [r3, #0]
		  	karakter = 0;
 8000a46:	4b28      	ldr	r3, [pc, #160]	; (8000ae8 <pwmConsole+0xf0>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	701a      	strb	r2, [r3, #0]
 8000a4c:	e045      	b.n	8000ada <pwmConsole+0xe2>
		}
	}
	else if (karakter == 13){ // Er is een enter geweest
 8000a4e:	4b26      	ldr	r3, [pc, #152]	; (8000ae8 <pwmConsole+0xf0>)
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	2b0d      	cmp	r3, #13
 8000a54:	d141      	bne.n	8000ada <pwmConsole+0xe2>
		HAL_UART_Transmit(&huart2,buffer,sizeof(buffer),timeout);
 8000a56:	4b25      	ldr	r3, [pc, #148]	; (8000aec <pwmConsole+0xf4>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	2205      	movs	r2, #5
 8000a5c:	4926      	ldr	r1, [pc, #152]	; (8000af8 <pwmConsole+0x100>)
 8000a5e:	4824      	ldr	r0, [pc, #144]	; (8000af0 <pwmConsole+0xf8>)
 8000a60:	f002 f855 	bl	8002b0e <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2,nextLine,sizeof(nextLine),timeout);
 8000a64:	4b21      	ldr	r3, [pc, #132]	; (8000aec <pwmConsole+0xf4>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2202      	movs	r2, #2
 8000a6a:	4924      	ldr	r1, [pc, #144]	; (8000afc <pwmConsole+0x104>)
 8000a6c:	4820      	ldr	r0, [pc, #128]	; (8000af0 <pwmConsole+0xf8>)
 8000a6e:	f002 f84e 	bl	8002b0e <HAL_UART_Transmit>

		if(strcmp(buffer, on) == 0){
 8000a72:	4923      	ldr	r1, [pc, #140]	; (8000b00 <pwmConsole+0x108>)
 8000a74:	4820      	ldr	r0, [pc, #128]	; (8000af8 <pwmConsole+0x100>)
 8000a76:	f7ff fbb3 	bl	80001e0 <strcmp>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d105      	bne.n	8000a8c <pwmConsole+0x94>
			HAL_GPIO_WritePin(M_VCC_EN_GPIO_Port, M_VCC_EN_Pin, GPIO_PIN_SET);
 8000a80:	2201      	movs	r2, #1
 8000a82:	2120      	movs	r1, #32
 8000a84:	481f      	ldr	r0, [pc, #124]	; (8000b04 <pwmConsole+0x10c>)
 8000a86:	f000 fd31 	bl	80014ec <HAL_GPIO_WritePin>
 8000a8a:	e013      	b.n	8000ab4 <pwmConsole+0xbc>
		}
		else if(strcmp(buffer, off) == 0)
 8000a8c:	491e      	ldr	r1, [pc, #120]	; (8000b08 <pwmConsole+0x110>)
 8000a8e:	481a      	ldr	r0, [pc, #104]	; (8000af8 <pwmConsole+0x100>)
 8000a90:	f7ff fba6 	bl	80001e0 <strcmp>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d105      	bne.n	8000aa6 <pwmConsole+0xae>
		{
			HAL_GPIO_WritePin(M_VCC_EN_GPIO_Port, M_VCC_EN_Pin, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2120      	movs	r1, #32
 8000a9e:	4819      	ldr	r0, [pc, #100]	; (8000b04 <pwmConsole+0x10c>)
 8000aa0:	f000 fd24 	bl	80014ec <HAL_GPIO_WritePin>
 8000aa4:	e006      	b.n	8000ab4 <pwmConsole+0xbc>
		}
		else
		{
		//het is een PWM waarde
			sscanf(buffer, "%d", &pwm);
 8000aa6:	4a19      	ldr	r2, [pc, #100]	; (8000b0c <pwmConsole+0x114>)
 8000aa8:	4919      	ldr	r1, [pc, #100]	; (8000b10 <pwmConsole+0x118>)
 8000aaa:	4813      	ldr	r0, [pc, #76]	; (8000af8 <pwmConsole+0x100>)
 8000aac:	f002 fc78 	bl	80033a0 <siscanf>
			doActionPwm();
 8000ab0:	f000 f830 	bl	8000b14 <doActionPwm>
		}

		// Maak buffer leeg.
		for(uint8_t i = 0; i < sizeof(buffer); i++){
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	71fb      	strb	r3, [r7, #7]
 8000ab8:	e006      	b.n	8000ac8 <pwmConsole+0xd0>
			buffer[i] = 0;
 8000aba:	79fb      	ldrb	r3, [r7, #7]
 8000abc:	4a0e      	ldr	r2, [pc, #56]	; (8000af8 <pwmConsole+0x100>)
 8000abe:	2100      	movs	r1, #0
 8000ac0:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 0; i < sizeof(buffer); i++){
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	71fb      	strb	r3, [r7, #7]
 8000ac8:	79fb      	ldrb	r3, [r7, #7]
 8000aca:	2b04      	cmp	r3, #4
 8000acc:	d9f5      	bls.n	8000aba <pwmConsole+0xc2>
		}
		index = 0;
 8000ace:	4b09      	ldr	r3, [pc, #36]	; (8000af4 <pwmConsole+0xfc>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	701a      	strb	r2, [r3, #0]
		karakter = 0;
 8000ad4:	4b04      	ldr	r3, [pc, #16]	; (8000ae8 <pwmConsole+0xf0>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	701a      	strb	r2, [r3, #0]
		}

	HAL_Delay(10);
 8000ada:	200a      	movs	r0, #10
 8000adc:	f000 fa78 	bl	8000fd0 <HAL_Delay>
}
 8000ae0:	bf00      	nop
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	2000016a 	.word	0x2000016a
 8000aec:	20000000 	.word	0x20000000
 8000af0:	20000120 	.word	0x20000120
 8000af4:	20000169 	.word	0x20000169
 8000af8:	20000164 	.word	0x20000164
 8000afc:	0800400c 	.word	0x0800400c
 8000b00:	08003ffc 	.word	0x08003ffc
 8000b04:	40020000 	.word	0x40020000
 8000b08:	08004004 	.word	0x08004004
 8000b0c:	2000016c 	.word	0x2000016c
 8000b10:	08003fec 	.word	0x08003fec

08000b14 <doActionPwm>:

void doActionPwm(void){
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
	if(pwm < 0 && pwm >= -100){
 8000b18:	4b28      	ldr	r3, [pc, #160]	; (8000bbc <doActionPwm+0xa8>)
 8000b1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	da18      	bge.n	8000b54 <doActionPwm+0x40>
 8000b22:	4b26      	ldr	r3, [pc, #152]	; (8000bbc <doActionPwm+0xa8>)
 8000b24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b28:	f113 0f64 	cmn.w	r3, #100	; 0x64
 8000b2c:	db12      	blt.n	8000b54 <doActionPwm+0x40>
		//ga naar links
		HAL_GPIO_WritePin(M_RIGHT_EN_GPIO_Port,M_RIGHT_Pin, 0);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2180      	movs	r1, #128	; 0x80
 8000b32:	4823      	ldr	r0, [pc, #140]	; (8000bc0 <doActionPwm+0xac>)
 8000b34:	f000 fcda 	bl	80014ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M_LEFT_EN_GPIO_Port,M_LEFT_Pin, 1);
 8000b38:	2201      	movs	r2, #1
 8000b3a:	2140      	movs	r1, #64	; 0x40
 8000b3c:	4821      	ldr	r0, [pc, #132]	; (8000bc4 <doActionPwm+0xb0>)
 8000b3e:	f000 fcd5 	bl	80014ec <HAL_GPIO_WritePin>
		TIM3->CCR2 = 0;
 8000b42:	4b21      	ldr	r3, [pc, #132]	; (8000bc8 <doActionPwm+0xb4>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	639a      	str	r2, [r3, #56]	; 0x38
		TIM3->CCR1 = pwm*(-1);  //positief maken
 8000b48:	4b1c      	ldr	r3, [pc, #112]	; (8000bbc <doActionPwm+0xa8>)
 8000b4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b4e:	425a      	negs	r2, r3
 8000b50:	4b1d      	ldr	r3, [pc, #116]	; (8000bc8 <doActionPwm+0xb4>)
 8000b52:	635a      	str	r2, [r3, #52]	; 0x34
	}
	if(pwm > 0 && pwm <=100){
 8000b54:	4b19      	ldr	r3, [pc, #100]	; (8000bbc <doActionPwm+0xa8>)
 8000b56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	dd16      	ble.n	8000b8c <doActionPwm+0x78>
 8000b5e:	4b17      	ldr	r3, [pc, #92]	; (8000bbc <doActionPwm+0xa8>)
 8000b60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b64:	2b64      	cmp	r3, #100	; 0x64
 8000b66:	dc11      	bgt.n	8000b8c <doActionPwm+0x78>
		//ga naar rechts
		HAL_GPIO_WritePin(M_RIGHT_EN_GPIO_Port,M_RIGHT_Pin, 1);
 8000b68:	2201      	movs	r2, #1
 8000b6a:	2180      	movs	r1, #128	; 0x80
 8000b6c:	4814      	ldr	r0, [pc, #80]	; (8000bc0 <doActionPwm+0xac>)
 8000b6e:	f000 fcbd 	bl	80014ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M_LEFT_EN_GPIO_Port,M_LEFT_Pin, 0);
 8000b72:	2200      	movs	r2, #0
 8000b74:	2140      	movs	r1, #64	; 0x40
 8000b76:	4813      	ldr	r0, [pc, #76]	; (8000bc4 <doActionPwm+0xb0>)
 8000b78:	f000 fcb8 	bl	80014ec <HAL_GPIO_WritePin>
		TIM3->CCR2 = pwm;
 8000b7c:	4b0f      	ldr	r3, [pc, #60]	; (8000bbc <doActionPwm+0xa8>)
 8000b7e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000b82:	4b11      	ldr	r3, [pc, #68]	; (8000bc8 <doActionPwm+0xb4>)
 8000b84:	639a      	str	r2, [r3, #56]	; 0x38
		TIM3->CCR1 = 0;
 8000b86:	4b10      	ldr	r3, [pc, #64]	; (8000bc8 <doActionPwm+0xb4>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	635a      	str	r2, [r3, #52]	; 0x34
	}
	if(pwm == 0){
 8000b8c:	4b0b      	ldr	r3, [pc, #44]	; (8000bbc <doActionPwm+0xa8>)
 8000b8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d10f      	bne.n	8000bb6 <doActionPwm+0xa2>
		//stop
		HAL_GPIO_WritePin(M_RIGHT_EN_GPIO_Port,M_RIGHT_Pin, 0);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2180      	movs	r1, #128	; 0x80
 8000b9a:	4809      	ldr	r0, [pc, #36]	; (8000bc0 <doActionPwm+0xac>)
 8000b9c:	f000 fca6 	bl	80014ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M_LEFT_EN_GPIO_Port,M_LEFT_Pin, 0);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2140      	movs	r1, #64	; 0x40
 8000ba4:	4807      	ldr	r0, [pc, #28]	; (8000bc4 <doActionPwm+0xb0>)
 8000ba6:	f000 fca1 	bl	80014ec <HAL_GPIO_WritePin>
		TIM3->CCR2 = 0;
 8000baa:	4b07      	ldr	r3, [pc, #28]	; (8000bc8 <doActionPwm+0xb4>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	639a      	str	r2, [r3, #56]	; 0x38
		TIM3->CCR1 = 0;
 8000bb0:	4b05      	ldr	r3, [pc, #20]	; (8000bc8 <doActionPwm+0xb4>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	2000016c 	.word	0x2000016c
 8000bc0:	40020800 	.word	0x40020800
 8000bc4:	40020400 	.word	0x40020400
 8000bc8:	40000400 	.word	0x40000400

08000bcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bd0:	b672      	cpsid	i
}
 8000bd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bd4:	e7fe      	b.n	8000bd4 <Error_Handler+0x8>
	...

08000bd8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bde:	2300      	movs	r3, #0
 8000be0:	607b      	str	r3, [r7, #4]
 8000be2:	4b10      	ldr	r3, [pc, #64]	; (8000c24 <HAL_MspInit+0x4c>)
 8000be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000be6:	4a0f      	ldr	r2, [pc, #60]	; (8000c24 <HAL_MspInit+0x4c>)
 8000be8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bec:	6453      	str	r3, [r2, #68]	; 0x44
 8000bee:	4b0d      	ldr	r3, [pc, #52]	; (8000c24 <HAL_MspInit+0x4c>)
 8000bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bf2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bf6:	607b      	str	r3, [r7, #4]
 8000bf8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	603b      	str	r3, [r7, #0]
 8000bfe:	4b09      	ldr	r3, [pc, #36]	; (8000c24 <HAL_MspInit+0x4c>)
 8000c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c02:	4a08      	ldr	r2, [pc, #32]	; (8000c24 <HAL_MspInit+0x4c>)
 8000c04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c08:	6413      	str	r3, [r2, #64]	; 0x40
 8000c0a:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <HAL_MspInit+0x4c>)
 8000c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c12:	603b      	str	r3, [r7, #0]
 8000c14:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000c16:	2007      	movs	r0, #7
 8000c18:	f000 fab0 	bl	800117c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c1c:	bf00      	nop
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	40023800 	.word	0x40023800

08000c28 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b085      	sub	sp, #20
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a0b      	ldr	r2, [pc, #44]	; (8000c64 <HAL_TIM_PWM_MspInit+0x3c>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d10d      	bne.n	8000c56 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60fb      	str	r3, [r7, #12]
 8000c3e:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <HAL_TIM_PWM_MspInit+0x40>)
 8000c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c42:	4a09      	ldr	r2, [pc, #36]	; (8000c68 <HAL_TIM_PWM_MspInit+0x40>)
 8000c44:	f043 0302 	orr.w	r3, r3, #2
 8000c48:	6413      	str	r3, [r2, #64]	; 0x40
 8000c4a:	4b07      	ldr	r3, [pc, #28]	; (8000c68 <HAL_TIM_PWM_MspInit+0x40>)
 8000c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c4e:	f003 0302 	and.w	r3, r3, #2
 8000c52:	60fb      	str	r3, [r7, #12]
 8000c54:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000c56:	bf00      	nop
 8000c58:	3714      	adds	r7, #20
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	40000400 	.word	0x40000400
 8000c68:	40023800 	.word	0x40023800

08000c6c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b085      	sub	sp, #20
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a0b      	ldr	r2, [pc, #44]	; (8000ca8 <HAL_TIM_Base_MspInit+0x3c>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d10d      	bne.n	8000c9a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
 8000c82:	4b0a      	ldr	r3, [pc, #40]	; (8000cac <HAL_TIM_Base_MspInit+0x40>)
 8000c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c86:	4a09      	ldr	r2, [pc, #36]	; (8000cac <HAL_TIM_Base_MspInit+0x40>)
 8000c88:	f043 0304 	orr.w	r3, r3, #4
 8000c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c8e:	4b07      	ldr	r3, [pc, #28]	; (8000cac <HAL_TIM_Base_MspInit+0x40>)
 8000c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c92:	f003 0304 	and.w	r3, r3, #4
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000c9a:	bf00      	nop
 8000c9c:	3714      	adds	r7, #20
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	40000800 	.word	0x40000800
 8000cac:	40023800 	.word	0x40023800

08000cb0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b088      	sub	sp, #32
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb8:	f107 030c 	add.w	r3, r7, #12
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	605a      	str	r2, [r3, #4]
 8000cc2:	609a      	str	r2, [r3, #8]
 8000cc4:	60da      	str	r2, [r3, #12]
 8000cc6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a12      	ldr	r2, [pc, #72]	; (8000d18 <HAL_TIM_MspPostInit+0x68>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d11d      	bne.n	8000d0e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	60bb      	str	r3, [r7, #8]
 8000cd6:	4b11      	ldr	r3, [pc, #68]	; (8000d1c <HAL_TIM_MspPostInit+0x6c>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	4a10      	ldr	r2, [pc, #64]	; (8000d1c <HAL_TIM_MspPostInit+0x6c>)
 8000cdc:	f043 0301 	orr.w	r3, r3, #1
 8000ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce2:	4b0e      	ldr	r3, [pc, #56]	; (8000d1c <HAL_TIM_MspPostInit+0x6c>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	f003 0301 	and.w	r3, r3, #1
 8000cea:	60bb      	str	r3, [r7, #8]
 8000cec:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = M_LEFT_Pin|M_RIGHT_Pin;
 8000cee:	23c0      	movs	r3, #192	; 0xc0
 8000cf0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d02:	f107 030c 	add.w	r3, r7, #12
 8000d06:	4619      	mov	r1, r3
 8000d08:	4805      	ldr	r0, [pc, #20]	; (8000d20 <HAL_TIM_MspPostInit+0x70>)
 8000d0a:	f000 fa6b 	bl	80011e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000d0e:	bf00      	nop
 8000d10:	3720      	adds	r7, #32
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40000400 	.word	0x40000400
 8000d1c:	40023800 	.word	0x40023800
 8000d20:	40020000 	.word	0x40020000

08000d24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08a      	sub	sp, #40	; 0x28
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d2c:	f107 0314 	add.w	r3, r7, #20
 8000d30:	2200      	movs	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]
 8000d34:	605a      	str	r2, [r3, #4]
 8000d36:	609a      	str	r2, [r3, #8]
 8000d38:	60da      	str	r2, [r3, #12]
 8000d3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a19      	ldr	r2, [pc, #100]	; (8000da8 <HAL_UART_MspInit+0x84>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d12b      	bne.n	8000d9e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	613b      	str	r3, [r7, #16]
 8000d4a:	4b18      	ldr	r3, [pc, #96]	; (8000dac <HAL_UART_MspInit+0x88>)
 8000d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4e:	4a17      	ldr	r2, [pc, #92]	; (8000dac <HAL_UART_MspInit+0x88>)
 8000d50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d54:	6413      	str	r3, [r2, #64]	; 0x40
 8000d56:	4b15      	ldr	r3, [pc, #84]	; (8000dac <HAL_UART_MspInit+0x88>)
 8000d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d5e:	613b      	str	r3, [r7, #16]
 8000d60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d62:	2300      	movs	r3, #0
 8000d64:	60fb      	str	r3, [r7, #12]
 8000d66:	4b11      	ldr	r3, [pc, #68]	; (8000dac <HAL_UART_MspInit+0x88>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6a:	4a10      	ldr	r2, [pc, #64]	; (8000dac <HAL_UART_MspInit+0x88>)
 8000d6c:	f043 0301 	orr.w	r3, r3, #1
 8000d70:	6313      	str	r3, [r2, #48]	; 0x30
 8000d72:	4b0e      	ldr	r3, [pc, #56]	; (8000dac <HAL_UART_MspInit+0x88>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d76:	f003 0301 	and.w	r3, r3, #1
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000d7e:	230c      	movs	r3, #12
 8000d80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d82:	2302      	movs	r3, #2
 8000d84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d86:	2300      	movs	r3, #0
 8000d88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d8e:	2307      	movs	r3, #7
 8000d90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d92:	f107 0314 	add.w	r3, r7, #20
 8000d96:	4619      	mov	r1, r3
 8000d98:	4805      	ldr	r0, [pc, #20]	; (8000db0 <HAL_UART_MspInit+0x8c>)
 8000d9a:	f000 fa23 	bl	80011e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d9e:	bf00      	nop
 8000da0:	3728      	adds	r7, #40	; 0x28
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	40004400 	.word	0x40004400
 8000dac:	40023800 	.word	0x40023800
 8000db0:	40020000 	.word	0x40020000

08000db4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000db8:	e7fe      	b.n	8000db8 <NMI_Handler+0x4>

08000dba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dba:	b480      	push	{r7}
 8000dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dbe:	e7fe      	b.n	8000dbe <HardFault_Handler+0x4>

08000dc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dc4:	e7fe      	b.n	8000dc4 <MemManage_Handler+0x4>

08000dc6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dc6:	b480      	push	{r7}
 8000dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dca:	e7fe      	b.n	8000dca <BusFault_Handler+0x4>

08000dcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dd0:	e7fe      	b.n	8000dd0 <UsageFault_Handler+0x4>

08000dd2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dd2:	b480      	push	{r7}
 8000dd4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dd6:	bf00      	nop
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr

08000de0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000de4:	bf00      	nop
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr

08000dee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dee:	b480      	push	{r7}
 8000df0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000df2:	bf00      	nop
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr

08000dfc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e00:	f000 f8c6 	bl	8000f90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e04:	bf00      	nop
 8000e06:	bd80      	pop	{r7, pc}

08000e08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b086      	sub	sp, #24
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e10:	4a14      	ldr	r2, [pc, #80]	; (8000e64 <_sbrk+0x5c>)
 8000e12:	4b15      	ldr	r3, [pc, #84]	; (8000e68 <_sbrk+0x60>)
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e1c:	4b13      	ldr	r3, [pc, #76]	; (8000e6c <_sbrk+0x64>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d102      	bne.n	8000e2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e24:	4b11      	ldr	r3, [pc, #68]	; (8000e6c <_sbrk+0x64>)
 8000e26:	4a12      	ldr	r2, [pc, #72]	; (8000e70 <_sbrk+0x68>)
 8000e28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e2a:	4b10      	ldr	r3, [pc, #64]	; (8000e6c <_sbrk+0x64>)
 8000e2c:	681a      	ldr	r2, [r3, #0]
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4413      	add	r3, r2
 8000e32:	693a      	ldr	r2, [r7, #16]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d207      	bcs.n	8000e48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e38:	f002 fa80 	bl	800333c <__errno>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	220c      	movs	r2, #12
 8000e40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e46:	e009      	b.n	8000e5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e48:	4b08      	ldr	r3, [pc, #32]	; (8000e6c <_sbrk+0x64>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e4e:	4b07      	ldr	r3, [pc, #28]	; (8000e6c <_sbrk+0x64>)
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4413      	add	r3, r2
 8000e56:	4a05      	ldr	r2, [pc, #20]	; (8000e6c <_sbrk+0x64>)
 8000e58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e5a:	68fb      	ldr	r3, [r7, #12]
}
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	3718      	adds	r7, #24
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	20020000 	.word	0x20020000
 8000e68:	00000400 	.word	0x00000400
 8000e6c:	20000170 	.word	0x20000170
 8000e70:	20000188 	.word	0x20000188

08000e74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e78:	4b06      	ldr	r3, [pc, #24]	; (8000e94 <SystemInit+0x20>)
 8000e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e7e:	4a05      	ldr	r2, [pc, #20]	; (8000e94 <SystemInit+0x20>)
 8000e80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e88:	bf00      	nop
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	e000ed00 	.word	0xe000ed00

08000e98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ed0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e9c:	480d      	ldr	r0, [pc, #52]	; (8000ed4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000e9e:	490e      	ldr	r1, [pc, #56]	; (8000ed8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000ea0:	4a0e      	ldr	r2, [pc, #56]	; (8000edc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ea2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ea4:	e002      	b.n	8000eac <LoopCopyDataInit>

08000ea6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ea6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ea8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eaa:	3304      	adds	r3, #4

08000eac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000eb0:	d3f9      	bcc.n	8000ea6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eb2:	4a0b      	ldr	r2, [pc, #44]	; (8000ee0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000eb4:	4c0b      	ldr	r4, [pc, #44]	; (8000ee4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000eb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000eb8:	e001      	b.n	8000ebe <LoopFillZerobss>

08000eba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ebc:	3204      	adds	r2, #4

08000ebe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ebe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ec0:	d3fb      	bcc.n	8000eba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ec2:	f7ff ffd7 	bl	8000e74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ec6:	f002 fa3f 	bl	8003348 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000eca:	f7ff fb73 	bl	80005b4 <main>
  bx  lr    
 8000ece:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ed0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ed4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ed8:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000edc:	080041b8 	.word	0x080041b8
  ldr r2, =_sbss
 8000ee0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000ee4:	20000188 	.word	0x20000188

08000ee8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ee8:	e7fe      	b.n	8000ee8 <ADC_IRQHandler>
	...

08000eec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ef0:	4b0e      	ldr	r3, [pc, #56]	; (8000f2c <HAL_Init+0x40>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a0d      	ldr	r2, [pc, #52]	; (8000f2c <HAL_Init+0x40>)
 8000ef6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000efa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000efc:	4b0b      	ldr	r3, [pc, #44]	; (8000f2c <HAL_Init+0x40>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a0a      	ldr	r2, [pc, #40]	; (8000f2c <HAL_Init+0x40>)
 8000f02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f08:	4b08      	ldr	r3, [pc, #32]	; (8000f2c <HAL_Init+0x40>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a07      	ldr	r2, [pc, #28]	; (8000f2c <HAL_Init+0x40>)
 8000f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f14:	2003      	movs	r0, #3
 8000f16:	f000 f931 	bl	800117c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f000 f808 	bl	8000f30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f20:	f7ff fe5a 	bl	8000bd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f24:	2300      	movs	r3, #0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40023c00 	.word	0x40023c00

08000f30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f38:	4b12      	ldr	r3, [pc, #72]	; (8000f84 <HAL_InitTick+0x54>)
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	4b12      	ldr	r3, [pc, #72]	; (8000f88 <HAL_InitTick+0x58>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	4619      	mov	r1, r3
 8000f42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 f93b 	bl	80011ca <HAL_SYSTICK_Config>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	e00e      	b.n	8000f7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2b0f      	cmp	r3, #15
 8000f62:	d80a      	bhi.n	8000f7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f64:	2200      	movs	r2, #0
 8000f66:	6879      	ldr	r1, [r7, #4]
 8000f68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f6c:	f000 f911 	bl	8001192 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f70:	4a06      	ldr	r2, [pc, #24]	; (8000f8c <HAL_InitTick+0x5c>)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f76:	2300      	movs	r3, #0
 8000f78:	e000      	b.n	8000f7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	20000004 	.word	0x20000004
 8000f88:	2000000c 	.word	0x2000000c
 8000f8c:	20000008 	.word	0x20000008

08000f90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f94:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <HAL_IncTick+0x20>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	461a      	mov	r2, r3
 8000f9a:	4b06      	ldr	r3, [pc, #24]	; (8000fb4 <HAL_IncTick+0x24>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	4a04      	ldr	r2, [pc, #16]	; (8000fb4 <HAL_IncTick+0x24>)
 8000fa2:	6013      	str	r3, [r2, #0]
}
 8000fa4:	bf00      	nop
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	2000000c 	.word	0x2000000c
 8000fb4:	20000174 	.word	0x20000174

08000fb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  return uwTick;
 8000fbc:	4b03      	ldr	r3, [pc, #12]	; (8000fcc <HAL_GetTick+0x14>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	20000174 	.word	0x20000174

08000fd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fd8:	f7ff ffee 	bl	8000fb8 <HAL_GetTick>
 8000fdc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000fe8:	d005      	beq.n	8000ff6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fea:	4b0a      	ldr	r3, [pc, #40]	; (8001014 <HAL_Delay+0x44>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	461a      	mov	r2, r3
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	4413      	add	r3, r2
 8000ff4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ff6:	bf00      	nop
 8000ff8:	f7ff ffde 	bl	8000fb8 <HAL_GetTick>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	68fa      	ldr	r2, [r7, #12]
 8001004:	429a      	cmp	r2, r3
 8001006:	d8f7      	bhi.n	8000ff8 <HAL_Delay+0x28>
  {
  }
}
 8001008:	bf00      	nop
 800100a:	bf00      	nop
 800100c:	3710      	adds	r7, #16
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	2000000c 	.word	0x2000000c

08001018 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001018:	b480      	push	{r7}
 800101a:	b085      	sub	sp, #20
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f003 0307 	and.w	r3, r3, #7
 8001026:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001028:	4b0c      	ldr	r3, [pc, #48]	; (800105c <__NVIC_SetPriorityGrouping+0x44>)
 800102a:	68db      	ldr	r3, [r3, #12]
 800102c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800102e:	68ba      	ldr	r2, [r7, #8]
 8001030:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001034:	4013      	ands	r3, r2
 8001036:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001040:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001044:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001048:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800104a:	4a04      	ldr	r2, [pc, #16]	; (800105c <__NVIC_SetPriorityGrouping+0x44>)
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	60d3      	str	r3, [r2, #12]
}
 8001050:	bf00      	nop
 8001052:	3714      	adds	r7, #20
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr
 800105c:	e000ed00 	.word	0xe000ed00

08001060 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001064:	4b04      	ldr	r3, [pc, #16]	; (8001078 <__NVIC_GetPriorityGrouping+0x18>)
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	0a1b      	lsrs	r3, r3, #8
 800106a:	f003 0307 	and.w	r3, r3, #7
}
 800106e:	4618      	mov	r0, r3
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr
 8001078:	e000ed00 	.word	0xe000ed00

0800107c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	6039      	str	r1, [r7, #0]
 8001086:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108c:	2b00      	cmp	r3, #0
 800108e:	db0a      	blt.n	80010a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	b2da      	uxtb	r2, r3
 8001094:	490c      	ldr	r1, [pc, #48]	; (80010c8 <__NVIC_SetPriority+0x4c>)
 8001096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109a:	0112      	lsls	r2, r2, #4
 800109c:	b2d2      	uxtb	r2, r2
 800109e:	440b      	add	r3, r1
 80010a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010a4:	e00a      	b.n	80010bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	b2da      	uxtb	r2, r3
 80010aa:	4908      	ldr	r1, [pc, #32]	; (80010cc <__NVIC_SetPriority+0x50>)
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	f003 030f 	and.w	r3, r3, #15
 80010b2:	3b04      	subs	r3, #4
 80010b4:	0112      	lsls	r2, r2, #4
 80010b6:	b2d2      	uxtb	r2, r2
 80010b8:	440b      	add	r3, r1
 80010ba:	761a      	strb	r2, [r3, #24]
}
 80010bc:	bf00      	nop
 80010be:	370c      	adds	r7, #12
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr
 80010c8:	e000e100 	.word	0xe000e100
 80010cc:	e000ed00 	.word	0xe000ed00

080010d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b089      	sub	sp, #36	; 0x24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	60f8      	str	r0, [r7, #12]
 80010d8:	60b9      	str	r1, [r7, #8]
 80010da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	f003 0307 	and.w	r3, r3, #7
 80010e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	f1c3 0307 	rsb	r3, r3, #7
 80010ea:	2b04      	cmp	r3, #4
 80010ec:	bf28      	it	cs
 80010ee:	2304      	movcs	r3, #4
 80010f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	3304      	adds	r3, #4
 80010f6:	2b06      	cmp	r3, #6
 80010f8:	d902      	bls.n	8001100 <NVIC_EncodePriority+0x30>
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	3b03      	subs	r3, #3
 80010fe:	e000      	b.n	8001102 <NVIC_EncodePriority+0x32>
 8001100:	2300      	movs	r3, #0
 8001102:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001104:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001108:	69bb      	ldr	r3, [r7, #24]
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	43da      	mvns	r2, r3
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	401a      	ands	r2, r3
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001118:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	fa01 f303 	lsl.w	r3, r1, r3
 8001122:	43d9      	mvns	r1, r3
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001128:	4313      	orrs	r3, r2
         );
}
 800112a:	4618      	mov	r0, r3
 800112c:	3724      	adds	r7, #36	; 0x24
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
	...

08001138 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	3b01      	subs	r3, #1
 8001144:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001148:	d301      	bcc.n	800114e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800114a:	2301      	movs	r3, #1
 800114c:	e00f      	b.n	800116e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800114e:	4a0a      	ldr	r2, [pc, #40]	; (8001178 <SysTick_Config+0x40>)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	3b01      	subs	r3, #1
 8001154:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001156:	210f      	movs	r1, #15
 8001158:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800115c:	f7ff ff8e 	bl	800107c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001160:	4b05      	ldr	r3, [pc, #20]	; (8001178 <SysTick_Config+0x40>)
 8001162:	2200      	movs	r2, #0
 8001164:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001166:	4b04      	ldr	r3, [pc, #16]	; (8001178 <SysTick_Config+0x40>)
 8001168:	2207      	movs	r2, #7
 800116a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	e000e010 	.word	0xe000e010

0800117c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff ff47 	bl	8001018 <__NVIC_SetPriorityGrouping>
}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001192:	b580      	push	{r7, lr}
 8001194:	b086      	sub	sp, #24
 8001196:	af00      	add	r7, sp, #0
 8001198:	4603      	mov	r3, r0
 800119a:	60b9      	str	r1, [r7, #8]
 800119c:	607a      	str	r2, [r7, #4]
 800119e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011a0:	2300      	movs	r3, #0
 80011a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011a4:	f7ff ff5c 	bl	8001060 <__NVIC_GetPriorityGrouping>
 80011a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	68b9      	ldr	r1, [r7, #8]
 80011ae:	6978      	ldr	r0, [r7, #20]
 80011b0:	f7ff ff8e 	bl	80010d0 <NVIC_EncodePriority>
 80011b4:	4602      	mov	r2, r0
 80011b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ba:	4611      	mov	r1, r2
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff5d 	bl	800107c <__NVIC_SetPriority>
}
 80011c2:	bf00      	nop
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b082      	sub	sp, #8
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f7ff ffb0 	bl	8001138 <SysTick_Config>
 80011d8:	4603      	mov	r3, r0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b089      	sub	sp, #36	; 0x24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011ee:	2300      	movs	r3, #0
 80011f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011f2:	2300      	movs	r3, #0
 80011f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011f6:	2300      	movs	r3, #0
 80011f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]
 80011fe:	e159      	b.n	80014b4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001200:	2201      	movs	r2, #1
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	fa02 f303 	lsl.w	r3, r2, r3
 8001208:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	697a      	ldr	r2, [r7, #20]
 8001210:	4013      	ands	r3, r2
 8001212:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	429a      	cmp	r2, r3
 800121a:	f040 8148 	bne.w	80014ae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	f003 0303 	and.w	r3, r3, #3
 8001226:	2b01      	cmp	r3, #1
 8001228:	d005      	beq.n	8001236 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001232:	2b02      	cmp	r3, #2
 8001234:	d130      	bne.n	8001298 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	2203      	movs	r2, #3
 8001242:	fa02 f303 	lsl.w	r3, r2, r3
 8001246:	43db      	mvns	r3, r3
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	4013      	ands	r3, r2
 800124c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	68da      	ldr	r2, [r3, #12]
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	fa02 f303 	lsl.w	r3, r2, r3
 800125a:	69ba      	ldr	r2, [r7, #24]
 800125c:	4313      	orrs	r3, r2
 800125e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	69ba      	ldr	r2, [r7, #24]
 8001264:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800126c:	2201      	movs	r2, #1
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	43db      	mvns	r3, r3
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	4013      	ands	r3, r2
 800127a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	091b      	lsrs	r3, r3, #4
 8001282:	f003 0201 	and.w	r2, r3, #1
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	4313      	orrs	r3, r2
 8001290:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f003 0303 	and.w	r3, r3, #3
 80012a0:	2b03      	cmp	r3, #3
 80012a2:	d017      	beq.n	80012d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	2203      	movs	r2, #3
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	43db      	mvns	r3, r3
 80012b6:	69ba      	ldr	r2, [r7, #24]
 80012b8:	4013      	ands	r3, r2
 80012ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	689a      	ldr	r2, [r3, #8]
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	fa02 f303 	lsl.w	r3, r2, r3
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	f003 0303 	and.w	r3, r3, #3
 80012dc:	2b02      	cmp	r3, #2
 80012de:	d123      	bne.n	8001328 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012e0:	69fb      	ldr	r3, [r7, #28]
 80012e2:	08da      	lsrs	r2, r3, #3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	3208      	adds	r2, #8
 80012e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	f003 0307 	and.w	r3, r3, #7
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	220f      	movs	r2, #15
 80012f8:	fa02 f303 	lsl.w	r3, r2, r3
 80012fc:	43db      	mvns	r3, r3
 80012fe:	69ba      	ldr	r2, [r7, #24]
 8001300:	4013      	ands	r3, r2
 8001302:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	691a      	ldr	r2, [r3, #16]
 8001308:	69fb      	ldr	r3, [r7, #28]
 800130a:	f003 0307 	and.w	r3, r3, #7
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	4313      	orrs	r3, r2
 8001318:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	08da      	lsrs	r2, r3, #3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	3208      	adds	r2, #8
 8001322:	69b9      	ldr	r1, [r7, #24]
 8001324:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	2203      	movs	r2, #3
 8001334:	fa02 f303 	lsl.w	r3, r2, r3
 8001338:	43db      	mvns	r3, r3
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	4013      	ands	r3, r2
 800133e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f003 0203 	and.w	r2, r3, #3
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	4313      	orrs	r3, r2
 8001354:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	69ba      	ldr	r2, [r7, #24]
 800135a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001364:	2b00      	cmp	r3, #0
 8001366:	f000 80a2 	beq.w	80014ae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	60fb      	str	r3, [r7, #12]
 800136e:	4b57      	ldr	r3, [pc, #348]	; (80014cc <HAL_GPIO_Init+0x2e8>)
 8001370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001372:	4a56      	ldr	r2, [pc, #344]	; (80014cc <HAL_GPIO_Init+0x2e8>)
 8001374:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001378:	6453      	str	r3, [r2, #68]	; 0x44
 800137a:	4b54      	ldr	r3, [pc, #336]	; (80014cc <HAL_GPIO_Init+0x2e8>)
 800137c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001386:	4a52      	ldr	r2, [pc, #328]	; (80014d0 <HAL_GPIO_Init+0x2ec>)
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	089b      	lsrs	r3, r3, #2
 800138c:	3302      	adds	r3, #2
 800138e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001392:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	f003 0303 	and.w	r3, r3, #3
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	220f      	movs	r2, #15
 800139e:	fa02 f303 	lsl.w	r3, r2, r3
 80013a2:	43db      	mvns	r3, r3
 80013a4:	69ba      	ldr	r2, [r7, #24]
 80013a6:	4013      	ands	r3, r2
 80013a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4a49      	ldr	r2, [pc, #292]	; (80014d4 <HAL_GPIO_Init+0x2f0>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d019      	beq.n	80013e6 <HAL_GPIO_Init+0x202>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a48      	ldr	r2, [pc, #288]	; (80014d8 <HAL_GPIO_Init+0x2f4>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d013      	beq.n	80013e2 <HAL_GPIO_Init+0x1fe>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a47      	ldr	r2, [pc, #284]	; (80014dc <HAL_GPIO_Init+0x2f8>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d00d      	beq.n	80013de <HAL_GPIO_Init+0x1fa>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a46      	ldr	r2, [pc, #280]	; (80014e0 <HAL_GPIO_Init+0x2fc>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d007      	beq.n	80013da <HAL_GPIO_Init+0x1f6>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4a45      	ldr	r2, [pc, #276]	; (80014e4 <HAL_GPIO_Init+0x300>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d101      	bne.n	80013d6 <HAL_GPIO_Init+0x1f2>
 80013d2:	2304      	movs	r3, #4
 80013d4:	e008      	b.n	80013e8 <HAL_GPIO_Init+0x204>
 80013d6:	2307      	movs	r3, #7
 80013d8:	e006      	b.n	80013e8 <HAL_GPIO_Init+0x204>
 80013da:	2303      	movs	r3, #3
 80013dc:	e004      	b.n	80013e8 <HAL_GPIO_Init+0x204>
 80013de:	2302      	movs	r3, #2
 80013e0:	e002      	b.n	80013e8 <HAL_GPIO_Init+0x204>
 80013e2:	2301      	movs	r3, #1
 80013e4:	e000      	b.n	80013e8 <HAL_GPIO_Init+0x204>
 80013e6:	2300      	movs	r3, #0
 80013e8:	69fa      	ldr	r2, [r7, #28]
 80013ea:	f002 0203 	and.w	r2, r2, #3
 80013ee:	0092      	lsls	r2, r2, #2
 80013f0:	4093      	lsls	r3, r2
 80013f2:	69ba      	ldr	r2, [r7, #24]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013f8:	4935      	ldr	r1, [pc, #212]	; (80014d0 <HAL_GPIO_Init+0x2ec>)
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	089b      	lsrs	r3, r3, #2
 80013fe:	3302      	adds	r3, #2
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001406:	4b38      	ldr	r3, [pc, #224]	; (80014e8 <HAL_GPIO_Init+0x304>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	43db      	mvns	r3, r3
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	4013      	ands	r3, r2
 8001414:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800141e:	2b00      	cmp	r3, #0
 8001420:	d003      	beq.n	800142a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001422:	69ba      	ldr	r2, [r7, #24]
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	4313      	orrs	r3, r2
 8001428:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800142a:	4a2f      	ldr	r2, [pc, #188]	; (80014e8 <HAL_GPIO_Init+0x304>)
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001430:	4b2d      	ldr	r3, [pc, #180]	; (80014e8 <HAL_GPIO_Init+0x304>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	43db      	mvns	r3, r3
 800143a:	69ba      	ldr	r2, [r7, #24]
 800143c:	4013      	ands	r3, r2
 800143e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001448:	2b00      	cmp	r3, #0
 800144a:	d003      	beq.n	8001454 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800144c:	69ba      	ldr	r2, [r7, #24]
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	4313      	orrs	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001454:	4a24      	ldr	r2, [pc, #144]	; (80014e8 <HAL_GPIO_Init+0x304>)
 8001456:	69bb      	ldr	r3, [r7, #24]
 8001458:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800145a:	4b23      	ldr	r3, [pc, #140]	; (80014e8 <HAL_GPIO_Init+0x304>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	43db      	mvns	r3, r3
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	4013      	ands	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d003      	beq.n	800147e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001476:	69ba      	ldr	r2, [r7, #24]
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	4313      	orrs	r3, r2
 800147c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800147e:	4a1a      	ldr	r2, [pc, #104]	; (80014e8 <HAL_GPIO_Init+0x304>)
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001484:	4b18      	ldr	r3, [pc, #96]	; (80014e8 <HAL_GPIO_Init+0x304>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	43db      	mvns	r3, r3
 800148e:	69ba      	ldr	r2, [r7, #24]
 8001490:	4013      	ands	r3, r2
 8001492:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d003      	beq.n	80014a8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014a8:	4a0f      	ldr	r2, [pc, #60]	; (80014e8 <HAL_GPIO_Init+0x304>)
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	3301      	adds	r3, #1
 80014b2:	61fb      	str	r3, [r7, #28]
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	2b0f      	cmp	r3, #15
 80014b8:	f67f aea2 	bls.w	8001200 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014bc:	bf00      	nop
 80014be:	bf00      	nop
 80014c0:	3724      	adds	r7, #36	; 0x24
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800
 80014d0:	40013800 	.word	0x40013800
 80014d4:	40020000 	.word	0x40020000
 80014d8:	40020400 	.word	0x40020400
 80014dc:	40020800 	.word	0x40020800
 80014e0:	40020c00 	.word	0x40020c00
 80014e4:	40021000 	.word	0x40021000
 80014e8:	40013c00 	.word	0x40013c00

080014ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	460b      	mov	r3, r1
 80014f6:	807b      	strh	r3, [r7, #2]
 80014f8:	4613      	mov	r3, r2
 80014fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014fc:	787b      	ldrb	r3, [r7, #1]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d003      	beq.n	800150a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001502:	887a      	ldrh	r2, [r7, #2]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001508:	e003      	b.n	8001512 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800150a:	887b      	ldrh	r3, [r7, #2]
 800150c:	041a      	lsls	r2, r3, #16
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	619a      	str	r2, [r3, #24]
}
 8001512:	bf00      	nop
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
	...

08001520 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d101      	bne.n	8001532 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e267      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	2b00      	cmp	r3, #0
 800153c:	d075      	beq.n	800162a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800153e:	4b88      	ldr	r3, [pc, #544]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	f003 030c 	and.w	r3, r3, #12
 8001546:	2b04      	cmp	r3, #4
 8001548:	d00c      	beq.n	8001564 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800154a:	4b85      	ldr	r3, [pc, #532]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001552:	2b08      	cmp	r3, #8
 8001554:	d112      	bne.n	800157c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001556:	4b82      	ldr	r3, [pc, #520]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800155e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001562:	d10b      	bne.n	800157c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001564:	4b7e      	ldr	r3, [pc, #504]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800156c:	2b00      	cmp	r3, #0
 800156e:	d05b      	beq.n	8001628 <HAL_RCC_OscConfig+0x108>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d157      	bne.n	8001628 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001578:	2301      	movs	r3, #1
 800157a:	e242      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001584:	d106      	bne.n	8001594 <HAL_RCC_OscConfig+0x74>
 8001586:	4b76      	ldr	r3, [pc, #472]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a75      	ldr	r2, [pc, #468]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 800158c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001590:	6013      	str	r3, [r2, #0]
 8001592:	e01d      	b.n	80015d0 <HAL_RCC_OscConfig+0xb0>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800159c:	d10c      	bne.n	80015b8 <HAL_RCC_OscConfig+0x98>
 800159e:	4b70      	ldr	r3, [pc, #448]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a6f      	ldr	r2, [pc, #444]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 80015a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015a8:	6013      	str	r3, [r2, #0]
 80015aa:	4b6d      	ldr	r3, [pc, #436]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a6c      	ldr	r2, [pc, #432]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 80015b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015b4:	6013      	str	r3, [r2, #0]
 80015b6:	e00b      	b.n	80015d0 <HAL_RCC_OscConfig+0xb0>
 80015b8:	4b69      	ldr	r3, [pc, #420]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a68      	ldr	r2, [pc, #416]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 80015be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015c2:	6013      	str	r3, [r2, #0]
 80015c4:	4b66      	ldr	r3, [pc, #408]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a65      	ldr	r2, [pc, #404]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 80015ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d013      	beq.n	8001600 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d8:	f7ff fcee 	bl	8000fb8 <HAL_GetTick>
 80015dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015de:	e008      	b.n	80015f2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015e0:	f7ff fcea 	bl	8000fb8 <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b64      	cmp	r3, #100	; 0x64
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e207      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015f2:	4b5b      	ldr	r3, [pc, #364]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d0f0      	beq.n	80015e0 <HAL_RCC_OscConfig+0xc0>
 80015fe:	e014      	b.n	800162a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001600:	f7ff fcda 	bl	8000fb8 <HAL_GetTick>
 8001604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001606:	e008      	b.n	800161a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001608:	f7ff fcd6 	bl	8000fb8 <HAL_GetTick>
 800160c:	4602      	mov	r2, r0
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	2b64      	cmp	r3, #100	; 0x64
 8001614:	d901      	bls.n	800161a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001616:	2303      	movs	r3, #3
 8001618:	e1f3      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800161a:	4b51      	ldr	r3, [pc, #324]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001622:	2b00      	cmp	r3, #0
 8001624:	d1f0      	bne.n	8001608 <HAL_RCC_OscConfig+0xe8>
 8001626:	e000      	b.n	800162a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001628:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 0302 	and.w	r3, r3, #2
 8001632:	2b00      	cmp	r3, #0
 8001634:	d063      	beq.n	80016fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001636:	4b4a      	ldr	r3, [pc, #296]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	f003 030c 	and.w	r3, r3, #12
 800163e:	2b00      	cmp	r3, #0
 8001640:	d00b      	beq.n	800165a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001642:	4b47      	ldr	r3, [pc, #284]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800164a:	2b08      	cmp	r3, #8
 800164c:	d11c      	bne.n	8001688 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800164e:	4b44      	ldr	r3, [pc, #272]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d116      	bne.n	8001688 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800165a:	4b41      	ldr	r3, [pc, #260]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0302 	and.w	r3, r3, #2
 8001662:	2b00      	cmp	r3, #0
 8001664:	d005      	beq.n	8001672 <HAL_RCC_OscConfig+0x152>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	68db      	ldr	r3, [r3, #12]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d001      	beq.n	8001672 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e1c7      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001672:	4b3b      	ldr	r3, [pc, #236]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	00db      	lsls	r3, r3, #3
 8001680:	4937      	ldr	r1, [pc, #220]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 8001682:	4313      	orrs	r3, r2
 8001684:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001686:	e03a      	b.n	80016fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d020      	beq.n	80016d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001690:	4b34      	ldr	r3, [pc, #208]	; (8001764 <HAL_RCC_OscConfig+0x244>)
 8001692:	2201      	movs	r2, #1
 8001694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001696:	f7ff fc8f 	bl	8000fb8 <HAL_GetTick>
 800169a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800169c:	e008      	b.n	80016b0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800169e:	f7ff fc8b 	bl	8000fb8 <HAL_GetTick>
 80016a2:	4602      	mov	r2, r0
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d901      	bls.n	80016b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80016ac:	2303      	movs	r3, #3
 80016ae:	e1a8      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016b0:	4b2b      	ldr	r3, [pc, #172]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f003 0302 	and.w	r3, r3, #2
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d0f0      	beq.n	800169e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016bc:	4b28      	ldr	r3, [pc, #160]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	691b      	ldr	r3, [r3, #16]
 80016c8:	00db      	lsls	r3, r3, #3
 80016ca:	4925      	ldr	r1, [pc, #148]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 80016cc:	4313      	orrs	r3, r2
 80016ce:	600b      	str	r3, [r1, #0]
 80016d0:	e015      	b.n	80016fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016d2:	4b24      	ldr	r3, [pc, #144]	; (8001764 <HAL_RCC_OscConfig+0x244>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d8:	f7ff fc6e 	bl	8000fb8 <HAL_GetTick>
 80016dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016de:	e008      	b.n	80016f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016e0:	f7ff fc6a 	bl	8000fb8 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e187      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016f2:	4b1b      	ldr	r3, [pc, #108]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 0302 	and.w	r3, r3, #2
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d1f0      	bne.n	80016e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0308 	and.w	r3, r3, #8
 8001706:	2b00      	cmp	r3, #0
 8001708:	d036      	beq.n	8001778 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	695b      	ldr	r3, [r3, #20]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d016      	beq.n	8001740 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001712:	4b15      	ldr	r3, [pc, #84]	; (8001768 <HAL_RCC_OscConfig+0x248>)
 8001714:	2201      	movs	r2, #1
 8001716:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001718:	f7ff fc4e 	bl	8000fb8 <HAL_GetTick>
 800171c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800171e:	e008      	b.n	8001732 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001720:	f7ff fc4a 	bl	8000fb8 <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	2b02      	cmp	r3, #2
 800172c:	d901      	bls.n	8001732 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800172e:	2303      	movs	r3, #3
 8001730:	e167      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001732:	4b0b      	ldr	r3, [pc, #44]	; (8001760 <HAL_RCC_OscConfig+0x240>)
 8001734:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	2b00      	cmp	r3, #0
 800173c:	d0f0      	beq.n	8001720 <HAL_RCC_OscConfig+0x200>
 800173e:	e01b      	b.n	8001778 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001740:	4b09      	ldr	r3, [pc, #36]	; (8001768 <HAL_RCC_OscConfig+0x248>)
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001746:	f7ff fc37 	bl	8000fb8 <HAL_GetTick>
 800174a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800174c:	e00e      	b.n	800176c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800174e:	f7ff fc33 	bl	8000fb8 <HAL_GetTick>
 8001752:	4602      	mov	r2, r0
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	2b02      	cmp	r3, #2
 800175a:	d907      	bls.n	800176c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e150      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
 8001760:	40023800 	.word	0x40023800
 8001764:	42470000 	.word	0x42470000
 8001768:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800176c:	4b88      	ldr	r3, [pc, #544]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 800176e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001770:	f003 0302 	and.w	r3, r3, #2
 8001774:	2b00      	cmp	r3, #0
 8001776:	d1ea      	bne.n	800174e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 0304 	and.w	r3, r3, #4
 8001780:	2b00      	cmp	r3, #0
 8001782:	f000 8097 	beq.w	80018b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001786:	2300      	movs	r3, #0
 8001788:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800178a:	4b81      	ldr	r3, [pc, #516]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 800178c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d10f      	bne.n	80017b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	60bb      	str	r3, [r7, #8]
 800179a:	4b7d      	ldr	r3, [pc, #500]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 800179c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179e:	4a7c      	ldr	r2, [pc, #496]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 80017a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017a4:	6413      	str	r3, [r2, #64]	; 0x40
 80017a6:	4b7a      	ldr	r3, [pc, #488]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 80017a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ae:	60bb      	str	r3, [r7, #8]
 80017b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017b2:	2301      	movs	r3, #1
 80017b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017b6:	4b77      	ldr	r3, [pc, #476]	; (8001994 <HAL_RCC_OscConfig+0x474>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d118      	bne.n	80017f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017c2:	4b74      	ldr	r3, [pc, #464]	; (8001994 <HAL_RCC_OscConfig+0x474>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a73      	ldr	r2, [pc, #460]	; (8001994 <HAL_RCC_OscConfig+0x474>)
 80017c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017ce:	f7ff fbf3 	bl	8000fb8 <HAL_GetTick>
 80017d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017d4:	e008      	b.n	80017e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017d6:	f7ff fbef 	bl	8000fb8 <HAL_GetTick>
 80017da:	4602      	mov	r2, r0
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d901      	bls.n	80017e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80017e4:	2303      	movs	r3, #3
 80017e6:	e10c      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017e8:	4b6a      	ldr	r3, [pc, #424]	; (8001994 <HAL_RCC_OscConfig+0x474>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d0f0      	beq.n	80017d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d106      	bne.n	800180a <HAL_RCC_OscConfig+0x2ea>
 80017fc:	4b64      	ldr	r3, [pc, #400]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 80017fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001800:	4a63      	ldr	r2, [pc, #396]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 8001802:	f043 0301 	orr.w	r3, r3, #1
 8001806:	6713      	str	r3, [r2, #112]	; 0x70
 8001808:	e01c      	b.n	8001844 <HAL_RCC_OscConfig+0x324>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	2b05      	cmp	r3, #5
 8001810:	d10c      	bne.n	800182c <HAL_RCC_OscConfig+0x30c>
 8001812:	4b5f      	ldr	r3, [pc, #380]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 8001814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001816:	4a5e      	ldr	r2, [pc, #376]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 8001818:	f043 0304 	orr.w	r3, r3, #4
 800181c:	6713      	str	r3, [r2, #112]	; 0x70
 800181e:	4b5c      	ldr	r3, [pc, #368]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 8001820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001822:	4a5b      	ldr	r2, [pc, #364]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	6713      	str	r3, [r2, #112]	; 0x70
 800182a:	e00b      	b.n	8001844 <HAL_RCC_OscConfig+0x324>
 800182c:	4b58      	ldr	r3, [pc, #352]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 800182e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001830:	4a57      	ldr	r2, [pc, #348]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 8001832:	f023 0301 	bic.w	r3, r3, #1
 8001836:	6713      	str	r3, [r2, #112]	; 0x70
 8001838:	4b55      	ldr	r3, [pc, #340]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 800183a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800183c:	4a54      	ldr	r2, [pc, #336]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 800183e:	f023 0304 	bic.w	r3, r3, #4
 8001842:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d015      	beq.n	8001878 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800184c:	f7ff fbb4 	bl	8000fb8 <HAL_GetTick>
 8001850:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001852:	e00a      	b.n	800186a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001854:	f7ff fbb0 	bl	8000fb8 <HAL_GetTick>
 8001858:	4602      	mov	r2, r0
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001862:	4293      	cmp	r3, r2
 8001864:	d901      	bls.n	800186a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001866:	2303      	movs	r3, #3
 8001868:	e0cb      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800186a:	4b49      	ldr	r3, [pc, #292]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 800186c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	2b00      	cmp	r3, #0
 8001874:	d0ee      	beq.n	8001854 <HAL_RCC_OscConfig+0x334>
 8001876:	e014      	b.n	80018a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001878:	f7ff fb9e 	bl	8000fb8 <HAL_GetTick>
 800187c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800187e:	e00a      	b.n	8001896 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001880:	f7ff fb9a 	bl	8000fb8 <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	f241 3288 	movw	r2, #5000	; 0x1388
 800188e:	4293      	cmp	r3, r2
 8001890:	d901      	bls.n	8001896 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001892:	2303      	movs	r3, #3
 8001894:	e0b5      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001896:	4b3e      	ldr	r3, [pc, #248]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 8001898:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d1ee      	bne.n	8001880 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018a2:	7dfb      	ldrb	r3, [r7, #23]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d105      	bne.n	80018b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018a8:	4b39      	ldr	r3, [pc, #228]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 80018aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ac:	4a38      	ldr	r2, [pc, #224]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 80018ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018b2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	f000 80a1 	beq.w	8001a00 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018be:	4b34      	ldr	r3, [pc, #208]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	f003 030c 	and.w	r3, r3, #12
 80018c6:	2b08      	cmp	r3, #8
 80018c8:	d05c      	beq.n	8001984 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	699b      	ldr	r3, [r3, #24]
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d141      	bne.n	8001956 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018d2:	4b31      	ldr	r3, [pc, #196]	; (8001998 <HAL_RCC_OscConfig+0x478>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d8:	f7ff fb6e 	bl	8000fb8 <HAL_GetTick>
 80018dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018de:	e008      	b.n	80018f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018e0:	f7ff fb6a 	bl	8000fb8 <HAL_GetTick>
 80018e4:	4602      	mov	r2, r0
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d901      	bls.n	80018f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80018ee:	2303      	movs	r3, #3
 80018f0:	e087      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018f2:	4b27      	ldr	r3, [pc, #156]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d1f0      	bne.n	80018e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	69da      	ldr	r2, [r3, #28]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6a1b      	ldr	r3, [r3, #32]
 8001906:	431a      	orrs	r2, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800190c:	019b      	lsls	r3, r3, #6
 800190e:	431a      	orrs	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001914:	085b      	lsrs	r3, r3, #1
 8001916:	3b01      	subs	r3, #1
 8001918:	041b      	lsls	r3, r3, #16
 800191a:	431a      	orrs	r2, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001920:	061b      	lsls	r3, r3, #24
 8001922:	491b      	ldr	r1, [pc, #108]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 8001924:	4313      	orrs	r3, r2
 8001926:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001928:	4b1b      	ldr	r3, [pc, #108]	; (8001998 <HAL_RCC_OscConfig+0x478>)
 800192a:	2201      	movs	r2, #1
 800192c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800192e:	f7ff fb43 	bl	8000fb8 <HAL_GetTick>
 8001932:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001934:	e008      	b.n	8001948 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001936:	f7ff fb3f 	bl	8000fb8 <HAL_GetTick>
 800193a:	4602      	mov	r2, r0
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	2b02      	cmp	r3, #2
 8001942:	d901      	bls.n	8001948 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001944:	2303      	movs	r3, #3
 8001946:	e05c      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001948:	4b11      	ldr	r3, [pc, #68]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d0f0      	beq.n	8001936 <HAL_RCC_OscConfig+0x416>
 8001954:	e054      	b.n	8001a00 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001956:	4b10      	ldr	r3, [pc, #64]	; (8001998 <HAL_RCC_OscConfig+0x478>)
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195c:	f7ff fb2c 	bl	8000fb8 <HAL_GetTick>
 8001960:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001962:	e008      	b.n	8001976 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001964:	f7ff fb28 	bl	8000fb8 <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e045      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001976:	4b06      	ldr	r3, [pc, #24]	; (8001990 <HAL_RCC_OscConfig+0x470>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1f0      	bne.n	8001964 <HAL_RCC_OscConfig+0x444>
 8001982:	e03d      	b.n	8001a00 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	2b01      	cmp	r3, #1
 800198a:	d107      	bne.n	800199c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	e038      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
 8001990:	40023800 	.word	0x40023800
 8001994:	40007000 	.word	0x40007000
 8001998:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800199c:	4b1b      	ldr	r3, [pc, #108]	; (8001a0c <HAL_RCC_OscConfig+0x4ec>)
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	699b      	ldr	r3, [r3, #24]
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d028      	beq.n	80019fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d121      	bne.n	80019fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d11a      	bne.n	80019fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019c6:	68fa      	ldr	r2, [r7, #12]
 80019c8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80019cc:	4013      	ands	r3, r2
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d111      	bne.n	80019fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019e2:	085b      	lsrs	r3, r3, #1
 80019e4:	3b01      	subs	r3, #1
 80019e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d107      	bne.n	80019fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d001      	beq.n	8001a00 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e000      	b.n	8001a02 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3718      	adds	r7, #24
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40023800 	.word	0x40023800

08001a10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d101      	bne.n	8001a24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e0cc      	b.n	8001bbe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a24:	4b68      	ldr	r3, [pc, #416]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 0307 	and.w	r3, r3, #7
 8001a2c:	683a      	ldr	r2, [r7, #0]
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d90c      	bls.n	8001a4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a32:	4b65      	ldr	r3, [pc, #404]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a34:	683a      	ldr	r2, [r7, #0]
 8001a36:	b2d2      	uxtb	r2, r2
 8001a38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a3a:	4b63      	ldr	r3, [pc, #396]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0307 	and.w	r3, r3, #7
 8001a42:	683a      	ldr	r2, [r7, #0]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d001      	beq.n	8001a4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e0b8      	b.n	8001bbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 0302 	and.w	r3, r3, #2
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d020      	beq.n	8001a9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0304 	and.w	r3, r3, #4
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d005      	beq.n	8001a70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a64:	4b59      	ldr	r3, [pc, #356]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	4a58      	ldr	r2, [pc, #352]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001a6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0308 	and.w	r3, r3, #8
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d005      	beq.n	8001a88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a7c:	4b53      	ldr	r3, [pc, #332]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	4a52      	ldr	r2, [pc, #328]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001a82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a88:	4b50      	ldr	r3, [pc, #320]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	494d      	ldr	r1, [pc, #308]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001a96:	4313      	orrs	r3, r2
 8001a98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0301 	and.w	r3, r3, #1
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d044      	beq.n	8001b30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d107      	bne.n	8001abe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aae:	4b47      	ldr	r3, [pc, #284]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d119      	bne.n	8001aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e07f      	b.n	8001bbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d003      	beq.n	8001ace <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001aca:	2b03      	cmp	r3, #3
 8001acc:	d107      	bne.n	8001ade <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ace:	4b3f      	ldr	r3, [pc, #252]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d109      	bne.n	8001aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e06f      	b.n	8001bbe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ade:	4b3b      	ldr	r3, [pc, #236]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d101      	bne.n	8001aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e067      	b.n	8001bbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aee:	4b37      	ldr	r3, [pc, #220]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	f023 0203 	bic.w	r2, r3, #3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	4934      	ldr	r1, [pc, #208]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001afc:	4313      	orrs	r3, r2
 8001afe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b00:	f7ff fa5a 	bl	8000fb8 <HAL_GetTick>
 8001b04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b06:	e00a      	b.n	8001b1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b08:	f7ff fa56 	bl	8000fb8 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d901      	bls.n	8001b1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e04f      	b.n	8001bbe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b1e:	4b2b      	ldr	r3, [pc, #172]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f003 020c 	and.w	r2, r3, #12
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d1eb      	bne.n	8001b08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b30:	4b25      	ldr	r3, [pc, #148]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 0307 	and.w	r3, r3, #7
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d20c      	bcs.n	8001b58 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b3e:	4b22      	ldr	r3, [pc, #136]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b40:	683a      	ldr	r2, [r7, #0]
 8001b42:	b2d2      	uxtb	r2, r2
 8001b44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b46:	4b20      	ldr	r3, [pc, #128]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0307 	and.w	r3, r3, #7
 8001b4e:	683a      	ldr	r2, [r7, #0]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d001      	beq.n	8001b58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e032      	b.n	8001bbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0304 	and.w	r3, r3, #4
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d008      	beq.n	8001b76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b64:	4b19      	ldr	r3, [pc, #100]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	4916      	ldr	r1, [pc, #88]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001b72:	4313      	orrs	r3, r2
 8001b74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0308 	and.w	r3, r3, #8
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d009      	beq.n	8001b96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b82:	4b12      	ldr	r3, [pc, #72]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	691b      	ldr	r3, [r3, #16]
 8001b8e:	00db      	lsls	r3, r3, #3
 8001b90:	490e      	ldr	r1, [pc, #56]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001b92:	4313      	orrs	r3, r2
 8001b94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b96:	f000 f821 	bl	8001bdc <HAL_RCC_GetSysClockFreq>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	4b0b      	ldr	r3, [pc, #44]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	091b      	lsrs	r3, r3, #4
 8001ba2:	f003 030f 	and.w	r3, r3, #15
 8001ba6:	490a      	ldr	r1, [pc, #40]	; (8001bd0 <HAL_RCC_ClockConfig+0x1c0>)
 8001ba8:	5ccb      	ldrb	r3, [r1, r3]
 8001baa:	fa22 f303 	lsr.w	r3, r2, r3
 8001bae:	4a09      	ldr	r2, [pc, #36]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001bb2:	4b09      	ldr	r3, [pc, #36]	; (8001bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff f9ba 	bl	8000f30 <HAL_InitTick>

  return HAL_OK;
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	40023c00 	.word	0x40023c00
 8001bcc:	40023800 	.word	0x40023800
 8001bd0:	08004010 	.word	0x08004010
 8001bd4:	20000004 	.word	0x20000004
 8001bd8:	20000008 	.word	0x20000008

08001bdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001be0:	b094      	sub	sp, #80	; 0x50
 8001be2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001be4:	2300      	movs	r3, #0
 8001be6:	647b      	str	r3, [r7, #68]	; 0x44
 8001be8:	2300      	movs	r3, #0
 8001bea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001bec:	2300      	movs	r3, #0
 8001bee:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bf4:	4b79      	ldr	r3, [pc, #484]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x200>)
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	f003 030c 	and.w	r3, r3, #12
 8001bfc:	2b08      	cmp	r3, #8
 8001bfe:	d00d      	beq.n	8001c1c <HAL_RCC_GetSysClockFreq+0x40>
 8001c00:	2b08      	cmp	r3, #8
 8001c02:	f200 80e1 	bhi.w	8001dc8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d002      	beq.n	8001c10 <HAL_RCC_GetSysClockFreq+0x34>
 8001c0a:	2b04      	cmp	r3, #4
 8001c0c:	d003      	beq.n	8001c16 <HAL_RCC_GetSysClockFreq+0x3a>
 8001c0e:	e0db      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c10:	4b73      	ldr	r3, [pc, #460]	; (8001de0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c12:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001c14:	e0db      	b.n	8001dce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c16:	4b73      	ldr	r3, [pc, #460]	; (8001de4 <HAL_RCC_GetSysClockFreq+0x208>)
 8001c18:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c1a:	e0d8      	b.n	8001dce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c1c:	4b6f      	ldr	r3, [pc, #444]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x200>)
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c24:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c26:	4b6d      	ldr	r3, [pc, #436]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x200>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d063      	beq.n	8001cfa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c32:	4b6a      	ldr	r3, [pc, #424]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x200>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	099b      	lsrs	r3, r3, #6
 8001c38:	2200      	movs	r2, #0
 8001c3a:	63bb      	str	r3, [r7, #56]	; 0x38
 8001c3c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c44:	633b      	str	r3, [r7, #48]	; 0x30
 8001c46:	2300      	movs	r3, #0
 8001c48:	637b      	str	r3, [r7, #52]	; 0x34
 8001c4a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001c4e:	4622      	mov	r2, r4
 8001c50:	462b      	mov	r3, r5
 8001c52:	f04f 0000 	mov.w	r0, #0
 8001c56:	f04f 0100 	mov.w	r1, #0
 8001c5a:	0159      	lsls	r1, r3, #5
 8001c5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c60:	0150      	lsls	r0, r2, #5
 8001c62:	4602      	mov	r2, r0
 8001c64:	460b      	mov	r3, r1
 8001c66:	4621      	mov	r1, r4
 8001c68:	1a51      	subs	r1, r2, r1
 8001c6a:	6139      	str	r1, [r7, #16]
 8001c6c:	4629      	mov	r1, r5
 8001c6e:	eb63 0301 	sbc.w	r3, r3, r1
 8001c72:	617b      	str	r3, [r7, #20]
 8001c74:	f04f 0200 	mov.w	r2, #0
 8001c78:	f04f 0300 	mov.w	r3, #0
 8001c7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001c80:	4659      	mov	r1, fp
 8001c82:	018b      	lsls	r3, r1, #6
 8001c84:	4651      	mov	r1, sl
 8001c86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c8a:	4651      	mov	r1, sl
 8001c8c:	018a      	lsls	r2, r1, #6
 8001c8e:	4651      	mov	r1, sl
 8001c90:	ebb2 0801 	subs.w	r8, r2, r1
 8001c94:	4659      	mov	r1, fp
 8001c96:	eb63 0901 	sbc.w	r9, r3, r1
 8001c9a:	f04f 0200 	mov.w	r2, #0
 8001c9e:	f04f 0300 	mov.w	r3, #0
 8001ca2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ca6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001caa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001cae:	4690      	mov	r8, r2
 8001cb0:	4699      	mov	r9, r3
 8001cb2:	4623      	mov	r3, r4
 8001cb4:	eb18 0303 	adds.w	r3, r8, r3
 8001cb8:	60bb      	str	r3, [r7, #8]
 8001cba:	462b      	mov	r3, r5
 8001cbc:	eb49 0303 	adc.w	r3, r9, r3
 8001cc0:	60fb      	str	r3, [r7, #12]
 8001cc2:	f04f 0200 	mov.w	r2, #0
 8001cc6:	f04f 0300 	mov.w	r3, #0
 8001cca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001cce:	4629      	mov	r1, r5
 8001cd0:	024b      	lsls	r3, r1, #9
 8001cd2:	4621      	mov	r1, r4
 8001cd4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001cd8:	4621      	mov	r1, r4
 8001cda:	024a      	lsls	r2, r1, #9
 8001cdc:	4610      	mov	r0, r2
 8001cde:	4619      	mov	r1, r3
 8001ce0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ce6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001ce8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001cec:	f7fe fae0 	bl	80002b0 <__aeabi_uldivmod>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001cf8:	e058      	b.n	8001dac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cfa:	4b38      	ldr	r3, [pc, #224]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x200>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	099b      	lsrs	r3, r3, #6
 8001d00:	2200      	movs	r2, #0
 8001d02:	4618      	mov	r0, r3
 8001d04:	4611      	mov	r1, r2
 8001d06:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001d0a:	623b      	str	r3, [r7, #32]
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	627b      	str	r3, [r7, #36]	; 0x24
 8001d10:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001d14:	4642      	mov	r2, r8
 8001d16:	464b      	mov	r3, r9
 8001d18:	f04f 0000 	mov.w	r0, #0
 8001d1c:	f04f 0100 	mov.w	r1, #0
 8001d20:	0159      	lsls	r1, r3, #5
 8001d22:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d26:	0150      	lsls	r0, r2, #5
 8001d28:	4602      	mov	r2, r0
 8001d2a:	460b      	mov	r3, r1
 8001d2c:	4641      	mov	r1, r8
 8001d2e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001d32:	4649      	mov	r1, r9
 8001d34:	eb63 0b01 	sbc.w	fp, r3, r1
 8001d38:	f04f 0200 	mov.w	r2, #0
 8001d3c:	f04f 0300 	mov.w	r3, #0
 8001d40:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001d44:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001d48:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001d4c:	ebb2 040a 	subs.w	r4, r2, sl
 8001d50:	eb63 050b 	sbc.w	r5, r3, fp
 8001d54:	f04f 0200 	mov.w	r2, #0
 8001d58:	f04f 0300 	mov.w	r3, #0
 8001d5c:	00eb      	lsls	r3, r5, #3
 8001d5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d62:	00e2      	lsls	r2, r4, #3
 8001d64:	4614      	mov	r4, r2
 8001d66:	461d      	mov	r5, r3
 8001d68:	4643      	mov	r3, r8
 8001d6a:	18e3      	adds	r3, r4, r3
 8001d6c:	603b      	str	r3, [r7, #0]
 8001d6e:	464b      	mov	r3, r9
 8001d70:	eb45 0303 	adc.w	r3, r5, r3
 8001d74:	607b      	str	r3, [r7, #4]
 8001d76:	f04f 0200 	mov.w	r2, #0
 8001d7a:	f04f 0300 	mov.w	r3, #0
 8001d7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d82:	4629      	mov	r1, r5
 8001d84:	028b      	lsls	r3, r1, #10
 8001d86:	4621      	mov	r1, r4
 8001d88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d8c:	4621      	mov	r1, r4
 8001d8e:	028a      	lsls	r2, r1, #10
 8001d90:	4610      	mov	r0, r2
 8001d92:	4619      	mov	r1, r3
 8001d94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d96:	2200      	movs	r2, #0
 8001d98:	61bb      	str	r3, [r7, #24]
 8001d9a:	61fa      	str	r2, [r7, #28]
 8001d9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001da0:	f7fe fa86 	bl	80002b0 <__aeabi_uldivmod>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	4613      	mov	r3, r2
 8001daa:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001dac:	4b0b      	ldr	r3, [pc, #44]	; (8001ddc <HAL_RCC_GetSysClockFreq+0x200>)
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	0c1b      	lsrs	r3, r3, #16
 8001db2:	f003 0303 	and.w	r3, r3, #3
 8001db6:	3301      	adds	r3, #1
 8001db8:	005b      	lsls	r3, r3, #1
 8001dba:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001dbc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001dbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dc4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001dc6:	e002      	b.n	8001dce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001dc8:	4b05      	ldr	r3, [pc, #20]	; (8001de0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001dca:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001dcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3750      	adds	r7, #80	; 0x50
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001dda:	bf00      	nop
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	00f42400 	.word	0x00f42400
 8001de4:	007a1200 	.word	0x007a1200

08001de8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dec:	4b03      	ldr	r3, [pc, #12]	; (8001dfc <HAL_RCC_GetHCLKFreq+0x14>)
 8001dee:	681b      	ldr	r3, [r3, #0]
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	20000004 	.word	0x20000004

08001e00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001e04:	f7ff fff0 	bl	8001de8 <HAL_RCC_GetHCLKFreq>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	4b05      	ldr	r3, [pc, #20]	; (8001e20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	0a9b      	lsrs	r3, r3, #10
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	4903      	ldr	r1, [pc, #12]	; (8001e24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e16:	5ccb      	ldrb	r3, [r1, r3]
 8001e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40023800 	.word	0x40023800
 8001e24:	08004020 	.word	0x08004020

08001e28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001e2c:	f7ff ffdc 	bl	8001de8 <HAL_RCC_GetHCLKFreq>
 8001e30:	4602      	mov	r2, r0
 8001e32:	4b05      	ldr	r3, [pc, #20]	; (8001e48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	0b5b      	lsrs	r3, r3, #13
 8001e38:	f003 0307 	and.w	r3, r3, #7
 8001e3c:	4903      	ldr	r1, [pc, #12]	; (8001e4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e3e:	5ccb      	ldrb	r3, [r1, r3]
 8001e40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40023800 	.word	0x40023800
 8001e4c:	08004020 	.word	0x08004020

08001e50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e041      	b.n	8001ee6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d106      	bne.n	8001e7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e76:	6878      	ldr	r0, [r7, #4]
 8001e78:	f7fe fef8 	bl	8000c6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2202      	movs	r2, #2
 8001e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	3304      	adds	r3, #4
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4610      	mov	r0, r2
 8001e90:	f000 fab6 	bl	8002400 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2201      	movs	r2, #1
 8001e98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2201      	movs	r2, #1
 8001eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b082      	sub	sp, #8
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d101      	bne.n	8001f00 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	e041      	b.n	8001f84 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d106      	bne.n	8001f1a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f7fe fe87 	bl	8000c28 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2202      	movs	r2, #2
 8001f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	3304      	adds	r3, #4
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	f000 fa67 	bl	8002400 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2201      	movs	r2, #1
 8001f36:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2201      	movs	r2, #1
 8001f46:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2201      	movs	r2, #1
 8001f56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2201      	movs	r2, #1
 8001f66:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2201      	movs	r2, #1
 8001f76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f82:	2300      	movs	r3, #0
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3708      	adds	r7, #8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}

08001f8c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d109      	bne.n	8001fb0 <HAL_TIM_PWM_Start+0x24>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	bf14      	ite	ne
 8001fa8:	2301      	movne	r3, #1
 8001faa:	2300      	moveq	r3, #0
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	e022      	b.n	8001ff6 <HAL_TIM_PWM_Start+0x6a>
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	2b04      	cmp	r3, #4
 8001fb4:	d109      	bne.n	8001fca <HAL_TIM_PWM_Start+0x3e>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	bf14      	ite	ne
 8001fc2:	2301      	movne	r3, #1
 8001fc4:	2300      	moveq	r3, #0
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	e015      	b.n	8001ff6 <HAL_TIM_PWM_Start+0x6a>
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	2b08      	cmp	r3, #8
 8001fce:	d109      	bne.n	8001fe4 <HAL_TIM_PWM_Start+0x58>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	bf14      	ite	ne
 8001fdc:	2301      	movne	r3, #1
 8001fde:	2300      	moveq	r3, #0
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	e008      	b.n	8001ff6 <HAL_TIM_PWM_Start+0x6a>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	bf14      	ite	ne
 8001ff0:	2301      	movne	r3, #1
 8001ff2:	2300      	moveq	r3, #0
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e068      	b.n	80020d0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d104      	bne.n	800200e <HAL_TIM_PWM_Start+0x82>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2202      	movs	r2, #2
 8002008:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800200c:	e013      	b.n	8002036 <HAL_TIM_PWM_Start+0xaa>
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	2b04      	cmp	r3, #4
 8002012:	d104      	bne.n	800201e <HAL_TIM_PWM_Start+0x92>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2202      	movs	r2, #2
 8002018:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800201c:	e00b      	b.n	8002036 <HAL_TIM_PWM_Start+0xaa>
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	2b08      	cmp	r3, #8
 8002022:	d104      	bne.n	800202e <HAL_TIM_PWM_Start+0xa2>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2202      	movs	r2, #2
 8002028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800202c:	e003      	b.n	8002036 <HAL_TIM_PWM_Start+0xaa>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2202      	movs	r2, #2
 8002032:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2201      	movs	r2, #1
 800203c:	6839      	ldr	r1, [r7, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f000 fc84 	bl	800294c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a23      	ldr	r2, [pc, #140]	; (80020d8 <HAL_TIM_PWM_Start+0x14c>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d107      	bne.n	800205e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800205c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a1d      	ldr	r2, [pc, #116]	; (80020d8 <HAL_TIM_PWM_Start+0x14c>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d018      	beq.n	800209a <HAL_TIM_PWM_Start+0x10e>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002070:	d013      	beq.n	800209a <HAL_TIM_PWM_Start+0x10e>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a19      	ldr	r2, [pc, #100]	; (80020dc <HAL_TIM_PWM_Start+0x150>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d00e      	beq.n	800209a <HAL_TIM_PWM_Start+0x10e>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a17      	ldr	r2, [pc, #92]	; (80020e0 <HAL_TIM_PWM_Start+0x154>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d009      	beq.n	800209a <HAL_TIM_PWM_Start+0x10e>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a16      	ldr	r2, [pc, #88]	; (80020e4 <HAL_TIM_PWM_Start+0x158>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d004      	beq.n	800209a <HAL_TIM_PWM_Start+0x10e>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a14      	ldr	r2, [pc, #80]	; (80020e8 <HAL_TIM_PWM_Start+0x15c>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d111      	bne.n	80020be <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f003 0307 	and.w	r3, r3, #7
 80020a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2b06      	cmp	r3, #6
 80020aa:	d010      	beq.n	80020ce <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f042 0201 	orr.w	r2, r2, #1
 80020ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020bc:	e007      	b.n	80020ce <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f042 0201 	orr.w	r2, r2, #1
 80020cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40010000 	.word	0x40010000
 80020dc:	40000400 	.word	0x40000400
 80020e0:	40000800 	.word	0x40000800
 80020e4:	40000c00 	.word	0x40000c00
 80020e8:	40014000 	.word	0x40014000

080020ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020f8:	2300      	movs	r3, #0
 80020fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002102:	2b01      	cmp	r3, #1
 8002104:	d101      	bne.n	800210a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002106:	2302      	movs	r3, #2
 8002108:	e0ae      	b.n	8002268 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2201      	movs	r2, #1
 800210e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2b0c      	cmp	r3, #12
 8002116:	f200 809f 	bhi.w	8002258 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800211a:	a201      	add	r2, pc, #4	; (adr r2, 8002120 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800211c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002120:	08002155 	.word	0x08002155
 8002124:	08002259 	.word	0x08002259
 8002128:	08002259 	.word	0x08002259
 800212c:	08002259 	.word	0x08002259
 8002130:	08002195 	.word	0x08002195
 8002134:	08002259 	.word	0x08002259
 8002138:	08002259 	.word	0x08002259
 800213c:	08002259 	.word	0x08002259
 8002140:	080021d7 	.word	0x080021d7
 8002144:	08002259 	.word	0x08002259
 8002148:	08002259 	.word	0x08002259
 800214c:	08002259 	.word	0x08002259
 8002150:	08002217 	.word	0x08002217
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	68b9      	ldr	r1, [r7, #8]
 800215a:	4618      	mov	r0, r3
 800215c:	f000 f9d0 	bl	8002500 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	699a      	ldr	r2, [r3, #24]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f042 0208 	orr.w	r2, r2, #8
 800216e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	699a      	ldr	r2, [r3, #24]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f022 0204 	bic.w	r2, r2, #4
 800217e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	6999      	ldr	r1, [r3, #24]
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	691a      	ldr	r2, [r3, #16]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	619a      	str	r2, [r3, #24]
      break;
 8002192:	e064      	b.n	800225e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	68b9      	ldr	r1, [r7, #8]
 800219a:	4618      	mov	r0, r3
 800219c:	f000 fa16 	bl	80025cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	699a      	ldr	r2, [r3, #24]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	699a      	ldr	r2, [r3, #24]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6999      	ldr	r1, [r3, #24]
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	691b      	ldr	r3, [r3, #16]
 80021ca:	021a      	lsls	r2, r3, #8
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	430a      	orrs	r2, r1
 80021d2:	619a      	str	r2, [r3, #24]
      break;
 80021d4:	e043      	b.n	800225e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	68b9      	ldr	r1, [r7, #8]
 80021dc:	4618      	mov	r0, r3
 80021de:	f000 fa61 	bl	80026a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	69da      	ldr	r2, [r3, #28]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f042 0208 	orr.w	r2, r2, #8
 80021f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	69da      	ldr	r2, [r3, #28]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f022 0204 	bic.w	r2, r2, #4
 8002200:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	69d9      	ldr	r1, [r3, #28]
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	691a      	ldr	r2, [r3, #16]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	61da      	str	r2, [r3, #28]
      break;
 8002214:	e023      	b.n	800225e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68b9      	ldr	r1, [r7, #8]
 800221c:	4618      	mov	r0, r3
 800221e:	f000 faab 	bl	8002778 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	69da      	ldr	r2, [r3, #28]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002230:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	69da      	ldr	r2, [r3, #28]
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002240:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	69d9      	ldr	r1, [r3, #28]
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	691b      	ldr	r3, [r3, #16]
 800224c:	021a      	lsls	r2, r3, #8
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	430a      	orrs	r2, r1
 8002254:	61da      	str	r2, [r3, #28]
      break;
 8002256:	e002      	b.n	800225e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	75fb      	strb	r3, [r7, #23]
      break;
 800225c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	2200      	movs	r2, #0
 8002262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002266:	7dfb      	ldrb	r3, [r7, #23]
}
 8002268:	4618      	mov	r0, r3
 800226a:	3718      	adds	r7, #24
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800227a:	2300      	movs	r3, #0
 800227c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002284:	2b01      	cmp	r3, #1
 8002286:	d101      	bne.n	800228c <HAL_TIM_ConfigClockSource+0x1c>
 8002288:	2302      	movs	r3, #2
 800228a:	e0b4      	b.n	80023f6 <HAL_TIM_ConfigClockSource+0x186>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2202      	movs	r2, #2
 8002298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80022aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80022b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	68ba      	ldr	r2, [r7, #8]
 80022ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022c4:	d03e      	beq.n	8002344 <HAL_TIM_ConfigClockSource+0xd4>
 80022c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022ca:	f200 8087 	bhi.w	80023dc <HAL_TIM_ConfigClockSource+0x16c>
 80022ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022d2:	f000 8086 	beq.w	80023e2 <HAL_TIM_ConfigClockSource+0x172>
 80022d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022da:	d87f      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0x16c>
 80022dc:	2b70      	cmp	r3, #112	; 0x70
 80022de:	d01a      	beq.n	8002316 <HAL_TIM_ConfigClockSource+0xa6>
 80022e0:	2b70      	cmp	r3, #112	; 0x70
 80022e2:	d87b      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0x16c>
 80022e4:	2b60      	cmp	r3, #96	; 0x60
 80022e6:	d050      	beq.n	800238a <HAL_TIM_ConfigClockSource+0x11a>
 80022e8:	2b60      	cmp	r3, #96	; 0x60
 80022ea:	d877      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0x16c>
 80022ec:	2b50      	cmp	r3, #80	; 0x50
 80022ee:	d03c      	beq.n	800236a <HAL_TIM_ConfigClockSource+0xfa>
 80022f0:	2b50      	cmp	r3, #80	; 0x50
 80022f2:	d873      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0x16c>
 80022f4:	2b40      	cmp	r3, #64	; 0x40
 80022f6:	d058      	beq.n	80023aa <HAL_TIM_ConfigClockSource+0x13a>
 80022f8:	2b40      	cmp	r3, #64	; 0x40
 80022fa:	d86f      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0x16c>
 80022fc:	2b30      	cmp	r3, #48	; 0x30
 80022fe:	d064      	beq.n	80023ca <HAL_TIM_ConfigClockSource+0x15a>
 8002300:	2b30      	cmp	r3, #48	; 0x30
 8002302:	d86b      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0x16c>
 8002304:	2b20      	cmp	r3, #32
 8002306:	d060      	beq.n	80023ca <HAL_TIM_ConfigClockSource+0x15a>
 8002308:	2b20      	cmp	r3, #32
 800230a:	d867      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0x16c>
 800230c:	2b00      	cmp	r3, #0
 800230e:	d05c      	beq.n	80023ca <HAL_TIM_ConfigClockSource+0x15a>
 8002310:	2b10      	cmp	r3, #16
 8002312:	d05a      	beq.n	80023ca <HAL_TIM_ConfigClockSource+0x15a>
 8002314:	e062      	b.n	80023dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6818      	ldr	r0, [r3, #0]
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	6899      	ldr	r1, [r3, #8]
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	685a      	ldr	r2, [r3, #4]
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	f000 faf1 	bl	800290c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002338:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	609a      	str	r2, [r3, #8]
      break;
 8002342:	e04f      	b.n	80023e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6818      	ldr	r0, [r3, #0]
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	6899      	ldr	r1, [r3, #8]
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685a      	ldr	r2, [r3, #4]
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	f000 fada 	bl	800290c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689a      	ldr	r2, [r3, #8]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002366:	609a      	str	r2, [r3, #8]
      break;
 8002368:	e03c      	b.n	80023e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6818      	ldr	r0, [r3, #0]
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	6859      	ldr	r1, [r3, #4]
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	461a      	mov	r2, r3
 8002378:	f000 fa4e 	bl	8002818 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2150      	movs	r1, #80	; 0x50
 8002382:	4618      	mov	r0, r3
 8002384:	f000 faa7 	bl	80028d6 <TIM_ITRx_SetConfig>
      break;
 8002388:	e02c      	b.n	80023e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6818      	ldr	r0, [r3, #0]
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	6859      	ldr	r1, [r3, #4]
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	461a      	mov	r2, r3
 8002398:	f000 fa6d 	bl	8002876 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2160      	movs	r1, #96	; 0x60
 80023a2:	4618      	mov	r0, r3
 80023a4:	f000 fa97 	bl	80028d6 <TIM_ITRx_SetConfig>
      break;
 80023a8:	e01c      	b.n	80023e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6818      	ldr	r0, [r3, #0]
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	6859      	ldr	r1, [r3, #4]
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	461a      	mov	r2, r3
 80023b8:	f000 fa2e 	bl	8002818 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2140      	movs	r1, #64	; 0x40
 80023c2:	4618      	mov	r0, r3
 80023c4:	f000 fa87 	bl	80028d6 <TIM_ITRx_SetConfig>
      break;
 80023c8:	e00c      	b.n	80023e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4619      	mov	r1, r3
 80023d4:	4610      	mov	r0, r2
 80023d6:	f000 fa7e 	bl	80028d6 <TIM_ITRx_SetConfig>
      break;
 80023da:	e003      	b.n	80023e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	73fb      	strb	r3, [r7, #15]
      break;
 80023e0:	e000      	b.n	80023e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80023e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2200      	movs	r2, #0
 80023f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80023f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3710      	adds	r7, #16
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
	...

08002400 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002400:	b480      	push	{r7}
 8002402:	b085      	sub	sp, #20
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a34      	ldr	r2, [pc, #208]	; (80024e4 <TIM_Base_SetConfig+0xe4>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d00f      	beq.n	8002438 <TIM_Base_SetConfig+0x38>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800241e:	d00b      	beq.n	8002438 <TIM_Base_SetConfig+0x38>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	4a31      	ldr	r2, [pc, #196]	; (80024e8 <TIM_Base_SetConfig+0xe8>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d007      	beq.n	8002438 <TIM_Base_SetConfig+0x38>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	4a30      	ldr	r2, [pc, #192]	; (80024ec <TIM_Base_SetConfig+0xec>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d003      	beq.n	8002438 <TIM_Base_SetConfig+0x38>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	4a2f      	ldr	r2, [pc, #188]	; (80024f0 <TIM_Base_SetConfig+0xf0>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d108      	bne.n	800244a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800243e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	4313      	orrs	r3, r2
 8002448:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a25      	ldr	r2, [pc, #148]	; (80024e4 <TIM_Base_SetConfig+0xe4>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d01b      	beq.n	800248a <TIM_Base_SetConfig+0x8a>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002458:	d017      	beq.n	800248a <TIM_Base_SetConfig+0x8a>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a22      	ldr	r2, [pc, #136]	; (80024e8 <TIM_Base_SetConfig+0xe8>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d013      	beq.n	800248a <TIM_Base_SetConfig+0x8a>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a21      	ldr	r2, [pc, #132]	; (80024ec <TIM_Base_SetConfig+0xec>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d00f      	beq.n	800248a <TIM_Base_SetConfig+0x8a>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a20      	ldr	r2, [pc, #128]	; (80024f0 <TIM_Base_SetConfig+0xf0>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d00b      	beq.n	800248a <TIM_Base_SetConfig+0x8a>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a1f      	ldr	r2, [pc, #124]	; (80024f4 <TIM_Base_SetConfig+0xf4>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d007      	beq.n	800248a <TIM_Base_SetConfig+0x8a>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a1e      	ldr	r2, [pc, #120]	; (80024f8 <TIM_Base_SetConfig+0xf8>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d003      	beq.n	800248a <TIM_Base_SetConfig+0x8a>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a1d      	ldr	r2, [pc, #116]	; (80024fc <TIM_Base_SetConfig+0xfc>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d108      	bne.n	800249c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002490:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	4313      	orrs	r3, r2
 800249a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	68fa      	ldr	r2, [r7, #12]
 80024ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	689a      	ldr	r2, [r3, #8]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4a08      	ldr	r2, [pc, #32]	; (80024e4 <TIM_Base_SetConfig+0xe4>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d103      	bne.n	80024d0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	691a      	ldr	r2, [r3, #16]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2201      	movs	r2, #1
 80024d4:	615a      	str	r2, [r3, #20]
}
 80024d6:	bf00      	nop
 80024d8:	3714      	adds	r7, #20
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	40010000 	.word	0x40010000
 80024e8:	40000400 	.word	0x40000400
 80024ec:	40000800 	.word	0x40000800
 80024f0:	40000c00 	.word	0x40000c00
 80024f4:	40014000 	.word	0x40014000
 80024f8:	40014400 	.word	0x40014400
 80024fc:	40014800 	.word	0x40014800

08002500 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002500:	b480      	push	{r7}
 8002502:	b087      	sub	sp, #28
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a1b      	ldr	r3, [r3, #32]
 800250e:	f023 0201 	bic.w	r2, r3, #1
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a1b      	ldr	r3, [r3, #32]
 800251a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	699b      	ldr	r3, [r3, #24]
 8002526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800252e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f023 0303 	bic.w	r3, r3, #3
 8002536:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	68fa      	ldr	r2, [r7, #12]
 800253e:	4313      	orrs	r3, r2
 8002540:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	f023 0302 	bic.w	r3, r3, #2
 8002548:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	697a      	ldr	r2, [r7, #20]
 8002550:	4313      	orrs	r3, r2
 8002552:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4a1c      	ldr	r2, [pc, #112]	; (80025c8 <TIM_OC1_SetConfig+0xc8>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d10c      	bne.n	8002576 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	f023 0308 	bic.w	r3, r3, #8
 8002562:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	697a      	ldr	r2, [r7, #20]
 800256a:	4313      	orrs	r3, r2
 800256c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	f023 0304 	bic.w	r3, r3, #4
 8002574:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4a13      	ldr	r2, [pc, #76]	; (80025c8 <TIM_OC1_SetConfig+0xc8>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d111      	bne.n	80025a2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002584:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800258c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	695b      	ldr	r3, [r3, #20]
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	4313      	orrs	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	693a      	ldr	r2, [r7, #16]
 800259e:	4313      	orrs	r3, r2
 80025a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	693a      	ldr	r2, [r7, #16]
 80025a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685a      	ldr	r2, [r3, #4]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	697a      	ldr	r2, [r7, #20]
 80025ba:	621a      	str	r2, [r3, #32]
}
 80025bc:	bf00      	nop
 80025be:	371c      	adds	r7, #28
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr
 80025c8:	40010000 	.word	0x40010000

080025cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b087      	sub	sp, #28
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6a1b      	ldr	r3, [r3, #32]
 80025da:	f023 0210 	bic.w	r2, r3, #16
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a1b      	ldr	r3, [r3, #32]
 80025e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80025fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002602:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	021b      	lsls	r3, r3, #8
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	4313      	orrs	r3, r2
 800260e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	f023 0320 	bic.w	r3, r3, #32
 8002616:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	011b      	lsls	r3, r3, #4
 800261e:	697a      	ldr	r2, [r7, #20]
 8002620:	4313      	orrs	r3, r2
 8002622:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a1e      	ldr	r2, [pc, #120]	; (80026a0 <TIM_OC2_SetConfig+0xd4>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d10d      	bne.n	8002648 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002632:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	011b      	lsls	r3, r3, #4
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	4313      	orrs	r3, r2
 800263e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002646:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a15      	ldr	r2, [pc, #84]	; (80026a0 <TIM_OC2_SetConfig+0xd4>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d113      	bne.n	8002678 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002656:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800265e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	695b      	ldr	r3, [r3, #20]
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	693a      	ldr	r2, [r7, #16]
 8002668:	4313      	orrs	r3, r2
 800266a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	4313      	orrs	r3, r2
 8002676:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	68fa      	ldr	r2, [r7, #12]
 8002682:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685a      	ldr	r2, [r3, #4]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	697a      	ldr	r2, [r7, #20]
 8002690:	621a      	str	r2, [r3, #32]
}
 8002692:	bf00      	nop
 8002694:	371c      	adds	r7, #28
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	40010000 	.word	0x40010000

080026a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b087      	sub	sp, #28
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6a1b      	ldr	r3, [r3, #32]
 80026b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a1b      	ldr	r3, [r3, #32]
 80026be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	69db      	ldr	r3, [r3, #28]
 80026ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	f023 0303 	bic.w	r3, r3, #3
 80026da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	68fa      	ldr	r2, [r7, #12]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80026ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	021b      	lsls	r3, r3, #8
 80026f4:	697a      	ldr	r2, [r7, #20]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	4a1d      	ldr	r2, [pc, #116]	; (8002774 <TIM_OC3_SetConfig+0xd0>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d10d      	bne.n	800271e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002708:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	021b      	lsls	r3, r3, #8
 8002710:	697a      	ldr	r2, [r7, #20]
 8002712:	4313      	orrs	r3, r2
 8002714:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800271c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4a14      	ldr	r2, [pc, #80]	; (8002774 <TIM_OC3_SetConfig+0xd0>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d113      	bne.n	800274e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800272c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002734:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	011b      	lsls	r3, r3, #4
 800273c:	693a      	ldr	r2, [r7, #16]
 800273e:	4313      	orrs	r3, r2
 8002740:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	699b      	ldr	r3, [r3, #24]
 8002746:	011b      	lsls	r3, r3, #4
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	4313      	orrs	r3, r2
 800274c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685a      	ldr	r2, [r3, #4]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	697a      	ldr	r2, [r7, #20]
 8002766:	621a      	str	r2, [r3, #32]
}
 8002768:	bf00      	nop
 800276a:	371c      	adds	r7, #28
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	40010000 	.word	0x40010000

08002778 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002778:	b480      	push	{r7}
 800277a:	b087      	sub	sp, #28
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a1b      	ldr	r3, [r3, #32]
 8002786:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a1b      	ldr	r3, [r3, #32]
 8002792:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	69db      	ldr	r3, [r3, #28]
 800279e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80027a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	021b      	lsls	r3, r3, #8
 80027b6:	68fa      	ldr	r2, [r7, #12]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80027c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	031b      	lsls	r3, r3, #12
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	4a10      	ldr	r2, [pc, #64]	; (8002814 <TIM_OC4_SetConfig+0x9c>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d109      	bne.n	80027ec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80027de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	695b      	ldr	r3, [r3, #20]
 80027e4:	019b      	lsls	r3, r3, #6
 80027e6:	697a      	ldr	r2, [r7, #20]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	697a      	ldr	r2, [r7, #20]
 80027f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	68fa      	ldr	r2, [r7, #12]
 80027f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685a      	ldr	r2, [r3, #4]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	693a      	ldr	r2, [r7, #16]
 8002804:	621a      	str	r2, [r3, #32]
}
 8002806:	bf00      	nop
 8002808:	371c      	adds	r7, #28
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	40010000 	.word	0x40010000

08002818 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002818:	b480      	push	{r7}
 800281a:	b087      	sub	sp, #28
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	6a1b      	ldr	r3, [r3, #32]
 8002828:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6a1b      	ldr	r3, [r3, #32]
 800282e:	f023 0201 	bic.w	r2, r3, #1
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002842:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	011b      	lsls	r3, r3, #4
 8002848:	693a      	ldr	r2, [r7, #16]
 800284a:	4313      	orrs	r3, r2
 800284c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	f023 030a 	bic.w	r3, r3, #10
 8002854:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002856:	697a      	ldr	r2, [r7, #20]
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	4313      	orrs	r3, r2
 800285c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	697a      	ldr	r2, [r7, #20]
 8002868:	621a      	str	r2, [r3, #32]
}
 800286a:	bf00      	nop
 800286c:	371c      	adds	r7, #28
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr

08002876 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002876:	b480      	push	{r7}
 8002878:	b087      	sub	sp, #28
 800287a:	af00      	add	r7, sp, #0
 800287c:	60f8      	str	r0, [r7, #12]
 800287e:	60b9      	str	r1, [r7, #8]
 8002880:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6a1b      	ldr	r3, [r3, #32]
 8002886:	f023 0210 	bic.w	r2, r3, #16
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	699b      	ldr	r3, [r3, #24]
 8002892:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6a1b      	ldr	r3, [r3, #32]
 8002898:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80028a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	031b      	lsls	r3, r3, #12
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80028b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	011b      	lsls	r3, r3, #4
 80028b8:	693a      	ldr	r2, [r7, #16]
 80028ba:	4313      	orrs	r3, r2
 80028bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	697a      	ldr	r2, [r7, #20]
 80028c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	693a      	ldr	r2, [r7, #16]
 80028c8:	621a      	str	r2, [r3, #32]
}
 80028ca:	bf00      	nop
 80028cc:	371c      	adds	r7, #28
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80028d6:	b480      	push	{r7}
 80028d8:	b085      	sub	sp, #20
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
 80028de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80028ee:	683a      	ldr	r2, [r7, #0]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	f043 0307 	orr.w	r3, r3, #7
 80028f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	68fa      	ldr	r2, [r7, #12]
 80028fe:	609a      	str	r2, [r3, #8]
}
 8002900:	bf00      	nop
 8002902:	3714      	adds	r7, #20
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800290c:	b480      	push	{r7}
 800290e:	b087      	sub	sp, #28
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
 8002918:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002926:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	021a      	lsls	r2, r3, #8
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	431a      	orrs	r2, r3
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	4313      	orrs	r3, r2
 8002934:	697a      	ldr	r2, [r7, #20]
 8002936:	4313      	orrs	r3, r2
 8002938:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	697a      	ldr	r2, [r7, #20]
 800293e:	609a      	str	r2, [r3, #8]
}
 8002940:	bf00      	nop
 8002942:	371c      	adds	r7, #28
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800294c:	b480      	push	{r7}
 800294e:	b087      	sub	sp, #28
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	f003 031f 	and.w	r3, r3, #31
 800295e:	2201      	movs	r2, #1
 8002960:	fa02 f303 	lsl.w	r3, r2, r3
 8002964:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	6a1a      	ldr	r2, [r3, #32]
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	43db      	mvns	r3, r3
 800296e:	401a      	ands	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6a1a      	ldr	r2, [r3, #32]
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	f003 031f 	and.w	r3, r3, #31
 800297e:	6879      	ldr	r1, [r7, #4]
 8002980:	fa01 f303 	lsl.w	r3, r1, r3
 8002984:	431a      	orrs	r2, r3
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	621a      	str	r2, [r3, #32]
}
 800298a:	bf00      	nop
 800298c:	371c      	adds	r7, #28
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
	...

08002998 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002998:	b480      	push	{r7}
 800299a:	b085      	sub	sp, #20
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d101      	bne.n	80029b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029ac:	2302      	movs	r3, #2
 80029ae:	e050      	b.n	8002a52 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2202      	movs	r2, #2
 80029bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	68fa      	ldr	r2, [r7, #12]
 80029de:	4313      	orrs	r3, r2
 80029e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	68fa      	ldr	r2, [r7, #12]
 80029e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a1c      	ldr	r2, [pc, #112]	; (8002a60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d018      	beq.n	8002a26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029fc:	d013      	beq.n	8002a26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a18      	ldr	r2, [pc, #96]	; (8002a64 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d00e      	beq.n	8002a26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a16      	ldr	r2, [pc, #88]	; (8002a68 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d009      	beq.n	8002a26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a15      	ldr	r2, [pc, #84]	; (8002a6c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d004      	beq.n	8002a26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a13      	ldr	r2, [pc, #76]	; (8002a70 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d10c      	bne.n	8002a40 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	68ba      	ldr	r2, [r7, #8]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	68ba      	ldr	r2, [r7, #8]
 8002a3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2201      	movs	r2, #1
 8002a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a50:	2300      	movs	r3, #0
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3714      	adds	r7, #20
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	40010000 	.word	0x40010000
 8002a64:	40000400 	.word	0x40000400
 8002a68:	40000800 	.word	0x40000800
 8002a6c:	40000c00 	.word	0x40000c00
 8002a70:	40014000 	.word	0x40014000

08002a74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e03f      	b.n	8002b06 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d106      	bne.n	8002aa0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7fe f942 	bl	8000d24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2224      	movs	r2, #36	; 0x24
 8002aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	68da      	ldr	r2, [r3, #12]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ab6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f000 f9cb 	bl	8002e54 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	691a      	ldr	r2, [r3, #16]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002acc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	695a      	ldr	r2, [r3, #20]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002adc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	68da      	ldr	r2, [r3, #12]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002aec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2220      	movs	r2, #32
 8002af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2220      	movs	r2, #32
 8002b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}

08002b0e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b0e:	b580      	push	{r7, lr}
 8002b10:	b08a      	sub	sp, #40	; 0x28
 8002b12:	af02      	add	r7, sp, #8
 8002b14:	60f8      	str	r0, [r7, #12]
 8002b16:	60b9      	str	r1, [r7, #8]
 8002b18:	603b      	str	r3, [r7, #0]
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	2b20      	cmp	r3, #32
 8002b2c:	d17c      	bne.n	8002c28 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d002      	beq.n	8002b3a <HAL_UART_Transmit+0x2c>
 8002b34:	88fb      	ldrh	r3, [r7, #6]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d101      	bne.n	8002b3e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e075      	b.n	8002c2a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d101      	bne.n	8002b4c <HAL_UART_Transmit+0x3e>
 8002b48:	2302      	movs	r3, #2
 8002b4a:	e06e      	b.n	8002c2a <HAL_UART_Transmit+0x11c>
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2200      	movs	r2, #0
 8002b58:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2221      	movs	r2, #33	; 0x21
 8002b5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b62:	f7fe fa29 	bl	8000fb8 <HAL_GetTick>
 8002b66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	88fa      	ldrh	r2, [r7, #6]
 8002b6c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	88fa      	ldrh	r2, [r7, #6]
 8002b72:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b7c:	d108      	bne.n	8002b90 <HAL_UART_Transmit+0x82>
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d104      	bne.n	8002b90 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002b86:	2300      	movs	r3, #0
 8002b88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	61bb      	str	r3, [r7, #24]
 8002b8e:	e003      	b.n	8002b98 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b94:	2300      	movs	r3, #0
 8002b96:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002ba0:	e02a      	b.n	8002bf8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	9300      	str	r3, [sp, #0]
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	2180      	movs	r1, #128	; 0x80
 8002bac:	68f8      	ldr	r0, [r7, #12]
 8002bae:	f000 f8e2 	bl	8002d76 <UART_WaitOnFlagUntilTimeout>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d001      	beq.n	8002bbc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	e036      	b.n	8002c2a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d10b      	bne.n	8002bda <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	881b      	ldrh	r3, [r3, #0]
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002bd0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	3302      	adds	r3, #2
 8002bd6:	61bb      	str	r3, [r7, #24]
 8002bd8:	e007      	b.n	8002bea <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	781a      	ldrb	r2, [r3, #0]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	3301      	adds	r3, #1
 8002be8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	b29a      	uxth	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d1cf      	bne.n	8002ba2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	9300      	str	r3, [sp, #0]
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	2140      	movs	r1, #64	; 0x40
 8002c0c:	68f8      	ldr	r0, [r7, #12]
 8002c0e:	f000 f8b2 	bl	8002d76 <UART_WaitOnFlagUntilTimeout>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d001      	beq.n	8002c1c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e006      	b.n	8002c2a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2220      	movs	r2, #32
 8002c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002c24:	2300      	movs	r3, #0
 8002c26:	e000      	b.n	8002c2a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002c28:	2302      	movs	r3, #2
  }
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3720      	adds	r7, #32
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b08a      	sub	sp, #40	; 0x28
 8002c36:	af02      	add	r7, sp, #8
 8002c38:	60f8      	str	r0, [r7, #12]
 8002c3a:	60b9      	str	r1, [r7, #8]
 8002c3c:	603b      	str	r3, [r7, #0]
 8002c3e:	4613      	mov	r3, r2
 8002c40:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002c42:	2300      	movs	r3, #0
 8002c44:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	2b20      	cmp	r3, #32
 8002c50:	f040 808c 	bne.w	8002d6c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d002      	beq.n	8002c60 <HAL_UART_Receive+0x2e>
 8002c5a:	88fb      	ldrh	r3, [r7, #6]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d101      	bne.n	8002c64 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e084      	b.n	8002d6e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d101      	bne.n	8002c72 <HAL_UART_Receive+0x40>
 8002c6e:	2302      	movs	r3, #2
 8002c70:	e07d      	b.n	8002d6e <HAL_UART_Receive+0x13c>
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2201      	movs	r2, #1
 8002c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2222      	movs	r2, #34	; 0x22
 8002c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c8e:	f7fe f993 	bl	8000fb8 <HAL_GetTick>
 8002c92:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	88fa      	ldrh	r2, [r7, #6]
 8002c98:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	88fa      	ldrh	r2, [r7, #6]
 8002c9e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ca8:	d108      	bne.n	8002cbc <HAL_UART_Receive+0x8a>
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	691b      	ldr	r3, [r3, #16]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d104      	bne.n	8002cbc <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	61bb      	str	r3, [r7, #24]
 8002cba:	e003      	b.n	8002cc4 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002ccc:	e043      	b.n	8002d56 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	9300      	str	r3, [sp, #0]
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	2120      	movs	r1, #32
 8002cd8:	68f8      	ldr	r0, [r7, #12]
 8002cda:	f000 f84c 	bl	8002d76 <UART_WaitOnFlagUntilTimeout>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d001      	beq.n	8002ce8 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002ce4:	2303      	movs	r3, #3
 8002ce6:	e042      	b.n	8002d6e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d10c      	bne.n	8002d08 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cfa:	b29a      	uxth	r2, r3
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	3302      	adds	r3, #2
 8002d04:	61bb      	str	r3, [r7, #24]
 8002d06:	e01f      	b.n	8002d48 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d10:	d007      	beq.n	8002d22 <HAL_UART_Receive+0xf0>
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d10a      	bne.n	8002d30 <HAL_UART_Receive+0xfe>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	691b      	ldr	r3, [r3, #16]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d106      	bne.n	8002d30 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	b2da      	uxtb	r2, r3
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	701a      	strb	r2, [r3, #0]
 8002d2e:	e008      	b.n	8002d42 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d3c:	b2da      	uxtb	r2, r3
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	3301      	adds	r3, #1
 8002d46:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	b29a      	uxth	r2, r3
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1b6      	bne.n	8002cce <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2220      	movs	r2, #32
 8002d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	e000      	b.n	8002d6e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8002d6c:	2302      	movs	r3, #2
  }
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3720      	adds	r7, #32
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b090      	sub	sp, #64	; 0x40
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	60f8      	str	r0, [r7, #12]
 8002d7e:	60b9      	str	r1, [r7, #8]
 8002d80:	603b      	str	r3, [r7, #0]
 8002d82:	4613      	mov	r3, r2
 8002d84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d86:	e050      	b.n	8002e2a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d8e:	d04c      	beq.n	8002e2a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002d90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d007      	beq.n	8002da6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002d96:	f7fe f90f 	bl	8000fb8 <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d241      	bcs.n	8002e2a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	330c      	adds	r3, #12
 8002dac:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002db0:	e853 3f00 	ldrex	r3, [r3]
 8002db4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002dbc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	330c      	adds	r3, #12
 8002dc4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002dc6:	637a      	str	r2, [r7, #52]	; 0x34
 8002dc8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002dcc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002dce:	e841 2300 	strex	r3, r2, [r1]
 8002dd2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002dd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d1e5      	bne.n	8002da6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	3314      	adds	r3, #20
 8002de0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	e853 3f00 	ldrex	r3, [r3]
 8002de8:	613b      	str	r3, [r7, #16]
   return(result);
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	f023 0301 	bic.w	r3, r3, #1
 8002df0:	63bb      	str	r3, [r7, #56]	; 0x38
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	3314      	adds	r3, #20
 8002df8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002dfa:	623a      	str	r2, [r7, #32]
 8002dfc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dfe:	69f9      	ldr	r1, [r7, #28]
 8002e00:	6a3a      	ldr	r2, [r7, #32]
 8002e02:	e841 2300 	strex	r3, r2, [r1]
 8002e06:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d1e5      	bne.n	8002dda <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2220      	movs	r2, #32
 8002e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2220      	movs	r2, #32
 8002e1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e00f      	b.n	8002e4a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	4013      	ands	r3, r2
 8002e34:	68ba      	ldr	r2, [r7, #8]
 8002e36:	429a      	cmp	r2, r3
 8002e38:	bf0c      	ite	eq
 8002e3a:	2301      	moveq	r3, #1
 8002e3c:	2300      	movne	r3, #0
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	461a      	mov	r2, r3
 8002e42:	79fb      	ldrb	r3, [r7, #7]
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d09f      	beq.n	8002d88 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3740      	adds	r7, #64	; 0x40
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
	...

08002e54 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e58:	b0c0      	sub	sp, #256	; 0x100
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e70:	68d9      	ldr	r1, [r3, #12]
 8002e72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	ea40 0301 	orr.w	r3, r0, r1
 8002e7c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e82:	689a      	ldr	r2, [r3, #8]
 8002e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e88:	691b      	ldr	r3, [r3, #16]
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	431a      	orrs	r2, r3
 8002e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e98:	69db      	ldr	r3, [r3, #28]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002eac:	f021 010c 	bic.w	r1, r1, #12
 8002eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002eba:	430b      	orrs	r3, r1
 8002ebc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	695b      	ldr	r3, [r3, #20]
 8002ec6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002eca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ece:	6999      	ldr	r1, [r3, #24]
 8002ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	ea40 0301 	orr.w	r3, r0, r1
 8002eda:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	4b8f      	ldr	r3, [pc, #572]	; (8003120 <UART_SetConfig+0x2cc>)
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d005      	beq.n	8002ef4 <UART_SetConfig+0xa0>
 8002ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	4b8d      	ldr	r3, [pc, #564]	; (8003124 <UART_SetConfig+0x2d0>)
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d104      	bne.n	8002efe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ef4:	f7fe ff98 	bl	8001e28 <HAL_RCC_GetPCLK2Freq>
 8002ef8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002efc:	e003      	b.n	8002f06 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002efe:	f7fe ff7f 	bl	8001e00 <HAL_RCC_GetPCLK1Freq>
 8002f02:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f0a:	69db      	ldr	r3, [r3, #28]
 8002f0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f10:	f040 810c 	bne.w	800312c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002f1e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002f22:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002f26:	4622      	mov	r2, r4
 8002f28:	462b      	mov	r3, r5
 8002f2a:	1891      	adds	r1, r2, r2
 8002f2c:	65b9      	str	r1, [r7, #88]	; 0x58
 8002f2e:	415b      	adcs	r3, r3
 8002f30:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002f32:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002f36:	4621      	mov	r1, r4
 8002f38:	eb12 0801 	adds.w	r8, r2, r1
 8002f3c:	4629      	mov	r1, r5
 8002f3e:	eb43 0901 	adc.w	r9, r3, r1
 8002f42:	f04f 0200 	mov.w	r2, #0
 8002f46:	f04f 0300 	mov.w	r3, #0
 8002f4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f56:	4690      	mov	r8, r2
 8002f58:	4699      	mov	r9, r3
 8002f5a:	4623      	mov	r3, r4
 8002f5c:	eb18 0303 	adds.w	r3, r8, r3
 8002f60:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002f64:	462b      	mov	r3, r5
 8002f66:	eb49 0303 	adc.w	r3, r9, r3
 8002f6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002f7a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002f7e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002f82:	460b      	mov	r3, r1
 8002f84:	18db      	adds	r3, r3, r3
 8002f86:	653b      	str	r3, [r7, #80]	; 0x50
 8002f88:	4613      	mov	r3, r2
 8002f8a:	eb42 0303 	adc.w	r3, r2, r3
 8002f8e:	657b      	str	r3, [r7, #84]	; 0x54
 8002f90:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002f94:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002f98:	f7fd f98a 	bl	80002b0 <__aeabi_uldivmod>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	4b61      	ldr	r3, [pc, #388]	; (8003128 <UART_SetConfig+0x2d4>)
 8002fa2:	fba3 2302 	umull	r2, r3, r3, r2
 8002fa6:	095b      	lsrs	r3, r3, #5
 8002fa8:	011c      	lsls	r4, r3, #4
 8002faa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002fb4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002fb8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002fbc:	4642      	mov	r2, r8
 8002fbe:	464b      	mov	r3, r9
 8002fc0:	1891      	adds	r1, r2, r2
 8002fc2:	64b9      	str	r1, [r7, #72]	; 0x48
 8002fc4:	415b      	adcs	r3, r3
 8002fc6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002fc8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002fcc:	4641      	mov	r1, r8
 8002fce:	eb12 0a01 	adds.w	sl, r2, r1
 8002fd2:	4649      	mov	r1, r9
 8002fd4:	eb43 0b01 	adc.w	fp, r3, r1
 8002fd8:	f04f 0200 	mov.w	r2, #0
 8002fdc:	f04f 0300 	mov.w	r3, #0
 8002fe0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002fe4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002fe8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fec:	4692      	mov	sl, r2
 8002fee:	469b      	mov	fp, r3
 8002ff0:	4643      	mov	r3, r8
 8002ff2:	eb1a 0303 	adds.w	r3, sl, r3
 8002ff6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002ffa:	464b      	mov	r3, r9
 8002ffc:	eb4b 0303 	adc.w	r3, fp, r3
 8003000:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003010:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003014:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003018:	460b      	mov	r3, r1
 800301a:	18db      	adds	r3, r3, r3
 800301c:	643b      	str	r3, [r7, #64]	; 0x40
 800301e:	4613      	mov	r3, r2
 8003020:	eb42 0303 	adc.w	r3, r2, r3
 8003024:	647b      	str	r3, [r7, #68]	; 0x44
 8003026:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800302a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800302e:	f7fd f93f 	bl	80002b0 <__aeabi_uldivmod>
 8003032:	4602      	mov	r2, r0
 8003034:	460b      	mov	r3, r1
 8003036:	4611      	mov	r1, r2
 8003038:	4b3b      	ldr	r3, [pc, #236]	; (8003128 <UART_SetConfig+0x2d4>)
 800303a:	fba3 2301 	umull	r2, r3, r3, r1
 800303e:	095b      	lsrs	r3, r3, #5
 8003040:	2264      	movs	r2, #100	; 0x64
 8003042:	fb02 f303 	mul.w	r3, r2, r3
 8003046:	1acb      	subs	r3, r1, r3
 8003048:	00db      	lsls	r3, r3, #3
 800304a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800304e:	4b36      	ldr	r3, [pc, #216]	; (8003128 <UART_SetConfig+0x2d4>)
 8003050:	fba3 2302 	umull	r2, r3, r3, r2
 8003054:	095b      	lsrs	r3, r3, #5
 8003056:	005b      	lsls	r3, r3, #1
 8003058:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800305c:	441c      	add	r4, r3
 800305e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003062:	2200      	movs	r2, #0
 8003064:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003068:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800306c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003070:	4642      	mov	r2, r8
 8003072:	464b      	mov	r3, r9
 8003074:	1891      	adds	r1, r2, r2
 8003076:	63b9      	str	r1, [r7, #56]	; 0x38
 8003078:	415b      	adcs	r3, r3
 800307a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800307c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003080:	4641      	mov	r1, r8
 8003082:	1851      	adds	r1, r2, r1
 8003084:	6339      	str	r1, [r7, #48]	; 0x30
 8003086:	4649      	mov	r1, r9
 8003088:	414b      	adcs	r3, r1
 800308a:	637b      	str	r3, [r7, #52]	; 0x34
 800308c:	f04f 0200 	mov.w	r2, #0
 8003090:	f04f 0300 	mov.w	r3, #0
 8003094:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003098:	4659      	mov	r1, fp
 800309a:	00cb      	lsls	r3, r1, #3
 800309c:	4651      	mov	r1, sl
 800309e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030a2:	4651      	mov	r1, sl
 80030a4:	00ca      	lsls	r2, r1, #3
 80030a6:	4610      	mov	r0, r2
 80030a8:	4619      	mov	r1, r3
 80030aa:	4603      	mov	r3, r0
 80030ac:	4642      	mov	r2, r8
 80030ae:	189b      	adds	r3, r3, r2
 80030b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80030b4:	464b      	mov	r3, r9
 80030b6:	460a      	mov	r2, r1
 80030b8:	eb42 0303 	adc.w	r3, r2, r3
 80030bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80030c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80030cc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80030d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80030d4:	460b      	mov	r3, r1
 80030d6:	18db      	adds	r3, r3, r3
 80030d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80030da:	4613      	mov	r3, r2
 80030dc:	eb42 0303 	adc.w	r3, r2, r3
 80030e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80030e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80030ea:	f7fd f8e1 	bl	80002b0 <__aeabi_uldivmod>
 80030ee:	4602      	mov	r2, r0
 80030f0:	460b      	mov	r3, r1
 80030f2:	4b0d      	ldr	r3, [pc, #52]	; (8003128 <UART_SetConfig+0x2d4>)
 80030f4:	fba3 1302 	umull	r1, r3, r3, r2
 80030f8:	095b      	lsrs	r3, r3, #5
 80030fa:	2164      	movs	r1, #100	; 0x64
 80030fc:	fb01 f303 	mul.w	r3, r1, r3
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	00db      	lsls	r3, r3, #3
 8003104:	3332      	adds	r3, #50	; 0x32
 8003106:	4a08      	ldr	r2, [pc, #32]	; (8003128 <UART_SetConfig+0x2d4>)
 8003108:	fba2 2303 	umull	r2, r3, r2, r3
 800310c:	095b      	lsrs	r3, r3, #5
 800310e:	f003 0207 	and.w	r2, r3, #7
 8003112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4422      	add	r2, r4
 800311a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800311c:	e105      	b.n	800332a <UART_SetConfig+0x4d6>
 800311e:	bf00      	nop
 8003120:	40011000 	.word	0x40011000
 8003124:	40011400 	.word	0x40011400
 8003128:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800312c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003130:	2200      	movs	r2, #0
 8003132:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003136:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800313a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800313e:	4642      	mov	r2, r8
 8003140:	464b      	mov	r3, r9
 8003142:	1891      	adds	r1, r2, r2
 8003144:	6239      	str	r1, [r7, #32]
 8003146:	415b      	adcs	r3, r3
 8003148:	627b      	str	r3, [r7, #36]	; 0x24
 800314a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800314e:	4641      	mov	r1, r8
 8003150:	1854      	adds	r4, r2, r1
 8003152:	4649      	mov	r1, r9
 8003154:	eb43 0501 	adc.w	r5, r3, r1
 8003158:	f04f 0200 	mov.w	r2, #0
 800315c:	f04f 0300 	mov.w	r3, #0
 8003160:	00eb      	lsls	r3, r5, #3
 8003162:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003166:	00e2      	lsls	r2, r4, #3
 8003168:	4614      	mov	r4, r2
 800316a:	461d      	mov	r5, r3
 800316c:	4643      	mov	r3, r8
 800316e:	18e3      	adds	r3, r4, r3
 8003170:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003174:	464b      	mov	r3, r9
 8003176:	eb45 0303 	adc.w	r3, r5, r3
 800317a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800317e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800318a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800318e:	f04f 0200 	mov.w	r2, #0
 8003192:	f04f 0300 	mov.w	r3, #0
 8003196:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800319a:	4629      	mov	r1, r5
 800319c:	008b      	lsls	r3, r1, #2
 800319e:	4621      	mov	r1, r4
 80031a0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031a4:	4621      	mov	r1, r4
 80031a6:	008a      	lsls	r2, r1, #2
 80031a8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80031ac:	f7fd f880 	bl	80002b0 <__aeabi_uldivmod>
 80031b0:	4602      	mov	r2, r0
 80031b2:	460b      	mov	r3, r1
 80031b4:	4b60      	ldr	r3, [pc, #384]	; (8003338 <UART_SetConfig+0x4e4>)
 80031b6:	fba3 2302 	umull	r2, r3, r3, r2
 80031ba:	095b      	lsrs	r3, r3, #5
 80031bc:	011c      	lsls	r4, r3, #4
 80031be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80031c2:	2200      	movs	r2, #0
 80031c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80031c8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80031cc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80031d0:	4642      	mov	r2, r8
 80031d2:	464b      	mov	r3, r9
 80031d4:	1891      	adds	r1, r2, r2
 80031d6:	61b9      	str	r1, [r7, #24]
 80031d8:	415b      	adcs	r3, r3
 80031da:	61fb      	str	r3, [r7, #28]
 80031dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031e0:	4641      	mov	r1, r8
 80031e2:	1851      	adds	r1, r2, r1
 80031e4:	6139      	str	r1, [r7, #16]
 80031e6:	4649      	mov	r1, r9
 80031e8:	414b      	adcs	r3, r1
 80031ea:	617b      	str	r3, [r7, #20]
 80031ec:	f04f 0200 	mov.w	r2, #0
 80031f0:	f04f 0300 	mov.w	r3, #0
 80031f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031f8:	4659      	mov	r1, fp
 80031fa:	00cb      	lsls	r3, r1, #3
 80031fc:	4651      	mov	r1, sl
 80031fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003202:	4651      	mov	r1, sl
 8003204:	00ca      	lsls	r2, r1, #3
 8003206:	4610      	mov	r0, r2
 8003208:	4619      	mov	r1, r3
 800320a:	4603      	mov	r3, r0
 800320c:	4642      	mov	r2, r8
 800320e:	189b      	adds	r3, r3, r2
 8003210:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003214:	464b      	mov	r3, r9
 8003216:	460a      	mov	r2, r1
 8003218:	eb42 0303 	adc.w	r3, r2, r3
 800321c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	67bb      	str	r3, [r7, #120]	; 0x78
 800322a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800322c:	f04f 0200 	mov.w	r2, #0
 8003230:	f04f 0300 	mov.w	r3, #0
 8003234:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003238:	4649      	mov	r1, r9
 800323a:	008b      	lsls	r3, r1, #2
 800323c:	4641      	mov	r1, r8
 800323e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003242:	4641      	mov	r1, r8
 8003244:	008a      	lsls	r2, r1, #2
 8003246:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800324a:	f7fd f831 	bl	80002b0 <__aeabi_uldivmod>
 800324e:	4602      	mov	r2, r0
 8003250:	460b      	mov	r3, r1
 8003252:	4b39      	ldr	r3, [pc, #228]	; (8003338 <UART_SetConfig+0x4e4>)
 8003254:	fba3 1302 	umull	r1, r3, r3, r2
 8003258:	095b      	lsrs	r3, r3, #5
 800325a:	2164      	movs	r1, #100	; 0x64
 800325c:	fb01 f303 	mul.w	r3, r1, r3
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	011b      	lsls	r3, r3, #4
 8003264:	3332      	adds	r3, #50	; 0x32
 8003266:	4a34      	ldr	r2, [pc, #208]	; (8003338 <UART_SetConfig+0x4e4>)
 8003268:	fba2 2303 	umull	r2, r3, r2, r3
 800326c:	095b      	lsrs	r3, r3, #5
 800326e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003272:	441c      	add	r4, r3
 8003274:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003278:	2200      	movs	r2, #0
 800327a:	673b      	str	r3, [r7, #112]	; 0x70
 800327c:	677a      	str	r2, [r7, #116]	; 0x74
 800327e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003282:	4642      	mov	r2, r8
 8003284:	464b      	mov	r3, r9
 8003286:	1891      	adds	r1, r2, r2
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	415b      	adcs	r3, r3
 800328c:	60fb      	str	r3, [r7, #12]
 800328e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003292:	4641      	mov	r1, r8
 8003294:	1851      	adds	r1, r2, r1
 8003296:	6039      	str	r1, [r7, #0]
 8003298:	4649      	mov	r1, r9
 800329a:	414b      	adcs	r3, r1
 800329c:	607b      	str	r3, [r7, #4]
 800329e:	f04f 0200 	mov.w	r2, #0
 80032a2:	f04f 0300 	mov.w	r3, #0
 80032a6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80032aa:	4659      	mov	r1, fp
 80032ac:	00cb      	lsls	r3, r1, #3
 80032ae:	4651      	mov	r1, sl
 80032b0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032b4:	4651      	mov	r1, sl
 80032b6:	00ca      	lsls	r2, r1, #3
 80032b8:	4610      	mov	r0, r2
 80032ba:	4619      	mov	r1, r3
 80032bc:	4603      	mov	r3, r0
 80032be:	4642      	mov	r2, r8
 80032c0:	189b      	adds	r3, r3, r2
 80032c2:	66bb      	str	r3, [r7, #104]	; 0x68
 80032c4:	464b      	mov	r3, r9
 80032c6:	460a      	mov	r2, r1
 80032c8:	eb42 0303 	adc.w	r3, r2, r3
 80032cc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80032ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	663b      	str	r3, [r7, #96]	; 0x60
 80032d8:	667a      	str	r2, [r7, #100]	; 0x64
 80032da:	f04f 0200 	mov.w	r2, #0
 80032de:	f04f 0300 	mov.w	r3, #0
 80032e2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80032e6:	4649      	mov	r1, r9
 80032e8:	008b      	lsls	r3, r1, #2
 80032ea:	4641      	mov	r1, r8
 80032ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032f0:	4641      	mov	r1, r8
 80032f2:	008a      	lsls	r2, r1, #2
 80032f4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80032f8:	f7fc ffda 	bl	80002b0 <__aeabi_uldivmod>
 80032fc:	4602      	mov	r2, r0
 80032fe:	460b      	mov	r3, r1
 8003300:	4b0d      	ldr	r3, [pc, #52]	; (8003338 <UART_SetConfig+0x4e4>)
 8003302:	fba3 1302 	umull	r1, r3, r3, r2
 8003306:	095b      	lsrs	r3, r3, #5
 8003308:	2164      	movs	r1, #100	; 0x64
 800330a:	fb01 f303 	mul.w	r3, r1, r3
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	011b      	lsls	r3, r3, #4
 8003312:	3332      	adds	r3, #50	; 0x32
 8003314:	4a08      	ldr	r2, [pc, #32]	; (8003338 <UART_SetConfig+0x4e4>)
 8003316:	fba2 2303 	umull	r2, r3, r2, r3
 800331a:	095b      	lsrs	r3, r3, #5
 800331c:	f003 020f 	and.w	r2, r3, #15
 8003320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4422      	add	r2, r4
 8003328:	609a      	str	r2, [r3, #8]
}
 800332a:	bf00      	nop
 800332c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003330:	46bd      	mov	sp, r7
 8003332:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003336:	bf00      	nop
 8003338:	51eb851f 	.word	0x51eb851f

0800333c <__errno>:
 800333c:	4b01      	ldr	r3, [pc, #4]	; (8003344 <__errno+0x8>)
 800333e:	6818      	ldr	r0, [r3, #0]
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop
 8003344:	20000010 	.word	0x20000010

08003348 <__libc_init_array>:
 8003348:	b570      	push	{r4, r5, r6, lr}
 800334a:	4d0d      	ldr	r5, [pc, #52]	; (8003380 <__libc_init_array+0x38>)
 800334c:	4c0d      	ldr	r4, [pc, #52]	; (8003384 <__libc_init_array+0x3c>)
 800334e:	1b64      	subs	r4, r4, r5
 8003350:	10a4      	asrs	r4, r4, #2
 8003352:	2600      	movs	r6, #0
 8003354:	42a6      	cmp	r6, r4
 8003356:	d109      	bne.n	800336c <__libc_init_array+0x24>
 8003358:	4d0b      	ldr	r5, [pc, #44]	; (8003388 <__libc_init_array+0x40>)
 800335a:	4c0c      	ldr	r4, [pc, #48]	; (800338c <__libc_init_array+0x44>)
 800335c:	f000 fe20 	bl	8003fa0 <_init>
 8003360:	1b64      	subs	r4, r4, r5
 8003362:	10a4      	asrs	r4, r4, #2
 8003364:	2600      	movs	r6, #0
 8003366:	42a6      	cmp	r6, r4
 8003368:	d105      	bne.n	8003376 <__libc_init_array+0x2e>
 800336a:	bd70      	pop	{r4, r5, r6, pc}
 800336c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003370:	4798      	blx	r3
 8003372:	3601      	adds	r6, #1
 8003374:	e7ee      	b.n	8003354 <__libc_init_array+0xc>
 8003376:	f855 3b04 	ldr.w	r3, [r5], #4
 800337a:	4798      	blx	r3
 800337c:	3601      	adds	r6, #1
 800337e:	e7f2      	b.n	8003366 <__libc_init_array+0x1e>
 8003380:	080041b0 	.word	0x080041b0
 8003384:	080041b0 	.word	0x080041b0
 8003388:	080041b0 	.word	0x080041b0
 800338c:	080041b4 	.word	0x080041b4

08003390 <memset>:
 8003390:	4402      	add	r2, r0
 8003392:	4603      	mov	r3, r0
 8003394:	4293      	cmp	r3, r2
 8003396:	d100      	bne.n	800339a <memset+0xa>
 8003398:	4770      	bx	lr
 800339a:	f803 1b01 	strb.w	r1, [r3], #1
 800339e:	e7f9      	b.n	8003394 <memset+0x4>

080033a0 <siscanf>:
 80033a0:	b40e      	push	{r1, r2, r3}
 80033a2:	b510      	push	{r4, lr}
 80033a4:	b09f      	sub	sp, #124	; 0x7c
 80033a6:	ac21      	add	r4, sp, #132	; 0x84
 80033a8:	f44f 7101 	mov.w	r1, #516	; 0x204
 80033ac:	f854 2b04 	ldr.w	r2, [r4], #4
 80033b0:	9201      	str	r2, [sp, #4]
 80033b2:	f8ad 101c 	strh.w	r1, [sp, #28]
 80033b6:	9004      	str	r0, [sp, #16]
 80033b8:	9008      	str	r0, [sp, #32]
 80033ba:	f7fc ff1b 	bl	80001f4 <strlen>
 80033be:	4b0c      	ldr	r3, [pc, #48]	; (80033f0 <siscanf+0x50>)
 80033c0:	9005      	str	r0, [sp, #20]
 80033c2:	9009      	str	r0, [sp, #36]	; 0x24
 80033c4:	930d      	str	r3, [sp, #52]	; 0x34
 80033c6:	480b      	ldr	r0, [pc, #44]	; (80033f4 <siscanf+0x54>)
 80033c8:	9a01      	ldr	r2, [sp, #4]
 80033ca:	6800      	ldr	r0, [r0, #0]
 80033cc:	9403      	str	r4, [sp, #12]
 80033ce:	2300      	movs	r3, #0
 80033d0:	9311      	str	r3, [sp, #68]	; 0x44
 80033d2:	9316      	str	r3, [sp, #88]	; 0x58
 80033d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033d8:	f8ad 301e 	strh.w	r3, [sp, #30]
 80033dc:	a904      	add	r1, sp, #16
 80033de:	4623      	mov	r3, r4
 80033e0:	f000 f866 	bl	80034b0 <__ssvfiscanf_r>
 80033e4:	b01f      	add	sp, #124	; 0x7c
 80033e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033ea:	b003      	add	sp, #12
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	080033f9 	.word	0x080033f9
 80033f4:	20000010 	.word	0x20000010

080033f8 <__seofread>:
 80033f8:	2000      	movs	r0, #0
 80033fa:	4770      	bx	lr

080033fc <_sungetc_r>:
 80033fc:	b538      	push	{r3, r4, r5, lr}
 80033fe:	1c4b      	adds	r3, r1, #1
 8003400:	4614      	mov	r4, r2
 8003402:	d103      	bne.n	800340c <_sungetc_r+0x10>
 8003404:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003408:	4628      	mov	r0, r5
 800340a:	bd38      	pop	{r3, r4, r5, pc}
 800340c:	8993      	ldrh	r3, [r2, #12]
 800340e:	f023 0320 	bic.w	r3, r3, #32
 8003412:	8193      	strh	r3, [r2, #12]
 8003414:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003416:	6852      	ldr	r2, [r2, #4]
 8003418:	b2cd      	uxtb	r5, r1
 800341a:	b18b      	cbz	r3, 8003440 <_sungetc_r+0x44>
 800341c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800341e:	4293      	cmp	r3, r2
 8003420:	dd08      	ble.n	8003434 <_sungetc_r+0x38>
 8003422:	6823      	ldr	r3, [r4, #0]
 8003424:	1e5a      	subs	r2, r3, #1
 8003426:	6022      	str	r2, [r4, #0]
 8003428:	f803 5c01 	strb.w	r5, [r3, #-1]
 800342c:	6863      	ldr	r3, [r4, #4]
 800342e:	3301      	adds	r3, #1
 8003430:	6063      	str	r3, [r4, #4]
 8003432:	e7e9      	b.n	8003408 <_sungetc_r+0xc>
 8003434:	4621      	mov	r1, r4
 8003436:	f000 fc35 	bl	8003ca4 <__submore>
 800343a:	2800      	cmp	r0, #0
 800343c:	d0f1      	beq.n	8003422 <_sungetc_r+0x26>
 800343e:	e7e1      	b.n	8003404 <_sungetc_r+0x8>
 8003440:	6921      	ldr	r1, [r4, #16]
 8003442:	6823      	ldr	r3, [r4, #0]
 8003444:	b151      	cbz	r1, 800345c <_sungetc_r+0x60>
 8003446:	4299      	cmp	r1, r3
 8003448:	d208      	bcs.n	800345c <_sungetc_r+0x60>
 800344a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800344e:	42a9      	cmp	r1, r5
 8003450:	d104      	bne.n	800345c <_sungetc_r+0x60>
 8003452:	3b01      	subs	r3, #1
 8003454:	3201      	adds	r2, #1
 8003456:	6023      	str	r3, [r4, #0]
 8003458:	6062      	str	r2, [r4, #4]
 800345a:	e7d5      	b.n	8003408 <_sungetc_r+0xc>
 800345c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8003460:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003464:	6363      	str	r3, [r4, #52]	; 0x34
 8003466:	2303      	movs	r3, #3
 8003468:	63a3      	str	r3, [r4, #56]	; 0x38
 800346a:	4623      	mov	r3, r4
 800346c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8003470:	6023      	str	r3, [r4, #0]
 8003472:	2301      	movs	r3, #1
 8003474:	e7dc      	b.n	8003430 <_sungetc_r+0x34>

08003476 <__ssrefill_r>:
 8003476:	b510      	push	{r4, lr}
 8003478:	460c      	mov	r4, r1
 800347a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800347c:	b169      	cbz	r1, 800349a <__ssrefill_r+0x24>
 800347e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003482:	4299      	cmp	r1, r3
 8003484:	d001      	beq.n	800348a <__ssrefill_r+0x14>
 8003486:	f000 fc57 	bl	8003d38 <_free_r>
 800348a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800348c:	6063      	str	r3, [r4, #4]
 800348e:	2000      	movs	r0, #0
 8003490:	6360      	str	r0, [r4, #52]	; 0x34
 8003492:	b113      	cbz	r3, 800349a <__ssrefill_r+0x24>
 8003494:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003496:	6023      	str	r3, [r4, #0]
 8003498:	bd10      	pop	{r4, pc}
 800349a:	6923      	ldr	r3, [r4, #16]
 800349c:	6023      	str	r3, [r4, #0]
 800349e:	2300      	movs	r3, #0
 80034a0:	6063      	str	r3, [r4, #4]
 80034a2:	89a3      	ldrh	r3, [r4, #12]
 80034a4:	f043 0320 	orr.w	r3, r3, #32
 80034a8:	81a3      	strh	r3, [r4, #12]
 80034aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80034ae:	e7f3      	b.n	8003498 <__ssrefill_r+0x22>

080034b0 <__ssvfiscanf_r>:
 80034b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034b4:	460c      	mov	r4, r1
 80034b6:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80034ba:	2100      	movs	r1, #0
 80034bc:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80034c0:	49a6      	ldr	r1, [pc, #664]	; (800375c <__ssvfiscanf_r+0x2ac>)
 80034c2:	91a0      	str	r1, [sp, #640]	; 0x280
 80034c4:	f10d 0804 	add.w	r8, sp, #4
 80034c8:	49a5      	ldr	r1, [pc, #660]	; (8003760 <__ssvfiscanf_r+0x2b0>)
 80034ca:	4fa6      	ldr	r7, [pc, #664]	; (8003764 <__ssvfiscanf_r+0x2b4>)
 80034cc:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8003768 <__ssvfiscanf_r+0x2b8>
 80034d0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80034d4:	4606      	mov	r6, r0
 80034d6:	91a1      	str	r1, [sp, #644]	; 0x284
 80034d8:	9300      	str	r3, [sp, #0]
 80034da:	7813      	ldrb	r3, [r2, #0]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	f000 815a 	beq.w	8003796 <__ssvfiscanf_r+0x2e6>
 80034e2:	5dd9      	ldrb	r1, [r3, r7]
 80034e4:	f011 0108 	ands.w	r1, r1, #8
 80034e8:	f102 0501 	add.w	r5, r2, #1
 80034ec:	d019      	beq.n	8003522 <__ssvfiscanf_r+0x72>
 80034ee:	6863      	ldr	r3, [r4, #4]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	dd0f      	ble.n	8003514 <__ssvfiscanf_r+0x64>
 80034f4:	6823      	ldr	r3, [r4, #0]
 80034f6:	781a      	ldrb	r2, [r3, #0]
 80034f8:	5cba      	ldrb	r2, [r7, r2]
 80034fa:	0712      	lsls	r2, r2, #28
 80034fc:	d401      	bmi.n	8003502 <__ssvfiscanf_r+0x52>
 80034fe:	462a      	mov	r2, r5
 8003500:	e7eb      	b.n	80034da <__ssvfiscanf_r+0x2a>
 8003502:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8003504:	3201      	adds	r2, #1
 8003506:	9245      	str	r2, [sp, #276]	; 0x114
 8003508:	6862      	ldr	r2, [r4, #4]
 800350a:	3301      	adds	r3, #1
 800350c:	3a01      	subs	r2, #1
 800350e:	6062      	str	r2, [r4, #4]
 8003510:	6023      	str	r3, [r4, #0]
 8003512:	e7ec      	b.n	80034ee <__ssvfiscanf_r+0x3e>
 8003514:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003516:	4621      	mov	r1, r4
 8003518:	4630      	mov	r0, r6
 800351a:	4798      	blx	r3
 800351c:	2800      	cmp	r0, #0
 800351e:	d0e9      	beq.n	80034f4 <__ssvfiscanf_r+0x44>
 8003520:	e7ed      	b.n	80034fe <__ssvfiscanf_r+0x4e>
 8003522:	2b25      	cmp	r3, #37	; 0x25
 8003524:	d012      	beq.n	800354c <__ssvfiscanf_r+0x9c>
 8003526:	469a      	mov	sl, r3
 8003528:	6863      	ldr	r3, [r4, #4]
 800352a:	2b00      	cmp	r3, #0
 800352c:	f340 8091 	ble.w	8003652 <__ssvfiscanf_r+0x1a2>
 8003530:	6822      	ldr	r2, [r4, #0]
 8003532:	7813      	ldrb	r3, [r2, #0]
 8003534:	4553      	cmp	r3, sl
 8003536:	f040 812e 	bne.w	8003796 <__ssvfiscanf_r+0x2e6>
 800353a:	6863      	ldr	r3, [r4, #4]
 800353c:	3b01      	subs	r3, #1
 800353e:	6063      	str	r3, [r4, #4]
 8003540:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8003542:	3201      	adds	r2, #1
 8003544:	3301      	adds	r3, #1
 8003546:	6022      	str	r2, [r4, #0]
 8003548:	9345      	str	r3, [sp, #276]	; 0x114
 800354a:	e7d8      	b.n	80034fe <__ssvfiscanf_r+0x4e>
 800354c:	9141      	str	r1, [sp, #260]	; 0x104
 800354e:	9143      	str	r1, [sp, #268]	; 0x10c
 8003550:	7853      	ldrb	r3, [r2, #1]
 8003552:	2b2a      	cmp	r3, #42	; 0x2a
 8003554:	bf02      	ittt	eq
 8003556:	2310      	moveq	r3, #16
 8003558:	1c95      	addeq	r5, r2, #2
 800355a:	9341      	streq	r3, [sp, #260]	; 0x104
 800355c:	220a      	movs	r2, #10
 800355e:	46aa      	mov	sl, r5
 8003560:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8003564:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8003568:	2b09      	cmp	r3, #9
 800356a:	d91d      	bls.n	80035a8 <__ssvfiscanf_r+0xf8>
 800356c:	487e      	ldr	r0, [pc, #504]	; (8003768 <__ssvfiscanf_r+0x2b8>)
 800356e:	2203      	movs	r2, #3
 8003570:	f7fc fe4e 	bl	8000210 <memchr>
 8003574:	b140      	cbz	r0, 8003588 <__ssvfiscanf_r+0xd8>
 8003576:	2301      	movs	r3, #1
 8003578:	eba0 0009 	sub.w	r0, r0, r9
 800357c:	fa03 f000 	lsl.w	r0, r3, r0
 8003580:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8003582:	4318      	orrs	r0, r3
 8003584:	9041      	str	r0, [sp, #260]	; 0x104
 8003586:	4655      	mov	r5, sl
 8003588:	f815 3b01 	ldrb.w	r3, [r5], #1
 800358c:	2b78      	cmp	r3, #120	; 0x78
 800358e:	d806      	bhi.n	800359e <__ssvfiscanf_r+0xee>
 8003590:	2b57      	cmp	r3, #87	; 0x57
 8003592:	d810      	bhi.n	80035b6 <__ssvfiscanf_r+0x106>
 8003594:	2b25      	cmp	r3, #37	; 0x25
 8003596:	d0c6      	beq.n	8003526 <__ssvfiscanf_r+0x76>
 8003598:	d856      	bhi.n	8003648 <__ssvfiscanf_r+0x198>
 800359a:	2b00      	cmp	r3, #0
 800359c:	d064      	beq.n	8003668 <__ssvfiscanf_r+0x1b8>
 800359e:	2303      	movs	r3, #3
 80035a0:	9347      	str	r3, [sp, #284]	; 0x11c
 80035a2:	230a      	movs	r3, #10
 80035a4:	9342      	str	r3, [sp, #264]	; 0x108
 80035a6:	e071      	b.n	800368c <__ssvfiscanf_r+0x1dc>
 80035a8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80035aa:	fb02 1103 	mla	r1, r2, r3, r1
 80035ae:	3930      	subs	r1, #48	; 0x30
 80035b0:	9143      	str	r1, [sp, #268]	; 0x10c
 80035b2:	4655      	mov	r5, sl
 80035b4:	e7d3      	b.n	800355e <__ssvfiscanf_r+0xae>
 80035b6:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80035ba:	2a20      	cmp	r2, #32
 80035bc:	d8ef      	bhi.n	800359e <__ssvfiscanf_r+0xee>
 80035be:	a101      	add	r1, pc, #4	; (adr r1, 80035c4 <__ssvfiscanf_r+0x114>)
 80035c0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80035c4:	08003677 	.word	0x08003677
 80035c8:	0800359f 	.word	0x0800359f
 80035cc:	0800359f 	.word	0x0800359f
 80035d0:	080036d5 	.word	0x080036d5
 80035d4:	0800359f 	.word	0x0800359f
 80035d8:	0800359f 	.word	0x0800359f
 80035dc:	0800359f 	.word	0x0800359f
 80035e0:	0800359f 	.word	0x0800359f
 80035e4:	0800359f 	.word	0x0800359f
 80035e8:	0800359f 	.word	0x0800359f
 80035ec:	0800359f 	.word	0x0800359f
 80035f0:	080036eb 	.word	0x080036eb
 80035f4:	080036c1 	.word	0x080036c1
 80035f8:	0800364f 	.word	0x0800364f
 80035fc:	0800364f 	.word	0x0800364f
 8003600:	0800364f 	.word	0x0800364f
 8003604:	0800359f 	.word	0x0800359f
 8003608:	080036c5 	.word	0x080036c5
 800360c:	0800359f 	.word	0x0800359f
 8003610:	0800359f 	.word	0x0800359f
 8003614:	0800359f 	.word	0x0800359f
 8003618:	0800359f 	.word	0x0800359f
 800361c:	080036fb 	.word	0x080036fb
 8003620:	080036cd 	.word	0x080036cd
 8003624:	0800366f 	.word	0x0800366f
 8003628:	0800359f 	.word	0x0800359f
 800362c:	0800359f 	.word	0x0800359f
 8003630:	080036f7 	.word	0x080036f7
 8003634:	0800359f 	.word	0x0800359f
 8003638:	080036c1 	.word	0x080036c1
 800363c:	0800359f 	.word	0x0800359f
 8003640:	0800359f 	.word	0x0800359f
 8003644:	08003677 	.word	0x08003677
 8003648:	3b45      	subs	r3, #69	; 0x45
 800364a:	2b02      	cmp	r3, #2
 800364c:	d8a7      	bhi.n	800359e <__ssvfiscanf_r+0xee>
 800364e:	2305      	movs	r3, #5
 8003650:	e01b      	b.n	800368a <__ssvfiscanf_r+0x1da>
 8003652:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003654:	4621      	mov	r1, r4
 8003656:	4630      	mov	r0, r6
 8003658:	4798      	blx	r3
 800365a:	2800      	cmp	r0, #0
 800365c:	f43f af68 	beq.w	8003530 <__ssvfiscanf_r+0x80>
 8003660:	9844      	ldr	r0, [sp, #272]	; 0x110
 8003662:	2800      	cmp	r0, #0
 8003664:	f040 808d 	bne.w	8003782 <__ssvfiscanf_r+0x2d2>
 8003668:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800366c:	e08f      	b.n	800378e <__ssvfiscanf_r+0x2de>
 800366e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8003670:	f042 0220 	orr.w	r2, r2, #32
 8003674:	9241      	str	r2, [sp, #260]	; 0x104
 8003676:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8003678:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800367c:	9241      	str	r2, [sp, #260]	; 0x104
 800367e:	2210      	movs	r2, #16
 8003680:	2b6f      	cmp	r3, #111	; 0x6f
 8003682:	9242      	str	r2, [sp, #264]	; 0x108
 8003684:	bf34      	ite	cc
 8003686:	2303      	movcc	r3, #3
 8003688:	2304      	movcs	r3, #4
 800368a:	9347      	str	r3, [sp, #284]	; 0x11c
 800368c:	6863      	ldr	r3, [r4, #4]
 800368e:	2b00      	cmp	r3, #0
 8003690:	dd42      	ble.n	8003718 <__ssvfiscanf_r+0x268>
 8003692:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8003694:	0659      	lsls	r1, r3, #25
 8003696:	d404      	bmi.n	80036a2 <__ssvfiscanf_r+0x1f2>
 8003698:	6823      	ldr	r3, [r4, #0]
 800369a:	781a      	ldrb	r2, [r3, #0]
 800369c:	5cba      	ldrb	r2, [r7, r2]
 800369e:	0712      	lsls	r2, r2, #28
 80036a0:	d441      	bmi.n	8003726 <__ssvfiscanf_r+0x276>
 80036a2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	dc50      	bgt.n	800374a <__ssvfiscanf_r+0x29a>
 80036a8:	466b      	mov	r3, sp
 80036aa:	4622      	mov	r2, r4
 80036ac:	a941      	add	r1, sp, #260	; 0x104
 80036ae:	4630      	mov	r0, r6
 80036b0:	f000 f876 	bl	80037a0 <_scanf_chars>
 80036b4:	2801      	cmp	r0, #1
 80036b6:	d06e      	beq.n	8003796 <__ssvfiscanf_r+0x2e6>
 80036b8:	2802      	cmp	r0, #2
 80036ba:	f47f af20 	bne.w	80034fe <__ssvfiscanf_r+0x4e>
 80036be:	e7cf      	b.n	8003660 <__ssvfiscanf_r+0x1b0>
 80036c0:	220a      	movs	r2, #10
 80036c2:	e7dd      	b.n	8003680 <__ssvfiscanf_r+0x1d0>
 80036c4:	2300      	movs	r3, #0
 80036c6:	9342      	str	r3, [sp, #264]	; 0x108
 80036c8:	2303      	movs	r3, #3
 80036ca:	e7de      	b.n	800368a <__ssvfiscanf_r+0x1da>
 80036cc:	2308      	movs	r3, #8
 80036ce:	9342      	str	r3, [sp, #264]	; 0x108
 80036d0:	2304      	movs	r3, #4
 80036d2:	e7da      	b.n	800368a <__ssvfiscanf_r+0x1da>
 80036d4:	4629      	mov	r1, r5
 80036d6:	4640      	mov	r0, r8
 80036d8:	f000 f9b4 	bl	8003a44 <__sccl>
 80036dc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80036de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036e2:	9341      	str	r3, [sp, #260]	; 0x104
 80036e4:	4605      	mov	r5, r0
 80036e6:	2301      	movs	r3, #1
 80036e8:	e7cf      	b.n	800368a <__ssvfiscanf_r+0x1da>
 80036ea:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80036ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036f0:	9341      	str	r3, [sp, #260]	; 0x104
 80036f2:	2300      	movs	r3, #0
 80036f4:	e7c9      	b.n	800368a <__ssvfiscanf_r+0x1da>
 80036f6:	2302      	movs	r3, #2
 80036f8:	e7c7      	b.n	800368a <__ssvfiscanf_r+0x1da>
 80036fa:	9841      	ldr	r0, [sp, #260]	; 0x104
 80036fc:	06c3      	lsls	r3, r0, #27
 80036fe:	f53f aefe 	bmi.w	80034fe <__ssvfiscanf_r+0x4e>
 8003702:	9b00      	ldr	r3, [sp, #0]
 8003704:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8003706:	1d19      	adds	r1, r3, #4
 8003708:	9100      	str	r1, [sp, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f010 0f01 	tst.w	r0, #1
 8003710:	bf14      	ite	ne
 8003712:	801a      	strhne	r2, [r3, #0]
 8003714:	601a      	streq	r2, [r3, #0]
 8003716:	e6f2      	b.n	80034fe <__ssvfiscanf_r+0x4e>
 8003718:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800371a:	4621      	mov	r1, r4
 800371c:	4630      	mov	r0, r6
 800371e:	4798      	blx	r3
 8003720:	2800      	cmp	r0, #0
 8003722:	d0b6      	beq.n	8003692 <__ssvfiscanf_r+0x1e2>
 8003724:	e79c      	b.n	8003660 <__ssvfiscanf_r+0x1b0>
 8003726:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8003728:	3201      	adds	r2, #1
 800372a:	9245      	str	r2, [sp, #276]	; 0x114
 800372c:	6862      	ldr	r2, [r4, #4]
 800372e:	3a01      	subs	r2, #1
 8003730:	2a00      	cmp	r2, #0
 8003732:	6062      	str	r2, [r4, #4]
 8003734:	dd02      	ble.n	800373c <__ssvfiscanf_r+0x28c>
 8003736:	3301      	adds	r3, #1
 8003738:	6023      	str	r3, [r4, #0]
 800373a:	e7ad      	b.n	8003698 <__ssvfiscanf_r+0x1e8>
 800373c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800373e:	4621      	mov	r1, r4
 8003740:	4630      	mov	r0, r6
 8003742:	4798      	blx	r3
 8003744:	2800      	cmp	r0, #0
 8003746:	d0a7      	beq.n	8003698 <__ssvfiscanf_r+0x1e8>
 8003748:	e78a      	b.n	8003660 <__ssvfiscanf_r+0x1b0>
 800374a:	2b04      	cmp	r3, #4
 800374c:	dc0e      	bgt.n	800376c <__ssvfiscanf_r+0x2bc>
 800374e:	466b      	mov	r3, sp
 8003750:	4622      	mov	r2, r4
 8003752:	a941      	add	r1, sp, #260	; 0x104
 8003754:	4630      	mov	r0, r6
 8003756:	f000 f87d 	bl	8003854 <_scanf_i>
 800375a:	e7ab      	b.n	80036b4 <__ssvfiscanf_r+0x204>
 800375c:	080033fd 	.word	0x080033fd
 8003760:	08003477 	.word	0x08003477
 8003764:	08004048 	.word	0x08004048
 8003768:	08004028 	.word	0x08004028
 800376c:	4b0b      	ldr	r3, [pc, #44]	; (800379c <__ssvfiscanf_r+0x2ec>)
 800376e:	2b00      	cmp	r3, #0
 8003770:	f43f aec5 	beq.w	80034fe <__ssvfiscanf_r+0x4e>
 8003774:	466b      	mov	r3, sp
 8003776:	4622      	mov	r2, r4
 8003778:	a941      	add	r1, sp, #260	; 0x104
 800377a:	4630      	mov	r0, r6
 800377c:	f3af 8000 	nop.w
 8003780:	e798      	b.n	80036b4 <__ssvfiscanf_r+0x204>
 8003782:	89a3      	ldrh	r3, [r4, #12]
 8003784:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003788:	bf18      	it	ne
 800378a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800378e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8003792:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003796:	9844      	ldr	r0, [sp, #272]	; 0x110
 8003798:	e7f9      	b.n	800378e <__ssvfiscanf_r+0x2de>
 800379a:	bf00      	nop
 800379c:	00000000 	.word	0x00000000

080037a0 <_scanf_chars>:
 80037a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80037a4:	4615      	mov	r5, r2
 80037a6:	688a      	ldr	r2, [r1, #8]
 80037a8:	4680      	mov	r8, r0
 80037aa:	460c      	mov	r4, r1
 80037ac:	b932      	cbnz	r2, 80037bc <_scanf_chars+0x1c>
 80037ae:	698a      	ldr	r2, [r1, #24]
 80037b0:	2a00      	cmp	r2, #0
 80037b2:	bf0c      	ite	eq
 80037b4:	2201      	moveq	r2, #1
 80037b6:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 80037ba:	608a      	str	r2, [r1, #8]
 80037bc:	6822      	ldr	r2, [r4, #0]
 80037be:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8003850 <_scanf_chars+0xb0>
 80037c2:	06d1      	lsls	r1, r2, #27
 80037c4:	bf5f      	itttt	pl
 80037c6:	681a      	ldrpl	r2, [r3, #0]
 80037c8:	1d11      	addpl	r1, r2, #4
 80037ca:	6019      	strpl	r1, [r3, #0]
 80037cc:	6816      	ldrpl	r6, [r2, #0]
 80037ce:	2700      	movs	r7, #0
 80037d0:	69a0      	ldr	r0, [r4, #24]
 80037d2:	b188      	cbz	r0, 80037f8 <_scanf_chars+0x58>
 80037d4:	2801      	cmp	r0, #1
 80037d6:	d107      	bne.n	80037e8 <_scanf_chars+0x48>
 80037d8:	682a      	ldr	r2, [r5, #0]
 80037da:	7811      	ldrb	r1, [r2, #0]
 80037dc:	6962      	ldr	r2, [r4, #20]
 80037de:	5c52      	ldrb	r2, [r2, r1]
 80037e0:	b952      	cbnz	r2, 80037f8 <_scanf_chars+0x58>
 80037e2:	2f00      	cmp	r7, #0
 80037e4:	d031      	beq.n	800384a <_scanf_chars+0xaa>
 80037e6:	e022      	b.n	800382e <_scanf_chars+0x8e>
 80037e8:	2802      	cmp	r0, #2
 80037ea:	d120      	bne.n	800382e <_scanf_chars+0x8e>
 80037ec:	682b      	ldr	r3, [r5, #0]
 80037ee:	781b      	ldrb	r3, [r3, #0]
 80037f0:	f813 3009 	ldrb.w	r3, [r3, r9]
 80037f4:	071b      	lsls	r3, r3, #28
 80037f6:	d41a      	bmi.n	800382e <_scanf_chars+0x8e>
 80037f8:	6823      	ldr	r3, [r4, #0]
 80037fa:	06da      	lsls	r2, r3, #27
 80037fc:	bf5e      	ittt	pl
 80037fe:	682b      	ldrpl	r3, [r5, #0]
 8003800:	781b      	ldrbpl	r3, [r3, #0]
 8003802:	f806 3b01 	strbpl.w	r3, [r6], #1
 8003806:	682a      	ldr	r2, [r5, #0]
 8003808:	686b      	ldr	r3, [r5, #4]
 800380a:	3201      	adds	r2, #1
 800380c:	602a      	str	r2, [r5, #0]
 800380e:	68a2      	ldr	r2, [r4, #8]
 8003810:	3b01      	subs	r3, #1
 8003812:	3a01      	subs	r2, #1
 8003814:	606b      	str	r3, [r5, #4]
 8003816:	3701      	adds	r7, #1
 8003818:	60a2      	str	r2, [r4, #8]
 800381a:	b142      	cbz	r2, 800382e <_scanf_chars+0x8e>
 800381c:	2b00      	cmp	r3, #0
 800381e:	dcd7      	bgt.n	80037d0 <_scanf_chars+0x30>
 8003820:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003824:	4629      	mov	r1, r5
 8003826:	4640      	mov	r0, r8
 8003828:	4798      	blx	r3
 800382a:	2800      	cmp	r0, #0
 800382c:	d0d0      	beq.n	80037d0 <_scanf_chars+0x30>
 800382e:	6823      	ldr	r3, [r4, #0]
 8003830:	f013 0310 	ands.w	r3, r3, #16
 8003834:	d105      	bne.n	8003842 <_scanf_chars+0xa2>
 8003836:	68e2      	ldr	r2, [r4, #12]
 8003838:	3201      	adds	r2, #1
 800383a:	60e2      	str	r2, [r4, #12]
 800383c:	69a2      	ldr	r2, [r4, #24]
 800383e:	b102      	cbz	r2, 8003842 <_scanf_chars+0xa2>
 8003840:	7033      	strb	r3, [r6, #0]
 8003842:	6923      	ldr	r3, [r4, #16]
 8003844:	443b      	add	r3, r7
 8003846:	6123      	str	r3, [r4, #16]
 8003848:	2000      	movs	r0, #0
 800384a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800384e:	bf00      	nop
 8003850:	08004048 	.word	0x08004048

08003854 <_scanf_i>:
 8003854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003858:	4698      	mov	r8, r3
 800385a:	4b76      	ldr	r3, [pc, #472]	; (8003a34 <_scanf_i+0x1e0>)
 800385c:	460c      	mov	r4, r1
 800385e:	4682      	mov	sl, r0
 8003860:	4616      	mov	r6, r2
 8003862:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003866:	b087      	sub	sp, #28
 8003868:	ab03      	add	r3, sp, #12
 800386a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800386e:	4b72      	ldr	r3, [pc, #456]	; (8003a38 <_scanf_i+0x1e4>)
 8003870:	69a1      	ldr	r1, [r4, #24]
 8003872:	4a72      	ldr	r2, [pc, #456]	; (8003a3c <_scanf_i+0x1e8>)
 8003874:	2903      	cmp	r1, #3
 8003876:	bf18      	it	ne
 8003878:	461a      	movne	r2, r3
 800387a:	68a3      	ldr	r3, [r4, #8]
 800387c:	9201      	str	r2, [sp, #4]
 800387e:	1e5a      	subs	r2, r3, #1
 8003880:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8003884:	bf88      	it	hi
 8003886:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800388a:	4627      	mov	r7, r4
 800388c:	bf82      	ittt	hi
 800388e:	eb03 0905 	addhi.w	r9, r3, r5
 8003892:	f240 135d 	movwhi	r3, #349	; 0x15d
 8003896:	60a3      	strhi	r3, [r4, #8]
 8003898:	f857 3b1c 	ldr.w	r3, [r7], #28
 800389c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80038a0:	bf98      	it	ls
 80038a2:	f04f 0900 	movls.w	r9, #0
 80038a6:	6023      	str	r3, [r4, #0]
 80038a8:	463d      	mov	r5, r7
 80038aa:	f04f 0b00 	mov.w	fp, #0
 80038ae:	6831      	ldr	r1, [r6, #0]
 80038b0:	ab03      	add	r3, sp, #12
 80038b2:	7809      	ldrb	r1, [r1, #0]
 80038b4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80038b8:	2202      	movs	r2, #2
 80038ba:	f7fc fca9 	bl	8000210 <memchr>
 80038be:	b328      	cbz	r0, 800390c <_scanf_i+0xb8>
 80038c0:	f1bb 0f01 	cmp.w	fp, #1
 80038c4:	d159      	bne.n	800397a <_scanf_i+0x126>
 80038c6:	6862      	ldr	r2, [r4, #4]
 80038c8:	b92a      	cbnz	r2, 80038d6 <_scanf_i+0x82>
 80038ca:	6822      	ldr	r2, [r4, #0]
 80038cc:	2308      	movs	r3, #8
 80038ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038d2:	6063      	str	r3, [r4, #4]
 80038d4:	6022      	str	r2, [r4, #0]
 80038d6:	6822      	ldr	r2, [r4, #0]
 80038d8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80038dc:	6022      	str	r2, [r4, #0]
 80038de:	68a2      	ldr	r2, [r4, #8]
 80038e0:	1e51      	subs	r1, r2, #1
 80038e2:	60a1      	str	r1, [r4, #8]
 80038e4:	b192      	cbz	r2, 800390c <_scanf_i+0xb8>
 80038e6:	6832      	ldr	r2, [r6, #0]
 80038e8:	1c51      	adds	r1, r2, #1
 80038ea:	6031      	str	r1, [r6, #0]
 80038ec:	7812      	ldrb	r2, [r2, #0]
 80038ee:	f805 2b01 	strb.w	r2, [r5], #1
 80038f2:	6872      	ldr	r2, [r6, #4]
 80038f4:	3a01      	subs	r2, #1
 80038f6:	2a00      	cmp	r2, #0
 80038f8:	6072      	str	r2, [r6, #4]
 80038fa:	dc07      	bgt.n	800390c <_scanf_i+0xb8>
 80038fc:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8003900:	4631      	mov	r1, r6
 8003902:	4650      	mov	r0, sl
 8003904:	4790      	blx	r2
 8003906:	2800      	cmp	r0, #0
 8003908:	f040 8085 	bne.w	8003a16 <_scanf_i+0x1c2>
 800390c:	f10b 0b01 	add.w	fp, fp, #1
 8003910:	f1bb 0f03 	cmp.w	fp, #3
 8003914:	d1cb      	bne.n	80038ae <_scanf_i+0x5a>
 8003916:	6863      	ldr	r3, [r4, #4]
 8003918:	b90b      	cbnz	r3, 800391e <_scanf_i+0xca>
 800391a:	230a      	movs	r3, #10
 800391c:	6063      	str	r3, [r4, #4]
 800391e:	6863      	ldr	r3, [r4, #4]
 8003920:	4947      	ldr	r1, [pc, #284]	; (8003a40 <_scanf_i+0x1ec>)
 8003922:	6960      	ldr	r0, [r4, #20]
 8003924:	1ac9      	subs	r1, r1, r3
 8003926:	f000 f88d 	bl	8003a44 <__sccl>
 800392a:	f04f 0b00 	mov.w	fp, #0
 800392e:	68a3      	ldr	r3, [r4, #8]
 8003930:	6822      	ldr	r2, [r4, #0]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d03d      	beq.n	80039b2 <_scanf_i+0x15e>
 8003936:	6831      	ldr	r1, [r6, #0]
 8003938:	6960      	ldr	r0, [r4, #20]
 800393a:	f891 c000 	ldrb.w	ip, [r1]
 800393e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8003942:	2800      	cmp	r0, #0
 8003944:	d035      	beq.n	80039b2 <_scanf_i+0x15e>
 8003946:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800394a:	d124      	bne.n	8003996 <_scanf_i+0x142>
 800394c:	0510      	lsls	r0, r2, #20
 800394e:	d522      	bpl.n	8003996 <_scanf_i+0x142>
 8003950:	f10b 0b01 	add.w	fp, fp, #1
 8003954:	f1b9 0f00 	cmp.w	r9, #0
 8003958:	d003      	beq.n	8003962 <_scanf_i+0x10e>
 800395a:	3301      	adds	r3, #1
 800395c:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8003960:	60a3      	str	r3, [r4, #8]
 8003962:	6873      	ldr	r3, [r6, #4]
 8003964:	3b01      	subs	r3, #1
 8003966:	2b00      	cmp	r3, #0
 8003968:	6073      	str	r3, [r6, #4]
 800396a:	dd1b      	ble.n	80039a4 <_scanf_i+0x150>
 800396c:	6833      	ldr	r3, [r6, #0]
 800396e:	3301      	adds	r3, #1
 8003970:	6033      	str	r3, [r6, #0]
 8003972:	68a3      	ldr	r3, [r4, #8]
 8003974:	3b01      	subs	r3, #1
 8003976:	60a3      	str	r3, [r4, #8]
 8003978:	e7d9      	b.n	800392e <_scanf_i+0xda>
 800397a:	f1bb 0f02 	cmp.w	fp, #2
 800397e:	d1ae      	bne.n	80038de <_scanf_i+0x8a>
 8003980:	6822      	ldr	r2, [r4, #0]
 8003982:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8003986:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800398a:	d1bf      	bne.n	800390c <_scanf_i+0xb8>
 800398c:	2310      	movs	r3, #16
 800398e:	6063      	str	r3, [r4, #4]
 8003990:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003994:	e7a2      	b.n	80038dc <_scanf_i+0x88>
 8003996:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800399a:	6022      	str	r2, [r4, #0]
 800399c:	780b      	ldrb	r3, [r1, #0]
 800399e:	f805 3b01 	strb.w	r3, [r5], #1
 80039a2:	e7de      	b.n	8003962 <_scanf_i+0x10e>
 80039a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80039a8:	4631      	mov	r1, r6
 80039aa:	4650      	mov	r0, sl
 80039ac:	4798      	blx	r3
 80039ae:	2800      	cmp	r0, #0
 80039b0:	d0df      	beq.n	8003972 <_scanf_i+0x11e>
 80039b2:	6823      	ldr	r3, [r4, #0]
 80039b4:	05db      	lsls	r3, r3, #23
 80039b6:	d50d      	bpl.n	80039d4 <_scanf_i+0x180>
 80039b8:	42bd      	cmp	r5, r7
 80039ba:	d909      	bls.n	80039d0 <_scanf_i+0x17c>
 80039bc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80039c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80039c4:	4632      	mov	r2, r6
 80039c6:	4650      	mov	r0, sl
 80039c8:	4798      	blx	r3
 80039ca:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80039ce:	464d      	mov	r5, r9
 80039d0:	42bd      	cmp	r5, r7
 80039d2:	d02d      	beq.n	8003a30 <_scanf_i+0x1dc>
 80039d4:	6822      	ldr	r2, [r4, #0]
 80039d6:	f012 0210 	ands.w	r2, r2, #16
 80039da:	d113      	bne.n	8003a04 <_scanf_i+0x1b0>
 80039dc:	702a      	strb	r2, [r5, #0]
 80039de:	6863      	ldr	r3, [r4, #4]
 80039e0:	9e01      	ldr	r6, [sp, #4]
 80039e2:	4639      	mov	r1, r7
 80039e4:	4650      	mov	r0, sl
 80039e6:	47b0      	blx	r6
 80039e8:	6821      	ldr	r1, [r4, #0]
 80039ea:	f8d8 3000 	ldr.w	r3, [r8]
 80039ee:	f011 0f20 	tst.w	r1, #32
 80039f2:	d013      	beq.n	8003a1c <_scanf_i+0x1c8>
 80039f4:	1d1a      	adds	r2, r3, #4
 80039f6:	f8c8 2000 	str.w	r2, [r8]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	6018      	str	r0, [r3, #0]
 80039fe:	68e3      	ldr	r3, [r4, #12]
 8003a00:	3301      	adds	r3, #1
 8003a02:	60e3      	str	r3, [r4, #12]
 8003a04:	1bed      	subs	r5, r5, r7
 8003a06:	44ab      	add	fp, r5
 8003a08:	6925      	ldr	r5, [r4, #16]
 8003a0a:	445d      	add	r5, fp
 8003a0c:	6125      	str	r5, [r4, #16]
 8003a0e:	2000      	movs	r0, #0
 8003a10:	b007      	add	sp, #28
 8003a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a16:	f04f 0b00 	mov.w	fp, #0
 8003a1a:	e7ca      	b.n	80039b2 <_scanf_i+0x15e>
 8003a1c:	1d1a      	adds	r2, r3, #4
 8003a1e:	f8c8 2000 	str.w	r2, [r8]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f011 0f01 	tst.w	r1, #1
 8003a28:	bf14      	ite	ne
 8003a2a:	8018      	strhne	r0, [r3, #0]
 8003a2c:	6018      	streq	r0, [r3, #0]
 8003a2e:	e7e6      	b.n	80039fe <_scanf_i+0x1aa>
 8003a30:	2001      	movs	r0, #1
 8003a32:	e7ed      	b.n	8003a10 <_scanf_i+0x1bc>
 8003a34:	08003ff0 	.word	0x08003ff0
 8003a38:	08003ca1 	.word	0x08003ca1
 8003a3c:	08003bb9 	.word	0x08003bb9
 8003a40:	08004045 	.word	0x08004045

08003a44 <__sccl>:
 8003a44:	b570      	push	{r4, r5, r6, lr}
 8003a46:	780b      	ldrb	r3, [r1, #0]
 8003a48:	4604      	mov	r4, r0
 8003a4a:	2b5e      	cmp	r3, #94	; 0x5e
 8003a4c:	bf0b      	itete	eq
 8003a4e:	784b      	ldrbeq	r3, [r1, #1]
 8003a50:	1c48      	addne	r0, r1, #1
 8003a52:	1c88      	addeq	r0, r1, #2
 8003a54:	2200      	movne	r2, #0
 8003a56:	bf08      	it	eq
 8003a58:	2201      	moveq	r2, #1
 8003a5a:	1e61      	subs	r1, r4, #1
 8003a5c:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8003a60:	f801 2f01 	strb.w	r2, [r1, #1]!
 8003a64:	42a9      	cmp	r1, r5
 8003a66:	d1fb      	bne.n	8003a60 <__sccl+0x1c>
 8003a68:	b90b      	cbnz	r3, 8003a6e <__sccl+0x2a>
 8003a6a:	3801      	subs	r0, #1
 8003a6c:	bd70      	pop	{r4, r5, r6, pc}
 8003a6e:	f082 0201 	eor.w	r2, r2, #1
 8003a72:	54e2      	strb	r2, [r4, r3]
 8003a74:	4605      	mov	r5, r0
 8003a76:	4628      	mov	r0, r5
 8003a78:	f810 1b01 	ldrb.w	r1, [r0], #1
 8003a7c:	292d      	cmp	r1, #45	; 0x2d
 8003a7e:	d006      	beq.n	8003a8e <__sccl+0x4a>
 8003a80:	295d      	cmp	r1, #93	; 0x5d
 8003a82:	d0f3      	beq.n	8003a6c <__sccl+0x28>
 8003a84:	b909      	cbnz	r1, 8003a8a <__sccl+0x46>
 8003a86:	4628      	mov	r0, r5
 8003a88:	e7f0      	b.n	8003a6c <__sccl+0x28>
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	e7f1      	b.n	8003a72 <__sccl+0x2e>
 8003a8e:	786e      	ldrb	r6, [r5, #1]
 8003a90:	2e5d      	cmp	r6, #93	; 0x5d
 8003a92:	d0fa      	beq.n	8003a8a <__sccl+0x46>
 8003a94:	42b3      	cmp	r3, r6
 8003a96:	dcf8      	bgt.n	8003a8a <__sccl+0x46>
 8003a98:	3502      	adds	r5, #2
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	3101      	adds	r1, #1
 8003a9e:	428e      	cmp	r6, r1
 8003aa0:	5462      	strb	r2, [r4, r1]
 8003aa2:	dcfb      	bgt.n	8003a9c <__sccl+0x58>
 8003aa4:	1af1      	subs	r1, r6, r3
 8003aa6:	3901      	subs	r1, #1
 8003aa8:	1c58      	adds	r0, r3, #1
 8003aaa:	42b3      	cmp	r3, r6
 8003aac:	bfa8      	it	ge
 8003aae:	2100      	movge	r1, #0
 8003ab0:	1843      	adds	r3, r0, r1
 8003ab2:	e7e0      	b.n	8003a76 <__sccl+0x32>

08003ab4 <_strtol_l.constprop.0>:
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003aba:	d001      	beq.n	8003ac0 <_strtol_l.constprop.0+0xc>
 8003abc:	2b24      	cmp	r3, #36	; 0x24
 8003abe:	d906      	bls.n	8003ace <_strtol_l.constprop.0+0x1a>
 8003ac0:	f7ff fc3c 	bl	800333c <__errno>
 8003ac4:	2316      	movs	r3, #22
 8003ac6:	6003      	str	r3, [r0, #0]
 8003ac8:	2000      	movs	r0, #0
 8003aca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ace:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8003bb4 <_strtol_l.constprop.0+0x100>
 8003ad2:	460d      	mov	r5, r1
 8003ad4:	462e      	mov	r6, r5
 8003ad6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003ada:	f814 700c 	ldrb.w	r7, [r4, ip]
 8003ade:	f017 0708 	ands.w	r7, r7, #8
 8003ae2:	d1f7      	bne.n	8003ad4 <_strtol_l.constprop.0+0x20>
 8003ae4:	2c2d      	cmp	r4, #45	; 0x2d
 8003ae6:	d132      	bne.n	8003b4e <_strtol_l.constprop.0+0x9a>
 8003ae8:	782c      	ldrb	r4, [r5, #0]
 8003aea:	2701      	movs	r7, #1
 8003aec:	1cb5      	adds	r5, r6, #2
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d05b      	beq.n	8003baa <_strtol_l.constprop.0+0xf6>
 8003af2:	2b10      	cmp	r3, #16
 8003af4:	d109      	bne.n	8003b0a <_strtol_l.constprop.0+0x56>
 8003af6:	2c30      	cmp	r4, #48	; 0x30
 8003af8:	d107      	bne.n	8003b0a <_strtol_l.constprop.0+0x56>
 8003afa:	782c      	ldrb	r4, [r5, #0]
 8003afc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8003b00:	2c58      	cmp	r4, #88	; 0x58
 8003b02:	d14d      	bne.n	8003ba0 <_strtol_l.constprop.0+0xec>
 8003b04:	786c      	ldrb	r4, [r5, #1]
 8003b06:	2310      	movs	r3, #16
 8003b08:	3502      	adds	r5, #2
 8003b0a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8003b0e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8003b12:	f04f 0c00 	mov.w	ip, #0
 8003b16:	fbb8 f9f3 	udiv	r9, r8, r3
 8003b1a:	4666      	mov	r6, ip
 8003b1c:	fb03 8a19 	mls	sl, r3, r9, r8
 8003b20:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8003b24:	f1be 0f09 	cmp.w	lr, #9
 8003b28:	d816      	bhi.n	8003b58 <_strtol_l.constprop.0+0xa4>
 8003b2a:	4674      	mov	r4, lr
 8003b2c:	42a3      	cmp	r3, r4
 8003b2e:	dd24      	ble.n	8003b7a <_strtol_l.constprop.0+0xc6>
 8003b30:	f1bc 0f00 	cmp.w	ip, #0
 8003b34:	db1e      	blt.n	8003b74 <_strtol_l.constprop.0+0xc0>
 8003b36:	45b1      	cmp	r9, r6
 8003b38:	d31c      	bcc.n	8003b74 <_strtol_l.constprop.0+0xc0>
 8003b3a:	d101      	bne.n	8003b40 <_strtol_l.constprop.0+0x8c>
 8003b3c:	45a2      	cmp	sl, r4
 8003b3e:	db19      	blt.n	8003b74 <_strtol_l.constprop.0+0xc0>
 8003b40:	fb06 4603 	mla	r6, r6, r3, r4
 8003b44:	f04f 0c01 	mov.w	ip, #1
 8003b48:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003b4c:	e7e8      	b.n	8003b20 <_strtol_l.constprop.0+0x6c>
 8003b4e:	2c2b      	cmp	r4, #43	; 0x2b
 8003b50:	bf04      	itt	eq
 8003b52:	782c      	ldrbeq	r4, [r5, #0]
 8003b54:	1cb5      	addeq	r5, r6, #2
 8003b56:	e7ca      	b.n	8003aee <_strtol_l.constprop.0+0x3a>
 8003b58:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8003b5c:	f1be 0f19 	cmp.w	lr, #25
 8003b60:	d801      	bhi.n	8003b66 <_strtol_l.constprop.0+0xb2>
 8003b62:	3c37      	subs	r4, #55	; 0x37
 8003b64:	e7e2      	b.n	8003b2c <_strtol_l.constprop.0+0x78>
 8003b66:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8003b6a:	f1be 0f19 	cmp.w	lr, #25
 8003b6e:	d804      	bhi.n	8003b7a <_strtol_l.constprop.0+0xc6>
 8003b70:	3c57      	subs	r4, #87	; 0x57
 8003b72:	e7db      	b.n	8003b2c <_strtol_l.constprop.0+0x78>
 8003b74:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8003b78:	e7e6      	b.n	8003b48 <_strtol_l.constprop.0+0x94>
 8003b7a:	f1bc 0f00 	cmp.w	ip, #0
 8003b7e:	da05      	bge.n	8003b8c <_strtol_l.constprop.0+0xd8>
 8003b80:	2322      	movs	r3, #34	; 0x22
 8003b82:	6003      	str	r3, [r0, #0]
 8003b84:	4646      	mov	r6, r8
 8003b86:	b942      	cbnz	r2, 8003b9a <_strtol_l.constprop.0+0xe6>
 8003b88:	4630      	mov	r0, r6
 8003b8a:	e79e      	b.n	8003aca <_strtol_l.constprop.0+0x16>
 8003b8c:	b107      	cbz	r7, 8003b90 <_strtol_l.constprop.0+0xdc>
 8003b8e:	4276      	negs	r6, r6
 8003b90:	2a00      	cmp	r2, #0
 8003b92:	d0f9      	beq.n	8003b88 <_strtol_l.constprop.0+0xd4>
 8003b94:	f1bc 0f00 	cmp.w	ip, #0
 8003b98:	d000      	beq.n	8003b9c <_strtol_l.constprop.0+0xe8>
 8003b9a:	1e69      	subs	r1, r5, #1
 8003b9c:	6011      	str	r1, [r2, #0]
 8003b9e:	e7f3      	b.n	8003b88 <_strtol_l.constprop.0+0xd4>
 8003ba0:	2430      	movs	r4, #48	; 0x30
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1b1      	bne.n	8003b0a <_strtol_l.constprop.0+0x56>
 8003ba6:	2308      	movs	r3, #8
 8003ba8:	e7af      	b.n	8003b0a <_strtol_l.constprop.0+0x56>
 8003baa:	2c30      	cmp	r4, #48	; 0x30
 8003bac:	d0a5      	beq.n	8003afa <_strtol_l.constprop.0+0x46>
 8003bae:	230a      	movs	r3, #10
 8003bb0:	e7ab      	b.n	8003b0a <_strtol_l.constprop.0+0x56>
 8003bb2:	bf00      	nop
 8003bb4:	08004048 	.word	0x08004048

08003bb8 <_strtol_r>:
 8003bb8:	f7ff bf7c 	b.w	8003ab4 <_strtol_l.constprop.0>

08003bbc <_strtoul_l.constprop.0>:
 8003bbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003bc0:	4f36      	ldr	r7, [pc, #216]	; (8003c9c <_strtoul_l.constprop.0+0xe0>)
 8003bc2:	4686      	mov	lr, r0
 8003bc4:	460d      	mov	r5, r1
 8003bc6:	4628      	mov	r0, r5
 8003bc8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003bcc:	5de6      	ldrb	r6, [r4, r7]
 8003bce:	f016 0608 	ands.w	r6, r6, #8
 8003bd2:	d1f8      	bne.n	8003bc6 <_strtoul_l.constprop.0+0xa>
 8003bd4:	2c2d      	cmp	r4, #45	; 0x2d
 8003bd6:	d12f      	bne.n	8003c38 <_strtoul_l.constprop.0+0x7c>
 8003bd8:	782c      	ldrb	r4, [r5, #0]
 8003bda:	2601      	movs	r6, #1
 8003bdc:	1c85      	adds	r5, r0, #2
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d057      	beq.n	8003c92 <_strtoul_l.constprop.0+0xd6>
 8003be2:	2b10      	cmp	r3, #16
 8003be4:	d109      	bne.n	8003bfa <_strtoul_l.constprop.0+0x3e>
 8003be6:	2c30      	cmp	r4, #48	; 0x30
 8003be8:	d107      	bne.n	8003bfa <_strtoul_l.constprop.0+0x3e>
 8003bea:	7828      	ldrb	r0, [r5, #0]
 8003bec:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8003bf0:	2858      	cmp	r0, #88	; 0x58
 8003bf2:	d149      	bne.n	8003c88 <_strtoul_l.constprop.0+0xcc>
 8003bf4:	786c      	ldrb	r4, [r5, #1]
 8003bf6:	2310      	movs	r3, #16
 8003bf8:	3502      	adds	r5, #2
 8003bfa:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8003bfe:	2700      	movs	r7, #0
 8003c00:	fbb8 f8f3 	udiv	r8, r8, r3
 8003c04:	fb03 f908 	mul.w	r9, r3, r8
 8003c08:	ea6f 0909 	mvn.w	r9, r9
 8003c0c:	4638      	mov	r0, r7
 8003c0e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8003c12:	f1bc 0f09 	cmp.w	ip, #9
 8003c16:	d814      	bhi.n	8003c42 <_strtoul_l.constprop.0+0x86>
 8003c18:	4664      	mov	r4, ip
 8003c1a:	42a3      	cmp	r3, r4
 8003c1c:	dd22      	ble.n	8003c64 <_strtoul_l.constprop.0+0xa8>
 8003c1e:	2f00      	cmp	r7, #0
 8003c20:	db1d      	blt.n	8003c5e <_strtoul_l.constprop.0+0xa2>
 8003c22:	4580      	cmp	r8, r0
 8003c24:	d31b      	bcc.n	8003c5e <_strtoul_l.constprop.0+0xa2>
 8003c26:	d101      	bne.n	8003c2c <_strtoul_l.constprop.0+0x70>
 8003c28:	45a1      	cmp	r9, r4
 8003c2a:	db18      	blt.n	8003c5e <_strtoul_l.constprop.0+0xa2>
 8003c2c:	fb00 4003 	mla	r0, r0, r3, r4
 8003c30:	2701      	movs	r7, #1
 8003c32:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003c36:	e7ea      	b.n	8003c0e <_strtoul_l.constprop.0+0x52>
 8003c38:	2c2b      	cmp	r4, #43	; 0x2b
 8003c3a:	bf04      	itt	eq
 8003c3c:	782c      	ldrbeq	r4, [r5, #0]
 8003c3e:	1c85      	addeq	r5, r0, #2
 8003c40:	e7cd      	b.n	8003bde <_strtoul_l.constprop.0+0x22>
 8003c42:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8003c46:	f1bc 0f19 	cmp.w	ip, #25
 8003c4a:	d801      	bhi.n	8003c50 <_strtoul_l.constprop.0+0x94>
 8003c4c:	3c37      	subs	r4, #55	; 0x37
 8003c4e:	e7e4      	b.n	8003c1a <_strtoul_l.constprop.0+0x5e>
 8003c50:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8003c54:	f1bc 0f19 	cmp.w	ip, #25
 8003c58:	d804      	bhi.n	8003c64 <_strtoul_l.constprop.0+0xa8>
 8003c5a:	3c57      	subs	r4, #87	; 0x57
 8003c5c:	e7dd      	b.n	8003c1a <_strtoul_l.constprop.0+0x5e>
 8003c5e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003c62:	e7e6      	b.n	8003c32 <_strtoul_l.constprop.0+0x76>
 8003c64:	2f00      	cmp	r7, #0
 8003c66:	da07      	bge.n	8003c78 <_strtoul_l.constprop.0+0xbc>
 8003c68:	2322      	movs	r3, #34	; 0x22
 8003c6a:	f8ce 3000 	str.w	r3, [lr]
 8003c6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003c72:	b932      	cbnz	r2, 8003c82 <_strtoul_l.constprop.0+0xc6>
 8003c74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003c78:	b106      	cbz	r6, 8003c7c <_strtoul_l.constprop.0+0xc0>
 8003c7a:	4240      	negs	r0, r0
 8003c7c:	2a00      	cmp	r2, #0
 8003c7e:	d0f9      	beq.n	8003c74 <_strtoul_l.constprop.0+0xb8>
 8003c80:	b107      	cbz	r7, 8003c84 <_strtoul_l.constprop.0+0xc8>
 8003c82:	1e69      	subs	r1, r5, #1
 8003c84:	6011      	str	r1, [r2, #0]
 8003c86:	e7f5      	b.n	8003c74 <_strtoul_l.constprop.0+0xb8>
 8003c88:	2430      	movs	r4, #48	; 0x30
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d1b5      	bne.n	8003bfa <_strtoul_l.constprop.0+0x3e>
 8003c8e:	2308      	movs	r3, #8
 8003c90:	e7b3      	b.n	8003bfa <_strtoul_l.constprop.0+0x3e>
 8003c92:	2c30      	cmp	r4, #48	; 0x30
 8003c94:	d0a9      	beq.n	8003bea <_strtoul_l.constprop.0+0x2e>
 8003c96:	230a      	movs	r3, #10
 8003c98:	e7af      	b.n	8003bfa <_strtoul_l.constprop.0+0x3e>
 8003c9a:	bf00      	nop
 8003c9c:	08004048 	.word	0x08004048

08003ca0 <_strtoul_r>:
 8003ca0:	f7ff bf8c 	b.w	8003bbc <_strtoul_l.constprop.0>

08003ca4 <__submore>:
 8003ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ca8:	460c      	mov	r4, r1
 8003caa:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003cac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003cb0:	4299      	cmp	r1, r3
 8003cb2:	d11d      	bne.n	8003cf0 <__submore+0x4c>
 8003cb4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003cb8:	f000 f8aa 	bl	8003e10 <_malloc_r>
 8003cbc:	b918      	cbnz	r0, 8003cc6 <__submore+0x22>
 8003cbe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003cc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cca:	63a3      	str	r3, [r4, #56]	; 0x38
 8003ccc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8003cd0:	6360      	str	r0, [r4, #52]	; 0x34
 8003cd2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8003cd6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003cda:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8003cde:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003ce2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8003ce6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8003cea:	6020      	str	r0, [r4, #0]
 8003cec:	2000      	movs	r0, #0
 8003cee:	e7e8      	b.n	8003cc2 <__submore+0x1e>
 8003cf0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8003cf2:	0077      	lsls	r7, r6, #1
 8003cf4:	463a      	mov	r2, r7
 8003cf6:	f000 f8ff 	bl	8003ef8 <_realloc_r>
 8003cfa:	4605      	mov	r5, r0
 8003cfc:	2800      	cmp	r0, #0
 8003cfe:	d0de      	beq.n	8003cbe <__submore+0x1a>
 8003d00:	eb00 0806 	add.w	r8, r0, r6
 8003d04:	4601      	mov	r1, r0
 8003d06:	4632      	mov	r2, r6
 8003d08:	4640      	mov	r0, r8
 8003d0a:	f000 f807 	bl	8003d1c <memcpy>
 8003d0e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8003d12:	f8c4 8000 	str.w	r8, [r4]
 8003d16:	e7e9      	b.n	8003cec <__submore+0x48>

08003d18 <__retarget_lock_acquire_recursive>:
 8003d18:	4770      	bx	lr

08003d1a <__retarget_lock_release_recursive>:
 8003d1a:	4770      	bx	lr

08003d1c <memcpy>:
 8003d1c:	440a      	add	r2, r1
 8003d1e:	4291      	cmp	r1, r2
 8003d20:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8003d24:	d100      	bne.n	8003d28 <memcpy+0xc>
 8003d26:	4770      	bx	lr
 8003d28:	b510      	push	{r4, lr}
 8003d2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003d2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003d32:	4291      	cmp	r1, r2
 8003d34:	d1f9      	bne.n	8003d2a <memcpy+0xe>
 8003d36:	bd10      	pop	{r4, pc}

08003d38 <_free_r>:
 8003d38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003d3a:	2900      	cmp	r1, #0
 8003d3c:	d044      	beq.n	8003dc8 <_free_r+0x90>
 8003d3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d42:	9001      	str	r0, [sp, #4]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	f1a1 0404 	sub.w	r4, r1, #4
 8003d4a:	bfb8      	it	lt
 8003d4c:	18e4      	addlt	r4, r4, r3
 8003d4e:	f000 f913 	bl	8003f78 <__malloc_lock>
 8003d52:	4a1e      	ldr	r2, [pc, #120]	; (8003dcc <_free_r+0x94>)
 8003d54:	9801      	ldr	r0, [sp, #4]
 8003d56:	6813      	ldr	r3, [r2, #0]
 8003d58:	b933      	cbnz	r3, 8003d68 <_free_r+0x30>
 8003d5a:	6063      	str	r3, [r4, #4]
 8003d5c:	6014      	str	r4, [r2, #0]
 8003d5e:	b003      	add	sp, #12
 8003d60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003d64:	f000 b90e 	b.w	8003f84 <__malloc_unlock>
 8003d68:	42a3      	cmp	r3, r4
 8003d6a:	d908      	bls.n	8003d7e <_free_r+0x46>
 8003d6c:	6825      	ldr	r5, [r4, #0]
 8003d6e:	1961      	adds	r1, r4, r5
 8003d70:	428b      	cmp	r3, r1
 8003d72:	bf01      	itttt	eq
 8003d74:	6819      	ldreq	r1, [r3, #0]
 8003d76:	685b      	ldreq	r3, [r3, #4]
 8003d78:	1949      	addeq	r1, r1, r5
 8003d7a:	6021      	streq	r1, [r4, #0]
 8003d7c:	e7ed      	b.n	8003d5a <_free_r+0x22>
 8003d7e:	461a      	mov	r2, r3
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	b10b      	cbz	r3, 8003d88 <_free_r+0x50>
 8003d84:	42a3      	cmp	r3, r4
 8003d86:	d9fa      	bls.n	8003d7e <_free_r+0x46>
 8003d88:	6811      	ldr	r1, [r2, #0]
 8003d8a:	1855      	adds	r5, r2, r1
 8003d8c:	42a5      	cmp	r5, r4
 8003d8e:	d10b      	bne.n	8003da8 <_free_r+0x70>
 8003d90:	6824      	ldr	r4, [r4, #0]
 8003d92:	4421      	add	r1, r4
 8003d94:	1854      	adds	r4, r2, r1
 8003d96:	42a3      	cmp	r3, r4
 8003d98:	6011      	str	r1, [r2, #0]
 8003d9a:	d1e0      	bne.n	8003d5e <_free_r+0x26>
 8003d9c:	681c      	ldr	r4, [r3, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	6053      	str	r3, [r2, #4]
 8003da2:	4421      	add	r1, r4
 8003da4:	6011      	str	r1, [r2, #0]
 8003da6:	e7da      	b.n	8003d5e <_free_r+0x26>
 8003da8:	d902      	bls.n	8003db0 <_free_r+0x78>
 8003daa:	230c      	movs	r3, #12
 8003dac:	6003      	str	r3, [r0, #0]
 8003dae:	e7d6      	b.n	8003d5e <_free_r+0x26>
 8003db0:	6825      	ldr	r5, [r4, #0]
 8003db2:	1961      	adds	r1, r4, r5
 8003db4:	428b      	cmp	r3, r1
 8003db6:	bf04      	itt	eq
 8003db8:	6819      	ldreq	r1, [r3, #0]
 8003dba:	685b      	ldreq	r3, [r3, #4]
 8003dbc:	6063      	str	r3, [r4, #4]
 8003dbe:	bf04      	itt	eq
 8003dc0:	1949      	addeq	r1, r1, r5
 8003dc2:	6021      	streq	r1, [r4, #0]
 8003dc4:	6054      	str	r4, [r2, #4]
 8003dc6:	e7ca      	b.n	8003d5e <_free_r+0x26>
 8003dc8:	b003      	add	sp, #12
 8003dca:	bd30      	pop	{r4, r5, pc}
 8003dcc:	20000180 	.word	0x20000180

08003dd0 <sbrk_aligned>:
 8003dd0:	b570      	push	{r4, r5, r6, lr}
 8003dd2:	4e0e      	ldr	r6, [pc, #56]	; (8003e0c <sbrk_aligned+0x3c>)
 8003dd4:	460c      	mov	r4, r1
 8003dd6:	6831      	ldr	r1, [r6, #0]
 8003dd8:	4605      	mov	r5, r0
 8003dda:	b911      	cbnz	r1, 8003de2 <sbrk_aligned+0x12>
 8003ddc:	f000 f8bc 	bl	8003f58 <_sbrk_r>
 8003de0:	6030      	str	r0, [r6, #0]
 8003de2:	4621      	mov	r1, r4
 8003de4:	4628      	mov	r0, r5
 8003de6:	f000 f8b7 	bl	8003f58 <_sbrk_r>
 8003dea:	1c43      	adds	r3, r0, #1
 8003dec:	d00a      	beq.n	8003e04 <sbrk_aligned+0x34>
 8003dee:	1cc4      	adds	r4, r0, #3
 8003df0:	f024 0403 	bic.w	r4, r4, #3
 8003df4:	42a0      	cmp	r0, r4
 8003df6:	d007      	beq.n	8003e08 <sbrk_aligned+0x38>
 8003df8:	1a21      	subs	r1, r4, r0
 8003dfa:	4628      	mov	r0, r5
 8003dfc:	f000 f8ac 	bl	8003f58 <_sbrk_r>
 8003e00:	3001      	adds	r0, #1
 8003e02:	d101      	bne.n	8003e08 <sbrk_aligned+0x38>
 8003e04:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8003e08:	4620      	mov	r0, r4
 8003e0a:	bd70      	pop	{r4, r5, r6, pc}
 8003e0c:	20000184 	.word	0x20000184

08003e10 <_malloc_r>:
 8003e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e14:	1ccd      	adds	r5, r1, #3
 8003e16:	f025 0503 	bic.w	r5, r5, #3
 8003e1a:	3508      	adds	r5, #8
 8003e1c:	2d0c      	cmp	r5, #12
 8003e1e:	bf38      	it	cc
 8003e20:	250c      	movcc	r5, #12
 8003e22:	2d00      	cmp	r5, #0
 8003e24:	4607      	mov	r7, r0
 8003e26:	db01      	blt.n	8003e2c <_malloc_r+0x1c>
 8003e28:	42a9      	cmp	r1, r5
 8003e2a:	d905      	bls.n	8003e38 <_malloc_r+0x28>
 8003e2c:	230c      	movs	r3, #12
 8003e2e:	603b      	str	r3, [r7, #0]
 8003e30:	2600      	movs	r6, #0
 8003e32:	4630      	mov	r0, r6
 8003e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e38:	4e2e      	ldr	r6, [pc, #184]	; (8003ef4 <_malloc_r+0xe4>)
 8003e3a:	f000 f89d 	bl	8003f78 <__malloc_lock>
 8003e3e:	6833      	ldr	r3, [r6, #0]
 8003e40:	461c      	mov	r4, r3
 8003e42:	bb34      	cbnz	r4, 8003e92 <_malloc_r+0x82>
 8003e44:	4629      	mov	r1, r5
 8003e46:	4638      	mov	r0, r7
 8003e48:	f7ff ffc2 	bl	8003dd0 <sbrk_aligned>
 8003e4c:	1c43      	adds	r3, r0, #1
 8003e4e:	4604      	mov	r4, r0
 8003e50:	d14d      	bne.n	8003eee <_malloc_r+0xde>
 8003e52:	6834      	ldr	r4, [r6, #0]
 8003e54:	4626      	mov	r6, r4
 8003e56:	2e00      	cmp	r6, #0
 8003e58:	d140      	bne.n	8003edc <_malloc_r+0xcc>
 8003e5a:	6823      	ldr	r3, [r4, #0]
 8003e5c:	4631      	mov	r1, r6
 8003e5e:	4638      	mov	r0, r7
 8003e60:	eb04 0803 	add.w	r8, r4, r3
 8003e64:	f000 f878 	bl	8003f58 <_sbrk_r>
 8003e68:	4580      	cmp	r8, r0
 8003e6a:	d13a      	bne.n	8003ee2 <_malloc_r+0xd2>
 8003e6c:	6821      	ldr	r1, [r4, #0]
 8003e6e:	3503      	adds	r5, #3
 8003e70:	1a6d      	subs	r5, r5, r1
 8003e72:	f025 0503 	bic.w	r5, r5, #3
 8003e76:	3508      	adds	r5, #8
 8003e78:	2d0c      	cmp	r5, #12
 8003e7a:	bf38      	it	cc
 8003e7c:	250c      	movcc	r5, #12
 8003e7e:	4629      	mov	r1, r5
 8003e80:	4638      	mov	r0, r7
 8003e82:	f7ff ffa5 	bl	8003dd0 <sbrk_aligned>
 8003e86:	3001      	adds	r0, #1
 8003e88:	d02b      	beq.n	8003ee2 <_malloc_r+0xd2>
 8003e8a:	6823      	ldr	r3, [r4, #0]
 8003e8c:	442b      	add	r3, r5
 8003e8e:	6023      	str	r3, [r4, #0]
 8003e90:	e00e      	b.n	8003eb0 <_malloc_r+0xa0>
 8003e92:	6822      	ldr	r2, [r4, #0]
 8003e94:	1b52      	subs	r2, r2, r5
 8003e96:	d41e      	bmi.n	8003ed6 <_malloc_r+0xc6>
 8003e98:	2a0b      	cmp	r2, #11
 8003e9a:	d916      	bls.n	8003eca <_malloc_r+0xba>
 8003e9c:	1961      	adds	r1, r4, r5
 8003e9e:	42a3      	cmp	r3, r4
 8003ea0:	6025      	str	r5, [r4, #0]
 8003ea2:	bf18      	it	ne
 8003ea4:	6059      	strne	r1, [r3, #4]
 8003ea6:	6863      	ldr	r3, [r4, #4]
 8003ea8:	bf08      	it	eq
 8003eaa:	6031      	streq	r1, [r6, #0]
 8003eac:	5162      	str	r2, [r4, r5]
 8003eae:	604b      	str	r3, [r1, #4]
 8003eb0:	4638      	mov	r0, r7
 8003eb2:	f104 060b 	add.w	r6, r4, #11
 8003eb6:	f000 f865 	bl	8003f84 <__malloc_unlock>
 8003eba:	f026 0607 	bic.w	r6, r6, #7
 8003ebe:	1d23      	adds	r3, r4, #4
 8003ec0:	1af2      	subs	r2, r6, r3
 8003ec2:	d0b6      	beq.n	8003e32 <_malloc_r+0x22>
 8003ec4:	1b9b      	subs	r3, r3, r6
 8003ec6:	50a3      	str	r3, [r4, r2]
 8003ec8:	e7b3      	b.n	8003e32 <_malloc_r+0x22>
 8003eca:	6862      	ldr	r2, [r4, #4]
 8003ecc:	42a3      	cmp	r3, r4
 8003ece:	bf0c      	ite	eq
 8003ed0:	6032      	streq	r2, [r6, #0]
 8003ed2:	605a      	strne	r2, [r3, #4]
 8003ed4:	e7ec      	b.n	8003eb0 <_malloc_r+0xa0>
 8003ed6:	4623      	mov	r3, r4
 8003ed8:	6864      	ldr	r4, [r4, #4]
 8003eda:	e7b2      	b.n	8003e42 <_malloc_r+0x32>
 8003edc:	4634      	mov	r4, r6
 8003ede:	6876      	ldr	r6, [r6, #4]
 8003ee0:	e7b9      	b.n	8003e56 <_malloc_r+0x46>
 8003ee2:	230c      	movs	r3, #12
 8003ee4:	603b      	str	r3, [r7, #0]
 8003ee6:	4638      	mov	r0, r7
 8003ee8:	f000 f84c 	bl	8003f84 <__malloc_unlock>
 8003eec:	e7a1      	b.n	8003e32 <_malloc_r+0x22>
 8003eee:	6025      	str	r5, [r4, #0]
 8003ef0:	e7de      	b.n	8003eb0 <_malloc_r+0xa0>
 8003ef2:	bf00      	nop
 8003ef4:	20000180 	.word	0x20000180

08003ef8 <_realloc_r>:
 8003ef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003efc:	4680      	mov	r8, r0
 8003efe:	4614      	mov	r4, r2
 8003f00:	460e      	mov	r6, r1
 8003f02:	b921      	cbnz	r1, 8003f0e <_realloc_r+0x16>
 8003f04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f08:	4611      	mov	r1, r2
 8003f0a:	f7ff bf81 	b.w	8003e10 <_malloc_r>
 8003f0e:	b92a      	cbnz	r2, 8003f1c <_realloc_r+0x24>
 8003f10:	f7ff ff12 	bl	8003d38 <_free_r>
 8003f14:	4625      	mov	r5, r4
 8003f16:	4628      	mov	r0, r5
 8003f18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f1c:	f000 f838 	bl	8003f90 <_malloc_usable_size_r>
 8003f20:	4284      	cmp	r4, r0
 8003f22:	4607      	mov	r7, r0
 8003f24:	d802      	bhi.n	8003f2c <_realloc_r+0x34>
 8003f26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003f2a:	d812      	bhi.n	8003f52 <_realloc_r+0x5a>
 8003f2c:	4621      	mov	r1, r4
 8003f2e:	4640      	mov	r0, r8
 8003f30:	f7ff ff6e 	bl	8003e10 <_malloc_r>
 8003f34:	4605      	mov	r5, r0
 8003f36:	2800      	cmp	r0, #0
 8003f38:	d0ed      	beq.n	8003f16 <_realloc_r+0x1e>
 8003f3a:	42bc      	cmp	r4, r7
 8003f3c:	4622      	mov	r2, r4
 8003f3e:	4631      	mov	r1, r6
 8003f40:	bf28      	it	cs
 8003f42:	463a      	movcs	r2, r7
 8003f44:	f7ff feea 	bl	8003d1c <memcpy>
 8003f48:	4631      	mov	r1, r6
 8003f4a:	4640      	mov	r0, r8
 8003f4c:	f7ff fef4 	bl	8003d38 <_free_r>
 8003f50:	e7e1      	b.n	8003f16 <_realloc_r+0x1e>
 8003f52:	4635      	mov	r5, r6
 8003f54:	e7df      	b.n	8003f16 <_realloc_r+0x1e>
	...

08003f58 <_sbrk_r>:
 8003f58:	b538      	push	{r3, r4, r5, lr}
 8003f5a:	4d06      	ldr	r5, [pc, #24]	; (8003f74 <_sbrk_r+0x1c>)
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	4604      	mov	r4, r0
 8003f60:	4608      	mov	r0, r1
 8003f62:	602b      	str	r3, [r5, #0]
 8003f64:	f7fc ff50 	bl	8000e08 <_sbrk>
 8003f68:	1c43      	adds	r3, r0, #1
 8003f6a:	d102      	bne.n	8003f72 <_sbrk_r+0x1a>
 8003f6c:	682b      	ldr	r3, [r5, #0]
 8003f6e:	b103      	cbz	r3, 8003f72 <_sbrk_r+0x1a>
 8003f70:	6023      	str	r3, [r4, #0]
 8003f72:	bd38      	pop	{r3, r4, r5, pc}
 8003f74:	20000178 	.word	0x20000178

08003f78 <__malloc_lock>:
 8003f78:	4801      	ldr	r0, [pc, #4]	; (8003f80 <__malloc_lock+0x8>)
 8003f7a:	f7ff becd 	b.w	8003d18 <__retarget_lock_acquire_recursive>
 8003f7e:	bf00      	nop
 8003f80:	2000017c 	.word	0x2000017c

08003f84 <__malloc_unlock>:
 8003f84:	4801      	ldr	r0, [pc, #4]	; (8003f8c <__malloc_unlock+0x8>)
 8003f86:	f7ff bec8 	b.w	8003d1a <__retarget_lock_release_recursive>
 8003f8a:	bf00      	nop
 8003f8c:	2000017c 	.word	0x2000017c

08003f90 <_malloc_usable_size_r>:
 8003f90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f94:	1f18      	subs	r0, r3, #4
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	bfbc      	itt	lt
 8003f9a:	580b      	ldrlt	r3, [r1, r0]
 8003f9c:	18c0      	addlt	r0, r0, r3
 8003f9e:	4770      	bx	lr

08003fa0 <_init>:
 8003fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fa2:	bf00      	nop
 8003fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fa6:	bc08      	pop	{r3}
 8003fa8:	469e      	mov	lr, r3
 8003faa:	4770      	bx	lr

08003fac <_fini>:
 8003fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fae:	bf00      	nop
 8003fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fb2:	bc08      	pop	{r3}
 8003fb4:	469e      	mov	lr, r3
 8003fb6:	4770      	bx	lr
