
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2014.12default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.2default:default
∆
Running: %s
333*	simulator2ö
Ö/net/sw/Xilinx/Vivado/2014.1/bin/unwrapped/lnx64.o/xelab -incremental -prj simulation_xsim.prj -s run_gen work.testbench --debug all 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
62default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
±
(Analyzing VHDL file "%s" into library %s163*xsimverific2O
;../../slink32handler/TLK_GT_Interface/tlk_gtx_interface.vhd2default:default2
work2default:defaultZ10-163
¥
(Analyzing VHDL file "%s" into library %s163*xsimverific2R
>../../slink32handler/TLK_GT_Interface/tlk_gtx_interfaceLib.vhd2default:default2
work2default:defaultZ10-163
π
(Analyzing VHDL file "%s" into library %s163*xsimverific2W
C../../generated_ip/xc7k325t-ffg900-2/XFIFOLSC/XFIFOLSC_funcsim.vhdl2default:default2
work2default:defaultZ10-163
π
(Analyzing VHDL file "%s" into library %s163*xsimverific2W
C../../generated_ip/xc7k325t-ffg900-2/XFIFOLDC/XFIFOLDC_funcsim.vhdl2default:default2
work2default:defaultZ10-163
ª
(Analyzing VHDL file "%s" into library %s163*xsimverific2Y
E../../generated_ip/xc7k325t-ffg900-2/XFIFOLSC/XFIFOLSC_my_wrapper.vhd2default:default2
work2default:defaultZ10-163
ª
(Analyzing VHDL file "%s" into library %s163*xsimverific2Y
E../../generated_ip/xc7k325t-ffg900-2/XFIFOLDC/XFIFOLDC_my_wrapper.vhd2default:default2
work2default:defaultZ10-163
ü
(Analyzing VHDL file "%s" into library %s163*xsimverific2=
)../../slink32handler/LSC/core_holalsc.vhd2default:default2
work2default:defaultZ10-163
û
(Analyzing VHDL file "%s" into library %s163*xsimverific2<
(../../slink32handler/LSC/holalsc_gtx.vhd2default:default2
work2default:defaultZ10-163
¢
(Analyzing VHDL file "%s" into library %s163*xsimverific2@
,../../slink32handler/LSC/core_holalscLib.vhd2default:default2
work2default:defaultZ10-163
ü
(Analyzing VHDL file "%s" into library %s163*xsimverific2=
)../../slink32handler/LDC/core_holaldc.vhd2default:default2
work2default:defaultZ10-163
∆
&overwriting existing secondary unit %s1194*xsimverific2
	behaviour2default:default2?
)../../slink32handler/LDC/core_holaldc.vhd2default:default2
17302default:default8@Z10-1194
û
(Analyzing VHDL file "%s" into library %s163*xsimverific2<
(../../slink32handler/LDC/holaldc_gtx.vhd2default:default2
work2default:defaultZ10-163
¢
(Analyzing VHDL file "%s" into library %s163*xsimverific2@
,../../slink32handler/LDC/core_holaldcLib.vhd2default:default2
work2default:defaultZ10-163
É
(Analyzing VHDL file "%s" into library %s163*xsimverific2!
testbench.vhd2default:default2
work2default:defaultZ10-163
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
T
Compiling %s
389*	simulator2(
package std.standard2default:defaultZ43-3505
[
Compiling %s
389*	simulator2/
package ieee.std_logic_11642default:defaultZ43-3505
[
Compiling %s
389*	simulator2/
package synopsys.attributes2default:defaultZ43-3505
[
Compiling %s
389*	simulator2/
package ieee.std_logic_misc2default:defaultZ43-3505
\
Compiling %s
389*	simulator20
package ieee.std_logic_arith2default:defaultZ43-3505
_
Compiling %s
389*	simulator23
package ieee.std_logic_unsigned2default:defaultZ43-3505
_
Compiling %s
389*	simulator23
package work.lscmoddeclarations2default:defaultZ43-3505
_
Compiling %s
389*	simulator23
package work.ldcmoddeclarations2default:defaultZ43-3505
h
Compiling %s
389*	simulator2<
(package work.tlkgtxinterfacedeclarations2default:defaultZ43-3505
Z
Compiling %s
389*	simulator2.
package unisim.vcomponents2default:defaultZ43-3505
R
Compiling %s
389*	simulator2&
package std.textio2default:defaultZ43-3505
Y
Compiling %s
389*	simulator2-
package ieee.vital_timing2default:defaultZ43-3505
]
Compiling %s
389*	simulator21
package ieee.vital_primitives2default:defaultZ43-3505
S
Compiling %s
389*	simulator2'
package unisim.vpkg2default:defaultZ43-3505
]
Compiling %s
389*	simulator21
package ieee.std_logic_signed2default:defaultZ43-3505
]
Compiling %s
389*	simulator21
package ieee.std_logic_textio2default:defaultZ43-3505
{
Compiling %s
389*	simulator2O
;architecture behavioural of entity work.RETCH [\RETCH(10)\]2default:defaultZ43-3505
~
Compiling %s
389*	simulator2R
>architecture behavioural of entity work.CONTROL [\CONTROL(3)\]2default:defaultZ43-3505
}
Compiling %s
389*	simulator2Q
=architecture behaviour of entity work.REGLSC [reglsc_default]2default:defaultZ43-3505
Ö
Compiling %s
389*	simulator2Y
Earchitecture behaviour of entity work.TESTING_st [testing_st_default]2default:defaultZ43-3505
w
Compiling %s
389*	simulator2K
7architecture behaviour of entity work.TEST [\TEST(15)\]2default:defaultZ43-3505
u
Compiling %s
389*	simulator2I
5architecture gnd_v of entity unisim.GND [gnd_default]2default:defaultZ43-3505
u
Compiling %s
389*	simulator2I
5architecture vcc_v of entity unisim.VCC [vcc_default]2default:defaultZ43-3505
å
Compiling %s
389*	simulator2`
Larchitecture lut4_v of entity unisim.LUT4 [\LUT4("1001000000001001")(0,15)\]2default:defaultZ43-3505

Compiling %s
389*	simulator2S
?architecture lut2_v of entity unisim.LUT2 [\LUT2("1001")(0,3)\]2default:defaultZ43-3505
É
Compiling %s
389*	simulator2W
Carchitecture fdce_v of entity unisim.FDCE [\FDCE('0','0','0','0')\]2default:defaultZ43-3505
ü
Compiling %s
389*	simulator2s
_architecture structure of entity work.XFIFOLSCsynchronizer_ff [xfifolscsynchronizer_ff_default]2default:defaultZ43-3505
•
Compiling %s
389*	simulator2y
earchitecture structure of entity work.XFIFOLSCsynchronizer_ff_3 [xfifolscsynchronizer_ff_3_defaul...]2default:defaultZ43-3505
å
Compiling %s
389*	simulator2`
Larchitecture lut4_v of entity unisim.LUT4 [\LUT4("0110100110010110")(0,15)\]2default:defaultZ43-3505
É
Compiling %s
389*	simulator2W
Carchitecture lut3_v of entity unisim.LUT3 [\LUT3("10010110")(0,7)\]2default:defaultZ43-3505

Compiling %s
389*	simulator2S
?architecture lut2_v of entity unisim.LUT2 [\LUT2("0110")(0,3)\]2default:defaultZ43-3505
è
Compiling %s
389*	simulator2c
Oarchitecture lut6_v of entity unisim.LUT6 [\LUT6("0110100110010110100101100...]2default:defaultZ43-3505
è
Compiling %s
389*	simulator2c
Oarchitecture lut5_v of entity unisim.LUT5 [\LUT5("1001011001101001011010011...]2default:defaultZ43-3505
•
Compiling %s
389*	simulator2y
earchitecture structure of entity work.XFIFOLSCsynchronizer_ff_4 [xfifolscsynchronizer_ff_4_defaul...]2default:defaultZ43-3505
•
Compiling %s
389*	simulator2y
earchitecture structure of entity work.XFIFOLSCsynchronizer_ff_5 [xfifolscsynchronizer_ff_5_defaul...]2default:defaultZ43-3505
ó
Compiling %s
389*	simulator2k
Warchitecture structure of entity work.XFIFOLSCclk_x_pntrs [xfifolscclk_x_pntrs_default]2default:defaultZ43-3505
~
Compiling %s
389*	simulator2R
>architecture carry4_v of entity unisim.CARRY4 [carry4_default]2default:defaultZ43-3505
ì
Compiling %s
389*	simulator2g
Sarchitecture structure of entity work.XFIFOLSCcompare_1 [xfifolsccompare_1_default]2default:defaultZ43-3505
ì
Compiling %s
389*	simulator2g
Sarchitecture structure of entity work.XFIFOLSCcompare_2 [xfifolsccompare_2_default]2default:defaultZ43-3505

Compiling %s
389*	simulator2S
?architecture lut2_v of entity unisim.LUT2 [\LUT2("0010")(0,3)\]2default:defaultZ43-3505
É
Compiling %s
389*	simulator2W
Carchitecture fdpe_v of entity unisim.FDPE [\FDPE('1','0','0','0')\]2default:defaultZ43-3505
å
Compiling %s
389*	simulator2`
Larchitecture lut4_v of entity unisim.LUT4 [\LUT4("1010111010101010")(0,15)\]2default:defaultZ43-3505
¶
Compiling %s
389*	simulator2z
farchitecture structure of entity work.XFIFOLSCrd_status_flags_as [xfifolscrd_status_flags_as_defau...]2default:defaultZ43-3505

Compiling %s
389*	simulator2S
?architecture lut1_v of entity unisim.LUT1 [\LUT1("0001")(0,3)\]2default:defaultZ43-3505
É
Compiling %s
389*	simulator2W
Carchitecture lut3_v of entity unisim.LUT3 [\LUT3("01101010")(0,7)\]2default:defaultZ43-3505
å
Compiling %s
389*	simulator2`
Larchitecture lut4_v of entity unisim.LUT4 [\LUT4("0111111110000000")(0,15)\]2default:defaultZ43-3505
è
Compiling %s
389*	simulator2c
Oarchitecture lut5_v of entity unisim.LUT5 [\LUT5("0110101010101010101010101...]2default:defaultZ43-3505
è
Compiling %s
389*	simulator2c
Oarchitecture lut6_v of entity unisim.LUT6 [\LUT6("0110101010101010101010101...]2default:defaultZ43-3505
å
Compiling %s
389*	simulator2`
Larchitecture lut4_v of entity unisim.LUT4 [\LUT4("0110101010101010")(0,15)\]2default:defaultZ43-3505
å
Compiling %s
389*	simulator2`
Larchitecture lut4_v of entity unisim.LUT4 [\LUT4("1000000000000000")(0,15)\]2default:defaultZ43-3505
ó
Compiling %s
389*	simulator2k
Warchitecture structure of entity work.XFIFOLSCrd_bin_cntr [xfifolscrd_bin_cntr_default]2default:defaultZ43-3505
ë
Compiling %s
389*	simulator2e
Qarchitecture structure of entity work.XFIFOLSCrd_logic [xfifolscrd_logic_default]2default:defaultZ43-3505
ë
Compiling %s
389*	simulator2e
Qarchitecture structure of entity work.XFIFOLSCwr_dc_as [xfifolscwr_dc_as_default]2default:defaultZ43-3505
è
Compiling %s
389*	simulator2c
Oarchitecture structure of entity work.XFIFOLSCcompare [xfifolsccompare_default]2default:defaultZ43-3505
ì
Compiling %s
389*	simulator2g
Sarchitecture structure of entity work.XFIFOLSCcompare_0 [xfifolsccompare_0_default]2default:defaultZ43-3505
è
Compiling %s
389*	simulator2c
Oarchitecture lut5_v of entity unisim.LUT5 [\LUT5("0101010101010101000001000...]2default:defaultZ43-3505
¶
Compiling %s
389*	simulator2z
farchitecture structure of entity work.XFIFOLSCwr_status_flags_as [xfifolscwr_status_flags_as_defau...]2default:defaultZ43-3505
É
Compiling %s
389*	simulator2W
Carchitecture lut3_v of entity unisim.LUT3 [\LUT3("01111000")(0,7)\]2default:defaultZ43-3505
è
Compiling %s
389*	simulator2c
Oarchitecture lut5_v of entity unisim.LUT5 [\LUT5("0111111111111111100000000...]2default:defaultZ43-3505
è
Compiling %s
389*	simulator2c
Oarchitecture lut6_v of entity unisim.LUT6 [\LUT6("0111111111111111111111111...]2default:defaultZ43-3505
è
Compiling %s
389*	simulator2c
Oarchitecture lut6_v of entity unisim.LUT6 [\LUT6("1000000000000000000000000...]2default:defaultZ43-3505
ó
Compiling %s
389*	simulator2k
Warchitecture structure of entity work.XFIFOLSCwr_bin_cntr [xfifolscwr_bin_cntr_default]2default:defaultZ43-3505
ë
Compiling %s
389*	simulator2e
Qarchitecture structure of entity work.XFIFOLSCwr_logic [xfifolscwr_logic_default]2default:defaultZ43-3505
´
Compiling %s
389*	simulator2
karchitecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(18,0,0,false...]2default:defaultZ43-3505
ó
Compiling %s
389*	simulator2k
Warchitecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(0,0,"00000000000000000...]2default:defaultZ43-3505
≠
Compiling %s
389*	simulator2Ä
larchitecture structure of entity work.XFIFOLSCblk_mem_gen_prim_wrapper [xfifolscblk_mem_gen_prim_wrapper...]2default:defaultZ43-3505
™
Compiling %s
389*	simulator2~
jarchitecture structure of entity work.XFIFOLSCblk_mem_gen_prim_width [xfifolscblk_mem_gen_prim_width_d...]2default:defaultZ43-3505
≠
Compiling %s
389*	simulator2Ä
larchitecture structure of entity work.XFIFOLSCblk_mem_gen_generic_cstr [xfifolscblk_mem_gen_generic_cstr...]2default:defaultZ43-3505
ü
Compiling %s
389*	simulator2s
_architecture structure of entity work.XFIFOLSCblk_mem_gen_top [xfifolscblk_mem_gen_top_default]2default:defaultZ43-3505
™
Compiling %s
389*	simulator2~
jarchitecture structure of entity work.XFIFOLSCblk_mem_gen_v8_2_synth [xfifolscblk_mem_gen_v8_2_synth_d...]2default:defaultZ43-3505
∑
Compiling %s
389*	simulator2ä
varchitecture structure of entity work.\XFIFOLSCblk_mem_gen_v8_2__parameterized0\ [\XFIFOLSCblk_mem_gen_v8_2__param...]2default:defaultZ43-3505
ç
Compiling %s
389*	simulator2a
Marchitecture structure of entity work.XFIFOLSCmemory [xfifolscmemory_default]2default:defaultZ43-3505
É
Compiling %s
389*	simulator2W
Carchitecture lut3_v of entity unisim.LUT3 [\LUT3("10111010")(0,7)\]2default:defaultZ43-3505
É
Compiling %s
389*	simulator2W
Carchitecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]2default:defaultZ43-3505
•
Compiling %s
389*	simulator2y
earchitecture structure of entity work.XFIFOLSCreset_blk_ramfifo [xfifolscreset_blk_ramfifo_defaul...]2default:defaultZ43-3505
™
Compiling %s
389*	simulator2~
jarchitecture structure of entity work.XFIFOLSCfifo_generator_ramfifo [xfifolscfifo_generator_ramfifo_d...]2default:defaultZ43-3505
¶
Compiling %s
389*	simulator2z
farchitecture structure of entity work.XFIFOLSCfifo_generator_top [xfifolscfifo_generator_top_defau...]2default:defaultZ43-3505
Ø
Compiling %s
389*	simulator2Ç
narchitecture structure of entity work.XFIFOLSCfifo_generator_v12_0_synth [xfifolscfifo_generator_v12_0_syn...]2default:defaultZ43-3505
ª
Compiling %s
389*	simulator2é
zarchitecture structure of entity work.\XFIFOLSCfifo_generator_v12_0__parameterized0\ [\XFIFOLSCfifo_generator_v12_0__p...]2default:defaultZ43-3505
Å
Compiling %s
389*	simulator2U
Aarchitecture structure of entity work.XFIFOLSC [xfifolsc_default]2default:defaultZ43-3505
ì
Compiling %s
389*	simulator2g
Sarchitecture logic of entity work.XFIFOLSC_my_wrapper [xfifolsc_my_wrapper_default]2default:defaultZ43-3505
á
Compiling %s
389*	simulator2[
Garchitecture behavioural of entity work.FIFOLSC [\FIFOLSC(0,512,9,16)\]2default:defaultZ43-3505
É
Compiling %s
389*	simulator2W
Carchitecture behavioural of entity work.FRAMELSC [framelsc_default]2default:defaultZ43-3505
Ö
Compiling %s
389*	simulator2Y
Earchitecture behavioural of entity work.paritylsc [paritylsc_default]2default:defaultZ43-3505
}
Compiling %s
389*	simulator2Q
=architecture behaviour of entity work.CRCGEN [crcgen_default]2default:defaultZ43-3505
}
Compiling %s
389*	simulator2Q
=architecture behaviour of entity work.CRCLSC [crclsc_default]2default:defaultZ43-3505
}
Compiling %s
389*	simulator2Q
=architecture behavioural of entity work.SPLIT [split_default]2default:defaultZ43-3505
î
Compiling %s
389*	simulator2h
Tarchitecture structure of entity work.holalsc_core [\holalsc_core(1,0,15,512,9,16)\]2default:defaultZ43-3505
ì
Compiling %s
389*	simulator2g
Sarchitecture behaviour of entity work.tlk_gtx_interface [tlk_gtx_interface_default]2default:defaultZ43-3505
é
Compiling %s
389*	simulator2b
Narchitecture logic of entity work.holalsc_gtx [\holalsc_gtx(1,0,15,512,9,16)\]2default:defaultZ43-3505
}
Compiling %s
389*	simulator2Q
=architecture behavioural of entity work.FRONT [\FRONT(7,15)\]2default:defaultZ43-3505
Ñ
Compiling %s
389*	simulator2X
Darchitecture behaviour of entity work.CONTROL_LDC [\CONTROL_LDC(2)\]2default:defaultZ43-3505
ü
Compiling %s
389*	simulator2s
_architecture structure of entity work.XFIFOLDCsynchronizer_ff [xfifoldcsynchronizer_ff_default]2default:defaultZ43-3505
•
Compiling %s
389*	simulator2y
earchitecture structure of entity work.XFIFOLDCsynchronizer_ff_3 [xfifoldcsynchronizer_ff_3_defaul...]2default:defaultZ43-3505
•
Compiling %s
389*	simulator2y
earchitecture structure of entity work.XFIFOLDCsynchronizer_ff_4 [xfifoldcsynchronizer_ff_4_defaul...]2default:defaultZ43-3505
•
Compiling %s
389*	simulator2y
earchitecture structure of entity work.XFIFOLDCsynchronizer_ff_5 [xfifoldcsynchronizer_ff_5_defaul...]2default:defaultZ43-3505
ó
Compiling %s
389*	simulator2k
Warchitecture structure of entity work.XFIFOLDCclk_x_pntrs [xfifoldcclk_x_pntrs_default]2default:defaultZ43-3505
ë
Compiling %s
389*	simulator2e
Qarchitecture structure of entity work.XFIFOLDCrd_dc_as [xfifoldcrd_dc_as_default]2default:defaultZ43-3505
ì
Compiling %s
389*	simulator2g
Sarchitecture structure of entity work.XFIFOLDCcompare_1 [xfifoldccompare_1_default]2default:defaultZ43-3505
ì
Compiling %s
389*	simulator2g
Sarchitecture structure of entity work.XFIFOLDCcompare_2 [xfifoldccompare_2_default]2default:defaultZ43-3505
¶
Compiling %s
389*	simulator2z
farchitecture structure of entity work.XFIFOLDCrd_status_flags_as [xfifoldcrd_status_flags_as_defau...]2default:defaultZ43-3505
ó
Compiling %s
389*	simulator2k
Warchitecture structure of entity work.XFIFOLDCrd_bin_cntr [xfifoldcrd_bin_cntr_default]2default:defaultZ43-3505
ë
Compiling %s
389*	simulator2e
Qarchitecture structure of entity work.XFIFOLDCrd_logic [xfifoldcrd_logic_default]2default:defaultZ43-3505
è
Compiling %s
389*	simulator2c
Oarchitecture structure of entity work.XFIFOLDCcompare [xfifoldccompare_default]2default:defaultZ43-3505
ì
Compiling %s
389*	simulator2g
Sarchitecture structure of entity work.XFIFOLDCcompare_0 [xfifoldccompare_0_default]2default:defaultZ43-3505
¶
Compiling %s
389*	simulator2z
farchitecture structure of entity work.XFIFOLDCwr_status_flags_as [xfifoldcwr_status_flags_as_defau...]2default:defaultZ43-3505
ó
Compiling %s
389*	simulator2k
Warchitecture structure of entity work.XFIFOLDCwr_bin_cntr [xfifoldcwr_bin_cntr_default]2default:defaultZ43-3505
ë
Compiling %s
389*	simulator2e
Qarchitecture structure of entity work.XFIFOLDCwr_logic [xfifoldcwr_logic_default]2default:defaultZ43-3505
≠
Compiling %s
389*	simulator2Ä
larchitecture structure of entity work.XFIFOLDCblk_mem_gen_prim_wrapper [xfifoldcblk_mem_gen_prim_wrapper...]2default:defaultZ43-3505
™
Compiling %s
389*	simulator2~
jarchitecture structure of entity work.XFIFOLDCblk_mem_gen_prim_width [xfifoldcblk_mem_gen_prim_width_d...]2default:defaultZ43-3505
≠
Compiling %s
389*	simulator2Ä
larchitecture structure of entity work.XFIFOLDCblk_mem_gen_generic_cstr [xfifoldcblk_mem_gen_generic_cstr...]2default:defaultZ43-3505
ü
Compiling %s
389*	simulator2s
_architecture structure of entity work.XFIFOLDCblk_mem_gen_top [xfifoldcblk_mem_gen_top_default]2default:defaultZ43-3505
™
Compiling %s
389*	simulator2~
jarchitecture structure of entity work.XFIFOLDCblk_mem_gen_v8_2_synth [xfifoldcblk_mem_gen_v8_2_synth_d...]2default:defaultZ43-3505
∑
Compiling %s
389*	simulator2ä
varchitecture structure of entity work.\XFIFOLDCblk_mem_gen_v8_2__parameterized0\ [\XFIFOLDCblk_mem_gen_v8_2__param...]2default:defaultZ43-3505
ç
Compiling %s
389*	simulator2a
Marchitecture structure of entity work.XFIFOLDCmemory [xfifoldcmemory_default]2default:defaultZ43-3505
•
Compiling %s
389*	simulator2y
earchitecture structure of entity work.XFIFOLDCreset_blk_ramfifo [xfifoldcreset_blk_ramfifo_defaul...]2default:defaultZ43-3505
™
Compiling %s
389*	simulator2~
jarchitecture structure of entity work.XFIFOLDCfifo_generator_ramfifo [xfifoldcfifo_generator_ramfifo_d...]2default:defaultZ43-3505
¶
Compiling %s
389*	simulator2z
farchitecture structure of entity work.XFIFOLDCfifo_generator_top [xfifoldcfifo_generator_top_defau...]2default:defaultZ43-3505
Ø
Compiling %s
389*	simulator2Ç
narchitecture structure of entity work.XFIFOLDCfifo_generator_v12_0_synth [xfifoldcfifo_generator_v12_0_syn...]2default:defaultZ43-3505
ª
Compiling %s
389*	simulator2é
zarchitecture structure of entity work.\XFIFOLDCfifo_generator_v12_0__parameterized0\ [\XFIFOLDCfifo_generator_v12_0__p...]2default:defaultZ43-3505
Å
Compiling %s
389*	simulator2U
Aarchitecture structure of entity work.XFIFOLDC [xfifoldc_default]2default:defaultZ43-3505
ì
Compiling %s
389*	simulator2g
Sarchitecture logic of entity work.XFIFOLDC_my_wrapper [xfifoldc_my_wrapper_default]2default:defaultZ43-3505
á
Compiling %s
389*	simulator2[
Garchitecture behavioural of entity work.FIFOLDC [\FIFOLDC(0,512,9,16)\]2default:defaultZ43-3505
Å
Compiling %s
389*	simulator2U
Aarchitecture behaviour of entity work.FRAMELDC [frameldc_default]2default:defaultZ43-3505
}
Compiling %s
389*	simulator2Q
=architecture behaviour of entity work.CRCLDC [crcldc_default]2default:defaultZ43-3505
}
Compiling %s
389*	simulator2Q
=architecture behaviour of entity work.PARLDC [parldc_default]2default:defaultZ43-3505
É
Compiling %s
389*	simulator2W
Carchitecture behaviour of entity work.TESTCHECK [testcheck_default]2default:defaultZ43-3505
î
Compiling %s
389*	simulator2h
Tarchitecture structure of entity work.holaldc_core [\holaldc_core(0,1,15,512,9,16)\]2default:defaultZ43-3505
é
Compiling %s
389*	simulator2b
Narchitecture logic of entity work.holaldc_gtx [\holaldc_gtx(0,1,15,512,9,16)\]2default:defaultZ43-3505
k
Compiling %s
389*	simulator2?
+architecture logic of entity work.testbench2default:defaultZ43-3505
W
Built simulation snapshot %s
278*	simulator2
run_gen2default:defaultZ43-3394


End Record