From 2fd89e130113afbd35a990ddc347ccfcad349198 Mon Sep 17 00:00:00 2001
From: Danny Park <danny.park@outlook.com>
Date: Fri, 22 Feb 2019 13:45:13 -0500
Subject: [PATCH 1/7] Adding red pitaya changes.

---
 arch/arm/dts/Makefile             |  3 +-
 arch/arm/dts/zynq-red-pitaya.dts  | 64 +++++++++++++++++++++++++++++++
 common/main.c                     |  2 +
 configs/zynq_red_pitaya_defconfig | 47 +++++++++++++++++++++++
 include/configs/zynq_red_pitaya.h | 30 +++++++++++++++
 5 files changed, 145 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm/dts/zynq-red-pitaya.dts
 create mode 100644 configs/zynq_red_pitaya_defconfig
 create mode 100644 include/configs/zynq_red_pitaya.h

diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index 445ab1526b..7f9057d879 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -163,7 +163,8 @@ dtb-$(CONFIG_ARCH_ZYNQ) += \
 	zynq-zed.dtb \
 	zynq-zturn.dtb \
 	zynq-zybo.dtb \
-	zynq-zybo-z7.dtb
+	zynq-zybo-z7.dtb \
+	zynq-red-pitaya.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += \
 	avnet-ultra96-rev1.dtb			\
 	zynqmp-mini.dtb				\
diff --git a/arch/arm/dts/zynq-red-pitaya.dts b/arch/arm/dts/zynq-red-pitaya.dts
new file mode 100644
index 0000000000..ba4356ff01
--- /dev/null
+++ b/arch/arm/dts/zynq-red-pitaya.dts
@@ -0,0 +1,64 @@
+/*
+ * Red Pitaya board DTS
+ *
+ *  Copyright (C) 2011 - 2015 Xilinx
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+/dts-v1/;
+#include "zynq-7000.dtsi"
+
+/ {
+	model = "Red Pitaya Board";
+	compatible = "xlnx,zynq-red-pitaya", "xlnx,zynq-7000";
+
+	aliases {
+		ethernet0 = &gem0;
+		serial0 = &uart0;
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x1E000000>;
+	};
+
+	chosen {
+		bootargs = "earlyprintk";
+		stdout-path = "serial0:115200n8";
+	};
+
+	usb_phy0: phy0 {
+		compatible = "usb-nop-xceiv";
+		#phy-cells = <0>;
+	};
+};
+
+&clkc {
+	ps-clk-frequency = <33333333>;
+};
+
+&gem0 {
+	status = "okay";
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethernet_phy>;
+
+	ethernet_phy: ethernet-phy@1 {
+		reg = <1>;
+	};
+};
+
+&sdhci0 {
+	u-boot,dm-pre-reloc;
+	status = "okay";
+};
+
+&uart0 {
+	u-boot,dm-pre-reloc;
+	status = "okay";
+};
+
+&usb0 {
+	status = "okay";
+	dr_mode = "host";
+	usb-phy = <&usb_phy0>;
+};
+
+/*
+ * list devices on I2C bus
+ */
+
+&i2c0 {
+	eeprom@50 {
+		compatible = "24c64";
+		reg = <0x50>;
+		pagesize = <32>;
+	};
+
+	eeprom@51 {
+		compatible = "24c64";
+		reg = <0x51>;
+		pagesize = <32>;
+	};
+};
diff --git a/common/main.c b/common/main.c
index 07b34bf2b0..316c78de73 100644
--- a/common/main.c
+++ b/common/main.c
@@ -58,6 +58,8 @@ void main_loop(void)
 	if (cli_process_fdt(&s))
 		cli_secure_boot_cmd(s);
 
+	setenv("sdboot", "echo Running script from SD... && mmcinfo && fatload mmc 0 0x2000000 boot.scr && source 0x2000000");
+
 	autoboot_command(s);
 
 	cli_loop();
diff --git a/configs/zynq_red_pitaya_defconfig b/configs/zynq_red_pitaya_defconfig
new file mode 100644
index 0000000000..a590ea8328
--- /dev/null
+++ b/configs/zynq_red_pitaya_defconfig
@@ -0,0 +1,47 @@
+CONFIG_ARM=y
+CONFIG_SYS_CONFIG_NAME="zynq_red_pitaya"
+CONFIG_ARCH_ZYNQ=y
+CONFIG_DEFAULT_DEVICE_TREE="zynq-red-pitaya"
+CONFIG_SPL=y
+# CONFIG_FIT=y
+# CONFIG_FIT_VERBOSE=y
+# CONFIG_FIT_SIGNATURE is not set
+CONFIG_SYS_NO_FLASH=y
+CONFIG_HUSH_PARSER=y
+CONFIG_SYS_PROMPT="Zynq> "
+# CONFIG_CMD_IMLS is not set
+# CONFIG_CMD_FLASH is not set
+CONFIG_CMD_MMC=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_DFU=y
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_SETEXPR is not set
+# CONFIG_CMD_TFTPPUT=y
+CONFIG_CMD_DHCP=y
+# CONFIG_CMD_MII=y
+CONFIG_CMD_PING=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_OF_EMBED=y
+# CONFIG_OF_CONTROL is not set
+# CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_SPL_DM_SEQ_ALIAS=y
+CONFIG_ZYNQ_SDHCI=y
+CONFIG_ZYNQ_GEM=y
+# CONFIG_ZYNQ_QSPI=y
+CONFIG_USB=y
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_ULPI_VIEWPORT=y
+CONFIG_USB_ULPI=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_GADGET=y
+CONFIG_CI_UDC=y
+CONFIG_USB_GADGET_DOWNLOAD=y
+CONFIG_G_DNL_MANUFACTURER="Xilinx"
+CONFIG_G_DNL_VENDOR_NUM=0x03fd
+CONFIG_G_DNL_PRODUCT_NUM=0x0300
diff --git a/include/configs/zynq_red_pitaya.h b/include/configs/zynq_red_pitaya.h
new file mode 100644
index 0000000000..d1d6b5b543
--- /dev/null
+++ b/include/configs/zynq_red_pitaya.h
@@ -0,0 +1,30 @@
+#ifndef __CONFIG_ZYNQ_RED_PITAYA_H
+#define __CONFIG_ZYNQ_RED_PITAYA_H
+
+#define CONFIG_ZYNQ_I2C0
+#define CONFIG_ZYNQ_EEPROM
+
+#include <configs/zynq-common.h>
+
+/* ethernet PHY */
+#undef CONFIG_PHY_MARVELL
+
+#undef CONFIG_SYS_I2C_EEPROM_ADDR_LEN
+#undef CONFIG_SYS_I2C_EEPROM_ADDR
+#undef CONFIG_SYS_EEPROM_PAGE_WRITE_BITS
+#undef CONFIG_SYS_EEPROM_SIZE
+
+#undef CONFIG_ENV_IS_NOWHERE
+#undef CONFIG_ENV_SIZE
+#undef CONFIG_ENV_OFFSET
+
+#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN		2
+#define CONFIG_SYS_I2C_EEPROM_ADDR		0x50
+#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS	5
+#define CONFIG_SYS_EEPROM_SIZE			8192 /* Bytes */
+
+#define CONFIG_ENV_IS_IN_EEPROM
+#define CONFIG_ENV_SIZE		1024 /* Total Size of Environment Sector */
+#define CONFIG_ENV_OFFSET	(2048*3) /* WP area starts at last 1/4 of 8k eeprom */
+
+#endif /* __CONFIG_ZYNQ_RED_PITAYA_H */
-- 
2.17.1

