GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\filter.v'
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\gowin_clkdiv\gowin_clkdiv0.v'
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\gowin_clkdiv\gowin_clkdiv1.v'
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\gowin_dpb\blk_mem_gen_2.v'
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\gowin_dpb\blk_mem_gen_4.v'
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\gowin_dpb\gowin_dpb0.v'
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\gowin_dpb\gowin_dpb1.v'
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\gowin_rpll\gowin_rpll0.v'
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\audio_clock_regeneration_packet.sv'
WARN  (EX2478) : Non-net output port 'clk_audio_counter_wrap' cannot be initialized at declaration in SystemVerilog mode("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\audio_clock_regeneration_packet.sv":13)
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\audio_info_frame.sv'
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\audio_sample_packet.sv'
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\auxiliary_video_information_info_frame.sv'
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\hdmi.sv'
WARN  (EX2478) : Non-net output port 'cx' cannot be initialized at declaration in SystemVerilog mode("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\hdmi.sv":81)
WARN  (EX2478) : Non-net output port 'cy' cannot be initialized at declaration in SystemVerilog mode("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\hdmi.sv":82)
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\packet_assembler.sv'
WARN  (EX2478) : Non-net output port 'counter' cannot be initialized at declaration in SystemVerilog mode("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\packet_assembler.sv":11)
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\packet_picker.sv'
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\serializer.sv'
WARN  (EX3182) : Initial value of parameter 'VIDEO_RATE' is omitted("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\serializer.sv":6)
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\source_product_description_info_frame.sv'
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\tmds_channel.sv'
WARN  (EX2478) : Non-net output port 'tmds' cannot be initialized at declaration in SystemVerilog mode("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\tmds_channel.sv":16)
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v'
Analyzing Verilog file 'C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\trigger.v'
Compiling module 'top'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":2)
WARN  (EX3780) : Using initial value of 'audio_sample_word' since it is never assigned("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":1097)
WARN  (EX3780) : Using initial value of 'rgb' since it is never assigned("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":1099)
Compiling module 'Gowin_rPLL'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\gowin_rpll\gowin_rpll.v":9)
Compiling module 'filter'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\filter.v":3)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":312)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":534)
Compiling module 'trigger'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\trigger.v":3)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":633)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":641)
Compiling module 'Gowin_DPB0'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\gowin_dpb\gowin_dpb0.v":9)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":803)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":822)
Compiling module 'Gowin_DPB1'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\gowin_dpb\gowin_dpb1.v":9)
Compiling module 'Gowin_rPLL0'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\gowin_rpll\gowin_rpll0.v":9)
Compiling module 'Gowin_CLKDIV0'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\gowin_clkdiv\gowin_clkdiv0.v":9)
Compiling module 'Gowin_CLKDIV1'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\gowin_clkdiv\gowin_clkdiv1.v":9)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":1094)
Compiling module 'hdmi(VIDEO_ID_CODE=5,VIDEO_REFRESH_RATE=60,AUDIO_RATE=48000)'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\hdmi.sv":4)
Compiling module 'packet_picker(VIDEO_ID_CODE=5,VIDEO_RATE=40000000.0,IT_CONTENT=1'b1,AUDIO_BIT_WIDTH=16,AUDIO_RATE=48000,VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\packet_picker.sv":4)
Extracting RAM for identifier 'audio_sample_word_buffer'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\packet_picker.sv":80)
Compiling module 'audio_clock_regeneration_packet(VIDEO_RATE=40000000.0,AUDIO_RATE=48000)'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\audio_clock_regeneration_packet.sv":5)
Compiling module 'audio_sample_packet(SAMPLING_FREQUENCY=4'b0010,WORD_LENGTH=4'b0010)'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\audio_sample_packet.sv":8)
WARN  (EX3780) : Using initial value of 'CHANNEL_LEFT' since it is never assigned("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\audio_sample_packet.sv":63)
WARN  (EX3780) : Using initial value of 'CHANNEL_RIGHT' since it is never assigned("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\audio_sample_packet.sv":64)
Compiling module 'auxiliary_video_information_info_frame(IT_CONTENT=1'b1,VIDEO_ID_CODE=32'sb00000000000000000000000000000101)'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\auxiliary_video_information_info_frame.sv":5)
Compiling module 'source_product_description_info_frame(VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\source_product_description_info_frame.sv":5)
Compiling module 'audio_info_frame'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\audio_info_frame.sv":5)
WARN  (EX1998) : Net 'headers[255][23]' does not have a driver("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\packet_picker.sv":29)
WARN  (EX1998) : Net 'subs[255][3][55]' does not have a driver("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\packet_picker.sv":30)
Compiling module 'packet_assembler'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\packet_assembler.sv":4)
Compiling module 'tmds_channel'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=1)'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=2)'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\tmds_channel.sv":4)
Compiling module 'serializer(VIDEO_RATE=40000000.0)'("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\serializer.sv":3)
WARN  (EX1998) : Net 'le18_dout[7]' does not have a driver("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":790)
WARN  (EX1998) : Net 'le18_dout_rdy' does not have a driver("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":791)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "CASS_OUT" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":26)
WARN  (EX0211) : The output port "LED[3]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":34)
WARN  (EX0211) : The output port "LED[2]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":34)
WARN  (EX0211) : The output port "LED[1]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":34)
WARN  (EX0211) : The output port "LED[0]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":34)
WARN  (EX0211) : The output port "HSYNC_O" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":38)
WARN  (EX0211) : The output port "VSYNC_O" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":39)
WARN  (EX0211) : The output port "VIDEO_O" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":40)
WARN  (EX0211) : The output port "LED_GREEN" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":41)
WARN  (EX0211) : The output port "LED_RED" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":42)
WARN  (EX0211) : The output port "LED_BLUE" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":43)
WARN  (EX0211) : The output port "EXTIOSEL" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":46)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input CONF is unused("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":25)
WARN  (CV0016) : Input VIDEOX is unused("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":35)
WARN  (CV0016) : Input VSYNCX is unused("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":36)
WARN  (CV0016) : Input HSYNCX is unused("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":37)
WARN  (CV0016) : Input EXTIOSEL_IN_N is unused("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":48)
WARN  (CV0016) : Input WAIT_IN_N is unused("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":49)
WARN  (CV0017) : Inout _RAS_N is unused("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":10)
WARN  (CV0017) : Inout _IOREQ_N is unused("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":11)
WARN  (CV0017) : Inout _M1_N is unused("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":12)
WARN  (CV0017) : Inout _RESET_N is unused("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":13)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "trigger" instantiated to "bram_poke_trigger" is swept in optimizing("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":869)
WARN  (NL0002) : The module "Gowin_CLKDIV1" instantiated to "clkdiv1" is swept in optimizing("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":1088)
WARN  (NL0002) : The module "audio_info_frame" instantiated to "audio_info_frame" is swept in optimizing("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\packet_picker.sv":143)
WARN  (NL0002) : The module "audio_sample_packet" instantiated to "audio_sample_packet" is swept in optimizing("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\packet_picker.sv":131)
WARN  (NL0002) : The module "auxiliary_video_information_info_frame" instantiated to "auxiliary_video_information_info_frame" is swept in optimizing("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\packet_picker.sv":137)
WARN  (NL0002) : The module "source_product_description_info_frame" instantiated to "source_product_description_info_frame" is swept in optimizing("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\hdmi\packet_picker.sv":140)
WARN  (NL0002) : The module "trigger" instantiated to "xram_poke_trigger" is swept in optimizing("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":996)
WARN  (NL0002) : The module "trigger" instantiated to "xrama_write_trigger" is swept in optimizing("C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\top.v":981)
[95%] Generate netlist file "C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\impl\gwsynthesis\TRS-IO++.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "clk_audio_4" and "clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk"
[100%] Generate report file "C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\impl\gwsynthesis\TRS-IO++_syn.rpt.html" completed
GowinSynthesis finish
