lib_name: demo_testbenches
cell_name: gm_tb_tran
pins: [  ]
instances:
  R1:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "OUTP"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  R0:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "OUTN"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  V3:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "BIAS"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V2:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "INCM"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V0:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I11:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I10:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I6:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I5:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I3:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I2:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I1:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V1:
    lib_name: analogLib
    cell_name: vpulse
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "INAC"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I7:
    lib_name: analogLib
    cell_name: ideal_balun
    instpins:
      c:
        direction: inputOutput
        net_name: "OUTDC"
        num_bits: 1
      d:
        direction: inputOutput
        net_name: "OUTAC"
        num_bits: 1
      n:
        direction: inputOutput
        net_name: "OUTN"
        num_bits: 1
      p:
        direction: inputOutput
        net_name: "OUTP"
        num_bits: 1
  I4:
    lib_name: analogLib
    cell_name: ideal_balun
    instpins:
      c:
        direction: inputOutput
        net_name: "INCM"
        num_bits: 1
      d:
        direction: inputOutput
        net_name: "INAC"
        num_bits: 1
      n:
        direction: inputOutput
        net_name: "INN"
        num_bits: 1
      p:
        direction: inputOutput
        net_name: "INP"
        num_bits: 1
  I12:
    lib_name: basic
    cell_name: noConn
    instpins:
      noConn:
        direction: inputOutput
        net_name: "FOOT"
        num_bits: 1
  I9:
    lib_name: basic
    cell_name: noConn
    instpins:
      noConn:
        direction: inputOutput
        net_name: "OUTDC"
        num_bits: 1
  I8:
    lib_name: basic
    cell_name: noConn
    instpins:
      noConn:
        direction: inputOutput
        net_name: "OUTAC"
        num_bits: 1
  C1:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "OUTN"
        num_bits: 1
  C0:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "OUTP"
        num_bits: 1
  XDUT:
    lib_name: demo_templates
    cell_name: gm
    instpins:
      FOOT:
        direction: output
        net_name: "FOOT"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      OUTN:
        direction: inputOutput
        net_name: "OUTN"
        num_bits: 1
      OUTP:
        direction: inputOutput
        net_name: "OUTP"
        num_bits: 1
      INN:
        direction: input
        net_name: "INN"
        num_bits: 1
      INP:
        direction: input
        net_name: "INP"
        num_bits: 1
      BIAS:
        direction: input
        net_name: "BIAS"
        num_bits: 1
