$date
	Thu Dec 05 15:11:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DFF_LUT_TB $end
$var wire 1 ! MUX_output $end
$var reg 1 " clock $end
$var reg 1 # config_in $end
$var reg 2 $ select [1:0] $end
$scope module DUT $end
$var wire 1 " clock $end
$var wire 1 # config_in $end
$var wire 4 % select [3:0] $end
$var parameter 32 & WIDTH $end
$var reg 1 ! MUX_output $end
$var reg 16 ' shift_reg [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 &
$end
#0
$dumpvars
bx '
b0 %
b0 $
0#
0"
x!
$end
#5
0!
bx0 '
1"
#10
0"
#15
bx00 '
1#
1"
#20
0"
#25
1!
bx001 '
1"
#30
0"
#35
bx0011 '
0#
1"
#40
0"
#45
0!
bx00110 '
1"
#50
0"
#55
bx001100 '
1#
1"
#60
0"
#65
1!
bx0011001 '
1"
#70
0"
#75
bx00110011 '
0#
1"
#80
0"
#85
0!
bx001100110 '
1"
#90
0"
#95
bx0011001100 '
1"
#100
0"
#105
bx00110011000 '
0!
b10 %
b10 $
1"
#110
0"
#115
bx001100110000 '
1"
#120
0"
#125
bx0011001100000 '
1"
#130
0"
#135
bx00110011000000 '
1"
#140
0"
#145
bx001100110000000 '
1"
