#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Sep 30 14:29:09 2024
# Process ID: 2516
# Current directory: C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.runs/design_1_Watch_Top_0_0_synth_1
# Command line: vivado.exe -log design_1_Watch_Top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Watch_Top_0_0.tcl
# Log file: C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.runs/design_1_Watch_Top_0_0_synth_1/design_1_Watch_Top_0_0.vds
# Journal file: C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.runs/design_1_Watch_Top_0_0_synth_1\vivado.jou
# Running On: BOOK-04RVTD1DD8, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 16, Host memory: 33836 MB
#-----------------------------------------------------------
source design_1_Watch_Top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Watch_Top_0_0
Command: synth_design -top design_1_Watch_Top_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3088
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1849.812 ; gain = 406.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Watch_Top_0_0' [c:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.gen/sources_1/bd/design_1/ip/design_1_Watch_Top_0_0/synth/design_1_Watch_Top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Watch_Top' [c:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.gen/sources_1/bd/design_1/ipshared/34b5/Watch_Top.v:22]
INFO: [Synth 8-6157] synthesizing module 'Watchip_v1_0' [c:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.gen/sources_1/bd/design_1/ipshared/34b5/Watchip_v1_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'Watchip_v1_0_S00_AXI' [c:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.gen/sources_1/bd/design_1/ipshared/34b5/Watchip_v1_0_S00_AXI.v:23]
INFO: [Synth 8-226] default block is never used [c:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.gen/sources_1/bd/design_1/ipshared/34b5/Watchip_v1_0_S00_AXI.v:252]
INFO: [Synth 8-226] default block is never used [c:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.gen/sources_1/bd/design_1/ipshared/34b5/Watchip_v1_0_S00_AXI.v:393]
INFO: [Synth 8-6155] done synthesizing module 'Watchip_v1_0_S00_AXI' (0#1) [c:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.gen/sources_1/bd/design_1/ipshared/34b5/Watchip_v1_0_S00_AXI.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Watchip_v1_0' (0#1) [c:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.gen/sources_1/bd/design_1/ipshared/34b5/Watchip_v1_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'Watch_HW' [c:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.gen/sources_1/bd/design_1/ipshared/34b5/Watch_HW.v:22]
INFO: [Synth 8-6157] synthesizing module 'One_sec_generator' [c:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.gen/sources_1/bd/design_1/ipshared/34b5/One_sec_generator.v:22]
INFO: [Synth 8-6155] done synthesizing module 'One_sec_generator' (0#1) [c:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.gen/sources_1/bd/design_1/ipshared/34b5/One_sec_generator.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Watch_HW' (0#1) [c:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.gen/sources_1/bd/design_1/ipshared/34b5/Watch_HW.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Watch_Top' (0#1) [c:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.gen/sources_1/bd/design_1/ipshared/34b5/Watch_Top.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Watch_Top_0_0' (0#1) [c:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.gen/sources_1/bd/design_1/ip/design_1_Watch_Top_0_0/synth/design_1_Watch_Top_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.gen/sources_1/bd/design_1/ipshared/34b5/Watchip_v1_0_S00_AXI.v:245]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module Watchip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module Watchip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module Watchip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module Watchip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module Watchip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module Watchip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module Watch_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module Watch_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module Watch_Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module Watch_Top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1946.391 ; gain = 502.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1946.391 ; gain = 502.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1946.391 ; gain = 502.660
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1946.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2030.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2030.727 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2030.727 ; gain = 586.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2030.727 ; gain = 586.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2030.727 ; gain = 586.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2030.727 ; gain = 586.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[3] in module design_1_Watch_Top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module design_1_Watch_Top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module design_1_Watch_Top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module design_1_Watch_Top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_Watch_Top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_Watch_Top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_Watch_Top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_Watch_Top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_Watch_Top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_Watch_Top_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2030.727 ; gain = 586.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2030.727 ; gain = 586.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2030.727 ; gain = 586.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2030.727 ; gain = 586.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2030.727 ; gain = 586.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2030.727 ; gain = 586.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2030.727 ; gain = 586.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2030.727 ; gain = 586.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2030.727 ; gain = 586.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2030.727 ; gain = 586.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    22|
|2     |LUT1   |    36|
|3     |LUT2   |    18|
|4     |LUT3   |     7|
|5     |LUT4   |    24|
|6     |LUT5   |    21|
|7     |LUT6   |    41|
|8     |FDRE   |   204|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2030.727 ; gain = 586.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2030.727 ; gain = 502.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2030.727 ; gain = 586.996
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2030.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2030.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b1998142
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2030.727 ; gain = 988.535
INFO: [Common 17-1381] The checkpoint 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.runs/design_1_Watch_Top_0_0_synth_1/design_1_Watch_Top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Watch_Top_0_0, cache-ID = b3db26f627d95e85
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Prj/Watch_Prj.runs/design_1_Watch_Top_0_0_synth_1/design_1_Watch_Top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Watch_Top_0_0_utilization_synth.rpt -pb design_1_Watch_Top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 14:29:43 2024...
