
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000763                       # Number of seconds simulated
sim_ticks                                   762742750                       # Number of ticks simulated
final_tick                                  762742750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62512                       # Simulator instruction rate (inst/s)
host_op_rate                                   101945                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15930700                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661160                       # Number of bytes of host memory used
host_seconds                                    47.88                       # Real time elapsed on the host
sim_insts                                     2992996                       # Number of instructions simulated
sim_ops                                       4881025                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           250                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    762742750                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           53248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          160192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              213440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        53248                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          53248                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              832                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2503                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3335                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           69811217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          210021006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              279832224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      69811217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          69811217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          419539                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                419539                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          419539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          69811217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         210021006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             280251762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2502.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 6737                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3335                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           5                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3335                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         5                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  213376                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   213440                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   320                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                266                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                289                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                325                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                296                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                197                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                170                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                204                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                168                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                215                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                218                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               177                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               159                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                68                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               190                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               217                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               175                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      762681250                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3335                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     5                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2259                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      656                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      284                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      114                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       17                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          536                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     395.940299                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    257.215941                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    326.000923                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           134     25.00%     25.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           95     17.72%     42.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           43      8.02%     50.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           61     11.38%     62.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           94     17.54%     79.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           23      4.29%     83.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      0.93%     84.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            7      1.31%     86.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           74     13.81%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           536                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        53248                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       160128                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 69811217.477976679802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 209937098.713819295168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          832                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2503                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks            5                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     26872250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     82686750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32298.38                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33035.06                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      47046500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                109559000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    16670000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14111.13                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32861.13                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        279.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     279.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          2.19                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      2.19                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.09                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        1.75                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2789                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.65                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      228347.68                       # Average gap between requests
system.mem_ctrl.pageHitRate                     83.53                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2056320                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1081575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 13673100                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          52859040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              31514160                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2292960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        237473970                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         29881440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          24138000                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               394970565                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             517.829327                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             687560250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3567250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       22360000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF      89065500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     77795000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       49215000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    520740000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1834980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    952545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10131660                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              20637420                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                895200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        109540890                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         18822720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         103876620                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               293121555                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             384.299366                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             715118750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1091750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       11180000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     425916000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     49016500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       35321250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    240217250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    762742750                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1390552                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1390552                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            120710                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               819244                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   20423                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3495                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          819244                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             409041                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           410203                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        46457                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    762742750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      570143                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      401243                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           543                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            82                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 4000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    762742750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    762742750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      372577                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           117                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       762742750                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3050972                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             465629                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7973799                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1390552                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             429464                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2358255                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  241616                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        260                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           645                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    372533                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20738                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2945729                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.297659                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.689722                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1072907     36.42%     36.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   115215      3.91%     40.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    38149      1.30%     41.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    79797      2.71%     44.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   114407      3.88%     48.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    58103      1.97%     50.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    95761      3.25%     53.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    64994      2.21%     55.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1306396     44.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2945729                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.455773                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.613527                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   447923                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                846864                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1369184                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                160950                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 120808                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11461323                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 120808                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   549656                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  740369                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5706                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1385990                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                143200                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10759621                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5096                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  12900                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    897                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  81716                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13644784                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25719957                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15777052                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             58387                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107000                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7537784                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    426308                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               711557                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              582689                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             81768                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            59729                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9323611                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  91                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7822064                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            229876                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4442676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5442420                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             64                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2945729                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.655392                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.866419                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1387527     47.10%     47.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               79246      2.69%     49.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              126476      4.29%     54.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              148133      5.03%     59.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              249190      8.46%     67.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              141861      4.82%     72.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              487714     16.56%     88.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              191538      6.50%     95.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              134044      4.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2945729                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  475184     99.71%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    749      0.16%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   434      0.09%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               111      0.02%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               40      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             50484      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6732514     86.07%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   22      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1173      0.01%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 156      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  798      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  947      0.01%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 613      0.01%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                204      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               550359      7.04%     93.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              397444      5.08%     98.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45181      0.58%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41785      0.53%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7822064                       # Type of FU issued
system.cpu.iq.rate                           2.563794                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      476552                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.060924                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           19115773                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13657117                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7453084                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              180512                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             109368                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        86912                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8157816                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90316                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            29411                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       292079                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          147                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       273950                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           321                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 120808                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  614014                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 10354                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9323702                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              7798                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                711557                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               582689                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 64                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    886                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  9161                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            113                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          48649                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        88985                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               137634                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7626770                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                570114                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            195294                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       971353                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   787606                       # Number of branches executed
system.cpu.iew.exec_stores                     401239                       # Number of stores executed
system.cpu.iew.exec_rate                     2.499784                       # Inst execution rate
system.cpu.iew.wb_sent                        7590212                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7539996                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5496710                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8059317                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.471342                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.682032                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4442776                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            120730                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2315029                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.108408                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.876371                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1163552     50.26%     50.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       256207     11.07%     61.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       183272      7.92%     69.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       148840      6.43%     75.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        83967      3.63%     79.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        57348      2.48%     81.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62293      2.69%     84.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        61012      2.64%     87.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       298538     12.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2315029                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2992996                       # Number of instructions committed
system.cpu.commit.committedOps                4881025                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         728217                       # Number of memory references committed
system.cpu.commit.loads                        419478                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542915                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862780                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8778                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16513      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133242     84.68%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377856      7.74%     92.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267443      5.48%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881025                       # Class of committed instruction
system.cpu.commit.bw_lim_events                298538                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11340292                       # The number of ROB reads
system.cpu.rob.rob_writes                    19286863                       # The number of ROB writes
system.cpu.timesIdled                             642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          105243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2992996                       # Number of Instructions Simulated
system.cpu.committedOps                       4881025                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.019371                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.019371                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.980998                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.980998                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10383880                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6310144                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     48098                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    45856                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3605277                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3273589                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2686878                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    762742750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.778844                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              834862                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7326                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.958777                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            146750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.778844                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          256                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1704694                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1704694                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    762742750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       522167                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          522167                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       305369                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         305369                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       827536                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           827536                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       827536                       # number of overall hits
system.cpu.dcache.overall_hits::total          827536                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17778                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17778                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3370                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3370                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        21148                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21148                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21148                       # number of overall misses
system.cpu.dcache.overall_misses::total         21148                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    429668500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    429668500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     77205500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     77205500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    506874000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    506874000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    506874000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    506874000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       539945                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       539945                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       848684                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       848684                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       848684                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       848684                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032926                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032926                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010915                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024919                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024919                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024919                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024919                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24168.551018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24168.551018                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22909.643917                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22909.643917                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23967.940231                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23967.940231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23967.940231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23967.940231                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22540                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               292                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.191781                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5859                       # number of writebacks
system.cpu.dcache.writebacks::total              5859                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13806                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13806                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        13822                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13822                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        13822                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13822                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3972                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3354                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7326                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    120328250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    120328250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     75239750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     75239750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    195568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    195568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    195568000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    195568000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010864                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010864                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008632                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008632                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008632                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008632                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30294.121349                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30294.121349                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22432.841383                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22432.841383                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26695.058695                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26695.058695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26695.058695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26695.058695                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7070                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    762742750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.060172                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              372179                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1046                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            355.811663                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             74000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.060172                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            746112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           746112                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    762742750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       371133                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          371133                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       371133                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           371133                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       371133                       # number of overall hits
system.cpu.icache.overall_hits::total          371133                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1400                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1400                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1400                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1400                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1400                       # number of overall misses
system.cpu.icache.overall_misses::total          1400                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73802498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73802498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     73802498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73802498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73802498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73802498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       372533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       372533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       372533                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       372533                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       372533                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       372533                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003758                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003758                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003758                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003758                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003758                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003758                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 52716.070000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52716.070000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 52716.070000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52716.070000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 52716.070000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52716.070000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1011                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          354                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          354                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          354                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          354                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          354                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          354                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1046                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1046                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1046                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1046                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1046                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1046                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     56034998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56034998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     56034998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56034998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     56034998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56034998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002808                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002808                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002808                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002808                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53570.743786                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53570.743786                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53570.743786                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53570.743786                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53570.743786                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53570.743786                       # average overall mshr miss latency
system.cpu.icache.replacements                    790                       # number of replacements
system.l2bus.snoop_filter.tot_requests          16232                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         7861                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    762742750                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                5016                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          5864                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2044                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3356                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3356                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           5016                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2882                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        21722                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   24604                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        66944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       843840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   910784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                48                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               8420                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001306                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.036123                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     8409     99.87%     99.87% # Request fanout histogram
system.l2bus.snoop_fanout::1                       11      0.13%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 8420                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              6987500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              784500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             5494500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    762742750                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2611.634302                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  16223                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3335                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.864468                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   729.204439                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1882.429863                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.178028                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.459578                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.637606                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3287                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         3169                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.802490                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               133119                       # Number of tag accesses
system.l2cache.tags.data_accesses              133119                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    762742750                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         5859                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         5859                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2427                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2427                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          214                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         2396                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2610                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             214                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4823                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                5037                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            214                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4823                       # number of overall hits
system.l2cache.overall_hits::total               5037                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          929                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            929                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          832                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         1574                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2406                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           832                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2503                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3335                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          832                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2503                       # number of overall misses
system.l2cache.overall_misses::total             3335                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     59957250                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     59957250                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     54120250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    104692750                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    158813000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     54120250                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    164650000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    218770250                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     54120250                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    164650000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    218770250                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         5859                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         5859                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         3356                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3356                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1046                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         3970                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         5016                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1046                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7326                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            8372                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1046                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7326                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           8372                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.276818                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.276818                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.795411                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.396474                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.479665                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.795411                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.341660                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.398352                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.795411                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.341660                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.398352                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 64539.558665                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64539.558665                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65048.377404                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66513.818297                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66007.065669                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 65048.377404                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65781.062725                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65598.275862                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65048.377404                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65781.062725                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65598.275862                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          929                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          929                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          832                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         1574                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2406                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          832                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2503                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3335                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          832                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2503                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3335                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     55312250                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     55312250                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     49960250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     96822750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    146783000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     49960250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    152135000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    202095250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     49960250                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    152135000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    202095250                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.276818                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.276818                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.795411                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.396474                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.479665                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.795411                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.341660                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.398352                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.795411                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.341660                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.398352                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59539.558665                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59539.558665                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60048.377404                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61513.818297                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61007.065669                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60048.377404                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60781.062725                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60598.275862                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60048.377404                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60781.062725                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60598.275862                       # average overall mshr miss latency
system.l2cache.replacements                        48                       # number of replacements
system.membus.snoop_filter.tot_requests          3382                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           47                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    762742750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2406                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               42                       # Transaction distribution
system.membus.trans_dist::ReadExReq               929                       # Transaction distribution
system.membus.trans_dist::ReadExResp              929                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2406                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         6717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         6717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       213760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       213760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3335                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3335    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3335                       # Request fanout histogram
system.membus.reqLayer2.occupancy              850500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            4168750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
