<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="HDMI_Test_v03.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_Capture.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="VGA_Capture.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="VGA_Capture.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="VGA_Capture.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_Capture_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="VGA_Capture_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="VGA_Capture_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_Capture_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vtc_demo_top_level_v03.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vtc_demo_top_level_v03.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="vtc_demo_top_level_v03.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vtc_demo_top_level_v03.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vtc_demo_top_level_v03.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vtc_demo_top_level_v03.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vtc_demo_top_level_v03.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vtc_demo_top_level_v03.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="vtc_demo_top_level_v03.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vtc_demo_top_level_v03.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="vtc_demo_top_level_v03.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="vtc_demo_top_level_v03.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="vtc_demo_top_level_v03.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vtc_demo_top_level_v03.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="vtc_demo_top_level_v03.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vtc_demo_top_level_v03.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vtc_demo_top_level_v03.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="vtc_demo_top_level_v03.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="vtc_demo_top_level_v03.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="vtc_demo_top_level_v03.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vtc_demo_top_level_v03.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="vtc_demo_top_level_v03.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vtc_demo_top_level_v03.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vtc_demo_top_level_v03_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="vtc_demo_top_level_v03_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vtc_demo_top_level_v03_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vtc_demo_top_level_v03_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vtc_demo_top_level_v03_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="vtc_demo_top_level_v03_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vtc_demo_top_level_v03_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vtc_demo_top_level_v03_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="vtc_demo_top_level_v03_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="vtc_demo_top_level_v03_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vtc_demo_top_level_v03_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vtc_demo_top_level_v03_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="vtc_demo_top_level_v03_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="vtc_demo_top_level_v03_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vtc_demo_top_level_v03_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1403021878" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1403021878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403021878" xil_pn:in_ck="4803951941645248205" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1403021878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DRAM16XN.v"/>
      <outfile xil_pn:name="convert_30to15_fifo.v"/>
      <outfile xil_pn:name="debnce.v"/>
      <outfile xil_pn:name="dvi_encoder.v"/>
      <outfile xil_pn:name="encode.v"/>
      <outfile xil_pn:name="hdclrbar.v"/>
      <outfile xil_pn:name="serdes_n_to_1.v"/>
      <outfile xil_pn:name="synchro.v"/>
      <outfile xil_pn:name="timing.v"/>
      <outfile xil_pn:name="vgacapture.vhd"/>
      <outfile xil_pn:name="vtc_demo.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1403021884" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1049969114579322580" xil_pn:start_ts="1403021884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403021884" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6713916179403653970" xil_pn:start_ts="1403021884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403021884" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6660407450646157405" xil_pn:start_ts="1403021884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1403021884" xil_pn:in_ck="4803951941645248205" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1403021884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DRAM16XN.v"/>
      <outfile xil_pn:name="convert_30to15_fifo.v"/>
      <outfile xil_pn:name="debnce.v"/>
      <outfile xil_pn:name="dvi_encoder.v"/>
      <outfile xil_pn:name="encode.v"/>
      <outfile xil_pn:name="hdclrbar.v"/>
      <outfile xil_pn:name="serdes_n_to_1.v"/>
      <outfile xil_pn:name="synchro.v"/>
      <outfile xil_pn:name="timing.v"/>
      <outfile xil_pn:name="vgacapture.vhd"/>
      <outfile xil_pn:name="vtc_demo.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1403021900" xil_pn:in_ck="4803951941645248205" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6225385064145687355" xil_pn:start_ts="1403021884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="VGA_Capture_beh.prj"/>
      <outfile xil_pn:name="VGA_Capture_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1403021901" xil_pn:in_ck="-4727868732812288736" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8588947554517080744" xil_pn:start_ts="1403021900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VGA_Capture_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1403022840" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1403022840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403022840" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8159560575146342669" xil_pn:start_ts="1403022840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403022840" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1186404067558814332" xil_pn:start_ts="1403022840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403022840" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1403022840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403022840" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8302415534182793205" xil_pn:start_ts="1403022840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403022840" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1403022840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403022840" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="372737212289834382" xil_pn:start_ts="1403022840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403034292" xil_pn:in_ck="4803951941645248205" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3816801793069225059" xil_pn:start_ts="1403034275">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.lso"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.ngc"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.ngr"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.prj"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.stx"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.syr"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.xst"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1403029634" xil_pn:in_ck="6146364473366708253" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4185967385457161866" xil_pn:start_ts="1403029634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403034305" xil_pn:in_ck="9072693816409594325" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3997431951037313649" xil_pn:start_ts="1403034292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.bld"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.ngd"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1403034341" xil_pn:in_ck="9072693816409594326" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1403034305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.pcf"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03_map.map"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03_map.mrp"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03_map.ncd"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03_map.ngm"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03_map.xrpt"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03_summary.xml"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1403034380" xil_pn:in_ck="-8079396495703153681" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1403034341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.ncd"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.pad"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.par"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.ptwx"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.unroutes"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.xpi"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03_pad.csv"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03_pad.txt"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1403034425" xil_pn:in_ck="8957482773279930101" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1403034380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.bgn"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.bit"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.drc"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1403034380" xil_pn:in_ck="9072693816409594194" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1403034364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.twr"/>
      <outfile xil_pn:name="vtc_demo_top_level_v03.twx"/>
    </transform>
  </transforms>

</generated_project>
