// Seed: 3091807662
module module_0;
  assign id_1 = id_1;
  wire id_2, id_3;
  tri1 id_4, id_5 = -1;
  assign id_2 = id_2;
endmodule
module module_1 (
    input tri1 id_0
);
  module_0 modCall_1 ();
  assign id_2 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always_comb id_5 <= id_6;
  module_0 modCall_1 ();
  assign id_3 = 1'b0;
  id_7(
      id_7, 1, 1, -1, id_6
  );
  wire id_8, id_9;
endmodule
