Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri May 13 22:22:07 2022
| Host         : hoogly running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_control_sets -verbose -file bch_to_display_control_sets_placed.rpt
| Design       : bch_to_display
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             131 |           47 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              47 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+----------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+---------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | enable0_out   |                            |                1 |              1 |
|  clk_IBUF_BUFG |               |                            |                2 |              5 |
|  clk_IBUF_BUFG | btnL_IBUF     |                            |                8 |             16 |
|  clk_IBUF_BUFG | enable        | clk_counter[18]_i_1_n_0    |                6 |             19 |
|  clk_IBUF_BUFG | enable        | rotate_counter[27]_i_1_n_0 |                8 |             28 |
|  clk_IBUF_BUFG | btnR_IBUF     |                            |               15 |             49 |
|  clk_IBUF_BUFG | d4s           |                            |               23 |             65 |
+----------------+---------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 5      |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


