// Seed: 684679648
module module_0;
  logic id_1;
  assign module_1.id_0 = 0;
endmodule
program module_1 #(
    parameter id_0 = 32'd83,
    parameter id_4 = 32'd72,
    parameter id_5 = 32'd98
) (
    input tri0  _id_0,
    input uwire id_1
);
  logic id_3 = 1;
  wire [id_0 : 1] _id_4, _id_5, id_6;
  assign id_5 = id_4;
  tri id_7, id_8[id_4 : id_5];
  module_0 modCall_1 ();
  assign id_8 = -1 - id_8;
endprogram
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output tri1 id_13;
  inout reg id_12;
  inout logic [7:0] id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  localparam id_20 = -1'h0;
  assign id_13 = 1;
  always id_12 <= id_14;
  assign id_11[1'b0!=1 : 1] = id_10;
endmodule
