

================================================================
== Synthesis Summary Report of 'fft_stage_first'
================================================================
+ General Information: 
    * Date:           Wed Oct 19 14:13:00 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |      Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |      & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ fft_stage_first  |     -|  0.04|      529|  5.290e+03|         -|      530|     -|        no|     -|  18 (8%)|  2295 (2%)|  3204 (6%)|    -|
    | o DFT_Loop        |     -|  7.30|      527|  5.270e+03|        17|        1|   512|       yes|     -|        -|          -|          -|    -|
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| OUT_I_address0 | 10       |
| OUT_I_address1 | 10       |
| OUT_I_d0       | 32       |
| OUT_I_d1       | 32       |
| OUT_R_address0 | 10       |
| OUT_R_address1 | 10       |
| OUT_R_d0       | 32       |
| OUT_R_d1       | 32       |
| X_I_address0   | 10       |
| X_I_address1   | 10       |
| X_I_q0         | 32       |
| X_I_q1         | 32       |
| X_R_address0   | 10       |
| X_R_address1   | 10       |
| X_R_q0         | 32       |
| X_R_q1         | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| X_R      | in        | float*   |
| X_I      | in        | float*   |
| OUT_R    | out       | float*   |
| OUT_I    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| X_R      | X_R_address0   | port    | offset   |
| X_R      | X_R_ce0        | port    |          |
| X_R      | X_R_q0         | port    |          |
| X_R      | X_R_address1   | port    | offset   |
| X_R      | X_R_ce1        | port    |          |
| X_R      | X_R_q1         | port    |          |
| X_I      | X_I_address0   | port    | offset   |
| X_I      | X_I_ce0        | port    |          |
| X_I      | X_I_q0         | port    |          |
| X_I      | X_I_address1   | port    | offset   |
| X_I      | X_I_ce1        | port    |          |
| X_I      | X_I_q1         | port    |          |
| OUT_R    | OUT_R_address0 | port    | offset   |
| OUT_R    | OUT_R_ce0      | port    |          |
| OUT_R    | OUT_R_we0      | port    |          |
| OUT_R    | OUT_R_d0       | port    |          |
| OUT_R    | OUT_R_address1 | port    | offset   |
| OUT_R    | OUT_R_ce1      | port    |          |
| OUT_R    | OUT_R_we1      | port    |          |
| OUT_R    | OUT_R_d1       | port    |          |
| OUT_I    | OUT_I_address0 | port    | offset   |
| OUT_I    | OUT_I_ce0      | port    |          |
| OUT_I    | OUT_I_we0      | port    |          |
| OUT_I    | OUT_I_d0       | port    |          |
| OUT_I    | OUT_I_address1 | port    | offset   |
| OUT_I    | OUT_I_ce1      | port    |          |
| OUT_I    | OUT_I_we1      | port    |          |
| OUT_I    | OUT_I_d1       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                | DSP | Pragma | Variable | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+----------+------+---------+---------+
| + fft_stage_first                   | 18  |        |          |      |         |         |
|   fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul      | fmul | maxdsp  | 3       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | t_R      | fsub | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul1     | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | t_I      | fadd | fulldsp | 4       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | sub      | fsub | fulldsp | 4       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | sub1     | fsub | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add      | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add1     | fadd | fulldsp | 4       |
|   add_ln24_fu_222_p2                | -   |        | add_ln24 | add  | fabric  | 0       |
+-------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

