# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../memoriaPrograma.srcs/sources_1/new/memPrograma.vhd" \
"../../../../memoriaPrograma.srcs/sim_1/new/tbMemPrograma.vhd" \

# Do not sort compile order
nosort
