// Seed: 3935255622
module module_0 (
    input uwire id_0,
    output tri id_1,
    input tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wand id_7,
    output uwire id_8
);
  id_10(
      .id_0(1'b0)
  );
  always @(posedge id_7) begin
    if ({id_2, 1, 1, 1}) begin
      assert (id_0);
    end
  end
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output tri0 id_2,
    output wand id_3,
    input supply0 id_4,
    output wire id_5,
    input tri1 id_6
);
  assign id_1 = 1;
  wire id_8;
  wire id_9;
  module_0(
      id_0, id_1, id_4, id_0, id_4, id_4, id_6, id_6, id_3
  );
endmodule
