{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718238124155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718238124157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 18:22:03 2024 " "Processing started: Wed Jun 12 18:22:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718238124157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1718238124157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_FINAL_V2 -c CPU_FINAL_V2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_FINAL_V2 -c CPU_FINAL_V2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1718238124157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1718238124712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1718238124712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718238134994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718238134994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arith.v 1 1 " "Found 1 design units, including 1 entities, in source file arith.v" { { "Info" "ISGN_ENTITY_NAME" "1 arith " "Found entity 1: arith" {  } { { "arith.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/arith.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718238134997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718238134997 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic logic.v(1) " "Verilog HDL Declaration warning at logic.v(1): \"logic\" is SystemVerilog-2005 keyword" {  } { { "logic.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/logic.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1718238134999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.v 1 1 " "Found 1 design units, including 1 entities, in source file logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic " "Found entity 1: logic" {  } { { "logic.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718238135000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718238135000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718238135004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718238135004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718238135008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718238135008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718238135011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718238135011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718238135014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718238135014 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instmem.v(12) " "Verilog HDL information at instmem.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "instmem.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/instmem.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1718238135016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Found entity 1: instmem" {  } { { "instmem.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/instmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718238135017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718238135017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insreg.v 1 1 " "Found 1 design units, including 1 entities, in source file insreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 insReg " "Found entity 1: insReg" {  } { { "insReg.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/insReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718238135019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718238135019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718238135021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718238135021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxb.v 1 1 " "Found 1 design units, including 1 entities, in source file muxb.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxB " "Found entity 1: muxB" {  } { { "muxB.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/muxB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718238135024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718238135024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718238135027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718238135027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxa.v 1 1 " "Found 1 design units, including 1 entities, in source file muxa.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxA " "Found entity 1: muxA" {  } { { "muxA.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/muxA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718238135030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718238135030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "tb_CPU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/tb_CPU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718238135032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718238135032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "execaddd CPU.v(64) " "Verilog HDL Implicit Net warning at CPU.v(64): created implicit net for \"execaddd\"" {  } { { "CPU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1718238135033 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataCoutd CPU.v(86) " "Verilog HDL Implicit Net warning at CPU.v(86): created implicit net for \"dataCoutd\"" {  } { { "CPU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1718238135033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_CPU " "Elaborating entity \"tb_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1718238135092 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb_CPU.v(39) " "Verilog HDL warning at tb_CPU.v(39): assignments to clk create a combinational loop" {  } { { "tb_CPU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/tb_CPU.v" 39 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1718238135254 "|tb_CPU"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_CPU.v(68) " "Verilog HDL warning at tb_CPU.v(68): ignoring unsupported system task" {  } { { "tb_CPU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/tb_CPU.v" 68 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1718238135255 "|tb_CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:C1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:C1\"" {  } { { "tb_CPU.v" "C1" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/tb_CPU.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1718238135256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instmem CPU:C1\|instmem:a1 " "Elaborating entity \"instmem\" for hierarchy \"CPU:C1\|instmem:a1\"" {  } { { "CPU.v" "a1" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1718238135259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insReg CPU:C1\|insReg:a2 " "Elaborating entity \"insReg\" for hierarchy \"CPU:C1\|insReg:a2\"" {  } { { "CPU.v" "a2" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1718238135261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:C1\|controller:a3 " "Elaborating entity \"controller\" for hierarchy \"CPU:C1\|controller:a3\"" {  } { { "CPU.v" "a3" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1718238135263 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(153) " "Verilog HDL Case Statement warning at controller.v(153): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 153 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1718238135265 "|CPU|controller:a3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(167) " "Verilog HDL Case Statement warning at controller.v(167): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 167 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1718238135265 "|CPU|controller:a3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(181) " "Verilog HDL Case Statement warning at controller.v(181): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 181 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1718238135265 "|CPU|controller:a3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(195) " "Verilog HDL Case Statement warning at controller.v(195): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 195 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1718238135265 "|CPU|controller:a3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(208) " "Verilog HDL Case Statement warning at controller.v(208): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 208 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1718238135265 "|CPU|controller:a3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(222) " "Verilog HDL Case Statement warning at controller.v(222): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 222 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1718238135265 "|CPU|controller:a3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(235) " "Verilog HDL Case Statement warning at controller.v(235): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 235 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1718238135266 "|CPU|controller:a3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(249) " "Verilog HDL Case Statement warning at controller.v(249): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 249 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1718238135266 "|CPU|controller:a3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(263) " "Verilog HDL Case Statement warning at controller.v(263): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 263 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1718238135266 "|CPU|controller:a3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(277) " "Verilog HDL Case Statement warning at controller.v(277): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 277 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1718238135266 "|CPU|controller:a3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(291) " "Verilog HDL Case Statement warning at controller.v(291): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 291 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1718238135266 "|CPU|controller:a3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(305) " "Verilog HDL Case Statement warning at controller.v(305): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 305 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1718238135266 "|CPU|controller:a3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loadPC controller.v(48) " "Verilog HDL Always Construct warning at controller.v(48): inferring latch(es) for variable \"loadPC\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1718238135266 "|CPU|controller:a3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incPC controller.v(48) " "Verilog HDL Always Construct warning at controller.v(48): inferring latch(es) for variable \"incPC\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1718238135266 "|CPU|controller:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incPC controller.v(64) " "Inferred latch for \"incPC\" at controller.v(64)" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1718238135266 "|CPU|controller:a3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadPC controller.v(64) " "Inferred latch for \"loadPC\" at controller.v(64)" {  } { { "controller.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1718238135266 "|CPU|controller:a3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:C1\|PC:a4 " "Elaborating entity \"PC\" for hierarchy \"CPU:C1\|PC:a4\"" {  } { { "CPU.v" "a4" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1718238135267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxB CPU:C1\|muxB:a5 " "Elaborating entity \"muxB\" for hierarchy \"CPU:C1\|muxB:a5\"" {  } { { "CPU.v" "a5" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1718238135269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank CPU:C1\|register_bank:reg_bank " "Elaborating entity \"register_bank\" for hierarchy \"CPU:C1\|register_bank:reg_bank\"" {  } { { "CPU.v" "reg_bank" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1718238135271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem CPU:C1\|datamem:a9 " "Elaborating entity \"datamem\" for hierarchy \"CPU:C1\|datamem:a9\"" {  } { { "CPU.v" "a9" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1718238135287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxA CPU:C1\|muxA:b1 " "Elaborating entity \"muxA\" for hierarchy \"CPU:C1\|muxA:b1\"" {  } { { "CPU.v" "b1" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1718238135289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 muxA.v(14) " "Verilog HDL assignment warning at muxA.v(14): truncated value with size 48 to match size of target (32)" {  } { { "muxA.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/muxA.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1718238135291 "|CPU|muxA:b1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:C1\|ALU:b2 " "Elaborating entity \"ALU\" for hierarchy \"CPU:C1\|ALU:b2\"" {  } { { "CPU.v" "b2" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1718238135292 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outau ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): variable \"outau\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718238135293 "|CPU|ALU:b2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outlu ALU.v(27) " "Verilog HDL Always Construct warning at ALU.v(27): variable \"outlu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718238135293 "|CPU|ALU:b2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tza ALU.v(32) " "Verilog HDL Always Construct warning at ALU.v(32): variable \"tza\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718238135293 "|CPU|ALU:b2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tzb ALU.v(33) " "Verilog HDL Always Construct warning at ALU.v(33): variable \"tzb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718238135294 "|CPU|ALU:b2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "teq ALU.v(34) " "Verilog HDL Always Construct warning at ALU.v(34): variable \"teq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718238135294 "|CPU|ALU:b2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tgt ALU.v(35) " "Verilog HDL Always Construct warning at ALU.v(35): variable \"tgt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718238135294 "|CPU|ALU:b2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tlt ALU.v(36) " "Verilog HDL Always Construct warning at ALU.v(36): variable \"tlt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718238135294 "|CPU|ALU:b2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arith CPU:C1\|ALU:b2\|arith:a1 " "Elaborating entity \"arith\" for hierarchy \"CPU:C1\|ALU:b2\|arith:a1\"" {  } { { "ALU.v" "a1" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1718238135294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic CPU:C1\|ALU:b2\|logic:l1 " "Elaborating entity \"logic\" for hierarchy \"CPU:C1\|ALU:b2\|logic:l1\"" {  } { { "ALU.v" "l1" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1718238135298 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:C1\|outIMd\[31\] " "Net \"CPU:C1\|outIMd\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outIMd\[31\]" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:C1\|outIMd\[30\] " "Net \"CPU:C1\|outIMd\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outIMd\[30\]" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:C1\|outIMd\[29\] " "Net \"CPU:C1\|outIMd\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outIMd\[29\]" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:C1\|outIMd\[28\] " "Net \"CPU:C1\|outIMd\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outIMd\[28\]" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:C1\|outIMd\[27\] " "Net \"CPU:C1\|outIMd\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outIMd\[27\]" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:C1\|outIMd\[26\] " "Net \"CPU:C1\|outIMd\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outIMd\[26\]" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:C1\|outIMd\[25\] " "Net \"CPU:C1\|outIMd\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outIMd\[25\]" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:C1\|outIMd\[24\] " "Net \"CPU:C1\|outIMd\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outIMd\[24\]" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:C1\|outIMd\[23\] " "Net \"CPU:C1\|outIMd\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outIMd\[23\]" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:C1\|outIMd\[22\] " "Net \"CPU:C1\|outIMd\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outIMd\[22\]" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:C1\|outIMd\[21\] " "Net \"CPU:C1\|outIMd\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outIMd\[21\]" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:C1\|outIMd\[20\] " "Net \"CPU:C1\|outIMd\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outIMd\[20\]" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:C1\|outIMd\[19\] " "Net \"CPU:C1\|outIMd\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outIMd\[19\]" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:C1\|outIMd\[18\] " "Net \"CPU:C1\|outIMd\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outIMd\[18\]" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:C1\|outIMd\[17\] " "Net \"CPU:C1\|outIMd\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outIMd\[17\]" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:C1\|outIMd\[16\] " "Net \"CPU:C1\|outIMd\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outIMd\[16\]" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135431 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "tb_CPU.v" "clk" { Text "C:/Users/artur/Downloads/CPU_FINAL_V2/tb_CPU.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135432 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718238135432 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1718238135582 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/artur/Downloads/CPU_FINAL_V2/output_files/CPU_FINAL_V2.map.smsg " "Generated suppressed messages file C:/Users/artur/Downloads/CPU_FINAL_V2/output_files/CPU_FINAL_V2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1718238135630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718238135648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 18:22:15 2024 " "Processing ended: Wed Jun 12 18:22:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718238135648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718238135648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718238135648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1718238135648 ""}
