# Reading pref.tcl
# do Project2_run_msim_rtl_verilog.do
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:30 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:41:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:30 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:41:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:30 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 20:41:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:31 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 20:41:31 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:31 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 20:41:31 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:31 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 20:41:31 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:31 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 20:41:31 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:31 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 20:41:31 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 20:41:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:41:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 20:41:32 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# ** Error: (vsim-3033) Instantiation of 'aud' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Source/Project2.v Line: 84
#         Searched libraries:
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/220model
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/sgate
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_mf
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/pll
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 32
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:45 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:41:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:41:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 20:41:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 20:41:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 20:41:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 20:41:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 20:41:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 20:41:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 20:41:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:41:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 20:41:32 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# ** Error: (vsim-3033) Instantiation of 'aud' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Source/Project2.v Line: 84
#         Searched libraries:
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/220model
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/sgate
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_mf
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/pll
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 32
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:52 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:41:52 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:52 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:41:52 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:52 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 20:41:52 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:52 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 20:41:52 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:52 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 20:41:52 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:52 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 20:41:52 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:52 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 20:41:53 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 20:41:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 20:41:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:41:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 20:41:32 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# ** Error: (vsim-3033) Instantiation of 'aud' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Source/Project2.v Line: 84
#         Searched libraries:
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/220model
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/sgate
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_mf
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/pll
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 32
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:07 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:42:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:42:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 20:42:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 20:42:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 20:42:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 20:42:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 20:42:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 20:42:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 20:42:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:42:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 20:41:32 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# ** Error: (vsim-3033) Instantiation of 'aud' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/i2c.v Line: 22
#         Searched libraries:
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/220model
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/sgate
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_mf
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/pll
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 32
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:19 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:44:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:44:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 20:44:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 20:44:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 20:44:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 20:44:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 20:44:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 20:44:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:20 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 20:44:20 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:20 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:44:20 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 20:41:32 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# ** Error: (vsim-3033) Instantiation of 'aud' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Source/Project2.v Line: 84
#         Searched libraries:
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/220model
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/sgate
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_mf
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/pll
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 32
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:46:14 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:46:14 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:46:14 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:46:14 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:46:14 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 20:46:14 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:46:14 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 20:46:14 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:46:14 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 20:46:14 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:46:14 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 20:46:14 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:46:14 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 20:46:15 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:46:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 20:46:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:46:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 20:46:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:46:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:46:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 20:41:32 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# ** Error: (vsim-3033) Instantiation of 'aud' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Source/Project2.v Line: 84
#         Searched libraries:
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/220model
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/sgate
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_mf
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/pll
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 32
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:48:19 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:48:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:48:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:48:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:48:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 20:48:20 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:48:20 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 20:48:20 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:48:20 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 20:48:20 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:48:20 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 20:48:20 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:48:20 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 20:48:20 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:48:20 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 20:48:20 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/aud.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:48:20 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/aud.v 
# -- Compiling module aud
# 
# Top level modules:
# 	aud
# End time: 20:48:20 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:48:20 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 20:48:20 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:48:20 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:48:20 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 20:41:32 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading work.aud
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave DUT/audio_U0/pulse
# add wave DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 6100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 6415500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:16 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:49:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:49:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 20:49:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 20:49:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 20:49:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 20:49:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 20:49:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 20:49:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 20:49:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 20:49:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:49:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 20:49:18 on Dec 09,2020, Elapsed time: 0:07:46
# Errors: 6, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 20:49:18 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave DUT/audio_U0/pulse
# add wave DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 6100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 6415500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:59 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:49:59 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:59 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:49:59 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:59 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 20:49:59 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:59 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 20:49:59 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:59 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 20:49:59 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:59 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 20:49:59 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:59 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 20:49:59 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:59 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 20:49:59 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:49:59 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 20:49:59 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:00 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 20:50:00 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:00 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:50:00 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 20:50:01 on Dec 09,2020, Elapsed time: 0:00:43
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 20:50:01 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave DUT/audio_U0/pulse
# add wave DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 6100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 6415500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:29 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:50:29 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:30 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:50:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:30 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 20:50:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:30 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 20:50:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:30 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 20:50:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:30 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 20:50:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:30 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 20:50:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:30 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 20:50:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:30 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 20:50:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:30 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 20:50:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:50:30 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:50:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 20:50:31 on Dec 09,2020, Elapsed time: 0:00:30
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 20:50:31 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 6100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 6415500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:34 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:57:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:57:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 20:57:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 20:57:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 20:57:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 20:57:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 20:57:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 20:57:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# ** Error: F:/FPGADesign/Project2/Source/audio.v(29): (vlog-2730) Undefined variable: 'read'.
# End time: 20:57:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 26
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:53 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:57:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:57:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 20:57:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 20:57:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 20:57:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 20:57:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 20:57:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 20:57:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:57:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# ** Error: F:/FPGADesign/Project2/Source/audio.v(29): (vlog-2730) Undefined variable: 'read'.
# End time: 20:57:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 26
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:03 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:58:04 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:04 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:58:04 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:04 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 20:58:04 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:04 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 20:58:04 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:04 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 20:58:04 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:04 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 20:58:04 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:04 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 20:58:04 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:04 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 20:58:04 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:04 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 20:58:04 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:04 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 20:58:04 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:04 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:58:04 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 20:58:05 on Dec 09,2020, Elapsed time: 0:07:34
# Errors: 2, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 20:58:05 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 6100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 6415500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:59:37 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:59:37 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:59:37 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 20:59:37 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:59:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 20:59:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:59:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 20:59:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:59:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 20:59:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:59:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(38): (vlog-2110) Illegal reference to net "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(50): (vlog-2110) Illegal reference to net "address".
# End time: 20:59:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:25 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:00:25 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:25 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:00:25 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:25 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:00:25 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:25 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:00:25 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:25 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 21:00:25 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:25 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:00:25 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:25 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:00:25 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:25 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:00:25 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:25 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:00:25 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:25 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:00:26 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:26 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:00:26 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 21:00:27 on Dec 09,2020, Elapsed time: 0:02:22
# Errors: 1, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:00:27 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Error: (vsim-3063) Port 'start' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'address'. The port definition is at: F:/FPGADesign/Project2/Source/i2c.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 82
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 33
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:15 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:01:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:01:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:01:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:01:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 21:01:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:01:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:01:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:01:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:01:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:01:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:01:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:00:27 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Error: (vsim-3063) Port 'start' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 83
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 33
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:58 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:01:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:58 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:01:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:58 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:01:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:58 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:01:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:58 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 21:01:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:58 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:01:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:58 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:01:58 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:58 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:01:59 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:59 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:01:59 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:59 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:01:59 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:59 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:01:59 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:00:27 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 6100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 6415500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:06 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:09:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:09:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:09:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:09:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/Project2.v(101): near "endmodule": syntax error, unexpected endmodule.
# End time: 21:09:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 22
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:23 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:09:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:09:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:09:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:09:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Warning: F:/FPGADesign/Project2/Source/Project2.v(97): (vlog-2182) 'ready' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	Project2
# End time: 21:09:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(44): (vlog-2110) Illegal reference to net "done".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(77): (vlog-2110) Illegal reference to net "done".
# End time: 21:09:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:44 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:09:44 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:44 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:09:44 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:44 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:09:45 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:09:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Warning: F:/FPGADesign/Project2/Source/Project2.v(97): (vlog-2182) 'ready' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	Project2
# End time: 21:09:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:09:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:09:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:09:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:09:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:09:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:09:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 21:09:46 on Dec 09,2020, Elapsed time: 0:09:19
# Errors: 4, Warnings: 67
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:09:46 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix binary -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 6100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 6415500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:10 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:11:10 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:10 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:11:10 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:10 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:11:10 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:10 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:11:10 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:10 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Warning: F:/FPGADesign/Project2/Source/Project2.v(97): (vlog-2182) 'ready' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	Project2
# End time: 21:11:10 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:10 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:11:10 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:10 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:11:10 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:10 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:11:10 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:10 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:11:10 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:11 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:11:11 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:11 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:11:11 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 21:11:12 on Dec 09,2020, Elapsed time: 0:01:26
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:11:12 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label done DUT/i2c_U0/OL/done
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 6100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 6415500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:34 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:11:35 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:11:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:11:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:11:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Warning: F:/FPGADesign/Project2/Source/Project2.v(97): (vlog-2182) 'ready' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	Project2
# End time: 21:11:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:11:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:11:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:11:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:11:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:11:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:11:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:11:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 21:11:36 on Dec 09,2020, Elapsed time: 0:00:24
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:11:36 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label done DUT/i2c_U0/OL/done
# add wave -label done DUT/i2c_U0/OL/start
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 6100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 6415500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:12:42 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:12:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:12:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:12:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:12:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:12:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:12:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:12:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:12:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Warning: F:/FPGADesign/Project2/Source/Project2.v(86): (vlog-2182) 'ready' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	Project2
# End time: 21:12:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:12:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:12:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:12:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:12:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:12:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:12:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:12:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:12:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:12:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:12:43 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:12:43 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:12:43 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 21:12:44 on Dec 09,2020, Elapsed time: 0:01:08
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:12:44 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label done DUT/i2c_U0/OL/done
# add wave -label start DUT/i2c_U0/OL/start
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 6100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 6415500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:29 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:13:30 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:30 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:13:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:30 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:13:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:30 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:13:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:30 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/Project2.v(93): near "endmodule": syntax error, unexpected endmodule.
# End time: 21:13:30 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 22
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:36 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:13:36 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:36 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:13:36 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:36 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:13:36 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:36 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:13:36 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:36 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Error: F:/FPGADesign/Project2/Source/Project2.v(87): (vlog-2110) Illegal reference to net "start".
# ** Warning: F:/FPGADesign/Project2/Source/Project2.v(89): (vlog-2182) 'ready' might be read before written in always_comb or always @* block.
# End time: 21:13:36 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 22
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:40 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:13:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:13:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:13:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:13:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Error: F:/FPGADesign/Project2/Source/Project2.v(87): (vlog-2110) Illegal reference to net "start".
# ** Warning: F:/FPGADesign/Project2/Source/Project2.v(89): (vlog-2182) 'ready' might be read before written in always_comb or always @* block.
# End time: 21:13:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 22
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:08 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:14:08 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:08 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:14:08 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:08 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:14:08 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:08 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:14:08 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:08 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Warning: F:/FPGADesign/Project2/Source/Project2.v(89): (vlog-2182) 'ready' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	Project2
# End time: 21:14:08 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:08 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:14:08 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:08 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:14:08 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:08 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:14:08 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:09 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:14:09 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:09 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:14:09 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:09 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:14:09 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 21:14:10 on Dec 09,2020, Elapsed time: 0:01:26
# Errors: 3, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:14:10 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label done DUT/i2c_U0/OL/done
# add wave -label start DUT/i2c_U0/OL/start
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 6100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 6415500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:35 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:14:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:14:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:14:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:14:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Warning: F:/FPGADesign/Project2/Source/Project2.v(89): (vlog-2182) 'ready' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	Project2
# End time: 21:14:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:14:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:14:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:14:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:14:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:14:36 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:36 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:14:36 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 21:14:37 on Dec 09,2020, Elapsed time: 0:00:27
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:14:37 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label done DUT/i2c_U0/OL/done
# add wave -label start DUT/i2c_U0/OL/start
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 5650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 5943 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:16 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:16:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:16:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:16:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:16:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/Project2.v(93): near "end": syntax error, unexpected end.
# End time: 21:16:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 22
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:31 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:16:31 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:31 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:16:31 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:31 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:16:32 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:16:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Warning: F:/FPGADesign/Project2/Source/Project2.v(89): (vlog-2182) 'ready' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	Project2
# End time: 21:16:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:16:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:16:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:16:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:16:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:16:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:16:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 21:16:33 on Dec 09,2020, Elapsed time: 0:01:56
# Errors: 1, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:16:33 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label done DUT/i2c_U0/OL/done
# add wave -label start DUT/i2c_U0/OL/start
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 5650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 5943 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:49 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:16:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:16:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:16:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:16:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 21:16:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:16:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:50 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:16:50 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:50 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:16:50 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:50 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:16:50 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:50 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:16:50 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:50 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:16:50 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 21:16:51 on Dec 09,2020, Elapsed time: 0:00:18
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:16:51 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label done DUT/i2c_U0/OL/done
# add wave -label start DUT/i2c_U0/OL/start
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 5650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 5943 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:37 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:17:37 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:37 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:17:37 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:37 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:17:38 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:17:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 21:17:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:17:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:17:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:17:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:17:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:17:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:17:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 21:17:39 on Dec 09,2020, Elapsed time: 0:00:48
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:17:39 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label done DUT/i2c_U0/OL/done
# add wave -label start DUT/i2c_U0/OL/start
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 5650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 5943 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:39 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:18:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:18:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:18:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:18:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 21:18:40 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:18:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:18:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:18:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:18:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:18:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:18:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 21:18:41 on Dec 09,2020, Elapsed time: 0:01:02
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:18:41 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label done DUT/i2c_U0/OL/done
# add wave -label start DUT/i2c_U0/OL/start
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 5650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 5943 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:06 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:19:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:19:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:19:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:19:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 21:19:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:19:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:19:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:19:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:19:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:19:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:07 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:19:07 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 21:19:08 on Dec 09,2020, Elapsed time: 0:00:27
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:19:08 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label done DUT/i2c_U0/OL/done
# add wave -label start DUT/i2c_U0/OL/start
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 5650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 5943 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:19 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:21:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:21:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:21:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:21:20 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:20 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/Project2.v(92): near "else": syntax error, unexpected else.
# End time: 21:21:20 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 22
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:42 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:21:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:21:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:21:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:21:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/Project2.v(97): near "end": syntax error, unexpected end.
# End time: 21:21:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 22
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:49 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:21:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:21:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:21:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:21:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 21:21:50 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:50 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:21:50 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:50 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:21:50 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:50 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:21:50 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:50 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:21:50 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:50 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:21:50 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:50 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:21:50 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 21:21:51 on Dec 09,2020, Elapsed time: 0:02:43
# Errors: 2, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:21:51 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label done DUT/i2c_U0/OL/done
# add wave -label start DUT/i2c_U0/OL/start
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 5650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 5943 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:23:41 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:23:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:23:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:23:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:23:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:23:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:23:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:23:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:23:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 21:23:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:23:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:23:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:23:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:23:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:23:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:23:42 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:23:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:23:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:23:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:23:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:23:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:23:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 21:23:43 on Dec 09,2020, Elapsed time: 0:01:52
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:23:43 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label done DUT/i2c_U0/OL/done
# add wave -label start DUT/i2c_U0/OL/start
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 5650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 5943 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:16 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:26:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:26:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:26:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:26:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 21:26:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:26:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:26:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:26:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:26:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:26:17 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:26:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 21:26:18 on Dec 09,2020, Elapsed time: 0:02:35
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:26:18 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label done DUT/i2c_U0/OL/done
# add wave -label start DUT/i2c_U0/OL/start
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 5650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 5943 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:15 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:27:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:27:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:27:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:27:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 21:27:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 21:27:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 21:27:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 21:27:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 21:27:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 21:27:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:16 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:27:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 21:27:17 on Dec 09,2020, Elapsed time: 0:00:59
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 21:27:17 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# add wave -label doneCounter DUT/doneCounter
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label done DUT/i2c_U0/OL/done
# add wave -label start DUT/i2c_U0/OL/start
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 5650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 5943 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:31 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:58:31 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:31 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:58:31 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:31 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 21:58:31 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:31 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 21:58:31 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:31 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 21:58:31 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:31 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(33): (vlog-2730) Undefined variable: 'reset'.
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c_OL.v(38): near "=": syntax error, unexpected '='.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(38): (vlog-13205) Syntax error found in the scope following 'i2c_sdat'. Is there a missing '::'?
# End time: 21:58:31 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:25 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:00:25 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:25 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:00:25 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:25 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:00:25 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:25 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:00:25 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:25 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:00:25 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:25 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(33): (vlog-2730) Undefined variable: 'reset'.
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c_OL.v(38): near "=": syntax error, unexpected '='.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(38): (vlog-13205) Syntax error found in the scope following 'i2c_sdat'. Is there a missing '::'?
# End time: 22:00:25 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:32 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:00:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:00:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:00:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:00:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:32 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:00:32 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:33 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(33): (vlog-2730) Undefined variable: 'reset'.
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c_OL.v(38): near "=": syntax error, unexpected '='.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(38): (vlog-13205) Syntax error found in the scope following 'i2c_sdat'. Is there a missing '::'?
# End time: 22:00:33 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:44 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:00:45 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:00:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:00:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:00:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:00:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c_OL.v(38): near "=": syntax error, unexpected '='.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(38): (vlog-13205) Syntax error found in the scope following 'i2c_sdat'. Is there a missing '::'?
# End time: 22:00:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:01:51 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:01:51 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:01:51 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:01:51 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:01:51 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:01:51 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:01:51 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:01:51 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:01:51 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:01:51 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:01:52 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(41): (vlog-2730) Undefined variable: 'address'.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(42): (vlog-2730) Undefined variable: 'data'.
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c_OL.v(117): near "end": syntax error, unexpected end.
# End time: 22:01:52 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:02 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:02:02 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:02 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:02:02 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:02 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:02:02 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:02 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:02:02 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:02 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:02:02 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:02 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c_OL.v(115): near "end": syntax error, unexpected end.
# End time: 22:02:02 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:14 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:02:14 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:14 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:02:14 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:02:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:02:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:02:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:02:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:02:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:02:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:02:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:02:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:02:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:02:17 on Dec 09,2020, Elapsed time: 0:35:00
# Errors: 6, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:02:17 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# ** Error: (vsim-3033) Instantiation of 'clockDivider' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Source/Project2.v Line: 60
#         Searched libraries:
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/220model
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/sgate
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_mf
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/pll
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 33
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:38 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:02:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:02:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:02:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:02:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:02:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:02:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:02:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:02:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:02:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:02:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:02:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:02:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:02:17 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label doneCounter DUT/i2c_U0/OL/doneCounter
# ** UI-Msg: (vish-4014) No objects found matching 'DUT/i2c_U0/OL/doneCounter'.
# Error in macro ./wave.do line 17
# ** UI-Msg: (vish-4014) No objects found matching 'DUT/i2c_U0/OL/doneCounter'.
#     while executing
# "add wave -label doneCounter DUT/i2c_U0/OL/doneCounter"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:55 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:02:56 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:02:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:02:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:02:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:02:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:02:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:02:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:02:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:02:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:02:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:02:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:56 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:02:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:02:58 on Dec 09,2020, Elapsed time: 0:00:41
# Errors: 1, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:02:58 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label doneCounter DUT/i2c_U0/OL/doneCounter
# ** UI-Msg: (vish-4014) No objects found matching 'DUT/i2c_U0/OL/doneCounter'.
# Error in macro ./wave.do line 17
# ** UI-Msg: (vish-4014) No objects found matching 'DUT/i2c_U0/OL/doneCounter'.
#     while executing
# "add wave -label doneCounter DUT/i2c_U0/OL/doneCounter"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:45 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:03:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:03:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:03:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:03:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:03:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:03:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:03:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:03:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:03:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:03:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:03:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:03:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:03:47 on Dec 09,2020, Elapsed time: 0:00:49
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:03:47 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# add wave -label CS DUT/CS
# add wave -label ACK DUT/ack
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label sendCounter DUT/i2c_U0/OL/sendCounter
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 5650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 5943 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:37 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:04:37 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:37 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:04:37 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:37 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:04:37 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:37 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:04:37 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:37 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:04:37 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:37 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:04:37 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:37 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:04:37 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:37 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:04:38 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:04:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:04:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:04:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:38 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:04:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:04:39 on Dec 09,2020, Elapsed time: 0:00:52
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:04:39 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label sendCounter DUT/i2c_U0/OL/sendCounter
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 5650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 5943 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:06 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:05:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:05:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:05:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:05:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:05:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:05:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:05:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:05:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:05:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:05:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:05:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:06 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:05:07 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:05:08 on Dec 09,2020, Elapsed time: 0:00:29
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:05:08 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label sendCounter DUT/i2c_U0/OL/sendCounter
# add wave -label start DUT/i2c_U0/OL/start
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 5650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 5943 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:23 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:05:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:05:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:05:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:05:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:05:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:05:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:05:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:05:24 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:24 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:05:24 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:24 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:05:24 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:24 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:05:24 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:24 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:05:24 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:05:25 on Dec 09,2020, Elapsed time: 0:00:17
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:05:25 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label sendCounter DUT/i2c_U0/OL/sendCounter
# add wave -label start DUT/i2c_U0/OL/start
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 5650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 5943 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:53 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:06:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:06:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:06:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:06:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:06:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:06:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:06:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:06:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:06:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:06:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:53 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:06:53 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:54 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:06:54 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:06:55 on Dec 09,2020, Elapsed time: 0:01:30
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:06:55 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label sendCounter DUT/i2c_U0/OL/sendCounter
# add wave -label start DUT/i2c_U0/OL/start
# add wave -label clk DUT/i2c_U0/OL/clk
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 41650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 43743 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:18 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:07:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:07:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:07:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:07:19 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:07:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:07:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:07:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:07:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:07:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:07:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:07:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:19 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:07:19 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:07:20 on Dec 09,2020, Elapsed time: 0:00:25
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:07:20 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label sendCounter DUT/i2c_U0/OL/sendCounter
# add wave -label start DUT/i2c_U0/OL/start
# add wave -label clk DUT/i2c_U0/OL/clk
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 41650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 43743 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:39 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:07:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:07:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:07:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:07:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:07:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:07:39 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:39 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:07:40 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:07:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:07:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:07:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:07:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:07:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:07:41 on Dec 09,2020, Elapsed time: 0:00:21
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:07:41 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label sendCounter DUT/i2c_U0/OL/sendCounter
# add wave -label start DUT/i2c_U0/OL/start
# add wave -label clk DUT/i2c_U0/OL/clk
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 401650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 421743 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:34 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:11:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:11:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:11:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:11:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:11:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:11:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:11:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:11:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:11:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:11:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:34 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:11:35 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:35 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:11:35 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:11:36 on Dec 09,2020, Elapsed time: 0:03:55
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:11:36 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ready'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0 File: F:/FPGADesign/Project2/Source/Project2.v Line: 72
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 34
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:12:14 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:12:14 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:12:14 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:12:14 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:12:14 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:12:14 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:12:14 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:12:14 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:12:14 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:12:14 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:12:14 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:12:15 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:12:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:12:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:12:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:12:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:12:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:12:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:12:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:12:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:12:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:12:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:12:15 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:12:15 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:11:36 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label sendCounter DUT/i2c_U0/OL/sendCounter
# add wave -label start DUT/i2c_U0/OL/start
# add wave -label clk DUT/i2c_U0/OL/clk
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 401650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 421743 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:05 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:14:05 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:05 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:14:05 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:05 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:14:05 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:05 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:14:05 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:05 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:14:05 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:05 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:14:05 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:05 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:14:05 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:05 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:14:05 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:05 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/audio.v(39): near "else": syntax error, unexpected else.
# End time: 22:14:05 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 26
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:22 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:14:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:14:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:14:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:14:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:14:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:14:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:14:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:14:22 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:22 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:14:23 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:14:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:14:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:14:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:14:24 on Dec 09,2020, Elapsed time: 0:02:48
# Errors: 2, Warnings: 44
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:14:24 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label sendCounter DUT/i2c_U0/OL/sendCounter
# add wave -label start DUT/i2c_U0/OL/start
# add wave -label clk DUT/i2c_U0/OL/clk
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 401650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 421743 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:45 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:14:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:45 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:14:46 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:14:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:14:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:14:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:14:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:14:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:14:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:14:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:14:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:14:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:46 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:14:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:14:47 on Dec 09,2020, Elapsed time: 0:00:23
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:14:47 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label sendCounter DUT/i2c_U0/OL/sendCounter
# add wave -label start DUT/i2c_U0/OL/start
# add wave -label clk DUT/i2c_U0/OL/clk
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 401650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 421743 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:27 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:15:27 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:27 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:15:27 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:27 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:15:27 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:27 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:15:27 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:27 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:15:27 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:27 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:15:27 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:27 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:15:27 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:27 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:15:27 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:27 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:15:27 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:28 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:15:28 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:28 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:15:28 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:28 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:15:28 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:15:29 on Dec 09,2020, Elapsed time: 0:00:42
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:15:29 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label sendCounter DUT/i2c_U0/OL/sendCounter
# add wave -label start DUT/i2c_U0/OL/start
# add wave -label clk DUT/i2c_U0/OL/clk
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 401650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 421743 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:23 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:25:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:25:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:25:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:25:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:25:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:25:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:25:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:25:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/audio.v(26): near "=": syntax error, unexpected '=', expecting ++ or --.
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/audio.v(87): near "end": syntax error, unexpected end.
# End time: 22:25:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 26
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:41 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:25:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:25:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:25:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:25:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:25:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:25:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:25:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:25:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:25:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:25:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:25:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:42 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:25:42 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:25:43 on Dec 09,2020, Elapsed time: 0:10:14
# Errors: 1, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:25:43 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# ** Error: (vsim-3033) Instantiation of 'rom' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/audio_U0 File: F:/FPGADesign/Project2/Source/audio.v Line: 23
#         Searched libraries:
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/220model
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/sgate
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_mf
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/intelFPGA/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work
#             F:/FPGADesign/Project2/Quartus/simulation/modelsim/pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 34
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:11 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:43:11 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:11 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:43:11 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:11 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:43:11 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:11 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:43:11 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:11 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:43:11 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:11 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:43:11 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:11 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:43:11 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:11 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:43:11 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:11 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:43:11 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:11 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:43:11 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:11 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:43:11 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:11 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:43:12 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:25:43 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label sendCounter DUT/i2c_U0/OL/sendCounter
# add wave -label start DUT/i2c_U0/OL/start
# add wave -label clk DUT/i2c_U0/OL/clk
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# ** UI-Msg: (vish-4014) No objects found matching 'DUT/audio_U0/pulse'.
# Error in macro ./wave.do line 25
# ** UI-Msg: (vish-4014) No objects found matching 'DUT/audio_U0/pulse'.
#     while executing
# "add wave -label Pulse DUT/audio_U0/pulse"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:22 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:43:23 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:43:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:43:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:43:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:43:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:43:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:43:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:43:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:43:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:43:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:43:23 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:23 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:43:24 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:43:24 on Dec 09,2020, Elapsed time: 0:17:41
# Errors: 1, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:43:24 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label sendCounter DUT/i2c_U0/OL/sendCounter
# add wave -label start DUT/i2c_U0/OL/start
# add wave -label clk DUT/i2c_U0/OL/clk
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 401650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 421743 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:17 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:45:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:45:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:45:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:45:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:45:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:45:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:45:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:17 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:45:17 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:45:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:45:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:45:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:18 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:45:18 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:45:19 on Dec 09,2020, Elapsed time: 0:01:55
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:45:19 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label sendCounter DUT/i2c_U0/OL/sendCounter
# add wave -label start DUT/i2c_U0/OL/start
# add wave -label clk DUT/i2c_U0/OL/clk
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 401650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 421743 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:48 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:46:48 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:46:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:46:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:46:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:46:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:46:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:46:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:46:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:46:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:46:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:46:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:49 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:46:49 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:46:50 on Dec 09,2020, Elapsed time: 0:01:31
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:46:50 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label sendCounter DUT/i2c_U0/OL/sendCounter
# add wave -label start DUT/i2c_U0/OL/start
# add wave -label clk DUT/i2c_U0/OL/clk
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 401650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 421743 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:40 on Dec 09,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:52:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 22:52:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 22:52:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 22:52:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 22:52:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 22:52:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 22:52:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 22:52:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/audio.v 
# -- Compiling module audio
# 
# Top level modules:
# 	audio
# End time: 22:52:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 22:52:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:40 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 22:52:40 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:52:41 on Dec 09,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:52:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 22:52:42 on Dec 09,2020, Elapsed time: 0:05:52
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 22:52:42 on Dec 09,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.clockDivider
# Loading work.audio
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave -label KEY testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave -label reset_n DUT/reset
# add wave -label ts DUT/ts
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -label Counter -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address_out DUT/i2c_U0/OL/address_out
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label sendCounter DUT/i2c_U0/OL/sendCounter
# add wave -label start DUT/i2c_U0/OL/start
# add wave -label clk DUT/i2c_U0/OL/clk
# 
# add wave -divider "PLL"
# add wave -label Clock DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Audio.v"
# add wave -label Pulse DUT/audio_U0/pulse
# add wave -label pulseCounter DUT/audio_U0/pulseCounter
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(58)
#    Time: 401650 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 58
# run 10 ns
# wave zoom full
# 0 ps
# 421743 ns
# End time: 23:05:04 on Dec 09,2020, Elapsed time: 0:12:22
# Errors: 0, Warnings: 22
