Base address,Reg address,Reg name,Reg cat,Model Cat,Read,Write,Correct cat,Comments GT
0x40005400,0x40005400,27I2C Control register 1 (I2C_CR1) ,CR,CR,1,1,Yes,
0x40005400,0x40005404,26.6.1I2C Control register 2 (I2C_CR2) ,CR,CR,1,1,Yes,
0x40005400,0x40005410,26.6.4I2C Data register (I2C_DR)  ,DR,CR,1,1,NO,
0x40005400,0x40005414,26.6.5I2C Status register 1 (I2C_SR1)   ,SR,SR,1,0,Yes,
0x40005400,0x40005418,26.6.6I2C Status register 2 (I2C_SR2)   ,SR,DR,1,0,NO,
0x40005400,0x4000541c,26.6.7I2C Clock control register (I2C_CCR)   ,CR,CR,1,1,Yes,
0x40005400,0x40005420,26.6.8I2C TRISE register (I2C_TRISE)  ,CR,CR,1,1,Yes,
0x40010000,0x40010014,9.4.5External interrupt configuration register 4 (AFIO_EXTICR4) ,CR,CR,1,1,Yes,
0x40010400,0x40010400,Interrupt mask register (EXTI_IMR) ,CR,CR,1,1,Yes,
0x40010400,0x4001040c,Falling trigger selection register (EXTI_FTSR)   ,CR,CR,1,1,Yes,
0x40010400,0x40010414,Pending register (EXTI_PR)   ,SR,SR,1,1,Yes,
0x40010800,0x40010800,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,CR,1,1,Yes,
0x40010800,0x40010814,9.2.6Port bit reset register (GPIOx_BRR) (x=A..G)  ,DR,DR,0,1,Yes,
0x40010c00,0x40010c00,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,CR,1,1,Yes,
0x40010c00,0x40010c0c,Port output data register (GPIOx_ODR) (x=A..G)  ,DR,CR,1,1,NO,
0x40011000,0x40011004,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,CR,1,1,Yes,
0x40020000,0x4002006c,DMA channel x configuration register (DMA_CCRx),CR,CR,1,1,Yes,
0x40020000,0x40020070,DMA channel x number of data register (DMA_CNDTRx),CR,CR,1,1,Yes,
0x40020000,0x40020074,DMA channel x peripheral address register (DMA_CPARx),CR,DR,0,1,NO,
0x40020000,0x40020078,DMA channel x memory address register (DMA_CMARx),CR,DR,0,1,NO,
0x40020000,0x40020080,DMA channel x configuration register (DMA_CCRx),CR,CR,1,1,Yes,
0x40020000,0x40020084,,,CR,1,1,NO,
0x40020000,0x40020088,,,DR,0,1,NO,
0x40020000,0x4002008c,,,DR,0,1,NO,
0x40021000,0x40021000,Control register (RCC_CR)  ,C&SR,C&SR,1,1,Yes,
0x40021000,0x40021004,Clock configuration register (RCC_CFGR)   ,C&SR,C&SR,1,1,Yes,
0x40021000,0x40021008,7.3.2Clock interrupt register (RCC_CIR)  ,CR,DR,0,1,NO,
0x40021000,0x40021014,7.3.5AHB peripheral clock enable register (RCC_AHBENR)   ,CR,CR,1,1,Yes,
0x40021000,0x40021018,7.3.7APB2 peripheral clock enable register (RCC_APB2ENR) ,CR,CR,1,1,Yes,
0x40021000,0x4002101c,APB1 peripheral clock enable register (RCC_APB1ENR) ,CR,CR,1,1,Yes,
0x40022000,0x40022000,FLASH_ACR,CR,CR,1,1,Yes,hybrid enables prefetch and shows the status of prefetch mode (read only bit)
