$date
	Fri Jun 13 00:00:37 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module PipelinedProcessor_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var integer 32 # cycle_count $end
$var integer 32 $ instruction_count $end
$var real 0 % cpi $end

$scope module uut $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 ( pc_plus_4 [31] $end
$var wire 1 ) pc_plus_4 [30] $end
$var wire 1 * pc_plus_4 [29] $end
$var wire 1 + pc_plus_4 [28] $end
$var wire 1 , pc_plus_4 [27] $end
$var wire 1 - pc_plus_4 [26] $end
$var wire 1 . pc_plus_4 [25] $end
$var wire 1 / pc_plus_4 [24] $end
$var wire 1 0 pc_plus_4 [23] $end
$var wire 1 1 pc_plus_4 [22] $end
$var wire 1 2 pc_plus_4 [21] $end
$var wire 1 3 pc_plus_4 [20] $end
$var wire 1 4 pc_plus_4 [19] $end
$var wire 1 5 pc_plus_4 [18] $end
$var wire 1 6 pc_plus_4 [17] $end
$var wire 1 7 pc_plus_4 [16] $end
$var wire 1 8 pc_plus_4 [15] $end
$var wire 1 9 pc_plus_4 [14] $end
$var wire 1 : pc_plus_4 [13] $end
$var wire 1 ; pc_plus_4 [12] $end
$var wire 1 < pc_plus_4 [11] $end
$var wire 1 = pc_plus_4 [10] $end
$var wire 1 > pc_plus_4 [9] $end
$var wire 1 ? pc_plus_4 [8] $end
$var wire 1 @ pc_plus_4 [7] $end
$var wire 1 A pc_plus_4 [6] $end
$var wire 1 B pc_plus_4 [5] $end
$var wire 1 C pc_plus_4 [4] $end
$var wire 1 D pc_plus_4 [3] $end
$var wire 1 E pc_plus_4 [2] $end
$var wire 1 F pc_plus_4 [1] $end
$var wire 1 G pc_plus_4 [0] $end
$var wire 1 H branch_pc [31] $end
$var wire 1 I branch_pc [30] $end
$var wire 1 J branch_pc [29] $end
$var wire 1 K branch_pc [28] $end
$var wire 1 L branch_pc [27] $end
$var wire 1 M branch_pc [26] $end
$var wire 1 N branch_pc [25] $end
$var wire 1 O branch_pc [24] $end
$var wire 1 P branch_pc [23] $end
$var wire 1 Q branch_pc [22] $end
$var wire 1 R branch_pc [21] $end
$var wire 1 S branch_pc [20] $end
$var wire 1 T branch_pc [19] $end
$var wire 1 U branch_pc [18] $end
$var wire 1 V branch_pc [17] $end
$var wire 1 W branch_pc [16] $end
$var wire 1 X branch_pc [15] $end
$var wire 1 Y branch_pc [14] $end
$var wire 1 Z branch_pc [13] $end
$var wire 1 [ branch_pc [12] $end
$var wire 1 \ branch_pc [11] $end
$var wire 1 ] branch_pc [10] $end
$var wire 1 ^ branch_pc [9] $end
$var wire 1 _ branch_pc [8] $end
$var wire 1 ` branch_pc [7] $end
$var wire 1 a branch_pc [6] $end
$var wire 1 b branch_pc [5] $end
$var wire 1 c branch_pc [4] $end
$var wire 1 d branch_pc [3] $end
$var wire 1 e branch_pc [2] $end
$var wire 1 f branch_pc [1] $end
$var wire 1 g branch_pc [0] $end
$var reg 1 h branch_taken $end
$var wire 1 i next_pc [31] $end
$var wire 1 j next_pc [30] $end
$var wire 1 k next_pc [29] $end
$var wire 1 l next_pc [28] $end
$var wire 1 m next_pc [27] $end
$var wire 1 n next_pc [26] $end
$var wire 1 o next_pc [25] $end
$var wire 1 p next_pc [24] $end
$var wire 1 q next_pc [23] $end
$var wire 1 r next_pc [22] $end
$var wire 1 s next_pc [21] $end
$var wire 1 t next_pc [20] $end
$var wire 1 u next_pc [19] $end
$var wire 1 v next_pc [18] $end
$var wire 1 w next_pc [17] $end
$var wire 1 x next_pc [16] $end
$var wire 1 y next_pc [15] $end
$var wire 1 z next_pc [14] $end
$var wire 1 { next_pc [13] $end
$var wire 1 | next_pc [12] $end
$var wire 1 } next_pc [11] $end
$var wire 1 ~ next_pc [10] $end
$var wire 1 !! next_pc [9] $end
$var wire 1 "! next_pc [8] $end
$var wire 1 #! next_pc [7] $end
$var wire 1 $! next_pc [6] $end
$var wire 1 %! next_pc [5] $end
$var wire 1 &! next_pc [4] $end
$var wire 1 '! next_pc [3] $end
$var wire 1 (! next_pc [2] $end
$var wire 1 )! next_pc [1] $end
$var wire 1 *! next_pc [0] $end
$var wire 1 +! current_pc [31] $end
$var wire 1 ,! current_pc [30] $end
$var wire 1 -! current_pc [29] $end
$var wire 1 .! current_pc [28] $end
$var wire 1 /! current_pc [27] $end
$var wire 1 0! current_pc [26] $end
$var wire 1 1! current_pc [25] $end
$var wire 1 2! current_pc [24] $end
$var wire 1 3! current_pc [23] $end
$var wire 1 4! current_pc [22] $end
$var wire 1 5! current_pc [21] $end
$var wire 1 6! current_pc [20] $end
$var wire 1 7! current_pc [19] $end
$var wire 1 8! current_pc [18] $end
$var wire 1 9! current_pc [17] $end
$var wire 1 :! current_pc [16] $end
$var wire 1 ;! current_pc [15] $end
$var wire 1 <! current_pc [14] $end
$var wire 1 =! current_pc [13] $end
$var wire 1 >! current_pc [12] $end
$var wire 1 ?! current_pc [11] $end
$var wire 1 @! current_pc [10] $end
$var wire 1 A! current_pc [9] $end
$var wire 1 B! current_pc [8] $end
$var wire 1 C! current_pc [7] $end
$var wire 1 D! current_pc [6] $end
$var wire 1 E! current_pc [5] $end
$var wire 1 F! current_pc [4] $end
$var wire 1 G! current_pc [3] $end
$var wire 1 H! current_pc [2] $end
$var wire 1 I! current_pc [1] $end
$var wire 1 J! current_pc [0] $end
$var wire 1 K! instruction [31] $end
$var wire 1 L! instruction [30] $end
$var wire 1 M! instruction [29] $end
$var wire 1 N! instruction [28] $end
$var wire 1 O! instruction [27] $end
$var wire 1 P! instruction [26] $end
$var wire 1 Q! instruction [25] $end
$var wire 1 R! instruction [24] $end
$var wire 1 S! instruction [23] $end
$var wire 1 T! instruction [22] $end
$var wire 1 U! instruction [21] $end
$var wire 1 V! instruction [20] $end
$var wire 1 W! instruction [19] $end
$var wire 1 X! instruction [18] $end
$var wire 1 Y! instruction [17] $end
$var wire 1 Z! instruction [16] $end
$var wire 1 [! instruction [15] $end
$var wire 1 \! instruction [14] $end
$var wire 1 ]! instruction [13] $end
$var wire 1 ^! instruction [12] $end
$var wire 1 _! instruction [11] $end
$var wire 1 `! instruction [10] $end
$var wire 1 a! instruction [9] $end
$var wire 1 b! instruction [8] $end
$var wire 1 c! instruction [7] $end
$var wire 1 d! instruction [6] $end
$var wire 1 e! instruction [5] $end
$var wire 1 f! instruction [4] $end
$var wire 1 g! instruction [3] $end
$var wire 1 h! instruction [2] $end
$var wire 1 i! instruction [1] $end
$var wire 1 j! instruction [0] $end
$var wire 1 k! PC_IF_ID [31] $end
$var wire 1 l! PC_IF_ID [30] $end
$var wire 1 m! PC_IF_ID [29] $end
$var wire 1 n! PC_IF_ID [28] $end
$var wire 1 o! PC_IF_ID [27] $end
$var wire 1 p! PC_IF_ID [26] $end
$var wire 1 q! PC_IF_ID [25] $end
$var wire 1 r! PC_IF_ID [24] $end
$var wire 1 s! PC_IF_ID [23] $end
$var wire 1 t! PC_IF_ID [22] $end
$var wire 1 u! PC_IF_ID [21] $end
$var wire 1 v! PC_IF_ID [20] $end
$var wire 1 w! PC_IF_ID [19] $end
$var wire 1 x! PC_IF_ID [18] $end
$var wire 1 y! PC_IF_ID [17] $end
$var wire 1 z! PC_IF_ID [16] $end
$var wire 1 {! PC_IF_ID [15] $end
$var wire 1 |! PC_IF_ID [14] $end
$var wire 1 }! PC_IF_ID [13] $end
$var wire 1 ~! PC_IF_ID [12] $end
$var wire 1 !" PC_IF_ID [11] $end
$var wire 1 "" PC_IF_ID [10] $end
$var wire 1 #" PC_IF_ID [9] $end
$var wire 1 $" PC_IF_ID [8] $end
$var wire 1 %" PC_IF_ID [7] $end
$var wire 1 &" PC_IF_ID [6] $end
$var wire 1 '" PC_IF_ID [5] $end
$var wire 1 (" PC_IF_ID [4] $end
$var wire 1 )" PC_IF_ID [3] $end
$var wire 1 *" PC_IF_ID [2] $end
$var wire 1 +" PC_IF_ID [1] $end
$var wire 1 ," PC_IF_ID [0] $end
$var wire 1 -" inst_IF_ID [31] $end
$var wire 1 ." inst_IF_ID [30] $end
$var wire 1 /" inst_IF_ID [29] $end
$var wire 1 0" inst_IF_ID [28] $end
$var wire 1 1" inst_IF_ID [27] $end
$var wire 1 2" inst_IF_ID [26] $end
$var wire 1 3" inst_IF_ID [25] $end
$var wire 1 4" inst_IF_ID [24] $end
$var wire 1 5" inst_IF_ID [23] $end
$var wire 1 6" inst_IF_ID [22] $end
$var wire 1 7" inst_IF_ID [21] $end
$var wire 1 8" inst_IF_ID [20] $end
$var wire 1 9" inst_IF_ID [19] $end
$var wire 1 :" inst_IF_ID [18] $end
$var wire 1 ;" inst_IF_ID [17] $end
$var wire 1 <" inst_IF_ID [16] $end
$var wire 1 =" inst_IF_ID [15] $end
$var wire 1 >" inst_IF_ID [14] $end
$var wire 1 ?" inst_IF_ID [13] $end
$var wire 1 @" inst_IF_ID [12] $end
$var wire 1 A" inst_IF_ID [11] $end
$var wire 1 B" inst_IF_ID [10] $end
$var wire 1 C" inst_IF_ID [9] $end
$var wire 1 D" inst_IF_ID [8] $end
$var wire 1 E" inst_IF_ID [7] $end
$var wire 1 F" inst_IF_ID [6] $end
$var wire 1 G" inst_IF_ID [5] $end
$var wire 1 H" inst_IF_ID [4] $end
$var wire 1 I" inst_IF_ID [3] $end
$var wire 1 J" inst_IF_ID [2] $end
$var wire 1 K" inst_IF_ID [1] $end
$var wire 1 L" inst_IF_ID [0] $end
$var wire 1 M" rs1_data [31] $end
$var wire 1 N" rs1_data [30] $end
$var wire 1 O" rs1_data [29] $end
$var wire 1 P" rs1_data [28] $end
$var wire 1 Q" rs1_data [27] $end
$var wire 1 R" rs1_data [26] $end
$var wire 1 S" rs1_data [25] $end
$var wire 1 T" rs1_data [24] $end
$var wire 1 U" rs1_data [23] $end
$var wire 1 V" rs1_data [22] $end
$var wire 1 W" rs1_data [21] $end
$var wire 1 X" rs1_data [20] $end
$var wire 1 Y" rs1_data [19] $end
$var wire 1 Z" rs1_data [18] $end
$var wire 1 [" rs1_data [17] $end
$var wire 1 \" rs1_data [16] $end
$var wire 1 ]" rs1_data [15] $end
$var wire 1 ^" rs1_data [14] $end
$var wire 1 _" rs1_data [13] $end
$var wire 1 `" rs1_data [12] $end
$var wire 1 a" rs1_data [11] $end
$var wire 1 b" rs1_data [10] $end
$var wire 1 c" rs1_data [9] $end
$var wire 1 d" rs1_data [8] $end
$var wire 1 e" rs1_data [7] $end
$var wire 1 f" rs1_data [6] $end
$var wire 1 g" rs1_data [5] $end
$var wire 1 h" rs1_data [4] $end
$var wire 1 i" rs1_data [3] $end
$var wire 1 j" rs1_data [2] $end
$var wire 1 k" rs1_data [1] $end
$var wire 1 l" rs1_data [0] $end
$var wire 1 m" rs2_data [31] $end
$var wire 1 n" rs2_data [30] $end
$var wire 1 o" rs2_data [29] $end
$var wire 1 p" rs2_data [28] $end
$var wire 1 q" rs2_data [27] $end
$var wire 1 r" rs2_data [26] $end
$var wire 1 s" rs2_data [25] $end
$var wire 1 t" rs2_data [24] $end
$var wire 1 u" rs2_data [23] $end
$var wire 1 v" rs2_data [22] $end
$var wire 1 w" rs2_data [21] $end
$var wire 1 x" rs2_data [20] $end
$var wire 1 y" rs2_data [19] $end
$var wire 1 z" rs2_data [18] $end
$var wire 1 {" rs2_data [17] $end
$var wire 1 |" rs2_data [16] $end
$var wire 1 }" rs2_data [15] $end
$var wire 1 ~" rs2_data [14] $end
$var wire 1 !# rs2_data [13] $end
$var wire 1 "# rs2_data [12] $end
$var wire 1 ## rs2_data [11] $end
$var wire 1 $# rs2_data [10] $end
$var wire 1 %# rs2_data [9] $end
$var wire 1 &# rs2_data [8] $end
$var wire 1 '# rs2_data [7] $end
$var wire 1 (# rs2_data [6] $end
$var wire 1 )# rs2_data [5] $end
$var wire 1 *# rs2_data [4] $end
$var wire 1 +# rs2_data [3] $end
$var wire 1 ,# rs2_data [2] $end
$var wire 1 -# rs2_data [1] $end
$var wire 1 .# rs2_data [0] $end
$var wire 1 /# imm_ext [31] $end
$var wire 1 0# imm_ext [30] $end
$var wire 1 1# imm_ext [29] $end
$var wire 1 2# imm_ext [28] $end
$var wire 1 3# imm_ext [27] $end
$var wire 1 4# imm_ext [26] $end
$var wire 1 5# imm_ext [25] $end
$var wire 1 6# imm_ext [24] $end
$var wire 1 7# imm_ext [23] $end
$var wire 1 8# imm_ext [22] $end
$var wire 1 9# imm_ext [21] $end
$var wire 1 :# imm_ext [20] $end
$var wire 1 ;# imm_ext [19] $end
$var wire 1 <# imm_ext [18] $end
$var wire 1 =# imm_ext [17] $end
$var wire 1 ># imm_ext [16] $end
$var wire 1 ?# imm_ext [15] $end
$var wire 1 @# imm_ext [14] $end
$var wire 1 A# imm_ext [13] $end
$var wire 1 B# imm_ext [12] $end
$var wire 1 C# imm_ext [11] $end
$var wire 1 D# imm_ext [10] $end
$var wire 1 E# imm_ext [9] $end
$var wire 1 F# imm_ext [8] $end
$var wire 1 G# imm_ext [7] $end
$var wire 1 H# imm_ext [6] $end
$var wire 1 I# imm_ext [5] $end
$var wire 1 J# imm_ext [4] $end
$var wire 1 K# imm_ext [3] $end
$var wire 1 L# imm_ext [2] $end
$var wire 1 M# imm_ext [1] $end
$var wire 1 N# imm_ext [0] $end
$var wire 1 O# RegWrite $end
$var wire 1 P# MemRead $end
$var wire 1 Q# MemWrite $end
$var wire 1 R# MemToReg $end
$var wire 1 S# ALUSrc $end
$var wire 1 T# Branch $end
$var wire 1 U# ALUOp [1] $end
$var wire 1 V# ALUOp [0] $end
$var wire 1 W# PCWrite $end
$var wire 1 X# IFIDWrite $end
$var wire 1 Y# ControlMuxSel $end
$var wire 1 Z# reg_data1 [31] $end
$var wire 1 [# reg_data1 [30] $end
$var wire 1 \# reg_data1 [29] $end
$var wire 1 ]# reg_data1 [28] $end
$var wire 1 ^# reg_data1 [27] $end
$var wire 1 _# reg_data1 [26] $end
$var wire 1 `# reg_data1 [25] $end
$var wire 1 a# reg_data1 [24] $end
$var wire 1 b# reg_data1 [23] $end
$var wire 1 c# reg_data1 [22] $end
$var wire 1 d# reg_data1 [21] $end
$var wire 1 e# reg_data1 [20] $end
$var wire 1 f# reg_data1 [19] $end
$var wire 1 g# reg_data1 [18] $end
$var wire 1 h# reg_data1 [17] $end
$var wire 1 i# reg_data1 [16] $end
$var wire 1 j# reg_data1 [15] $end
$var wire 1 k# reg_data1 [14] $end
$var wire 1 l# reg_data1 [13] $end
$var wire 1 m# reg_data1 [12] $end
$var wire 1 n# reg_data1 [11] $end
$var wire 1 o# reg_data1 [10] $end
$var wire 1 p# reg_data1 [9] $end
$var wire 1 q# reg_data1 [8] $end
$var wire 1 r# reg_data1 [7] $end
$var wire 1 s# reg_data1 [6] $end
$var wire 1 t# reg_data1 [5] $end
$var wire 1 u# reg_data1 [4] $end
$var wire 1 v# reg_data1 [3] $end
$var wire 1 w# reg_data1 [2] $end
$var wire 1 x# reg_data1 [1] $end
$var wire 1 y# reg_data1 [0] $end
$var wire 1 z# reg_data2 [31] $end
$var wire 1 {# reg_data2 [30] $end
$var wire 1 |# reg_data2 [29] $end
$var wire 1 }# reg_data2 [28] $end
$var wire 1 ~# reg_data2 [27] $end
$var wire 1 !$ reg_data2 [26] $end
$var wire 1 "$ reg_data2 [25] $end
$var wire 1 #$ reg_data2 [24] $end
$var wire 1 $$ reg_data2 [23] $end
$var wire 1 %$ reg_data2 [22] $end
$var wire 1 &$ reg_data2 [21] $end
$var wire 1 '$ reg_data2 [20] $end
$var wire 1 ($ reg_data2 [19] $end
$var wire 1 )$ reg_data2 [18] $end
$var wire 1 *$ reg_data2 [17] $end
$var wire 1 +$ reg_data2 [16] $end
$var wire 1 ,$ reg_data2 [15] $end
$var wire 1 -$ reg_data2 [14] $end
$var wire 1 .$ reg_data2 [13] $end
$var wire 1 /$ reg_data2 [12] $end
$var wire 1 0$ reg_data2 [11] $end
$var wire 1 1$ reg_data2 [10] $end
$var wire 1 2$ reg_data2 [9] $end
$var wire 1 3$ reg_data2 [8] $end
$var wire 1 4$ reg_data2 [7] $end
$var wire 1 5$ reg_data2 [6] $end
$var wire 1 6$ reg_data2 [5] $end
$var wire 1 7$ reg_data2 [4] $end
$var wire 1 8$ reg_data2 [3] $end
$var wire 1 9$ reg_data2 [2] $end
$var wire 1 :$ reg_data2 [1] $end
$var wire 1 ;$ reg_data2 [0] $end
$var wire 1 <$ imm_IDEX [31] $end
$var wire 1 =$ imm_IDEX [30] $end
$var wire 1 >$ imm_IDEX [29] $end
$var wire 1 ?$ imm_IDEX [28] $end
$var wire 1 @$ imm_IDEX [27] $end
$var wire 1 A$ imm_IDEX [26] $end
$var wire 1 B$ imm_IDEX [25] $end
$var wire 1 C$ imm_IDEX [24] $end
$var wire 1 D$ imm_IDEX [23] $end
$var wire 1 E$ imm_IDEX [22] $end
$var wire 1 F$ imm_IDEX [21] $end
$var wire 1 G$ imm_IDEX [20] $end
$var wire 1 H$ imm_IDEX [19] $end
$var wire 1 I$ imm_IDEX [18] $end
$var wire 1 J$ imm_IDEX [17] $end
$var wire 1 K$ imm_IDEX [16] $end
$var wire 1 L$ imm_IDEX [15] $end
$var wire 1 M$ imm_IDEX [14] $end
$var wire 1 N$ imm_IDEX [13] $end
$var wire 1 O$ imm_IDEX [12] $end
$var wire 1 P$ imm_IDEX [11] $end
$var wire 1 Q$ imm_IDEX [10] $end
$var wire 1 R$ imm_IDEX [9] $end
$var wire 1 S$ imm_IDEX [8] $end
$var wire 1 T$ imm_IDEX [7] $end
$var wire 1 U$ imm_IDEX [6] $end
$var wire 1 V$ imm_IDEX [5] $end
$var wire 1 W$ imm_IDEX [4] $end
$var wire 1 X$ imm_IDEX [3] $end
$var wire 1 Y$ imm_IDEX [2] $end
$var wire 1 Z$ imm_IDEX [1] $end
$var wire 1 [$ imm_IDEX [0] $end
$var wire 1 \$ Rd_IDEX [4] $end
$var wire 1 ]$ Rd_IDEX [3] $end
$var wire 1 ^$ Rd_IDEX [2] $end
$var wire 1 _$ Rd_IDEX [1] $end
$var wire 1 `$ Rd_IDEX [0] $end
$var wire 1 a$ RegWrite_IDEX $end
$var wire 1 b$ ALUSrc_IDEX $end
$var wire 1 c$ branch_IDEX $end
$var wire 1 d$ ALUOp_IDEX [1] $end
$var wire 1 e$ ALUOp_IDEX [0] $end
$var wire 1 f$ MemRead_IDEX $end
$var wire 1 g$ MemWrite_IDEX $end
$var wire 1 h$ MemToReg_IDEX $end
$var wire 1 i$ PC_IDEX [31] $end
$var wire 1 j$ PC_IDEX [30] $end
$var wire 1 k$ PC_IDEX [29] $end
$var wire 1 l$ PC_IDEX [28] $end
$var wire 1 m$ PC_IDEX [27] $end
$var wire 1 n$ PC_IDEX [26] $end
$var wire 1 o$ PC_IDEX [25] $end
$var wire 1 p$ PC_IDEX [24] $end
$var wire 1 q$ PC_IDEX [23] $end
$var wire 1 r$ PC_IDEX [22] $end
$var wire 1 s$ PC_IDEX [21] $end
$var wire 1 t$ PC_IDEX [20] $end
$var wire 1 u$ PC_IDEX [19] $end
$var wire 1 v$ PC_IDEX [18] $end
$var wire 1 w$ PC_IDEX [17] $end
$var wire 1 x$ PC_IDEX [16] $end
$var wire 1 y$ PC_IDEX [15] $end
$var wire 1 z$ PC_IDEX [14] $end
$var wire 1 {$ PC_IDEX [13] $end
$var wire 1 |$ PC_IDEX [12] $end
$var wire 1 }$ PC_IDEX [11] $end
$var wire 1 ~$ PC_IDEX [10] $end
$var wire 1 !% PC_IDEX [9] $end
$var wire 1 "% PC_IDEX [8] $end
$var wire 1 #% PC_IDEX [7] $end
$var wire 1 $% PC_IDEX [6] $end
$var wire 1 %% PC_IDEX [5] $end
$var wire 1 &% PC_IDEX [4] $end
$var wire 1 '% PC_IDEX [3] $end
$var wire 1 (% PC_IDEX [2] $end
$var wire 1 )% PC_IDEX [1] $end
$var wire 1 *% PC_IDEX [0] $end
$var wire 1 +% inst_IDEX [31] $end
$var wire 1 ,% inst_IDEX [30] $end
$var wire 1 -% inst_IDEX [29] $end
$var wire 1 .% inst_IDEX [28] $end
$var wire 1 /% inst_IDEX [27] $end
$var wire 1 0% inst_IDEX [26] $end
$var wire 1 1% inst_IDEX [25] $end
$var wire 1 2% inst_IDEX [24] $end
$var wire 1 3% inst_IDEX [23] $end
$var wire 1 4% inst_IDEX [22] $end
$var wire 1 5% inst_IDEX [21] $end
$var wire 1 6% inst_IDEX [20] $end
$var wire 1 7% inst_IDEX [19] $end
$var wire 1 8% inst_IDEX [18] $end
$var wire 1 9% inst_IDEX [17] $end
$var wire 1 :% inst_IDEX [16] $end
$var wire 1 ;% inst_IDEX [15] $end
$var wire 1 <% inst_IDEX [14] $end
$var wire 1 =% inst_IDEX [13] $end
$var wire 1 >% inst_IDEX [12] $end
$var wire 1 ?% inst_IDEX [11] $end
$var wire 1 @% inst_IDEX [10] $end
$var wire 1 A% inst_IDEX [9] $end
$var wire 1 B% inst_IDEX [8] $end
$var wire 1 C% inst_IDEX [7] $end
$var wire 1 D% inst_IDEX [6] $end
$var wire 1 E% inst_IDEX [5] $end
$var wire 1 F% inst_IDEX [4] $end
$var wire 1 G% inst_IDEX [3] $end
$var wire 1 H% inst_IDEX [2] $end
$var wire 1 I% inst_IDEX [1] $end
$var wire 1 J% inst_IDEX [0] $end
$var wire 1 K% alu_result [31] $end
$var wire 1 L% alu_result [30] $end
$var wire 1 M% alu_result [29] $end
$var wire 1 N% alu_result [28] $end
$var wire 1 O% alu_result [27] $end
$var wire 1 P% alu_result [26] $end
$var wire 1 Q% alu_result [25] $end
$var wire 1 R% alu_result [24] $end
$var wire 1 S% alu_result [23] $end
$var wire 1 T% alu_result [22] $end
$var wire 1 U% alu_result [21] $end
$var wire 1 V% alu_result [20] $end
$var wire 1 W% alu_result [19] $end
$var wire 1 X% alu_result [18] $end
$var wire 1 Y% alu_result [17] $end
$var wire 1 Z% alu_result [16] $end
$var wire 1 [% alu_result [15] $end
$var wire 1 \% alu_result [14] $end
$var wire 1 ]% alu_result [13] $end
$var wire 1 ^% alu_result [12] $end
$var wire 1 _% alu_result [11] $end
$var wire 1 `% alu_result [10] $end
$var wire 1 a% alu_result [9] $end
$var wire 1 b% alu_result [8] $end
$var wire 1 c% alu_result [7] $end
$var wire 1 d% alu_result [6] $end
$var wire 1 e% alu_result [5] $end
$var wire 1 f% alu_result [4] $end
$var wire 1 g% alu_result [3] $end
$var wire 1 h% alu_result [2] $end
$var wire 1 i% alu_result [1] $end
$var wire 1 j% alu_result [0] $end
$var wire 1 k% zero_flag $end
$var wire 1 l% alu_ctrl [3] $end
$var wire 1 m% alu_ctrl [2] $end
$var wire 1 n% alu_ctrl [1] $end
$var wire 1 o% alu_ctrl [0] $end
$var wire 1 p% ForwardA [1] $end
$var wire 1 q% ForwardA [0] $end
$var wire 1 r% ForwardB [1] $end
$var wire 1 s% ForwardB [0] $end
$var wire 1 t% alu_input_a [31] $end
$var wire 1 u% alu_input_a [30] $end
$var wire 1 v% alu_input_a [29] $end
$var wire 1 w% alu_input_a [28] $end
$var wire 1 x% alu_input_a [27] $end
$var wire 1 y% alu_input_a [26] $end
$var wire 1 z% alu_input_a [25] $end
$var wire 1 {% alu_input_a [24] $end
$var wire 1 |% alu_input_a [23] $end
$var wire 1 }% alu_input_a [22] $end
$var wire 1 ~% alu_input_a [21] $end
$var wire 1 !& alu_input_a [20] $end
$var wire 1 "& alu_input_a [19] $end
$var wire 1 #& alu_input_a [18] $end
$var wire 1 $& alu_input_a [17] $end
$var wire 1 %& alu_input_a [16] $end
$var wire 1 && alu_input_a [15] $end
$var wire 1 '& alu_input_a [14] $end
$var wire 1 (& alu_input_a [13] $end
$var wire 1 )& alu_input_a [12] $end
$var wire 1 *& alu_input_a [11] $end
$var wire 1 +& alu_input_a [10] $end
$var wire 1 ,& alu_input_a [9] $end
$var wire 1 -& alu_input_a [8] $end
$var wire 1 .& alu_input_a [7] $end
$var wire 1 /& alu_input_a [6] $end
$var wire 1 0& alu_input_a [5] $end
$var wire 1 1& alu_input_a [4] $end
$var wire 1 2& alu_input_a [3] $end
$var wire 1 3& alu_input_a [2] $end
$var wire 1 4& alu_input_a [1] $end
$var wire 1 5& alu_input_a [0] $end
$var wire 1 6& alu_input_b [31] $end
$var wire 1 7& alu_input_b [30] $end
$var wire 1 8& alu_input_b [29] $end
$var wire 1 9& alu_input_b [28] $end
$var wire 1 :& alu_input_b [27] $end
$var wire 1 ;& alu_input_b [26] $end
$var wire 1 <& alu_input_b [25] $end
$var wire 1 =& alu_input_b [24] $end
$var wire 1 >& alu_input_b [23] $end
$var wire 1 ?& alu_input_b [22] $end
$var wire 1 @& alu_input_b [21] $end
$var wire 1 A& alu_input_b [20] $end
$var wire 1 B& alu_input_b [19] $end
$var wire 1 C& alu_input_b [18] $end
$var wire 1 D& alu_input_b [17] $end
$var wire 1 E& alu_input_b [16] $end
$var wire 1 F& alu_input_b [15] $end
$var wire 1 G& alu_input_b [14] $end
$var wire 1 H& alu_input_b [13] $end
$var wire 1 I& alu_input_b [12] $end
$var wire 1 J& alu_input_b [11] $end
$var wire 1 K& alu_input_b [10] $end
$var wire 1 L& alu_input_b [9] $end
$var wire 1 M& alu_input_b [8] $end
$var wire 1 N& alu_input_b [7] $end
$var wire 1 O& alu_input_b [6] $end
$var wire 1 P& alu_input_b [5] $end
$var wire 1 Q& alu_input_b [4] $end
$var wire 1 R& alu_input_b [3] $end
$var wire 1 S& alu_input_b [2] $end
$var wire 1 T& alu_input_b [1] $end
$var wire 1 U& alu_input_b [0] $end
$var wire 1 V& alu_input_b_final [31] $end
$var wire 1 W& alu_input_b_final [30] $end
$var wire 1 X& alu_input_b_final [29] $end
$var wire 1 Y& alu_input_b_final [28] $end
$var wire 1 Z& alu_input_b_final [27] $end
$var wire 1 [& alu_input_b_final [26] $end
$var wire 1 \& alu_input_b_final [25] $end
$var wire 1 ]& alu_input_b_final [24] $end
$var wire 1 ^& alu_input_b_final [23] $end
$var wire 1 _& alu_input_b_final [22] $end
$var wire 1 `& alu_input_b_final [21] $end
$var wire 1 a& alu_input_b_final [20] $end
$var wire 1 b& alu_input_b_final [19] $end
$var wire 1 c& alu_input_b_final [18] $end
$var wire 1 d& alu_input_b_final [17] $end
$var wire 1 e& alu_input_b_final [16] $end
$var wire 1 f& alu_input_b_final [15] $end
$var wire 1 g& alu_input_b_final [14] $end
$var wire 1 h& alu_input_b_final [13] $end
$var wire 1 i& alu_input_b_final [12] $end
$var wire 1 j& alu_input_b_final [11] $end
$var wire 1 k& alu_input_b_final [10] $end
$var wire 1 l& alu_input_b_final [9] $end
$var wire 1 m& alu_input_b_final [8] $end
$var wire 1 n& alu_input_b_final [7] $end
$var wire 1 o& alu_input_b_final [6] $end
$var wire 1 p& alu_input_b_final [5] $end
$var wire 1 q& alu_input_b_final [4] $end
$var wire 1 r& alu_input_b_final [3] $end
$var wire 1 s& alu_input_b_final [2] $end
$var wire 1 t& alu_input_b_final [1] $end
$var wire 1 u& alu_input_b_final [0] $end
$var wire 1 v& branch_target_address [31] $end
$var wire 1 w& branch_target_address [30] $end
$var wire 1 x& branch_target_address [29] $end
$var wire 1 y& branch_target_address [28] $end
$var wire 1 z& branch_target_address [27] $end
$var wire 1 {& branch_target_address [26] $end
$var wire 1 |& branch_target_address [25] $end
$var wire 1 }& branch_target_address [24] $end
$var wire 1 ~& branch_target_address [23] $end
$var wire 1 !' branch_target_address [22] $end
$var wire 1 "' branch_target_address [21] $end
$var wire 1 #' branch_target_address [20] $end
$var wire 1 $' branch_target_address [19] $end
$var wire 1 %' branch_target_address [18] $end
$var wire 1 &' branch_target_address [17] $end
$var wire 1 '' branch_target_address [16] $end
$var wire 1 (' branch_target_address [15] $end
$var wire 1 )' branch_target_address [14] $end
$var wire 1 *' branch_target_address [13] $end
$var wire 1 +' branch_target_address [12] $end
$var wire 1 ,' branch_target_address [11] $end
$var wire 1 -' branch_target_address [10] $end
$var wire 1 .' branch_target_address [9] $end
$var wire 1 /' branch_target_address [8] $end
$var wire 1 0' branch_target_address [7] $end
$var wire 1 1' branch_target_address [6] $end
$var wire 1 2' branch_target_address [5] $end
$var wire 1 3' branch_target_address [4] $end
$var wire 1 4' branch_target_address [3] $end
$var wire 1 5' branch_target_address [2] $end
$var wire 1 6' branch_target_address [1] $end
$var wire 1 7' branch_target_address [0] $end
$var wire 1 8' MemRead_EXMEM $end
$var wire 1 9' MemWrite_EXMEM $end
$var wire 1 :' MemToReg_EXMEM $end
$var wire 1 ;' RegWrite_EXMEM $end
$var wire 1 <' branch_EXMEM $end
$var wire 1 =' alu_result_EXMEM [31] $end
$var wire 1 >' alu_result_EXMEM [30] $end
$var wire 1 ?' alu_result_EXMEM [29] $end
$var wire 1 @' alu_result_EXMEM [28] $end
$var wire 1 A' alu_result_EXMEM [27] $end
$var wire 1 B' alu_result_EXMEM [26] $end
$var wire 1 C' alu_result_EXMEM [25] $end
$var wire 1 D' alu_result_EXMEM [24] $end
$var wire 1 E' alu_result_EXMEM [23] $end
$var wire 1 F' alu_result_EXMEM [22] $end
$var wire 1 G' alu_result_EXMEM [21] $end
$var wire 1 H' alu_result_EXMEM [20] $end
$var wire 1 I' alu_result_EXMEM [19] $end
$var wire 1 J' alu_result_EXMEM [18] $end
$var wire 1 K' alu_result_EXMEM [17] $end
$var wire 1 L' alu_result_EXMEM [16] $end
$var wire 1 M' alu_result_EXMEM [15] $end
$var wire 1 N' alu_result_EXMEM [14] $end
$var wire 1 O' alu_result_EXMEM [13] $end
$var wire 1 P' alu_result_EXMEM [12] $end
$var wire 1 Q' alu_result_EXMEM [11] $end
$var wire 1 R' alu_result_EXMEM [10] $end
$var wire 1 S' alu_result_EXMEM [9] $end
$var wire 1 T' alu_result_EXMEM [8] $end
$var wire 1 U' alu_result_EXMEM [7] $end
$var wire 1 V' alu_result_EXMEM [6] $end
$var wire 1 W' alu_result_EXMEM [5] $end
$var wire 1 X' alu_result_EXMEM [4] $end
$var wire 1 Y' alu_result_EXMEM [3] $end
$var wire 1 Z' alu_result_EXMEM [2] $end
$var wire 1 [' alu_result_EXMEM [1] $end
$var wire 1 \' alu_result_EXMEM [0] $end
$var wire 1 ]' reg_data2_EXMEM [31] $end
$var wire 1 ^' reg_data2_EXMEM [30] $end
$var wire 1 _' reg_data2_EXMEM [29] $end
$var wire 1 `' reg_data2_EXMEM [28] $end
$var wire 1 a' reg_data2_EXMEM [27] $end
$var wire 1 b' reg_data2_EXMEM [26] $end
$var wire 1 c' reg_data2_EXMEM [25] $end
$var wire 1 d' reg_data2_EXMEM [24] $end
$var wire 1 e' reg_data2_EXMEM [23] $end
$var wire 1 f' reg_data2_EXMEM [22] $end
$var wire 1 g' reg_data2_EXMEM [21] $end
$var wire 1 h' reg_data2_EXMEM [20] $end
$var wire 1 i' reg_data2_EXMEM [19] $end
$var wire 1 j' reg_data2_EXMEM [18] $end
$var wire 1 k' reg_data2_EXMEM [17] $end
$var wire 1 l' reg_data2_EXMEM [16] $end
$var wire 1 m' reg_data2_EXMEM [15] $end
$var wire 1 n' reg_data2_EXMEM [14] $end
$var wire 1 o' reg_data2_EXMEM [13] $end
$var wire 1 p' reg_data2_EXMEM [12] $end
$var wire 1 q' reg_data2_EXMEM [11] $end
$var wire 1 r' reg_data2_EXMEM [10] $end
$var wire 1 s' reg_data2_EXMEM [9] $end
$var wire 1 t' reg_data2_EXMEM [8] $end
$var wire 1 u' reg_data2_EXMEM [7] $end
$var wire 1 v' reg_data2_EXMEM [6] $end
$var wire 1 w' reg_data2_EXMEM [5] $end
$var wire 1 x' reg_data2_EXMEM [4] $end
$var wire 1 y' reg_data2_EXMEM [3] $end
$var wire 1 z' reg_data2_EXMEM [2] $end
$var wire 1 {' reg_data2_EXMEM [1] $end
$var wire 1 |' reg_data2_EXMEM [0] $end
$var wire 1 }' Rd_EXMEM [4] $end
$var wire 1 ~' Rd_EXMEM [3] $end
$var wire 1 !( Rd_EXMEM [2] $end
$var wire 1 "( Rd_EXMEM [1] $end
$var wire 1 #( Rd_EXMEM [0] $end
$var wire 1 $( branch_target_address_EXMEM [31] $end
$var wire 1 %( branch_target_address_EXMEM [30] $end
$var wire 1 &( branch_target_address_EXMEM [29] $end
$var wire 1 '( branch_target_address_EXMEM [28] $end
$var wire 1 (( branch_target_address_EXMEM [27] $end
$var wire 1 )( branch_target_address_EXMEM [26] $end
$var wire 1 *( branch_target_address_EXMEM [25] $end
$var wire 1 +( branch_target_address_EXMEM [24] $end
$var wire 1 ,( branch_target_address_EXMEM [23] $end
$var wire 1 -( branch_target_address_EXMEM [22] $end
$var wire 1 .( branch_target_address_EXMEM [21] $end
$var wire 1 /( branch_target_address_EXMEM [20] $end
$var wire 1 0( branch_target_address_EXMEM [19] $end
$var wire 1 1( branch_target_address_EXMEM [18] $end
$var wire 1 2( branch_target_address_EXMEM [17] $end
$var wire 1 3( branch_target_address_EXMEM [16] $end
$var wire 1 4( branch_target_address_EXMEM [15] $end
$var wire 1 5( branch_target_address_EXMEM [14] $end
$var wire 1 6( branch_target_address_EXMEM [13] $end
$var wire 1 7( branch_target_address_EXMEM [12] $end
$var wire 1 8( branch_target_address_EXMEM [11] $end
$var wire 1 9( branch_target_address_EXMEM [10] $end
$var wire 1 :( branch_target_address_EXMEM [9] $end
$var wire 1 ;( branch_target_address_EXMEM [8] $end
$var wire 1 <( branch_target_address_EXMEM [7] $end
$var wire 1 =( branch_target_address_EXMEM [6] $end
$var wire 1 >( branch_target_address_EXMEM [5] $end
$var wire 1 ?( branch_target_address_EXMEM [4] $end
$var wire 1 @( branch_target_address_EXMEM [3] $end
$var wire 1 A( branch_target_address_EXMEM [2] $end
$var wire 1 B( branch_target_address_EXMEM [1] $end
$var wire 1 C( branch_target_address_EXMEM [0] $end
$var wire 1 D( read_data_MEM [31] $end
$var wire 1 E( read_data_MEM [30] $end
$var wire 1 F( read_data_MEM [29] $end
$var wire 1 G( read_data_MEM [28] $end
$var wire 1 H( read_data_MEM [27] $end
$var wire 1 I( read_data_MEM [26] $end
$var wire 1 J( read_data_MEM [25] $end
$var wire 1 K( read_data_MEM [24] $end
$var wire 1 L( read_data_MEM [23] $end
$var wire 1 M( read_data_MEM [22] $end
$var wire 1 N( read_data_MEM [21] $end
$var wire 1 O( read_data_MEM [20] $end
$var wire 1 P( read_data_MEM [19] $end
$var wire 1 Q( read_data_MEM [18] $end
$var wire 1 R( read_data_MEM [17] $end
$var wire 1 S( read_data_MEM [16] $end
$var wire 1 T( read_data_MEM [15] $end
$var wire 1 U( read_data_MEM [14] $end
$var wire 1 V( read_data_MEM [13] $end
$var wire 1 W( read_data_MEM [12] $end
$var wire 1 X( read_data_MEM [11] $end
$var wire 1 Y( read_data_MEM [10] $end
$var wire 1 Z( read_data_MEM [9] $end
$var wire 1 [( read_data_MEM [8] $end
$var wire 1 \( read_data_MEM [7] $end
$var wire 1 ]( read_data_MEM [6] $end
$var wire 1 ^( read_data_MEM [5] $end
$var wire 1 _( read_data_MEM [4] $end
$var wire 1 `( read_data_MEM [3] $end
$var wire 1 a( read_data_MEM [2] $end
$var wire 1 b( read_data_MEM [1] $end
$var wire 1 c( read_data_MEM [0] $end
$var wire 1 d( RegWrite_MEMWB $end
$var wire 1 e( MemToReg_MEMWB $end
$var wire 1 f( read_data_MEMWB [31] $end
$var wire 1 g( read_data_MEMWB [30] $end
$var wire 1 h( read_data_MEMWB [29] $end
$var wire 1 i( read_data_MEMWB [28] $end
$var wire 1 j( read_data_MEMWB [27] $end
$var wire 1 k( read_data_MEMWB [26] $end
$var wire 1 l( read_data_MEMWB [25] $end
$var wire 1 m( read_data_MEMWB [24] $end
$var wire 1 n( read_data_MEMWB [23] $end
$var wire 1 o( read_data_MEMWB [22] $end
$var wire 1 p( read_data_MEMWB [21] $end
$var wire 1 q( read_data_MEMWB [20] $end
$var wire 1 r( read_data_MEMWB [19] $end
$var wire 1 s( read_data_MEMWB [18] $end
$var wire 1 t( read_data_MEMWB [17] $end
$var wire 1 u( read_data_MEMWB [16] $end
$var wire 1 v( read_data_MEMWB [15] $end
$var wire 1 w( read_data_MEMWB [14] $end
$var wire 1 x( read_data_MEMWB [13] $end
$var wire 1 y( read_data_MEMWB [12] $end
$var wire 1 z( read_data_MEMWB [11] $end
$var wire 1 {( read_data_MEMWB [10] $end
$var wire 1 |( read_data_MEMWB [9] $end
$var wire 1 }( read_data_MEMWB [8] $end
$var wire 1 ~( read_data_MEMWB [7] $end
$var wire 1 !) read_data_MEMWB [6] $end
$var wire 1 ") read_data_MEMWB [5] $end
$var wire 1 #) read_data_MEMWB [4] $end
$var wire 1 $) read_data_MEMWB [3] $end
$var wire 1 %) read_data_MEMWB [2] $end
$var wire 1 &) read_data_MEMWB [1] $end
$var wire 1 ') read_data_MEMWB [0] $end
$var wire 1 () alu_result_MEMWB [31] $end
$var wire 1 )) alu_result_MEMWB [30] $end
$var wire 1 *) alu_result_MEMWB [29] $end
$var wire 1 +) alu_result_MEMWB [28] $end
$var wire 1 ,) alu_result_MEMWB [27] $end
$var wire 1 -) alu_result_MEMWB [26] $end
$var wire 1 .) alu_result_MEMWB [25] $end
$var wire 1 /) alu_result_MEMWB [24] $end
$var wire 1 0) alu_result_MEMWB [23] $end
$var wire 1 1) alu_result_MEMWB [22] $end
$var wire 1 2) alu_result_MEMWB [21] $end
$var wire 1 3) alu_result_MEMWB [20] $end
$var wire 1 4) alu_result_MEMWB [19] $end
$var wire 1 5) alu_result_MEMWB [18] $end
$var wire 1 6) alu_result_MEMWB [17] $end
$var wire 1 7) alu_result_MEMWB [16] $end
$var wire 1 8) alu_result_MEMWB [15] $end
$var wire 1 9) alu_result_MEMWB [14] $end
$var wire 1 :) alu_result_MEMWB [13] $end
$var wire 1 ;) alu_result_MEMWB [12] $end
$var wire 1 <) alu_result_MEMWB [11] $end
$var wire 1 =) alu_result_MEMWB [10] $end
$var wire 1 >) alu_result_MEMWB [9] $end
$var wire 1 ?) alu_result_MEMWB [8] $end
$var wire 1 @) alu_result_MEMWB [7] $end
$var wire 1 A) alu_result_MEMWB [6] $end
$var wire 1 B) alu_result_MEMWB [5] $end
$var wire 1 C) alu_result_MEMWB [4] $end
$var wire 1 D) alu_result_MEMWB [3] $end
$var wire 1 E) alu_result_MEMWB [2] $end
$var wire 1 F) alu_result_MEMWB [1] $end
$var wire 1 G) alu_result_MEMWB [0] $end
$var wire 1 H) Rd_MEMWB [4] $end
$var wire 1 I) Rd_MEMWB [3] $end
$var wire 1 J) Rd_MEMWB [2] $end
$var wire 1 K) Rd_MEMWB [1] $end
$var wire 1 L) Rd_MEMWB [0] $end
$var wire 1 M) write_back_data [31] $end
$var wire 1 N) write_back_data [30] $end
$var wire 1 O) write_back_data [29] $end
$var wire 1 P) write_back_data [28] $end
$var wire 1 Q) write_back_data [27] $end
$var wire 1 R) write_back_data [26] $end
$var wire 1 S) write_back_data [25] $end
$var wire 1 T) write_back_data [24] $end
$var wire 1 U) write_back_data [23] $end
$var wire 1 V) write_back_data [22] $end
$var wire 1 W) write_back_data [21] $end
$var wire 1 X) write_back_data [20] $end
$var wire 1 Y) write_back_data [19] $end
$var wire 1 Z) write_back_data [18] $end
$var wire 1 [) write_back_data [17] $end
$var wire 1 \) write_back_data [16] $end
$var wire 1 ]) write_back_data [15] $end
$var wire 1 ^) write_back_data [14] $end
$var wire 1 _) write_back_data [13] $end
$var wire 1 `) write_back_data [12] $end
$var wire 1 a) write_back_data [11] $end
$var wire 1 b) write_back_data [10] $end
$var wire 1 c) write_back_data [9] $end
$var wire 1 d) write_back_data [8] $end
$var wire 1 e) write_back_data [7] $end
$var wire 1 f) write_back_data [6] $end
$var wire 1 g) write_back_data [5] $end
$var wire 1 h) write_back_data [4] $end
$var wire 1 i) write_back_data [3] $end
$var wire 1 j) write_back_data [2] $end
$var wire 1 k) write_back_data [1] $end
$var wire 1 l) write_back_data [0] $end

$scope module pc_reg $end
$var wire 1 & clock $end
$var wire 1 ' reset $end
$var wire 1 i next_pc [31] $end
$var wire 1 j next_pc [30] $end
$var wire 1 k next_pc [29] $end
$var wire 1 l next_pc [28] $end
$var wire 1 m next_pc [27] $end
$var wire 1 n next_pc [26] $end
$var wire 1 o next_pc [25] $end
$var wire 1 p next_pc [24] $end
$var wire 1 q next_pc [23] $end
$var wire 1 r next_pc [22] $end
$var wire 1 s next_pc [21] $end
$var wire 1 t next_pc [20] $end
$var wire 1 u next_pc [19] $end
$var wire 1 v next_pc [18] $end
$var wire 1 w next_pc [17] $end
$var wire 1 x next_pc [16] $end
$var wire 1 y next_pc [15] $end
$var wire 1 z next_pc [14] $end
$var wire 1 { next_pc [13] $end
$var wire 1 | next_pc [12] $end
$var wire 1 } next_pc [11] $end
$var wire 1 ~ next_pc [10] $end
$var wire 1 !! next_pc [9] $end
$var wire 1 "! next_pc [8] $end
$var wire 1 #! next_pc [7] $end
$var wire 1 $! next_pc [6] $end
$var wire 1 %! next_pc [5] $end
$var wire 1 &! next_pc [4] $end
$var wire 1 '! next_pc [3] $end
$var wire 1 (! next_pc [2] $end
$var wire 1 )! next_pc [1] $end
$var wire 1 *! next_pc [0] $end
$var reg 32 m) current_pc [31:0] $end
$upscope $end

$scope module mux_pc $end
$var wire 1 ( pc_plus_4 [31] $end
$var wire 1 ) pc_plus_4 [30] $end
$var wire 1 * pc_plus_4 [29] $end
$var wire 1 + pc_plus_4 [28] $end
$var wire 1 , pc_plus_4 [27] $end
$var wire 1 - pc_plus_4 [26] $end
$var wire 1 . pc_plus_4 [25] $end
$var wire 1 / pc_plus_4 [24] $end
$var wire 1 0 pc_plus_4 [23] $end
$var wire 1 1 pc_plus_4 [22] $end
$var wire 1 2 pc_plus_4 [21] $end
$var wire 1 3 pc_plus_4 [20] $end
$var wire 1 4 pc_plus_4 [19] $end
$var wire 1 5 pc_plus_4 [18] $end
$var wire 1 6 pc_plus_4 [17] $end
$var wire 1 7 pc_plus_4 [16] $end
$var wire 1 8 pc_plus_4 [15] $end
$var wire 1 9 pc_plus_4 [14] $end
$var wire 1 : pc_plus_4 [13] $end
$var wire 1 ; pc_plus_4 [12] $end
$var wire 1 < pc_plus_4 [11] $end
$var wire 1 = pc_plus_4 [10] $end
$var wire 1 > pc_plus_4 [9] $end
$var wire 1 ? pc_plus_4 [8] $end
$var wire 1 @ pc_plus_4 [7] $end
$var wire 1 A pc_plus_4 [6] $end
$var wire 1 B pc_plus_4 [5] $end
$var wire 1 C pc_plus_4 [4] $end
$var wire 1 D pc_plus_4 [3] $end
$var wire 1 E pc_plus_4 [2] $end
$var wire 1 F pc_plus_4 [1] $end
$var wire 1 G pc_plus_4 [0] $end
$var wire 1 H branch_pc [31] $end
$var wire 1 I branch_pc [30] $end
$var wire 1 J branch_pc [29] $end
$var wire 1 K branch_pc [28] $end
$var wire 1 L branch_pc [27] $end
$var wire 1 M branch_pc [26] $end
$var wire 1 N branch_pc [25] $end
$var wire 1 O branch_pc [24] $end
$var wire 1 P branch_pc [23] $end
$var wire 1 Q branch_pc [22] $end
$var wire 1 R branch_pc [21] $end
$var wire 1 S branch_pc [20] $end
$var wire 1 T branch_pc [19] $end
$var wire 1 U branch_pc [18] $end
$var wire 1 V branch_pc [17] $end
$var wire 1 W branch_pc [16] $end
$var wire 1 X branch_pc [15] $end
$var wire 1 Y branch_pc [14] $end
$var wire 1 Z branch_pc [13] $end
$var wire 1 [ branch_pc [12] $end
$var wire 1 \ branch_pc [11] $end
$var wire 1 ] branch_pc [10] $end
$var wire 1 ^ branch_pc [9] $end
$var wire 1 _ branch_pc [8] $end
$var wire 1 ` branch_pc [7] $end
$var wire 1 a branch_pc [6] $end
$var wire 1 b branch_pc [5] $end
$var wire 1 c branch_pc [4] $end
$var wire 1 d branch_pc [3] $end
$var wire 1 e branch_pc [2] $end
$var wire 1 f branch_pc [1] $end
$var wire 1 g branch_pc [0] $end
$var wire 1 n) branch_taken $end
$var wire 1 i next_pc [31] $end
$var wire 1 j next_pc [30] $end
$var wire 1 k next_pc [29] $end
$var wire 1 l next_pc [28] $end
$var wire 1 m next_pc [27] $end
$var wire 1 n next_pc [26] $end
$var wire 1 o next_pc [25] $end
$var wire 1 p next_pc [24] $end
$var wire 1 q next_pc [23] $end
$var wire 1 r next_pc [22] $end
$var wire 1 s next_pc [21] $end
$var wire 1 t next_pc [20] $end
$var wire 1 u next_pc [19] $end
$var wire 1 v next_pc [18] $end
$var wire 1 w next_pc [17] $end
$var wire 1 x next_pc [16] $end
$var wire 1 y next_pc [15] $end
$var wire 1 z next_pc [14] $end
$var wire 1 { next_pc [13] $end
$var wire 1 | next_pc [12] $end
$var wire 1 } next_pc [11] $end
$var wire 1 ~ next_pc [10] $end
$var wire 1 !! next_pc [9] $end
$var wire 1 "! next_pc [8] $end
$var wire 1 #! next_pc [7] $end
$var wire 1 $! next_pc [6] $end
$var wire 1 %! next_pc [5] $end
$var wire 1 &! next_pc [4] $end
$var wire 1 '! next_pc [3] $end
$var wire 1 (! next_pc [2] $end
$var wire 1 )! next_pc [1] $end
$var wire 1 *! next_pc [0] $end
$upscope $end

$scope module imem $end
$var wire 1 ' reset $end
$var wire 1 & clock $end
$var wire 1 +! addr [31] $end
$var wire 1 ,! addr [30] $end
$var wire 1 -! addr [29] $end
$var wire 1 .! addr [28] $end
$var wire 1 /! addr [27] $end
$var wire 1 0! addr [26] $end
$var wire 1 1! addr [25] $end
$var wire 1 2! addr [24] $end
$var wire 1 3! addr [23] $end
$var wire 1 4! addr [22] $end
$var wire 1 5! addr [21] $end
$var wire 1 6! addr [20] $end
$var wire 1 7! addr [19] $end
$var wire 1 8! addr [18] $end
$var wire 1 9! addr [17] $end
$var wire 1 :! addr [16] $end
$var wire 1 ;! addr [15] $end
$var wire 1 <! addr [14] $end
$var wire 1 =! addr [13] $end
$var wire 1 >! addr [12] $end
$var wire 1 ?! addr [11] $end
$var wire 1 @! addr [10] $end
$var wire 1 A! addr [9] $end
$var wire 1 B! addr [8] $end
$var wire 1 C! addr [7] $end
$var wire 1 D! addr [6] $end
$var wire 1 E! addr [5] $end
$var wire 1 F! addr [4] $end
$var wire 1 G! addr [3] $end
$var wire 1 H! addr [2] $end
$var wire 1 I! addr [1] $end
$var wire 1 J! addr [0] $end
$var wire 1 K! instruction [31] $end
$var wire 1 L! instruction [30] $end
$var wire 1 M! instruction [29] $end
$var wire 1 N! instruction [28] $end
$var wire 1 O! instruction [27] $end
$var wire 1 P! instruction [26] $end
$var wire 1 Q! instruction [25] $end
$var wire 1 R! instruction [24] $end
$var wire 1 S! instruction [23] $end
$var wire 1 T! instruction [22] $end
$var wire 1 U! instruction [21] $end
$var wire 1 V! instruction [20] $end
$var wire 1 W! instruction [19] $end
$var wire 1 X! instruction [18] $end
$var wire 1 Y! instruction [17] $end
$var wire 1 Z! instruction [16] $end
$var wire 1 [! instruction [15] $end
$var wire 1 \! instruction [14] $end
$var wire 1 ]! instruction [13] $end
$var wire 1 ^! instruction [12] $end
$var wire 1 _! instruction [11] $end
$var wire 1 `! instruction [10] $end
$var wire 1 a! instruction [9] $end
$var wire 1 b! instruction [8] $end
$var wire 1 c! instruction [7] $end
$var wire 1 d! instruction [6] $end
$var wire 1 e! instruction [5] $end
$var wire 1 f! instruction [4] $end
$var wire 1 g! instruction [3] $end
$var wire 1 h! instruction [2] $end
$var wire 1 i! instruction [1] $end
$var wire 1 j! instruction [0] $end
$var integer 32 o) i $end
$upscope $end

$scope module if_id_reg $end
$var wire 1 +! PC_Out_IF [31] $end
$var wire 1 ,! PC_Out_IF [30] $end
$var wire 1 -! PC_Out_IF [29] $end
$var wire 1 .! PC_Out_IF [28] $end
$var wire 1 /! PC_Out_IF [27] $end
$var wire 1 0! PC_Out_IF [26] $end
$var wire 1 1! PC_Out_IF [25] $end
$var wire 1 2! PC_Out_IF [24] $end
$var wire 1 3! PC_Out_IF [23] $end
$var wire 1 4! PC_Out_IF [22] $end
$var wire 1 5! PC_Out_IF [21] $end
$var wire 1 6! PC_Out_IF [20] $end
$var wire 1 7! PC_Out_IF [19] $end
$var wire 1 8! PC_Out_IF [18] $end
$var wire 1 9! PC_Out_IF [17] $end
$var wire 1 :! PC_Out_IF [16] $end
$var wire 1 ;! PC_Out_IF [15] $end
$var wire 1 <! PC_Out_IF [14] $end
$var wire 1 =! PC_Out_IF [13] $end
$var wire 1 >! PC_Out_IF [12] $end
$var wire 1 ?! PC_Out_IF [11] $end
$var wire 1 @! PC_Out_IF [10] $end
$var wire 1 A! PC_Out_IF [9] $end
$var wire 1 B! PC_Out_IF [8] $end
$var wire 1 C! PC_Out_IF [7] $end
$var wire 1 D! PC_Out_IF [6] $end
$var wire 1 E! PC_Out_IF [5] $end
$var wire 1 F! PC_Out_IF [4] $end
$var wire 1 G! PC_Out_IF [3] $end
$var wire 1 H! PC_Out_IF [2] $end
$var wire 1 I! PC_Out_IF [1] $end
$var wire 1 J! PC_Out_IF [0] $end
$var reg 32 p) PC_Out_ID [31:0] $end
$var wire 1 K! inst_out_IF [31] $end
$var wire 1 L! inst_out_IF [30] $end
$var wire 1 M! inst_out_IF [29] $end
$var wire 1 N! inst_out_IF [28] $end
$var wire 1 O! inst_out_IF [27] $end
$var wire 1 P! inst_out_IF [26] $end
$var wire 1 Q! inst_out_IF [25] $end
$var wire 1 R! inst_out_IF [24] $end
$var wire 1 S! inst_out_IF [23] $end
$var wire 1 T! inst_out_IF [22] $end
$var wire 1 U! inst_out_IF [21] $end
$var wire 1 V! inst_out_IF [20] $end
$var wire 1 W! inst_out_IF [19] $end
$var wire 1 X! inst_out_IF [18] $end
$var wire 1 Y! inst_out_IF [17] $end
$var wire 1 Z! inst_out_IF [16] $end
$var wire 1 [! inst_out_IF [15] $end
$var wire 1 \! inst_out_IF [14] $end
$var wire 1 ]! inst_out_IF [13] $end
$var wire 1 ^! inst_out_IF [12] $end
$var wire 1 _! inst_out_IF [11] $end
$var wire 1 `! inst_out_IF [10] $end
$var wire 1 a! inst_out_IF [9] $end
$var wire 1 b! inst_out_IF [8] $end
$var wire 1 c! inst_out_IF [7] $end
$var wire 1 d! inst_out_IF [6] $end
$var wire 1 e! inst_out_IF [5] $end
$var wire 1 f! inst_out_IF [4] $end
$var wire 1 g! inst_out_IF [3] $end
$var wire 1 h! inst_out_IF [2] $end
$var wire 1 i! inst_out_IF [1] $end
$var wire 1 j! inst_out_IF [0] $end
$var reg 32 q) inst_out_ID [31:0] $end
$var wire 1 ' reset $end
$var wire 1 & clk $end
$var wire 1 X# IFIDWrite $end
$upscope $end

$scope module ctrl_unit $end
$var wire 1 F" opcode [6] $end
$var wire 1 G" opcode [5] $end
$var wire 1 H" opcode [4] $end
$var wire 1 I" opcode [3] $end
$var wire 1 J" opcode [2] $end
$var wire 1 K" opcode [1] $end
$var wire 1 L" opcode [0] $end
$var reg 1 r) reg_write $end
$var reg 1 s) mem_read $end
$var reg 1 t) mem_write $end
$var reg 1 u) mem_to_reg $end
$var reg 1 v) alu_src $end
$var reg 1 w) branch $end
$var reg 2 x) alu_op [1:0] $end
$upscope $end

$scope module imm_gen_unit $end
$var wire 1 -" instruction [31] $end
$var wire 1 ." instruction [30] $end
$var wire 1 /" instruction [29] $end
$var wire 1 0" instruction [28] $end
$var wire 1 1" instruction [27] $end
$var wire 1 2" instruction [26] $end
$var wire 1 3" instruction [25] $end
$var wire 1 4" instruction [24] $end
$var wire 1 5" instruction [23] $end
$var wire 1 6" instruction [22] $end
$var wire 1 7" instruction [21] $end
$var wire 1 8" instruction [20] $end
$var wire 1 9" instruction [19] $end
$var wire 1 :" instruction [18] $end
$var wire 1 ;" instruction [17] $end
$var wire 1 <" instruction [16] $end
$var wire 1 =" instruction [15] $end
$var wire 1 >" instruction [14] $end
$var wire 1 ?" instruction [13] $end
$var wire 1 @" instruction [12] $end
$var wire 1 A" instruction [11] $end
$var wire 1 B" instruction [10] $end
$var wire 1 C" instruction [9] $end
$var wire 1 D" instruction [8] $end
$var wire 1 E" instruction [7] $end
$var wire 1 F" instruction [6] $end
$var wire 1 G" instruction [5] $end
$var wire 1 H" instruction [4] $end
$var wire 1 I" instruction [3] $end
$var wire 1 J" instruction [2] $end
$var wire 1 K" instruction [1] $end
$var wire 1 L" instruction [0] $end
$var reg 32 y) imm_ext [31:0] $end
$upscope $end

$scope module reg_file $end
$var wire 1 & clock $end
$var wire 1 ' reset $end
$var wire 1 d( reg_write_enable $end
$var wire 1 9" rs1_addr [4] $end
$var wire 1 :" rs1_addr [3] $end
$var wire 1 ;" rs1_addr [2] $end
$var wire 1 <" rs1_addr [1] $end
$var wire 1 =" rs1_addr [0] $end
$var wire 1 4" rs2_addr [4] $end
$var wire 1 5" rs2_addr [3] $end
$var wire 1 6" rs2_addr [2] $end
$var wire 1 7" rs2_addr [1] $end
$var wire 1 8" rs2_addr [0] $end
$var wire 1 H) rd_addr [4] $end
$var wire 1 I) rd_addr [3] $end
$var wire 1 J) rd_addr [2] $end
$var wire 1 K) rd_addr [1] $end
$var wire 1 L) rd_addr [0] $end
$var wire 1 M) write_data [31] $end
$var wire 1 N) write_data [30] $end
$var wire 1 O) write_data [29] $end
$var wire 1 P) write_data [28] $end
$var wire 1 Q) write_data [27] $end
$var wire 1 R) write_data [26] $end
$var wire 1 S) write_data [25] $end
$var wire 1 T) write_data [24] $end
$var wire 1 U) write_data [23] $end
$var wire 1 V) write_data [22] $end
$var wire 1 W) write_data [21] $end
$var wire 1 X) write_data [20] $end
$var wire 1 Y) write_data [19] $end
$var wire 1 Z) write_data [18] $end
$var wire 1 [) write_data [17] $end
$var wire 1 \) write_data [16] $end
$var wire 1 ]) write_data [15] $end
$var wire 1 ^) write_data [14] $end
$var wire 1 _) write_data [13] $end
$var wire 1 `) write_data [12] $end
$var wire 1 a) write_data [11] $end
$var wire 1 b) write_data [10] $end
$var wire 1 c) write_data [9] $end
$var wire 1 d) write_data [8] $end
$var wire 1 e) write_data [7] $end
$var wire 1 f) write_data [6] $end
$var wire 1 g) write_data [5] $end
$var wire 1 h) write_data [4] $end
$var wire 1 i) write_data [3] $end
$var wire 1 j) write_data [2] $end
$var wire 1 k) write_data [1] $end
$var wire 1 l) write_data [0] $end
$var reg 32 z) rs1_data [31:0] $end
$var reg 32 {) rs2_data [31:0] $end
$var integer 32 |) k $end
$upscope $end

$scope module hazard_det $end
$var wire 1 f$ MemRead_IDEX $end
$var wire 1 \$ RegisterRd_IDEX [4] $end
$var wire 1 ]$ RegisterRd_IDEX [3] $end
$var wire 1 ^$ RegisterRd_IDEX [2] $end
$var wire 1 _$ RegisterRd_IDEX [1] $end
$var wire 1 `$ RegisterRd_IDEX [0] $end
$var wire 1 9" RegisterRs_IFID [4] $end
$var wire 1 :" RegisterRs_IFID [3] $end
$var wire 1 ;" RegisterRs_IFID [2] $end
$var wire 1 <" RegisterRs_IFID [1] $end
$var wire 1 =" RegisterRs_IFID [0] $end
$var wire 1 4" RegisterRt_IFID [4] $end
$var wire 1 5" RegisterRt_IFID [3] $end
$var wire 1 6" RegisterRt_IFID [2] $end
$var wire 1 7" RegisterRt_IFID [1] $end
$var wire 1 8" RegisterRt_IFID [0] $end
$var reg 1 }) PCWrite $end
$var reg 1 ~) IFIDWrite $end
$var reg 1 !* ControlMuxSel $end
$upscope $end

$scope module id_ex_reg $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 1 M" reg_data1_in [31] $end
$var wire 1 N" reg_data1_in [30] $end
$var wire 1 O" reg_data1_in [29] $end
$var wire 1 P" reg_data1_in [28] $end
$var wire 1 Q" reg_data1_in [27] $end
$var wire 1 R" reg_data1_in [26] $end
$var wire 1 S" reg_data1_in [25] $end
$var wire 1 T" reg_data1_in [24] $end
$var wire 1 U" reg_data1_in [23] $end
$var wire 1 V" reg_data1_in [22] $end
$var wire 1 W" reg_data1_in [21] $end
$var wire 1 X" reg_data1_in [20] $end
$var wire 1 Y" reg_data1_in [19] $end
$var wire 1 Z" reg_data1_in [18] $end
$var wire 1 [" reg_data1_in [17] $end
$var wire 1 \" reg_data1_in [16] $end
$var wire 1 ]" reg_data1_in [15] $end
$var wire 1 ^" reg_data1_in [14] $end
$var wire 1 _" reg_data1_in [13] $end
$var wire 1 `" reg_data1_in [12] $end
$var wire 1 a" reg_data1_in [11] $end
$var wire 1 b" reg_data1_in [10] $end
$var wire 1 c" reg_data1_in [9] $end
$var wire 1 d" reg_data1_in [8] $end
$var wire 1 e" reg_data1_in [7] $end
$var wire 1 f" reg_data1_in [6] $end
$var wire 1 g" reg_data1_in [5] $end
$var wire 1 h" reg_data1_in [4] $end
$var wire 1 i" reg_data1_in [3] $end
$var wire 1 j" reg_data1_in [2] $end
$var wire 1 k" reg_data1_in [1] $end
$var wire 1 l" reg_data1_in [0] $end
$var wire 1 m" reg_data2_in [31] $end
$var wire 1 n" reg_data2_in [30] $end
$var wire 1 o" reg_data2_in [29] $end
$var wire 1 p" reg_data2_in [28] $end
$var wire 1 q" reg_data2_in [27] $end
$var wire 1 r" reg_data2_in [26] $end
$var wire 1 s" reg_data2_in [25] $end
$var wire 1 t" reg_data2_in [24] $end
$var wire 1 u" reg_data2_in [23] $end
$var wire 1 v" reg_data2_in [22] $end
$var wire 1 w" reg_data2_in [21] $end
$var wire 1 x" reg_data2_in [20] $end
$var wire 1 y" reg_data2_in [19] $end
$var wire 1 z" reg_data2_in [18] $end
$var wire 1 {" reg_data2_in [17] $end
$var wire 1 |" reg_data2_in [16] $end
$var wire 1 }" reg_data2_in [15] $end
$var wire 1 ~" reg_data2_in [14] $end
$var wire 1 !# reg_data2_in [13] $end
$var wire 1 "# reg_data2_in [12] $end
$var wire 1 ## reg_data2_in [11] $end
$var wire 1 $# reg_data2_in [10] $end
$var wire 1 %# reg_data2_in [9] $end
$var wire 1 &# reg_data2_in [8] $end
$var wire 1 '# reg_data2_in [7] $end
$var wire 1 (# reg_data2_in [6] $end
$var wire 1 )# reg_data2_in [5] $end
$var wire 1 *# reg_data2_in [4] $end
$var wire 1 +# reg_data2_in [3] $end
$var wire 1 ,# reg_data2_in [2] $end
$var wire 1 -# reg_data2_in [1] $end
$var wire 1 .# reg_data2_in [0] $end
$var wire 1 /# imm_in [31] $end
$var wire 1 0# imm_in [30] $end
$var wire 1 1# imm_in [29] $end
$var wire 1 2# imm_in [28] $end
$var wire 1 3# imm_in [27] $end
$var wire 1 4# imm_in [26] $end
$var wire 1 5# imm_in [25] $end
$var wire 1 6# imm_in [24] $end
$var wire 1 7# imm_in [23] $end
$var wire 1 8# imm_in [22] $end
$var wire 1 9# imm_in [21] $end
$var wire 1 :# imm_in [20] $end
$var wire 1 ;# imm_in [19] $end
$var wire 1 <# imm_in [18] $end
$var wire 1 =# imm_in [17] $end
$var wire 1 ># imm_in [16] $end
$var wire 1 ?# imm_in [15] $end
$var wire 1 @# imm_in [14] $end
$var wire 1 A# imm_in [13] $end
$var wire 1 B# imm_in [12] $end
$var wire 1 C# imm_in [11] $end
$var wire 1 D# imm_in [10] $end
$var wire 1 E# imm_in [9] $end
$var wire 1 F# imm_in [8] $end
$var wire 1 G# imm_in [7] $end
$var wire 1 H# imm_in [6] $end
$var wire 1 I# imm_in [5] $end
$var wire 1 J# imm_in [4] $end
$var wire 1 K# imm_in [3] $end
$var wire 1 L# imm_in [2] $end
$var wire 1 M# imm_in [1] $end
$var wire 1 N# imm_in [0] $end
$var wire 1 A" Rd_in [4] $end
$var wire 1 B" Rd_in [3] $end
$var wire 1 C" Rd_in [2] $end
$var wire 1 D" Rd_in [1] $end
$var wire 1 E" Rd_in [0] $end
$var wire 1 O# RegWrite_in $end
$var wire 1 S# ALUSrc_in $end
$var wire 1 T# branch_in $end
$var wire 1 U# ALUOp_in [1] $end
$var wire 1 V# ALUOp_in [0] $end
$var wire 1 P# MemRead_in $end
$var wire 1 Q# MemWrite_in $end
$var wire 1 R# MemToReg_in $end
$var wire 1 k! PC_Out_ID_in [31] $end
$var wire 1 l! PC_Out_ID_in [30] $end
$var wire 1 m! PC_Out_ID_in [29] $end
$var wire 1 n! PC_Out_ID_in [28] $end
$var wire 1 o! PC_Out_ID_in [27] $end
$var wire 1 p! PC_Out_ID_in [26] $end
$var wire 1 q! PC_Out_ID_in [25] $end
$var wire 1 r! PC_Out_ID_in [24] $end
$var wire 1 s! PC_Out_ID_in [23] $end
$var wire 1 t! PC_Out_ID_in [22] $end
$var wire 1 u! PC_Out_ID_in [21] $end
$var wire 1 v! PC_Out_ID_in [20] $end
$var wire 1 w! PC_Out_ID_in [19] $end
$var wire 1 x! PC_Out_ID_in [18] $end
$var wire 1 y! PC_Out_ID_in [17] $end
$var wire 1 z! PC_Out_ID_in [16] $end
$var wire 1 {! PC_Out_ID_in [15] $end
$var wire 1 |! PC_Out_ID_in [14] $end
$var wire 1 }! PC_Out_ID_in [13] $end
$var wire 1 ~! PC_Out_ID_in [12] $end
$var wire 1 !" PC_Out_ID_in [11] $end
$var wire 1 "" PC_Out_ID_in [10] $end
$var wire 1 #" PC_Out_ID_in [9] $end
$var wire 1 $" PC_Out_ID_in [8] $end
$var wire 1 %" PC_Out_ID_in [7] $end
$var wire 1 &" PC_Out_ID_in [6] $end
$var wire 1 '" PC_Out_ID_in [5] $end
$var wire 1 (" PC_Out_ID_in [4] $end
$var wire 1 )" PC_Out_ID_in [3] $end
$var wire 1 *" PC_Out_ID_in [2] $end
$var wire 1 +" PC_Out_ID_in [1] $end
$var wire 1 ," PC_Out_ID_in [0] $end
$var wire 1 -" inst_out_ID_in [31] $end
$var wire 1 ." inst_out_ID_in [30] $end
$var wire 1 /" inst_out_ID_in [29] $end
$var wire 1 0" inst_out_ID_in [28] $end
$var wire 1 1" inst_out_ID_in [27] $end
$var wire 1 2" inst_out_ID_in [26] $end
$var wire 1 3" inst_out_ID_in [25] $end
$var wire 1 4" inst_out_ID_in [24] $end
$var wire 1 5" inst_out_ID_in [23] $end
$var wire 1 6" inst_out_ID_in [22] $end
$var wire 1 7" inst_out_ID_in [21] $end
$var wire 1 8" inst_out_ID_in [20] $end
$var wire 1 9" inst_out_ID_in [19] $end
$var wire 1 :" inst_out_ID_in [18] $end
$var wire 1 ;" inst_out_ID_in [17] $end
$var wire 1 <" inst_out_ID_in [16] $end
$var wire 1 =" inst_out_ID_in [15] $end
$var wire 1 >" inst_out_ID_in [14] $end
$var wire 1 ?" inst_out_ID_in [13] $end
$var wire 1 @" inst_out_ID_in [12] $end
$var wire 1 A" inst_out_ID_in [11] $end
$var wire 1 B" inst_out_ID_in [10] $end
$var wire 1 C" inst_out_ID_in [9] $end
$var wire 1 D" inst_out_ID_in [8] $end
$var wire 1 E" inst_out_ID_in [7] $end
$var wire 1 F" inst_out_ID_in [6] $end
$var wire 1 G" inst_out_ID_in [5] $end
$var wire 1 H" inst_out_ID_in [4] $end
$var wire 1 I" inst_out_ID_in [3] $end
$var wire 1 J" inst_out_ID_in [2] $end
$var wire 1 K" inst_out_ID_in [1] $end
$var wire 1 L" inst_out_ID_in [0] $end
$var reg 32 "* reg_data1_out [31:0] $end
$var reg 32 #* reg_data2_out [31:0] $end
$var reg 32 $* imm_out [31:0] $end
$var reg 5 %* Rd_out [4:0] $end
$var reg 1 &* RegWrite_out $end
$var reg 1 '* ALUSrc_out $end
$var reg 1 (* branch_out $end
$var reg 2 )* ALUOp_out [1:0] $end
$var reg 1 ** MemRead_out $end
$var reg 1 +* MemWrite_out $end
$var reg 1 ,* MemToReg_out $end
$var reg 32 -* PC_Out_ID_out [31:0] $end
$var reg 32 .* inst_out_ID_out [31:0] $end
$upscope $end

$scope module forwarding_unit $end
$var wire 1 7% Rs1_IDEX [4] $end
$var wire 1 8% Rs1_IDEX [3] $end
$var wire 1 9% Rs1_IDEX [2] $end
$var wire 1 :% Rs1_IDEX [1] $end
$var wire 1 ;% Rs1_IDEX [0] $end
$var wire 1 2% Rs2_IDEX [4] $end
$var wire 1 3% Rs2_IDEX [3] $end
$var wire 1 4% Rs2_IDEX [2] $end
$var wire 1 5% Rs2_IDEX [1] $end
$var wire 1 6% Rs2_IDEX [0] $end
$var wire 1 }' Rd_EXMEM [4] $end
$var wire 1 ~' Rd_EXMEM [3] $end
$var wire 1 !( Rd_EXMEM [2] $end
$var wire 1 "( Rd_EXMEM [1] $end
$var wire 1 #( Rd_EXMEM [0] $end
$var wire 1 H) Rd_MEMWB [4] $end
$var wire 1 I) Rd_MEMWB [3] $end
$var wire 1 J) Rd_MEMWB [2] $end
$var wire 1 K) Rd_MEMWB [1] $end
$var wire 1 L) Rd_MEMWB [0] $end
$var wire 1 ;' RegWrite_EXMEM $end
$var wire 1 d( RegWrite_MEMWB $end
$var reg 2 /* ForwardA [1:0] $end
$var reg 2 0* ForwardB [1:0] $end
$upscope $end

$scope module alu_ctrl_unit $end
$var wire 1 d$ alu_op [1] $end
$var wire 1 e$ alu_op [0] $end
$var wire 1 <% funct3 [2] $end
$var wire 1 =% funct3 [1] $end
$var wire 1 >% funct3 [0] $end
$var wire 1 +% funct7 [6] $end
$var wire 1 ,% funct7 [5] $end
$var wire 1 -% funct7 [4] $end
$var wire 1 .% funct7 [3] $end
$var wire 1 /% funct7 [2] $end
$var wire 1 0% funct7 [1] $end
$var wire 1 1% funct7 [0] $end
$var reg 4 1* alu_ctrl [3:0] $end
$upscope $end

$scope module mux_forward_a $end
$var wire 1 Z# reg_val [31] $end
$var wire 1 [# reg_val [30] $end
$var wire 1 \# reg_val [29] $end
$var wire 1 ]# reg_val [28] $end
$var wire 1 ^# reg_val [27] $end
$var wire 1 _# reg_val [26] $end
$var wire 1 `# reg_val [25] $end
$var wire 1 a# reg_val [24] $end
$var wire 1 b# reg_val [23] $end
$var wire 1 c# reg_val [22] $end
$var wire 1 d# reg_val [21] $end
$var wire 1 e# reg_val [20] $end
$var wire 1 f# reg_val [19] $end
$var wire 1 g# reg_val [18] $end
$var wire 1 h# reg_val [17] $end
$var wire 1 i# reg_val [16] $end
$var wire 1 j# reg_val [15] $end
$var wire 1 k# reg_val [14] $end
$var wire 1 l# reg_val [13] $end
$var wire 1 m# reg_val [12] $end
$var wire 1 n# reg_val [11] $end
$var wire 1 o# reg_val [10] $end
$var wire 1 p# reg_val [9] $end
$var wire 1 q# reg_val [8] $end
$var wire 1 r# reg_val [7] $end
$var wire 1 s# reg_val [6] $end
$var wire 1 t# reg_val [5] $end
$var wire 1 u# reg_val [4] $end
$var wire 1 v# reg_val [3] $end
$var wire 1 w# reg_val [2] $end
$var wire 1 x# reg_val [1] $end
$var wire 1 y# reg_val [0] $end
$var wire 1 =' forward_data_mem [31] $end
$var wire 1 >' forward_data_mem [30] $end
$var wire 1 ?' forward_data_mem [29] $end
$var wire 1 @' forward_data_mem [28] $end
$var wire 1 A' forward_data_mem [27] $end
$var wire 1 B' forward_data_mem [26] $end
$var wire 1 C' forward_data_mem [25] $end
$var wire 1 D' forward_data_mem [24] $end
$var wire 1 E' forward_data_mem [23] $end
$var wire 1 F' forward_data_mem [22] $end
$var wire 1 G' forward_data_mem [21] $end
$var wire 1 H' forward_data_mem [20] $end
$var wire 1 I' forward_data_mem [19] $end
$var wire 1 J' forward_data_mem [18] $end
$var wire 1 K' forward_data_mem [17] $end
$var wire 1 L' forward_data_mem [16] $end
$var wire 1 M' forward_data_mem [15] $end
$var wire 1 N' forward_data_mem [14] $end
$var wire 1 O' forward_data_mem [13] $end
$var wire 1 P' forward_data_mem [12] $end
$var wire 1 Q' forward_data_mem [11] $end
$var wire 1 R' forward_data_mem [10] $end
$var wire 1 S' forward_data_mem [9] $end
$var wire 1 T' forward_data_mem [8] $end
$var wire 1 U' forward_data_mem [7] $end
$var wire 1 V' forward_data_mem [6] $end
$var wire 1 W' forward_data_mem [5] $end
$var wire 1 X' forward_data_mem [4] $end
$var wire 1 Y' forward_data_mem [3] $end
$var wire 1 Z' forward_data_mem [2] $end
$var wire 1 [' forward_data_mem [1] $end
$var wire 1 \' forward_data_mem [0] $end
$var wire 1 M) forward_data_wb [31] $end
$var wire 1 N) forward_data_wb [30] $end
$var wire 1 O) forward_data_wb [29] $end
$var wire 1 P) forward_data_wb [28] $end
$var wire 1 Q) forward_data_wb [27] $end
$var wire 1 R) forward_data_wb [26] $end
$var wire 1 S) forward_data_wb [25] $end
$var wire 1 T) forward_data_wb [24] $end
$var wire 1 U) forward_data_wb [23] $end
$var wire 1 V) forward_data_wb [22] $end
$var wire 1 W) forward_data_wb [21] $end
$var wire 1 X) forward_data_wb [20] $end
$var wire 1 Y) forward_data_wb [19] $end
$var wire 1 Z) forward_data_wb [18] $end
$var wire 1 [) forward_data_wb [17] $end
$var wire 1 \) forward_data_wb [16] $end
$var wire 1 ]) forward_data_wb [15] $end
$var wire 1 ^) forward_data_wb [14] $end
$var wire 1 _) forward_data_wb [13] $end
$var wire 1 `) forward_data_wb [12] $end
$var wire 1 a) forward_data_wb [11] $end
$var wire 1 b) forward_data_wb [10] $end
$var wire 1 c) forward_data_wb [9] $end
$var wire 1 d) forward_data_wb [8] $end
$var wire 1 e) forward_data_wb [7] $end
$var wire 1 f) forward_data_wb [6] $end
$var wire 1 g) forward_data_wb [5] $end
$var wire 1 h) forward_data_wb [4] $end
$var wire 1 i) forward_data_wb [3] $end
$var wire 1 j) forward_data_wb [2] $end
$var wire 1 k) forward_data_wb [1] $end
$var wire 1 l) forward_data_wb [0] $end
$var wire 1 p% forward_sel [1] $end
$var wire 1 q% forward_sel [0] $end
$var wire 1 t% alu_input [31] $end
$var wire 1 u% alu_input [30] $end
$var wire 1 v% alu_input [29] $end
$var wire 1 w% alu_input [28] $end
$var wire 1 x% alu_input [27] $end
$var wire 1 y% alu_input [26] $end
$var wire 1 z% alu_input [25] $end
$var wire 1 {% alu_input [24] $end
$var wire 1 |% alu_input [23] $end
$var wire 1 }% alu_input [22] $end
$var wire 1 ~% alu_input [21] $end
$var wire 1 !& alu_input [20] $end
$var wire 1 "& alu_input [19] $end
$var wire 1 #& alu_input [18] $end
$var wire 1 $& alu_input [17] $end
$var wire 1 %& alu_input [16] $end
$var wire 1 && alu_input [15] $end
$var wire 1 '& alu_input [14] $end
$var wire 1 (& alu_input [13] $end
$var wire 1 )& alu_input [12] $end
$var wire 1 *& alu_input [11] $end
$var wire 1 +& alu_input [10] $end
$var wire 1 ,& alu_input [9] $end
$var wire 1 -& alu_input [8] $end
$var wire 1 .& alu_input [7] $end
$var wire 1 /& alu_input [6] $end
$var wire 1 0& alu_input [5] $end
$var wire 1 1& alu_input [4] $end
$var wire 1 2& alu_input [3] $end
$var wire 1 3& alu_input [2] $end
$var wire 1 4& alu_input [1] $end
$var wire 1 5& alu_input [0] $end
$upscope $end

$scope module mux_forward_b $end
$var wire 1 z# reg_val [31] $end
$var wire 1 {# reg_val [30] $end
$var wire 1 |# reg_val [29] $end
$var wire 1 }# reg_val [28] $end
$var wire 1 ~# reg_val [27] $end
$var wire 1 !$ reg_val [26] $end
$var wire 1 "$ reg_val [25] $end
$var wire 1 #$ reg_val [24] $end
$var wire 1 $$ reg_val [23] $end
$var wire 1 %$ reg_val [22] $end
$var wire 1 &$ reg_val [21] $end
$var wire 1 '$ reg_val [20] $end
$var wire 1 ($ reg_val [19] $end
$var wire 1 )$ reg_val [18] $end
$var wire 1 *$ reg_val [17] $end
$var wire 1 +$ reg_val [16] $end
$var wire 1 ,$ reg_val [15] $end
$var wire 1 -$ reg_val [14] $end
$var wire 1 .$ reg_val [13] $end
$var wire 1 /$ reg_val [12] $end
$var wire 1 0$ reg_val [11] $end
$var wire 1 1$ reg_val [10] $end
$var wire 1 2$ reg_val [9] $end
$var wire 1 3$ reg_val [8] $end
$var wire 1 4$ reg_val [7] $end
$var wire 1 5$ reg_val [6] $end
$var wire 1 6$ reg_val [5] $end
$var wire 1 7$ reg_val [4] $end
$var wire 1 8$ reg_val [3] $end
$var wire 1 9$ reg_val [2] $end
$var wire 1 :$ reg_val [1] $end
$var wire 1 ;$ reg_val [0] $end
$var wire 1 =' forward_data_mem [31] $end
$var wire 1 >' forward_data_mem [30] $end
$var wire 1 ?' forward_data_mem [29] $end
$var wire 1 @' forward_data_mem [28] $end
$var wire 1 A' forward_data_mem [27] $end
$var wire 1 B' forward_data_mem [26] $end
$var wire 1 C' forward_data_mem [25] $end
$var wire 1 D' forward_data_mem [24] $end
$var wire 1 E' forward_data_mem [23] $end
$var wire 1 F' forward_data_mem [22] $end
$var wire 1 G' forward_data_mem [21] $end
$var wire 1 H' forward_data_mem [20] $end
$var wire 1 I' forward_data_mem [19] $end
$var wire 1 J' forward_data_mem [18] $end
$var wire 1 K' forward_data_mem [17] $end
$var wire 1 L' forward_data_mem [16] $end
$var wire 1 M' forward_data_mem [15] $end
$var wire 1 N' forward_data_mem [14] $end
$var wire 1 O' forward_data_mem [13] $end
$var wire 1 P' forward_data_mem [12] $end
$var wire 1 Q' forward_data_mem [11] $end
$var wire 1 R' forward_data_mem [10] $end
$var wire 1 S' forward_data_mem [9] $end
$var wire 1 T' forward_data_mem [8] $end
$var wire 1 U' forward_data_mem [7] $end
$var wire 1 V' forward_data_mem [6] $end
$var wire 1 W' forward_data_mem [5] $end
$var wire 1 X' forward_data_mem [4] $end
$var wire 1 Y' forward_data_mem [3] $end
$var wire 1 Z' forward_data_mem [2] $end
$var wire 1 [' forward_data_mem [1] $end
$var wire 1 \' forward_data_mem [0] $end
$var wire 1 M) forward_data_wb [31] $end
$var wire 1 N) forward_data_wb [30] $end
$var wire 1 O) forward_data_wb [29] $end
$var wire 1 P) forward_data_wb [28] $end
$var wire 1 Q) forward_data_wb [27] $end
$var wire 1 R) forward_data_wb [26] $end
$var wire 1 S) forward_data_wb [25] $end
$var wire 1 T) forward_data_wb [24] $end
$var wire 1 U) forward_data_wb [23] $end
$var wire 1 V) forward_data_wb [22] $end
$var wire 1 W) forward_data_wb [21] $end
$var wire 1 X) forward_data_wb [20] $end
$var wire 1 Y) forward_data_wb [19] $end
$var wire 1 Z) forward_data_wb [18] $end
$var wire 1 [) forward_data_wb [17] $end
$var wire 1 \) forward_data_wb [16] $end
$var wire 1 ]) forward_data_wb [15] $end
$var wire 1 ^) forward_data_wb [14] $end
$var wire 1 _) forward_data_wb [13] $end
$var wire 1 `) forward_data_wb [12] $end
$var wire 1 a) forward_data_wb [11] $end
$var wire 1 b) forward_data_wb [10] $end
$var wire 1 c) forward_data_wb [9] $end
$var wire 1 d) forward_data_wb [8] $end
$var wire 1 e) forward_data_wb [7] $end
$var wire 1 f) forward_data_wb [6] $end
$var wire 1 g) forward_data_wb [5] $end
$var wire 1 h) forward_data_wb [4] $end
$var wire 1 i) forward_data_wb [3] $end
$var wire 1 j) forward_data_wb [2] $end
$var wire 1 k) forward_data_wb [1] $end
$var wire 1 l) forward_data_wb [0] $end
$var wire 1 r% forward_sel [1] $end
$var wire 1 s% forward_sel [0] $end
$var wire 1 6& alu_input [31] $end
$var wire 1 7& alu_input [30] $end
$var wire 1 8& alu_input [29] $end
$var wire 1 9& alu_input [28] $end
$var wire 1 :& alu_input [27] $end
$var wire 1 ;& alu_input [26] $end
$var wire 1 <& alu_input [25] $end
$var wire 1 =& alu_input [24] $end
$var wire 1 >& alu_input [23] $end
$var wire 1 ?& alu_input [22] $end
$var wire 1 @& alu_input [21] $end
$var wire 1 A& alu_input [20] $end
$var wire 1 B& alu_input [19] $end
$var wire 1 C& alu_input [18] $end
$var wire 1 D& alu_input [17] $end
$var wire 1 E& alu_input [16] $end
$var wire 1 F& alu_input [15] $end
$var wire 1 G& alu_input [14] $end
$var wire 1 H& alu_input [13] $end
$var wire 1 I& alu_input [12] $end
$var wire 1 J& alu_input [11] $end
$var wire 1 K& alu_input [10] $end
$var wire 1 L& alu_input [9] $end
$var wire 1 M& alu_input [8] $end
$var wire 1 N& alu_input [7] $end
$var wire 1 O& alu_input [6] $end
$var wire 1 P& alu_input [5] $end
$var wire 1 Q& alu_input [4] $end
$var wire 1 R& alu_input [3] $end
$var wire 1 S& alu_input [2] $end
$var wire 1 T& alu_input [1] $end
$var wire 1 U& alu_input [0] $end
$upscope $end

$scope module alu_src_mux $end
$var wire 1 6& reg2 [31] $end
$var wire 1 7& reg2 [30] $end
$var wire 1 8& reg2 [29] $end
$var wire 1 9& reg2 [28] $end
$var wire 1 :& reg2 [27] $end
$var wire 1 ;& reg2 [26] $end
$var wire 1 <& reg2 [25] $end
$var wire 1 =& reg2 [24] $end
$var wire 1 >& reg2 [23] $end
$var wire 1 ?& reg2 [22] $end
$var wire 1 @& reg2 [21] $end
$var wire 1 A& reg2 [20] $end
$var wire 1 B& reg2 [19] $end
$var wire 1 C& reg2 [18] $end
$var wire 1 D& reg2 [17] $end
$var wire 1 E& reg2 [16] $end
$var wire 1 F& reg2 [15] $end
$var wire 1 G& reg2 [14] $end
$var wire 1 H& reg2 [13] $end
$var wire 1 I& reg2 [12] $end
$var wire 1 J& reg2 [11] $end
$var wire 1 K& reg2 [10] $end
$var wire 1 L& reg2 [9] $end
$var wire 1 M& reg2 [8] $end
$var wire 1 N& reg2 [7] $end
$var wire 1 O& reg2 [6] $end
$var wire 1 P& reg2 [5] $end
$var wire 1 Q& reg2 [4] $end
$var wire 1 R& reg2 [3] $end
$var wire 1 S& reg2 [2] $end
$var wire 1 T& reg2 [1] $end
$var wire 1 U& reg2 [0] $end
$var wire 1 <$ imm [31] $end
$var wire 1 =$ imm [30] $end
$var wire 1 >$ imm [29] $end
$var wire 1 ?$ imm [28] $end
$var wire 1 @$ imm [27] $end
$var wire 1 A$ imm [26] $end
$var wire 1 B$ imm [25] $end
$var wire 1 C$ imm [24] $end
$var wire 1 D$ imm [23] $end
$var wire 1 E$ imm [22] $end
$var wire 1 F$ imm [21] $end
$var wire 1 G$ imm [20] $end
$var wire 1 H$ imm [19] $end
$var wire 1 I$ imm [18] $end
$var wire 1 J$ imm [17] $end
$var wire 1 K$ imm [16] $end
$var wire 1 L$ imm [15] $end
$var wire 1 M$ imm [14] $end
$var wire 1 N$ imm [13] $end
$var wire 1 O$ imm [12] $end
$var wire 1 P$ imm [11] $end
$var wire 1 Q$ imm [10] $end
$var wire 1 R$ imm [9] $end
$var wire 1 S$ imm [8] $end
$var wire 1 T$ imm [7] $end
$var wire 1 U$ imm [6] $end
$var wire 1 V$ imm [5] $end
$var wire 1 W$ imm [4] $end
$var wire 1 X$ imm [3] $end
$var wire 1 Y$ imm [2] $end
$var wire 1 Z$ imm [1] $end
$var wire 1 [$ imm [0] $end
$var wire 1 b$ alu_src $end
$var wire 1 V& alu_input_b [31] $end
$var wire 1 W& alu_input_b [30] $end
$var wire 1 X& alu_input_b [29] $end
$var wire 1 Y& alu_input_b [28] $end
$var wire 1 Z& alu_input_b [27] $end
$var wire 1 [& alu_input_b [26] $end
$var wire 1 \& alu_input_b [25] $end
$var wire 1 ]& alu_input_b [24] $end
$var wire 1 ^& alu_input_b [23] $end
$var wire 1 _& alu_input_b [22] $end
$var wire 1 `& alu_input_b [21] $end
$var wire 1 a& alu_input_b [20] $end
$var wire 1 b& alu_input_b [19] $end
$var wire 1 c& alu_input_b [18] $end
$var wire 1 d& alu_input_b [17] $end
$var wire 1 e& alu_input_b [16] $end
$var wire 1 f& alu_input_b [15] $end
$var wire 1 g& alu_input_b [14] $end
$var wire 1 h& alu_input_b [13] $end
$var wire 1 i& alu_input_b [12] $end
$var wire 1 j& alu_input_b [11] $end
$var wire 1 k& alu_input_b [10] $end
$var wire 1 l& alu_input_b [9] $end
$var wire 1 m& alu_input_b [8] $end
$var wire 1 n& alu_input_b [7] $end
$var wire 1 o& alu_input_b [6] $end
$var wire 1 p& alu_input_b [5] $end
$var wire 1 q& alu_input_b [4] $end
$var wire 1 r& alu_input_b [3] $end
$var wire 1 s& alu_input_b [2] $end
$var wire 1 t& alu_input_b [1] $end
$var wire 1 u& alu_input_b [0] $end
$upscope $end

$scope module alu $end
$var wire 1 t% operand_a [31] $end
$var wire 1 u% operand_a [30] $end
$var wire 1 v% operand_a [29] $end
$var wire 1 w% operand_a [28] $end
$var wire 1 x% operand_a [27] $end
$var wire 1 y% operand_a [26] $end
$var wire 1 z% operand_a [25] $end
$var wire 1 {% operand_a [24] $end
$var wire 1 |% operand_a [23] $end
$var wire 1 }% operand_a [22] $end
$var wire 1 ~% operand_a [21] $end
$var wire 1 !& operand_a [20] $end
$var wire 1 "& operand_a [19] $end
$var wire 1 #& operand_a [18] $end
$var wire 1 $& operand_a [17] $end
$var wire 1 %& operand_a [16] $end
$var wire 1 && operand_a [15] $end
$var wire 1 '& operand_a [14] $end
$var wire 1 (& operand_a [13] $end
$var wire 1 )& operand_a [12] $end
$var wire 1 *& operand_a [11] $end
$var wire 1 +& operand_a [10] $end
$var wire 1 ,& operand_a [9] $end
$var wire 1 -& operand_a [8] $end
$var wire 1 .& operand_a [7] $end
$var wire 1 /& operand_a [6] $end
$var wire 1 0& operand_a [5] $end
$var wire 1 1& operand_a [4] $end
$var wire 1 2& operand_a [3] $end
$var wire 1 3& operand_a [2] $end
$var wire 1 4& operand_a [1] $end
$var wire 1 5& operand_a [0] $end
$var wire 1 V& operand_b [31] $end
$var wire 1 W& operand_b [30] $end
$var wire 1 X& operand_b [29] $end
$var wire 1 Y& operand_b [28] $end
$var wire 1 Z& operand_b [27] $end
$var wire 1 [& operand_b [26] $end
$var wire 1 \& operand_b [25] $end
$var wire 1 ]& operand_b [24] $end
$var wire 1 ^& operand_b [23] $end
$var wire 1 _& operand_b [22] $end
$var wire 1 `& operand_b [21] $end
$var wire 1 a& operand_b [20] $end
$var wire 1 b& operand_b [19] $end
$var wire 1 c& operand_b [18] $end
$var wire 1 d& operand_b [17] $end
$var wire 1 e& operand_b [16] $end
$var wire 1 f& operand_b [15] $end
$var wire 1 g& operand_b [14] $end
$var wire 1 h& operand_b [13] $end
$var wire 1 i& operand_b [12] $end
$var wire 1 j& operand_b [11] $end
$var wire 1 k& operand_b [10] $end
$var wire 1 l& operand_b [9] $end
$var wire 1 m& operand_b [8] $end
$var wire 1 n& operand_b [7] $end
$var wire 1 o& operand_b [6] $end
$var wire 1 p& operand_b [5] $end
$var wire 1 q& operand_b [4] $end
$var wire 1 r& operand_b [3] $end
$var wire 1 s& operand_b [2] $end
$var wire 1 t& operand_b [1] $end
$var wire 1 u& operand_b [0] $end
$var wire 1 l% alu_ctrl [3] $end
$var wire 1 m% alu_ctrl [2] $end
$var wire 1 n% alu_ctrl [1] $end
$var wire 1 o% alu_ctrl [0] $end
$var reg 32 2* alu_result [31:0] $end
$var reg 1 3* zero_flag $end
$upscope $end

$scope module ex_mem_reg $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 1 K% alu_result_in [31] $end
$var wire 1 L% alu_result_in [30] $end
$var wire 1 M% alu_result_in [29] $end
$var wire 1 N% alu_result_in [28] $end
$var wire 1 O% alu_result_in [27] $end
$var wire 1 P% alu_result_in [26] $end
$var wire 1 Q% alu_result_in [25] $end
$var wire 1 R% alu_result_in [24] $end
$var wire 1 S% alu_result_in [23] $end
$var wire 1 T% alu_result_in [22] $end
$var wire 1 U% alu_result_in [21] $end
$var wire 1 V% alu_result_in [20] $end
$var wire 1 W% alu_result_in [19] $end
$var wire 1 X% alu_result_in [18] $end
$var wire 1 Y% alu_result_in [17] $end
$var wire 1 Z% alu_result_in [16] $end
$var wire 1 [% alu_result_in [15] $end
$var wire 1 \% alu_result_in [14] $end
$var wire 1 ]% alu_result_in [13] $end
$var wire 1 ^% alu_result_in [12] $end
$var wire 1 _% alu_result_in [11] $end
$var wire 1 `% alu_result_in [10] $end
$var wire 1 a% alu_result_in [9] $end
$var wire 1 b% alu_result_in [8] $end
$var wire 1 c% alu_result_in [7] $end
$var wire 1 d% alu_result_in [6] $end
$var wire 1 e% alu_result_in [5] $end
$var wire 1 f% alu_result_in [4] $end
$var wire 1 g% alu_result_in [3] $end
$var wire 1 h% alu_result_in [2] $end
$var wire 1 i% alu_result_in [1] $end
$var wire 1 j% alu_result_in [0] $end
$var wire 1 6& read_data2_in [31] $end
$var wire 1 7& read_data2_in [30] $end
$var wire 1 8& read_data2_in [29] $end
$var wire 1 9& read_data2_in [28] $end
$var wire 1 :& read_data2_in [27] $end
$var wire 1 ;& read_data2_in [26] $end
$var wire 1 <& read_data2_in [25] $end
$var wire 1 =& read_data2_in [24] $end
$var wire 1 >& read_data2_in [23] $end
$var wire 1 ?& read_data2_in [22] $end
$var wire 1 @& read_data2_in [21] $end
$var wire 1 A& read_data2_in [20] $end
$var wire 1 B& read_data2_in [19] $end
$var wire 1 C& read_data2_in [18] $end
$var wire 1 D& read_data2_in [17] $end
$var wire 1 E& read_data2_in [16] $end
$var wire 1 F& read_data2_in [15] $end
$var wire 1 G& read_data2_in [14] $end
$var wire 1 H& read_data2_in [13] $end
$var wire 1 I& read_data2_in [12] $end
$var wire 1 J& read_data2_in [11] $end
$var wire 1 K& read_data2_in [10] $end
$var wire 1 L& read_data2_in [9] $end
$var wire 1 M& read_data2_in [8] $end
$var wire 1 N& read_data2_in [7] $end
$var wire 1 O& read_data2_in [6] $end
$var wire 1 P& read_data2_in [5] $end
$var wire 1 Q& read_data2_in [4] $end
$var wire 1 R& read_data2_in [3] $end
$var wire 1 S& read_data2_in [2] $end
$var wire 1 T& read_data2_in [1] $end
$var wire 1 U& read_data2_in [0] $end
$var wire 1 f$ MemRead_in $end
$var wire 1 g$ MemWrite_in $end
$var wire 1 h$ MemToReg_in $end
$var wire 1 a$ RegWrite_in $end
$var wire 1 \$ Rd_in [4] $end
$var wire 1 ]$ Rd_in [3] $end
$var wire 1 ^$ Rd_in [2] $end
$var wire 1 _$ Rd_in [1] $end
$var wire 1 `$ Rd_in [0] $end
$var wire 1 c$ branch_in $end
$var wire 1 v& branch_target_address_in [31] $end
$var wire 1 w& branch_target_address_in [30] $end
$var wire 1 x& branch_target_address_in [29] $end
$var wire 1 y& branch_target_address_in [28] $end
$var wire 1 z& branch_target_address_in [27] $end
$var wire 1 {& branch_target_address_in [26] $end
$var wire 1 |& branch_target_address_in [25] $end
$var wire 1 }& branch_target_address_in [24] $end
$var wire 1 ~& branch_target_address_in [23] $end
$var wire 1 !' branch_target_address_in [22] $end
$var wire 1 "' branch_target_address_in [21] $end
$var wire 1 #' branch_target_address_in [20] $end
$var wire 1 $' branch_target_address_in [19] $end
$var wire 1 %' branch_target_address_in [18] $end
$var wire 1 &' branch_target_address_in [17] $end
$var wire 1 '' branch_target_address_in [16] $end
$var wire 1 (' branch_target_address_in [15] $end
$var wire 1 )' branch_target_address_in [14] $end
$var wire 1 *' branch_target_address_in [13] $end
$var wire 1 +' branch_target_address_in [12] $end
$var wire 1 ,' branch_target_address_in [11] $end
$var wire 1 -' branch_target_address_in [10] $end
$var wire 1 .' branch_target_address_in [9] $end
$var wire 1 /' branch_target_address_in [8] $end
$var wire 1 0' branch_target_address_in [7] $end
$var wire 1 1' branch_target_address_in [6] $end
$var wire 1 2' branch_target_address_in [5] $end
$var wire 1 3' branch_target_address_in [4] $end
$var wire 1 4' branch_target_address_in [3] $end
$var wire 1 5' branch_target_address_in [2] $end
$var wire 1 6' branch_target_address_in [1] $end
$var wire 1 7' branch_target_address_in [0] $end
$var reg 32 4* alu_result_out [31:0] $end
$var reg 32 5* read_data2_out [31:0] $end
$var reg 1 6* MemRead_out $end
$var reg 1 7* MemWrite_out $end
$var reg 1 8* MemToReg_out $end
$var reg 1 9* RegWrite_out $end
$var reg 5 :* Rd_out [4:0] $end
$var reg 1 ;* branch_out $end
$var reg 32 <* branch_target_address_out [31:0] $end
$upscope $end

$scope module dmem $end
$var wire 1 & clock $end
$var wire 1 ' reset $end
$var wire 1 8' mem_read $end
$var wire 1 9' mem_write $end
$var wire 1 =' addr [31] $end
$var wire 1 >' addr [30] $end
$var wire 1 ?' addr [29] $end
$var wire 1 @' addr [28] $end
$var wire 1 A' addr [27] $end
$var wire 1 B' addr [26] $end
$var wire 1 C' addr [25] $end
$var wire 1 D' addr [24] $end
$var wire 1 E' addr [23] $end
$var wire 1 F' addr [22] $end
$var wire 1 G' addr [21] $end
$var wire 1 H' addr [20] $end
$var wire 1 I' addr [19] $end
$var wire 1 J' addr [18] $end
$var wire 1 K' addr [17] $end
$var wire 1 L' addr [16] $end
$var wire 1 M' addr [15] $end
$var wire 1 N' addr [14] $end
$var wire 1 O' addr [13] $end
$var wire 1 P' addr [12] $end
$var wire 1 Q' addr [11] $end
$var wire 1 R' addr [10] $end
$var wire 1 S' addr [9] $end
$var wire 1 T' addr [8] $end
$var wire 1 U' addr [7] $end
$var wire 1 V' addr [6] $end
$var wire 1 W' addr [5] $end
$var wire 1 X' addr [4] $end
$var wire 1 Y' addr [3] $end
$var wire 1 Z' addr [2] $end
$var wire 1 [' addr [1] $end
$var wire 1 \' addr [0] $end
$var wire 1 ]' write_data [31] $end
$var wire 1 ^' write_data [30] $end
$var wire 1 _' write_data [29] $end
$var wire 1 `' write_data [28] $end
$var wire 1 a' write_data [27] $end
$var wire 1 b' write_data [26] $end
$var wire 1 c' write_data [25] $end
$var wire 1 d' write_data [24] $end
$var wire 1 e' write_data [23] $end
$var wire 1 f' write_data [22] $end
$var wire 1 g' write_data [21] $end
$var wire 1 h' write_data [20] $end
$var wire 1 i' write_data [19] $end
$var wire 1 j' write_data [18] $end
$var wire 1 k' write_data [17] $end
$var wire 1 l' write_data [16] $end
$var wire 1 m' write_data [15] $end
$var wire 1 n' write_data [14] $end
$var wire 1 o' write_data [13] $end
$var wire 1 p' write_data [12] $end
$var wire 1 q' write_data [11] $end
$var wire 1 r' write_data [10] $end
$var wire 1 s' write_data [9] $end
$var wire 1 t' write_data [8] $end
$var wire 1 u' write_data [7] $end
$var wire 1 v' write_data [6] $end
$var wire 1 w' write_data [5] $end
$var wire 1 x' write_data [4] $end
$var wire 1 y' write_data [3] $end
$var wire 1 z' write_data [2] $end
$var wire 1 {' write_data [1] $end
$var wire 1 |' write_data [0] $end
$var reg 32 =* read_data [31:0] $end
$var integer 32 >* m $end
$upscope $end

$scope module mem_wb_reg $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 1 D( read_data_in [31] $end
$var wire 1 E( read_data_in [30] $end
$var wire 1 F( read_data_in [29] $end
$var wire 1 G( read_data_in [28] $end
$var wire 1 H( read_data_in [27] $end
$var wire 1 I( read_data_in [26] $end
$var wire 1 J( read_data_in [25] $end
$var wire 1 K( read_data_in [24] $end
$var wire 1 L( read_data_in [23] $end
$var wire 1 M( read_data_in [22] $end
$var wire 1 N( read_data_in [21] $end
$var wire 1 O( read_data_in [20] $end
$var wire 1 P( read_data_in [19] $end
$var wire 1 Q( read_data_in [18] $end
$var wire 1 R( read_data_in [17] $end
$var wire 1 S( read_data_in [16] $end
$var wire 1 T( read_data_in [15] $end
$var wire 1 U( read_data_in [14] $end
$var wire 1 V( read_data_in [13] $end
$var wire 1 W( read_data_in [12] $end
$var wire 1 X( read_data_in [11] $end
$var wire 1 Y( read_data_in [10] $end
$var wire 1 Z( read_data_in [9] $end
$var wire 1 [( read_data_in [8] $end
$var wire 1 \( read_data_in [7] $end
$var wire 1 ]( read_data_in [6] $end
$var wire 1 ^( read_data_in [5] $end
$var wire 1 _( read_data_in [4] $end
$var wire 1 `( read_data_in [3] $end
$var wire 1 a( read_data_in [2] $end
$var wire 1 b( read_data_in [1] $end
$var wire 1 c( read_data_in [0] $end
$var wire 1 =' alu_result_in [31] $end
$var wire 1 >' alu_result_in [30] $end
$var wire 1 ?' alu_result_in [29] $end
$var wire 1 @' alu_result_in [28] $end
$var wire 1 A' alu_result_in [27] $end
$var wire 1 B' alu_result_in [26] $end
$var wire 1 C' alu_result_in [25] $end
$var wire 1 D' alu_result_in [24] $end
$var wire 1 E' alu_result_in [23] $end
$var wire 1 F' alu_result_in [22] $end
$var wire 1 G' alu_result_in [21] $end
$var wire 1 H' alu_result_in [20] $end
$var wire 1 I' alu_result_in [19] $end
$var wire 1 J' alu_result_in [18] $end
$var wire 1 K' alu_result_in [17] $end
$var wire 1 L' alu_result_in [16] $end
$var wire 1 M' alu_result_in [15] $end
$var wire 1 N' alu_result_in [14] $end
$var wire 1 O' alu_result_in [13] $end
$var wire 1 P' alu_result_in [12] $end
$var wire 1 Q' alu_result_in [11] $end
$var wire 1 R' alu_result_in [10] $end
$var wire 1 S' alu_result_in [9] $end
$var wire 1 T' alu_result_in [8] $end
$var wire 1 U' alu_result_in [7] $end
$var wire 1 V' alu_result_in [6] $end
$var wire 1 W' alu_result_in [5] $end
$var wire 1 X' alu_result_in [4] $end
$var wire 1 Y' alu_result_in [3] $end
$var wire 1 Z' alu_result_in [2] $end
$var wire 1 [' alu_result_in [1] $end
$var wire 1 \' alu_result_in [0] $end
$var wire 1 ;' RegWrite_in $end
$var wire 1 :' MemToReg_in $end
$var wire 1 }' Rd_in [4] $end
$var wire 1 ~' Rd_in [3] $end
$var wire 1 !( Rd_in [2] $end
$var wire 1 "( Rd_in [1] $end
$var wire 1 #( Rd_in [0] $end
$var reg 32 ?* read_data_out [31:0] $end
$var reg 32 @* alu_result_out [31:0] $end
$var reg 1 A* RegWrite_out $end
$var reg 1 B* MemToReg_out $end
$var reg 5 C* Rd_out [4:0] $end
$upscope $end

$scope module wb_mux $end
$var wire 1 () alu_result [31] $end
$var wire 1 )) alu_result [30] $end
$var wire 1 *) alu_result [29] $end
$var wire 1 +) alu_result [28] $end
$var wire 1 ,) alu_result [27] $end
$var wire 1 -) alu_result [26] $end
$var wire 1 .) alu_result [25] $end
$var wire 1 /) alu_result [24] $end
$var wire 1 0) alu_result [23] $end
$var wire 1 1) alu_result [22] $end
$var wire 1 2) alu_result [21] $end
$var wire 1 3) alu_result [20] $end
$var wire 1 4) alu_result [19] $end
$var wire 1 5) alu_result [18] $end
$var wire 1 6) alu_result [17] $end
$var wire 1 7) alu_result [16] $end
$var wire 1 8) alu_result [15] $end
$var wire 1 9) alu_result [14] $end
$var wire 1 :) alu_result [13] $end
$var wire 1 ;) alu_result [12] $end
$var wire 1 <) alu_result [11] $end
$var wire 1 =) alu_result [10] $end
$var wire 1 >) alu_result [9] $end
$var wire 1 ?) alu_result [8] $end
$var wire 1 @) alu_result [7] $end
$var wire 1 A) alu_result [6] $end
$var wire 1 B) alu_result [5] $end
$var wire 1 C) alu_result [4] $end
$var wire 1 D) alu_result [3] $end
$var wire 1 E) alu_result [2] $end
$var wire 1 F) alu_result [1] $end
$var wire 1 G) alu_result [0] $end
$var wire 1 f( mem_data [31] $end
$var wire 1 g( mem_data [30] $end
$var wire 1 h( mem_data [29] $end
$var wire 1 i( mem_data [28] $end
$var wire 1 j( mem_data [27] $end
$var wire 1 k( mem_data [26] $end
$var wire 1 l( mem_data [25] $end
$var wire 1 m( mem_data [24] $end
$var wire 1 n( mem_data [23] $end
$var wire 1 o( mem_data [22] $end
$var wire 1 p( mem_data [21] $end
$var wire 1 q( mem_data [20] $end
$var wire 1 r( mem_data [19] $end
$var wire 1 s( mem_data [18] $end
$var wire 1 t( mem_data [17] $end
$var wire 1 u( mem_data [16] $end
$var wire 1 v( mem_data [15] $end
$var wire 1 w( mem_data [14] $end
$var wire 1 x( mem_data [13] $end
$var wire 1 y( mem_data [12] $end
$var wire 1 z( mem_data [11] $end
$var wire 1 {( mem_data [10] $end
$var wire 1 |( mem_data [9] $end
$var wire 1 }( mem_data [8] $end
$var wire 1 ~( mem_data [7] $end
$var wire 1 !) mem_data [6] $end
$var wire 1 ") mem_data [5] $end
$var wire 1 #) mem_data [4] $end
$var wire 1 $) mem_data [3] $end
$var wire 1 %) mem_data [2] $end
$var wire 1 &) mem_data [1] $end
$var wire 1 ') mem_data [0] $end
$var wire 1 e( mem_to_reg $end
$var wire 1 M) write_back_data [31] $end
$var wire 1 N) write_back_data [30] $end
$var wire 1 O) write_back_data [29] $end
$var wire 1 P) write_back_data [28] $end
$var wire 1 Q) write_back_data [27] $end
$var wire 1 R) write_back_data [26] $end
$var wire 1 S) write_back_data [25] $end
$var wire 1 T) write_back_data [24] $end
$var wire 1 U) write_back_data [23] $end
$var wire 1 V) write_back_data [22] $end
$var wire 1 W) write_back_data [21] $end
$var wire 1 X) write_back_data [20] $end
$var wire 1 Y) write_back_data [19] $end
$var wire 1 Z) write_back_data [18] $end
$var wire 1 [) write_back_data [17] $end
$var wire 1 \) write_back_data [16] $end
$var wire 1 ]) write_back_data [15] $end
$var wire 1 ^) write_back_data [14] $end
$var wire 1 _) write_back_data [13] $end
$var wire 1 `) write_back_data [12] $end
$var wire 1 a) write_back_data [11] $end
$var wire 1 b) write_back_data [10] $end
$var wire 1 c) write_back_data [9] $end
$var wire 1 d) write_back_data [8] $end
$var wire 1 e) write_back_data [7] $end
$var wire 1 f) write_back_data [6] $end
$var wire 1 g) write_back_data [5] $end
$var wire 1 h) write_back_data [4] $end
$var wire 1 i) write_back_data [3] $end
$var wire 1 j) write_back_data [2] $end
$var wire 1 k) write_back_data [1] $end
$var wire 1 l) write_back_data [0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0h
b0 m)
b0 p)
b0 q)
0r)
0s)
0t)
0u)
0v)
0w)
b0 x)
b0 y)
b0 z)
b0 {)
1})
1~)
0!*
b0 "*
b0 #*
b0 $*
b0 %*
0&*
0'*
0(*
b0 )*
0**
0+*
0,*
b0 -*
b0 .*
b0 /*
b0 0*
b0 1*
b0 2*
13*
b0 4*
b0 5*
06*
07*
08*
09*
b0 :*
0;*
b0 <*
b0 =*
b0 ?*
b0 @*
0A*
0B*
b0 C*
b1000000 o)
b100000 |)
b1000000 >*
b0 #
b0 $
r0 %
0G
0F
1E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0*!
0)!
1(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
1j!
1i!
0h!
0g!
1f!
1e!
0d!
1c!
1b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
1Z!
0Y!
0X!
0W!
1V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0O#
0P#
0Q#
0R#
0S#
0T#
0V#
0U#
1W#
1X#
0Y#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0`$
0_$
0^$
0]$
0\$
0a$
0b$
0c$
0e$
0d$
0f$
0g$
0h$
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
1k%
0o%
0n%
0m%
0l%
0q%
0p%
0s%
0r%
05&
04&
03&
02&
01&
00&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0U&
0T&
0S&
0R&
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
0u&
0t&
0s&
0r&
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0e&
0d&
0c&
0b&
0a&
0`&
0_&
0^&
0]&
0\&
0[&
0Z&
0Y&
0X&
0W&
0V&
07'
06'
05'
04'
03'
02'
01'
00'
0/'
0.'
0-'
0,'
0+'
0*'
0)'
0('
0''
0&'
0%'
0$'
0#'
0"'
0!'
0~&
0}&
0|&
0{&
0z&
0y&
0x&
0w&
0v&
08'
09'
0:'
0;'
0<'
0\'
0['
0Z'
0Y'
0X'
0W'
0V'
0U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
0J'
0I'
0H'
0G'
0F'
0E'
0D'
0C'
0B'
0A'
0@'
0?'
0>'
0='
0|'
0{'
0z'
0y'
0x'
0w'
0v'
0u'
0t'
0s'
0r'
0q'
0p'
0o'
0n'
0m'
0l'
0k'
0j'
0i'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
0^'
0]'
0#(
0"(
0!(
0~'
0}'
0C(
0B(
0A(
0@(
0?(
0>(
0=(
0<(
0;(
0:(
09(
08(
07(
06(
05(
04(
03(
02(
01(
00(
0/(
0.(
0-(
0,(
0+(
0*(
0)(
0((
0'(
0&(
0%(
0$(
0c(
0b(
0a(
0`(
0_(
0^(
0](
0\(
0[(
0Z(
0Y(
0X(
0W(
0V(
0U(
0T(
0S(
0R(
0Q(
0P(
0O(
0N(
0M(
0L(
0K(
0J(
0I(
0H(
0G(
0F(
0E(
0D(
0d(
0e(
0')
0&)
0%)
0$)
0#)
0")
0!)
0~(
0}(
0|(
0{(
0z(
0y(
0x(
0w(
0v(
0u(
0t(
0s(
0r(
0q(
0p(
0o(
0n(
0m(
0l(
0k(
0j(
0i(
0h(
0g(
0f(
0G)
0F)
0E)
0D)
0C)
0B)
0A)
0@)
0?)
0>)
0=)
0<)
0;)
0:)
09)
08)
07)
06)
05)
04)
03)
02)
01)
00)
0/)
0.)
0-)
0,)
0+)
0*)
0))
0()
0L)
0K)
0J)
0I)
0H)
0l)
0k)
0j)
0i)
0h)
0g)
0f)
0e)
0d)
0c)
0b)
0a)
0`)
0_)
0^)
0])
0\)
0[)
0Z)
0Y)
0X)
0W)
0V)
0U)
0T)
0S)
0R)
0Q)
0P)
0O)
0N)
0M)
1'
0&
0n)
$end
#5
1!
1&
b0 o)
b1 o)
b10 o)
b11 o)
b100 o)
b101 o)
b110 o)
b111 o)
b1000 o)
b1001 o)
b1010 o)
b1011 o)
b1100 o)
b1101 o)
b1110 o)
b1111 o)
b10000 o)
b10001 o)
b10010 o)
b10011 o)
b10100 o)
b10101 o)
b10110 o)
b10111 o)
b11000 o)
b11001 o)
b11010 o)
b11011 o)
b11100 o)
b11101 o)
b11110 o)
b11111 o)
b100000 o)
b100001 o)
b100010 o)
b100011 o)
b100100 o)
b100101 o)
b100110 o)
b100111 o)
b101000 o)
b101001 o)
b101010 o)
b101011 o)
b101100 o)
b101101 o)
b101110 o)
b101111 o)
b110000 o)
b110001 o)
b110010 o)
b110011 o)
b110100 o)
b110101 o)
b110110 o)
b110111 o)
b111000 o)
b111001 o)
b111010 o)
b111011 o)
b111100 o)
b111101 o)
b111110 o)
b111111 o)
b1000000 o)
b0 |)
b1 |)
b10 |)
b11 |)
b100 |)
b101 |)
b110 |)
b111 |)
b1000 |)
b1001 |)
b1010 |)
b1011 |)
b1100 |)
b1101 |)
b1110 |)
b1111 |)
b10000 |)
b10001 |)
b10010 |)
b10011 |)
b10100 |)
b10101 |)
b10110 |)
b10111 |)
b11000 |)
b11001 |)
b11010 |)
b11011 |)
b11100 |)
b11101 |)
b11110 |)
b11111 |)
b100000 |)
b0 >*
b1 >*
b10 >*
b11 >*
b100 >*
b101 >*
b110 >*
b111 >*
b1000 >*
b1001 >*
b1010 >*
b1011 >*
b1100 >*
b1101 >*
b1110 >*
b1111 >*
b10000 >*
b10001 >*
b10010 >*
b10011 >*
b10100 >*
b10101 >*
b10110 >*
b10111 >*
b11000 >*
b11001 >*
b11010 >*
b11011 >*
b11100 >*
b11101 >*
b11110 >*
b11111 >*
b100000 >*
b100001 >*
b100010 >*
b100011 >*
b100100 >*
b100101 >*
b100110 >*
b100111 >*
b101000 >*
b101001 >*
b101010 >*
b101011 >*
b101100 >*
b101101 >*
b101110 >*
b101111 >*
b110000 >*
b110001 >*
b110010 >*
b110011 >*
b110100 >*
b110101 >*
b110110 >*
b110111 >*
b111000 >*
b111001 >*
b111010 >*
b111011 >*
b111100 >*
b111101 >*
b111110 >*
b111111 >*
b1000000 >*
#10
0!
0&
#15
1!
1&
b0 o)
b1 o)
b10 o)
b11 o)
b100 o)
b101 o)
b110 o)
b111 o)
b1000 o)
b1001 o)
b1010 o)
b1011 o)
b1100 o)
b1101 o)
b1110 o)
b1111 o)
b10000 o)
b10001 o)
b10010 o)
b10011 o)
b10100 o)
b10101 o)
b10110 o)
b10111 o)
b11000 o)
b11001 o)
b11010 o)
b11011 o)
b11100 o)
b11101 o)
b11110 o)
b11111 o)
b100000 o)
b100001 o)
b100010 o)
b100011 o)
b100100 o)
b100101 o)
b100110 o)
b100111 o)
b101000 o)
b101001 o)
b101010 o)
b101011 o)
b101100 o)
b101101 o)
b101110 o)
b101111 o)
b110000 o)
b110001 o)
b110010 o)
b110011 o)
b110100 o)
b110101 o)
b110110 o)
b110111 o)
b111000 o)
b111001 o)
b111010 o)
b111011 o)
b111100 o)
b111101 o)
b111110 o)
b111111 o)
b1000000 o)
b0 |)
b1 |)
b10 |)
b11 |)
b100 |)
b101 |)
b110 |)
b111 |)
b1000 |)
b1001 |)
b1010 |)
b1011 |)
b1100 |)
b1101 |)
b1110 |)
b1111 |)
b10000 |)
b10001 |)
b10010 |)
b10011 |)
b10100 |)
b10101 |)
b10110 |)
b10111 |)
b11000 |)
b11001 |)
b11010 |)
b11011 |)
b11100 |)
b11101 |)
b11110 |)
b11111 |)
b100000 |)
b0 >*
b1 >*
b10 >*
b11 >*
b100 >*
b101 >*
b110 >*
b111 >*
b1000 >*
b1001 >*
b1010 >*
b1011 >*
b1100 >*
b1101 >*
b1110 >*
b1111 >*
b10000 >*
b10001 >*
b10010 >*
b10011 >*
b10100 >*
b10101 >*
b10110 >*
b10111 >*
b11000 >*
b11001 >*
b11010 >*
b11011 >*
b11100 >*
b11101 >*
b11110 >*
b11111 >*
b100000 >*
b100001 >*
b100010 >*
b100011 >*
b100100 >*
b100101 >*
b100110 >*
b100111 >*
b101000 >*
b101001 >*
b101010 >*
b101011 >*
b101100 >*
b101101 >*
b101110 >*
b101111 >*
b110000 >*
b110001 >*
b110010 >*
b110011 >*
b110100 >*
b110101 >*
b110110 >*
b110111 >*
b111000 >*
b111001 >*
b111010 >*
b111011 >*
b111100 >*
b111101 >*
b111110 >*
b111111 >*
b1000000 >*
#20
0"
0!
0'
0&
#25
1!
1&
b100 m)
b100010000000110110011 q)
b1 #
1H!
0E
1D
0c!
0b!
1a!
1U!
1L!
0(!
1'!
1L"
1K"
1H"
1G"
1E"
1D"
1<"
18"
1r)
b10 x)
1O#
1U#
#30
0!
0&
#35
1!
1&
b1000 m)
b100 p)
b1000000001100010000001000110011 q)
b11 %*
1&*
b10 )*
b100010000000110110011 .*
b10 #
1*"
0H!
1G!
1a$
1E
1c!
1^!
1]!
1\!
1[!
0V!
0U!
1T!
0L!
1(!
1J%
1I%
1F%
1E%
1C%
1B%
1:%
16%
1d$
1`$
1_$
0E"
0D"
1C"
17"
1."
#40
0!
0&
#45
1!
1&
b1100 m)
b1000 p)
b10000011111001010110011 q)
b100 %*
b100 -*
b1000000001100010000001000110011 .*
19*
b11 :*
b11 #
1(%
0*"
1)"
1H!
0E
0D
1C
0c!
1b!
0^!
0[!
0Z!
1Y!
1V!
15'
0(!
0'!
1&!
1;'
1#(
1"(
0C%
0B%
1A%
15%
1,%
0`$
0_$
1^$
1E"
1@"
1?"
1>"
1="
08"
07"
16"
0."
b1 1*
b10 0*
1r%
1o%
#50
0!
0&
#55
1!
1&
b10000 m)
b1100 p)
b10100100110001100110011 q)
b101 %*
b1000 -*
b10000011111001010110011 .*
b100 :*
b100 <*
1A*
b11 C*
b100 #
1A(
0(%
1'%
1*"
0H!
0G!
1F!
1E
0e!
1c!
0]!
0\!
1Z!
0Y!
05'
14'
1e
1(!
1d(
1L)
1K)
0#(
0"(
1!(
1C%
1>%
1=%
1<%
1;%
06%
05%
14%
0,%
1`$
0E"
1D"
0@"
0="
0<"
1;"
18"
b10 1*
b0 0*
b10 0*
b1 /*
1q%
0o%
1n%
#60
0!
0&
#65
1!
1&
b10100 m)
b10000 p)
b10100010000001110010011 q)
b110 %*
b1100 -*
b10100100110001100110011 .*
b101 :*
b1000 <*
b100 C*
b101 #
b1 $
0A(
1@(
1(%
0*"
0)"
1("
1H!
0E
1D
0c!
0b!
0a!
1`!
1\!
1[!
1U!
0T!
15'
0e
1d
0(!
1'!
0L)
0K)
1J)
1#(
0C%
1B%
0>%
0;%
0:%
19%
16%
0`$
1_$
0G"
1E"
0?"
0>"
1<"
0;"
0r)
b0 x)
1r)
1v)
b10 x)
b101 y)
b11 1*
b0 /*
b0 0*
b10 0*
b1 /*
1S#
1N#
1L#
1o%
#70
0!
0&
#75
1!
1&
b11000 m)
b10100 p)
b1100011100010000010011 q)
b101 $*
b111 %*
1'*
b10000 -*
b10100010000001110010011 .*
b110 :*
b1100 <*
b101 C*
b110 #
b10 $
1b$
1A(
0(%
0'%
1&%
1[$
1Y$
1*"
0H!
1G!
1E
0f!
1c!
1]!
0\!
0[!
0V!
0U!
1T!
1S!
16'
05'
13'
1e
1(!
1u&
1s&
1L)
0#(
1"(
0E%
1C%
0=%
0<%
1:%
09%
1`$
0E"
0D"
0C"
1B"
1>"
1="
17"
06"
b11 y)
b0 1*
b0 /*
b0 0*
b1 0*
b101 2*
03*
1j%
1h%
1s%
0r%
0q%
1M#
0L#
0o%
0n%
0k%
#80
0!
0&
#85
1!
1&
b11100 m)
b11000 p)
b110000010010010010000011 q)
b11 $*
b1000 %*
b10100 -*
b1100011100010000010011 .*
b101 4*
b111 :*
b11010 <*
b110 C*
b111 #
b11 $
1B(
0A(
1?(
1(%
1Z$
0Y$
0*"
1)"
1H!
0E
0D
0C
1B
1e!
0c!
1a!
1[!
1V!
0T!
1f
0e
1c
0(!
0'!
0&!
1%!
1t&
0s&
0L)
1K)
1#(
1\'
1Z'
0C%
0B%
0A%
1@%
1<%
1;%
15%
04%
0`$
0_$
0^$
1]$
0H"
1E"
1?"
0>"
0="
08"
07"
16"
15"
0r)
0v)
b0 x)
1r)
1s)
1u)
1v)
b1100 y)
b100 1*
b0 0*
b11 2*
1P#
1R#
1i%
0h%
0s%
0N#
0M#
1L#
1K#
0U#
1m%
#90
0!
0&
#95
1!
1&
b100000 m)
b11100 p)
b100100011010011000100011 q)
b1100 $*
b1001 %*
b0 )*
1**
1,*
b11000 -*
b110000010010010010000011 .*
b11 4*
b1000 :*
b101 @*
b111 C*
b1000 #
b100 $
1h$
1G)
1E)
0(%
1'%
0[$
0Z$
1Y$
1X$
1*"
0H!
0G!
0F!
1E!
1E
1d!
0a!
0]!
0[!
0Z!
1Y!
1U!
0S!
06'
04'
12'
1l)
1j)
1(!
1f$
0u&
0t&
1s&
1r&
1L)
0#(
0"(
0!(
1~'
1['
0Z'
0F%
1C%
1=%
0<%
0;%
06%
05%
14%
13%
0d$
1`$
1G"
0E"
1C"
1="
18"
06"
0r)
0s)
0u)
0v)
1t)
1v)
b0 1*
b1100 2*
0})
0~)
1!*
0O#
0P#
0R#
1Q#
0j%
0i%
1h%
1g%
0W#
0X#
1Y#
0m%
#100
0!
0&
#105
1!
1&
b100100 m)
b1100 %*
0&*
0**
1+*
0,*
b11100 -*
b100100011010011000100011 .*
b1100 4*
16*
18*
b1001 :*
b110000 <*
b11 @*
b1000 C*
b1001 #
b101 $
0a$
1g$
0h$
1:'
1F)
0E)
0B(
0@(
1>(
1(%
1H!
0E
1D
1h!
1g!
1b!
1\!
0Y!
0V!
0U!
1S!
15'
0f
0d
1b
1k)
0j)
0(!
1'!
0f$
18'
0L)
0K)
0J)
1I)
1#(
0\'
0['
1Z'
1Y'
1E%
0C%
1A%
1;%
16%
04%
0`$
1^$
b10 0*
1})
1~)
0!*
1r%
1W#
1X#
0Y#
1S&
1R&
#110
0!
0&
#115
1!
1&
b101000 m)
b100100 p)
b100000000100010101101111 q)
b1100 5*
06*
17*
08*
09*
b1100 :*
b110100 <*
b1100 @*
1B*
b1001 C*
b1010 #
b110 $
19'
0:'
0G)
0F)
1E)
1D)
1A(
1z'
1y'
0)"
0("
1'"
0H!
1G!
1e(
1E
0j!
0i!
0h!
0g!
0e!
0d!
0b!
0`!
0\!
0S!
1e
0l)
0k)
1(!
08'
0;'
1L)
0#(
1!(
1J"
1I"
1F"
1D"
0C"
0?"
1>"
0="
0<"
08"
0t)
0v)
1r)
b100000000001000 y)
b0 0*
b1 0*
b11 {)
0Q#
0S#
1O#
1.#
1-#
1s%
0r%
0L#
1@#
0S&
0R&
#120
0!
0&
#125
1!
1&
b101100 m)
b101000 p)
b0 q)
b11 #*
b100000000001000 $*
b1010 %*
1&*
0'*
0+*
b100100 -*
b100000000100010101101111 .*
b0 5*
0A*
0B*
b1100 C*
b1011 #
b111 $
1a$
0b$
0g$
0z'
0y'
0'%
0&%
1%%
0Y$
1M$
1;$
1:$
0*"
1)"
1H!
0e(
1j)
1i)
0E
0D
1C
1('
0(!
0'!
1&!
1S&
1R&
0d(
0L)
1J)
1H%
1G%
1D%
1B%
0A%
0=%
1<%
0;%
0:%
06%
1_$
0^$
0L"
0K"
0J"
0I"
0G"
0F"
0D"
0B"
0>"
05"
b0 {)
0r)
b0 y)
b0 0*
0O#
0s%
0K#
0@#
0.#
0-#
1U&
1T&
0S&
0R&
1u&
1t&
0s&
0r&
b11 2*
1j%
1i%
0h%
0g%
#130
0!
0&
#135
1!
1&
b110000 m)
b101100 p)
b0 #*
b0 $*
b0 %*
0&*
b101000 -*
b0 .*
b11 4*
b11 5*
07*
19*
b1010 :*
b1000000000110100 <*
b1100 #
0a$
09'
14(
1|'
1{'
0(%
1'%
0X$
0M$
0;$
0:$
1*"
0H!
0G!
1F!
1E
0U&
0T&
05'
14'
03'
0('
1X
1(!
1;'
0u&
0t&
1"(
0!(
1\'
1['
0Z'
0Y'
0J%
0I%
0H%
0G%
0E%
0D%
0B%
0@%
0<%
03%
0_$
0]$
b0 2*
13*
0j%
0i%
1k%
#140
0!
0&
#145
1!
1&
b110100 m)
b110000 p)
b101100 -*
b0 4*
b0 5*
09*
b0 :*
b101000 <*
b11 @*
1A*
b1010 C*
b1101 #
1G)
1F)
0E)
0D)
0A(
1@(
0?(
04(
0|'
0{'
1(%
0*"
0)"
1("
1H!
0E
1D
15'
0e
1d
0c
0X
1l)
1k)
0j)
0i)
0(!
1'!
0;'
1d(
1K)
0J)
0"(
0~'
0\'
0['
#150
0!
0&
#155
1!
1&
b111000 m)
b110100 p)
b110000 -*
b101100 <*
b0 @*
0A*
b0 C*
b1110 #
b1000 $
0G)
0F)
1A(
0(%
0'%
1&%
1*"
0H!
1G!
1E
05'
04'
13'
1e
0l)
0k)
1(!
0d(
0K)
0I)
#160
0!
0&
#165
1!
1&
b111100 m)
b111000 p)
b110100 -*
b110000 <*
b1111 #
0A(
0@(
1?(
1(%
0*"
1)"
1H!
0E
0D
0C
0B
1A
15'
0e
0d
1c
0(!
0'!
0&!
0%!
1$!
#170
0!
0&
#175
1!
1&
b1000000 m)
b111100 p)
b111000 -*
b110100 <*
b10000 #
1A(
0(%
1'%
1*"
0H!
0G!
0F!
0E!
1D!
1E
05'
14'
1e
1(!
#180
0!
0&
#185
1!
1&
b1000100 m)
b1000000 p)
b111100 -*
b111000 <*
b10001 #
0A(
1@(
1(%
0*"
0)"
0("
0'"
1&"
1H!
0E
1D
15'
0e
1d
0(!
1'!
#190
0!
0&
#195
1!
1&
b1001000 m)
b1000100 p)
b1000000 -*
b111100 <*
b10010 #
1A(
0(%
0'%
0&%
0%%
1$%
1*"
0H!
1G!
1E
05'
04'
03'
02'
11'
1e
1(!
#200
0!
0&
