*** Message Type: info ***
When: di feb 18 22:35:24 CET 2020
SimVision started.
Version: TOOL:  simvision(64)   15.10-s010
User: zonyzhao
Host: zonyzhao-GJ5CN64
Platform: Linux/x86_64/5.0.0-38-generic
Started: di feb 18 22:35:24 CET 2020
Command: /opt/cadence/INCISIVE151/tools.lnx86/simvision/bin/64bit/simvision.exe -connect dc:zonyzhao-GJ5CN64:60377 -64BIT -nocopyright
Work Directory: /home/zonyzhao/workspace/my_pyvpi/test_myvpi
 
*** Message Type: info ***
When: di feb 18 22:35:24 CET 2020
Create browser window: "Design Browser 1"
 
*** Message Type: info ***
When: di feb 18 22:35:29 CET 2020
Create console window: "Console"
 
*** Message Type: info ***
When: di feb 18 22:35:33 CET 2020
Connect to Simulator
      Design: worklib.top:sv
   Languages: verilog
   Simulator: NC-Sim
     Version: TOOL:     ncsim(64)       15.10-s010
        User: zonyzhao
        Host: zonyzhao-GJ5CN64
Time Started: di feb 18 22:35:22 CET 2020
  Process ID: 25532
   Directory: /home/zonyzhao/workspace/my_pyvpi/test_myvpi
     Command: irun -gui -debug -sv -loadvpi pyvpi.so +access+rwc -nclibdirname sim_build -plinowarn test.sv

 
*** Message Type: info ***
When: di feb 18 22:35:34 CET 2020
Create utility window: "Properties"
 
*** Message Type: info ***
When: di feb 18 22:35:58 CET 2020
Exit NC-Sim: user
      Design: worklib.top:sv
   Languages: verilog
   Simulator: NC-Sim
     Version: TOOL:     ncsim(64)       15.10-s010
        User: zonyzhao
        Host: zonyzhao-GJ5CN64
Time Started: di feb 18 22:35:22 CET 2020
  Process ID: 25532
   Directory: /home/zonyzhao/workspace/my_pyvpi/test_myvpi
     Command: irun -gui -debug -sv -loadvpi pyvpi.so +access+rwc -nclibdirname sim_build -plinowarn test.sv

 
*** Message Type: error ***
When: di feb 18 22:35:58 CET 2020
NC-Sim Crashed:
      Design: worklib.top:sv
   Languages: verilog
   Simulator: NC-Sim
     Version: TOOL:     ncsim(64)       15.10-s010
        User: zonyzhao
        Host: zonyzhao-GJ5CN64
Time Started: di feb 18 22:35:22 CET 2020
  Process ID: 25532
   Directory: /home/zonyzhao/workspace/my_pyvpi/test_myvpi
     Command: irun -gui -debug -sv -loadvpi pyvpi.so +access+rwc -nclibdirname sim_build -plinowarn test.sv
      Design: worklib.top:sv
   Languages: verilog
   Simulator: NC-Sim
     Version: TOOL:       ncsim(64)       15.10-s010
        User: zonyzhao
        Host: zonyzhao-GJ5CN64
Time Started: di feb 18 22:35:22 CET 2020
  Process ID: 25532
   Directory: /home/zonyzhao/workspace/my_pyvpi/test_myvpi
     Command: irun -gui -debug -sv -loadvpi pyvpi.so +access+rwc -nclibdirname sim_build -plinowarn test.sv

Outstanding STRAP Requests:
        strap::report enable out
 
*** Message Type: info ***
When: di feb 18 22:36:01 CET 2020
SimVision Exit.
 
