#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c86790 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c7ca00 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1c48a00 .functor NOT 1, L_0x1cc0a30, C4<0>, C4<0>, C4<0>;
L_0x1cc08b0 .functor XOR 8, L_0x1cc03c0, L_0x1cc0810, C4<00000000>, C4<00000000>;
L_0x1cc09c0 .functor XOR 8, L_0x1cc08b0, L_0x1cc0920, C4<00000000>, C4<00000000>;
L_0x7f9bd4e38018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1cbb720_0 .net "B3_next_dut", 0 0, L_0x7f9bd4e38018;  1 drivers
v0x1cbb7e0_0 .net "B3_next_ref", 0 0, L_0x1cbcec0;  1 drivers
v0x1cbb880_0 .net "Count_next_dut", 0 0, L_0x1cbfea0;  1 drivers
v0x1cbb920_0 .net "Count_next_ref", 0 0, L_0x1cbe0f0;  1 drivers
v0x1cbb9c0_0 .net "S1_next_dut", 0 0, L_0x1cbfba0;  1 drivers
v0x1cbbab0_0 .net "S1_next_ref", 0 0, L_0x1cbdc70;  1 drivers
v0x1cbbb80_0 .net "S_next_dut", 0 0, L_0x1cbf940;  1 drivers
v0x1cbbc50_0 .net "S_next_ref", 0 0, L_0x1cbda20;  1 drivers
v0x1cbbd20_0 .net "Wait_next_dut", 0 0, L_0x1cbfd20;  1 drivers
v0x1cbbdf0_0 .net "Wait_next_ref", 0 0, L_0x1cbe680;  1 drivers
v0x1cbbec0_0 .net *"_ivl_10", 7 0, L_0x1cc0920;  1 drivers
v0x1cbbf60_0 .net *"_ivl_12", 7 0, L_0x1cc09c0;  1 drivers
v0x1cbc000_0 .net *"_ivl_2", 7 0, L_0x1cc0320;  1 drivers
v0x1cbc0a0_0 .net *"_ivl_4", 7 0, L_0x1cc03c0;  1 drivers
v0x1cbc140_0 .net *"_ivl_6", 7 0, L_0x1cc0810;  1 drivers
v0x1cbc1e0_0 .net *"_ivl_8", 7 0, L_0x1cc08b0;  1 drivers
v0x1cbc2a0_0 .net "ack", 0 0, v0x1cb8720_0;  1 drivers
v0x1cbc450_0 .var "clk", 0 0;
L_0x7f9bd4e38210 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1cbc520_0 .net "counting_dut", 0 0, L_0x7f9bd4e38210;  1 drivers
v0x1cbc5f0_0 .net "counting_ref", 0 0, L_0x1cbe970;  1 drivers
v0x1cbc6c0_0 .net "d", 0 0, v0x1cb8880_0;  1 drivers
v0x1cbc760_0 .net "done_counting", 0 0, v0x1cb8920_0;  1 drivers
L_0x7f9bd4e381c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1cbc800_0 .net "done_dut", 0 0, L_0x7f9bd4e381c8;  1 drivers
v0x1cbc8d0_0 .net "done_ref", 0 0, L_0x1cbe880;  1 drivers
L_0x7f9bd4e38258 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1cbc9a0_0 .net "shift_ena_dut", 0 0, L_0x7f9bd4e38258;  1 drivers
v0x1cbca70_0 .net "shift_ena_ref", 0 0, L_0x1cbed80;  1 drivers
v0x1cbcb40_0 .net "state", 9 0, v0x1cb8b80_0;  1 drivers
v0x1cbcbe0_0 .var/2u "stats1", 607 0;
v0x1cbcc80_0 .var/2u "strobe", 0 0;
v0x1cbcd20_0 .net "tb_match", 0 0, L_0x1cc0a30;  1 drivers
v0x1cbcdf0_0 .net "tb_mismatch", 0 0, L_0x1c48a00;  1 drivers
LS_0x1cc0320_0_0 .concat [ 1 1 1 1], L_0x1cbed80, L_0x1cbe970, L_0x1cbe880, L_0x1cbe680;
LS_0x1cc0320_0_4 .concat [ 1 1 1 1], L_0x1cbe0f0, L_0x1cbdc70, L_0x1cbda20, L_0x1cbcec0;
L_0x1cc0320 .concat [ 4 4 0 0], LS_0x1cc0320_0_0, LS_0x1cc0320_0_4;
LS_0x1cc03c0_0_0 .concat [ 1 1 1 1], L_0x1cbed80, L_0x1cbe970, L_0x1cbe880, L_0x1cbe680;
LS_0x1cc03c0_0_4 .concat [ 1 1 1 1], L_0x1cbe0f0, L_0x1cbdc70, L_0x1cbda20, L_0x1cbcec0;
L_0x1cc03c0 .concat [ 4 4 0 0], LS_0x1cc03c0_0_0, LS_0x1cc03c0_0_4;
LS_0x1cc0810_0_0 .concat [ 1 1 1 1], L_0x7f9bd4e38258, L_0x7f9bd4e38210, L_0x7f9bd4e381c8, L_0x1cbfd20;
LS_0x1cc0810_0_4 .concat [ 1 1 1 1], L_0x1cbfea0, L_0x1cbfba0, L_0x1cbf940, L_0x7f9bd4e38018;
L_0x1cc0810 .concat [ 4 4 0 0], LS_0x1cc0810_0_0, LS_0x1cc0810_0_4;
LS_0x1cc0920_0_0 .concat [ 1 1 1 1], L_0x1cbed80, L_0x1cbe970, L_0x1cbe880, L_0x1cbe680;
LS_0x1cc0920_0_4 .concat [ 1 1 1 1], L_0x1cbe0f0, L_0x1cbdc70, L_0x1cbda20, L_0x1cbcec0;
L_0x1cc0920 .concat [ 4 4 0 0], LS_0x1cc0920_0_0, LS_0x1cc0920_0_4;
L_0x1cc0a30 .cmp/eeq 8, L_0x1cc0320, L_0x1cc09c0;
S_0x1c83270 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1c7ca00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1c59680 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1c596c0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1c59700 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1c59740 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1c59780 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1c597c0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1c59800 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1c59840 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1c59880 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1c598c0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1c60630 .functor NOT 1, v0x1cb8880_0, C4<0>, C4<0>, C4<0>;
L_0x1c55cb0 .functor AND 1, L_0x1cbcfb0, L_0x1c60630, C4<1>, C4<1>;
L_0x1c87d70 .functor NOT 1, v0x1cb8880_0, C4<0>, C4<0>, C4<0>;
L_0x1c87de0 .functor AND 1, L_0x1cbd110, L_0x1c87d70, C4<1>, C4<1>;
L_0x1cbd2b0 .functor OR 1, L_0x1c55cb0, L_0x1c87de0, C4<0>, C4<0>;
L_0x1cbd490 .functor NOT 1, v0x1cb8880_0, C4<0>, C4<0>, C4<0>;
L_0x1cbd540 .functor AND 1, L_0x1cbd3c0, L_0x1cbd490, C4<1>, C4<1>;
L_0x1cbd650 .functor OR 1, L_0x1cbd2b0, L_0x1cbd540, C4<0>, C4<0>;
L_0x1cbd960 .functor AND 1, L_0x1cbd7b0, v0x1cb8720_0, C4<1>, C4<1>;
L_0x1cbda20 .functor OR 1, L_0x1cbd650, L_0x1cbd960, C4<0>, C4<0>;
L_0x1cbdc70 .functor AND 1, L_0x1cbdb90, v0x1cb8880_0, C4<1>, C4<1>;
L_0x1cbdec0 .functor NOT 1, v0x1cb8920_0, C4<0>, C4<0>, C4<0>;
L_0x1cbe030 .functor AND 1, L_0x1cbddd0, L_0x1cbdec0, C4<1>, C4<1>;
L_0x1cbe0f0 .functor OR 1, L_0x1cbdd30, L_0x1cbe030, C4<0>, C4<0>;
L_0x1cbdfc0 .functor AND 1, L_0x1cbe2d0, v0x1cb8920_0, C4<1>, C4<1>;
L_0x1cbe4c0 .functor NOT 1, v0x1cb8720_0, C4<0>, C4<0>, C4<0>;
L_0x1cbe5c0 .functor AND 1, L_0x1cbe3c0, L_0x1cbe4c0, C4<1>, C4<1>;
L_0x1cbe680 .functor OR 1, L_0x1cbdfc0, L_0x1cbe5c0, C4<0>, C4<0>;
v0x1c87ee0_0 .net "B3_next", 0 0, L_0x1cbcec0;  alias, 1 drivers
v0x1c472c0_0 .net "Count_next", 0 0, L_0x1cbe0f0;  alias, 1 drivers
v0x1c473c0_0 .net "S1_next", 0 0, L_0x1cbdc70;  alias, 1 drivers
v0x1c48b50_0 .net "S_next", 0 0, L_0x1cbda20;  alias, 1 drivers
v0x1c48bf0_0 .net "Wait_next", 0 0, L_0x1cbe680;  alias, 1 drivers
v0x1c48ee0_0 .net *"_ivl_10", 0 0, L_0x1c87d70;  1 drivers
v0x1c87f80_0 .net *"_ivl_12", 0 0, L_0x1c87de0;  1 drivers
v0x1cb6b10_0 .net *"_ivl_14", 0 0, L_0x1cbd2b0;  1 drivers
v0x1cb6bf0_0 .net *"_ivl_17", 0 0, L_0x1cbd3c0;  1 drivers
v0x1cb6cd0_0 .net *"_ivl_18", 0 0, L_0x1cbd490;  1 drivers
v0x1cb6db0_0 .net *"_ivl_20", 0 0, L_0x1cbd540;  1 drivers
v0x1cb6e90_0 .net *"_ivl_22", 0 0, L_0x1cbd650;  1 drivers
v0x1cb6f70_0 .net *"_ivl_25", 0 0, L_0x1cbd7b0;  1 drivers
v0x1cb7050_0 .net *"_ivl_26", 0 0, L_0x1cbd960;  1 drivers
v0x1cb7130_0 .net *"_ivl_3", 0 0, L_0x1cbcfb0;  1 drivers
v0x1cb7210_0 .net *"_ivl_31", 0 0, L_0x1cbdb90;  1 drivers
v0x1cb72f0_0 .net *"_ivl_35", 0 0, L_0x1cbdd30;  1 drivers
v0x1cb73d0_0 .net *"_ivl_37", 0 0, L_0x1cbddd0;  1 drivers
v0x1cb74b0_0 .net *"_ivl_38", 0 0, L_0x1cbdec0;  1 drivers
v0x1cb7590_0 .net *"_ivl_4", 0 0, L_0x1c60630;  1 drivers
v0x1cb7670_0 .net *"_ivl_40", 0 0, L_0x1cbe030;  1 drivers
v0x1cb7750_0 .net *"_ivl_45", 0 0, L_0x1cbe2d0;  1 drivers
v0x1cb7830_0 .net *"_ivl_46", 0 0, L_0x1cbdfc0;  1 drivers
v0x1cb7910_0 .net *"_ivl_49", 0 0, L_0x1cbe3c0;  1 drivers
v0x1cb79f0_0 .net *"_ivl_50", 0 0, L_0x1cbe4c0;  1 drivers
v0x1cb7ad0_0 .net *"_ivl_52", 0 0, L_0x1cbe5c0;  1 drivers
v0x1cb7bb0_0 .net *"_ivl_6", 0 0, L_0x1c55cb0;  1 drivers
v0x1cb7c90_0 .net *"_ivl_61", 3 0, L_0x1cbead0;  1 drivers
v0x1cb7d70_0 .net *"_ivl_9", 0 0, L_0x1cbd110;  1 drivers
v0x1cb7e50_0 .net "ack", 0 0, v0x1cb8720_0;  alias, 1 drivers
v0x1cb7f10_0 .net "counting", 0 0, L_0x1cbe970;  alias, 1 drivers
v0x1cb7fd0_0 .net "d", 0 0, v0x1cb8880_0;  alias, 1 drivers
v0x1cb8090_0 .net "done", 0 0, L_0x1cbe880;  alias, 1 drivers
v0x1cb8150_0 .net "done_counting", 0 0, v0x1cb8920_0;  alias, 1 drivers
v0x1cb8210_0 .net "shift_ena", 0 0, L_0x1cbed80;  alias, 1 drivers
v0x1cb82d0_0 .net "state", 9 0, v0x1cb8b80_0;  alias, 1 drivers
L_0x1cbcec0 .part v0x1cb8b80_0, 6, 1;
L_0x1cbcfb0 .part v0x1cb8b80_0, 0, 1;
L_0x1cbd110 .part v0x1cb8b80_0, 1, 1;
L_0x1cbd3c0 .part v0x1cb8b80_0, 3, 1;
L_0x1cbd7b0 .part v0x1cb8b80_0, 9, 1;
L_0x1cbdb90 .part v0x1cb8b80_0, 0, 1;
L_0x1cbdd30 .part v0x1cb8b80_0, 7, 1;
L_0x1cbddd0 .part v0x1cb8b80_0, 8, 1;
L_0x1cbe2d0 .part v0x1cb8b80_0, 8, 1;
L_0x1cbe3c0 .part v0x1cb8b80_0, 9, 1;
L_0x1cbe880 .part v0x1cb8b80_0, 9, 1;
L_0x1cbe970 .part v0x1cb8b80_0, 8, 1;
L_0x1cbead0 .part v0x1cb8b80_0, 4, 4;
L_0x1cbed80 .reduce/or L_0x1cbead0;
S_0x1cb8530 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1c7ca00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1cb8720_0 .var "ack", 0 0;
v0x1cb87e0_0 .net "clk", 0 0, v0x1cbc450_0;  1 drivers
v0x1cb8880_0 .var "d", 0 0;
v0x1cb8920_0 .var "done_counting", 0 0;
v0x1cb89f0_0 .var/2u "fail_onehot", 0 0;
v0x1cb8ae0_0 .var/2u "failed", 0 0;
v0x1cb8b80_0 .var "state", 9 0;
v0x1cb8c20_0 .net "tb_match", 0 0, L_0x1cc0a30;  alias, 1 drivers
E_0x1c55c70 .event posedge, v0x1cb87e0_0;
E_0x1c548e0/0 .event negedge, v0x1cb87e0_0;
E_0x1c548e0/1 .event posedge, v0x1cb87e0_0;
E_0x1c548e0 .event/or E_0x1c548e0/0, E_0x1c548e0/1;
S_0x1cb8d80 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1c7ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1cb8f90 .param/l "B0" 1 4 21, C4<0000010000>;
P_0x1cb8fd0 .param/l "B1" 1 4 22, C4<0000100000>;
P_0x1cb9010 .param/l "B2" 1 4 23, C4<0001000000>;
P_0x1cb9050 .param/l "B3" 1 4 24, C4<0010000000>;
P_0x1cb9090 .param/l "Count" 1 4 25, C4<0100000000>;
P_0x1cb90d0 .param/l "S" 1 4 17, C4<0000000001>;
P_0x1cb9110 .param/l "S1" 1 4 18, C4<0000000010>;
P_0x1cb9150 .param/l "S11" 1 4 19, C4<0000000100>;
P_0x1cb9190 .param/l "S110" 1 4 20, C4<0000001000>;
P_0x1cb91d0 .param/l "Wait" 1 4 26, C4<1000000000>;
L_0x1cbea60 .functor NOT 1, v0x1cb8880_0, C4<0>, C4<0>, C4<0>;
L_0x1cbf0d0 .functor AND 1, L_0x1cbf030, L_0x1cbea60, C4<1>, C4<1>;
L_0x1cbf1e0 .functor OR 1, L_0x1cbef90, L_0x1cbf0d0, C4<0>, C4<0>;
L_0x1cbf390 .functor NOT 1, v0x1cb8880_0, C4<0>, C4<0>, C4<0>;
L_0x1cbf400 .functor AND 1, L_0x1cbf2f0, L_0x1cbf390, C4<1>, C4<1>;
L_0x1cbf510 .functor OR 1, L_0x1cbf1e0, L_0x1cbf400, C4<0>, C4<0>;
L_0x7f9bd4e38060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1cbf660 .functor AND 1, L_0x7f9bd4e38060, v0x1cb8720_0, C4<1>, C4<1>;
L_0x1cbf720 .functor OR 1, L_0x1cbf510, L_0x1cbf660, C4<0>, C4<0>;
L_0x7f9bd4e380a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1cbf880 .functor AND 1, L_0x7f9bd4e380a8, v0x1cb8920_0, C4<1>, C4<1>;
L_0x1cbf940 .functor OR 1, L_0x1cbf720, L_0x1cbf880, C4<0>, C4<0>;
L_0x1cbfba0 .functor AND 1, L_0x1cbfb00, v0x1cb8880_0, C4<1>, C4<1>;
L_0x1cbfcb0 .functor NOT 1, v0x1cb8920_0, C4<0>, C4<0>, C4<0>;
L_0x7f9bd4e38138 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1cbfd90 .functor AND 1, L_0x7f9bd4e38138, L_0x1cbfcb0, C4<1>, C4<1>;
L_0x7f9bd4e380f0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1cbfea0 .functor OR 1, L_0x7f9bd4e380f0, L_0x1cbfd90, C4<0>, C4<0>;
L_0x7f9bd4e38180 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1cbfd20 .functor AND 1, L_0x7f9bd4e38180, v0x1cb8920_0, C4<1>, C4<1>;
v0x1cb9820_0 .net "B3_next", 0 0, L_0x7f9bd4e38018;  alias, 1 drivers
v0x1cb9900_0 .net "Count_next", 0 0, L_0x1cbfea0;  alias, 1 drivers
v0x1cb99c0_0 .net "S1_next", 0 0, L_0x1cbfba0;  alias, 1 drivers
v0x1cb9a60_0 .net "S_next", 0 0, L_0x1cbf940;  alias, 1 drivers
v0x1cb9b20_0 .net "Wait_next", 0 0, L_0x1cbfd20;  alias, 1 drivers
v0x1cb9c30_0 .net *"_ivl_10", 0 0, L_0x1cbf1e0;  1 drivers
v0x1cb9d10_0 .net *"_ivl_13", 0 0, L_0x1cbf2f0;  1 drivers
v0x1cb9df0_0 .net *"_ivl_14", 0 0, L_0x1cbf390;  1 drivers
v0x1cb9ed0_0 .net *"_ivl_16", 0 0, L_0x1cbf400;  1 drivers
v0x1cb9fb0_0 .net *"_ivl_18", 0 0, L_0x1cbf510;  1 drivers
v0x1cba090_0 .net *"_ivl_20", 0 0, L_0x7f9bd4e38060;  1 drivers
v0x1cba170_0 .net *"_ivl_22", 0 0, L_0x1cbf660;  1 drivers
v0x1cba250_0 .net *"_ivl_24", 0 0, L_0x1cbf720;  1 drivers
v0x1cba330_0 .net *"_ivl_26", 0 0, L_0x7f9bd4e380a8;  1 drivers
v0x1cba410_0 .net *"_ivl_28", 0 0, L_0x1cbf880;  1 drivers
v0x1cba4f0_0 .net *"_ivl_3", 0 0, L_0x1cbef90;  1 drivers
v0x1cba5d0_0 .net *"_ivl_33", 0 0, L_0x1cbfb00;  1 drivers
v0x1cba6b0_0 .net *"_ivl_36", 0 0, L_0x7f9bd4e380f0;  1 drivers
v0x1cba790_0 .net *"_ivl_38", 0 0, L_0x7f9bd4e38138;  1 drivers
v0x1cba870_0 .net *"_ivl_40", 0 0, L_0x1cbfcb0;  1 drivers
v0x1cba950_0 .net *"_ivl_42", 0 0, L_0x1cbfd90;  1 drivers
v0x1cbaa30_0 .net *"_ivl_46", 0 0, L_0x7f9bd4e38180;  1 drivers
v0x1cbab10_0 .net *"_ivl_5", 0 0, L_0x1cbf030;  1 drivers
v0x1cbabf0_0 .net *"_ivl_6", 0 0, L_0x1cbea60;  1 drivers
v0x1cbacd0_0 .net *"_ivl_8", 0 0, L_0x1cbf0d0;  1 drivers
v0x1cbadb0_0 .net "ack", 0 0, v0x1cb8720_0;  alias, 1 drivers
v0x1cbae50_0 .net "counting", 0 0, L_0x7f9bd4e38210;  alias, 1 drivers
v0x1cbaf10_0 .net "d", 0 0, v0x1cb8880_0;  alias, 1 drivers
v0x1cbb000_0 .net "done", 0 0, L_0x7f9bd4e381c8;  alias, 1 drivers
v0x1cbb0c0_0 .net "done_counting", 0 0, v0x1cb8920_0;  alias, 1 drivers
v0x1cbb1b0_0 .net "shift_ena", 0 0, L_0x7f9bd4e38258;  alias, 1 drivers
v0x1cbb270_0 .net "state", 9 0, v0x1cb8b80_0;  alias, 1 drivers
L_0x1cbef90 .part v0x1cb8b80_0, 1, 1;
L_0x1cbf030 .part v0x1cb8b80_0, 2, 1;
L_0x1cbf2f0 .part v0x1cb8b80_0, 8, 1;
L_0x1cbfb00 .part v0x1cb8b80_0, 1, 1;
S_0x1cbb500 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1c7ca00;
 .timescale -12 -12;
E_0x1c542e0 .event anyedge, v0x1cbcc80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cbcc80_0;
    %nor/r;
    %assign/vec4 v0x1cbcc80_0, 0;
    %wait E_0x1c542e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cb8530;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb8ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb89f0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1cb8530;
T_2 ;
    %wait E_0x1c548e0;
    %load/vec4 v0x1cb8c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1cb8ae0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1cb8530;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1cb8720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb8920_0, 0;
    %assign/vec4 v0x1cb8880_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1cb8b80_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c548e0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1cb8720_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1cb8920_0, 0, 1;
    %store/vec4 v0x1cb8880_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1cb8b80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1c55c70;
    %load/vec4 v0x1cb8ae0_0;
    %assign/vec4 v0x1cb89f0_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c548e0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1cb8720_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1cb8920_0, 0, 1;
    %store/vec4 v0x1cb8880_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1cb8b80_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1c55c70;
    %load/vec4 v0x1cb89f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1cb8ae0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c7ca00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cbc450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cbcc80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c7ca00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cbc450_0;
    %inv;
    %store/vec4 v0x1cbc450_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c7ca00;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cb87e0_0, v0x1cbcdf0_0, v0x1cbc6c0_0, v0x1cbc760_0, v0x1cbc2a0_0, v0x1cbcb40_0, v0x1cbb7e0_0, v0x1cbb720_0, v0x1cbbc50_0, v0x1cbbb80_0, v0x1cbbab0_0, v0x1cbb9c0_0, v0x1cbb920_0, v0x1cbb880_0, v0x1cbbdf0_0, v0x1cbbd20_0, v0x1cbc8d0_0, v0x1cbc800_0, v0x1cbc5f0_0, v0x1cbc520_0, v0x1cbca70_0, v0x1cbc9a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c7ca00;
T_7 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c7ca00;
T_8 ;
    %wait E_0x1c548e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cbcbe0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
    %load/vec4 v0x1cbcd20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cbcbe0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1cbb7e0_0;
    %load/vec4 v0x1cbb7e0_0;
    %load/vec4 v0x1cbb720_0;
    %xor;
    %load/vec4 v0x1cbb7e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1cbbc50_0;
    %load/vec4 v0x1cbbc50_0;
    %load/vec4 v0x1cbbb80_0;
    %xor;
    %load/vec4 v0x1cbbc50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1cbbab0_0;
    %load/vec4 v0x1cbbab0_0;
    %load/vec4 v0x1cbb9c0_0;
    %xor;
    %load/vec4 v0x1cbbab0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1cbb920_0;
    %load/vec4 v0x1cbb920_0;
    %load/vec4 v0x1cbb880_0;
    %xor;
    %load/vec4 v0x1cbb920_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1cbbdf0_0;
    %load/vec4 v0x1cbbdf0_0;
    %load/vec4 v0x1cbbd20_0;
    %xor;
    %load/vec4 v0x1cbbdf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1cbc8d0_0;
    %load/vec4 v0x1cbc8d0_0;
    %load/vec4 v0x1cbc800_0;
    %xor;
    %load/vec4 v0x1cbc8d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1cbc5f0_0;
    %load/vec4 v0x1cbc5f0_0;
    %load/vec4 v0x1cbc520_0;
    %xor;
    %load/vec4 v0x1cbc5f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1cbca70_0;
    %load/vec4 v0x1cbca70_0;
    %load/vec4 v0x1cbc9a0_0;
    %xor;
    %load/vec4 v0x1cbca70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1cbcbe0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbcbe0_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/review2015_fsmonehot/iter0/response5/top_module.sv";
