$date
	Tue Nov 21 18:25:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module shift_tb $end
$var wire 6 ! s [5:0] $end
$var wire 1 " so $end
$var reg 1 # clk $end
$var reg 1 $ si $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 6 & s [5:0] $end
$var wire 1 ' si $end
$var wire 1 " so $end
$scope module stg0 $end
$var wire 1 % clk $end
$var wire 1 ' d $end
$var reg 1 ( q $end
$upscope $end
$scope module stg1 $end
$var wire 1 % clk $end
$var wire 1 ) d $end
$var reg 1 * q $end
$upscope $end
$scope module stg2 $end
$var wire 1 % clk $end
$var wire 1 + d $end
$var reg 1 , q $end
$upscope $end
$scope module stg3 $end
$var wire 1 % clk $end
$var wire 1 - d $end
$var reg 1 . q $end
$upscope $end
$scope module stg4 $end
$var wire 1 % clk $end
$var wire 1 / d $end
$var reg 1 0 q $end
$upscope $end
$scope module stg5 $end
$var wire 1 % clk $end
$var wire 1 1 d $end
$var reg 1 2 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
1'
bx &
0%
1$
0#
x"
bx !
$end
#10
1)
1(
b1xxxxx !
b1xxxxx &
1#
1%
#20
0#
0%
0$
0'
#30
1+
0)
1*
0(
b1xxxx !
b1xxxx &
1#
1%
#40
0#
0%
1$
1'
#50
1)
0+
1-
1(
0*
1,
b101xxx !
b101xxx &
1#
1%
#60
0#
0%
0$
0'
#70
1/
0-
1+
0)
1.
0,
1*
0(
b101xx !
b101xx &
1#
1%
#80
0#
0%
1$
1'
#90
1)
0+
1-
0/
11
1(
0*
1,
0.
10
b10101x !
b10101x &
1#
1%
#100
0#
0%
0$
0'
#110
1"
01
1/
0-
1+
0)
12
00
1.
0,
1*
0(
b10101 !
b10101 &
1#
1%
#120
0#
0%
x$
x'
#130
x)
0+
1-
0/
11
0"
x(
0*
1,
0.
10
02
bx01010 !
bx01010 &
1#
1%
#140
0#
0%
#150
1"
01
1/
0-
x+
12
00
1.
0,
x*
bx0101 !
bx0101 &
1#
1%
#160
0#
0%
#170
x-
0/
11
0"
x,
0.
10
02
bx010 !
bx010 &
1#
1%
#180
0#
0%
#190
1"
01
x/
12
00
x.
bx01 !
bx01 &
1#
1%
#200
0#
0%
#210
x1
0"
x0
02
bx0 !
bx0 &
1#
1%
#220
0#
0%
#230
x"
x2
bx !
bx &
1#
1%
#240
0#
0%
