Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 25 18:22:23 2019
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fsm_global_control_sets_placed.rpt
| Design       : fsm_global
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              60 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+--------------------------------+------------------+----------------+
|          Clock Signal         | Enable Signal |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------------------+---------------+--------------------------------+------------------+----------------+
|  clk_gen/inst/clk_100MHz      |               |                                |                2 |              4 |
| ~CONT/SAMP/frame_num_reg[0]_0 |               | CONT/SAMP/frame_num[4]_i_2_n_0 |                1 |              5 |
|  CONT/SAMP/frame_num_reg[0]_0 | CONT/enable   | reset_IBUF                     |                3 |             16 |
|  clk_gen/inst/clk_50MHz       |               | reset_IBUF                     |                5 |             17 |
|  clk_gen/inst/clk_100MHz      |               | reset_IBUF                     |               10 |             38 |
+-------------------------------+---------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 5      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


