$date
	Tue Nov 29 13:09:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_mod_k_count_tb $end
$var wire 2 ! l_k [1:0] $end
$var wire 2 " l_count [1:0] $end
$var reg 1 # l_clk $end
$var reg 1 $ l_reset $end
$scope module dut $end
$var wire 1 # i_clk $end
$var wire 2 % i_k [1:0] $end
$var wire 1 $ i_reset $end
$var wire 2 & o_count [1:0] $end
$var reg 2 ' m_count [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b11 %
1$
1#
b0 "
b11 !
$end
#3
0$
#5
0#
#10
b1 "
b1 &
b1 '
1#
#15
0#
#20
b10 "
b10 &
b10 '
1#
#25
0#
#30
b0 "
b0 &
b0 '
1#
#35
0#
#40
b1 "
b1 &
b1 '
1#
#45
0#
#50
b10 "
b10 &
b10 '
1#
#55
0#
#60
b0 "
b0 &
b0 '
1#
#65
0#
#70
b1 "
b1 &
b1 '
1#
#75
0#
#80
b10 "
b10 &
b10 '
1#
#85
0#
