**************************************************
Timing Summary for the benchmarks/floydWarshall example
The clk period constraint applied during synthesis is 4ns
The slack is -7.073ns
The actual clk period (CP) is 11.073ns
The cycles count from simulation is 7002
The total execution time is 77533.146ns
 
**************************************************
Area Summary for the benchmarks/floydWarshall example
The LUTs count is  7456 
The FFs count is  2801 
The DSPs count is  15 
