//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	_Z6oxMainv
.global .align 8 .b8 pixelID[8];
.global .align 8 .b8 resolution[8];
.global .align 4 .b8 normal[12];
.global .align 4 .b8 camPos[12];
.global .align 4 .b8 root[4];
.global .align 4 .u32 imageEnabled;
.global .texref lightmap;
.global .align 16 .b8 tileInfo[16];
.global .align 4 .u32 additive;
.global .align 1 .b8 image[1];
.global .align 1 .b8 image_HDR[1];
.global .align 1 .b8 image_HDR2[1];
.global .align 1 .b8 image_Mask[1];
.global .align 1 .b8 image_RNM0[1];
.global .align 1 .b8 image_RNM1[1];
.global .align 1 .b8 image_RNM2[1];
.global .align 1 .b8 uvtangent[1];
.global .align 1 .b8 uvpos[1];
.global .align 1 .b8 uvnormal[1];
.global .align 1 .b8 lightMeshBuffer[1];
.global .align 4 .u32 lightMeshBufferSize;
.global .align 4 .f32 lightInvCutoff;
.global .align 4 .f32 lightPointSize;
.global .align 4 .b8 lightColor[12];
.global .align 1 .b8 rnd_seeds[1];
.global .align 4 .u32 samples;
.global .align 4 .b8 _ZN21rti_internal_typeinfo7pixelIDE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo10resolutionE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo6normalE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo6camPosE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo4rootE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo12imageEnabledE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8tileInfoE[8] = {82, 97, 121, 0, 16, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8additiveE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo19lightMeshBufferSizeE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo14lightInvCutoffE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo14lightPointSizeE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo10lightColorE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo7samplesE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 8 .u64 _ZN21rti_internal_register20reg_bitness_detectorE;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail0E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail1E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail2E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail3E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail4E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail5E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail6E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail7E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail8E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail0E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail1E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail2E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail3E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail4E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail5E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail6E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail7E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail8E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_xE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_yE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_zE;
.global .align 8 .b8 _ZN21rti_internal_typename7pixelIDE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename10resolutionE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename6normalE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 8 .b8 _ZN21rti_internal_typename6camPosE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 16 .b8 _ZN21rti_internal_typename4rootE[9] = {114, 116, 79, 98, 106, 101, 99, 116, 0};
.global .align 4 .b8 _ZN21rti_internal_typename12imageEnabledE[4] = {105, 110, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename8tileInfoE[6] = {117, 105, 110, 116, 52, 0};
.global .align 4 .b8 _ZN21rti_internal_typename8additiveE[4] = {105, 110, 116, 0};
.global .align 16 .b8 _ZN21rti_internal_typename19lightMeshBufferSizeE[13] = {117, 110, 115, 105, 103, 110, 101, 100, 32, 105, 110, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename14lightInvCutoffE[6] = {102, 108, 111, 97, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename14lightPointSizeE[6] = {102, 108, 111, 97, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename10lightColorE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 4 .b8 _ZN21rti_internal_typename7samplesE[4] = {105, 110, 116, 0};
.global .align 4 .u32 _ZN21rti_internal_typeenum7pixelIDE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum10resolutionE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum6normalE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum6camPosE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum4rootE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum12imageEnabledE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8tileInfoE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8additiveE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum19lightMeshBufferSizeE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum14lightInvCutoffE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum14lightPointSizeE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum10lightColorE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum7samplesE = 4919;
.global .align 16 .b8 _ZN21rti_internal_semantic7pixelIDE[14] = {114, 116, 76, 97, 117, 110, 99, 104, 73, 110, 100, 101, 120, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic10resolutionE[12] = {114, 116, 76, 97, 117, 110, 99, 104, 68, 105, 109, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic6normalE[17] = {97, 116, 116, 114, 105, 98, 117, 116, 101, 32, 110, 111, 114, 109, 97, 108, 0};
.global .align 1 .b8 _ZN21rti_internal_semantic6camPosE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic4rootE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic12imageEnabledE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8tileInfoE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8additiveE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic19lightMeshBufferSizeE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic14lightInvCutoffE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic14lightPointSizeE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic10lightColorE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic7samplesE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation7pixelIDE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation10resolutionE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation6normalE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation6camPosE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation4rootE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation12imageEnabledE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8tileInfoE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8additiveE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation19lightMeshBufferSizeE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation14lightInvCutoffE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation14lightPointSizeE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation10lightColorE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation7samplesE[1];
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry _Z6oxMainv(

)
{
	.local .align 4 .b8 	__local_depot0[36];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<157>;
	.reg .b16 	%rs<157>;
	.reg .f32 	%f<1169>;
	.reg .b32 	%r<435>;
	.reg .b64 	%rd<293>;


	mov.u64 	%rd292, __local_depot0;
	cvta.local.u64 	%SP, %rd292;
	ld.global.u32 	%r1, [lightMeshBufferSize];
	abs.s32 	%r2, %r1;
	ld.global.u32 	%r3, [samples];
	ld.global.v2.u32 	{%r111, %r112}, [pixelID];
	cvt.u64.u32	%rd26, %r111;
	cvt.u64.u32	%rd27, %r112;
	mov.u64 	%rd30, uvnormal;
	cvta.global.u64 	%rd25, %rd30;
	mov.u32 	%r109, 2;
	mov.u32 	%r110, 4;
	mov.u64 	%rd29, 0;
	// inline asm
	call (%rd24), _rt_buffer_get_64, (%rd25, %r109, %r110, %rd26, %rd27, %rd29, %rd29);
	// inline asm
	ld.u32 	%r4, [%rd24];
	shr.u32 	%r115, %r4, 16;
	cvt.u16.u32	%rs1, %r115;
	and.b16  	%rs6, %rs1, 255;
	cvt.u16.u32	%rs7, %r4;
	or.b16  	%rs8, %rs7, %rs6;
	setp.eq.s16	%p7, %rs8, 0;
	mov.f32 	%f1090, 0f00000000;
	mov.f32 	%f1091, %f1090;
	mov.f32 	%f1092, %f1090;
	@%p7 bra 	BB0_2;

	ld.u8 	%rs9, [%rd24+1];
	and.b16  	%rs11, %rs7, 255;
	cvt.rn.f32.u16	%f249, %rs11;
	div.rn.f32 	%f250, %f249, 0f437F0000;
	fma.rn.f32 	%f251, %f250, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f252, %rs9;
	div.rn.f32 	%f253, %f252, 0f437F0000;
	fma.rn.f32 	%f254, %f253, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f255, %rs6;
	div.rn.f32 	%f256, %f255, 0f437F0000;
	fma.rn.f32 	%f257, %f256, 0f40000000, 0fBF800000;
	mul.f32 	%f258, %f254, %f254;
	fma.rn.f32 	%f259, %f251, %f251, %f258;
	fma.rn.f32 	%f260, %f257, %f257, %f259;
	sqrt.rn.f32 	%f261, %f260;
	rcp.rn.f32 	%f262, %f261;
	mul.f32 	%f1090, %f251, %f262;
	mul.f32 	%f1091, %f254, %f262;
	mul.f32 	%f1092, %f257, %f262;

BB0_2:
	ld.global.v2.u32 	{%r116, %r117}, [pixelID];
	ld.global.v2.u32 	{%r119, %r120}, [tileInfo];
	add.s32 	%r5, %r116, %r119;
	add.s32 	%r6, %r117, %r120;
	setp.eq.f32	%p8, %f1091, 0f00000000;
	setp.eq.f32	%p9, %f1090, 0f00000000;
	and.pred  	%p10, %p9, %p8;
	setp.eq.f32	%p11, %f1092, 0f00000000;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	BB0_144;
	bra.uni 	BB0_3;

BB0_144:
	ld.global.u32 	%r434, [imageEnabled];
	and.b32  	%r353, %r434, 1;
	setp.eq.b32	%p149, %r353, 1;
	@!%p149 bra 	BB0_146;
	bra.uni 	BB0_145;

BB0_145:
	cvt.u64.u32	%rd193, %r5;
	cvt.u64.u32	%rd194, %r6;
	mov.u64 	%rd197, image;
	cvta.global.u64 	%rd192, %rd197;
	mov.u64 	%rd196, 0;
	// inline asm
	call (%rd191), _rt_buffer_get_64, (%rd192, %r109, %r110, %rd193, %rd194, %rd196, %rd196);
	// inline asm
	mov.u16 	%rs102, 0;
	st.v4.u8 	[%rd191], {%rs102, %rs102, %rs102, %rs102};
	ld.global.u32 	%r434, [imageEnabled];

BB0_146:
	and.b32  	%r356, %r434, 8;
	setp.eq.s32	%p150, %r356, 0;
	@%p150 bra 	BB0_148;

	cvt.u64.u32	%rd201, %r6;
	cvt.u64.u32	%rd200, %r5;
	mov.u64 	%rd204, image_Mask;
	cvta.global.u64 	%rd199, %rd204;
	mov.u64 	%rd203, 0;
	// inline asm
	call (%rd198), _rt_buffer_get_64, (%rd199, %r109, %r109, %rd200, %rd201, %rd203, %rd203);
	// inline asm
	mov.f32 	%f1052, 0f00000000;
	cvt.rzi.u32.f32	%r359, %f1052;
	cvt.u16.u32	%rs103, %r359;
	mov.u16 	%rs104, 0;
	st.v2.u8 	[%rd198], {%rs103, %rs104};
	ld.global.u32 	%r434, [imageEnabled];

BB0_148:
	cvt.u64.u32	%rd22, %r5;
	cvt.u64.u32	%rd23, %r6;
	and.b32  	%r360, %r434, 4;
	setp.eq.s32	%p151, %r360, 0;
	@%p151 bra 	BB0_152;

	ld.global.u32 	%r361, [additive];
	setp.eq.s32	%p152, %r361, 0;
	@%p152 bra 	BB0_151;

	mov.u64 	%rd217, image_HDR;
	cvta.global.u64 	%rd206, %rd217;
	mov.u32 	%r365, 8;
	mov.u64 	%rd216, 0;
	// inline asm
	call (%rd205), _rt_buffer_get_64, (%rd206, %r109, %r365, %rd22, %rd23, %rd216, %rd216);
	// inline asm
	ld.v4.u16 	{%rs111, %rs112, %rs113, %rs114}, [%rd205];
	// inline asm
	{  cvt.f32.f16 %f1053, %rs111;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1054, %rs112;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1055, %rs113;}

	// inline asm
	// inline asm
	call (%rd211), _rt_buffer_get_64, (%rd206, %r109, %r365, %rd22, %rd23, %rd216, %rd216);
	// inline asm
	add.f32 	%f1056, %f1053, 0f00000000;
	add.f32 	%f1057, %f1054, 0f00000000;
	add.f32 	%f1058, %f1055, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs110, %f1058;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs109, %f1057;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs108, %f1056;}

	// inline asm
	mov.u16 	%rs115, 0;
	st.v4.u16 	[%rd211], {%rs108, %rs109, %rs110, %rs115};
	bra.uni 	BB0_152;

BB0_3:
	ld.global.v2.u32 	{%r128, %r129}, [pixelID];
	cvt.u64.u32	%rd33, %r128;
	cvt.u64.u32	%rd34, %r129;
	mov.u64 	%rd43, uvpos;
	cvta.global.u64 	%rd32, %rd43;
	mov.u32 	%r125, 12;
	// inline asm
	call (%rd31), _rt_buffer_get_64, (%rd32, %r109, %r125, %rd33, %rd34, %rd29, %rd29);
	// inline asm
	ld.f32 	%f9, [%rd31+8];
	ld.f32 	%f8, [%rd31+4];
	ld.f32 	%f7, [%rd31];
	mul.f32 	%f266, %f7, 0f3456BF95;
	mul.f32 	%f267, %f8, 0f3456BF95;
	mul.f32 	%f268, %f9, 0f3456BF95;
	abs.f32 	%f10, %f1090;
	div.rn.f32 	%f269, %f266, %f10;
	abs.f32 	%f270, %f1091;
	div.rn.f32 	%f271, %f267, %f270;
	abs.f32 	%f11, %f1092;
	div.rn.f32 	%f272, %f268, %f11;
	abs.f32 	%f273, %f269;
	abs.f32 	%f274, %f271;
	abs.f32 	%f275, %f272;
	mov.f32 	%f276, 0f38D1B717;
	max.f32 	%f277, %f273, %f276;
	max.f32 	%f278, %f274, %f276;
	max.f32 	%f279, %f275, %f276;
	fma.rn.f32 	%f12, %f1090, %f277, %f7;
	fma.rn.f32 	%f13, %f1091, %f278, %f8;
	fma.rn.f32 	%f14, %f1092, %f279, %f9;
	ld.global.v2.u32 	{%r132, %r133}, [pixelID];
	cvt.u64.u32	%rd39, %r132;
	cvt.u64.u32	%rd40, %r133;
	mov.u64 	%rd44, uvtangent;
	cvta.global.u64 	%rd38, %rd44;
	// inline asm
	call (%rd37), _rt_buffer_get_64, (%rd38, %r109, %r110, %rd39, %rd40, %rd29, %rd29);
	// inline asm
	ld.u32 	%r7, [%rd37];
	shr.u32 	%r8, %r7, 16;
	cvt.u16.u32	%rs13, %r8;
	and.b16  	%rs14, %rs13, 255;
	cvt.u16.u32	%rs15, %r7;
	or.b16  	%rs16, %rs15, %rs14;
	setp.eq.s16	%p13, %rs16, 0;
	mov.f32 	%f50, 0f00000000;
	mov.f32 	%f1093, %f50;
	mov.f32 	%f1094, %f50;
	mov.f32 	%f1095, %f50;
	@%p13 bra 	BB0_5;

	ld.u8 	%rs17, [%rd37+1];
	and.b16  	%rs19, %rs15, 255;
	cvt.rn.f32.u16	%f280, %rs19;
	div.rn.f32 	%f281, %f280, 0f437F0000;
	fma.rn.f32 	%f282, %f281, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f283, %rs17;
	div.rn.f32 	%f284, %f283, 0f437F0000;
	fma.rn.f32 	%f285, %f284, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f286, %rs14;
	div.rn.f32 	%f287, %f286, 0f437F0000;
	fma.rn.f32 	%f288, %f287, 0f40000000, 0fBF800000;
	mul.f32 	%f289, %f285, %f285;
	fma.rn.f32 	%f290, %f282, %f282, %f289;
	fma.rn.f32 	%f291, %f288, %f288, %f290;
	sqrt.rn.f32 	%f292, %f291;
	rcp.rn.f32 	%f293, %f292;
	mul.f32 	%f1093, %f282, %f293;
	mul.f32 	%f1094, %f285, %f293;
	mul.f32 	%f1095, %f288, %f293;

BB0_5:
	mul.f32 	%f297, %f1092, %f1094;
	mul.f32 	%f298, %f1091, %f1095;
	sub.f32 	%f299, %f298, %f297;
	mul.f32 	%f300, %f1090, %f1095;
	mul.f32 	%f301, %f1092, %f1093;
	sub.f32 	%f302, %f301, %f300;
	mul.f32 	%f303, %f1091, %f1093;
	mul.f32 	%f304, %f1090, %f1094;
	sub.f32 	%f305, %f304, %f303;
	setp.lt.u32	%p14, %r7, 16777216;
	selp.f32	%f306, 0fBF800000, 0f3F800000, %p14;
	mul.f32 	%f307, %f299, %f306;
	mul.f32 	%f308, %f302, %f306;
	mul.f32 	%f309, %f305, %f306;
	mul.f32 	%f310, %f307, 0f00000000;
	mul.f32 	%f311, %f308, 0f00000000;
	mul.f32 	%f312, %f309, 0f00000000;
	fma.rn.f32 	%f313, %f1093, 0f3F5105EC, %f310;
	fma.rn.f32 	%f314, %f1094, 0f3F5105EC, %f311;
	fma.rn.f32 	%f315, %f1095, 0f3F5105EC, %f312;
	mul.f32 	%f21, %f1090, 0f3F13CD3A;
	add.f32 	%f22, %f21, %f313;
	mul.f32 	%f23, %f1091, 0f3F13CD3A;
	add.f32 	%f24, %f23, %f314;
	mul.f32 	%f25, %f1092, 0f3F13CD3A;
	add.f32 	%f26, %f25, %f315;
	ld.global.v2.u32 	{%r138, %r139}, [pixelID];
	cvt.u64.u32	%rd47, %r138;
	cvt.u64.u32	%rd48, %r139;
	// inline asm
	call (%rd45), _rt_buffer_get_64, (%rd38, %r109, %r110, %rd47, %rd48, %rd29, %rd29);
	// inline asm
	ld.u32 	%r9, [%rd45];
	shr.u32 	%r10, %r9, 16;
	cvt.u16.u32	%rs22, %r10;
	and.b16  	%rs23, %rs22, 255;
	cvt.u16.u32	%rs24, %r9;
	or.b16  	%rs25, %rs24, %rs23;
	setp.eq.s16	%p15, %rs25, 0;
	mov.f32 	%f1096, %f50;
	mov.f32 	%f1097, %f50;
	mov.f32 	%f1098, %f50;
	@%p15 bra 	BB0_7;

	ld.u8 	%rs26, [%rd45+1];
	and.b16  	%rs28, %rs24, 255;
	cvt.rn.f32.u16	%f316, %rs28;
	div.rn.f32 	%f317, %f316, 0f437F0000;
	fma.rn.f32 	%f318, %f317, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f319, %rs26;
	div.rn.f32 	%f320, %f319, 0f437F0000;
	fma.rn.f32 	%f321, %f320, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f322, %rs23;
	div.rn.f32 	%f323, %f322, 0f437F0000;
	fma.rn.f32 	%f324, %f323, 0f40000000, 0fBF800000;
	mul.f32 	%f325, %f321, %f321;
	fma.rn.f32 	%f326, %f318, %f318, %f325;
	fma.rn.f32 	%f327, %f324, %f324, %f326;
	sqrt.rn.f32 	%f328, %f327;
	rcp.rn.f32 	%f329, %f328;
	mul.f32 	%f1096, %f318, %f329;
	mul.f32 	%f1097, %f321, %f329;
	mul.f32 	%f1098, %f324, %f329;

BB0_7:
	mul.f32 	%f333, %f1092, %f1097;
	mul.f32 	%f334, %f1091, %f1098;
	sub.f32 	%f335, %f334, %f333;
	mul.f32 	%f336, %f1090, %f1098;
	mul.f32 	%f337, %f1092, %f1096;
	sub.f32 	%f338, %f337, %f336;
	mul.f32 	%f339, %f1091, %f1096;
	mul.f32 	%f340, %f1090, %f1097;
	sub.f32 	%f341, %f340, %f339;
	setp.lt.u32	%p16, %r9, 16777216;
	selp.f32	%f342, 0fBF800000, 0f3F800000, %p16;
	mul.f32 	%f343, %f335, %f342;
	mul.f32 	%f344, %f338, %f342;
	mul.f32 	%f345, %f341, %f342;
	mul.f32 	%f346, %f343, 0f3F3504F3;
	mul.f32 	%f347, %f344, 0f3F3504F3;
	mul.f32 	%f348, %f345, 0f3F3504F3;
	fma.rn.f32 	%f349, %f1096, 0fBED105EC, %f346;
	fma.rn.f32 	%f350, %f1097, 0fBED105EC, %f347;
	fma.rn.f32 	%f351, %f1098, 0fBED105EC, %f348;
	add.f32 	%f33, %f21, %f349;
	add.f32 	%f34, %f23, %f350;
	add.f32 	%f35, %f25, %f351;
	ld.global.v2.u32 	{%r144, %r145}, [pixelID];
	cvt.u64.u32	%rd54, %r144;
	cvt.u64.u32	%rd55, %r145;
	// inline asm
	call (%rd52), _rt_buffer_get_64, (%rd38, %r109, %r110, %rd54, %rd55, %rd29, %rd29);
	// inline asm
	ld.u32 	%r11, [%rd52];
	shr.u32 	%r12, %r11, 16;
	cvt.u16.u32	%rs31, %r12;
	and.b16  	%rs32, %rs31, 255;
	cvt.u16.u32	%rs33, %r11;
	or.b16  	%rs34, %rs33, %rs32;
	setp.eq.s16	%p17, %rs34, 0;
	mov.f32 	%f1099, %f50;
	mov.f32 	%f1100, %f50;
	mov.f32 	%f1101, %f50;
	@%p17 bra 	BB0_9;

	ld.u8 	%rs35, [%rd52+1];
	and.b16  	%rs37, %rs33, 255;
	cvt.rn.f32.u16	%f352, %rs37;
	div.rn.f32 	%f353, %f352, 0f437F0000;
	fma.rn.f32 	%f354, %f353, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f355, %rs35;
	div.rn.f32 	%f356, %f355, 0f437F0000;
	fma.rn.f32 	%f357, %f356, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f358, %rs32;
	div.rn.f32 	%f359, %f358, 0f437F0000;
	fma.rn.f32 	%f360, %f359, 0f40000000, 0fBF800000;
	mul.f32 	%f361, %f357, %f357;
	fma.rn.f32 	%f362, %f354, %f354, %f361;
	fma.rn.f32 	%f363, %f360, %f360, %f362;
	sqrt.rn.f32 	%f364, %f363;
	rcp.rn.f32 	%f365, %f364;
	mul.f32 	%f1099, %f354, %f365;
	mul.f32 	%f1100, %f357, %f365;
	mul.f32 	%f1101, %f360, %f365;

BB0_9:
	mul.f32 	%f371, %f1092, %f1100;
	mul.f32 	%f372, %f1091, %f1101;
	sub.f32 	%f373, %f372, %f371;
	mul.f32 	%f374, %f1090, %f1101;
	mul.f32 	%f375, %f1092, %f1099;
	sub.f32 	%f376, %f375, %f374;
	mul.f32 	%f377, %f1091, %f1099;
	mul.f32 	%f378, %f1090, %f1100;
	sub.f32 	%f379, %f378, %f377;
	setp.lt.u32	%p19, %r11, 16777216;
	selp.f32	%f380, 0fBF800000, 0f3F800000, %p19;
	mul.f32 	%f381, %f373, %f380;
	mul.f32 	%f382, %f376, %f380;
	mul.f32 	%f383, %f379, %f380;
	mul.f32 	%f384, %f381, 0fBF3504F3;
	mul.f32 	%f385, %f382, 0fBF3504F3;
	mul.f32 	%f386, %f383, 0fBF3504F3;
	fma.rn.f32 	%f387, %f1099, 0fBED105EC, %f384;
	fma.rn.f32 	%f388, %f1100, 0fBED105EC, %f385;
	fma.rn.f32 	%f389, %f1101, 0fBED105EC, %f386;
	add.f32 	%f42, %f21, %f387;
	add.f32 	%f43, %f23, %f388;
	add.f32 	%f44, %f25, %f389;
	ld.global.v2.u32 	{%r151, %r152}, [pixelID];
	cvt.u64.u32	%rd61, %r151;
	cvt.u64.u32	%rd62, %r152;
	mov.u64 	%rd65, rnd_seeds;
	cvta.global.u64 	%rd60, %rd65;
	// inline asm
	call (%rd59), _rt_buffer_get_64, (%rd60, %r109, %r110, %rd61, %rd62, %rd29, %rd29);
	// inline asm
	ld.u32 	%r155, [%rd59];
	mad.lo.s32 	%r13, %r155, 1664525, 1013904223;
	mov.pred 	%p18, 0;
	mov.u32 	%r15, 0;
	setp.lt.s32	%p20, %r2, 1;
	@%p20 bra 	BB0_10;

	ld.global.f32 	%f45, [lightPointSize];
	mul.f32 	%f46, %f12, 0f3456BF95;
	mul.f32 	%f47, %f13, 0f3456BF95;
	mul.f32 	%f48, %f14, 0f3456BF95;
	and.b32  	%r158, %r13, 16777215;
	cvt.rn.f32.u32	%f395, %r158;
	mul.f32 	%f396, %f395, 0fB3800000;
	fma.rn.f32 	%f49, %f396, 0f3F333333, 0f3F800000;
	mov.f32 	%f50, 0f00000000;
	mov.u32 	%r403, 0;
	abs.f32 	%f518, %f47;
	abs.f32 	%f519, %f46;
	max.f32 	%f520, %f519, %f518;
	abs.f32 	%f521, %f48;
	max.f32 	%f522, %f520, %f521;
	mov.u32 	%r15, %r403;
	mov.f32 	%f51, %f50;
	mov.f32 	%f52, %f50;
	mov.f32 	%f53, %f50;
	mov.f32 	%f54, %f50;

BB0_12:
	shl.b32 	%r16, %r403, 1;
	cvt.s64.s32	%rd68, %r16;
	mov.u64 	%rd72, lightMeshBuffer;
	cvta.global.u64 	%rd67, %rd72;
	mov.u32 	%r159, 1;
	mov.u64 	%rd71, 0;
	// inline asm
	call (%rd66), _rt_buffer_get_64, (%rd67, %r159, %r125, %rd68, %rd71, %rd71, %rd71);
	// inline asm
	ld.f32 	%f397, [%rd66];
	sub.f32 	%f398, %f397, %f7;
	ld.f32 	%f399, [%rd66+4];
	sub.f32 	%f400, %f399, %f8;
	ld.f32 	%f401, [%rd66+8];
	sub.f32 	%f402, %f401, %f9;
	mul.f32 	%f403, %f400, %f400;
	fma.rn.f32 	%f404, %f398, %f398, %f403;
	fma.rn.f32 	%f405, %f402, %f402, %f404;
	sqrt.rn.f32 	%f55, %f405;
	rcp.rn.f32 	%f406, %f55;
	mul.f32 	%f56, %f398, %f406;
	mul.f32 	%f57, %f400, %f406;
	mul.f32 	%f58, %f402, %f406;
	mul.f32 	%f407, %f1091, %f57;
	fma.rn.f32 	%f408, %f1090, %f56, %f407;
	fma.rn.f32 	%f59, %f1092, %f58, %f408;
	setp.leu.f32	%p21, %f59, 0f00000000;
	@%p21 bra 	BB0_28;

	setp.ne.s32	%p23, %r3, 0;
	mul.f32 	%f409, %f55, %f55;
	mul.f32 	%f410, %f409, 0f40C90FDB;
	div.rn.f32 	%f411, %f45, %f410;
	add.f32 	%f60, %f411, %f411;
	setp.gt.f32	%p24, %f60, %f49;
	and.pred  	%p25, %p23, %p24;
	mov.pred 	%p156, -1;
	@%p25 bra 	BB0_30;

	ld.global.f32 	%f414, [lightInvCutoff];
	mul.f32 	%f61, %f55, %f414;
	mov.f32 	%f418, 0f40800000;
	abs.f32 	%f63, %f61;
	setp.lt.f32	%p26, %f63, 0f00800000;
	mul.f32 	%f420, %f63, 0f4B800000;
	selp.f32	%f421, 0fC3170000, 0fC2FE0000, %p26;
	selp.f32	%f422, %f420, %f63, %p26;
	mov.b32 	 %r161, %f422;
	and.b32  	%r162, %r161, 8388607;
	or.b32  	%r163, %r162, 1065353216;
	mov.b32 	 %f423, %r163;
	shr.u32 	%r164, %r161, 23;
	cvt.rn.f32.u32	%f424, %r164;
	add.f32 	%f425, %f421, %f424;
	setp.gt.f32	%p27, %f423, 0f3FB504F3;
	mul.f32 	%f426, %f423, 0f3F000000;
	add.f32 	%f427, %f425, 0f3F800000;
	selp.f32	%f428, %f426, %f423, %p27;
	selp.f32	%f429, %f427, %f425, %p27;
	add.f32 	%f430, %f428, 0fBF800000;
	add.f32 	%f413, %f428, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f412,%f413;
	// inline asm
	add.f32 	%f431, %f430, %f430;
	mul.f32 	%f432, %f412, %f431;
	mul.f32 	%f433, %f432, %f432;
	mov.f32 	%f434, 0f3C4CAF63;
	mov.f32 	%f435, 0f3B18F0FE;
	fma.rn.f32 	%f436, %f435, %f433, %f434;
	mov.f32 	%f437, 0f3DAAAABD;
	fma.rn.f32 	%f438, %f436, %f433, %f437;
	mul.rn.f32 	%f439, %f438, %f433;
	mul.rn.f32 	%f440, %f439, %f432;
	sub.f32 	%f441, %f430, %f432;
	neg.f32 	%f442, %f432;
	add.f32 	%f443, %f441, %f441;
	fma.rn.f32 	%f444, %f442, %f430, %f443;
	mul.rn.f32 	%f445, %f412, %f444;
	add.f32 	%f446, %f440, %f432;
	sub.f32 	%f447, %f432, %f446;
	add.f32 	%f448, %f440, %f447;
	add.f32 	%f449, %f445, %f448;
	add.f32 	%f450, %f446, %f449;
	sub.f32 	%f451, %f446, %f450;
	add.f32 	%f452, %f449, %f451;
	mov.f32 	%f453, 0f3F317200;
	mul.rn.f32 	%f454, %f429, %f453;
	mov.f32 	%f455, 0f35BFBE8E;
	mul.rn.f32 	%f456, %f429, %f455;
	add.f32 	%f457, %f454, %f450;
	sub.f32 	%f458, %f454, %f457;
	add.f32 	%f459, %f450, %f458;
	add.f32 	%f460, %f452, %f459;
	add.f32 	%f461, %f456, %f460;
	add.f32 	%f462, %f457, %f461;
	sub.f32 	%f463, %f457, %f462;
	add.f32 	%f464, %f461, %f463;
	mul.rn.f32 	%f465, %f418, %f462;
	neg.f32 	%f466, %f465;
	fma.rn.f32 	%f467, %f418, %f462, %f466;
	fma.rn.f32 	%f468, %f418, %f464, %f467;
	mov.f32 	%f469, 0f00000000;
	fma.rn.f32 	%f470, %f469, %f462, %f468;
	add.rn.f32 	%f471, %f465, %f470;
	neg.f32 	%f472, %f471;
	add.rn.f32 	%f473, %f465, %f472;
	add.rn.f32 	%f474, %f473, %f470;
	mov.b32 	 %r165, %f471;
	setp.eq.s32	%p28, %r165, 1118925336;
	add.s32 	%r166, %r165, -1;
	mov.b32 	 %f475, %r166;
	add.f32 	%f476, %f474, 0f37000000;
	selp.f32	%f477, %f475, %f471, %p28;
	selp.f32	%f64, %f476, %f474, %p28;
	mul.f32 	%f478, %f477, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f479, %f478;
	mov.f32 	%f480, 0fBF317200;
	fma.rn.f32 	%f481, %f479, %f480, %f477;
	mov.f32 	%f482, 0fB5BFBE8E;
	fma.rn.f32 	%f483, %f479, %f482, %f481;
	mul.f32 	%f484, %f483, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f485, %f484;
	add.f32 	%f486, %f479, 0f00000000;
	ex2.approx.f32 	%f487, %f486;
	mul.f32 	%f488, %f485, %f487;
	setp.lt.f32	%p29, %f477, 0fC2D20000;
	selp.f32	%f489, 0f00000000, %f488, %p29;
	setp.gt.f32	%p30, %f477, 0f42D20000;
	selp.f32	%f1107, 0f7F800000, %f489, %p30;
	setp.eq.f32	%p31, %f1107, 0f7F800000;
	@%p31 bra 	BB0_16;

	fma.rn.f32 	%f1107, %f1107, %f64, %f1107;

BB0_16:
	mov.f32 	%f1086, 0f40000000;
	cvt.rzi.f32.f32	%f1085, %f1086;
	add.f32 	%f1084, %f1085, %f1085;
	mov.f32 	%f1083, 0f40800000;
	sub.f32 	%f1082, %f1083, %f1084;
	abs.f32 	%f1081, %f1082;
	setp.lt.f32	%p32, %f61, 0f00000000;
	setp.eq.f32	%p33, %f1081, 0f3F800000;
	and.pred  	%p1, %p32, %p33;
	mov.b32 	 %r167, %f1107;
	xor.b32  	%r168, %r167, -2147483648;
	mov.b32 	 %f490, %r168;
	selp.f32	%f1109, %f490, %f1107, %p1;
	setp.eq.f32	%p34, %f61, 0f00000000;
	@%p34 bra 	BB0_19;
	bra.uni 	BB0_17;

BB0_19:
	add.f32 	%f493, %f61, %f61;
	selp.f32	%f1109, %f493, 0f00000000, %p33;
	bra.uni 	BB0_20;

BB0_17:
	setp.geu.f32	%p35, %f61, 0f00000000;
	@%p35 bra 	BB0_20;

	mov.f32 	%f1089, 0f40800000;
	cvt.rzi.f32.f32	%f492, %f1089;
	setp.neu.f32	%p36, %f492, 0f40800000;
	selp.f32	%f1109, 0f7FFFFFFF, %f1109, %p36;

BB0_20:
	add.f32 	%f494, %f63, 0f40800000;
	mov.b32 	 %r169, %f494;
	setp.lt.s32	%p38, %r169, 2139095040;
	@%p38 bra 	BB0_25;

	setp.gtu.f32	%p39, %f63, 0f7F800000;
	@%p39 bra 	BB0_24;
	bra.uni 	BB0_22;

BB0_24:
	add.f32 	%f1109, %f61, 0f40800000;
	bra.uni 	BB0_25;

BB0_22:
	setp.neu.f32	%p40, %f63, 0f7F800000;
	@%p40 bra 	BB0_25;

	selp.f32	%f1109, 0fFF800000, 0f7F800000, %p1;

BB0_25:
	mov.u64 	%rd287, 0;
	mov.u32 	%r390, 1;
	mov.u64 	%rd286, lightMeshBuffer;
	cvta.global.u64 	%rd285, %rd286;
	shl.b32 	%r389, %r403, 1;
	mov.f32 	%f495, 0f3F800000;
	sub.f32 	%f496, %f495, %f1109;
	setp.eq.f32	%p41, %f61, 0f3F800000;
	selp.f32	%f497, 0f00000000, %f496, %p41;
	cvt.sat.f32.f32	%f498, %f497;
	mul.f32 	%f499, %f60, %f498;
	add.s32 	%r172, %r389, 1;
	cvt.s64.s32	%rd75, %r172;
	// inline asm
	call (%rd73), _rt_buffer_get_64, (%rd285, %r390, %r125, %rd75, %rd287, %rd287, %rd287);
	// inline asm
	ld.f32 	%f500, [%rd73];
	mul.f32 	%f501, %f56, %f500;
	ld.f32 	%f502, [%rd73+4];
	mul.f32 	%f503, %f57, %f502;
	neg.f32 	%f504, %f503;
	sub.f32 	%f505, %f504, %f501;
	ld.f32 	%f506, [%rd73+8];
	mul.f32 	%f507, %f58, %f506;
	sub.f32 	%f508, %f505, %f507;
	cvt.sat.f32.f32	%f509, %f508;
	mul.f32 	%f75, %f499, %f509;
	setp.leu.f32	%p42, %f75, 0f3727C5AC;
	@%p42 bra 	BB0_27;

	mov.u32 	%r402, 1;
	add.u64 	%rd80, %SP, 4;
	cvta.to.local.u64 	%rd81, %rd80;
	max.f32 	%f516, %f522, %f276;
	sub.f32 	%f517, %f55, %f516;
	mov.u32 	%r176, 1065353216;
	st.local.u32 	[%rd81], %r176;
	ld.global.u32 	%r173, [root];
	// inline asm
	call _rt_trace_64, (%r173, %f12, %f13, %f14, %f56, %f57, %f58, %r402, %f516, %f517, %rd80, %r110);
	// inline asm
	ld.local.f32 	%f524, [%rd81];
	mul.f32 	%f525, %f75, %f524;
	cvt.sat.f32.f32	%f526, %f59;
	fma.rn.f32 	%f54, %f526, %f525, %f54;
	mul.f32 	%f527, %f24, %f57;
	fma.rn.f32 	%f528, %f22, %f56, %f527;
	fma.rn.f32 	%f529, %f26, %f58, %f528;
	cvt.sat.f32.f32	%f530, %f529;
	fma.rn.f32 	%f53, %f530, %f525, %f53;
	mul.f32 	%f531, %f34, %f57;
	fma.rn.f32 	%f532, %f33, %f56, %f531;
	fma.rn.f32 	%f533, %f35, %f58, %f532;
	cvt.sat.f32.f32	%f534, %f533;
	fma.rn.f32 	%f52, %f525, %f534, %f52;
	mul.f32 	%f535, %f43, %f57;
	fma.rn.f32 	%f536, %f42, %f56, %f535;
	fma.rn.f32 	%f537, %f44, %f58, %f536;
	cvt.sat.f32.f32	%f538, %f537;
	fma.rn.f32 	%f51, %f525, %f538, %f51;
	add.f32 	%f50, %f50, %f524;

BB0_27:
	add.s32 	%r15, %r15, 1;

BB0_28:
	add.s32 	%r403, %r403, 1;
	setp.lt.s32	%p44, %r403, %r2;
	@%p44 bra 	BB0_12;
	bra.uni 	BB0_29;

BB0_10:
	mov.f32 	%f51, %f50;
	mov.f32 	%f52, %f50;
	mov.f32 	%f53, %f50;
	mov.f32 	%f54, %f50;

BB0_29:
	mov.pred 	%p156, %p18;

BB0_30:
	cvt.rn.f32.s32	%f539, %r15;
	mov.f32 	%f540, 0f3F800000;
	max.f32 	%f541, %f539, %f540;
	div.rn.f32 	%f1152, %f54, %f541;
	div.rn.f32 	%f1156, %f50, %f541;
	div.rn.f32 	%f1153, %f53, %f541;
	div.rn.f32 	%f1154, %f52, %f541;
	div.rn.f32 	%f1155, %f51, %f541;
	@!%p156 bra 	BB0_83;
	bra.uni 	BB0_31;

BB0_31:
	abs.f32 	%f1088, %f1092;
	abs.f32 	%f1087, %f1090;
	setp.gt.f32	%p45, %f1087, %f1088;
	neg.f32 	%f547, %f1091;
	selp.f32	%f548, %f547, 0f00000000, %p45;
	neg.f32 	%f549, %f1092;
	selp.f32	%f550, %f1090, %f549, %p45;
	selp.f32	%f551, 0f00000000, %f1091, %p45;
	mul.f32 	%f552, %f550, %f550;
	fma.rn.f32 	%f553, %f548, %f548, %f552;
	fma.rn.f32 	%f554, %f551, %f551, %f553;
	sqrt.rn.f32 	%f555, %f554;
	rcp.rn.f32 	%f556, %f555;
	mul.f32 	%f101, %f548, %f556;
	mul.f32 	%f102, %f550, %f556;
	mul.f32 	%f103, %f551, %f556;
	mov.f32 	%f1130, 0f00000000;
	setp.lt.s32	%p46, %r3, 1;
	mov.f32 	%f1131, %f1130;
	mov.f32 	%f1132, %f1130;
	mov.f32 	%f1133, %f1130;
	mov.f32 	%f1134, %f1130;
	@%p46 bra 	BB0_82;

	mad.lo.s32 	%r410, %r155, 1664525, 1013904223;
	cvt.rn.f32.s32	%f562, %r3;
	rcp.rn.f32 	%f104, %f562;
	add.u64 	%rd82, %SP, 8;
	cvta.to.local.u64 	%rd5, %rd82;
	mul.f32 	%f105, %f12, 0f3456BF95;
	mul.f32 	%f106, %f13, 0f3456BF95;
	mul.f32 	%f107, %f14, 0f3456BF95;
	add.u64 	%rd83, %SP, 0;
	cvta.to.local.u64 	%rd6, %rd83;
	mul.f32 	%f563, %f1090, %f102;
	mul.f32 	%f564, %f1091, %f101;
	sub.f32 	%f108, %f564, %f563;
	mul.f32 	%f565, %f1092, %f101;
	mul.f32 	%f566, %f1090, %f103;
	sub.f32 	%f109, %f566, %f565;
	mul.f32 	%f567, %f1091, %f103;
	mul.f32 	%f568, %f1092, %f102;
	sub.f32 	%f110, %f568, %f567;
	mov.f32 	%f1130, 0f00000000;
	mov.u32 	%r177, 0;
	abs.f32 	%f569, %f106;
	abs.f32 	%f570, %f105;
	max.f32 	%f571, %f570, %f569;
	abs.f32 	%f572, %f107;
	max.f32 	%f573, %f571, %f572;
	mov.u32 	%r407, %r177;
	mov.f32 	%f1131, %f1130;
	mov.f32 	%f1132, %f1130;
	mov.f32 	%f1133, %f1130;
	mov.f32 	%f1134, %f1130;

BB0_33:
	cvt.rn.f32.s32	%f116, %r407;
	max.f32 	%f117, %f573, %f276;
	mov.u32 	%r409, %r177;

BB0_34:
	mad.lo.s32 	%r179, %r410, 1664525, 1013904223;
	and.b32  	%r180, %r179, 16777215;
	cvt.rn.f32.u32	%f575, %r180;
	fma.rn.f32 	%f576, %f575, 0f33800000, %f116;
	mul.f32 	%f123, %f104, %f576;
	mad.lo.s32 	%r410, %r179, 1664525, 1013904223;
	and.b32  	%r181, %r410, 16777215;
	cvt.rn.f32.u32	%f577, %r181;
	cvt.rn.f32.s32	%f578, %r409;
	fma.rn.f32 	%f579, %f577, 0f33800000, %f578;
	mul.f32 	%f580, %f104, %f579;
	mul.f32 	%f581, %f123, %f123;
	sub.f32 	%f583, %f540, %f581;
	mov.f32 	%f584, 0f00000000;
	max.f32 	%f585, %f584, %f583;
	sqrt.rn.f32 	%f124, %f585;
	mul.f32 	%f1141, %f580, 0f40C90FDB;
	abs.f32 	%f126, %f1141;
	setp.neu.f32	%p47, %f126, 0f7F800000;
	mov.f32 	%f1135, %f1141;
	@%p47 bra 	BB0_36;

	mul.rn.f32 	%f1135, %f1141, %f584;

BB0_36:
	mul.f32 	%f587, %f1135, 0f3F22F983;
	cvt.rni.s32.f32	%r420, %f587;
	cvt.rn.f32.s32	%f588, %r420;
	neg.f32 	%f589, %f588;
	mov.f32 	%f590, 0f3FC90FDA;
	fma.rn.f32 	%f591, %f589, %f590, %f1135;
	mov.f32 	%f592, 0f33A22168;
	fma.rn.f32 	%f593, %f589, %f592, %f591;
	mov.f32 	%f594, 0f27C234C5;
	fma.rn.f32 	%f1136, %f589, %f594, %f593;
	abs.f32 	%f595, %f1135;
	setp.leu.f32	%p48, %f595, 0f47CE4780;
	@%p48 bra 	BB0_47;

	mov.b32 	 %r27, %f1135;
	shr.u32 	%r28, %r27, 23;
	shl.b32 	%r184, %r27, 8;
	or.b32  	%r29, %r184, -2147483648;
	mov.u32 	%r411, 0;
	mov.u64 	%rd289, 0;
	mov.u64 	%rd288, %rd5;
	mov.u32 	%r412, %r411;

BB0_38:
	.pragma "nounroll";
	shl.b64 	%rd85, %rd289, 2;
	mov.u64 	%rd86, __cudart_i2opi_f;
	add.s64 	%rd87, %rd86, %rd85;
	ld.const.u32 	%r187, [%rd87];
	// inline asm
	{
	mad.lo.cc.u32   %r185, %r187, %r29, %r412;
	madc.hi.u32     %r412, %r187, %r29,  0;
	}
	// inline asm
	st.local.u32 	[%rd288], %r185;
	add.s32 	%r411, %r411, 1;
	cvt.s64.s32	%rd289, %r411;
	mul.wide.s32 	%rd88, %r411, 4;
	add.s64 	%rd288, %rd5, %rd88;
	setp.ne.s32	%p49, %r411, 6;
	@%p49 bra 	BB0_38;

	and.b32  	%r190, %r28, 255;
	add.s32 	%r191, %r190, -128;
	shr.u32 	%r192, %r191, 5;
	and.b32  	%r34, %r27, -2147483648;
	st.local.u32 	[%rd5+24], %r412;
	mov.u32 	%r193, 6;
	sub.s32 	%r194, %r193, %r192;
	mul.wide.s32 	%rd89, %r194, 4;
	add.s64 	%rd12, %rd5, %rd89;
	ld.local.u32 	%r413, [%rd12];
	ld.local.u32 	%r414, [%rd12+-4];
	and.b32  	%r37, %r28, 31;
	setp.eq.s32	%p50, %r37, 0;
	@%p50 bra 	BB0_41;

	mov.u32 	%r195, 32;
	sub.s32 	%r196, %r195, %r37;
	shr.u32 	%r197, %r414, %r196;
	shl.b32 	%r198, %r413, %r37;
	add.s32 	%r413, %r197, %r198;
	ld.local.u32 	%r199, [%rd12+-8];
	shr.u32 	%r200, %r199, %r196;
	shl.b32 	%r201, %r414, %r37;
	add.s32 	%r414, %r200, %r201;

BB0_41:
	shr.u32 	%r202, %r414, 30;
	shl.b32 	%r203, %r413, 2;
	add.s32 	%r415, %r202, %r203;
	shl.b32 	%r43, %r414, 2;
	shr.u32 	%r204, %r415, 31;
	shr.u32 	%r205, %r413, 30;
	add.s32 	%r44, %r204, %r205;
	setp.eq.s32	%p51, %r204, 0;
	@%p51 bra 	BB0_42;
	bra.uni 	BB0_43;

BB0_42:
	mov.u32 	%r416, %r34;
	mov.u32 	%r417, %r43;
	bra.uni 	BB0_44;

BB0_43:
	not.b32 	%r206, %r415;
	neg.s32 	%r417, %r43;
	setp.eq.s32	%p52, %r43, 0;
	selp.u32	%r207, 1, 0, %p52;
	add.s32 	%r415, %r207, %r206;
	xor.b32  	%r416, %r34, -2147483648;

BB0_44:
	clz.b32 	%r419, %r415;
	setp.eq.s32	%p53, %r419, 0;
	shl.b32 	%r208, %r415, %r419;
	mov.u32 	%r209, 32;
	sub.s32 	%r210, %r209, %r419;
	shr.u32 	%r211, %r417, %r210;
	add.s32 	%r212, %r211, %r208;
	selp.b32	%r52, %r415, %r212, %p53;
	mov.u32 	%r213, -921707870;
	mul.hi.u32 	%r418, %r52, %r213;
	setp.eq.s32	%p54, %r34, 0;
	neg.s32 	%r214, %r44;
	selp.b32	%r420, %r44, %r214, %p54;
	setp.lt.s32	%p55, %r418, 1;
	@%p55 bra 	BB0_46;

	mul.lo.s32 	%r215, %r52, -921707870;
	shr.u32 	%r216, %r215, 31;
	shl.b32 	%r217, %r418, 1;
	add.s32 	%r418, %r216, %r217;
	add.s32 	%r419, %r419, 1;

BB0_46:
	mov.u32 	%r218, 126;
	sub.s32 	%r219, %r218, %r419;
	shl.b32 	%r220, %r219, 23;
	add.s32 	%r221, %r418, 1;
	shr.u32 	%r222, %r221, 7;
	add.s32 	%r223, %r222, 1;
	shr.u32 	%r224, %r223, 1;
	add.s32 	%r225, %r224, %r220;
	or.b32  	%r226, %r225, %r416;
	mov.b32 	 %f1136, %r226;

BB0_47:
	mul.rn.f32 	%f132, %f1136, %f1136;
	add.s32 	%r60, %r420, 1;
	and.b32  	%r61, %r60, 1;
	setp.eq.s32	%p56, %r61, 0;
	@%p56 bra 	BB0_49;
	bra.uni 	BB0_48;

BB0_49:
	mov.f32 	%f598, 0f3C08839E;
	mov.f32 	%f599, 0fB94CA1F9;
	fma.rn.f32 	%f1137, %f599, %f132, %f598;
	bra.uni 	BB0_50;

BB0_48:
	mov.f32 	%f596, 0fBAB6061A;
	mov.f32 	%f597, 0f37CCF5CE;
	fma.rn.f32 	%f1137, %f597, %f132, %f596;

BB0_50:
	@%p56 bra 	BB0_52;
	bra.uni 	BB0_51;

BB0_52:
	mov.f32 	%f603, 0fBE2AAAA3;
	fma.rn.f32 	%f604, %f1137, %f132, %f603;
	fma.rn.f32 	%f1138, %f604, %f132, %f584;
	bra.uni 	BB0_53;

BB0_51:
	mov.f32 	%f600, 0f3D2AAAA5;
	fma.rn.f32 	%f601, %f1137, %f132, %f600;
	mov.f32 	%f602, 0fBF000000;
	fma.rn.f32 	%f1138, %f601, %f132, %f602;

BB0_53:
	fma.rn.f32 	%f1139, %f1138, %f1136, %f1136;
	@%p56 bra 	BB0_55;

	fma.rn.f32 	%f1139, %f1138, %f132, %f540;

BB0_55:
	and.b32  	%r227, %r60, 2;
	setp.eq.s32	%p59, %r227, 0;
	@%p59 bra 	BB0_57;

	mov.f32 	%f608, 0fBF800000;
	fma.rn.f32 	%f1139, %f1139, %f608, %f584;

BB0_57:
	@%p47 bra 	BB0_59;

	mul.rn.f32 	%f1141, %f1141, %f584;

BB0_59:
	mul.f32 	%f610, %f1141, 0f3F22F983;
	cvt.rni.s32.f32	%r430, %f610;
	cvt.rn.f32.s32	%f611, %r430;
	neg.f32 	%f612, %f611;
	fma.rn.f32 	%f614, %f612, %f590, %f1141;
	fma.rn.f32 	%f616, %f612, %f592, %f614;
	fma.rn.f32 	%f1142, %f612, %f594, %f616;
	abs.f32 	%f618, %f1141;
	setp.leu.f32	%p61, %f618, 0f47CE4780;
	@%p61 bra 	BB0_70;

	mov.b32 	 %r63, %f1141;
	shr.u32 	%r64, %r63, 23;
	shl.b32 	%r230, %r63, 8;
	or.b32  	%r65, %r230, -2147483648;
	mov.u32 	%r421, 0;
	mov.u64 	%rd290, %rd5;
	mov.u64 	%rd291, %rd29;
	mov.u32 	%r422, %r421;

BB0_61:
	.pragma "nounroll";
	shl.b64 	%rd91, %rd291, 2;
	mov.u64 	%rd92, __cudart_i2opi_f;
	add.s64 	%rd93, %rd92, %rd91;
	ld.const.u32 	%r233, [%rd93];
	// inline asm
	{
	mad.lo.cc.u32   %r231, %r233, %r65, %r422;
	madc.hi.u32     %r422, %r233, %r65,  0;
	}
	// inline asm
	st.local.u32 	[%rd290], %r231;
	add.s32 	%r421, %r421, 1;
	cvt.s64.s32	%rd291, %r421;
	mul.wide.s32 	%rd94, %r421, 4;
	add.s64 	%rd290, %rd5, %rd94;
	setp.ne.s32	%p62, %r421, 6;
	@%p62 bra 	BB0_61;

	and.b32  	%r236, %r64, 255;
	add.s32 	%r237, %r236, -128;
	shr.u32 	%r238, %r237, 5;
	and.b32  	%r70, %r63, -2147483648;
	st.local.u32 	[%rd5+24], %r422;
	mov.u32 	%r239, 6;
	sub.s32 	%r240, %r239, %r238;
	mul.wide.s32 	%rd95, %r240, 4;
	add.s64 	%rd18, %rd5, %rd95;
	ld.local.u32 	%r423, [%rd18];
	ld.local.u32 	%r424, [%rd18+-4];
	and.b32  	%r73, %r64, 31;
	setp.eq.s32	%p63, %r73, 0;
	@%p63 bra 	BB0_64;

	mov.u32 	%r241, 32;
	sub.s32 	%r242, %r241, %r73;
	shr.u32 	%r243, %r424, %r242;
	shl.b32 	%r244, %r423, %r73;
	add.s32 	%r423, %r243, %r244;
	ld.local.u32 	%r245, [%rd18+-8];
	shr.u32 	%r246, %r245, %r242;
	shl.b32 	%r247, %r424, %r73;
	add.s32 	%r424, %r246, %r247;

BB0_64:
	shr.u32 	%r248, %r424, 30;
	shl.b32 	%r249, %r423, 2;
	add.s32 	%r425, %r248, %r249;
	shl.b32 	%r79, %r424, 2;
	shr.u32 	%r250, %r425, 31;
	shr.u32 	%r251, %r423, 30;
	add.s32 	%r80, %r250, %r251;
	setp.eq.s32	%p64, %r250, 0;
	@%p64 bra 	BB0_65;
	bra.uni 	BB0_66;

BB0_65:
	mov.u32 	%r426, %r70;
	mov.u32 	%r427, %r79;
	bra.uni 	BB0_67;

BB0_66:
	not.b32 	%r252, %r425;
	neg.s32 	%r427, %r79;
	setp.eq.s32	%p65, %r79, 0;
	selp.u32	%r253, 1, 0, %p65;
	add.s32 	%r425, %r253, %r252;
	xor.b32  	%r426, %r70, -2147483648;

BB0_67:
	clz.b32 	%r429, %r425;
	setp.eq.s32	%p66, %r429, 0;
	shl.b32 	%r254, %r425, %r429;
	mov.u32 	%r255, 32;
	sub.s32 	%r256, %r255, %r429;
	shr.u32 	%r257, %r427, %r256;
	add.s32 	%r258, %r257, %r254;
	selp.b32	%r88, %r425, %r258, %p66;
	mov.u32 	%r259, -921707870;
	mul.hi.u32 	%r428, %r88, %r259;
	setp.eq.s32	%p67, %r70, 0;
	neg.s32 	%r260, %r80;
	selp.b32	%r430, %r80, %r260, %p67;
	setp.lt.s32	%p68, %r428, 1;
	@%p68 bra 	BB0_69;

	mul.lo.s32 	%r261, %r88, -921707870;
	shr.u32 	%r262, %r261, 31;
	shl.b32 	%r263, %r428, 1;
	add.s32 	%r428, %r262, %r263;
	add.s32 	%r429, %r429, 1;

BB0_69:
	mov.u32 	%r264, 126;
	sub.s32 	%r265, %r264, %r429;
	shl.b32 	%r266, %r265, 23;
	add.s32 	%r267, %r428, 1;
	shr.u32 	%r268, %r267, 7;
	add.s32 	%r269, %r268, 1;
	shr.u32 	%r270, %r269, 1;
	add.s32 	%r271, %r270, %r266;
	or.b32  	%r272, %r271, %r426;
	mov.b32 	 %f1142, %r272;

BB0_70:
	mul.rn.f32 	%f149, %f1142, %f1142;
	and.b32  	%r96, %r430, 1;
	setp.eq.s32	%p69, %r96, 0;
	@%p69 bra 	BB0_72;
	bra.uni 	BB0_71;

BB0_72:
	mov.f32 	%f621, 0f3C08839E;
	mov.f32 	%f622, 0fB94CA1F9;
	fma.rn.f32 	%f1143, %f622, %f149, %f621;
	bra.uni 	BB0_73;

BB0_71:
	mov.f32 	%f619, 0fBAB6061A;
	mov.f32 	%f620, 0f37CCF5CE;
	fma.rn.f32 	%f1143, %f620, %f149, %f619;

BB0_73:
	@%p69 bra 	BB0_75;
	bra.uni 	BB0_74;

BB0_75:
	mov.f32 	%f626, 0fBE2AAAA3;
	fma.rn.f32 	%f627, %f1143, %f149, %f626;
	fma.rn.f32 	%f1144, %f627, %f149, %f584;
	bra.uni 	BB0_76;

BB0_74:
	mov.f32 	%f623, 0f3D2AAAA5;
	fma.rn.f32 	%f624, %f1143, %f149, %f623;
	mov.f32 	%f625, 0fBF000000;
	fma.rn.f32 	%f1144, %f624, %f149, %f625;

BB0_76:
	fma.rn.f32 	%f1145, %f1144, %f1142, %f1142;
	@%p69 bra 	BB0_78;

	fma.rn.f32 	%f1145, %f1144, %f149, %f540;

BB0_78:
	and.b32  	%r273, %r430, 2;
	setp.eq.s32	%p72, %r273, 0;
	@%p72 bra 	BB0_80;

	mov.f32 	%f631, 0fBF800000;
	fma.rn.f32 	%f1145, %f1145, %f631, %f584;

BB0_80:
	mul.f32 	%f640, %f124, %f1139;
	mul.f32 	%f641, %f124, %f1145;
	mul.f32 	%f642, %f101, %f641;
	mul.f32 	%f643, %f102, %f641;
	mul.f32 	%f644, %f103, %f641;
	fma.rn.f32 	%f645, %f110, %f640, %f642;
	fma.rn.f32 	%f646, %f109, %f640, %f643;
	fma.rn.f32 	%f647, %f108, %f640, %f644;
	fma.rn.f32 	%f635, %f1090, %f123, %f645;
	fma.rn.f32 	%f636, %f1091, %f123, %f646;
	fma.rn.f32 	%f637, %f1092, %f123, %f647;
	mov.u32 	%r275, 0;
	st.local.u32 	[%rd6], %r275;
	ld.global.u32 	%r274, [root];
	mov.f32 	%f639, 0f6C4ECB8F;
	// inline asm
	call _rt_trace_64, (%r274, %f12, %f13, %f14, %f635, %f636, %f637, %r275, %f117, %f639, %rd83, %r110);
	// inline asm
	ld.local.f32 	%f648, [%rd6];
	setp.lt.f32	%p73, %f648, 0f00000000;
	selp.f32	%f649, 0f00000000, %f648, %p73;
	selp.f32	%f650, 0f00000000, 0f3F800000, %p73;
	add.f32 	%f1130, %f1130, %f650;
	mul.f32 	%f651, %f24, %f636;
	fma.rn.f32 	%f652, %f22, %f635, %f651;
	fma.rn.f32 	%f653, %f26, %f637, %f652;
	cvt.sat.f32.f32	%f654, %f653;
	fma.rn.f32 	%f1133, %f649, %f654, %f1133;
	mul.f32 	%f655, %f34, %f636;
	fma.rn.f32 	%f656, %f33, %f635, %f655;
	fma.rn.f32 	%f657, %f35, %f637, %f656;
	cvt.sat.f32.f32	%f658, %f657;
	fma.rn.f32 	%f1132, %f649, %f658, %f1132;
	mul.f32 	%f659, %f43, %f636;
	fma.rn.f32 	%f660, %f42, %f635, %f659;
	fma.rn.f32 	%f661, %f44, %f637, %f660;
	cvt.sat.f32.f32	%f662, %f661;
	fma.rn.f32 	%f1131, %f649, %f662, %f1131;
	mul.f32 	%f663, %f1091, %f636;
	fma.rn.f32 	%f664, %f1090, %f635, %f663;
	fma.rn.f32 	%f665, %f1092, %f637, %f664;
	cvt.sat.f32.f32	%f666, %f665;
	fma.rn.f32 	%f1134, %f649, %f666, %f1134;
	add.s32 	%r409, %r409, 1;
	setp.lt.s32	%p74, %r409, %r3;
	@%p74 bra 	BB0_34;

	add.s32 	%r407, %r407, 1;
	setp.lt.s32	%p75, %r407, %r3;
	@%p75 bra 	BB0_33;

BB0_82:
	mul.lo.s32 	%r277, %r3, %r3;
	cvt.rn.f32.s32	%f667, %r277;
	div.rn.f32 	%f668, %f1134, %f667;
	div.rn.f32 	%f1156, %f1130, %f667;
	div.rn.f32 	%f1153, %f1133, %f667;
	div.rn.f32 	%f1154, %f1132, %f667;
	div.rn.f32 	%f1155, %f1131, %f667;
	add.f32 	%f1152, %f668, %f668;

BB0_83:
	setp.gt.s32	%p76, %r1, -1;
	selp.f32	%f181, %f1156, %f1152, %p76;
	ld.global.u32 	%r432, [imageEnabled];
	and.b32  	%r278, %r432, 8;
	setp.eq.s32	%p77, %r278, 0;
	@%p77 bra 	BB0_96;

	mov.u32 	%r391, 2;
	cvt.u64.u32	%rd99, %r5;
	cvt.u64.u32	%rd100, %r6;
	mov.u64 	%rd103, image_Mask;
	cvta.global.u64 	%rd98, %rd103;
	// inline asm
	call (%rd97), _rt_buffer_get_64, (%rd98, %r391, %r391, %rd99, %rd100, %rd29, %rd29);
	// inline asm
	mov.f32 	%f671, 0f3E68BA2E;
	cvt.rzi.f32.f32	%f672, %f671;
	fma.rn.f32 	%f673, %f672, 0fC0000000, 0f3EE8BA2E;
	abs.f32 	%f182, %f673;
	abs.f32 	%f183, %f181;
	setp.lt.f32	%p78, %f183, 0f00800000;
	mul.f32 	%f674, %f183, 0f4B800000;
	selp.f32	%f675, 0fC3170000, 0fC2FE0000, %p78;
	selp.f32	%f676, %f674, %f183, %p78;
	mov.b32 	 %r281, %f676;
	and.b32  	%r282, %r281, 8388607;
	or.b32  	%r283, %r282, 1065353216;
	mov.b32 	 %f677, %r283;
	shr.u32 	%r284, %r281, 23;
	cvt.rn.f32.u32	%f678, %r284;
	add.f32 	%f679, %f675, %f678;
	setp.gt.f32	%p79, %f677, 0f3FB504F3;
	mul.f32 	%f680, %f677, 0f3F000000;
	add.f32 	%f681, %f679, 0f3F800000;
	selp.f32	%f682, %f680, %f677, %p79;
	selp.f32	%f683, %f681, %f679, %p79;
	add.f32 	%f684, %f682, 0fBF800000;
	add.f32 	%f670, %f682, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f669,%f670;
	// inline asm
	add.f32 	%f685, %f684, %f684;
	mul.f32 	%f686, %f669, %f685;
	mul.f32 	%f687, %f686, %f686;
	mov.f32 	%f688, 0f3C4CAF63;
	mov.f32 	%f689, 0f3B18F0FE;
	fma.rn.f32 	%f690, %f689, %f687, %f688;
	mov.f32 	%f691, 0f3DAAAABD;
	fma.rn.f32 	%f692, %f690, %f687, %f691;
	mul.rn.f32 	%f693, %f692, %f687;
	mul.rn.f32 	%f694, %f693, %f686;
	sub.f32 	%f695, %f684, %f686;
	neg.f32 	%f696, %f686;
	add.f32 	%f697, %f695, %f695;
	fma.rn.f32 	%f698, %f696, %f684, %f697;
	mul.rn.f32 	%f699, %f669, %f698;
	add.f32 	%f700, %f694, %f686;
	sub.f32 	%f701, %f686, %f700;
	add.f32 	%f702, %f694, %f701;
	add.f32 	%f703, %f699, %f702;
	add.f32 	%f704, %f700, %f703;
	sub.f32 	%f705, %f700, %f704;
	add.f32 	%f706, %f703, %f705;
	mov.f32 	%f707, 0f3F317200;
	mul.rn.f32 	%f708, %f683, %f707;
	mov.f32 	%f709, 0f35BFBE8E;
	mul.rn.f32 	%f710, %f683, %f709;
	add.f32 	%f711, %f708, %f704;
	sub.f32 	%f712, %f708, %f711;
	add.f32 	%f713, %f704, %f712;
	add.f32 	%f714, %f706, %f713;
	add.f32 	%f715, %f710, %f714;
	add.f32 	%f716, %f711, %f715;
	sub.f32 	%f717, %f711, %f716;
	add.f32 	%f718, %f715, %f717;
	mov.f32 	%f719, 0f3EE8BA2E;
	mul.rn.f32 	%f720, %f719, %f716;
	neg.f32 	%f721, %f720;
	fma.rn.f32 	%f722, %f719, %f716, %f721;
	fma.rn.f32 	%f723, %f719, %f718, %f722;
	mov.f32 	%f724, 0f00000000;
	fma.rn.f32 	%f725, %f724, %f716, %f723;
	add.rn.f32 	%f726, %f720, %f725;
	neg.f32 	%f727, %f726;
	add.rn.f32 	%f728, %f720, %f727;
	add.rn.f32 	%f729, %f728, %f725;
	mov.b32 	 %r285, %f726;
	setp.eq.s32	%p80, %r285, 1118925336;
	add.s32 	%r286, %r285, -1;
	mov.b32 	 %f730, %r286;
	add.f32 	%f731, %f729, 0f37000000;
	selp.f32	%f732, %f730, %f726, %p80;
	selp.f32	%f184, %f731, %f729, %p80;
	mul.f32 	%f733, %f732, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f734, %f733;
	mov.f32 	%f735, 0fBF317200;
	fma.rn.f32 	%f736, %f734, %f735, %f732;
	mov.f32 	%f737, 0fB5BFBE8E;
	fma.rn.f32 	%f738, %f734, %f737, %f736;
	mul.f32 	%f739, %f738, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f740, %f739;
	add.f32 	%f741, %f734, 0f00000000;
	ex2.approx.f32 	%f742, %f741;
	mul.f32 	%f743, %f740, %f742;
	setp.lt.f32	%p81, %f732, 0fC2D20000;
	selp.f32	%f744, 0f00000000, %f743, %p81;
	setp.gt.f32	%p82, %f732, 0f42D20000;
	selp.f32	%f1157, 0f7F800000, %f744, %p82;
	setp.eq.f32	%p83, %f1157, 0f7F800000;
	@%p83 bra 	BB0_86;

	fma.rn.f32 	%f1157, %f1157, %f184, %f1157;

BB0_86:
	setp.lt.f32	%p84, %f181, 0f00000000;
	setp.eq.f32	%p85, %f182, 0f3F800000;
	and.pred  	%p3, %p84, %p85;
	mov.b32 	 %r287, %f1157;
	xor.b32  	%r288, %r287, -2147483648;
	mov.b32 	 %f745, %r288;
	selp.f32	%f1159, %f745, %f1157, %p3;
	setp.eq.f32	%p86, %f181, 0f00000000;
	@%p86 bra 	BB0_89;
	bra.uni 	BB0_87;

BB0_89:
	add.f32 	%f748, %f181, %f181;
	selp.f32	%f1159, %f748, 0f00000000, %p85;
	bra.uni 	BB0_90;

BB0_151:
	mov.u64 	%rd224, image_HDR;
	cvta.global.u64 	%rd219, %rd224;
	mov.u32 	%r367, 8;
	mov.u64 	%rd223, 0;
	// inline asm
	call (%rd218), _rt_buffer_get_64, (%rd219, %r109, %r367, %rd22, %rd23, %rd223, %rd223);
	// inline asm
	mov.f32 	%f1059, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs116, %f1059;}

	// inline asm
	mov.u16 	%rs117, 0;
	st.v4.u16 	[%rd218], {%rs116, %rs116, %rs116, %rs117};

BB0_152:
	ld.global.u32 	%r368, [additive];
	setp.eq.s32	%p153, %r368, 0;
	@%p153 bra 	BB0_154;

	mov.u64 	%rd237, image_RNM0;
	cvta.global.u64 	%rd226, %rd237;
	mov.u32 	%r372, 8;
	mov.u64 	%rd236, 0;
	// inline asm
	call (%rd225), _rt_buffer_get_64, (%rd226, %r109, %r372, %rd22, %rd23, %rd236, %rd236);
	// inline asm
	ld.v4.u16 	{%rs124, %rs125, %rs126, %rs127}, [%rd225];
	// inline asm
	{  cvt.f32.f16 %f1060, %rs124;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1061, %rs125;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1062, %rs126;}

	// inline asm
	// inline asm
	call (%rd231), _rt_buffer_get_64, (%rd226, %r109, %r372, %rd22, %rd23, %rd236, %rd236);
	// inline asm
	add.f32 	%f1063, %f1060, 0f00000000;
	add.f32 	%f1064, %f1061, 0f00000000;
	add.f32 	%f1065, %f1062, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs123, %f1065;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs122, %f1064;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs121, %f1063;}

	// inline asm
	mov.u16 	%rs128, 0;
	st.v4.u16 	[%rd231], {%rs121, %rs122, %rs123, %rs128};
	bra.uni 	BB0_155;

BB0_154:
	mov.u64 	%rd244, image_RNM0;
	cvta.global.u64 	%rd239, %rd244;
	mov.u32 	%r374, 8;
	mov.u64 	%rd243, 0;
	// inline asm
	call (%rd238), _rt_buffer_get_64, (%rd239, %r109, %r374, %rd22, %rd23, %rd243, %rd243);
	// inline asm
	mov.f32 	%f1066, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs129, %f1066;}

	// inline asm
	mov.u16 	%rs130, 0;
	st.v4.u16 	[%rd238], {%rs129, %rs129, %rs129, %rs130};

BB0_155:
	ld.global.u32 	%r375, [additive];
	setp.eq.s32	%p154, %r375, 0;
	@%p154 bra 	BB0_157;

	mov.u64 	%rd257, image_RNM1;
	cvta.global.u64 	%rd246, %rd257;
	mov.u32 	%r379, 8;
	mov.u64 	%rd256, 0;
	// inline asm
	call (%rd245), _rt_buffer_get_64, (%rd246, %r109, %r379, %rd22, %rd23, %rd256, %rd256);
	// inline asm
	ld.v4.u16 	{%rs137, %rs138, %rs139, %rs140}, [%rd245];
	// inline asm
	{  cvt.f32.f16 %f1067, %rs137;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1068, %rs138;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1069, %rs139;}

	// inline asm
	// inline asm
	call (%rd251), _rt_buffer_get_64, (%rd246, %r109, %r379, %rd22, %rd23, %rd256, %rd256);
	// inline asm
	add.f32 	%f1070, %f1067, 0f00000000;
	add.f32 	%f1071, %f1068, 0f00000000;
	add.f32 	%f1072, %f1069, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs136, %f1072;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs135, %f1071;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs134, %f1070;}

	// inline asm
	mov.u16 	%rs141, 0;
	st.v4.u16 	[%rd251], {%rs134, %rs135, %rs136, %rs141};
	bra.uni 	BB0_158;

BB0_157:
	mov.u64 	%rd264, image_RNM1;
	cvta.global.u64 	%rd259, %rd264;
	mov.u32 	%r381, 8;
	mov.u64 	%rd263, 0;
	// inline asm
	call (%rd258), _rt_buffer_get_64, (%rd259, %r109, %r381, %rd22, %rd23, %rd263, %rd263);
	// inline asm
	mov.f32 	%f1073, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs142, %f1073;}

	// inline asm
	mov.u16 	%rs143, 0;
	st.v4.u16 	[%rd258], {%rs142, %rs142, %rs142, %rs143};

BB0_158:
	ld.global.u32 	%r382, [additive];
	setp.eq.s32	%p155, %r382, 0;
	@%p155 bra 	BB0_160;

	mov.u64 	%rd277, image_RNM2;
	cvta.global.u64 	%rd266, %rd277;
	mov.u32 	%r386, 8;
	mov.u64 	%rd276, 0;
	// inline asm
	call (%rd265), _rt_buffer_get_64, (%rd266, %r109, %r386, %rd22, %rd23, %rd276, %rd276);
	// inline asm
	ld.v4.u16 	{%rs150, %rs151, %rs152, %rs153}, [%rd265];
	// inline asm
	{  cvt.f32.f16 %f1074, %rs150;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1075, %rs151;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1076, %rs152;}

	// inline asm
	// inline asm
	call (%rd271), _rt_buffer_get_64, (%rd266, %r109, %r386, %rd22, %rd23, %rd276, %rd276);
	// inline asm
	add.f32 	%f1077, %f1074, 0f00000000;
	add.f32 	%f1078, %f1075, 0f00000000;
	add.f32 	%f1079, %f1076, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs149, %f1079;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs148, %f1078;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs147, %f1077;}

	// inline asm
	mov.u16 	%rs154, 0;
	st.v4.u16 	[%rd271], {%rs147, %rs148, %rs149, %rs154};
	bra.uni 	BB0_161;

BB0_160:
	mov.u64 	%rd284, image_RNM2;
	cvta.global.u64 	%rd279, %rd284;
	mov.u32 	%r388, 8;
	mov.u64 	%rd283, 0;
	// inline asm
	call (%rd278), _rt_buffer_get_64, (%rd279, %r109, %r388, %rd22, %rd23, %rd283, %rd283);
	// inline asm
	mov.f32 	%f1080, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs155, %f1080;}

	// inline asm
	mov.u16 	%rs156, 0;
	st.v4.u16 	[%rd278], {%rs155, %rs155, %rs155, %rs156};
	bra.uni 	BB0_161;

BB0_87:
	setp.geu.f32	%p87, %f181, 0f00000000;
	@%p87 bra 	BB0_90;

	cvt.rzi.f32.f32	%f747, %f719;
	setp.neu.f32	%p88, %f747, 0f3EE8BA2E;
	selp.f32	%f1159, 0f7FFFFFFF, %f1159, %p88;

BB0_90:
	add.f32 	%f749, %f183, 0f3EE8BA2E;
	mov.b32 	 %r289, %f749;
	setp.lt.s32	%p90, %r289, 2139095040;
	@%p90 bra 	BB0_95;

	setp.gtu.f32	%p91, %f183, 0f7F800000;
	@%p91 bra 	BB0_94;
	bra.uni 	BB0_92;

BB0_94:
	add.f32 	%f1159, %f181, 0f3EE8BA2E;
	bra.uni 	BB0_95;

BB0_92:
	setp.neu.f32	%p92, %f183, 0f7F800000;
	@%p92 bra 	BB0_95;

	selp.f32	%f1159, 0fFF800000, 0f7F800000, %p3;

BB0_95:
	mul.f32 	%f750, %f1159, 0f437F0000;
	setp.eq.f32	%p93, %f181, 0f3F800000;
	selp.f32	%f751, 0f437F0000, %f750, %p93;
	cvt.rzi.u32.f32	%r290, %f751;
	cvt.u16.u32	%rs40, %r290;
	mov.u16 	%rs41, 255;
	st.v2.u8 	[%rd97], {%rs40, %rs41};
	ld.global.u32 	%r432, [imageEnabled];

BB0_96:
	ld.global.f32 	%f752, [lightColor];
	mul.f32 	%f195, %f1152, %f752;
	ld.global.f32 	%f753, [lightColor+4];
	mul.f32 	%f196, %f1152, %f753;
	ld.global.f32 	%f754, [lightColor+8];
	mul.f32 	%f197, %f1152, %f754;
	and.b32  	%r291, %r432, 1;
	setp.eq.b32	%p94, %r291, 1;
	@!%p94 bra 	BB0_131;
	bra.uni 	BB0_97;

BB0_97:
	mov.f32 	%f757, 0f3E666666;
	cvt.rzi.f32.f32	%f758, %f757;
	fma.rn.f32 	%f759, %f758, 0fC0000000, 0f3EE66666;
	abs.f32 	%f198, %f759;
	abs.f32 	%f199, %f195;
	setp.lt.f32	%p95, %f199, 0f00800000;
	mul.f32 	%f760, %f199, 0f4B800000;
	selp.f32	%f761, 0fC3170000, 0fC2FE0000, %p95;
	selp.f32	%f762, %f760, %f199, %p95;
	mov.b32 	 %r292, %f762;
	and.b32  	%r293, %r292, 8388607;
	or.b32  	%r294, %r293, 1065353216;
	mov.b32 	 %f763, %r294;
	shr.u32 	%r295, %r292, 23;
	cvt.rn.f32.u32	%f764, %r295;
	add.f32 	%f765, %f761, %f764;
	setp.gt.f32	%p96, %f763, 0f3FB504F3;
	mul.f32 	%f766, %f763, 0f3F000000;
	add.f32 	%f767, %f765, 0f3F800000;
	selp.f32	%f768, %f766, %f763, %p96;
	selp.f32	%f769, %f767, %f765, %p96;
	add.f32 	%f770, %f768, 0fBF800000;
	add.f32 	%f756, %f768, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f755,%f756;
	// inline asm
	add.f32 	%f771, %f770, %f770;
	mul.f32 	%f772, %f755, %f771;
	mul.f32 	%f773, %f772, %f772;
	mov.f32 	%f774, 0f3C4CAF63;
	mov.f32 	%f775, 0f3B18F0FE;
	fma.rn.f32 	%f776, %f775, %f773, %f774;
	mov.f32 	%f777, 0f3DAAAABD;
	fma.rn.f32 	%f778, %f776, %f773, %f777;
	mul.rn.f32 	%f779, %f778, %f773;
	mul.rn.f32 	%f780, %f779, %f772;
	sub.f32 	%f781, %f770, %f772;
	neg.f32 	%f782, %f772;
	add.f32 	%f783, %f781, %f781;
	fma.rn.f32 	%f784, %f782, %f770, %f783;
	mul.rn.f32 	%f785, %f755, %f784;
	add.f32 	%f786, %f780, %f772;
	sub.f32 	%f787, %f772, %f786;
	add.f32 	%f788, %f780, %f787;
	add.f32 	%f789, %f785, %f788;
	add.f32 	%f790, %f786, %f789;
	sub.f32 	%f791, %f786, %f790;
	add.f32 	%f792, %f789, %f791;
	mov.f32 	%f793, 0f3F317200;
	mul.rn.f32 	%f794, %f769, %f793;
	mov.f32 	%f795, 0f35BFBE8E;
	mul.rn.f32 	%f796, %f769, %f795;
	add.f32 	%f797, %f794, %f790;
	sub.f32 	%f798, %f794, %f797;
	add.f32 	%f799, %f790, %f798;
	add.f32 	%f800, %f792, %f799;
	add.f32 	%f801, %f796, %f800;
	add.f32 	%f802, %f797, %f801;
	sub.f32 	%f803, %f797, %f802;
	add.f32 	%f804, %f801, %f803;
	mov.f32 	%f805, 0f3EE66666;
	mul.rn.f32 	%f806, %f805, %f802;
	neg.f32 	%f807, %f806;
	fma.rn.f32 	%f808, %f805, %f802, %f807;
	fma.rn.f32 	%f809, %f805, %f804, %f808;
	mov.f32 	%f810, 0f00000000;
	fma.rn.f32 	%f811, %f810, %f802, %f809;
	add.rn.f32 	%f812, %f806, %f811;
	neg.f32 	%f813, %f812;
	add.rn.f32 	%f814, %f806, %f813;
	add.rn.f32 	%f815, %f814, %f811;
	mov.b32 	 %r296, %f812;
	setp.eq.s32	%p97, %r296, 1118925336;
	add.s32 	%r297, %r296, -1;
	mov.b32 	 %f816, %r297;
	add.f32 	%f817, %f815, 0f37000000;
	selp.f32	%f818, %f816, %f812, %p97;
	selp.f32	%f200, %f817, %f815, %p97;
	mul.f32 	%f819, %f818, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f820, %f819;
	mov.f32 	%f821, 0fBF317200;
	fma.rn.f32 	%f822, %f820, %f821, %f818;
	mov.f32 	%f823, 0fB5BFBE8E;
	fma.rn.f32 	%f824, %f820, %f823, %f822;
	mul.f32 	%f825, %f824, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f826, %f825;
	add.f32 	%f827, %f820, 0f00000000;
	ex2.approx.f32 	%f828, %f827;
	mul.f32 	%f829, %f826, %f828;
	setp.lt.f32	%p98, %f818, 0fC2D20000;
	selp.f32	%f830, 0f00000000, %f829, %p98;
	setp.gt.f32	%p99, %f818, 0f42D20000;
	selp.f32	%f1160, 0f7F800000, %f830, %p99;
	setp.eq.f32	%p100, %f1160, 0f7F800000;
	@%p100 bra 	BB0_99;

	fma.rn.f32 	%f1160, %f1160, %f200, %f1160;

BB0_99:
	setp.lt.f32	%p101, %f195, 0f00000000;
	setp.eq.f32	%p102, %f198, 0f3F800000;
	and.pred  	%p4, %p101, %p102;
	mov.b32 	 %r298, %f1160;
	xor.b32  	%r299, %r298, -2147483648;
	mov.b32 	 %f831, %r299;
	selp.f32	%f1162, %f831, %f1160, %p4;
	setp.eq.f32	%p103, %f195, 0f00000000;
	@%p103 bra 	BB0_102;
	bra.uni 	BB0_100;

BB0_102:
	add.f32 	%f834, %f195, %f195;
	selp.f32	%f1162, %f834, 0f00000000, %p102;
	bra.uni 	BB0_103;

BB0_100:
	setp.geu.f32	%p104, %f195, 0f00000000;
	@%p104 bra 	BB0_103;

	cvt.rzi.f32.f32	%f833, %f805;
	setp.neu.f32	%p105, %f833, 0f3EE66666;
	selp.f32	%f1162, 0f7FFFFFFF, %f1162, %p105;

BB0_103:
	add.f32 	%f835, %f199, 0f3EE66666;
	mov.b32 	 %r300, %f835;
	setp.lt.s32	%p107, %r300, 2139095040;
	@%p107 bra 	BB0_108;

	setp.gtu.f32	%p108, %f199, 0f7F800000;
	@%p108 bra 	BB0_107;
	bra.uni 	BB0_105;

BB0_107:
	add.f32 	%f1162, %f195, 0f3EE66666;
	bra.uni 	BB0_108;

BB0_105:
	setp.neu.f32	%p109, %f199, 0f7F800000;
	@%p109 bra 	BB0_108;

	selp.f32	%f1162, 0fFF800000, 0f7F800000, %p4;

BB0_108:
	setp.eq.f32	%p110, %f195, 0f3F800000;
	selp.f32	%f211, 0f3F800000, %f1162, %p110;
	abs.f32 	%f212, %f196;
	setp.lt.f32	%p111, %f212, 0f00800000;
	mul.f32 	%f838, %f212, 0f4B800000;
	selp.f32	%f839, 0fC3170000, 0fC2FE0000, %p111;
	selp.f32	%f840, %f838, %f212, %p111;
	mov.b32 	 %r301, %f840;
	and.b32  	%r302, %r301, 8388607;
	or.b32  	%r303, %r302, 1065353216;
	mov.b32 	 %f841, %r303;
	shr.u32 	%r304, %r301, 23;
	cvt.rn.f32.u32	%f842, %r304;
	add.f32 	%f843, %f839, %f842;
	setp.gt.f32	%p112, %f841, 0f3FB504F3;
	mul.f32 	%f844, %f841, 0f3F000000;
	add.f32 	%f845, %f843, 0f3F800000;
	selp.f32	%f846, %f844, %f841, %p112;
	selp.f32	%f847, %f845, %f843, %p112;
	add.f32 	%f848, %f846, 0fBF800000;
	add.f32 	%f837, %f846, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f836,%f837;
	// inline asm
	add.f32 	%f849, %f848, %f848;
	mul.f32 	%f850, %f836, %f849;
	mul.f32 	%f851, %f850, %f850;
	fma.rn.f32 	%f854, %f775, %f851, %f774;
	fma.rn.f32 	%f856, %f854, %f851, %f777;
	mul.rn.f32 	%f857, %f856, %f851;
	mul.rn.f32 	%f858, %f857, %f850;
	sub.f32 	%f859, %f848, %f850;
	neg.f32 	%f860, %f850;
	add.f32 	%f861, %f859, %f859;
	fma.rn.f32 	%f862, %f860, %f848, %f861;
	mul.rn.f32 	%f863, %f836, %f862;
	add.f32 	%f864, %f858, %f850;
	sub.f32 	%f865, %f850, %f864;
	add.f32 	%f866, %f858, %f865;
	add.f32 	%f867, %f863, %f866;
	add.f32 	%f868, %f864, %f867;
	sub.f32 	%f869, %f864, %f868;
	add.f32 	%f870, %f867, %f869;
	mul.rn.f32 	%f872, %f847, %f793;
	mul.rn.f32 	%f874, %f847, %f795;
	add.f32 	%f875, %f872, %f868;
	sub.f32 	%f876, %f872, %f875;
	add.f32 	%f877, %f868, %f876;
	add.f32 	%f878, %f870, %f877;
	add.f32 	%f879, %f874, %f878;
	add.f32 	%f880, %f875, %f879;
	sub.f32 	%f881, %f875, %f880;
	add.f32 	%f882, %f879, %f881;
	mul.rn.f32 	%f884, %f805, %f880;
	neg.f32 	%f885, %f884;
	fma.rn.f32 	%f886, %f805, %f880, %f885;
	fma.rn.f32 	%f887, %f805, %f882, %f886;
	fma.rn.f32 	%f889, %f810, %f880, %f887;
	add.rn.f32 	%f890, %f884, %f889;
	neg.f32 	%f891, %f890;
	add.rn.f32 	%f892, %f884, %f891;
	add.rn.f32 	%f893, %f892, %f889;
	mov.b32 	 %r305, %f890;
	setp.eq.s32	%p113, %r305, 1118925336;
	add.s32 	%r306, %r305, -1;
	mov.b32 	 %f894, %r306;
	add.f32 	%f895, %f893, 0f37000000;
	selp.f32	%f896, %f894, %f890, %p113;
	selp.f32	%f213, %f895, %f893, %p113;
	mul.f32 	%f897, %f896, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f898, %f897;
	fma.rn.f32 	%f900, %f898, %f821, %f896;
	fma.rn.f32 	%f902, %f898, %f823, %f900;
	mul.f32 	%f903, %f902, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f904, %f903;
	add.f32 	%f905, %f898, 0f00000000;
	ex2.approx.f32 	%f906, %f905;
	mul.f32 	%f907, %f904, %f906;
	setp.lt.f32	%p114, %f896, 0fC2D20000;
	selp.f32	%f908, 0f00000000, %f907, %p114;
	setp.gt.f32	%p115, %f896, 0f42D20000;
	selp.f32	%f1163, 0f7F800000, %f908, %p115;
	setp.eq.f32	%p116, %f1163, 0f7F800000;
	@%p116 bra 	BB0_110;

	fma.rn.f32 	%f1163, %f1163, %f213, %f1163;

BB0_110:
	setp.lt.f32	%p117, %f196, 0f00000000;
	and.pred  	%p5, %p117, %p102;
	mov.b32 	 %r307, %f1163;
	xor.b32  	%r308, %r307, -2147483648;
	mov.b32 	 %f909, %r308;
	selp.f32	%f1165, %f909, %f1163, %p5;
	setp.eq.f32	%p119, %f196, 0f00000000;
	@%p119 bra 	BB0_113;
	bra.uni 	BB0_111;

BB0_113:
	add.f32 	%f912, %f196, %f196;
	selp.f32	%f1165, %f912, 0f00000000, %p102;
	bra.uni 	BB0_114;

BB0_111:
	setp.geu.f32	%p120, %f196, 0f00000000;
	@%p120 bra 	BB0_114;

	cvt.rzi.f32.f32	%f911, %f805;
	setp.neu.f32	%p121, %f911, 0f3EE66666;
	selp.f32	%f1165, 0f7FFFFFFF, %f1165, %p121;

BB0_114:
	add.f32 	%f913, %f212, 0f3EE66666;
	mov.b32 	 %r309, %f913;
	setp.lt.s32	%p123, %r309, 2139095040;
	@%p123 bra 	BB0_119;

	setp.gtu.f32	%p124, %f212, 0f7F800000;
	@%p124 bra 	BB0_118;
	bra.uni 	BB0_116;

BB0_118:
	add.f32 	%f1165, %f196, 0f3EE66666;
	bra.uni 	BB0_119;

BB0_116:
	setp.neu.f32	%p125, %f212, 0f7F800000;
	@%p125 bra 	BB0_119;

	selp.f32	%f1165, 0fFF800000, 0f7F800000, %p5;

BB0_119:
	setp.eq.f32	%p126, %f196, 0f3F800000;
	selp.f32	%f224, 0f3F800000, %f1165, %p126;
	abs.f32 	%f225, %f197;
	setp.lt.f32	%p127, %f225, 0f00800000;
	mul.f32 	%f916, %f225, 0f4B800000;
	selp.f32	%f917, 0fC3170000, 0fC2FE0000, %p127;
	selp.f32	%f918, %f916, %f225, %p127;
	mov.b32 	 %r310, %f918;
	and.b32  	%r311, %r310, 8388607;
	or.b32  	%r312, %r311, 1065353216;
	mov.b32 	 %f919, %r312;
	shr.u32 	%r313, %r310, 23;
	cvt.rn.f32.u32	%f920, %r313;
	add.f32 	%f921, %f917, %f920;
	setp.gt.f32	%p128, %f919, 0f3FB504F3;
	mul.f32 	%f922, %f919, 0f3F000000;
	add.f32 	%f923, %f921, 0f3F800000;
	selp.f32	%f924, %f922, %f919, %p128;
	selp.f32	%f925, %f923, %f921, %p128;
	add.f32 	%f926, %f924, 0fBF800000;
	add.f32 	%f915, %f924, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f914,%f915;
	// inline asm
	add.f32 	%f927, %f926, %f926;
	mul.f32 	%f928, %f914, %f927;
	mul.f32 	%f929, %f928, %f928;
	fma.rn.f32 	%f932, %f775, %f929, %f774;
	fma.rn.f32 	%f934, %f932, %f929, %f777;
	mul.rn.f32 	%f935, %f934, %f929;
	mul.rn.f32 	%f936, %f935, %f928;
	sub.f32 	%f937, %f926, %f928;
	neg.f32 	%f938, %f928;
	add.f32 	%f939, %f937, %f937;
	fma.rn.f32 	%f940, %f938, %f926, %f939;
	mul.rn.f32 	%f941, %f914, %f940;
	add.f32 	%f942, %f936, %f928;
	sub.f32 	%f943, %f928, %f942;
	add.f32 	%f944, %f936, %f943;
	add.f32 	%f945, %f941, %f944;
	add.f32 	%f946, %f942, %f945;
	sub.f32 	%f947, %f942, %f946;
	add.f32 	%f948, %f945, %f947;
	mul.rn.f32 	%f950, %f925, %f793;
	mul.rn.f32 	%f952, %f925, %f795;
	add.f32 	%f953, %f950, %f946;
	sub.f32 	%f954, %f950, %f953;
	add.f32 	%f955, %f946, %f954;
	add.f32 	%f956, %f948, %f955;
	add.f32 	%f957, %f952, %f956;
	add.f32 	%f958, %f953, %f957;
	sub.f32 	%f959, %f953, %f958;
	add.f32 	%f960, %f957, %f959;
	mul.rn.f32 	%f962, %f805, %f958;
	neg.f32 	%f963, %f962;
	fma.rn.f32 	%f964, %f805, %f958, %f963;
	fma.rn.f32 	%f965, %f805, %f960, %f964;
	fma.rn.f32 	%f967, %f810, %f958, %f965;
	add.rn.f32 	%f968, %f962, %f967;
	neg.f32 	%f969, %f968;
	add.rn.f32 	%f970, %f962, %f969;
	add.rn.f32 	%f971, %f970, %f967;
	mov.b32 	 %r314, %f968;
	setp.eq.s32	%p129, %r314, 1118925336;
	add.s32 	%r315, %r314, -1;
	mov.b32 	 %f972, %r315;
	add.f32 	%f973, %f971, 0f37000000;
	selp.f32	%f974, %f972, %f968, %p129;
	selp.f32	%f226, %f973, %f971, %p129;
	mul.f32 	%f975, %f974, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f976, %f975;
	fma.rn.f32 	%f978, %f976, %f821, %f974;
	fma.rn.f32 	%f980, %f976, %f823, %f978;
	mul.f32 	%f981, %f980, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f982, %f981;
	add.f32 	%f983, %f976, 0f00000000;
	ex2.approx.f32 	%f984, %f983;
	mul.f32 	%f985, %f982, %f984;
	setp.lt.f32	%p130, %f974, 0fC2D20000;
	selp.f32	%f986, 0f00000000, %f985, %p130;
	setp.gt.f32	%p131, %f974, 0f42D20000;
	selp.f32	%f1166, 0f7F800000, %f986, %p131;
	setp.eq.f32	%p132, %f1166, 0f7F800000;
	@%p132 bra 	BB0_121;

	fma.rn.f32 	%f1166, %f1166, %f226, %f1166;

BB0_121:
	setp.lt.f32	%p133, %f197, 0f00000000;
	and.pred  	%p6, %p133, %p102;
	mov.b32 	 %r316, %f1166;
	xor.b32  	%r317, %r316, -2147483648;
	mov.b32 	 %f987, %r317;
	selp.f32	%f1168, %f987, %f1166, %p6;
	setp.eq.f32	%p135, %f197, 0f00000000;
	@%p135 bra 	BB0_124;
	bra.uni 	BB0_122;

BB0_124:
	add.f32 	%f990, %f197, %f197;
	selp.f32	%f1168, %f990, 0f00000000, %p102;
	bra.uni 	BB0_125;

BB0_122:
	setp.geu.f32	%p136, %f197, 0f00000000;
	@%p136 bra 	BB0_125;

	cvt.rzi.f32.f32	%f989, %f805;
	setp.neu.f32	%p137, %f989, 0f3EE66666;
	selp.f32	%f1168, 0f7FFFFFFF, %f1168, %p137;

BB0_125:
	add.f32 	%f991, %f225, 0f3EE66666;
	mov.b32 	 %r318, %f991;
	setp.lt.s32	%p139, %r318, 2139095040;
	@%p139 bra 	BB0_130;

	setp.gtu.f32	%p140, %f225, 0f7F800000;
	@%p140 bra 	BB0_129;
	bra.uni 	BB0_127;

BB0_129:
	add.f32 	%f1168, %f197, 0f3EE66666;
	bra.uni 	BB0_130;

BB0_127:
	setp.neu.f32	%p141, %f225, 0f7F800000;
	@%p141 bra 	BB0_130;

	selp.f32	%f1168, 0fFF800000, 0f7F800000, %p6;

BB0_130:
	mov.u32 	%r392, 2;
	setp.eq.f32	%p142, %f197, 0f3F800000;
	selp.f32	%f992, 0f3F800000, %f1168, %p142;
	cvt.u64.u32	%rd107, %r6;
	cvt.u64.u32	%rd106, %r5;
	mov.u64 	%rd110, image;
	cvta.global.u64 	%rd105, %rd110;
	// inline asm
	call (%rd104), _rt_buffer_get_64, (%rd105, %r392, %r110, %rd106, %rd107, %rd29, %rd29);
	// inline asm
	cvt.sat.f32.f32	%f993, %f992;
	mul.f32 	%f994, %f993, 0f437FFD71;
	cvt.rzi.u32.f32	%r321, %f994;
	cvt.sat.f32.f32	%f995, %f224;
	mul.f32 	%f996, %f995, 0f437FFD71;
	cvt.rzi.u32.f32	%r322, %f996;
	cvt.sat.f32.f32	%f997, %f211;
	mul.f32 	%f998, %f997, 0f437FFD71;
	cvt.rzi.u32.f32	%r323, %f998;
	cvt.u16.u32	%rs42, %r321;
	cvt.u16.u32	%rs43, %r323;
	cvt.u16.u32	%rs44, %r322;
	mov.u16 	%rs45, 255;
	st.v4.u8 	[%rd104], {%rs42, %rs44, %rs43, %rs45};
	ld.global.u32 	%r432, [imageEnabled];

BB0_131:
	cvt.u64.u32	%rd20, %r5;
	cvt.u64.u32	%rd21, %r6;
	and.b32  	%r324, %r432, 4;
	setp.eq.s32	%p143, %r324, 0;
	@%p143 bra 	BB0_135;

	ld.global.u32 	%r325, [additive];
	setp.eq.s32	%p144, %r325, 0;
	// inline asm
	{  cvt.rn.f16.f32 %rs46, %f540;}

	// inline asm
	@%p144 bra 	BB0_134;

	mov.u32 	%r393, 2;
	mov.u64 	%rd123, image_HDR;
	cvta.global.u64 	%rd112, %rd123;
	mov.u32 	%r329, 8;
	// inline asm
	call (%rd111), _rt_buffer_get_64, (%rd112, %r393, %r329, %rd20, %rd21, %rd29, %rd29);
	// inline asm
	ld.v4.u16 	{%rs53, %rs54, %rs55, %rs56}, [%rd111];
	// inline asm
	{  cvt.f32.f16 %f1000, %rs53;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1001, %rs54;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1002, %rs55;}

	// inline asm
	// inline asm
	call (%rd117), _rt_buffer_get_64, (%rd112, %r393, %r329, %rd20, %rd21, %rd29, %rd29);
	// inline asm
	add.f32 	%f1003, %f195, %f1000;
	add.f32 	%f1004, %f196, %f1001;
	add.f32 	%f1005, %f197, %f1002;
	// inline asm
	{  cvt.rn.f16.f32 %rs52, %f1005;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs51, %f1004;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs50, %f1003;}

	// inline asm
	st.v4.u16 	[%rd117], {%rs50, %rs51, %rs52, %rs46};
	bra.uni 	BB0_135;

BB0_134:
	mov.u32 	%r394, 2;
	mov.u64 	%rd130, image_HDR;
	cvta.global.u64 	%rd125, %rd130;
	mov.u32 	%r331, 8;
	// inline asm
	call (%rd124), _rt_buffer_get_64, (%rd125, %r394, %r331, %rd20, %rd21, %rd29, %rd29);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs59, %f197;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs58, %f196;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs57, %f195;}

	// inline asm
	st.v4.u16 	[%rd124], {%rs57, %rs58, %rs59, %rs46};

BB0_135:
	add.f32 	%f1010, %f1153, %f1154;
	add.f32 	%f1011, %f1010, %f1155;
	mul.f32 	%f1012, %f1011, 0f3F13CD3A;
	div.rn.f32 	%f1013, %f1152, %f1012;
	setp.eq.f32	%p145, %f1152, 0f00000000;
	selp.f32	%f1014, 0f00000000, %f1013, %p145;
	mul.f32 	%f1015, %f1153, %f1014;
	mul.f32 	%f1016, %f1154, %f1014;
	mul.f32 	%f1017, %f1155, %f1014;
	ld.global.f32 	%f1018, [lightColor];
	mul.f32 	%f237, %f1018, %f1015;
	ld.global.f32 	%f1019, [lightColor+4];
	mul.f32 	%f238, %f1019, %f1015;
	ld.global.f32 	%f1020, [lightColor+8];
	mul.f32 	%f239, %f1015, %f1020;
	mul.f32 	%f240, %f1018, %f1016;
	mul.f32 	%f241, %f1019, %f1016;
	mul.f32 	%f242, %f1016, %f1020;
	mul.f32 	%f243, %f1017, %f1018;
	mul.f32 	%f244, %f1017, %f1019;
	mul.f32 	%f245, %f1017, %f1020;
	ld.global.u32 	%r332, [additive];
	setp.eq.s32	%p146, %r332, 0;
	// inline asm
	{  cvt.rn.f16.f32 %rs60, %f540;}

	// inline asm
	@%p146 bra 	BB0_137;

	mov.u32 	%r395, 2;
	mov.u64 	%rd143, image_RNM0;
	cvta.global.u64 	%rd132, %rd143;
	mov.u32 	%r336, 8;
	// inline asm
	call (%rd131), _rt_buffer_get_64, (%rd132, %r395, %r336, %rd20, %rd21, %rd29, %rd29);
	// inline asm
	ld.v4.u16 	{%rs67, %rs68, %rs69, %rs70}, [%rd131];
	// inline asm
	{  cvt.f32.f16 %f1021, %rs67;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1022, %rs68;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1023, %rs69;}

	// inline asm
	// inline asm
	call (%rd137), _rt_buffer_get_64, (%rd132, %r395, %r336, %rd20, %rd21, %rd29, %rd29);
	// inline asm
	add.f32 	%f1024, %f237, %f1021;
	add.f32 	%f1025, %f238, %f1022;
	add.f32 	%f1026, %f239, %f1023;
	// inline asm
	{  cvt.rn.f16.f32 %rs66, %f1026;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs65, %f1025;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs64, %f1024;}

	// inline asm
	st.v4.u16 	[%rd137], {%rs64, %rs65, %rs66, %rs60};
	bra.uni 	BB0_138;

BB0_137:
	mov.u32 	%r400, 2;
	mov.u64 	%rd150, image_RNM0;
	cvta.global.u64 	%rd145, %rd150;
	mov.u32 	%r338, 8;
	// inline asm
	call (%rd144), _rt_buffer_get_64, (%rd145, %r400, %r338, %rd20, %rd21, %rd29, %rd29);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs73, %f239;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs72, %f238;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs71, %f237;}

	// inline asm
	st.v4.u16 	[%rd144], {%rs71, %rs72, %rs73, %rs60};

BB0_138:
	ld.global.u32 	%r339, [additive];
	setp.eq.s32	%p147, %r339, 0;
	// inline asm
	{  cvt.rn.f16.f32 %rs74, %f540;}

	// inline asm
	@%p147 bra 	BB0_140;

	mov.u32 	%r396, 2;
	mov.u64 	%rd163, image_RNM1;
	cvta.global.u64 	%rd152, %rd163;
	mov.u32 	%r343, 8;
	// inline asm
	call (%rd151), _rt_buffer_get_64, (%rd152, %r396, %r343, %rd20, %rd21, %rd29, %rd29);
	// inline asm
	ld.v4.u16 	{%rs81, %rs82, %rs83, %rs84}, [%rd151];
	// inline asm
	{  cvt.f32.f16 %f1031, %rs81;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1032, %rs82;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1033, %rs83;}

	// inline asm
	// inline asm
	call (%rd157), _rt_buffer_get_64, (%rd152, %r396, %r343, %rd20, %rd21, %rd29, %rd29);
	// inline asm
	add.f32 	%f1034, %f240, %f1031;
	add.f32 	%f1035, %f241, %f1032;
	add.f32 	%f1036, %f242, %f1033;
	// inline asm
	{  cvt.rn.f16.f32 %rs80, %f1036;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs79, %f1035;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs78, %f1034;}

	// inline asm
	st.v4.u16 	[%rd157], {%rs78, %rs79, %rs80, %rs74};
	bra.uni 	BB0_141;

BB0_140:
	mov.u32 	%r399, 2;
	mov.u64 	%rd170, image_RNM1;
	cvta.global.u64 	%rd165, %rd170;
	mov.u32 	%r345, 8;
	// inline asm
	call (%rd164), _rt_buffer_get_64, (%rd165, %r399, %r345, %rd20, %rd21, %rd29, %rd29);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs87, %f242;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs86, %f241;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs85, %f240;}

	// inline asm
	st.v4.u16 	[%rd164], {%rs85, %rs86, %rs87, %rs74};

BB0_141:
	ld.global.u32 	%r346, [additive];
	setp.eq.s32	%p148, %r346, 0;
	// inline asm
	{  cvt.rn.f16.f32 %rs88, %f540;}

	// inline asm
	@%p148 bra 	BB0_143;

	mov.u32 	%r397, 2;
	mov.u64 	%rd183, image_RNM2;
	cvta.global.u64 	%rd172, %rd183;
	mov.u32 	%r350, 8;
	// inline asm
	call (%rd171), _rt_buffer_get_64, (%rd172, %r397, %r350, %rd20, %rd21, %rd29, %rd29);
	// inline asm
	ld.v4.u16 	{%rs95, %rs96, %rs97, %rs98}, [%rd171];
	// inline asm
	{  cvt.f32.f16 %f1041, %rs95;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1042, %rs96;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f1043, %rs97;}

	// inline asm
	// inline asm
	call (%rd177), _rt_buffer_get_64, (%rd172, %r397, %r350, %rd20, %rd21, %rd29, %rd29);
	// inline asm
	add.f32 	%f1044, %f243, %f1041;
	add.f32 	%f1045, %f244, %f1042;
	add.f32 	%f1046, %f245, %f1043;
	// inline asm
	{  cvt.rn.f16.f32 %rs94, %f1046;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs93, %f1045;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs92, %f1044;}

	// inline asm
	st.v4.u16 	[%rd177], {%rs92, %rs93, %rs94, %rs88};
	bra.uni 	BB0_161;

BB0_143:
	mov.u32 	%r398, 2;
	mov.u64 	%rd190, image_RNM2;
	cvta.global.u64 	%rd185, %rd190;
	mov.u32 	%r352, 8;
	// inline asm
	call (%rd184), _rt_buffer_get_64, (%rd185, %r398, %r352, %rd20, %rd21, %rd29, %rd29);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs101, %f245;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs100, %f244;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs99, %f243;}

	// inline asm
	st.v4.u16 	[%rd184], {%rs99, %rs100, %rs101, %rs88};

BB0_161:
	ret;
}


