{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561744446840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561744446840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 14:53:51 2019 " "Processing started: Fri Jun 28 14:53:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561744446840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561744446840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561744446840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561744447696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561744447696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744458308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561744458308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altplldir.v 1 1 " "Found 1 design units, including 1 entities, in source file altplldir.v" { { "Info" "ISGN_ENTITY_NAME" "1 altplldir " "Found entity 1: altplldir" {  } { { "altplldir.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/altplldir.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744458315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561744458315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561744458499 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/unsaved.v 1 1 " "Using design file unsaved/synthesis/unsaved.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "unsaved.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744458533 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744458533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved unsaved:inst " "Elaborating entity \"unsaved\" for hierarchy \"unsaved:inst\"" {  } { { "teste.bdf" "inst" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 80 552 1192 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744458537 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/unsaved_bayer_resampler.v 1 1 " "Using design file unsaved/synthesis/submodules/unsaved_bayer_resampler.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_bayer_resampler " "Found entity 1: unsaved_bayer_resampler" {  } { { "unsaved_bayer_resampler.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_bayer_resampler.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744458570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744458570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_bayer_resampler unsaved:inst\|unsaved_bayer_resampler:bayer_resampler " "Elaborating entity \"unsaved_bayer_resampler\" for hierarchy \"unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\"" {  } { { "unsaved.v" "bayer_resampler" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744458573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 unsaved_bayer_resampler.v(184) " "Verilog HDL assignment warning at unsaved_bayer_resampler.v(184): truncated value with size 32 to match size of target (12)" {  } { { "unsaved_bayer_resampler.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_bayer_resampler.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561744458766 "|teste|unsaved:inst|unsaved_bayer_resampler:bayer_resampler"}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altshift_taps altshift_taps.v " "Entity \"altshift_taps\" obtained from \"altshift_taps.v\" instead of from Quartus Prime megafunction library" {  } { { "altshift_taps.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altshift_taps.v" 17 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1561744459005 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altshift_taps.v 4 4 " "Using design file unsaved/synthesis/submodules/altshift_taps.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altshift_taps " "Found entity 1: altshift_taps" {  } { { "altshift_taps.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altshift_taps.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744459006 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftreg " "Found entity 2: shiftreg" {  } { { "altshift_taps.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altshift_taps.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744459006 ""} { "Info" "ISGN_ENTITY_NAME" "3 dff_bus " "Found entity 3: dff_bus" {  } { { "altshift_taps.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altshift_taps.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744459006 ""} { "Info" "ISGN_ENTITY_NAME" "4 dffep " "Found entity 4: dffep" {  } { { "altshift_taps.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altshift_taps.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744459006 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744459006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg " "Elaborating entity \"altshift_taps\" for hierarchy \"unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\"" {  } { { "unsaved_bayer_resampler.v" "bayern_pattern_shift_reg" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_bayer_resampler.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744459008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shiftreg:tap_stage " "Elaborating entity \"shiftreg\" for hierarchy \"unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shiftreg:tap_stage\"" {  } { { "altshift_taps.v" "tap_stage" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altshift_taps.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744459019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_bus unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shiftreg:tap_stage\|dff_bus:shiftreg_stage\[2592\] " "Elaborating entity \"dff_bus\" for hierarchy \"unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shiftreg:tap_stage\|dff_bus:shiftreg_stage\[2592\]\"" {  } { { "altshift_taps.v" "shiftreg_stage\[2592\]" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altshift_taps.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744459856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffep unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shiftreg:tap_stage\|dff_bus:shiftreg_stage\[2592\]\|dffep:reg_prim_inst\[0\] " "Elaborating entity \"dffep\" for hierarchy \"unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shiftreg:tap_stage\|dff_bus:shiftreg_stage\[2592\]\|dffep:reg_prim_inst\[0\]\"" {  } { { "altshift_taps.v" "reg_prim_inst\[0\]" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altshift_taps.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744459865 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/unsaved_camera_config.v 1 1 " "Using design file unsaved/synthesis/submodules/unsaved_camera_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_camera_config " "Found entity 1: unsaved_camera_config" {  } { { "unsaved_camera_config.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_camera_config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744511788 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744511788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_camera_config unsaved:inst\|unsaved_camera_config:camera_config " "Elaborating entity \"unsaved_camera_config\" for hierarchy \"unsaved:inst\|unsaved_camera_config:camera_config\"" {  } { { "unsaved.v" "camera_config" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744511792 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "altera_up_av_config_auto_init.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744511826 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_av_config_auto_init.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "altera_up_av_config_auto_init.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744511828 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744511828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "unsaved_camera_config.v" "AV_Config_Auto_Init" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_camera_config.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744511829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (5)" {  } { { "altera_up_av_config_auto_init.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561744511831 "|teste|unsaved:inst|unsaved_camera_config:camera_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_av_config_auto_init_d5m.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744511863 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744511863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_d5m unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM " "Elaborating entity \"altera_up_av_config_auto_init_d5m\" for hierarchy \"unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM\"" {  } { { "unsaved_camera_config.v" "Auto_Init_D5M_ROM" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_camera_config.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744511867 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_av_config_serial_bus_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744511905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744511905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "unsaved_camera_config.v" "Serial_Bus_Controller" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_camera_config.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744511908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (6)" {  } { { "altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561744511911 "|teste|unsaved:inst|unsaved_camera_config:camera_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_slow_clock_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744511943 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744511943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744511947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561744511948 "|teste|unsaved:inst|unsaved_camera_config:camera_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/unsaved_camera_decoder.v 1 1 " "Using design file unsaved/synthesis/submodules/unsaved_camera_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_camera_decoder " "Found entity 1: unsaved_camera_decoder" {  } { { "unsaved_camera_decoder.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744511986 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744511986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_camera_decoder unsaved:inst\|unsaved_camera_decoder:camera_decoder " "Elaborating entity \"unsaved_camera_decoder\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\"" {  } { { "unsaved.v" "camera_decoder" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744511988 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_video_camera_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "altera_up_video_camera_decoder.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744512022 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744512022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_camera_decoder unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_camera_decoder:Camera_Decoder " "Elaborating entity \"altera_up_video_camera_decoder\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_camera_decoder:Camera_Decoder\"" {  } { { "unsaved_camera_decoder.v" "Camera_Decoder" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_camera_decoder.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512025 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_video_dual_clock_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744512060 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744512060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "unsaved_camera_decoder.v" "Video_In_Dual_Clock_FIFO" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_camera_decoder.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512063 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "dcfifo dcfifo.v " "Entity \"dcfifo\" obtained from \"dcfifo.v\" instead of from Quartus Prime megafunction library" {  } { { "dcfifo.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/dcfifo.v" 14 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1561744512098 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/dcfifo.v 1 1 " "Using design file unsaved/synthesis/submodules/dcfifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo " "Found entity 1: dcfifo" {  } { { "dcfifo.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/dcfifo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744512099 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744512099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512102 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rdusedw dcfifo.v(73) " "Output port \"rdusedw\" at dcfifo.v(73) has no driver" {  } { { "dcfifo.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/dcfifo.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561744512103 "|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wrusedw dcfifo.v(74) " "Output port \"wrusedw\" at dcfifo.v(74) has no driver" {  } { { "dcfifo.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/dcfifo.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561744512103 "|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "q dcfifo.v(75) " "Output port \"q\" at dcfifo.v(75) has no driver" {  } { { "dcfifo.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/dcfifo.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561744512103 "|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rdfull dcfifo.v(69) " "Output port \"rdfull\" at dcfifo.v(69) has no driver" {  } { { "dcfifo.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/dcfifo.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561744512103 "|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wrfull dcfifo.v(70) " "Output port \"wrfull\" at dcfifo.v(70) has no driver" {  } { { "dcfifo.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/dcfifo.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561744512103 "|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rdempty dcfifo.v(71) " "Output port \"rdempty\" at dcfifo.v(71) has no driver" {  } { { "dcfifo.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/dcfifo.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561744512104 "|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wrempty dcfifo.v(72) " "Output port \"wrempty\" at dcfifo.v(72) has no driver" {  } { { "dcfifo.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/dcfifo.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561744512104 "|teste|unsaved:inst|unsaved_camera_decoder:camera_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/unsaved_video_clipper_0.v 1 1 " "Using design file unsaved/synthesis/submodules/unsaved_video_clipper_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_video_clipper_0 " "Found entity 1: unsaved_video_clipper_0" {  } { { "unsaved_video_clipper_0.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_clipper_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744512138 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744512138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_video_clipper_0 unsaved:inst\|unsaved_video_clipper_0:video_clipper_0 " "Elaborating entity \"unsaved_video_clipper_0\" for hierarchy \"unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\"" {  } { { "unsaved.v" "video_clipper_0" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512141 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_video_clipper_drop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "altera_up_video_clipper_drop.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744512174 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744512174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "unsaved_video_clipper_0.v" "Clipper_Drop" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_clipper_0.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512178 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_video_clipper_counters.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "altera_up_video_clipper_counters.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744512216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744512216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (11)" {  } { { "altera_up_video_clipper_counters.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561744512221 "|teste|unsaved:inst|unsaved_video_clipper_0:video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_video_clipper_counters.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561744512221 "|teste|unsaved:inst|unsaved_video_clipper_0:video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_video_clipper_add.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "altera_up_video_clipper_add.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744512256 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744512256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "unsaved_video_clipper_0.v" "Clipper_Add" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_clipper_0.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (11)" {  } { { "altera_up_video_clipper_counters.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561744512264 "|teste|unsaved:inst|unsaved_video_clipper_0:video_clipper_0|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_video_clipper_counters.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561744512265 "|teste|unsaved:inst|unsaved_video_clipper_0:video_clipper_0|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/unsaved_video_rgb_resampler_0.v 1 1 " "Using design file unsaved/synthesis/submodules/unsaved_video_rgb_resampler_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_video_rgb_resampler_0 " "Found entity 1: unsaved_video_rgb_resampler_0" {  } { { "unsaved_video_rgb_resampler_0.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_rgb_resampler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744512302 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744512302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_video_rgb_resampler_0 unsaved:inst\|unsaved_video_rgb_resampler_0:video_rgb_resampler_0 " "Elaborating entity \"unsaved_video_rgb_resampler_0\" for hierarchy \"unsaved:inst\|unsaved_video_rgb_resampler_0:video_rgb_resampler_0\"" {  } { { "unsaved.v" "video_rgb_resampler_0" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a unsaved_video_rgb_resampler_0.v(118) " "Verilog HDL or VHDL warning at unsaved_video_rgb_resampler_0.v(118): object \"a\" assigned a value but never read" {  } { { "unsaved_video_rgb_resampler_0.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_rgb_resampler_0.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561744512308 "|teste|unsaved:inst|unsaved_video_rgb_resampler_0:video_rgb_resampler_0"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/unsaved_video_scaler_0.v 1 1 " "Using design file unsaved/synthesis/submodules/unsaved_video_scaler_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_video_scaler_0 " "Found entity 1: unsaved_video_scaler_0" {  } { { "unsaved_video_scaler_0.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_scaler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744512344 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744512344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_video_scaler_0 unsaved:inst\|unsaved_video_scaler_0:video_scaler_0 " "Elaborating entity \"unsaved_video_scaler_0\" for hierarchy \"unsaved:inst\|unsaved_video_scaler_0:video_scaler_0\"" {  } { { "unsaved.v" "video_scaler_0" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512347 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_video_scaler_shrink.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "altera_up_video_scaler_shrink.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744512383 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744512383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink unsaved:inst\|unsaved_video_scaler_0:video_scaler_0\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"unsaved:inst\|unsaved_video_scaler_0:video_scaler_0\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "unsaved_video_scaler_0.v" "Shrink_Frame" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_scaler_0.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_scaler_shrink.v(196) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(196): truncated value with size 32 to match size of target (11)" {  } { { "altera_up_video_scaler_shrink.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_scaler_shrink.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561744512388 "|teste|unsaved:inst|unsaved_video_scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(209) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(209): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_video_scaler_shrink.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_scaler_shrink.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561744512388 "|teste|unsaved:inst|unsaved_video_scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/unsaved_video_vga_controller_0.v 1 1 " "Using design file unsaved/synthesis/submodules/unsaved_video_vga_controller_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_video_vga_controller_0 " "Found entity 1: unsaved_video_vga_controller_0" {  } { { "unsaved_video_vga_controller_0.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744512425 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744512425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_video_vga_controller_0 unsaved:inst\|unsaved_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"unsaved_video_vga_controller_0\" for hierarchy \"unsaved:inst\|unsaved_video_vga_controller_0:video_vga_controller_0\"" {  } { { "unsaved.v" "video_vga_controller_0" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512429 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_avalon_video_vga_timing.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744512466 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744512466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing unsaved:inst\|unsaved_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"unsaved:inst\|unsaved_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "unsaved_video_vga_controller_0.v" "VGA_Timing" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561744512472 "|teste|unsaved:inst|unsaved_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561744512472 "|teste|unsaved:inst|unsaved_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_reset_controller.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_reset_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "altera_reset_controller.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744512507 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744512507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:inst\|altera_reset_controller:rst_controller\"" {  } { { "unsaved.v" "rst_controller" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512510 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "altera_reset_synchronizer.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744512549 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561744512549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altplldir altplldir:inst5 " "Elaborating entity \"altplldir\" for hierarchy \"altplldir:inst5\"" {  } { { "teste.bdf" "inst5" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 56 -120 120 208 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altplldir:inst5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altplldir:inst5\|altpll:altpll_component\"" {  } { { "altplldir.v" "altpll_component" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/altplldir.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altplldir:inst5\|altpll:altpll_component " "Elaborated megafunction instantiation \"altplldir:inst5\|altpll:altpll_component\"" {  } { { "altplldir.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/altplldir.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altplldir:inst5\|altpll:altpll_component " "Instantiated megafunction \"altplldir:inst5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altplldir " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altplldir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561744512656 ""}  } { { "altplldir.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/altplldir.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561744512656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altplldir_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altplldir_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altplldir_altpll1 " "Found entity 1: altplldir_altpll1" {  } { { "db/altplldir_altpll1.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561744512735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561744512735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altplldir_altpll1 altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated " "Elaborating entity \"altplldir_altpll1\" for hierarchy \"altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744512737 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1561744533087 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|serial_data unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|new_data " "Converted the fan-out from the tri-state buffer \"unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|serial_data\" to the node \"unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|new_data\" into an OR gate" {  } { { "altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561744533240 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1561744533240 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "altera_reset_synchronizer.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1561744533256 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1561744533256 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 496 -112 64 512 "sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR4 GND " "Pin \"LEDR4\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 520 -112 64 536 "LEDR4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|LEDR4"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[7\] GND " "Pin \"B\[7\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 496 336 512 512 "B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[6\] GND " "Pin \"B\[6\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 496 336 512 512 "B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[5\] GND " "Pin \"B\[5\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 496 336 512 512 "B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[4\] GND " "Pin \"B\[4\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 496 336 512 512 "B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 496 336 512 512 "B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 496 336 512 512 "B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 496 336 512 512 "B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 496 336 512 512 "B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[7\] GND " "Pin \"G\[7\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 480 336 512 496 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[6\] GND " "Pin \"G\[6\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 480 336 512 496 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[5\] GND " "Pin \"G\[5\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 480 336 512 496 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[4\] GND " "Pin \"G\[4\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 480 336 512 496 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[3\] GND " "Pin \"G\[3\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 480 336 512 496 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[2\] GND " "Pin \"G\[2\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 480 336 512 496 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] GND " "Pin \"G\[1\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 480 336 512 496 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 480 336 512 496 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[7\] GND " "Pin \"R\[7\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 464 336 512 480 "R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[6\] GND " "Pin \"R\[6\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 464 336 512 480 "R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[5\] GND " "Pin \"R\[5\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 464 336 512 480 "R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[4\] GND " "Pin \"R\[4\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 464 336 512 480 "R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[3\] GND " "Pin \"R\[3\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 464 336 512 480 "R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[2\] GND " "Pin \"R\[2\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 464 336 512 480 "R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[1\] GND " "Pin \"R\[1\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 464 336 512 480 "R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] GND " "Pin \"R\[0\]\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 464 336 512 480 "R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561744533328 "|teste|R[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561744533328 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561744533547 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "103 " "103 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561744534545 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561744541908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561744541908 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIXEL_CLK " "No output dependent on input pin \"PIXEL_CLK\"" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { -8 328 504 8 "PIXEL_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561744544375 "|teste|PIXEL_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIXEL_DATA\[11\] " "No output dependent on input pin \"PIXEL_DATA\[11\]\"" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 88 256 432 104 "PIXEL_DATA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561744544375 "|teste|PIXEL_DATA[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIXEL_DATA\[10\] " "No output dependent on input pin \"PIXEL_DATA\[10\]\"" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 88 256 432 104 "PIXEL_DATA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561744544375 "|teste|PIXEL_DATA[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIXEL_DATA\[9\] " "No output dependent on input pin \"PIXEL_DATA\[9\]\"" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 88 256 432 104 "PIXEL_DATA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561744544375 "|teste|PIXEL_DATA[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIXEL_DATA\[8\] " "No output dependent on input pin \"PIXEL_DATA\[8\]\"" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 88 256 432 104 "PIXEL_DATA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561744544375 "|teste|PIXEL_DATA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIXEL_DATA\[7\] " "No output dependent on input pin \"PIXEL_DATA\[7\]\"" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 88 256 432 104 "PIXEL_DATA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561744544375 "|teste|PIXEL_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIXEL_DATA\[6\] " "No output dependent on input pin \"PIXEL_DATA\[6\]\"" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 88 256 432 104 "PIXEL_DATA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561744544375 "|teste|PIXEL_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIXEL_DATA\[5\] " "No output dependent on input pin \"PIXEL_DATA\[5\]\"" {  } { { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 88 256 432 104 "PIXEL_DATA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561744544375 "|teste|PIXEL_DATA[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561744544375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "300 " "Implemented 300 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561744544377 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561744544377 ""} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Implemented 237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561744544377 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1561744544377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561744544377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5071 " "Peak virtual memory: 5071 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561744544756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 14:55:44 2019 " "Processing ended: Fri Jun 28 14:55:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561744544756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561744544756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561744544756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561744544756 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1561744565784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561744565785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 14:55:46 2019 " "Processing started: Fri Jun 28 14:55:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561744565785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561744565785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off teste -c teste " "Command: quartus_fit --read_settings_files=off --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561744565785 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1561744566234 ""}
{ "Info" "0" "" "Project  = teste" {  } {  } 0 0 "Project  = teste" 0 0 "Fitter" 0 0 1561744566235 ""}
{ "Info" "0" "" "Revision = teste" {  } {  } 0 0 "Revision = teste" 0 0 "Fitter" 0 0 1561744566242 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1561744566693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561744566694 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "teste EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"teste\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561744566822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561744567027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561744567027 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561744568581 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1561744568885 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561744570300 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561744570300 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561744570300 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561744570300 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561744570300 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 26619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561744570506 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 26621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561744570506 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 26623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561744570506 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 26625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561744570506 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 26627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561744570506 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561744570506 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561744570622 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altplldir_altpll1.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 43 -1 0 } } { "" "" { Generic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 26020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561744572752 ""}  } { { "db/altplldir_altpll1.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 43 -1 0 } } { "" "" { Generic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 26020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1561744572752 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "teste.sdc " "Synopsys Design Constraints File file not found: 'teste.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561744573771 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561744573797 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561744573809 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1561744573809 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1561744573813 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1561744573813 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1561744573814 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561744573842 ""}  } { { "db/altplldir_altpll1.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 26020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561744573842 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561744574571 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561744574572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561744574572 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561744574573 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561744574574 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561744574576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561744574576 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561744574577 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561744574599 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1561744574600 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561744574600 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1 clk\[0\] LEDR0~output " "PLL \"altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"LEDR0~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altplldir_altpll1.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altplldir.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/altplldir.v" 90 0 0 } } { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 56 -120 120 208 "inst5" "" } } } } { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 32 -320 -144 48 "LEDR0" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1561744574741 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1 clk\[0\] LEDR1~output " "PLL \"altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"LEDR1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altplldir_altpll1.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altplldir.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/altplldir.v" 90 0 0 } } { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 56 -120 120 208 "inst5" "" } } } } { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 256 -112 64 272 "LEDR1" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1561744574744 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1 clk\[0\] clk_vga~output " "PLL \"altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"clk_vga~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altplldir_altpll1.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altplldir.v" "" { Text "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/altplldir.v" 90 0 0 } } { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 56 -120 120 208 "inst5" "" } } } } { "teste.bdf" "" { Schematic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.bdf" { { 280 -112 64 296 "clk_vga" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1561744574744 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561744574935 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1561744575083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561744579260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561744579645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561744579833 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561744580782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561744580782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561744581243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X94_Y46 X105_Y56 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X94_Y46 to location X105_Y56" {  } { { "loc" "" { Generic "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X94_Y46 to location X105_Y56"} { { 12 { 0 ""} 94 46 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1561744585649 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561744585649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1561744585979 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1561744585979 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561744585979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561744585983 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561744586210 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561744586260 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561744587291 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561744587291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561744587842 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561744588380 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.fit.smsg " "Generated suppressed messages file C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/teste.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561744593060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5890 " "Peak virtual memory: 5890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561744593874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 14:56:33 2019 " "Processing ended: Fri Jun 28 14:56:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561744593874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561744593874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561744593874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561744593874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561744615282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561744615283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 14:56:38 2019 " "Processing started: Fri Jun 28 14:56:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561744615283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561744615283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off teste -c teste " "Command: quartus_asm --read_settings_files=off --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561744615283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1561744615955 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1561744621072 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561744621270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561744628583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 14:57:08 2019 " "Processing ended: Fri Jun 28 14:57:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561744628583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561744628583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561744628583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561744628583 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561744629948 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561744646981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561744646981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 14:57:10 2019 " "Processing started: Fri Jun 28 14:57:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561744646981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1561744646981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta teste -c teste " "Command: quartus_sta teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1561744646981 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1561744647265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1561744647917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1561744647917 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561744647992 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561744647992 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "teste.sdc " "Synopsys Design Constraints File file not found: 'teste.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1561744649688 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1561744649689 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561744649691 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561744649691 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561744649691 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1561744649691 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1561744649691 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1561744649694 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561744649694 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1561744649746 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1561744649887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 35.471 " "Worst-case setup slack is 35.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744649986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744649986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.471               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.471               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744649986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561744649986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.393 " "Worst-case hold slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744649991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744649991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.393               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744649991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561744649991 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561744649994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561744649997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.891 " "Worst-case minimum pulse width slack is 9.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744650000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744650000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891               0.000 clk  " "    9.891               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744650000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.622               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.622               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744650000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561744650000 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744650101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744650101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744650101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744650101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 114.720 ns " "Worst Case Available Settling Time: 114.720 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744650101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744650101 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561744650101 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1561744650116 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1561744650214 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1561744651155 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561744651205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 35.873 " "Worst-case setup slack is 35.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.873               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.873               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561744651247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.344               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561744651252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561744651256 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561744651259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.911 " "Worst-case minimum pulse width slack is 9.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.911               0.000 clk  " "    9.911               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.629               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.629               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561744651262 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744651305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744651305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744651305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744651305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 115.204 ns " "Worst Case Available Settling Time: 115.204 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744651305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744651305 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561744651305 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1561744651345 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561744651608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 37.640 " "Worst-case setup slack is 37.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.640               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.640               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561744651637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.175               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561744651643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561744651648 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561744651652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.621 " "Worst-case minimum pulse width slack is 9.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.621               0.000 clk  " "    9.621               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.733               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.733               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561744651656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561744651656 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744651706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744651706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744651706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744651706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 117.380 ns " "Worst Case Available Settling Time: 117.380 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744651706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561744651706 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561744651706 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1561744653960 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1561744653960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4974 " "Peak virtual memory: 4974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561744654352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 14:57:34 2019 " "Processing ended: Fri Jun 28 14:57:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561744654352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561744654352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561744654352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1561744654352 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1561744669976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561744669976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 14:57:36 2019 " "Processing started: Fri Jun 28 14:57:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561744669976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561744669976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off teste -c teste " "Command: quartus_eda --read_settings_files=off --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561744669976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1561744671150 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_7_1200mv_85c_slow.vo C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/simulation/modelsim/ simulation " "Generated file teste_7_1200mv_85c_slow.vo in folder \"C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561744671895 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_7_1200mv_0c_slow.vo C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/simulation/modelsim/ simulation " "Generated file teste_7_1200mv_0c_slow.vo in folder \"C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561744671978 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_min_1200mv_0c_fast.vo C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/simulation/modelsim/ simulation " "Generated file teste_min_1200mv_0c_fast.vo in folder \"C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561744672064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste.vo C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/simulation/modelsim/ simulation " "Generated file teste.vo in folder \"C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561744672227 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_7_1200mv_85c_v_slow.sdo C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/simulation/modelsim/ simulation " "Generated file teste_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561744672318 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_7_1200mv_0c_v_slow.sdo C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/simulation/modelsim/ simulation " "Generated file teste_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561744672375 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_min_1200mv_0c_v_fast.sdo C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/simulation/modelsim/ simulation " "Generated file teste_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561744672425 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_v.sdo C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/simulation/modelsim/ simulation " "Generated file teste_v.sdo in folder \"C:/Users/gui_m/Documents/Embarcados/video_geradorpadroes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561744672476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561744672615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 14:57:52 2019 " "Processing ended: Fri Jun 28 14:57:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561744672615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561744672615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561744672615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1561744672615 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Quartus Prime Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1561744673564 ""}
