$date
	Wed Nov 20 17:03:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cla_tb $end
$var wire 1 ! z4 $end
$var wire 1 " z3 $end
$var wire 1 # z2 $end
$var wire 1 $ z1 $end
$var wire 1 % cout $end
$var reg 1 & cin $end
$var reg 1 ' x1 $end
$var reg 1 ( x2 $end
$var reg 1 ) x3 $end
$var reg 1 * x4 $end
$var reg 1 + y1 $end
$var reg 1 , y2 $end
$var reg 1 - y3 $end
$var reg 1 . y4 $end
$scope module uut $end
$var wire 1 / c1 $end
$var wire 1 0 c2 $end
$var wire 1 1 c3 $end
$var wire 1 & cin $end
$var wire 1 % cout $end
$var wire 1 ' x1 $end
$var wire 1 ( x2 $end
$var wire 1 ) x3 $end
$var wire 1 * x4 $end
$var wire 1 + y1 $end
$var wire 1 , y2 $end
$var wire 1 - y3 $end
$var wire 1 . y4 $end
$var wire 1 $ z1 $end
$var wire 1 # z2 $end
$var wire 1 " z3 $end
$var wire 1 ! z4 $end
$var wire 1 2 p4 $end
$var wire 1 3 p3 $end
$var wire 1 4 p2 $end
$var wire 1 5 p1 $end
$var wire 1 6 g4 $end
$var wire 1 7 g3 $end
$var wire 1 8 g2 $end
$var wire 1 9 g1 $end
$scope module pg1 $end
$var wire 1 9 g $end
$var wire 1 5 p $end
$var wire 1 ' x $end
$var wire 1 + y $end
$upscope $end
$scope module pg2 $end
$var wire 1 8 g $end
$var wire 1 4 p $end
$var wire 1 ( x $end
$var wire 1 , y $end
$upscope $end
$scope module pg3 $end
$var wire 1 7 g $end
$var wire 1 3 p $end
$var wire 1 ) x $end
$var wire 1 - y $end
$upscope $end
$scope module pg4 $end
$var wire 1 6 g $end
$var wire 1 2 p $end
$var wire 1 * x $end
$var wire 1 . y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1!
11
10
1%
0"
1/
1$
14
16
13
19
1&
1.
1,
1+
1*
1)
1'
#20000
1"
1#
0$
17
03
18
04
0&
1-
1(
#30000
0"
0#
0!
07
13
08
14
06
12
09
15
1&
0-
0,
0*
0'
#40000
19
05
0&
1,
0(
1'
#50000
