{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549873526468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549873526472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 11 02:25:26 2019 " "Processing started: Mon Feb 11 02:25:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549873526472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549873526472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rca_4bit -c rca_4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off rca_4bit -c rca_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549873526472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549873526836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_4bit-behavioral " "Found design unit 1: rca_4bit-behavioral" {  } { { "rca_4bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - RCA_4bit/rca_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549873534917 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_4bit " "Found entity 1: rca_4bit" {  } { { "rca_4bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - RCA_4bit/rca_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549873534917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549873534917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rca_4bit " "Elaborating entity \"rca_4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549873534955 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA1 FA " "Node instance \"FA1\" instantiates undefined entity \"FA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rca_4bit.vhd" "FA1" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - RCA_4bit/rca_4bit.vhd" 34 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1549873535017 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA2 FA " "Node instance \"FA2\" instantiates undefined entity \"FA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rca_4bit.vhd" "FA2" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - RCA_4bit/rca_4bit.vhd" 35 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1549873535018 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA3 FA " "Node instance \"FA3\" instantiates undefined entity \"FA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rca_4bit.vhd" "FA3" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - RCA_4bit/rca_4bit.vhd" 36 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1549873535018 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA4 FA " "Node instance \"FA4\" instantiates undefined entity \"FA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rca_4bit.vhd" "FA4" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex3 - RCA_4bit/rca_4bit.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1549873535018 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549873535190 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 11 02:25:35 2019 " "Processing ended: Mon Feb 11 02:25:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549873535190 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549873535190 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549873535190 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549873535190 ""}
