{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475598106984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475598106989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 04 13:21:46 2016 " "Processing started: Tue Oct 04 13:21:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475598106989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598106989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Loopback -c Loopback " "Command: quartus_map --read_settings_files=on --write_settings_files=off Loopback -c Loopback" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598106989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1475598107413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1475598107414 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InterfaceSerial.v(37) " "Verilog HDL information at InterfaceSerial.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1475598121292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceserial.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceSerial " "Found entity 1: InterfaceSerial" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598121294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598121294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/memory.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598121296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598121296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr_loopback.v 1 1 " "Found 1 design units, including 1 entities, in source file gpr_loopback.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_Loopback " "Found entity 1: GPR_Loopback" {  } { { "GPR_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/GPR_Loopback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598121297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598121297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPR " "Found entity 1: GPR" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/GPR.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598121299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598121299 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Transmitter.v(17) " "Verilog HDL information at Transmitter.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "Transmitter.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/Transmitter.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1475598121300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Transmitter " "Found entity 1: Transmitter" {  } { { "Transmitter.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/Transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598121301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598121301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "Receiver.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/Receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598121302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598121302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loopback.v 1 1 " "Found 1 design units, including 1 entities, in source file loopback.v" { { "Info" "ISGN_ENTITY_NAME" "1 Loopback " "Found entity 1: Loopback" {  } { { "Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/Loopback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598121303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598121303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudRate_Generator " "Found entity 1: BaudRate_Generator" {  } { { "BaudRate_Generator.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/BaudRate_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598121305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598121305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_loopback.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_loopback.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORY_Loopback " "Found entity 1: MEMORY_Loopback" {  } { { "MEMORY_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/MEMORY_Loopback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598121306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598121306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_loopback.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_loopback.v" { { "Info" "ISGN_ENTITY_NAME" "1 INTERFACE_Loopback " "Found entity 1: INTERFACE_Loopback" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598121307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598121307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "INTERFACE_Loopback " "Elaborating entity \"INTERFACE_Loopback\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1475598121349 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dataReady INTERFACE_Loopback.v(12) " "Verilog HDL warning at INTERFACE_Loopback.v(12): object dataReady used but never assigned" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1475598121350 "|INTERFACE_Loopback"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startBit INTERFACE_Loopback.v(15) " "Verilog HDL or VHDL warning at INTERFACE_Loopback.v(15): object \"startBit\" assigned a value but never read" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1475598121350 "|INTERFACE_Loopback"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceSerial InterfaceSerial:UART " "Elaborating entity \"InterfaceSerial\" for hierarchy \"InterfaceSerial:UART\"" {  } { { "INTERFACE_Loopback.v" "UART" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475598121350 ""}
{ "Error" "EVRFX_VERI_1279_UNCONVERTED" "InterfaceSerial.v(46) " "Verilog HDL error at InterfaceSerial.v(46): multiple event control statements not supported for synthesis" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 46 0 0 } }  } 0 10856 "Verilog HDL error at %1!s!: multiple event control statements not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1475598121356 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "insertion_position InterfaceSerial.v(37) " "Verilog HDL Always Construct warning at InterfaceSerial.v(37): inferring latch(es) for variable \"insertion_position\", which holds its previous value in one or more paths through the always construct" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475598121356 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "startBit InterfaceSerial.v(37) " "Verilog HDL Always Construct warning at InterfaceSerial.v(37): inferring latch(es) for variable \"startBit\", which holds its previous value in one or more paths through the always construct" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475598121357 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "InterfaceSerial:UART " "Can't elaborate user hierarchy \"InterfaceSerial:UART\"" {  } { { "INTERFACE_Loopback.v" "UART" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 33 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475598121358 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Beatriz Brito/Desktop/Loopback/output_files/Loopback.map.smsg " "Generated suppressed messages file C:/Users/Beatriz Brito/Desktop/Loopback/output_files/Loopback.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598121378 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "814 " "Peak virtual memory: 814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475598121449 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 04 13:22:01 2016 " "Processing ended: Tue Oct 04 13:22:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475598121449 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475598121449 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475598121449 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598121449 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598122089 ""}
