#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Sep  6 12:44:28 2023
# Process ID: 5928
# Current directory: C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/h.Shared_adders
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10984 C:\Users\DELL\Downloads\Modules on FPGA-20230906T073349Z-001\Modules on FPGA\h.Shared_adders\lab11_shared_adders.xpr
# Log file: C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/h.Shared_adders/vivado.log
# Journal file: C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/h.Shared_adders\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/h.Shared_adders/lab11_shared_adders.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/h.Shared_adders'
INFO: [Project 1-313] Project file moved from 'C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/lab_7_Sequential/lab_7_Sequential.srcs/sources_1/new/DFF.v'; using path 'C:/Users/DELL/Documents/Vivado projects/lab_7_Sequential/lab_7_Sequential.srcs/sources_1/new/DFF.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PIPO.v'; using path 'C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PIPO.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PISO.v'; using path 'C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PISO.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/SIPO.v'; using path 'C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/SIPO.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v'; using path 'C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v' instead.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/NUST Semester Docs/Summer 2023/Murabbi internship/digilent-xdc-master/Nexys-A7-50T-Master.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/lab_7_Sequential/lab_7_Sequential.srcs/sources_1/new/DFF.v'; using path 'C:/Users/DELL/Documents/Vivado projects/lab_7_Sequential/lab_7_Sequential.srcs/sources_1/new/DFF.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PIPO.v'; using path 'C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PIPO.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PISO.v'; using path 'C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PISO.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/SIPO.v'; using path 'C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/SIPO.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v'; using path 'C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/lab_7_Sequential/lab_7_Sequential.srcs/sources_1/new/DFF.v'; using path 'C:/Users/DELL/Documents/Vivado projects/lab_7_Sequential/lab_7_Sequential.srcs/sources_1/new/DFF.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PIPO.v'; using path 'C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PIPO.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PISO.v'; using path 'C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PISO.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/SIPO.v'; using path 'C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/SIPO.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/DELL/Downloads/Modules on FPGA-20230906T073349Z-001/Modules on FPGA/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v'; using path 'C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 832.027 ; gain = 159.547
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep  6 12:57:29 2023...
