--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
proc_module_stub.twr -v 30 -l 30 proc_module_stub_routed.ncd
proc_module_stub.pcf

Design file:              proc_module_stub_routed.ncd
Physical constraint file: proc_module_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (ADVANCED 1.02 2012-07-09)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.094ns (data path - clock path skew + uncertainty)
  Source:               proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.AQ     Tcko                  0.456   proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X28Y103.BX     net (fanout=1)        0.522   proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X28Y103.CLK    Tdick                 0.081   proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.059ns (0.537ns logic, 0.522ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Delay:                  1.070ns (data path - clock path skew + uncertainty)
  Source:               proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.035ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.BQ     Tcko                  0.456   proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X28Y103.CX     net (fanout=1)        0.518   proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X28Y103.CLK    Tdick                 0.061   proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.035ns (0.517ns logic, 0.518ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2104 paths analyzed, 668 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.857ns.
--------------------------------------------------------------------------------
Slack:                  3.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.567ns (Levels of Logic = 6)
  Clock Path Skew:      -0.255ns (1.339 - 1.594)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y100.CQ     Tcko                  0.518   proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X31Y99.D3      net (fanout=7)        1.053   proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X31Y99.DMUX    Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X31Y99.C1      net (fanout=3)        1.047   proc_module_i/axi4lite_0_M_AWREADY[1]
    SLICE_X31Y99.CMUX    Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X28Y97.C6      net (fanout=1)        0.440   proc_module_i/axi4lite_0/N14
    SLICE_X28Y97.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D4      net (fanout=4)        0.646   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X26Y98.C5      net (fanout=3)        0.316   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X26Y98.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X29Y99.D2      net (fanout=1)        0.808   proc_module_i/axi4lite_0/N59
    SLICE_X29Y99.D       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.AX      net (fanout=1)        0.482   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.CLK     Tdick                 0.047   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      6.567ns (1.775ns logic, 4.792ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  3.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          proc_module_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      6.393ns (Levels of Logic = 4)
  Clock Path Skew:      -0.218ns (1.376 - 1.594)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to proc_module_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X32Y100.CQ       Tcko                  0.518   proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X31Y99.D3        net (fanout=7)        1.053   proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X31Y99.DMUX      Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                         proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X31Y99.C1        net (fanout=3)        1.047   proc_module_i/axi4lite_0_M_AWREADY[1]
    SLICE_X31Y99.CMUX      Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                         proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X28Y97.C6        net (fanout=1)        0.440   proc_module_i/axi4lite_0/N14
    SLICE_X28Y97.C         Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                         proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y101.C4       net (fanout=4)        0.877   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y101.C        Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[2]
                                                         proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.675   proc_module_i/axi4lite_0_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.821   proc_module_i/processing_system7_0/processing_system7_0/PS7_i
                                                         proc_module_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        6.393ns (2.301ns logic, 4.092ns route)
                                                         (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  3.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.303ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.789 - 0.782)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y100.CQ     Tcko                  0.518   proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X31Y99.D3      net (fanout=7)        1.053   proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X31Y99.DMUX    Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X31Y99.C1      net (fanout=3)        1.047   proc_module_i/axi4lite_0_M_AWREADY[1]
    SLICE_X31Y99.CMUX    Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X28Y97.C6      net (fanout=1)        0.440   proc_module_i/axi4lite_0/N14
    SLICE_X28Y97.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D4      net (fanout=4)        0.646   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X31Y100.B1     net (fanout=3)        0.986   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X31Y100.B      Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X31Y100.A4     net (fanout=1)        0.432   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X31Y100.CLK    Tas                   0.095   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      6.303ns (1.699ns logic, 4.604ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  3.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.006ns (Levels of Logic = 6)
  Clock Path Skew:      -0.255ns (1.339 - 1.594)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y100.CQ     Tcko                  0.518   proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X31Y99.D3      net (fanout=7)        1.053   proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X31Y99.DMUX    Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X31Y99.C1      net (fanout=3)        1.047   proc_module_i/axi4lite_0_M_AWREADY[1]
    SLICE_X31Y99.CMUX    Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X28Y97.C6      net (fanout=1)        0.440   proc_module_i/axi4lite_0/N14
    SLICE_X28Y97.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D4      net (fanout=4)        0.646   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X26Y98.C5      net (fanout=3)        0.316   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X26Y98.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X29Y99.D2      net (fanout=1)        0.808   proc_module_i/axi4lite_0/N59
    SLICE_X29Y99.CLK     Tas                   0.092   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      6.006ns (1.696ns logic, 4.310ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  3.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.116ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.171 - 0.196)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y98.BQ      Tcko                  0.518   proc_module_i/GPIO_SW/GPIO_SW/bus2ip_reset
                                                       proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1
    SLICE_X31Y99.D5      net (fanout=4)        0.634   proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1
    SLICE_X31Y99.DMUX    Tilo                  0.325   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X31Y99.C1      net (fanout=3)        1.047   proc_module_i/axi4lite_0_M_AWREADY[1]
    SLICE_X31Y99.CMUX    Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X28Y97.C6      net (fanout=1)        0.440   proc_module_i/axi4lite_0/N14
    SLICE_X28Y97.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D4      net (fanout=4)        0.646   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X26Y98.C5      net (fanout=3)        0.316   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X26Y98.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X29Y99.D2      net (fanout=1)        0.808   proc_module_i/axi4lite_0/N59
    SLICE_X29Y99.D       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.AX      net (fanout=1)        0.482   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.CLK     Tdick                 0.047   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      6.116ns (1.743ns logic, 4.373ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  4.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1 (FF)
  Destination:          proc_module_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      5.942ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.826 - 0.823)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1 to proc_module_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X30Y98.BQ        Tcko                  0.518   proc_module_i/GPIO_SW/GPIO_SW/bus2ip_reset
                                                         proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1
    SLICE_X31Y99.D5        net (fanout=4)        0.634   proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1
    SLICE_X31Y99.DMUX      Tilo                  0.325   proc_module_i/axi4lite_0_M_BVALID[1]
                                                         proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X31Y99.C1        net (fanout=3)        1.047   proc_module_i/axi4lite_0_M_AWREADY[1]
    SLICE_X31Y99.CMUX      Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                         proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X28Y97.C6        net (fanout=1)        0.440   proc_module_i/axi4lite_0/N14
    SLICE_X28Y97.C         Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                         proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y101.C4       net (fanout=4)        0.877   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y101.C        Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[2]
                                                         proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.675   proc_module_i/axi4lite_0_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.821   proc_module_i/processing_system7_0/processing_system7_0/PS7_i
                                                         proc_module_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        5.942ns (2.269ns logic, 3.673ns route)
                                                         (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  4.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.852ns (Levels of Logic = 6)
  Clock Path Skew:      0.054ns (1.509 - 1.455)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y98.BQ      Tcko                  0.518   proc_module_i/GPIO_SW/GPIO_SW/bus2ip_reset
                                                       proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1
    SLICE_X31Y99.D5      net (fanout=4)        0.634   proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1
    SLICE_X31Y99.DMUX    Tilo                  0.325   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X31Y99.C1      net (fanout=3)        1.047   proc_module_i/axi4lite_0_M_AWREADY[1]
    SLICE_X31Y99.CMUX    Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X28Y97.C6      net (fanout=1)        0.440   proc_module_i/axi4lite_0/N14
    SLICE_X28Y97.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D4      net (fanout=4)        0.646   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X31Y100.B1     net (fanout=3)        0.986   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X31Y100.B      Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X31Y100.A4     net (fanout=1)        0.432   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X31Y100.CLK    Tas                   0.095   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      5.852ns (1.667ns logic, 4.185ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  4.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.716ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.171 - 0.195)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y95.CQ      Tcko                  0.456   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X28Y96.A2      net (fanout=7)        0.883   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X28Y96.AMUX    Tilo                  0.354   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X28Y97.D2      net (fanout=3)        0.826   proc_module_i/axi4lite_0_M_AWREADY[0]
    SLICE_X28Y97.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X28Y97.C5      net (fanout=1)        0.278   proc_module_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X28Y97.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D4      net (fanout=4)        0.646   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X26Y98.C5      net (fanout=3)        0.316   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X26Y98.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X29Y99.D2      net (fanout=1)        0.808   proc_module_i/axi4lite_0/N59
    SLICE_X29Y99.D       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.AX      net (fanout=1)        0.482   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.CLK     Tdick                 0.047   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      5.716ns (1.477ns logic, 4.239ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  4.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.383ns (Levels of Logic = 3)
  Clock Path Skew:      -0.339ns (1.296 - 1.635)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y100.CQ     Tcko                  0.518   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y97.D4      net (fanout=8)        1.077   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y97.D       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y95.B1      net (fanout=4)        0.994   proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y95.BMUX    Tilo                  0.360   proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X30Y93.A1      net (fanout=9)        1.193   proc_module_i/axi4lite_0_M_ARVALID[0]
    SLICE_X30Y93.AMUX    Tilo                  0.354   proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/iGPIO_xferAck
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o1
    SLICE_X33Y94.CE      net (fanout=4)        0.558   proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o
    SLICE_X33Y94.CLK     Tceck                 0.205   LEDs_4Bits_TRI_IO_0_OBUF
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_3
    -------------------------------------------------  ---------------------------
    Total                                      5.383ns (1.561ns logic, 3.822ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  4.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.381ns (Levels of Logic = 5)
  Clock Path Skew:      -0.259ns (1.335 - 1.594)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y100.CQ     Tcko                  0.518   proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X31Y99.D3      net (fanout=7)        1.053   proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X31Y99.DMUX    Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X31Y99.C1      net (fanout=3)        1.047   proc_module_i/axi4lite_0_M_AWREADY[1]
    SLICE_X31Y99.CMUX    Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X28Y97.C6      net (fanout=1)        0.440   proc_module_i/axi4lite_0/N14
    SLICE_X28Y97.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X27Y98.C2      net (fanout=4)        0.836   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X27Y98.C       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/ARESET_s_ready_i_OR_45_o1_SW0
    SLICE_X27Y98.D4      net (fanout=1)        0.433   proc_module_i/axi4lite_0/N51
    SLICE_X27Y98.CLK     Tas                   0.092   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_rstpot
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2
    -------------------------------------------------  ---------------------------
    Total                                      5.381ns (1.572ns logic, 3.809ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  4.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.341ns (Levels of Logic = 3)
  Clock Path Skew:      -0.298ns (1.337 - 1.635)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y100.CQ     Tcko                  0.518   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y97.D4      net (fanout=8)        1.077   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y97.D       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y95.B1      net (fanout=4)        0.994   proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y95.BMUX    Tilo                  0.360   proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X30Y93.A1      net (fanout=9)        1.193   proc_module_i/axi4lite_0_M_ARVALID[0]
    SLICE_X30Y93.AMUX    Tilo                  0.354   proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/iGPIO_xferAck
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o1
    SLICE_X28Y92.CE      net (fanout=4)        0.516   proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o
    SLICE_X28Y92.CLK     Tceck                 0.205   LEDs_4Bits_TRI_IO_2_OBUF
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_1
    -------------------------------------------------  ---------------------------
    Total                                      5.341ns (1.561ns logic, 3.780ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  4.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.327ns (Levels of Logic = 3)
  Clock Path Skew:      -0.301ns (1.334 - 1.635)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y100.CQ     Tcko                  0.518   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y97.D4      net (fanout=8)        1.077   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y97.D       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y95.B1      net (fanout=4)        0.994   proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y95.BMUX    Tilo                  0.360   proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X30Y93.A1      net (fanout=9)        1.193   proc_module_i/axi4lite_0_M_ARVALID[0]
    SLICE_X30Y93.AMUX    Tilo                  0.354   proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/iGPIO_xferAck
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o1
    SLICE_X26Y94.CE      net (fanout=4)        0.538   proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o
    SLICE_X26Y94.CLK     Tceck                 0.169   LEDs_4Bits_TRI_IO_3_OBUF
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_0
    -------------------------------------------------  ---------------------------
    Total                                      5.327ns (1.525ns logic, 3.802ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  4.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.555ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.171 - 0.196)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y98.BQ      Tcko                  0.518   proc_module_i/GPIO_SW/GPIO_SW/bus2ip_reset
                                                       proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1
    SLICE_X31Y99.D5      net (fanout=4)        0.634   proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1
    SLICE_X31Y99.DMUX    Tilo                  0.325   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X31Y99.C1      net (fanout=3)        1.047   proc_module_i/axi4lite_0_M_AWREADY[1]
    SLICE_X31Y99.CMUX    Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X28Y97.C6      net (fanout=1)        0.440   proc_module_i/axi4lite_0/N14
    SLICE_X28Y97.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D4      net (fanout=4)        0.646   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X26Y98.C5      net (fanout=3)        0.316   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X26Y98.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X29Y99.D2      net (fanout=1)        0.808   proc_module_i/axi4lite_0/N59
    SLICE_X29Y99.CLK     Tas                   0.092   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (1.664ns logic, 3.891ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  4.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          proc_module_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      5.542ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.826 - 0.822)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to proc_module_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y95.CQ        Tcko                  0.456   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X28Y96.A2        net (fanout=7)        0.883   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X28Y96.AMUX      Tilo                  0.354   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                         proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X28Y97.D2        net (fanout=3)        0.826   proc_module_i/axi4lite_0_M_AWREADY[0]
    SLICE_X28Y97.D         Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                         proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X28Y97.C5        net (fanout=1)        0.278   proc_module_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X28Y97.C         Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                         proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y101.C4       net (fanout=4)        0.877   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y101.C        Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[2]
                                                         proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.675   proc_module_i/axi4lite_0_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.821   proc_module_i/processing_system7_0/processing_system7_0/PS7_i
                                                         proc_module_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        5.542ns (2.003ns logic, 3.539ns route)
                                                         (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  4.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.581ns (Levels of Logic = 6)
  Clock Path Skew:      0.058ns (1.509 - 1.451)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.AMUX    Tshcko                0.594   proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1
    SLICE_X28Y96.A4      net (fanout=4)        0.755   proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1
    SLICE_X28Y96.A       Tilo                  0.124   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X26Y96.D5      net (fanout=2)        0.442   proc_module_i/axi4lite_0_M_ARREADY[0]
    SLICE_X26Y96.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_BVALID[0]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0
    SLICE_X26Y96.C2      net (fanout=1)        0.844   proc_module_i/axi4lite_0/N41
    SLICE_X26Y96.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_BVALID[0]
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1
    SLICE_X28Y99.B4      net (fanout=2)        0.735   proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[1]
    SLICE_X28Y99.B       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X30Y100.B2     net (fanout=2)        0.807   proc_module_i/axi4lite_0/N39
    SLICE_X30Y100.B      Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X31Y100.A2     net (fanout=3)        0.689   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X31Y100.CLK    Tas                   0.095   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      5.581ns (1.309ns logic, 4.272ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  4.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.223ns (Levels of Logic = 5)
  Clock Path Skew:      -0.296ns (1.339 - 1.635)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y100.AMUX   Tshcko                0.649   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1
    SLICE_X31Y99.C2      net (fanout=5)        0.982   proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
    SLICE_X31Y99.CMUX    Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X28Y97.C6      net (fanout=1)        0.440   proc_module_i/axi4lite_0/N14
    SLICE_X28Y97.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D4      net (fanout=4)        0.646   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X26Y98.C5      net (fanout=3)        0.316   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X26Y98.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X29Y99.D2      net (fanout=1)        0.808   proc_module_i/axi4lite_0/N59
    SLICE_X29Y99.D       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.AX      net (fanout=1)        0.482   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.CLK     Tdick                 0.047   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      5.223ns (1.549ns logic, 3.674ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  4.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.571ns (Levels of Logic = 6)
  Clock Path Skew:      0.055ns (1.509 - 1.454)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y95.CQ      Tcko                  0.456   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X28Y96.A2      net (fanout=7)        0.883   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X28Y96.A       Tilo                  0.124   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X26Y96.D5      net (fanout=2)        0.442   proc_module_i/axi4lite_0_M_ARREADY[0]
    SLICE_X26Y96.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_BVALID[0]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0
    SLICE_X26Y96.C2      net (fanout=1)        0.844   proc_module_i/axi4lite_0/N41
    SLICE_X26Y96.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_BVALID[0]
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1
    SLICE_X28Y99.B4      net (fanout=2)        0.735   proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[1]
    SLICE_X28Y99.B       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X30Y100.B2     net (fanout=2)        0.807   proc_module_i/axi4lite_0/N39
    SLICE_X30Y100.B      Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X31Y100.A2     net (fanout=3)        0.689   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X31Y100.CLK    Tas                   0.095   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      5.571ns (1.171ns logic, 4.400ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  4.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.213ns (Levels of Logic = 3)
  Clock Path Skew:      -0.297ns (1.338 - 1.635)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y100.CQ     Tcko                  0.518   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y97.D4      net (fanout=8)        1.077   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y97.D       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y95.B1      net (fanout=4)        0.994   proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y95.BMUX    Tilo                  0.360   proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X30Y93.A1      net (fanout=9)        1.193   proc_module_i/axi4lite_0_M_ARVALID[0]
    SLICE_X30Y93.AMUX    Tilo                  0.354   proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/iGPIO_xferAck
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o1
    SLICE_X28Y93.CE      net (fanout=4)        0.388   proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o
    SLICE_X28Y93.CLK     Tceck                 0.205   LEDs_4Bits_TRI_IO_1_OBUF
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_2
    -------------------------------------------------  ---------------------------
    Total                                      5.213ns (1.561ns logic, 3.652ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  4.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.193ns (Levels of Logic = 5)
  Clock Path Skew:      -0.259ns (1.335 - 1.594)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y100.CQ     Tcko                  0.518   proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X31Y99.D3      net (fanout=7)        1.053   proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X31Y99.DMUX    Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X31Y99.C1      net (fanout=3)        1.047   proc_module_i/axi4lite_0_M_AWREADY[1]
    SLICE_X31Y99.CMUX    Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X28Y97.C6      net (fanout=1)        0.440   proc_module_i/axi4lite_0/N14
    SLICE_X28Y97.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D4      net (fanout=4)        0.646   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X27Y98.A5      net (fanout=3)        0.432   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X27Y98.CLK     Tas                   0.095   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    -------------------------------------------------  ---------------------------
    Total                                      5.193ns (1.575ns logic, 3.618ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  4.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.452ns (Levels of Logic = 6)
  Clock Path Skew:      0.055ns (1.509 - 1.454)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y95.CQ      Tcko                  0.456   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X28Y96.A2      net (fanout=7)        0.883   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X28Y96.AMUX    Tilo                  0.354   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X28Y97.D2      net (fanout=3)        0.826   proc_module_i/axi4lite_0_M_AWREADY[0]
    SLICE_X28Y97.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X28Y97.C5      net (fanout=1)        0.278   proc_module_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X28Y97.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D4      net (fanout=4)        0.646   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X31Y100.B1     net (fanout=3)        0.986   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X31Y100.B      Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X31Y100.A4     net (fanout=1)        0.432   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X31Y100.CLK    Tas                   0.095   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      5.452ns (1.401ns logic, 4.051ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  4.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.244ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.789 - 0.861)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/processing_system7_0/processing_system7_0/PS7_i to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0BREADY Tpsscko_MAXIGP0BREADY  1.610   proc_module_i/processing_system7_0/processing_system7_0/PS7_i
                                                         proc_module_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y99.D2        net (fanout=9)        1.252   proc_module_i/axi4lite_0_S_BREADY
    SLICE_X27Y99.D         Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]
                                                         proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux1
    SLICE_X26Y98.C3        net (fanout=2)        0.673   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux
    SLICE_X26Y98.C         Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                         proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X29Y99.D2        net (fanout=1)        0.808   proc_module_i/axi4lite_0/N59
    SLICE_X29Y99.D         Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                         proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.AX        net (fanout=1)        0.482   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.CLK       Tdick                 0.047   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                         proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    ---------------------------------------------------  ---------------------------
    Total                                        5.244ns (2.029ns logic, 3.215ns route)
                                                         (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  4.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1 (FF)
  Destination:          proc_module_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      5.049ns (Levels of Logic = 3)
  Clock Path Skew:      -0.259ns (1.376 - 1.635)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1 to proc_module_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X30Y100.AMUX     Tshcko                0.649   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                         proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1
    SLICE_X31Y99.C2        net (fanout=5)        0.982   proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
    SLICE_X31Y99.CMUX      Tilo                  0.357   proc_module_i/axi4lite_0_M_BVALID[1]
                                                         proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X28Y97.C6        net (fanout=1)        0.440   proc_module_i/axi4lite_0/N14
    SLICE_X28Y97.C         Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                         proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y101.C4       net (fanout=4)        0.877   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y101.C        Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[2]
                                                         proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.675   proc_module_i/axi4lite_0_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.821   proc_module_i/processing_system7_0/processing_system7_0/PS7_i
                                                         proc_module_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        5.049ns (2.075ns logic, 2.974ns route)
                                                         (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  4.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_wrack_i_D1 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.258ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.789 - 0.819)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_wrack_i_D1 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.AQ      Tcko                  0.456   proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_wrack_i_D1
    SLICE_X28Y96.A5      net (fanout=4)        0.459   proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_wrack_i_D1
    SLICE_X28Y96.AMUX    Tilo                  0.320   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X28Y97.D2      net (fanout=3)        0.826   proc_module_i/axi4lite_0_M_AWREADY[0]
    SLICE_X28Y97.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X28Y97.C5      net (fanout=1)        0.278   proc_module_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X28Y97.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_RDATA[3]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D4      net (fanout=4)        0.646   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y98.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X26Y98.C5      net (fanout=3)        0.316   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X26Y98.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X29Y99.D2      net (fanout=1)        0.808   proc_module_i/axi4lite_0/N59
    SLICE_X29Y99.D       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.AX      net (fanout=1)        0.482   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.CLK     Tdick                 0.047   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (1.443ns logic, 3.815ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  4.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.329ns (Levels of Logic = 6)
  Clock Path Skew:      0.058ns (1.509 - 1.451)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.AMUX    Tshcko                0.594   proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1
    SLICE_X28Y96.A4      net (fanout=4)        0.755   proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1
    SLICE_X28Y96.A       Tilo                  0.124   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X26Y96.D5      net (fanout=2)        0.442   proc_module_i/axi4lite_0_M_ARREADY[0]
    SLICE_X26Y96.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_BVALID[0]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0
    SLICE_X26Y96.C2      net (fanout=1)        0.844   proc_module_i/axi4lite_0/N41
    SLICE_X26Y96.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_BVALID[0]
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1
    SLICE_X28Y99.B4      net (fanout=2)        0.735   proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[1]
    SLICE_X28Y99.B       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X30Y100.B2     net (fanout=2)        0.807   proc_module_i/axi4lite_0/N39
    SLICE_X30Y100.B      Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X30Y100.A4     net (fanout=3)        0.485   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X30Y100.CLK    Tas                   0.047   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0_rstpot
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0
    -------------------------------------------------  ---------------------------
    Total                                      5.329ns (1.261ns logic, 4.068ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  4.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.319ns (Levels of Logic = 6)
  Clock Path Skew:      0.055ns (1.509 - 1.454)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y95.CQ      Tcko                  0.456   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X28Y96.A2      net (fanout=7)        0.883   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X28Y96.A       Tilo                  0.124   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X26Y96.D5      net (fanout=2)        0.442   proc_module_i/axi4lite_0_M_ARREADY[0]
    SLICE_X26Y96.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_BVALID[0]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0
    SLICE_X26Y96.C2      net (fanout=1)        0.844   proc_module_i/axi4lite_0/N41
    SLICE_X26Y96.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_BVALID[0]
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1
    SLICE_X28Y99.B4      net (fanout=2)        0.735   proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[1]
    SLICE_X28Y99.B       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X30Y100.B2     net (fanout=2)        0.807   proc_module_i/axi4lite_0/N39
    SLICE_X30Y100.B      Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X30Y100.A4     net (fanout=3)        0.485   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X30Y100.CLK    Tas                   0.047   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0_rstpot
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0
    -------------------------------------------------  ---------------------------
    Total                                      5.319ns (1.123ns logic, 4.196ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  4.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.216ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.789 - 0.820)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y97.AQ      Tcko                  0.518   proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
    SLICE_X26Y96.D3      net (fanout=7)        0.905   proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
    SLICE_X26Y96.DMUX    Tilo                  0.381   proc_module_i/axi4lite_0_M_BVALID[0]
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_BVALID1
    SLICE_X27Y99.C6      net (fanout=1)        0.433   proc_module_i/axi4lite_0/DEBUG_MC_MP_BRESP[0]
    SLICE_X27Y99.C       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/o_i1
    SLICE_X27Y99.D4      net (fanout=3)        0.473   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/o_i
    SLICE_X27Y99.D       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux1
    SLICE_X26Y98.C3      net (fanout=2)        0.673   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux
    SLICE_X26Y98.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X29Y99.D2      net (fanout=1)        0.808   proc_module_i/axi4lite_0/N59
    SLICE_X29Y99.D       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.AX      net (fanout=1)        0.482   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.CLK     Tdick                 0.047   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      5.216ns (1.442ns logic, 3.774ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  4.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.172ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (0.746 - 0.820)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y99.AQ      Tcko                  0.518   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X27Y97.D1      net (fanout=11)       0.866   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X27Y97.D       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X27Y95.B1      net (fanout=4)        0.994   proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X27Y95.BMUX    Tilo                  0.360   proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X30Y93.A1      net (fanout=9)        1.193   proc_module_i/axi4lite_0_M_ARVALID[0]
    SLICE_X30Y93.AMUX    Tilo                  0.354   proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/iGPIO_xferAck
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o1
    SLICE_X33Y94.CE      net (fanout=4)        0.558   proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o
    SLICE_X33Y94.CLK     Tceck                 0.205   LEDs_4Bits_TRI_IO_0_OBUF
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_3
    -------------------------------------------------  ---------------------------
    Total                                      5.172ns (1.561ns logic, 3.611ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  4.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.186ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.789 - 0.819)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y96.AQ      Tcko                  0.518   proc_module_i/axi4lite_0_M_BVALID[0]
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i
    SLICE_X26Y96.D2      net (fanout=6)        0.868   proc_module_i/axi4lite_0_M_BVALID[0]
    SLICE_X26Y96.DMUX    Tilo                  0.388   proc_module_i/axi4lite_0_M_BVALID[0]
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_BVALID1
    SLICE_X27Y99.C6      net (fanout=1)        0.433   proc_module_i/axi4lite_0/DEBUG_MC_MP_BRESP[0]
    SLICE_X27Y99.C       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/o_i1
    SLICE_X27Y99.D4      net (fanout=3)        0.473   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/o_i
    SLICE_X27Y99.D       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux1
    SLICE_X26Y98.C3      net (fanout=2)        0.673   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux
    SLICE_X26Y98.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_ARADDR[35]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X29Y99.D2      net (fanout=1)        0.808   proc_module_i/axi4lite_0/N59
    SLICE_X29Y99.D       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.AX      net (fanout=1)        0.482   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.CLK     Tdick                 0.047   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      5.186ns (1.449ns logic, 3.737ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  4.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.858ns (Levels of Logic = 5)
  Clock Path Skew:      -0.338ns (1.297 - 1.635)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y100.CQ     Tcko                  0.518   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X30Y97.C2      net (fanout=8)        1.122   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X30Y97.C       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X31Y98.C6      net (fanout=4)        0.317   proc_module_i/axi4lite_0/axi4lite_0/cb_mf_arvalid[1]
    SLICE_X31Y98.C       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X31Y98.D1      net (fanout=2)        0.900   proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X31Y98.DMUX    Tilo                  0.357   proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X32Y99.B4      net (fanout=2)        0.774   proc_module_i/axi4lite_0_M_AWVALID[1]
    SLICE_X32Y99.B       Tilo                  0.124   proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
                                                       proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1
    SLICE_X32Y99.A4      net (fanout=1)        0.451   proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1
    SLICE_X32Y99.CLK     Tas                   0.047   proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
                                                       proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In3
                                                       proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.858ns (1.294ns logic, 3.564ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  4.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1 (FF)
  Destination:          proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.162ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.789 - 0.819)
  Source Clock:         proc_module_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    proc_module_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1 to proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.AMUX    Tshcko                0.594   proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1
    SLICE_X28Y96.A4      net (fanout=4)        0.755   proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1
    SLICE_X28Y96.A       Tilo                  0.124   proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X26Y96.D5      net (fanout=2)        0.442   proc_module_i/axi4lite_0_M_ARREADY[0]
    SLICE_X26Y96.D       Tilo                  0.124   proc_module_i/axi4lite_0_M_BVALID[0]
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0
    SLICE_X26Y96.C2      net (fanout=1)        0.844   proc_module_i/axi4lite_0/N41
    SLICE_X26Y96.C       Tilo                  0.124   proc_module_i/axi4lite_0_M_BVALID[0]
                                                       proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1
    SLICE_X28Y99.B4      net (fanout=2)        0.735   proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[1]
    SLICE_X28Y99.B       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X28Y99.C6      net (fanout=2)        0.176   proc_module_i/axi4lite_0/N39
    SLICE_X28Y99.C       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X29Y99.D6      net (fanout=1)        0.343   proc_module_i/axi4lite_0/N58
    SLICE_X29Y99.D       Tilo                  0.124   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.AX      net (fanout=1)        0.482   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X29Y99.CLK     Tdick                 0.047   proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      5.162ns (1.385ns logic, 3.777ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_1/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_1/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_2/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_2/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_3/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_3/CLK
  Location pin: SLICE_X30Y94.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: proc_module_i/GPIO_SW/GPIO_SW/gpio_core_1/gpio_Data_In_0/CLK
  Logical resource: proc_module_i/GPIO_SW/GPIO_SW/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X82Y104.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: proc_module_i/GPIO_SW/GPIO_SW/gpio_core_1/gpio_Data_In_0/CLK
  Logical resource: proc_module_i/GPIO_SW/GPIO_SW/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X82Y104.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK
  Location pin: SLICE_X31Y102.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK
  Location pin: SLICE_X31Y102.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK
  Location pin: SLICE_X31Y102.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK
  Location pin: SLICE_X31Y102.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK
  Location pin: SLICE_X31Y102.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK
  Location pin: SLICE_X31Y102.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK
  Location pin: SLICE_X31Y102.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK
  Location pin: SLICE_X31Y102.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK
  Location pin: SLICE_X31Y102.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK
  Location pin: SLICE_X31Y102.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK
  Location pin: SLICE_X31Y102.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK
  Location pin: SLICE_X31Y102.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_31/CLK
  Logical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_31/CK
  Location pin: SLICE_X31Y94.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_31/CLK
  Logical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_31/CK
  Location pin: SLICE_X31Y94.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_31/CLK
  Logical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_31/CK
  Location pin: SLICE_X31Y94.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_30/CLK
  Logical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_30/CK
  Location pin: SLICE_X28Y94.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_30/CLK
  Logical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_30/CK
  Location pin: SLICE_X28Y94.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_30/CLK
  Logical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_30/CK
  Location pin: SLICE_X28Y94.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_29/CLK
  Logical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_29/CK
  Location pin: SLICE_X30Y95.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_29/CLK
  Logical resource: proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_29/CK
  Location pin: SLICE_X30Y95.CLK
  Clock network: proc_module_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2106 paths, 0 nets, and 1099 connections

Design statistics:
   Minimum period:   6.857ns{1}   (Maximum frequency: 145.836MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 23 23:46:07 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 628 MB



