Archive member included to satisfy reference by file (symbol)

d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_getchar.o)
                              obj/default/hello_world_small.o (alt_getchar)
d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_load.o)
                              d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp//obj/HAL/src/crt0.o (alt_load)
d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_main.o)
                              d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp//obj/HAL/src/crt0.o (alt_main)
d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_printf.o)
                              obj/default/hello_world_small.o (alt_printf)
d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putchar.o)
                              d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_printf.o) (alt_putchar)
d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putstr.o)
                              obj/default/hello_world_small.o (alt_putstr)
d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_usleep.o)
                              obj/default/hello_world_small.o (usleep)
d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_sys_init.o)
                              d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_main.o) (alt_irq_init)
d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
                              d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_getchar.o) (altera_avalon_jtag_uart_read)
d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                              d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putchar.o) (altera_avalon_jtag_uart_write)
d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_busy_sleep.o)
                              d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_usleep.o) (alt_busy_sleep)
d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
                              d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_load.o) (alt_dcache_flush_all)
d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dev.o)
                              d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_getchar.o) (alt_fd_list)
d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
                              d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_load.o) (alt_icache_flush_all)
d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
                              d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_sys_init.o) (altera_nios2_gen2_irq_init)
d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
                              d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_load.o) (memcpy)
d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-strlen.o)
                              d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putstr.o) (strlen)
d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-divmod.o)
                              d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_busy_sleep.o) (__udivsi3)
d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-mul.o)
                              d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_busy_sleep.o) (__mulsi3)

Memory Configuration

Name             Origin             Length             Attributes
reset            0x0000000000024000 0x0000000000000020
onchip_memory2_0 0x0000000000024020 0x0000000000003fe0
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map

LOAD d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp//obj/HAL/src/crt0.o
LOAD obj/default/hello_world_small.o
LOAD d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libstdc++.a
LOAD d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libm.a
LOAD d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a
START GROUP
LOAD d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a
LOAD d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a
LOAD d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a
LOAD d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libm.a
END GROUP
LOAD d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a
                0x0000000000024000                __alt_mem_onchip_memory2_0 = 0x24000

.entry          0x0000000000024000       0x20
 *(.entry)
 .entry         0x0000000000024000       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp//obj/HAL/src/crt0.o
                0x0000000000024000                __reset
                0x000000000002400c                _exit

.exceptions     0x0000000000024020        0x0
                0x0000000000024020                PROVIDE (__ram_exceptions_start = ABSOLUTE (.))
                0x0000000000024020                . = ALIGN (0x20)
 *(.irq)
 *(.exceptions.entry.label)
 *(.exceptions.entry.user)
 *(.exceptions.entry.ecc_fatal)
 *(.exceptions.entry)
 *(.exceptions.irqtest.user)
 *(.exceptions.irqtest)
 *(.exceptions.irqhandler.user)
 *(.exceptions.irqhandler)
 *(.exceptions.irqreturn.user)
 *(.exceptions.irqreturn)
 *(.exceptions.notirq.label)
 *(.exceptions.notirq.user)
 *(.exceptions.notirq)
 *(.exceptions.soft.user)
 *(.exceptions.soft)
 *(.exceptions.unknown.user)
 *(.exceptions.unknown)
 *(.exceptions.exit.label)
 *(.exceptions.exit.user)
 *(.exceptions.exit)
 *(.exceptions)
                0x0000000000024020                PROVIDE (__ram_exceptions_end = ABSOLUTE (.))
                0x0000000000024020                PROVIDE (__flash_exceptions_start = LOADADDR (.exceptions))

.text           0x0000000000024020      0x828
                [!provide]                        PROVIDE (stext = ABSOLUTE (.))
 *(.interp)
 *(.hash)
 *(.dynsym)
 *(.dynstr)
 *(.gnu.version)
 *(.gnu.version_d)
 *(.gnu.version_r)
 *(.rel.init)
 *(.rela.init)
 *(.rel.text .rel.text.* .rel.gnu.linkonce.t.*)
 *(.rela.text .rela.text.* .rela.gnu.linkonce.t.*)
 *(.rel.fini)
 *(.rela.fini)
 *(.rel.rodata .rel.rodata.* .rel.gnu.linkonce.r.*)
 *(.rela.rodata .rela.rodata.* .rela.gnu.linkonce.r.*)
 *(.rel.data .rel.data.* .rel.gnu.linkonce.d.*)
 *(.rela.data .rela.data.* .rela.gnu.linkonce.d.*)
 *(.rel.tdata .rel.tdata.* .rel.gnu.linkonce.td.*)
 *(.rela.tdata .rela.tdata.* .rela.gnu.linkonce.td.*)
 *(.rel.tbss .rel.tbss.* .rel.gnu.linkonce.tb.*)
 *(.rela.tbss .rela.tbss.* .rela.gnu.linkonce.tb.*)
 *(.rel.ctors)
 *(.rela.ctors)
 *(.rel.dtors)
 *(.rela.dtors)
 *(.rel.got)
 *(.rela.got)
 *(.rel.sdata .rel.sdata.* .rel.gnu.linkonce.s.*)
 *(.rela.sdata .rela.sdata.* .rela.gnu.linkonce.s.*)
 *(.rel.sbss .rel.sbss.* .rel.gnu.linkonce.sb.*)
 *(.rela.sbss .rela.sbss.* .rela.gnu.linkonce.sb.*)
 *(.rel.sdata2 .rel.sdata2.* .rel.gnu.linkonce.s2.*)
 *(.rela.sdata2 .rela.sdata2.* .rela.gnu.linkonce.s2.*)
 *(.rel.sbss2 .rel.sbss2.* .rel.gnu.linkonce.sb2.*)
 *(.rela.sbss2 .rela.sbss2.* .rela.gnu.linkonce.sb2.*)
 *(.rel.bss .rel.bss.* .rel.gnu.linkonce.b.*)
 *(.rela.bss .rela.bss.* .rela.gnu.linkonce.b.*)
 *(.rel.plt)
 *(.rela.plt)
 *(.rel.dyn)
 *(.init)
 *(.plt)
 *(.text .stub .text.* .gnu.linkonce.t.*)
 .text          0x0000000000024020       0x3c d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp//obj/HAL/src/crt0.o
                0x0000000000024020                _start
 .text          0x000000000002405c        0x0 obj/default/hello_world_small.o
 .text.startup  0x000000000002405c      0x1a4 obj/default/hello_world_small.o
                0x000000000002405c                main
 .text          0x0000000000024200       0x40 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_getchar.o)
                0x0000000000024200                alt_getchar
 .text          0x0000000000024240       0x84 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_load.o)
                0x0000000000024240                alt_load
 .text          0x00000000000242c4       0x2c d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_main.o)
                0x00000000000242c4                alt_main
 .text          0x00000000000242f0      0x140 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_printf.o)
                0x00000000000242f0                alt_printf
 .text          0x0000000000024430       0x4c d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putchar.o)
                0x0000000000024430                alt_putchar
 .text          0x000000000002447c       0x38 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putstr.o)
                0x000000000002447c                alt_putstr
 .text          0x00000000000244b4        0x4 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_usleep.o)
                0x00000000000244b4                usleep
 .text          0x00000000000244b8       0x24 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_sys_init.o)
                0x00000000000244b8                alt_irq_init
                0x00000000000244d8                alt_sys_init
 .text          0x00000000000244dc       0x58 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
                0x00000000000244dc                altera_avalon_jtag_uart_read
 .text          0x0000000000024534       0x30 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                0x0000000000024534                altera_avalon_jtag_uart_write
 .text          0x0000000000024564       0xac d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_busy_sleep.o)
                0x0000000000024564                alt_busy_sleep
 .text          0x0000000000024610        0x4 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
                0x0000000000024610                alt_dcache_flush_all
 .text          0x0000000000024614        0x8 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dev.o)
 .text          0x000000000002461c        0x4 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
                0x000000000002461c                alt_icache_flush_all
 .text          0x0000000000024620        0x8 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
                0x0000000000024620                altera_nios2_gen2_irq_init
 .text          0x0000000000024628        0x0 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
 .text.memcpy   0x0000000000024628       0x28 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
                0x0000000000024628                memcpy
 .text          0x0000000000024650        0x0 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-strlen.o)
 .text.strlen   0x0000000000024650       0x1c d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-strlen.o)
                0x0000000000024650                strlen
 .text          0x000000000002466c      0x1b4 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-divmod.o)
                0x000000000002466c                __divsi3
                0x00000000000246ec                __modsi3
                0x0000000000024760                __udivsi3
                0x00000000000247c4                __umodsi3
 .text          0x0000000000024820       0x28 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-mul.o)
                0x0000000000024820                __mulsi3
 *(.gnu.warning.*)
 *(.fini)
                [!provide]                        PROVIDE (__etext = ABSOLUTE (.))
                [!provide]                        PROVIDE (_etext = ABSOLUTE (.))
                [!provide]                        PROVIDE (etext = ABSOLUTE (.))
 *(.eh_frame_hdr)
                0x0000000000024848                . = ALIGN (0x4)
                [!provide]                        PROVIDE (__preinit_array_start = ABSOLUTE (.))
 *(.preinit_array)
                [!provide]                        PROVIDE (__preinit_array_end = ABSOLUTE (.))
                [!provide]                        PROVIDE (__init_array_start = ABSOLUTE (.))
 *(.init_array)
                [!provide]                        PROVIDE (__init_array_end = ABSOLUTE (.))
                [!provide]                        PROVIDE (__fini_array_start = ABSOLUTE (.))
 *(.fini_array)
                [!provide]                        PROVIDE (__fini_array_end = ABSOLUTE (.))
 *(.eh_frame)
 *(.gcc_except_table .gcc_except_table.*)
 *(.dynamic)
                [!provide]                        PROVIDE (__CTOR_LIST__ = ABSOLUTE (.))
 *(.ctors)
 *(SORT_BY_NAME(.ctors.*))
                [!provide]                        PROVIDE (__CTOR_END__ = ABSOLUTE (.))
                [!provide]                        PROVIDE (__DTOR_LIST__ = ABSOLUTE (.))
 *(.dtors)
 *(SORT_BY_NAME(.dtors.*))
                [!provide]                        PROVIDE (__DTOR_END__ = ABSOLUTE (.))
 *(.jcr)
                0x0000000000024848                . = ALIGN (0x4)

.rodata         0x0000000000024848       0xc8
                0x0000000000024848                PROVIDE (__ram_rodata_start = ABSOLUTE (.))
                0x0000000000024848                . = ALIGN (0x4)
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata.str1.4
                0x0000000000024848       0xba obj/default/hello_world_small.o
 *fill*         0x0000000000024902        0x2 
 .rodata.str1.4
                0x0000000000024904        0xa d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dev.o)
 *(.rodata1)
                0x0000000000024910                . = ALIGN (0x4)
 *fill*         0x000000000002490e        0x2 
                0x0000000000024910                PROVIDE (__ram_rodata_end = ABSOLUTE (.))
                0x0000000000024848                PROVIDE (__flash_rodata_start = LOADADDR (.rodata))

.rwdata         0x0000000000024910       0x70 load address 0x0000000000024980
                0x0000000000024910                PROVIDE (__ram_rwdata_start = ABSOLUTE (.))
                0x0000000000024910                . = ALIGN (0x4)
 *(.got.plt)
 *(.got)
 *(.data1)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x0000000000024910        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp//obj/HAL/src/crt0.o
 .data          0x0000000000024910        0x0 obj/default/hello_world_small.o
 .data          0x0000000000024910        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_getchar.o)
 .data          0x0000000000024910        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_load.o)
 .data          0x0000000000024910        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_main.o)
 .data          0x0000000000024910        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_printf.o)
 .data          0x0000000000024910        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putchar.o)
 .data          0x0000000000024910        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putstr.o)
 .data          0x0000000000024910        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_usleep.o)
 .data          0x0000000000024910        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_sys_init.o)
 .data          0x0000000000024910        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .data          0x0000000000024910        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .data          0x0000000000024910        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_busy_sleep.o)
 .data          0x0000000000024910        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .data          0x0000000000024910       0x58 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dev.o)
                0x0000000000024910                alt_fd_list
                0x0000000000024940                alt_dev_null
 .data          0x0000000000024968        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .data          0x0000000000024968        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .data          0x0000000000024968        0x0 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
 .data          0x0000000000024968        0x0 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-strlen.o)
 .data          0x0000000000024968        0x0 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-divmod.o)
 .data          0x0000000000024968        0x0 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-mul.o)
                0x000000000002c968                _gp = ABSOLUTE ((. + 0x8000))
                [!provide]                        PROVIDE (gp = _gp)
 *(.rwdata .rwdata.*)
 *(.sdata .sdata.* .gnu.linkonce.s.*)
 .sdata         0x0000000000024968        0x4 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_sys_init.o)
                0x0000000000024968                jtag_uart_0
 .sdata         0x000000000002496c       0x14 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dev.o)
                0x000000000002496c                alt_max_fd
                0x0000000000024970                alt_dev_list
                0x0000000000024978                alt_fs_list
 *(.sdata2 .sdata2.* .gnu.linkonce.s2.*)
                0x0000000000024980                . = ALIGN (0x4)
                0x0000000000024980                _edata = ABSOLUTE (.)
                [!provide]                        PROVIDE (edata = ABSOLUTE (.))
                0x0000000000024980                PROVIDE (__ram_rwdata_end = ABSOLUTE (.))
                0x0000000000024980                PROVIDE (__flash_rwdata_start = LOADADDR (.rwdata))

.bss            0x00000000000249f0        0xc
                0x00000000000249f0                __bss_start = ABSOLUTE (.)
                [!provide]                        PROVIDE (__sbss_start = ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_start = ABSOLUTE (.))
 *(.dynsbss)
 *(.sbss .sbss.* .gnu.linkonce.sb.*)
 .sbss          0x00000000000249f0        0xc d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_main.o)
                0x00000000000249f0                alt_envp
                0x00000000000249f4                alt_argv
                0x00000000000249f8                alt_argc
 *(.sbss2 .sbss2.* .gnu.linkonce.sb2.*)
 *(.scommon)
                [!provide]                        PROVIDE (__sbss_end = ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_end = ABSOLUTE (.))
 *(.dynbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x00000000000249fc        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp//obj/HAL/src/crt0.o
 .bss           0x00000000000249fc        0x0 obj/default/hello_world_small.o
 .bss           0x00000000000249fc        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_getchar.o)
 .bss           0x00000000000249fc        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_load.o)
 .bss           0x00000000000249fc        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_main.o)
 .bss           0x00000000000249fc        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_printf.o)
 .bss           0x00000000000249fc        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putchar.o)
 .bss           0x00000000000249fc        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putstr.o)
 .bss           0x00000000000249fc        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_usleep.o)
 .bss           0x00000000000249fc        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_sys_init.o)
 .bss           0x00000000000249fc        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .bss           0x00000000000249fc        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .bss           0x00000000000249fc        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_busy_sleep.o)
 .bss           0x00000000000249fc        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .bss           0x00000000000249fc        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dev.o)
 .bss           0x00000000000249fc        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .bss           0x00000000000249fc        0x0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .bss           0x00000000000249fc        0x0 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
 .bss           0x00000000000249fc        0x0 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-strlen.o)
 .bss           0x00000000000249fc        0x0 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-divmod.o)
 .bss           0x00000000000249fc        0x0 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-mul.o)
 *(COMMON)
                0x00000000000249fc                . = ALIGN (0x4)
                0x00000000000249fc                __bss_end = ABSOLUTE (.)

.onchip_memory2_0
                0x00000000000249fc        0x0
                [!provide]                        PROVIDE (_alt_partition_onchip_memory2_0_start = ABSOLUTE (.))
 *(.onchip_memory2_0 .onchip_memory2_0. onchip_memory2_0.*)
                0x00000000000249fc                . = ALIGN (0x4)
                [!provide]                        PROVIDE (_alt_partition_onchip_memory2_0_end = ABSOLUTE (.))
                0x00000000000249fc                _end = ABSOLUTE (.)
                0x00000000000249fc                end = ABSOLUTE (.)
                0x00000000000249fc                __alt_stack_base = ABSOLUTE (.)
                [!provide]                        PROVIDE (_alt_partition_onchip_memory2_0_load_addr = LOADADDR (.onchip_memory2_0))

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.stab.excl
 *(.stab.excl)

.stab.exclstr
 *(.stab.exclstr)

.stab.index
 *(.stab.index)

.stab.indexstr
 *(.stab.indexstr)

.comment        0x0000000000000000       0x2d
 *(.comment)
 .comment       0x0000000000000000       0x2d obj/default/hello_world_small.o
                                         0x2e (size before relaxing)
 .comment       0x000000000000002d       0x2e d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_getchar.o)
 .comment       0x000000000000002d       0x2e d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_load.o)
 .comment       0x000000000000002d       0x2e d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_main.o)
 .comment       0x000000000000002d       0x2e d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_printf.o)
 .comment       0x000000000000002d       0x2e d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putchar.o)
 .comment       0x000000000000002d       0x2e d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putstr.o)
 .comment       0x000000000000002d       0x2e d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_usleep.o)
 .comment       0x000000000000002d       0x2e d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_sys_init.o)
 .comment       0x000000000000002d       0x2e d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .comment       0x000000000000002d       0x2e d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .comment       0x000000000000002d       0x2e d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_busy_sleep.o)
 .comment       0x000000000000002d       0x2e d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .comment       0x000000000000002d       0x2e d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dev.o)
 .comment       0x000000000000002d       0x2e d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .comment       0x000000000000002d       0x2e d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .comment       0x000000000000002d       0x2e d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
 .comment       0x000000000000002d       0x2e d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-strlen.o)
 .comment       0x000000000000002d       0x2e d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-divmod.o)
 .comment       0x000000000000002d       0x2e d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-mul.o)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x0000000000000000      0x2a8
 *(.debug_aranges)
 .debug_aranges
                0x0000000000000000       0x28 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp//obj/HAL/src/crt0.o
 .debug_aranges
                0x0000000000000028       0x20 obj/default/hello_world_small.o
 .debug_aranges
                0x0000000000000048       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_getchar.o)
 .debug_aranges
                0x0000000000000068       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_load.o)
 .debug_aranges
                0x0000000000000088       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_main.o)
 .debug_aranges
                0x00000000000000a8       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_printf.o)
 .debug_aranges
                0x00000000000000c8       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_aranges
                0x00000000000000e8       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putstr.o)
 .debug_aranges
                0x0000000000000108       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_usleep.o)
 .debug_aranges
                0x0000000000000128       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_aranges
                0x0000000000000148       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_aranges
                0x0000000000000168       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_aranges
                0x0000000000000188       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_busy_sleep.o)
 .debug_aranges
                0x00000000000001a8       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_aranges
                0x00000000000001c8       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dev.o)
 .debug_aranges
                0x00000000000001e8       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_aranges
                0x0000000000000208       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_aranges
                0x0000000000000228       0x20 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
 .debug_aranges
                0x0000000000000248       0x20 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-strlen.o)
 .debug_aranges
                0x0000000000000268       0x20 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-divmod.o)
 .debug_aranges
                0x0000000000000288       0x20 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-mul.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x0000000000000000     0x2073
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x0000000000000000       0x22 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp//obj/HAL/src/crt0.o
 .debug_info    0x0000000000000022      0x2ba obj/default/hello_world_small.o
 .debug_info    0x00000000000002dc      0x32b d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_getchar.o)
 .debug_info    0x0000000000000607      0x267 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_load.o)
 .debug_info    0x000000000000086e      0x129 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_main.o)
 .debug_info    0x0000000000000997      0x170 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_printf.o)
 .debug_info    0x0000000000000b07      0x122 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_info    0x0000000000000c29      0x132 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putstr.o)
 .debug_info    0x0000000000000d5b       0xdd d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_usleep.o)
 .debug_info    0x0000000000000e38      0x12a d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_info    0x0000000000000f62      0x173 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_info    0x00000000000010d5      0x14a d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_info    0x000000000000121f      0x10b d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_busy_sleep.o)
 .debug_info    0x000000000000132a       0x8c d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_info    0x00000000000013b6      0x57a d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dev.o)
 .debug_info    0x0000000000001930       0x8c d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_info    0x00000000000019bc       0x8c d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_info    0x0000000000001a48      0x128 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
 .debug_info    0x0000000000001b70       0xd0 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-strlen.o)
 .debug_info    0x0000000000001c40      0x368 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-divmod.o)
 .debug_info    0x0000000000001fa8       0xcb d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-mul.o)

.debug_abbrev   0x0000000000000000      0xfcf
 *(.debug_abbrev)
 .debug_abbrev  0x0000000000000000       0x12 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp//obj/HAL/src/crt0.o
 .debug_abbrev  0x0000000000000012      0x103 obj/default/hello_world_small.o
 .debug_abbrev  0x0000000000000115      0x12f d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_getchar.o)
 .debug_abbrev  0x0000000000000244      0x125 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_load.o)
 .debug_abbrev  0x0000000000000369       0xba d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_main.o)
 .debug_abbrev  0x0000000000000423      0x10a d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_printf.o)
 .debug_abbrev  0x000000000000052d       0xe1 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_abbrev  0x000000000000060e       0xe0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putstr.o)
 .debug_abbrev  0x00000000000006ee       0x98 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_usleep.o)
 .debug_abbrev  0x0000000000000786      0x10b d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_abbrev  0x0000000000000891       0xea d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_abbrev  0x000000000000097b       0xea d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_abbrev  0x0000000000000a65       0xbc d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_busy_sleep.o)
 .debug_abbrev  0x0000000000000b21       0x44 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_abbrev  0x0000000000000b65      0x117 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dev.o)
 .debug_abbrev  0x0000000000000c7c       0x44 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_abbrev  0x0000000000000cc0       0x44 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_abbrev  0x0000000000000d04       0xbe d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
 .debug_abbrev  0x0000000000000dc2       0x8d d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-strlen.o)
 .debug_abbrev  0x0000000000000e4f      0x103 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-divmod.o)
 .debug_abbrev  0x0000000000000f52       0x7d d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-mul.o)

.debug_line     0x0000000000000000     0x1685
 *(.debug_line)
 .debug_line    0x0000000000000000       0x66 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp//obj/HAL/src/crt0.o
 .debug_line    0x0000000000000066      0x226 obj/default/hello_world_small.o
 .debug_line    0x000000000000028c       0xdd d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_getchar.o)
 .debug_line    0x0000000000000369      0x101 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_load.o)
 .debug_line    0x000000000000046a       0xe0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_main.o)
 .debug_line    0x000000000000054a      0x1e6 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_printf.o)
 .debug_line    0x0000000000000730       0x7d d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_line    0x00000000000007ad       0xb9 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putstr.o)
 .debug_line    0x0000000000000866       0xe4 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_usleep.o)
 .debug_line    0x000000000000094a       0xd7 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_line    0x0000000000000a21      0x11d d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_line    0x0000000000000b3e       0xd6 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_line    0x0000000000000c14      0x10c d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_busy_sleep.o)
 .debug_line    0x0000000000000d20       0x53 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_line    0x0000000000000d73      0x1a0 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dev.o)
 .debug_line    0x0000000000000f13       0x51 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_line    0x0000000000000f64       0x5a d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_line    0x0000000000000fbe      0x18d d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
 .debug_line    0x000000000000114b      0x17d d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-strlen.o)
 .debug_line    0x00000000000012c8      0x306 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-divmod.o)
 .debug_line    0x00000000000015ce       0xb7 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-mul.o)

.debug_frame    0x0000000000000000      0x360
 *(.debug_frame)
 .debug_frame   0x0000000000000000       0x34 obj/default/hello_world_small.o
 .debug_frame   0x0000000000000034       0x30 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_getchar.o)
 .debug_frame   0x0000000000000064       0x2c d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_load.o)
 .debug_frame   0x0000000000000090       0x2c d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_main.o)
 .debug_frame   0x00000000000000bc       0x44 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_printf.o)
 .debug_frame   0x0000000000000100       0x30 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_frame   0x0000000000000130       0x30 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putstr.o)
 .debug_frame   0x0000000000000160       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_usleep.o)
 .debug_frame   0x0000000000000180       0x3c d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_frame   0x00000000000001bc       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_frame   0x00000000000001dc       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_frame   0x00000000000001fc       0x34 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_busy_sleep.o)
 .debug_frame   0x0000000000000230       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_frame   0x0000000000000250       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dev.o)
 .debug_frame   0x0000000000000270       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_frame   0x0000000000000290       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_frame   0x00000000000002b0       0x20 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
 .debug_frame   0x00000000000002d0       0x20 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-strlen.o)
 .debug_frame   0x00000000000002f0       0x50 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-divmod.o)
 .debug_frame   0x0000000000000340       0x20 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-mul.o)

.debug_str      0x0000000000000000      0xb0b
 *(.debug_str)
 .debug_str     0x0000000000000000       0x52 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp//obj/HAL/src/crt0.o
 .debug_str     0x0000000000000052      0x153 obj/default/hello_world_small.o
                                        0x191 (size before relaxing)
 .debug_str     0x00000000000001a5       0xe1 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_getchar.o)
                                        0x226 (size before relaxing)
 .debug_str     0x0000000000000286      0x12c d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_load.o)
                                        0x24f (size before relaxing)
 .debug_str     0x00000000000003b2       0x5e d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_main.o)
                                        0x17f (size before relaxing)
 .debug_str     0x0000000000000410       0x59 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_printf.o)
                                        0x10a (size before relaxing)
 .debug_str     0x0000000000000469       0x34 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putchar.o)
                                        0x188 (size before relaxing)
 .debug_str     0x000000000000049d       0x1c d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putstr.o)
                                        0x18d (size before relaxing)
 .debug_str     0x00000000000004b9       0x31 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_usleep.o)
                                        0x15f (size before relaxing)
 .debug_str     0x00000000000004ea       0x6b d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_sys_init.o)
                                        0x1cd (size before relaxing)
 .debug_str     0x0000000000000555       0x38 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
                                        0x1c6 (size before relaxing)
 .debug_str     0x000000000000058d       0x32 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                                        0x1bc (size before relaxing)
 .debug_str     0x00000000000005bf       0x46 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_busy_sleep.o)
                                        0x179 (size before relaxing)
 .debug_str     0x0000000000000605       0x1f d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
                                        0x150 (size before relaxing)
 .debug_str     0x0000000000000624      0x15d d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_dev.o)
                                        0x35f (size before relaxing)
 .debug_str     0x0000000000000781       0x1f d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
                                        0x150 (size before relaxing)
 .debug_str     0x00000000000007a0       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
                                        0x157 (size before relaxing)
 .debug_str     0x00000000000007c0      0x147 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
                                        0x1ea (size before relaxing)
 .debug_str     0x0000000000000907       0x3f d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-strlen.o)
                                        0x1dc (size before relaxing)
 .debug_str     0x0000000000000946      0x18b d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-divmod.o)
                                        0x1e0 (size before relaxing)
 .debug_str     0x0000000000000ad1       0x3a d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-mul.o)
                                        0x1a1 (size before relaxing)

.debug_loc      0x0000000000000000      0xecc
 *(.debug_loc)
 .debug_loc     0x0000000000000000       0xd5 obj/default/hello_world_small.o
 .debug_loc     0x00000000000000d5      0x23c d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_printf.o)
 .debug_loc     0x0000000000000311       0x32 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_loc     0x0000000000000343       0x3f d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_putstr.o)
 .debug_loc     0x0000000000000382       0x25 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_usleep.o)
 .debug_loc     0x00000000000003a7       0x25 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_loc     0x00000000000003cc      0x130 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_loc     0x00000000000004fc       0x93 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_loc     0x000000000000058f      0x158 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_busy_sleep.o)
 .debug_loc     0x00000000000006e7      0x12a d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
 .debug_loc     0x0000000000000811       0x44 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-strlen.o)
 .debug_loc     0x0000000000000855      0x5d0 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-divmod.o)
 .debug_loc     0x0000000000000e25       0xa7 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-mul.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.debug_alt_sim_info
                0x0000000000000000       0x40
 *(.debug_alt_sim_info)
 .debug_alt_sim_info
                0x0000000000000000       0x10 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp//obj/HAL/src/crt0.o
 .debug_alt_sim_info
                0x0000000000000010       0x30 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_busy_sleep.o)
                0x0000000000028000                __alt_data_end = 0x28000
                0x0000000000028000                PROVIDE (__alt_stack_pointer = __alt_data_end)
                [!provide]                        PROVIDE (__alt_stack_limit = __alt_stack_base)
                [!provide]                        PROVIDE (__alt_heap_start = end)
                [!provide]                        PROVIDE (__alt_heap_limit = 0x28000)
OUTPUT(nios2_soft.elf elf32-littlenios2)
LOAD linker stubs

.debug_ranges   0x0000000000000000      0x1a0
 .debug_ranges  0x0000000000000000       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp//obj/HAL/src/crt0.o
 .debug_ranges  0x0000000000000020       0x80 obj/default/hello_world_small.o
 .debug_ranges  0x00000000000000a0       0x30 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_load.o)
 .debug_ranges  0x00000000000000d0       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(alt_printf.o)
 .debug_ranges  0x00000000000000f0       0x20 d:/intelFPGA_lite/SDUP_PROJ/software/nios2_soft_bsp/\libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_ranges  0x0000000000000110       0x10 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
 .debug_ranges  0x0000000000000120       0x10 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-strlen.o)
 .debug_ranges  0x0000000000000130       0x70 d:/intelfpga_lite/21.1/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/10.3.1/mno-hw-mul\libgcc.a(lib2-divmod.o)
