Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 27 18:07:31 2024
| Host         : DESKTOP-M13T56A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2902 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.366      -25.611                    207                 8212        0.060        0.000                      0                 8212        2.833        0.000                       0                  2904  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk    {0.000 3.333}        6.667           150.000         
  clkfbout_sys_clk    {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk_1  {0.000 3.333}        6.667           150.000         
  clkfbout_sys_clk_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk         -0.366      -25.611                    207                 8212        0.140        0.000                      0                 8212        2.833        0.000                       0                  2900  
  clkfbout_sys_clk                                                                                                                                                     18.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1       -0.365      -25.353                    207                 8212        0.140        0.000                      0                 8212        2.833        0.000                       0                  2900  
  clkfbout_sys_clk_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk         -0.366      -25.611                    207                 8212        0.060        0.000                      0                 8212  
clk_out1_sys_clk    clk_out1_sys_clk_1       -0.366      -25.611                    207                 8212        0.060        0.000                      0                 8212  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :          207  Failing Endpoints,  Worst Slack       -0.366ns,  Total Violation      -25.611ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 2.535ns (37.479%)  route 4.229ns (62.521%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 5.959 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.539     5.356    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I4_O)        0.097     5.453 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_3/O
                         net (fo=36, routed)          0.533     5.986    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_3_n_0
    SLICE_X0Y102         LUT4 (Prop_lut4_I3_O)        0.107     6.093 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][23]_i_1/O
                         net (fo=1, routed)           0.329     6.422    sigma/sigma_tile/riscv/p_1_in__0[23]
    SLICE_X5Y101         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.196     5.959    sigma/sigma_tile/riscv/clk_out1
    SLICE_X5Y101         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/C
                         clock pessimism              0.346     6.305    
                         clock uncertainty           -0.080     6.224    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)       -0.169     6.055    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]
  -------------------------------------------------------------------
                         required time                          6.055    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.340ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 2.542ns (38.343%)  route 4.088ns (61.657%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 5.899 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.293    -0.324    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.522 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=6, routed)           0.981     2.503    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X12Y105        LUT4 (Prop_lut4_I3_O)        0.097     2.600 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10/O
                         net (fo=114, routed)         0.377     2.977    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.097     3.074 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28/O
                         net (fo=1, routed)           0.307     3.381    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.097     3.478 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13/O
                         net (fo=4, routed)           0.666     4.143    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I1_O)        0.097     4.240 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.521     4.762    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.859 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.561     5.420    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X14Y107        LUT6 (Prop_lut6_I5_O)        0.097     5.517 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][4]_i_1/O
                         net (fo=2, routed)           0.458     5.975    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][4]
    SLICE_X14Y107        LUT5 (Prop_lut5_I1_O)        0.114     6.089 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][4]_i_1/O
                         net (fo=1, routed)           0.217     6.306    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][4]
    SLICE_X12Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.136     5.899    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]/C
                         clock pessimism              0.287     6.186    
                         clock uncertainty           -0.080     6.106    
    SLICE_X12Y106        FDRE (Setup_fdre_C_D)       -0.140     5.966    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                 -0.340    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 2.535ns (37.731%)  route 4.184ns (62.269%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 5.959 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.539     5.356    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I4_O)        0.097     5.453 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_3/O
                         net (fo=36, routed)          0.499     5.952    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_3_n_0
    SLICE_X4Y103         LUT4 (Prop_lut4_I3_O)        0.107     6.059 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][30]_i_1/O
                         net (fo=1, routed)           0.317     6.377    sigma/sigma_tile/riscv/p_1_in__0[30]
    SLICE_X5Y104         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.196     5.959    sigma/sigma_tile/riscv/clk_out1
    SLICE_X5Y104         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/C
                         clock pessimism              0.346     6.305    
                         clock uncertainty           -0.080     6.224    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)       -0.181     6.043    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 2.428ns (37.779%)  route 3.999ns (62.221%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 5.894 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.293    -0.324    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.522 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=6, routed)           0.981     2.503    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X12Y105        LUT4 (Prop_lut4_I3_O)        0.097     2.600 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10/O
                         net (fo=114, routed)         0.377     2.977    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.097     3.074 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28/O
                         net (fo=1, routed)           0.307     3.381    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.097     3.478 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13/O
                         net (fo=4, routed)           0.666     4.143    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I1_O)        0.097     4.240 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.521     4.762    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.859 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.269     5.128    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
    SLICE_X15Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.225 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.878     6.103    sigma/sigma_tile/riscv/SR[0]
    SLICE_X32Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.131     5.894    sigma/sigma_tile/riscv/clk_out1
    SLICE_X32Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/C
                         clock pessimism              0.287     6.181    
                         clock uncertainty           -0.080     6.101    
    SLICE_X32Y101        FDRE (Setup_fdre_C_R)       -0.314     5.787    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]
  -------------------------------------------------------------------
                         required time                          5.787    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 2.428ns (37.779%)  route 3.999ns (62.221%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 5.894 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.293    -0.324    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.522 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=6, routed)           0.981     2.503    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X12Y105        LUT4 (Prop_lut4_I3_O)        0.097     2.600 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10/O
                         net (fo=114, routed)         0.377     2.977    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.097     3.074 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28/O
                         net (fo=1, routed)           0.307     3.381    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.097     3.478 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13/O
                         net (fo=4, routed)           0.666     4.143    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I1_O)        0.097     4.240 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.521     4.762    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.859 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.269     5.128    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
    SLICE_X15Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.225 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.878     6.103    sigma/sigma_tile/riscv/SR[0]
    SLICE_X32Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.131     5.894    sigma/sigma_tile/riscv/clk_out1
    SLICE_X32Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][7]/C
                         clock pessimism              0.287     6.181    
                         clock uncertainty           -0.080     6.101    
    SLICE_X32Y101        FDRE (Setup_fdre_C_R)       -0.314     5.787    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][7]
  -------------------------------------------------------------------
                         required time                          5.787    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.525ns (38.799%)  route 3.983ns (61.201%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 5.962 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.630     5.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     5.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.164     5.708    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.097     5.805 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.361     6.166    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.199     5.962    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/C
                         clock pessimism              0.346     6.308    
                         clock uncertainty           -0.080     6.227    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.373     5.854    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]
  -------------------------------------------------------------------
                         required time                          5.854    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.525ns (38.799%)  route 3.983ns (61.201%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 5.962 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.630     5.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     5.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.164     5.708    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.097     5.805 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.361     6.166    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.199     5.962    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][10]/C
                         clock pessimism              0.346     6.308    
                         clock uncertainty           -0.080     6.227    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.373     5.854    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][10]
  -------------------------------------------------------------------
                         required time                          5.854    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.525ns (38.799%)  route 3.983ns (61.201%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 5.962 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.630     5.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     5.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.164     5.708    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.097     5.805 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.361     6.166    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.199     5.962    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/C
                         clock pessimism              0.346     6.308    
                         clock uncertainty           -0.080     6.227    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.373     5.854    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]
  -------------------------------------------------------------------
                         required time                          5.854    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.525ns (38.799%)  route 3.983ns (61.201%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 5.962 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.630     5.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     5.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.164     5.708    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.097     5.805 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.361     6.166    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.199     5.962    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/C
                         clock pessimism              0.346     6.308    
                         clock uncertainty           -0.080     6.227    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.373     5.854    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]
  -------------------------------------------------------------------
                         required time                          5.854    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 2.428ns (36.620%)  route 4.202ns (63.380%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 5.920 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.653     5.470    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.097     5.567 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=66, routed)          0.721     6.288    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][31]_i_1_n_0
    SLICE_X11Y94         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.158     5.920    sigma/sigma_tile/riscv/clk_out1
    SLICE_X11Y94         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/C
                         clock pessimism              0.287     6.208    
                         clock uncertainty           -0.080     6.128    
    SLICE_X11Y94         FDRE (Setup_fdre_C_CE)      -0.150     5.978    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                 -0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.597    -0.567    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/Q
                         net (fo=1, routed)           0.088    -0.338    sigma/udm/udm_controller/in45[0]
    SLICE_X6Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.293 r  sigma/udm/udm_controller/RD_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    sigma/udm/udm_controller/RD_DATA_reg[0]
    SLICE_X6Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.867    -0.805    sigma/udm/udm_controller/clk_out1
    SLICE_X6Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[0]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.121    -0.433    sigma/udm/udm_controller/RD_DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.602    -0.562    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.088    -0.333    sigma/udm/udm_controller/tx_sendbyte_ff[6]
    SLICE_X2Y89          LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    sigma/udm/udm_controller/p_1_in[6]
    SLICE_X2Y89          FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.875    -0.798    sigma/udm/udm_controller/clk_out1
    SLICE_X2Y89          FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.249    -0.549    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121    -0.428    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.190%)  route 0.097ns (40.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.564    -0.600    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X43Y85         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[13]/Q
                         net (fo=5, routed)           0.097    -0.362    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_0[13]
    SLICE_X42Y85         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.833    -0.840    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y85         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[12]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.085    -0.502    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.130%)  route 0.097ns (40.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.597    -0.567    sigma/clk_out1
    SLICE_X1Y108         FDRE                                         r  sigma/gpio_bo_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sigma/gpio_bo_reg_reg[24]/Q
                         net (fo=1, routed)           0.097    -0.329    sigma/gpio_bo_reg_reg_n_0_[24]
    SLICE_X2Y108         FDRE                                         r  sigma/csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.870    -0.803    sigma/clk_out1
    SLICE_X2Y108         FDRE                                         r  sigma/csr_rdata_reg[24]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.076    -0.475    sigma/csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.289%)  route 0.119ns (45.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.596    -0.568    sigma/clk_out1
    SLICE_X4Y108         FDRE                                         r  sigma/gpio_bo_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sigma/gpio_bo_reg_reg[29]/Q
                         net (fo=1, routed)           0.119    -0.308    sigma/gpio_bo_reg_reg_n_0_[29]
    SLICE_X2Y108         FDRE                                         r  sigma/csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.870    -0.803    sigma/clk_out1
    SLICE_X2Y108         FDRE                                         r  sigma/csr_rdata_reg[29]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.064    -0.464    sigma/csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.507%)  route 0.338ns (64.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.565    -0.599    sigma/sigma_tile/riscv/clk_out1
    SLICE_X31Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][3]/Q
                         net (fo=5, routed)           0.338    -0.120    sigma/sigma_tile/riscv/Q[3]
    SLICE_X41Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.075 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[3]_i_1_n_0
    SLICE_X41Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.841    -0.832    sigma/sigma_tile/riscv/clk_out1
    SLICE_X41Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[3]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.092    -0.231    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.697%)  route 0.117ns (45.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.596    -0.568    sigma/clk_out1
    SLICE_X4Y108         FDRE                                         r  sigma/gpio_bo_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sigma/gpio_bo_reg_reg[27]/Q
                         net (fo=1, routed)           0.117    -0.310    sigma/gpio_bo_reg_reg_n_0_[27]
    SLICE_X2Y109         FDRE                                         r  sigma/csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.870    -0.803    sigma/clk_out1
    SLICE_X2Y109         FDRE                                         r  sigma/csr_rdata_reg[27]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.059    -0.469    sigma/csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.180%)  route 0.134ns (48.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.602    -0.562    sigma/udm/udm_controller/clk_out1
    SLICE_X4Y90          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  sigma/udm/udm_controller/tx_sendbyte_reg[6]/Q
                         net (fo=4, routed)           0.134    -0.287    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[6]
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.875    -0.798    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.072    -0.451    sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.292%)  route 0.117ns (38.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.567    -0.597    sigma/sigma_tile/riscv/clk_out1
    SLICE_X11Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/Q
                         net (fo=2, routed)           0.117    -0.339    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]
    SLICE_X10Y109        LUT6 (Prop_lut6_I2_O)        0.045    -0.294 r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][30]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sigma/sigma_tile/riscv/genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][30]
    SLICE_X10Y109        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.839    -0.834    sigma/sigma_tile/riscv/clk_out1
    SLICE_X10Y109        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.120    -0.460    sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.653%)  route 0.137ns (49.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.602    -0.562    sigma/udm/udm_controller/clk_out1
    SLICE_X4Y90          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  sigma/udm/udm_controller/tx_sendbyte_reg[4]/Q
                         net (fo=4, routed)           0.137    -0.284    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[4]
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.875    -0.798    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.070    -0.453    sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X34Y106    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X48Y104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X48Y104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X42Y113    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X42Y113    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X48Y104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X31Y117    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X46Y101    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X46Y101    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X42Y113    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X2Y108     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X2Y108     sigma/csr_rdata_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X3Y107     sigma/csr_rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X3Y107     sigma/csr_rdata_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X42Y113    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X42Y113    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X31Y117    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X42Y113    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X31Y117    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X3Y107     sigma/csr_rdata_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :          207  Failing Endpoints,  Worst Slack       -0.365ns,  Total Violation      -25.353ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.365ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 2.535ns (37.479%)  route 4.229ns (62.521%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 5.959 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.539     5.356    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I4_O)        0.097     5.453 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_3/O
                         net (fo=36, routed)          0.533     5.986    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_3_n_0
    SLICE_X0Y102         LUT4 (Prop_lut4_I3_O)        0.107     6.093 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][23]_i_1/O
                         net (fo=1, routed)           0.329     6.422    sigma/sigma_tile/riscv/p_1_in__0[23]
    SLICE_X5Y101         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.196     5.959    sigma/sigma_tile/riscv/clk_out1
    SLICE_X5Y101         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/C
                         clock pessimism              0.346     6.305    
                         clock uncertainty           -0.079     6.226    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)       -0.169     6.057    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                 -0.365    

Slack (VIOLATED) :        -0.339ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 2.542ns (38.343%)  route 4.088ns (61.657%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 5.899 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.293    -0.324    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.522 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=6, routed)           0.981     2.503    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X12Y105        LUT4 (Prop_lut4_I3_O)        0.097     2.600 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10/O
                         net (fo=114, routed)         0.377     2.977    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.097     3.074 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28/O
                         net (fo=1, routed)           0.307     3.381    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.097     3.478 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13/O
                         net (fo=4, routed)           0.666     4.143    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I1_O)        0.097     4.240 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.521     4.762    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.859 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.561     5.420    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X14Y107        LUT6 (Prop_lut6_I5_O)        0.097     5.517 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][4]_i_1/O
                         net (fo=2, routed)           0.458     5.975    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][4]
    SLICE_X14Y107        LUT5 (Prop_lut5_I1_O)        0.114     6.089 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][4]_i_1/O
                         net (fo=1, routed)           0.217     6.306    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][4]
    SLICE_X12Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.136     5.899    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]/C
                         clock pessimism              0.287     6.186    
                         clock uncertainty           -0.079     6.107    
    SLICE_X12Y106        FDRE (Setup_fdre_C_D)       -0.140     5.967    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]
  -------------------------------------------------------------------
                         required time                          5.967    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                 -0.339    

Slack (VIOLATED) :        -0.332ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 2.535ns (37.731%)  route 4.184ns (62.269%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 5.959 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.539     5.356    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I4_O)        0.097     5.453 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_3/O
                         net (fo=36, routed)          0.499     5.952    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_3_n_0
    SLICE_X4Y103         LUT4 (Prop_lut4_I3_O)        0.107     6.059 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][30]_i_1/O
                         net (fo=1, routed)           0.317     6.377    sigma/sigma_tile/riscv/p_1_in__0[30]
    SLICE_X5Y104         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.196     5.959    sigma/sigma_tile/riscv/clk_out1
    SLICE_X5Y104         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/C
                         clock pessimism              0.346     6.305    
                         clock uncertainty           -0.079     6.226    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)       -0.181     6.045    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]
  -------------------------------------------------------------------
                         required time                          6.045    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                 -0.332    

Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 2.428ns (37.779%)  route 3.999ns (62.221%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 5.894 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.293    -0.324    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.522 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=6, routed)           0.981     2.503    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X12Y105        LUT4 (Prop_lut4_I3_O)        0.097     2.600 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10/O
                         net (fo=114, routed)         0.377     2.977    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.097     3.074 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28/O
                         net (fo=1, routed)           0.307     3.381    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.097     3.478 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13/O
                         net (fo=4, routed)           0.666     4.143    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I1_O)        0.097     4.240 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.521     4.762    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.859 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.269     5.128    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
    SLICE_X15Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.225 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.878     6.103    sigma/sigma_tile/riscv/SR[0]
    SLICE_X32Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.131     5.894    sigma/sigma_tile/riscv/clk_out1
    SLICE_X32Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/C
                         clock pessimism              0.287     6.181    
                         clock uncertainty           -0.079     6.102    
    SLICE_X32Y101        FDRE (Setup_fdre_C_R)       -0.314     5.788    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]
  -------------------------------------------------------------------
                         required time                          5.788    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 -0.315    

Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 2.428ns (37.779%)  route 3.999ns (62.221%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 5.894 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.293    -0.324    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.522 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=6, routed)           0.981     2.503    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X12Y105        LUT4 (Prop_lut4_I3_O)        0.097     2.600 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10/O
                         net (fo=114, routed)         0.377     2.977    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.097     3.074 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28/O
                         net (fo=1, routed)           0.307     3.381    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.097     3.478 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13/O
                         net (fo=4, routed)           0.666     4.143    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I1_O)        0.097     4.240 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.521     4.762    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.859 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.269     5.128    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
    SLICE_X15Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.225 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.878     6.103    sigma/sigma_tile/riscv/SR[0]
    SLICE_X32Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.131     5.894    sigma/sigma_tile/riscv/clk_out1
    SLICE_X32Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][7]/C
                         clock pessimism              0.287     6.181    
                         clock uncertainty           -0.079     6.102    
    SLICE_X32Y101        FDRE (Setup_fdre_C_R)       -0.314     5.788    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][7]
  -------------------------------------------------------------------
                         required time                          5.788    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 -0.315    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.525ns (38.799%)  route 3.983ns (61.201%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 5.962 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.630     5.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     5.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.164     5.708    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.097     5.805 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.361     6.166    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.199     5.962    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/C
                         clock pessimism              0.346     6.308    
                         clock uncertainty           -0.079     6.229    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.373     5.856    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]
  -------------------------------------------------------------------
                         required time                          5.856    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.525ns (38.799%)  route 3.983ns (61.201%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 5.962 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.630     5.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     5.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.164     5.708    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.097     5.805 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.361     6.166    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.199     5.962    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][10]/C
                         clock pessimism              0.346     6.308    
                         clock uncertainty           -0.079     6.229    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.373     5.856    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][10]
  -------------------------------------------------------------------
                         required time                          5.856    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.525ns (38.799%)  route 3.983ns (61.201%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 5.962 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.630     5.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     5.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.164     5.708    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.097     5.805 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.361     6.166    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.199     5.962    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/C
                         clock pessimism              0.346     6.308    
                         clock uncertainty           -0.079     6.229    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.373     5.856    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]
  -------------------------------------------------------------------
                         required time                          5.856    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.525ns (38.799%)  route 3.983ns (61.201%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 5.962 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.630     5.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     5.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.164     5.708    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.097     5.805 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.361     6.166    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.199     5.962    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/C
                         clock pessimism              0.346     6.308    
                         clock uncertainty           -0.079     6.229    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.373     5.856    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]
  -------------------------------------------------------------------
                         required time                          5.856    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 2.428ns (36.620%)  route 4.202ns (63.380%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 5.920 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.653     5.470    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.097     5.567 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=66, routed)          0.721     6.288    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][31]_i_1_n_0
    SLICE_X11Y94         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.158     5.920    sigma/sigma_tile/riscv/clk_out1
    SLICE_X11Y94         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/C
                         clock pessimism              0.287     6.208    
                         clock uncertainty           -0.079     6.129    
    SLICE_X11Y94         FDRE (Setup_fdre_C_CE)      -0.150     5.979    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]
  -------------------------------------------------------------------
                         required time                          5.979    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                 -0.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.597    -0.567    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/Q
                         net (fo=1, routed)           0.088    -0.338    sigma/udm/udm_controller/in45[0]
    SLICE_X6Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.293 r  sigma/udm/udm_controller/RD_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    sigma/udm/udm_controller/RD_DATA_reg[0]
    SLICE_X6Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.867    -0.805    sigma/udm/udm_controller/clk_out1
    SLICE_X6Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[0]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.121    -0.433    sigma/udm/udm_controller/RD_DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.602    -0.562    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.088    -0.333    sigma/udm/udm_controller/tx_sendbyte_ff[6]
    SLICE_X2Y89          LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    sigma/udm/udm_controller/p_1_in[6]
    SLICE_X2Y89          FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.875    -0.798    sigma/udm/udm_controller/clk_out1
    SLICE_X2Y89          FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.249    -0.549    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121    -0.428    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.190%)  route 0.097ns (40.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.564    -0.600    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X43Y85         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[13]/Q
                         net (fo=5, routed)           0.097    -0.362    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_0[13]
    SLICE_X42Y85         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.833    -0.840    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y85         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[12]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.085    -0.502    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.130%)  route 0.097ns (40.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.597    -0.567    sigma/clk_out1
    SLICE_X1Y108         FDRE                                         r  sigma/gpio_bo_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sigma/gpio_bo_reg_reg[24]/Q
                         net (fo=1, routed)           0.097    -0.329    sigma/gpio_bo_reg_reg_n_0_[24]
    SLICE_X2Y108         FDRE                                         r  sigma/csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.870    -0.803    sigma/clk_out1
    SLICE_X2Y108         FDRE                                         r  sigma/csr_rdata_reg[24]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.076    -0.475    sigma/csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.289%)  route 0.119ns (45.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.596    -0.568    sigma/clk_out1
    SLICE_X4Y108         FDRE                                         r  sigma/gpio_bo_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sigma/gpio_bo_reg_reg[29]/Q
                         net (fo=1, routed)           0.119    -0.308    sigma/gpio_bo_reg_reg_n_0_[29]
    SLICE_X2Y108         FDRE                                         r  sigma/csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.870    -0.803    sigma/clk_out1
    SLICE_X2Y108         FDRE                                         r  sigma/csr_rdata_reg[29]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.064    -0.464    sigma/csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.507%)  route 0.338ns (64.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.565    -0.599    sigma/sigma_tile/riscv/clk_out1
    SLICE_X31Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][3]/Q
                         net (fo=5, routed)           0.338    -0.120    sigma/sigma_tile/riscv/Q[3]
    SLICE_X41Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.075 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[3]_i_1_n_0
    SLICE_X41Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.841    -0.832    sigma/sigma_tile/riscv/clk_out1
    SLICE_X41Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[3]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.092    -0.231    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.697%)  route 0.117ns (45.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.596    -0.568    sigma/clk_out1
    SLICE_X4Y108         FDRE                                         r  sigma/gpio_bo_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sigma/gpio_bo_reg_reg[27]/Q
                         net (fo=1, routed)           0.117    -0.310    sigma/gpio_bo_reg_reg_n_0_[27]
    SLICE_X2Y109         FDRE                                         r  sigma/csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.870    -0.803    sigma/clk_out1
    SLICE_X2Y109         FDRE                                         r  sigma/csr_rdata_reg[27]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.059    -0.469    sigma/csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.180%)  route 0.134ns (48.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.602    -0.562    sigma/udm/udm_controller/clk_out1
    SLICE_X4Y90          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  sigma/udm/udm_controller/tx_sendbyte_reg[6]/Q
                         net (fo=4, routed)           0.134    -0.287    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[6]
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.875    -0.798    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.072    -0.451    sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.292%)  route 0.117ns (38.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.567    -0.597    sigma/sigma_tile/riscv/clk_out1
    SLICE_X11Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/Q
                         net (fo=2, routed)           0.117    -0.339    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]
    SLICE_X10Y109        LUT6 (Prop_lut6_I2_O)        0.045    -0.294 r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][30]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sigma/sigma_tile/riscv/genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][30]
    SLICE_X10Y109        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.839    -0.834    sigma/sigma_tile/riscv/clk_out1
    SLICE_X10Y109        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.120    -0.460    sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.653%)  route 0.137ns (49.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.602    -0.562    sigma/udm/udm_controller/clk_out1
    SLICE_X4Y90          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  sigma/udm/udm_controller/tx_sendbyte_reg[4]/Q
                         net (fo=4, routed)           0.137    -0.284    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[4]
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.875    -0.798    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.070    -0.453    sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X34Y106    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X48Y104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X48Y104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X42Y113    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X42Y113    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X48Y104    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X31Y117    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X46Y101    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X46Y101    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X42Y113    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X2Y108     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X2Y108     sigma/csr_rdata_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X3Y107     sigma/csr_rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X3Y107     sigma/csr_rdata_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X42Y113    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X42Y113    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X31Y117    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X42Y113    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X31Y117    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X3Y107     sigma/csr_rdata_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :          207  Failing Endpoints,  Worst Slack       -0.366ns,  Total Violation      -25.611ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 2.535ns (37.479%)  route 4.229ns (62.521%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 5.959 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.539     5.356    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I4_O)        0.097     5.453 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_3/O
                         net (fo=36, routed)          0.533     5.986    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_3_n_0
    SLICE_X0Y102         LUT4 (Prop_lut4_I3_O)        0.107     6.093 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][23]_i_1/O
                         net (fo=1, routed)           0.329     6.422    sigma/sigma_tile/riscv/p_1_in__0[23]
    SLICE_X5Y101         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.196     5.959    sigma/sigma_tile/riscv/clk_out1
    SLICE_X5Y101         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/C
                         clock pessimism              0.346     6.305    
                         clock uncertainty           -0.080     6.224    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)       -0.169     6.055    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]
  -------------------------------------------------------------------
                         required time                          6.055    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.340ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 2.542ns (38.343%)  route 4.088ns (61.657%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 5.899 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.293    -0.324    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.522 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=6, routed)           0.981     2.503    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X12Y105        LUT4 (Prop_lut4_I3_O)        0.097     2.600 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10/O
                         net (fo=114, routed)         0.377     2.977    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.097     3.074 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28/O
                         net (fo=1, routed)           0.307     3.381    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.097     3.478 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13/O
                         net (fo=4, routed)           0.666     4.143    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I1_O)        0.097     4.240 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.521     4.762    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.859 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.561     5.420    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X14Y107        LUT6 (Prop_lut6_I5_O)        0.097     5.517 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][4]_i_1/O
                         net (fo=2, routed)           0.458     5.975    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][4]
    SLICE_X14Y107        LUT5 (Prop_lut5_I1_O)        0.114     6.089 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][4]_i_1/O
                         net (fo=1, routed)           0.217     6.306    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][4]
    SLICE_X12Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.136     5.899    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]/C
                         clock pessimism              0.287     6.186    
                         clock uncertainty           -0.080     6.106    
    SLICE_X12Y106        FDRE (Setup_fdre_C_D)       -0.140     5.966    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                 -0.340    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 2.535ns (37.731%)  route 4.184ns (62.269%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 5.959 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.539     5.356    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I4_O)        0.097     5.453 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_3/O
                         net (fo=36, routed)          0.499     5.952    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_3_n_0
    SLICE_X4Y103         LUT4 (Prop_lut4_I3_O)        0.107     6.059 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][30]_i_1/O
                         net (fo=1, routed)           0.317     6.377    sigma/sigma_tile/riscv/p_1_in__0[30]
    SLICE_X5Y104         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.196     5.959    sigma/sigma_tile/riscv/clk_out1
    SLICE_X5Y104         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/C
                         clock pessimism              0.346     6.305    
                         clock uncertainty           -0.080     6.224    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)       -0.181     6.043    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 2.428ns (37.779%)  route 3.999ns (62.221%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 5.894 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.293    -0.324    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.522 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=6, routed)           0.981     2.503    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X12Y105        LUT4 (Prop_lut4_I3_O)        0.097     2.600 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10/O
                         net (fo=114, routed)         0.377     2.977    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.097     3.074 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28/O
                         net (fo=1, routed)           0.307     3.381    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.097     3.478 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13/O
                         net (fo=4, routed)           0.666     4.143    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I1_O)        0.097     4.240 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.521     4.762    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.859 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.269     5.128    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
    SLICE_X15Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.225 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.878     6.103    sigma/sigma_tile/riscv/SR[0]
    SLICE_X32Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.131     5.894    sigma/sigma_tile/riscv/clk_out1
    SLICE_X32Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/C
                         clock pessimism              0.287     6.181    
                         clock uncertainty           -0.080     6.101    
    SLICE_X32Y101        FDRE (Setup_fdre_C_R)       -0.314     5.787    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]
  -------------------------------------------------------------------
                         required time                          5.787    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 2.428ns (37.779%)  route 3.999ns (62.221%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 5.894 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.293    -0.324    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.522 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=6, routed)           0.981     2.503    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X12Y105        LUT4 (Prop_lut4_I3_O)        0.097     2.600 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10/O
                         net (fo=114, routed)         0.377     2.977    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.097     3.074 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28/O
                         net (fo=1, routed)           0.307     3.381    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.097     3.478 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13/O
                         net (fo=4, routed)           0.666     4.143    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I1_O)        0.097     4.240 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.521     4.762    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.859 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.269     5.128    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
    SLICE_X15Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.225 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.878     6.103    sigma/sigma_tile/riscv/SR[0]
    SLICE_X32Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.131     5.894    sigma/sigma_tile/riscv/clk_out1
    SLICE_X32Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][7]/C
                         clock pessimism              0.287     6.181    
                         clock uncertainty           -0.080     6.101    
    SLICE_X32Y101        FDRE (Setup_fdre_C_R)       -0.314     5.787    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][7]
  -------------------------------------------------------------------
                         required time                          5.787    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.525ns (38.799%)  route 3.983ns (61.201%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 5.962 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.630     5.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     5.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.164     5.708    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.097     5.805 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.361     6.166    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.199     5.962    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/C
                         clock pessimism              0.346     6.308    
                         clock uncertainty           -0.080     6.227    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.373     5.854    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]
  -------------------------------------------------------------------
                         required time                          5.854    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.525ns (38.799%)  route 3.983ns (61.201%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 5.962 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.630     5.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     5.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.164     5.708    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.097     5.805 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.361     6.166    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.199     5.962    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][10]/C
                         clock pessimism              0.346     6.308    
                         clock uncertainty           -0.080     6.227    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.373     5.854    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][10]
  -------------------------------------------------------------------
                         required time                          5.854    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.525ns (38.799%)  route 3.983ns (61.201%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 5.962 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.630     5.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     5.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.164     5.708    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.097     5.805 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.361     6.166    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.199     5.962    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/C
                         clock pessimism              0.346     6.308    
                         clock uncertainty           -0.080     6.227    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.373     5.854    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]
  -------------------------------------------------------------------
                         required time                          5.854    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.525ns (38.799%)  route 3.983ns (61.201%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 5.962 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.630     5.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     5.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.164     5.708    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.097     5.805 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.361     6.166    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.199     5.962    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/C
                         clock pessimism              0.346     6.308    
                         clock uncertainty           -0.080     6.227    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.373     5.854    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]
  -------------------------------------------------------------------
                         required time                          5.854    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 2.428ns (36.620%)  route 4.202ns (63.380%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 5.920 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.653     5.470    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.097     5.567 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=66, routed)          0.721     6.288    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][31]_i_1_n_0
    SLICE_X11Y94         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.158     5.920    sigma/sigma_tile/riscv/clk_out1
    SLICE_X11Y94         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/C
                         clock pessimism              0.287     6.208    
                         clock uncertainty           -0.080     6.128    
    SLICE_X11Y94         FDRE (Setup_fdre_C_CE)      -0.150     5.978    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                 -0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.597    -0.567    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/Q
                         net (fo=1, routed)           0.088    -0.338    sigma/udm/udm_controller/in45[0]
    SLICE_X6Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.293 r  sigma/udm/udm_controller/RD_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    sigma/udm/udm_controller/RD_DATA_reg[0]
    SLICE_X6Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.867    -0.805    sigma/udm/udm_controller/clk_out1
    SLICE_X6Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[0]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.080    -0.474    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.121    -0.353    sigma/udm/udm_controller/RD_DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.602    -0.562    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.088    -0.333    sigma/udm/udm_controller/tx_sendbyte_ff[6]
    SLICE_X2Y89          LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    sigma/udm/udm_controller/p_1_in[6]
    SLICE_X2Y89          FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.875    -0.798    sigma/udm/udm_controller/clk_out1
    SLICE_X2Y89          FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.249    -0.549    
                         clock uncertainty            0.080    -0.469    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121    -0.348    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.190%)  route 0.097ns (40.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.564    -0.600    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X43Y85         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[13]/Q
                         net (fo=5, routed)           0.097    -0.362    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_0[13]
    SLICE_X42Y85         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.833    -0.840    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y85         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[12]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.080    -0.507    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.085    -0.422    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.130%)  route 0.097ns (40.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.597    -0.567    sigma/clk_out1
    SLICE_X1Y108         FDRE                                         r  sigma/gpio_bo_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sigma/gpio_bo_reg_reg[24]/Q
                         net (fo=1, routed)           0.097    -0.329    sigma/gpio_bo_reg_reg_n_0_[24]
    SLICE_X2Y108         FDRE                                         r  sigma/csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.870    -0.803    sigma/clk_out1
    SLICE_X2Y108         FDRE                                         r  sigma/csr_rdata_reg[24]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.080    -0.471    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.076    -0.395    sigma/csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.289%)  route 0.119ns (45.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.596    -0.568    sigma/clk_out1
    SLICE_X4Y108         FDRE                                         r  sigma/gpio_bo_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sigma/gpio_bo_reg_reg[29]/Q
                         net (fo=1, routed)           0.119    -0.308    sigma/gpio_bo_reg_reg_n_0_[29]
    SLICE_X2Y108         FDRE                                         r  sigma/csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.870    -0.803    sigma/clk_out1
    SLICE_X2Y108         FDRE                                         r  sigma/csr_rdata_reg[29]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.080    -0.448    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.064    -0.384    sigma/csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.507%)  route 0.338ns (64.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.565    -0.599    sigma/sigma_tile/riscv/clk_out1
    SLICE_X31Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][3]/Q
                         net (fo=5, routed)           0.338    -0.120    sigma/sigma_tile/riscv/Q[3]
    SLICE_X41Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.075 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[3]_i_1_n_0
    SLICE_X41Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.841    -0.832    sigma/sigma_tile/riscv/clk_out1
    SLICE_X41Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[3]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.080    -0.243    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.092    -0.151    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.697%)  route 0.117ns (45.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.596    -0.568    sigma/clk_out1
    SLICE_X4Y108         FDRE                                         r  sigma/gpio_bo_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sigma/gpio_bo_reg_reg[27]/Q
                         net (fo=1, routed)           0.117    -0.310    sigma/gpio_bo_reg_reg_n_0_[27]
    SLICE_X2Y109         FDRE                                         r  sigma/csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.870    -0.803    sigma/clk_out1
    SLICE_X2Y109         FDRE                                         r  sigma/csr_rdata_reg[27]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.080    -0.448    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.059    -0.389    sigma/csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.180%)  route 0.134ns (48.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.602    -0.562    sigma/udm/udm_controller/clk_out1
    SLICE_X4Y90          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  sigma/udm/udm_controller/tx_sendbyte_reg[6]/Q
                         net (fo=4, routed)           0.134    -0.287    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[6]
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.875    -0.798    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.080    -0.443    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.072    -0.371    sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.292%)  route 0.117ns (38.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.567    -0.597    sigma/sigma_tile/riscv/clk_out1
    SLICE_X11Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/Q
                         net (fo=2, routed)           0.117    -0.339    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]
    SLICE_X10Y109        LUT6 (Prop_lut6_I2_O)        0.045    -0.294 r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][30]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sigma/sigma_tile/riscv/genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][30]
    SLICE_X10Y109        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.839    -0.834    sigma/sigma_tile/riscv/clk_out1
    SLICE_X10Y109        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.120    -0.380    sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.653%)  route 0.137ns (49.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.602    -0.562    sigma/udm/udm_controller/clk_out1
    SLICE_X4Y90          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  sigma/udm/udm_controller/tx_sendbyte_reg[4]/Q
                         net (fo=4, routed)           0.137    -0.284    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[4]
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.875    -0.798    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.080    -0.443    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.070    -0.373    sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :          207  Failing Endpoints,  Worst Slack       -0.366ns,  Total Violation      -25.611ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 2.535ns (37.479%)  route 4.229ns (62.521%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 5.959 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.539     5.356    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I4_O)        0.097     5.453 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_3/O
                         net (fo=36, routed)          0.533     5.986    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_3_n_0
    SLICE_X0Y102         LUT4 (Prop_lut4_I3_O)        0.107     6.093 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][23]_i_1/O
                         net (fo=1, routed)           0.329     6.422    sigma/sigma_tile/riscv/p_1_in__0[23]
    SLICE_X5Y101         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.196     5.959    sigma/sigma_tile/riscv/clk_out1
    SLICE_X5Y101         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/C
                         clock pessimism              0.346     6.305    
                         clock uncertainty           -0.080     6.224    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)       -0.169     6.055    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]
  -------------------------------------------------------------------
                         required time                          6.055    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.340ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 2.542ns (38.343%)  route 4.088ns (61.657%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 5.899 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.293    -0.324    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.522 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=6, routed)           0.981     2.503    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X12Y105        LUT4 (Prop_lut4_I3_O)        0.097     2.600 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10/O
                         net (fo=114, routed)         0.377     2.977    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.097     3.074 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28/O
                         net (fo=1, routed)           0.307     3.381    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.097     3.478 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13/O
                         net (fo=4, routed)           0.666     4.143    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I1_O)        0.097     4.240 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.521     4.762    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.859 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.561     5.420    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X14Y107        LUT6 (Prop_lut6_I5_O)        0.097     5.517 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][4]_i_1/O
                         net (fo=2, routed)           0.458     5.975    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][4]
    SLICE_X14Y107        LUT5 (Prop_lut5_I1_O)        0.114     6.089 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][4]_i_1/O
                         net (fo=1, routed)           0.217     6.306    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][4]
    SLICE_X12Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.136     5.899    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]/C
                         clock pessimism              0.287     6.186    
                         clock uncertainty           -0.080     6.106    
    SLICE_X12Y106        FDRE (Setup_fdre_C_D)       -0.140     5.966    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                 -0.340    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 2.535ns (37.731%)  route 4.184ns (62.269%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 5.959 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.539     5.356    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I4_O)        0.097     5.453 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_3/O
                         net (fo=36, routed)          0.499     5.952    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_3_n_0
    SLICE_X4Y103         LUT4 (Prop_lut4_I3_O)        0.107     6.059 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdata][30]_i_1/O
                         net (fo=1, routed)           0.317     6.377    sigma/sigma_tile/riscv/p_1_in__0[30]
    SLICE_X5Y104         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.196     5.959    sigma/sigma_tile/riscv/clk_out1
    SLICE_X5Y104         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/C
                         clock pessimism              0.346     6.305    
                         clock uncertainty           -0.080     6.224    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)       -0.181     6.043    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 2.428ns (37.779%)  route 3.999ns (62.221%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 5.894 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.293    -0.324    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.522 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=6, routed)           0.981     2.503    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X12Y105        LUT4 (Prop_lut4_I3_O)        0.097     2.600 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10/O
                         net (fo=114, routed)         0.377     2.977    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.097     3.074 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28/O
                         net (fo=1, routed)           0.307     3.381    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.097     3.478 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13/O
                         net (fo=4, routed)           0.666     4.143    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I1_O)        0.097     4.240 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.521     4.762    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.859 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.269     5.128    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
    SLICE_X15Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.225 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.878     6.103    sigma/sigma_tile/riscv/SR[0]
    SLICE_X32Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.131     5.894    sigma/sigma_tile/riscv/clk_out1
    SLICE_X32Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]/C
                         clock pessimism              0.287     6.181    
                         clock uncertainty           -0.080     6.101    
    SLICE_X32Y101        FDRE (Setup_fdre_C_R)       -0.314     5.787    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][24]
  -------------------------------------------------------------------
                         required time                          5.787    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 2.428ns (37.779%)  route 3.999ns (62.221%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 5.894 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.293    -0.324    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.522 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOADO[0]
                         net (fo=6, routed)           0.981     2.503    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X12Y105        LUT4 (Prop_lut4_I3_O)        0.097     2.600 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10/O
                         net (fo=114, routed)         0.377     2.977    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][15]_i_10_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.097     3.074 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28/O
                         net (fo=1, routed)           0.307     3.381    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_28_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.097     3.478 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13/O
                         net (fo=4, routed)           0.666     4.143    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_13_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I1_O)        0.097     4.240 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.521     4.762    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.859 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.269     5.128    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
    SLICE_X15Y103        LUT2 (Prop_lut2_I1_O)        0.097     5.225 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.878     6.103    sigma/sigma_tile/riscv/SR[0]
    SLICE_X32Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.131     5.894    sigma/sigma_tile/riscv/clk_out1
    SLICE_X32Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][7]/C
                         clock pessimism              0.287     6.181    
                         clock uncertainty           -0.080     6.101    
    SLICE_X32Y101        FDRE (Setup_fdre_C_R)       -0.314     5.787    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][7]
  -------------------------------------------------------------------
                         required time                          5.787    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.525ns (38.799%)  route 3.983ns (61.201%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 5.962 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.630     5.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     5.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.164     5.708    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.097     5.805 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.361     6.166    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.199     5.962    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/C
                         clock pessimism              0.346     6.308    
                         clock uncertainty           -0.080     6.227    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.373     5.854    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]
  -------------------------------------------------------------------
                         required time                          5.854    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.525ns (38.799%)  route 3.983ns (61.201%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 5.962 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.630     5.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     5.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.164     5.708    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.097     5.805 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.361     6.166    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.199     5.962    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][10]/C
                         clock pessimism              0.346     6.308    
                         clock uncertainty           -0.080     6.227    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.373     5.854    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][10]
  -------------------------------------------------------------------
                         required time                          5.854    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.525ns (38.799%)  route 3.983ns (61.201%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 5.962 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.630     5.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     5.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.164     5.708    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.097     5.805 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.361     6.166    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.199     5.962    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/C
                         clock pessimism              0.346     6.308    
                         clock uncertainty           -0.080     6.227    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.373     5.854    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]
  -------------------------------------------------------------------
                         required time                          5.854    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.525ns (38.799%)  route 3.983ns (61.201%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 5.962 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.630     5.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I1_O)        0.097     5.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.164     5.708    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.097     5.805 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.361     6.166    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.199     5.962    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y103         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/C
                         clock pessimism              0.346     6.308    
                         clock uncertainty           -0.080     6.227    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.373     5.854    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]
  -------------------------------------------------------------------
                         required time                          5.854    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 2.428ns (36.620%)  route 4.202ns (63.380%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 5.920 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.275    -0.342    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.504 r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=11, routed)          0.698     2.201    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.097     2.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3/O
                         net (fo=20, routed)          0.869     3.167    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mem_cmd][0]_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.097     3.264 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=7, routed)           0.456     3.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X13Y103        LUT4 (Prop_lut4_I0_O)        0.097     3.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=3, routed)           0.323     4.140    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X13Y103        LUT6 (Prop_lut6_I1_O)        0.097     4.237 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7/O
                         net (fo=5, routed)           0.483     4.720    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_7_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.097     4.817 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.653     5.470    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.097     5.567 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=66, routed)          0.721     6.288    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][31]_i_1_n_0
    SLICE_X11Y94         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        1.158     5.920    sigma/sigma_tile/riscv/clk_out1
    SLICE_X11Y94         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/C
                         clock pessimism              0.287     6.208    
                         clock uncertainty           -0.080     6.128    
    SLICE_X11Y94         FDRE (Setup_fdre_C_CE)      -0.150     5.978    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                 -0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.597    -0.567    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/Q
                         net (fo=1, routed)           0.088    -0.338    sigma/udm/udm_controller/in45[0]
    SLICE_X6Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.293 r  sigma/udm/udm_controller/RD_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    sigma/udm/udm_controller/RD_DATA_reg[0]
    SLICE_X6Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.867    -0.805    sigma/udm/udm_controller/clk_out1
    SLICE_X6Y106         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[0]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.080    -0.474    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.121    -0.353    sigma/udm/udm_controller/RD_DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.602    -0.562    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.088    -0.333    sigma/udm/udm_controller/tx_sendbyte_ff[6]
    SLICE_X2Y89          LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    sigma/udm/udm_controller/p_1_in[6]
    SLICE_X2Y89          FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.875    -0.798    sigma/udm/udm_controller/clk_out1
    SLICE_X2Y89          FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.249    -0.549    
                         clock uncertainty            0.080    -0.469    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121    -0.348    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.190%)  route 0.097ns (40.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.564    -0.600    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X43Y85         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[13]/Q
                         net (fo=5, routed)           0.097    -0.362    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[62]_0[13]
    SLICE_X42Y85         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.833    -0.840    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y85         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[12]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.080    -0.507    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.085    -0.422    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.130%)  route 0.097ns (40.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.597    -0.567    sigma/clk_out1
    SLICE_X1Y108         FDRE                                         r  sigma/gpio_bo_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sigma/gpio_bo_reg_reg[24]/Q
                         net (fo=1, routed)           0.097    -0.329    sigma/gpio_bo_reg_reg_n_0_[24]
    SLICE_X2Y108         FDRE                                         r  sigma/csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.870    -0.803    sigma/clk_out1
    SLICE_X2Y108         FDRE                                         r  sigma/csr_rdata_reg[24]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.080    -0.471    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.076    -0.395    sigma/csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.289%)  route 0.119ns (45.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.596    -0.568    sigma/clk_out1
    SLICE_X4Y108         FDRE                                         r  sigma/gpio_bo_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sigma/gpio_bo_reg_reg[29]/Q
                         net (fo=1, routed)           0.119    -0.308    sigma/gpio_bo_reg_reg_n_0_[29]
    SLICE_X2Y108         FDRE                                         r  sigma/csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.870    -0.803    sigma/clk_out1
    SLICE_X2Y108         FDRE                                         r  sigma/csr_rdata_reg[29]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.080    -0.448    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.064    -0.384    sigma/csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.507%)  route 0.338ns (64.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.565    -0.599    sigma/sigma_tile/riscv/clk_out1
    SLICE_X31Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][3]/Q
                         net (fo=5, routed)           0.338    -0.120    sigma/sigma_tile/riscv/Q[3]
    SLICE_X41Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.075 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[3]_i_1_n_0
    SLICE_X41Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.841    -0.832    sigma/sigma_tile/riscv/clk_out1
    SLICE_X41Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[3]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.080    -0.243    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.092    -0.151    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.697%)  route 0.117ns (45.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.596    -0.568    sigma/clk_out1
    SLICE_X4Y108         FDRE                                         r  sigma/gpio_bo_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sigma/gpio_bo_reg_reg[27]/Q
                         net (fo=1, routed)           0.117    -0.310    sigma/gpio_bo_reg_reg_n_0_[27]
    SLICE_X2Y109         FDRE                                         r  sigma/csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.870    -0.803    sigma/clk_out1
    SLICE_X2Y109         FDRE                                         r  sigma/csr_rdata_reg[27]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.080    -0.448    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.059    -0.389    sigma/csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.180%)  route 0.134ns (48.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.602    -0.562    sigma/udm/udm_controller/clk_out1
    SLICE_X4Y90          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  sigma/udm/udm_controller/tx_sendbyte_reg[6]/Q
                         net (fo=4, routed)           0.134    -0.287    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[6]
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.875    -0.798    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.080    -0.443    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.072    -0.371    sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.292%)  route 0.117ns (38.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.567    -0.597    sigma/sigma_tile/riscv/clk_out1
    SLICE_X11Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/Q
                         net (fo=2, routed)           0.117    -0.339    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]
    SLICE_X10Y109        LUT6 (Prop_lut6_I2_O)        0.045    -0.294 r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][30]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sigma/sigma_tile/riscv/genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][30]
    SLICE_X10Y109        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.839    -0.834    sigma/sigma_tile/riscv/clk_out1
    SLICE_X10Y109        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.120    -0.380    sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][30]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.653%)  route 0.137ns (49.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.602    -0.562    sigma/udm/udm_controller/clk_out1
    SLICE_X4Y90          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  sigma/udm/udm_controller/tx_sendbyte_reg[4]/Q
                         net (fo=4, routed)           0.137    -0.284    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[4]
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2902, routed)        0.875    -0.798    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y89          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.080    -0.443    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.070    -0.373    sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.089    





