INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cmcnally/Year5/Semester 2/5M9/Labs/Lab2/CMcnally_Lab2_AdvancedTestbench/CMcnally_Lab2_AdvancedTestbench.srcs/sources_1/imports/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cmcnally/Year5/Semester 2/5M9/Labs/Lab2/CMcnally_Lab2_AdvancedTestbench/CMcnally_Lab2_AdvancedTestbench.srcs/sources_1/imports/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
WARNING: [VRFC 10-3380] identifier 'state_ff' is used before its declaration [/home/cmcnally/Year5/Semester 2/5M9/Labs/Lab2/CMcnally_Lab2_AdvancedTestbench/CMcnally_Lab2_AdvancedTestbench.srcs/sources_1/imports/new/fsm.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cmcnally/Year5/Semester 2/5M9/Labs/Lab2/CMcnally_Lab2_AdvancedTestbench/CMcnally_Lab2_AdvancedTestbench.srcs/sim_1/new/scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoreboard
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cmcnally/Year5/Semester 2/5M9/Labs/Lab2/CMcnally_Lab2_AdvancedTestbench/CMcnally_Lab2_AdvancedTestbench.srcs/sim_1/new/stim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stim_gen
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i' is not allowed [/home/cmcnally/Year5/Semester 2/5M9/Labs/Lab2/CMcnally_Lab2_AdvancedTestbench/CMcnally_Lab2_AdvancedTestbench.srcs/sim_1/new/stim_gen.sv:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'j' is not allowed [/home/cmcnally/Year5/Semester 2/5M9/Labs/Lab2/CMcnally_Lab2_AdvancedTestbench/CMcnally_Lab2_AdvancedTestbench.srcs/sim_1/new/stim_gen.sv:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cmcnally/Year5/Semester 2/5M9/Labs/Lab2/CMcnally_Lab2_AdvancedTestbench/CMcnally_Lab2_AdvancedTestbench.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cmcnally/Year5/Semester 2/5M9/Labs/Lab2/CMcnally_Lab2_AdvancedTestbench/CMcnally_Lab2_AdvancedTestbench.srcs/sim_1/new/testbench_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_wrapper
