// Seed: 202660006
module module_0 #(
    parameter id_5 = 32'd32
) (
    id_1,
    id_2,
    id_3
);
  input logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  localparam id_4 = 1 ? 1 : 1;
  wire _id_5;
  ;
  assign id_1 = (id_3[-1 : id_5]);
endmodule
module module_1 (
    input  wire id_0,
    input  tri0 id_1,
    output wire id_2
);
  parameter id_4 = -1;
  wire id_5, id_6, id_7;
  logic [7:0] id_8, id_9, id_10;
  assign id_8[1>-1'b0] = "" < id_0;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_8
  );
  bit id_11;
  always @(id_0) id_11 = id_0;
endmodule
