4-bit Adder using Verilog HDL



ðŸ“Œ Project Overview

This project implements a \*\*4-bit binary adder\*\* using \*\*Verilog HDL\*\*.

The design performs addition of two 4-bit inputs along with a carry-in

and produces a 4-bit sum and carry-out.





