<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7a100t_0" gui_info="dashboard1=hw_ila_1[xc7a100t_0/hw_ila_1/Settings=ILA_SETTINGS_1;xc7a100t_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7a100t_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7a100t_0/hw_ila_1/Status=ILA_STATUS_1;xc7a100t_0/hw_ila_1/Waveform=ILA_WAVE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7a100t_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/Computer.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/Computer.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/Computer.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="CPU/I_line[15:0]" gui_info=""/>
    <Object name="CPU/datapath/AdressI[31:0]" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="CPU/I_line[15]"/>
        <net name="CPU/I_line[14]"/>
        <net name="CPU/I_line[13]"/>
        <net name="CPU/I_line[12]"/>
        <net name="CPU/I_line[11]"/>
        <net name="CPU/I_line[10]"/>
        <net name="CPU/I_line[9]"/>
        <net name="CPU/I_line[8]"/>
        <net name="CPU/I_line[7]"/>
        <net name="CPU/I_line[6]"/>
        <net name="CPU/I_line[5]"/>
        <net name="CPU/I_line[4]"/>
        <net name="CPU/I_line[3]"/>
        <net name="CPU/I_line[2]"/>
        <net name="CPU/I_line[1]"/>
        <net name="CPU/I_line[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;h0000_01E8"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;h0000_01E8"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="CPU/datapath/AdressI[31]"/>
        <net name="CPU/datapath/AdressI[30]"/>
        <net name="CPU/datapath/AdressI[29]"/>
        <net name="CPU/datapath/AdressI[28]"/>
        <net name="CPU/datapath/AdressI[27]"/>
        <net name="CPU/datapath/AdressI[26]"/>
        <net name="CPU/datapath/AdressI[25]"/>
        <net name="CPU/datapath/AdressI[24]"/>
        <net name="CPU/datapath/AdressI[23]"/>
        <net name="CPU/datapath/AdressI[22]"/>
        <net name="CPU/datapath/AdressI[21]"/>
        <net name="CPU/datapath/AdressI[20]"/>
        <net name="CPU/datapath/AdressI[19]"/>
        <net name="CPU/datapath/AdressI[18]"/>
        <net name="CPU/datapath/AdressI[17]"/>
        <net name="CPU/datapath/AdressI[16]"/>
        <net name="CPU/datapath/AdressI[15]"/>
        <net name="CPU/datapath/AdressI[14]"/>
        <net name="CPU/datapath/AdressI[13]"/>
        <net name="CPU/datapath/AdressI[12]"/>
        <net name="CPU/datapath/AdressI[11]"/>
        <net name="CPU/datapath/AdressI[10]"/>
        <net name="CPU/datapath/AdressI[9]"/>
        <net name="CPU/datapath/AdressI[8]"/>
        <net name="CPU/datapath/AdressI[7]"/>
        <net name="CPU/datapath/AdressI[6]"/>
        <net name="CPU/datapath/AdressI[5]"/>
        <net name="CPU/datapath/AdressI[4]"/>
        <net name="CPU/datapath/AdressI[3]"/>
        <net name="CPU/datapath/AdressI[2]"/>
        <net name="CPU/datapath/AdressI[1]"/>
        <net name="CPU/datapath/AdressI[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="CPU/datapath/PC_out[31]"/>
        <net name="CPU/datapath/PC_out[30]"/>
        <net name="CPU/datapath/PC_out[29]"/>
        <net name="CPU/datapath/PC_out[28]"/>
        <net name="CPU/datapath/PC_out[27]"/>
        <net name="CPU/datapath/PC_out[26]"/>
        <net name="CPU/datapath/PC_out[25]"/>
        <net name="CPU/datapath/PC_out[24]"/>
        <net name="CPU/datapath/PC_out[23]"/>
        <net name="CPU/datapath/PC_out[22]"/>
        <net name="CPU/datapath/PC_out[21]"/>
        <net name="CPU/datapath/PC_out[20]"/>
        <net name="CPU/datapath/PC_out[19]"/>
        <net name="CPU/datapath/PC_out[18]"/>
        <net name="CPU/datapath/PC_out[17]"/>
        <net name="CPU/datapath/PC_out[16]"/>
        <net name="CPU/datapath/PC_out[15]"/>
        <net name="CPU/datapath/PC_out[14]"/>
        <net name="CPU/datapath/PC_out[13]"/>
        <net name="CPU/datapath/PC_out[12]"/>
        <net name="CPU/datapath/PC_out[11]"/>
        <net name="CPU/datapath/PC_out[10]"/>
        <net name="CPU/datapath/PC_out[9]"/>
        <net name="CPU/datapath/PC_out[8]"/>
        <net name="CPU/datapath/PC_out[7]"/>
        <net name="CPU/datapath/PC_out[6]"/>
        <net name="CPU/datapath/PC_out[5]"/>
        <net name="CPU/datapath/PC_out[4]"/>
        <net name="CPU/datapath/PC_out[3]"/>
        <net name="CPU/datapath/PC_out[2]"/>
        <net name="CPU/datapath/PC_out[1]"/>
        <net name="CPU/datapath/PC_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="CPU/datapath/RegisterFile/output[0]_7[31]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[30]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[29]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[28]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[27]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[26]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[25]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[24]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[23]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[22]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[21]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[20]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[19]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[18]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[17]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[16]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[15]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[14]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[13]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[12]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[11]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[10]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[9]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[8]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[7]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[6]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[5]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[4]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[3]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[2]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[1]"/>
        <net name="CPU/datapath/RegisterFile/output[0]_7[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="CPU/datapath/RegisterFile/output[1]_6[31]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[30]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[29]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[28]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[27]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[26]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[25]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[24]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[23]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[22]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[21]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[20]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[19]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[18]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[17]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[16]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[15]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[14]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[13]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[12]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[11]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[10]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[9]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[8]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[7]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[6]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[5]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[4]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[3]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[2]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[1]"/>
        <net name="CPU/datapath/RegisterFile/output[1]_6[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="CPU/datapath/RegisterFile/output[2]_5[31]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[30]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[29]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[28]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[27]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[26]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[25]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[24]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[23]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[22]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[21]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[20]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[19]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[18]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[17]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[16]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[15]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[14]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[13]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[12]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[11]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[10]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[9]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[8]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[7]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[6]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[5]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[4]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[3]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[2]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[1]"/>
        <net name="CPU/datapath/RegisterFile/output[2]_5[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="CPU/datapath/RegisterFile/output[3]_4[31]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[30]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[29]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[28]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[27]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[26]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[25]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[24]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[23]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[22]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[21]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[20]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[19]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[18]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[17]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[16]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[15]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[14]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[13]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[12]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[11]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[10]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[9]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[8]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[7]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[6]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[5]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[4]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[3]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[2]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[1]"/>
        <net name="CPU/datapath/RegisterFile/output[3]_4[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="CPU/datapath/RegisterFile/output[4]_3[31]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[30]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[29]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[28]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[27]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[26]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[25]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[24]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[23]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[22]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[21]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[20]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[19]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[18]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[17]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[16]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[15]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[14]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[13]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[12]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[11]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[10]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[9]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[8]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[7]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[6]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[5]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[4]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[3]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[2]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[1]"/>
        <net name="CPU/datapath/RegisterFile/output[4]_3[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="CPU/datapath/RegisterFile/output[5]_2[31]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[30]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[29]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[28]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[27]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[26]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[25]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[24]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[23]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[22]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[21]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[20]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[19]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[18]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[17]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[16]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[15]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[14]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[13]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[12]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[11]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[10]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[9]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[8]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[7]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[6]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[5]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[4]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[3]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[2]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[1]"/>
        <net name="CPU/datapath/RegisterFile/output[5]_2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="CPU/datapath/RegisterFile/output[6]_1[31]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[30]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[29]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[28]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[27]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[26]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[25]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[24]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[23]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[22]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[21]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[20]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[19]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[18]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[17]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[16]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[15]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[14]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[13]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[12]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[11]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[10]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[9]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[8]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[7]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[6]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[5]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[4]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[3]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[2]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[1]"/>
        <net name="CPU/datapath/RegisterFile/output[6]_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="CPU/datapath/RegisterFile/output[7]_0[31]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[30]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[29]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[28]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[27]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[26]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[25]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[24]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[23]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[22]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[21]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[20]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[19]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[18]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[17]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[16]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[15]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[14]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[13]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[12]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[11]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[10]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[9]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[8]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[7]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[6]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[5]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[4]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[3]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[2]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[1]"/>
        <net name="CPU/datapath/RegisterFile/output[7]_0[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
