
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.63

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: scan_reg[7]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[7]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ scan_reg[7]$_SDFF_PN0_/CK (DFF_X1)
     2    0.95    0.01    0.08    0.08 ^ scan_reg[7]$_SDFF_PN0_/Q (DFF_X1)
                                         scan_out (net)
                  0.01    0.00    0.08 ^ _70_/A (MUX2_X1)
     1    1.73    0.01    0.04    0.12 ^ _70_/Z (MUX2_X1)
                                         _27_ (net)
                  0.01    0.00    0.12 ^ _71_/A2 (AND2_X2)
     1    1.14    0.01    0.03    0.15 ^ _71_/ZN (AND2_X2)
                                         _07_ (net)
                  0.01    0.00    0.15 ^ data_out[7]$_SDFF_PN0_/D (DFF_X1)
                                  0.15   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_out[7]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: scan_en (input port clocked by core_clock)
Endpoint: data_out[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ scan_en (in)
                                         scan_en (net)
                  0.00    0.00    0.20 ^ _54_/A (BUF_X4)
     7   23.93    0.02    0.03    0.23 ^ _54_/Z (BUF_X4)
                                         _18_ (net)
                  0.02    0.00    0.23 ^ _55_/A (BUF_X16)
    10   19.20    0.01    0.02    0.25 ^ _55_/Z (BUF_X16)
                                         _19_ (net)
                  0.01    0.00    0.25 ^ _56_/S (MUX2_X1)
     1    1.57    0.01    0.06    0.31 v _56_/Z (MUX2_X1)
                                         _20_ (net)
                  0.01    0.00    0.31 v _57_/A2 (AND2_X2)
     1    1.06    0.00    0.03    0.34 v _57_/ZN (AND2_X2)
                                         _00_ (net)
                  0.00    0.00    0.34 v data_out[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.34   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ data_out[0]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.63   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: scan_en (input port clocked by core_clock)
Endpoint: data_out[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ scan_en (in)
                                         scan_en (net)
                  0.00    0.00    0.20 ^ _54_/A (BUF_X4)
     7   23.93    0.02    0.03    0.23 ^ _54_/Z (BUF_X4)
                                         _18_ (net)
                  0.02    0.00    0.23 ^ _55_/A (BUF_X16)
    10   19.20    0.01    0.02    0.25 ^ _55_/Z (BUF_X16)
                                         _19_ (net)
                  0.01    0.00    0.25 ^ _56_/S (MUX2_X1)
     1    1.57    0.01    0.06    0.31 v _56_/Z (MUX2_X1)
                                         _20_ (net)
                  0.01    0.00    0.31 v _57_/A2 (AND2_X2)
     1    1.06    0.00    0.03    0.34 v _57_/ZN (AND2_X2)
                                         _00_ (net)
                  0.00    0.00    0.34 v data_out[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.34   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ data_out[0]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.63   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.02e-04   1.44e-06   1.25e-06   1.05e-04  79.2%
Combinational          1.86e-05   7.28e-06   1.63e-06   2.75e-05  20.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.21e-04   8.72e-06   2.87e-06   1.32e-04 100.0%
                          91.2%       6.6%       2.2%
