// Seed: 378773811
module module_0 (
    output uwire id_0
    , id_3,
    output uwire id_1
);
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wand id_5,
    input supply1 id_6,
    output tri id_7,
    input tri id_8,
    output wire id_9,
    output wire id_10,
    input wand id_11,
    inout wand id_12
    , id_21,
    output wand id_13,
    input supply0 id_14,
    output supply1 id_15,
    output wand id_16,
    input wire id_17,
    input wor id_18,
    input wire id_19
);
  assign id_15 = 1;
  and (
      id_10,
      id_6,
      id_4,
      id_1,
      id_19,
      id_11,
      id_2,
      id_5,
      id_8,
      id_0,
      id_21,
      id_12,
      id_17,
      id_18,
      id_22,
      id_14,
      id_3
  );
  supply0 id_22 = 1'b0;
  module_0(
      id_9, id_10
  );
endmodule
