
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a ECP5UM -p LFE5UM-85F -t CABGA756 -s 8 -oc Commercial
     raw_colorbar_raw_colorbar.ngd -o raw_colorbar_raw_colorbar_map.ncd -pr
     raw_colorbar_raw_colorbar.prf -mp raw_colorbar_raw_colorbar.mrp -lpf /home/
     andy/Downloads/tmp/raw_colorbar_gen/raw_colorbar/raw_colorbar_raw_colorbar_
     synplify.lpf -lpf
     /home/andy/Downloads/tmp/raw_colorbar_gen/raw_colorbar.lpf -c 0 -gui
     -msgset /home/andy/Downloads/tmp/raw_colorbar_gen/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFE5UM-85FCABGA756
Target Performance:   8
Mapper:  sa5p00m,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  04/24/20  15:44:12

Design Summary
--------------

   Number of registers:     36 out of 84735 (0%)
      PFU registers:           35 out of 83640 (0%)
      PIO registers:            1 out of  1095 (0%)
   Number of SLICEs:        72 out of 41820 (0%)
      SLICEs as Logic/ROM:     72 out of 41820 (0%)
      SLICEs as RAM:            0 out of 31365 (0%)
      SLICEs as Carry:         47 out of 41820 (0%)
   Number of LUT4s:        144 out of 83640 (0%)
      Number used as logic LUTs:         50
      Number used as distributed RAM:     0
      Number used as ripple logic:       94
      Number used as shift registers:     0
   Number of PIO sites used: 15 out of 365 (4%)
   Number of block RAMs:  0 out of 208 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  1 out of 4 (25%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Number of DCUs:  0 out of 2 (0%)
   Number of DCU Channels:  0 out of 4 (0%)
   Number of EXTREFs:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:

                                    Page 1




Design:  top                                           Date:  04/24/20  15:44:12

Design Summary (cont)
---------------------
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 312 (0 %)
   Number of Used DSP ALU Sites:  0 out of 156 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 312 (0 %)
   Number of clocks:  2
     Net clk_in_c: 1 loads, 1 rising, 0 falling (Driver: PIO clk_in )
     Net w_pixclk: 25 loads, 25 rising, 0 falling (Driver:
     u_pll_sensor_clk/PLLInst_0 )
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net lv_c: 14 loads
     Net u_raw_colorbar_gen/un5_pixcnt: 14 loads
     Net pixdata_c[0]: 10 loads
     Net u_raw_colorbar_gen/N_54: 10 loads
     Net u_raw_colorbar_gen/color_cntr[5]: 7 loads
     Net u_raw_colorbar_gen/linecnt[0]: 7 loads
     Net u_raw_colorbar_gen/linecnt[4]: 7 loads
     Net u_raw_colorbar_gen/mult1_un82_sum_s_10_0_S0: 7 loads
     Net u_raw_colorbar_gen/un1_linecnt_i_0_4: 7 loads
     Net u_raw_colorbar_gen/linecnt[1]: 6 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| test                | OUTPUT    | LVCMOS18  |            |
+---------------------+-----------+-----------+------------+
| pixdata[0]          | OUTPUT    | LVCMOS18  |            |
+---------------------+-----------+-----------+------------+
| clk_in              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pixclk              | OUTPUT    | LVCMOS18  |            |

                                    Page 2




Design:  top                                           Date:  04/24/20  15:44:12

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| lv                  | OUTPUT    | LVCMOS18  |            |
+---------------------+-----------+-----------+------------+
| fv                  | OUTPUT    | LVCMOS18  | OUT        |
+---------------------+-----------+-----------+------------+
| pixdata[9]          | OUTPUT    | LVCMOS18  |            |
+---------------------+-----------+-----------+------------+
| pixdata[8]          | OUTPUT    | LVCMOS18  |            |
+---------------------+-----------+-----------+------------+
| pixdata[7]          | OUTPUT    | LVCMOS18  |            |
+---------------------+-----------+-----------+------------+
| pixdata[6]          | OUTPUT    | LVCMOS18  |            |
+---------------------+-----------+-----------+------------+
| pixdata[5]          | OUTPUT    | LVCMOS18  |            |
+---------------------+-----------+-----------+------------+
| pixdata[4]          | OUTPUT    | LVCMOS18  |            |
+---------------------+-----------+-----------+------------+
| pixdata[3]          | OUTPUT    | LVCMOS18  |            |
+---------------------+-----------+-----------+------------+
| pixdata[2]          | OUTPUT    | LVCMOS18  |            |
+---------------------+-----------+-----------+------------+
| pixdata[1]          | OUTPUT    | LVCMOS18  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block u_raw_colorbar_gen/rstn_cnt_s_0[7] undriven or does not drive anything -
     clipped.
Block u_raw_colorbar_gen/rstn_cnt_cry_0[5] undriven or does not drive anything -
     clipped.
Block u_raw_colorbar_gen/rstn_cnt_cry_0[3] undriven or does not drive anything -
     clipped.
Block u_raw_colorbar_gen/rstn_cnt_cry_0[1] undriven or does not drive anything -
     clipped.
Block u_raw_colorbar_gen/rstn_cnt_cry_0[0] undriven or does not drive anything -
     clipped.
Signal GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal u_raw_colorbar_gen/VCC undriven or does not drive anything - clipped.
Signal u_pll_sensor_clk/CLKINTFB undriven or does not drive anything - clipped.
Signal u_pll_sensor_clk/REFCLK undriven or does not drive anything - clipped.
Signal u_pll_sensor_clk/INTLOCK undriven or does not drive anything - clipped.
Signal u_pll_sensor_clk/LOCK undriven or does not drive anything - clipped.
Signal u_pll_sensor_clk/CLKOS3 undriven or does not drive anything - clipped.
Signal u_pll_sensor_clk/CLKOS2 undriven or does not drive anything - clipped.
Signal u_raw_colorbar_gen/un2_linecnt_cry_0_0_S0 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/N_1 undriven or does not drive anything - clipped.
Signal u_raw_colorbar_gen/un7_pixcnt_cry_9_0_COUT undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/un7_pixcnt_cry_0_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/un7_pixcnt_cry_0_0_S0 undriven or does not drive
     anything - clipped.

                                    Page 3




Design:  top                                           Date:  04/24/20  15:44:12

Removed logic (cont)
--------------------
Signal u_raw_colorbar_gen/N_4 undriven or does not drive anything - clipped.
Signal u_raw_colorbar_gen/mult1_un82_sum_s_10_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un82_sum_s_10_0_COUT undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un82_sum_cry_5_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un82_sum_cry_5_0_S0 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/N_5 undriven or does not drive anything - clipped.
Signal u_raw_colorbar_gen/mult1_un54_sum_s_10_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un54_sum_s_10_0_COUT undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un54_sum_cry_5_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un54_sum_cry_5_0_S0 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/N_6 undriven or does not drive anything - clipped.
Signal u_raw_colorbar_gen/mult1_un61_sum_s_10_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un61_sum_s_10_0_COUT undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un61_sum_cry_5_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un61_sum_cry_5_0_S0 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/N_7 undriven or does not drive anything - clipped.
Signal u_raw_colorbar_gen/mult1_un68_sum_s_10_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un68_sum_s_10_0_COUT undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un68_sum_cry_5_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un68_sum_cry_5_0_S0 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/N_8 undriven or does not drive anything - clipped.
Signal u_raw_colorbar_gen/mult1_un75_sum_s_10_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un75_sum_s_10_0_COUT undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un75_sum_cry_5_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un75_sum_cry_5_0_S0 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/N_9 undriven or does not drive anything - clipped.
Signal u_raw_colorbar_gen/mult1_un89_sum_0_s_10_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un89_sum_0_s_10_0_COUT undriven or does not
     drive anything - clipped.
Signal u_raw_colorbar_gen/mult1_un89_sum_0_cry_8_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un89_sum_0_cry_5_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un89_sum_0_cry_5_0_S0 undriven or does not drive
     anything - clipped.

                                    Page 4




Design:  top                                           Date:  04/24/20  15:44:12

Removed logic (cont)
--------------------
Signal u_raw_colorbar_gen/N_10 undriven or does not drive anything - clipped.
Signal u_raw_colorbar_gen/mult1_un89_sum_1_s_10_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un89_sum_1_s_10_0_COUT undriven or does not
     drive anything - clipped.
Signal u_raw_colorbar_gen/mult1_un89_sum_1_cry_8_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un89_sum_1_cry_5_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/mult1_un89_sum_1_cry_5_0_S0 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/N_11 undriven or does not drive anything - clipped.
Signal u_raw_colorbar_gen/color_cntr_s_0_S1[11] undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/color_cntr_s_0_COUT[11] undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/color_cntr_cry_0_S0[0] undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/N_12 undriven or does not drive anything - clipped.
Signal u_raw_colorbar_gen/rstn_cnt_s_0_S1[7] undriven or does not drive anything
     - clipped.
Signal u_raw_colorbar_gen/rstn_cnt_s[7] undriven or does not drive anything -
     clipped.
Signal u_raw_colorbar_gen/rstn_cnt_s_0_COUT[7] undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/rstn_cnt_s[6] undriven or does not drive anything -
     clipped.
Signal u_raw_colorbar_gen/rstn_cnt_s[5] undriven or does not drive anything -
     clipped.
Signal u_raw_colorbar_gen/rstn_cnt_cry[6] undriven or does not drive anything -
     clipped.
Signal u_raw_colorbar_gen/rstn_cnt_s[4] undriven or does not drive anything -
     clipped.
Signal u_raw_colorbar_gen/rstn_cnt_s[3] undriven or does not drive anything -
     clipped.
Signal u_raw_colorbar_gen/rstn_cnt_cry[4] undriven or does not drive anything -
     clipped.
Signal u_raw_colorbar_gen/rstn_cnt_s[2] undriven or does not drive anything -
     clipped.
Signal u_raw_colorbar_gen/rstn_cnt_s[1] undriven or does not drive anything -
     clipped.
Signal u_raw_colorbar_gen/rstn_cnt_cry[2] undriven or does not drive anything -
     clipped.
Signal u_raw_colorbar_gen/rstn_cnt_s[0] undriven or does not drive anything -
     clipped.
Signal u_raw_colorbar_gen/rstn_cnt_cry_0_S0[0] undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/rstn_cnt_cry[0] undriven or does not drive anything -
     clipped.
Signal u_raw_colorbar_gen/N_13 undriven or does not drive anything - clipped.
Signal u_raw_colorbar_gen/un2_linecnt_s_9_0_S1 undriven or does not drive
     anything - clipped.
Signal u_raw_colorbar_gen/un2_linecnt_s_9_0_COUT undriven or does not drive
     anything - clipped.
Block GND was optimized away.
Block VCC was optimized away.

                                    Page 5




Design:  top                                           Date:  04/24/20  15:44:12

Removed logic (cont)
--------------------
Block u_raw_colorbar_gen/VCC was optimized away.

     

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                u_pll_sensor_clk/PLLInst_0
  PLL Type:                                         EHXPLLL
  Input Clock:                             PIN      clk_in_c
  Input Clock2:                                     NONE
  Input Clock select:                               NONE
  Output Clock(P):                         NODE     w_pixclk
  Output Clock(S):                         PIN      pixclk_c
  Output Clock(S2):                                 NONE
  Output Clock(S3):                                 NONE
  Feedback Signal:                         NODE     w_pixclk
  Reset Signal:                                     NONE
  Standby Signal:                          NODE     u_pll_sensor_clk/GND
  PLL LOCK signal:                                  NONE
  PLL Internal LOCK Signal:                         NONE
  Input Clock Frequency (MHz):                      27.0000
  Output Clock(P) Frequency (MHz):                  40.5000
  Output Clock(S) Frequency (MHz):                  40.5000
  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                 NA
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              NONE
  Pre Divider B Input:                              NONE
  Pre Divider C Input:                              NONE
  Pre Divider D Input:                              NONE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     2
  CLKFB Divider:                                    3
  CLKOP Divider:                                    16
  CLKOS Divider:                                    16
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             NONE
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 FALLING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                180
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS2 Trim Option Rising/Falling:                NONE
  CLKOS2 Trim Option Delay:                         NONE
  CLKOS3 Desired Phase Shift(degree):               0
  CLKOS3 Trim Option Rising/Falling:                NONE
  CLKOS3 Trim Option Delay:                         NONE


                                    Page 6




Design:  top                                           Date:  04/24/20  15:44:12

ASIC Components
---------------

Instance Name: u_pll_sensor_clk/PLLInst_0
         Type: EHXPLLL

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 461 MB
        














































                                    Page 7


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
