5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd div1.vcd -o div1.cdd -v div1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" div1.v 10 30 1
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 12 870008 1 0 31 0 32 49 0 ffffffff 0 0 0
1 b 12 87000b 1 0 31 0 32 49 0 ffffffff 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" div1.v 0 21 1
2 2 15 50005 1 0 1004 0 0 32 48 0 0
2 3 15 10001 0 1 1410 0 0 32 33 a
2 4 15 10005 1 37 16 2 3
2 5 16 c000c 1 0 1004 0 0 32 48 0 0
2 6 16 80008 0 1 1410 0 0 32 33 b
2 7 16 8000c 1 37 16 5 6
2 8 17 20002 1 0 1008 0 0 32 48 5 0
2 9 17 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 18 a000a 1 1 1004 0 0 32 33 a
2 11 18 50006 1 0 1008 0 0 32 48 20 0
2 12 18 5000a 1 4 1100 10 11 32 50 0 ffffffff 0 0 0 0
2 13 18 10001 0 1 1410 0 0 32 33 b
2 14 18 1000a 1 37 12 12 13
2 15 19 20002 1 0 1008 0 0 32 48 5 0
2 16 19 10002 2 2c 900a 15 0 32 18 0 ffffffff 0 0 0 0
2 17 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 17 0 0 0
4 16 0 17 0
4 14 0 16 16
4 9 0 14 0
4 7 0 9 9
4 4 11 7 7
3 1 main.$u1 "main.$u1" div1.v 0 28 1
