{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.424394",
   "Default View_TopLeft":"-97,2",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2590 -y 860 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2590 -y 880 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 2060 -y 910 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1290 -y 830 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 540 -y 250 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 190 -y 560 -defaultsOSRD
preplace inst ccl_slice_core_0 -pg 1 -lvl 3 -x 930 -y 90 -defaultsOSRD
preplace inst ccl_slice_core_1 -pg 1 -lvl 3 -x 930 -y 250 -defaultsOSRD
preplace inst ccl_slice_core_2 -pg 1 -lvl 3 -x 930 -y 570 -defaultsOSRD
preplace inst ccl_slice_core_3 -pg 1 -lvl 3 -x 930 -y 410 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 2060 -y 730 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -x 2440 -y 730 -defaultsOSRD
preplace inst lut_interconnect -pg 1 -lvl 4 -x 1290 -y 460 -defaultsOSRD
preplace inst axis_broadcaster_0 -pg 1 -lvl 2 -x 540 -y 560 -defaultsOSRD
preplace inst axis_combiner_0 -pg 1 -lvl 4 -x 1290 -y 160 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 7 -x 2440 -y 970 -defaultsOSRD
preplace inst bram_arbiter -pg 1 -lvl 5 -x 1660 -y 890 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 20 460 360 20 770 660 1110 990 1490 1180 1830 1030 2290
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 20 680 NJ 680 NJ 680 1120 1190 NJ 1190 NJ 1190 2300
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 5 370 30 730J 770 1060 1000 1500 610 1820J
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 1 2 380 470 800
preplace netloc processing_system7_0_DDR 1 6 2 NJ 860 NJ
preplace netloc processing_system7_0_FIXED_IO 1 6 2 NJ 880 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 6 390 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 2310
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 2 720 760 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 710 80n
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 N 240
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 760 260n
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 1 750 280n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 N 720
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 6 1 N 740
preplace netloc ccl_slice_core_0_m_axi_lut 1 3 1 1100 90n
preplace netloc ccl_slice_core_1_m_axi_lut 1 3 1 1090 250n
preplace netloc ccl_slice_core_2_m_axi_lut 1 3 1 1100 350n
preplace netloc ccl_slice_core_3_m_axi_lut 1 3 1 1090 370n
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 3 690 670 NJ 670 NJ
preplace netloc lut_interconnect_M00_AXI 1 4 1 1510 460n
preplace netloc bram_arbiter_M00_AXI 1 5 1 1810 710n
preplace netloc axi_dma_0_M_AXI_SG 1 4 1 1470 730n
preplace netloc ccl_slice_core_0_m_axis 1 3 1 1110 70n
preplace netloc ccl_slice_core_1_m_axis 1 3 1 1060 130n
preplace netloc axi_dma_0_M_AXI_MM2S 1 4 1 1460 710n
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 1480 730n
preplace netloc bram_arbiter_M01_AXI 1 5 1 N 890
preplace netloc bram_arbiter_M02_AXI 1 5 1 N 910
preplace netloc axis_broadcaster_0_M00_AXIS 1 2 1 700 60n
preplace netloc axis_broadcaster_0_M01_AXIS 1 2 1 740 220n
preplace netloc axis_broadcaster_0_M03_AXIS 1 2 1 780 380n
preplace netloc axis_broadcaster_0_M02_AXIS 1 2 1 790 540n
preplace netloc ccl_slice_core_3_m_axis 1 3 1 1070 170n
preplace netloc ccl_slice_core_2_m_axis 1 3 1 1080 150n
levelinfo -pg 1 0 190 540 930 1290 1660 2060 2440 2590
pagesize -pg 1 -db -bbox -sgen 0 0 2710 1210
"
}
{
   "da_axi4_cnt":"21",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"2",
   "da_ps7_cnt":"1"
}
