

================================================================
== Vitis HLS Report for 'fft_stages_Pipeline_DFTpts'
================================================================
* Date:           Fri Oct 21 22:25:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_hardware
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFTpts  |        ?|        ?|        19|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    286|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   24|    1802|   3755|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     41|    -|
|Register         |        -|    -|    1024|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   24|    2826|   4242|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   10|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U55  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U58  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U59  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U60   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U61   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U62   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U63   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U54  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U56  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U57  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |mul_9s_9s_9_1_1_U64                 |mul_9s_9s_9_1_1                 |        0|   0|    0|   51|    0|
    |mux_42_32_1_1_U65                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U66                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U67                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U68                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  24| 1802| 3755|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                     Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_imag_U  |fft_stages_Pipeline_DFTpts_W_imag_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |W_real_U  |fft_stages_Pipeline_DFTpts_W_real_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +----------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                               |        2|  0|   0|    0|  1024|   64|     2|        32768|
    +----------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln184_fu_666_p2                  |         +|   0|  0|   39|          32|          32|
    |i_2_fu_715_p2                        |         +|   0|  0|   39|          32|           1|
    |ap_block_pp0                         |       and|   0|  0|    2|           1|           1|
    |ap_enable_state19_pp0_iter18_stage0  |       and|   0|  0|    2|           1|           1|
    |lhs_fu_650_p2                        |       and|   0|  0|   32|          32|          32|
    |icmp_ln1065_fu_660_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln169_fu_624_p2                 |      icmp|   0|  0|   14|          22|           1|
    |lshr_ln674_fu_644_p2                 |      lshr|   0|  0|  100|           2|          32|
    |i_fu_710_p3                          |    select|   0|  0|   32|           1|          32|
    |ap_enable_pp0                        |       xor|   0|  0|    2|           1|           2|
    |xor_ln674_fu_634_p2                  |       xor|   0|  0|    6|           6|           5|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                |          |   0|  0|  286|         162|         171|
    +-------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |  14|          3|   32|         96|
    |p_Val2_s_fu_94           |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  41|          9|   66|        164|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add1_reg_1082                      |  32|   0|   32|          0|
    |add_ln184_reg_844                  |  32|   0|   32|          0|
    |add_reg_1074                       |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c2_reg_938                         |  32|   0|   32|          0|
    |empty_reg_849                      |   2|   0|    2|          0|
    |i_3_reg_822                        |  32|   0|   32|          0|
    |icmp_ln1065_reg_839                |   1|   0|    1|          0|
    |lshr_ln1_reg_871                   |   8|   0|    8|          0|
    |lshr_ln_reg_866                    |   8|   0|    8|          0|
    |mul1_reg_967                       |  32|   0|   32|          0|
    |mul2_reg_972                       |  32|   0|   32|          0|
    |mul3_reg_977                       |  32|   0|   32|          0|
    |mul_reg_962                        |  32|   0|   32|          0|
    |p_Val2_s_fu_94                     |  32|   0|   32|          0|
    |ret_V_reg_861                      |   9|   0|    9|          0|
    |s2_reg_944                         |  32|   0|   32|          0|
    |sub1_reg_1066                      |  32|   0|   32|          0|
    |sub3_cast_cast_reg_817             |   4|   0|   32|         28|
    |sub_reg_1058                       |  32|   0|   32|          0|
    |temp_I_reg_1040                    |  32|   0|   32|          0|
    |temp_R_reg_1034                    |  32|   0|   32|          0|
    |tmp_1_reg_956                      |  32|   0|   32|          0|
    |tmp_2_reg_1046                     |  32|   0|   32|          0|
    |tmp_3_reg_1052                     |  32|   0|   32|          0|
    |tmp_reg_950                        |  32|   0|   32|          0|
    |trunc_ln1540_reg_834               |   9|   0|    9|          0|
    |trunc_ln850_reg_855                |   2|   0|    2|          0|
    |zext_ln176_reg_886                 |   8|   0|   64|         56|
    |zext_ln179_reg_982                 |   8|   0|   64|         56|
    |empty_reg_849                      |  64|  32|    2|          0|
    |lshr_ln1_reg_871                   |  64|  32|    8|          0|
    |trunc_ln850_reg_855                |  64|  32|    2|          0|
    |zext_ln176_reg_886                 |  64|  32|   64|         56|
    |zext_ln179_reg_982                 |  64|  32|   64|         56|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1024| 160|  984|        252|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  fft_stages_Pipeline_DFTpts|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  fft_stages_Pipeline_DFTpts|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  fft_stages_Pipeline_DFTpts|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  fft_stages_Pipeline_DFTpts|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  fft_stages_Pipeline_DFTpts|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  fft_stages_Pipeline_DFTpts|  return value|
|zext_ln160        |   in|    9|     ap_none|                  zext_ln160|        scalar|
|zext_ln157        |   in|    9|     ap_none|                  zext_ln157|        scalar|
|OUT_I_0_address0  |  out|    8|   ap_memory|                     OUT_I_0|         array|
|OUT_I_0_ce0       |  out|    1|   ap_memory|                     OUT_I_0|         array|
|OUT_I_0_we0       |  out|    1|   ap_memory|                     OUT_I_0|         array|
|OUT_I_0_d0        |  out|   32|   ap_memory|                     OUT_I_0|         array|
|OUT_I_0_address1  |  out|    8|   ap_memory|                     OUT_I_0|         array|
|OUT_I_0_ce1       |  out|    1|   ap_memory|                     OUT_I_0|         array|
|OUT_I_0_we1       |  out|    1|   ap_memory|                     OUT_I_0|         array|
|OUT_I_0_d1        |  out|   32|   ap_memory|                     OUT_I_0|         array|
|OUT_R_0_address0  |  out|    8|   ap_memory|                     OUT_R_0|         array|
|OUT_R_0_ce0       |  out|    1|   ap_memory|                     OUT_R_0|         array|
|OUT_R_0_we0       |  out|    1|   ap_memory|                     OUT_R_0|         array|
|OUT_R_0_d0        |  out|   32|   ap_memory|                     OUT_R_0|         array|
|OUT_R_0_address1  |  out|    8|   ap_memory|                     OUT_R_0|         array|
|OUT_R_0_ce1       |  out|    1|   ap_memory|                     OUT_R_0|         array|
|OUT_R_0_we1       |  out|    1|   ap_memory|                     OUT_R_0|         array|
|OUT_R_0_d1        |  out|   32|   ap_memory|                     OUT_R_0|         array|
|OUT_R_1_address0  |  out|    8|   ap_memory|                     OUT_R_1|         array|
|OUT_R_1_ce0       |  out|    1|   ap_memory|                     OUT_R_1|         array|
|OUT_R_1_we0       |  out|    1|   ap_memory|                     OUT_R_1|         array|
|OUT_R_1_d0        |  out|   32|   ap_memory|                     OUT_R_1|         array|
|OUT_R_1_address1  |  out|    8|   ap_memory|                     OUT_R_1|         array|
|OUT_R_1_ce1       |  out|    1|   ap_memory|                     OUT_R_1|         array|
|OUT_R_1_we1       |  out|    1|   ap_memory|                     OUT_R_1|         array|
|OUT_R_1_d1        |  out|   32|   ap_memory|                     OUT_R_1|         array|
|OUT_R_2_address0  |  out|    8|   ap_memory|                     OUT_R_2|         array|
|OUT_R_2_ce0       |  out|    1|   ap_memory|                     OUT_R_2|         array|
|OUT_R_2_we0       |  out|    1|   ap_memory|                     OUT_R_2|         array|
|OUT_R_2_d0        |  out|   32|   ap_memory|                     OUT_R_2|         array|
|OUT_R_2_address1  |  out|    8|   ap_memory|                     OUT_R_2|         array|
|OUT_R_2_ce1       |  out|    1|   ap_memory|                     OUT_R_2|         array|
|OUT_R_2_we1       |  out|    1|   ap_memory|                     OUT_R_2|         array|
|OUT_R_2_d1        |  out|   32|   ap_memory|                     OUT_R_2|         array|
|OUT_R_3_address0  |  out|    8|   ap_memory|                     OUT_R_3|         array|
|OUT_R_3_ce0       |  out|    1|   ap_memory|                     OUT_R_3|         array|
|OUT_R_3_we0       |  out|    1|   ap_memory|                     OUT_R_3|         array|
|OUT_R_3_d0        |  out|   32|   ap_memory|                     OUT_R_3|         array|
|OUT_R_3_address1  |  out|    8|   ap_memory|                     OUT_R_3|         array|
|OUT_R_3_ce1       |  out|    1|   ap_memory|                     OUT_R_3|         array|
|OUT_R_3_we1       |  out|    1|   ap_memory|                     OUT_R_3|         array|
|OUT_R_3_d1        |  out|   32|   ap_memory|                     OUT_R_3|         array|
|sub3_cast         |   in|    4|     ap_none|                   sub3_cast|        scalar|
|sub5_cast         |   in|    4|     ap_none|                   sub5_cast|        scalar|
|trunc_ln          |   in|    9|     ap_none|                    trunc_ln|        scalar|
|X_R_0_address0    |  out|    8|   ap_memory|                       X_R_0|         array|
|X_R_0_ce0         |  out|    1|   ap_memory|                       X_R_0|         array|
|X_R_0_q0          |   in|   32|   ap_memory|                       X_R_0|         array|
|X_R_0_address1    |  out|    8|   ap_memory|                       X_R_0|         array|
|X_R_0_ce1         |  out|    1|   ap_memory|                       X_R_0|         array|
|X_R_0_q1          |   in|   32|   ap_memory|                       X_R_0|         array|
|X_R_1_address0    |  out|    8|   ap_memory|                       X_R_1|         array|
|X_R_1_ce0         |  out|    1|   ap_memory|                       X_R_1|         array|
|X_R_1_q0          |   in|   32|   ap_memory|                       X_R_1|         array|
|X_R_1_address1    |  out|    8|   ap_memory|                       X_R_1|         array|
|X_R_1_ce1         |  out|    1|   ap_memory|                       X_R_1|         array|
|X_R_1_q1          |   in|   32|   ap_memory|                       X_R_1|         array|
|X_R_2_address0    |  out|    8|   ap_memory|                       X_R_2|         array|
|X_R_2_ce0         |  out|    1|   ap_memory|                       X_R_2|         array|
|X_R_2_q0          |   in|   32|   ap_memory|                       X_R_2|         array|
|X_R_2_address1    |  out|    8|   ap_memory|                       X_R_2|         array|
|X_R_2_ce1         |  out|    1|   ap_memory|                       X_R_2|         array|
|X_R_2_q1          |   in|   32|   ap_memory|                       X_R_2|         array|
|X_R_3_address0    |  out|    8|   ap_memory|                       X_R_3|         array|
|X_R_3_ce0         |  out|    1|   ap_memory|                       X_R_3|         array|
|X_R_3_q0          |   in|   32|   ap_memory|                       X_R_3|         array|
|X_R_3_address1    |  out|    8|   ap_memory|                       X_R_3|         array|
|X_R_3_ce1         |  out|    1|   ap_memory|                       X_R_3|         array|
|X_R_3_q1          |   in|   32|   ap_memory|                       X_R_3|         array|
|X_I_0_address0    |  out|    8|   ap_memory|                       X_I_0|         array|
|X_I_0_ce0         |  out|    1|   ap_memory|                       X_I_0|         array|
|X_I_0_q0          |   in|   32|   ap_memory|                       X_I_0|         array|
|X_I_0_address1    |  out|    8|   ap_memory|                       X_I_0|         array|
|X_I_0_ce1         |  out|    1|   ap_memory|                       X_I_0|         array|
|X_I_0_q1          |   in|   32|   ap_memory|                       X_I_0|         array|
|X_I_1_address0    |  out|    8|   ap_memory|                       X_I_1|         array|
|X_I_1_ce0         |  out|    1|   ap_memory|                       X_I_1|         array|
|X_I_1_q0          |   in|   32|   ap_memory|                       X_I_1|         array|
|X_I_1_address1    |  out|    8|   ap_memory|                       X_I_1|         array|
|X_I_1_ce1         |  out|    1|   ap_memory|                       X_I_1|         array|
|X_I_1_q1          |   in|   32|   ap_memory|                       X_I_1|         array|
|X_I_2_address0    |  out|    8|   ap_memory|                       X_I_2|         array|
|X_I_2_ce0         |  out|    1|   ap_memory|                       X_I_2|         array|
|X_I_2_q0          |   in|   32|   ap_memory|                       X_I_2|         array|
|X_I_2_address1    |  out|    8|   ap_memory|                       X_I_2|         array|
|X_I_2_ce1         |  out|    1|   ap_memory|                       X_I_2|         array|
|X_I_2_q1          |   in|   32|   ap_memory|                       X_I_2|         array|
|X_I_3_address0    |  out|    8|   ap_memory|                       X_I_3|         array|
|X_I_3_ce0         |  out|    1|   ap_memory|                       X_I_3|         array|
|X_I_3_q0          |   in|   32|   ap_memory|                       X_I_3|         array|
|X_I_3_address1    |  out|    8|   ap_memory|                       X_I_3|         array|
|X_I_3_ce1         |  out|    1|   ap_memory|                       X_I_3|         array|
|X_I_3_q1          |   in|   32|   ap_memory|                       X_I_3|         array|
|OUT_I_1_address0  |  out|    8|   ap_memory|                     OUT_I_1|         array|
|OUT_I_1_ce0       |  out|    1|   ap_memory|                     OUT_I_1|         array|
|OUT_I_1_we0       |  out|    1|   ap_memory|                     OUT_I_1|         array|
|OUT_I_1_d0        |  out|   32|   ap_memory|                     OUT_I_1|         array|
|OUT_I_1_address1  |  out|    8|   ap_memory|                     OUT_I_1|         array|
|OUT_I_1_ce1       |  out|    1|   ap_memory|                     OUT_I_1|         array|
|OUT_I_1_we1       |  out|    1|   ap_memory|                     OUT_I_1|         array|
|OUT_I_1_d1        |  out|   32|   ap_memory|                     OUT_I_1|         array|
|OUT_I_2_address0  |  out|    8|   ap_memory|                     OUT_I_2|         array|
|OUT_I_2_ce0       |  out|    1|   ap_memory|                     OUT_I_2|         array|
|OUT_I_2_we0       |  out|    1|   ap_memory|                     OUT_I_2|         array|
|OUT_I_2_d0        |  out|   32|   ap_memory|                     OUT_I_2|         array|
|OUT_I_2_address1  |  out|    8|   ap_memory|                     OUT_I_2|         array|
|OUT_I_2_ce1       |  out|    1|   ap_memory|                     OUT_I_2|         array|
|OUT_I_2_we1       |  out|    1|   ap_memory|                     OUT_I_2|         array|
|OUT_I_2_d1        |  out|   32|   ap_memory|                     OUT_I_2|         array|
|OUT_I_3_address0  |  out|    8|   ap_memory|                     OUT_I_3|         array|
|OUT_I_3_ce0       |  out|    1|   ap_memory|                     OUT_I_3|         array|
|OUT_I_3_we0       |  out|    1|   ap_memory|                     OUT_I_3|         array|
|OUT_I_3_d0        |  out|   32|   ap_memory|                     OUT_I_3|         array|
|OUT_I_3_address1  |  out|    8|   ap_memory|                     OUT_I_3|         array|
|OUT_I_3_ce1       |  out|    1|   ap_memory|                     OUT_I_3|         array|
|OUT_I_3_we1       |  out|    1|   ap_memory|                     OUT_I_3|         array|
|OUT_I_3_d1        |  out|   32|   ap_memory|                     OUT_I_3|         array|
+------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.41>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 22 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %trunc_ln"   --->   Operation 23 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sub5_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sub5_cast"   --->   Operation 24 'read' 'sub5_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sub3_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sub3_cast"   --->   Operation 25 'read' 'sub3_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln157_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln157"   --->   Operation 26 'read' 'zext_ln157_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln160_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln160"   --->   Operation 27 'read' 'zext_ln160_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sub3_cast_cast = zext i4 %sub3_cast_read"   --->   Operation 28 'zext' 'sub3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln157_cast = zext i9 %zext_ln157_read"   --->   Operation 29 'zext' 'zext_ln157_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln160_cast = zext i9 %zext_ln160_read"   --->   Operation 30 'zext' 'zext_ln160_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %p_Val2_s"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_3 = load i32 %p_Val2_s"   --->   Operation 33 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %i_3, i32 10, i32 31" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:169]   --->   Operation 35 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.44ns)   --->   "%icmp_ln169 = icmp_slt  i22 %tmp_4, i22 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:169]   --->   Operation 36 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %for.end.exitStub, void %for.body" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:169]   --->   Operation 37 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%zext_ln674 = zext i4 %sub5_cast_read"   --->   Operation 38 'zext' 'zext_ln674' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%xor_ln674 = xor i6 %zext_ln674, i6 31"   --->   Operation 39 'xor' 'xor_ln674' <Predicate = (icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%zext_ln674_1 = zext i6 %xor_ln674"   --->   Operation 40 'zext' 'zext_ln674_1' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%lshr_ln674 = lshr i32 4294967295, i32 %zext_ln674_1"   --->   Operation 41 'lshr' 'lshr_ln674' <Predicate = (icmp_ln169)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.94ns) (out node of the LUT)   --->   "%lhs = and i32 %i_3, i32 %lshr_ln674"   --->   Operation 42 'and' 'lhs' <Predicate = (icmp_ln169)> <Delay = 2.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1540 = trunc i32 %lhs"   --->   Operation 43 'trunc' 'trunc_ln1540' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln1065 = icmp_eq  i32 %lhs, i32 %zext_ln160_cast"   --->   Operation 44 'icmp' 'icmp_ln1065' <Predicate = (icmp_ln169)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.55ns)   --->   "%add_ln184 = add i32 %i_3, i32 %zext_ln157_cast" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:184]   --->   Operation 45 'add' 'add_ln184' <Predicate = (icmp_ln169)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = trunc i32 %i_3"   --->   Operation 46 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_s = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %i_3, i32 %sub3_cast_cast, i1 1"   --->   Operation 47 'bitset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln850 = trunc i32 %p_Result_s"   --->   Operation 48 'trunc' 'trunc_ln850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (4.35ns)   --->   "%ret_V = mul i9 %trunc_ln1540, i9 %trunc_ln_read"   --->   Operation 49 'mul' 'ret_V' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Result_s, i32 2, i32 9" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 50 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %i_3, i32 2, i32 9" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 51 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.95ns)   --->   "%switch_ln179 = switch i2 %trunc_ln850, void %arrayidx3414.case.3, i2 0, void %arrayidx3414.case.0, i2 1, void %arrayidx3414.case.1, i2 2, void %arrayidx3414.case.2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 52 'switch' 'switch_ln179' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node i_2)   --->   "%i = select i1 %icmp_ln1065, i32 %add_ln184, i32 %i_3" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:183]   --->   Operation 53 'select' 'i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (2.55ns) (out node of the LUT)   --->   "%i_2 = add i32 %i, i32 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:169]   --->   Operation 54 'add' 'i_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln169 = store i32 %i_2, i32 %p_Val2_s" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:169]   --->   Operation 55 'store' 'store_ln169' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln169 = br void %for.cond" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:169]   --->   Operation 56 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i9 %ret_V"   --->   Operation 57 'zext' 'zext_ln1540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%W_real_addr = getelementptr i32 %W_real, i64 0, i64 %zext_ln1540" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:174]   --->   Operation 58 'getelementptr' 'W_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%c2 = load i9 %W_real_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:174]   --->   Operation 59 'load' 'c2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%W_imag_addr = getelementptr i32 %W_imag, i64 0, i64 %zext_ln1540" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:175]   --->   Operation 60 'getelementptr' 'W_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%s2 = load i9 %W_imag_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:175]   --->   Operation 61 'load' 's2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i8 %lshr_ln" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 62 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%X_R_0_addr = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln176" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 63 'getelementptr' 'X_R_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%X_R_1_addr = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln176" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 64 'getelementptr' 'X_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%X_R_2_addr = getelementptr i32 %X_R_2, i64 0, i64 %zext_ln176" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 65 'getelementptr' 'X_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%X_R_3_addr = getelementptr i32 %X_R_3, i64 0, i64 %zext_ln176" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 66 'getelementptr' 'X_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%X_R_0_load = load i8 %X_R_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 67 'load' 'X_R_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%X_R_1_load = load i8 %X_R_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 68 'load' 'X_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%X_R_2_load = load i8 %X_R_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 69 'load' 'X_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%X_R_3_load = load i8 %X_R_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 70 'load' 'X_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%X_I_0_addr = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln176" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 71 'getelementptr' 'X_I_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%X_I_1_addr = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln176" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 72 'getelementptr' 'X_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%X_I_2_addr = getelementptr i32 %X_I_2, i64 0, i64 %zext_ln176" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 73 'getelementptr' 'X_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%X_I_3_addr = getelementptr i32 %X_I_3, i64 0, i64 %zext_ln176" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 74 'getelementptr' 'X_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (3.25ns)   --->   "%X_I_0_load = load i8 %X_I_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 75 'load' 'X_I_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%X_I_1_load = load i8 %X_I_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 76 'load' 'X_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%X_I_2_load = load i8 %X_I_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 77 'load' 'X_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 78 [2/2] (3.25ns)   --->   "%X_I_3_load = load i8 %X_I_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 78 'load' 'X_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 5.08>
ST_4 : Operation 79 [1/2] (3.25ns)   --->   "%c2 = load i9 %W_real_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:174]   --->   Operation 79 'load' 'c2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_4 : Operation 80 [1/2] (3.25ns)   --->   "%s2 = load i9 %W_imag_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:175]   --->   Operation 80 'load' 's2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_4 : Operation 81 [1/2] (3.25ns)   --->   "%X_R_0_load = load i8 %X_R_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 81 'load' 'X_R_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 82 [1/2] (3.25ns)   --->   "%X_R_1_load = load i8 %X_R_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 82 'load' 'X_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%X_R_2_load = load i8 %X_R_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 83 'load' 'X_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 84 [1/2] (3.25ns)   --->   "%X_R_3_load = load i8 %X_R_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 84 'load' 'X_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 85 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %X_R_0_load, i32 %X_R_1_load, i32 %X_R_2_load, i32 %X_R_3_load, i2 %trunc_ln850" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 85 'mux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/2] (3.25ns)   --->   "%X_I_0_load = load i8 %X_I_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 86 'load' 'X_I_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%X_I_1_load = load i8 %X_I_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 87 'load' 'X_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 88 [1/2] (3.25ns)   --->   "%X_I_2_load = load i8 %X_I_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 88 'load' 'X_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 89 [1/2] (3.25ns)   --->   "%X_I_3_load = load i8 %X_I_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 89 'load' 'X_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 90 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %X_I_0_load, i32 %X_I_1_load, i32 %X_I_2_load, i32 %X_I_3_load, i2 %trunc_ln850" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 90 'mux' 'tmp_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 91 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %c2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 91 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_1, i32 %s2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 92 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %tmp_1, i32 %c2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:177]   --->   Operation 93 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [4/4] (5.70ns)   --->   "%mul3 = fmul i32 %tmp, i32 %s2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:177]   --->   Operation 94 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 95 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %c2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 95 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_1, i32 %s2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 96 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %tmp_1, i32 %c2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:177]   --->   Operation 97 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [3/4] (5.70ns)   --->   "%mul3 = fmul i32 %tmp, i32 %s2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:177]   --->   Operation 98 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 99 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %c2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 99 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_1, i32 %s2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 100 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %tmp_1, i32 %c2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:177]   --->   Operation 101 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [2/4] (5.70ns)   --->   "%mul3 = fmul i32 %tmp, i32 %s2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:177]   --->   Operation 102 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 103 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %c2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 103 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_1, i32 %s2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 104 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %tmp_1, i32 %c2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:177]   --->   Operation 105 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/4] (5.70ns)   --->   "%mul3 = fmul i32 %tmp, i32 %s2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:177]   --->   Operation 106 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 107 [5/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 107 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [5/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:177]   --->   Operation 108 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 109 [4/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 109 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [4/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:177]   --->   Operation 110 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 111 [3/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 111 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [3/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:177]   --->   Operation 112 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 113 [2/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 113 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [2/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:177]   --->   Operation 114 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i8 %lshr_ln1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 115 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%X_R_0_addr_1 = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln179" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 116 'getelementptr' 'X_R_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%X_R_1_addr_1 = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln179" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 117 'getelementptr' 'X_R_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%X_R_2_addr_1 = getelementptr i32 %X_R_2, i64 0, i64 %zext_ln179" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 118 'getelementptr' 'X_R_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%X_R_3_addr_1 = getelementptr i32 %X_R_3, i64 0, i64 %zext_ln179" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 119 'getelementptr' 'X_R_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [2/2] (3.25ns)   --->   "%X_R_0_load_1 = load i8 %X_R_0_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 120 'load' 'X_R_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 121 [2/2] (3.25ns)   --->   "%X_R_1_load_1 = load i8 %X_R_1_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 121 'load' 'X_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 122 [2/2] (3.25ns)   --->   "%X_R_2_load_1 = load i8 %X_R_2_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 122 'load' 'X_R_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 123 [2/2] (3.25ns)   --->   "%X_R_3_load_1 = load i8 %X_R_3_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 123 'load' 'X_R_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%X_I_0_addr_1 = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln179" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 124 'getelementptr' 'X_I_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%X_I_1_addr_1 = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln179" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 125 'getelementptr' 'X_I_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%X_I_2_addr_1 = getelementptr i32 %X_I_2, i64 0, i64 %zext_ln179" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 126 'getelementptr' 'X_I_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%X_I_3_addr_1 = getelementptr i32 %X_I_3, i64 0, i64 %zext_ln179" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 127 'getelementptr' 'X_I_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [2/2] (3.25ns)   --->   "%X_I_0_load_1 = load i8 %X_I_0_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 128 'load' 'X_I_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 129 [2/2] (3.25ns)   --->   "%X_I_1_load_1 = load i8 %X_I_1_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 129 'load' 'X_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 130 [2/2] (3.25ns)   --->   "%X_I_2_load_1 = load i8 %X_I_2_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 130 'load' 'X_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 131 [2/2] (3.25ns)   --->   "%X_I_3_load_1 = load i8 %X_I_3_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 131 'load' 'X_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 132 [1/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:176]   --->   Operation 132 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:177]   --->   Operation 133 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/2] (3.25ns)   --->   "%X_R_0_load_1 = load i8 %X_R_0_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 134 'load' 'X_R_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 135 [1/2] (3.25ns)   --->   "%X_R_1_load_1 = load i8 %X_R_1_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 135 'load' 'X_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 136 [1/2] (3.25ns)   --->   "%X_R_2_load_1 = load i8 %X_R_2_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 136 'load' 'X_R_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 137 [1/2] (3.25ns)   --->   "%X_R_3_load_1 = load i8 %X_R_3_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 137 'load' 'X_R_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 138 [1/1] (1.82ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %X_R_0_load_1, i32 %X_R_1_load_1, i32 %X_R_2_load_1, i32 %X_R_3_load_1, i2 %empty" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 138 'mux' 'tmp_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/2] (3.25ns)   --->   "%X_I_0_load_1 = load i8 %X_I_0_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 139 'load' 'X_I_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 140 [1/2] (3.25ns)   --->   "%X_I_1_load_1 = load i8 %X_I_1_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 140 'load' 'X_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 141 [1/2] (3.25ns)   --->   "%X_I_2_load_1 = load i8 %X_I_2_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 141 'load' 'X_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 142 [1/2] (3.25ns)   --->   "%X_I_3_load_1 = load i8 %X_I_3_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 142 'load' 'X_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 143 [1/1] (1.82ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %X_I_0_load_1, i32 %X_I_1_load_1, i32 %X_I_2_load_1, i32 %X_I_3_load_1, i2 %empty" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 143 'mux' 'tmp_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.95ns)   --->   "%switch_ln181 = switch i2 %empty, void %arrayidx4418.case.3, i2 0, void %arrayidx4418.case.0, i2 1, void %arrayidx4418.case.1, i2 2, void %arrayidx4418.case.2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:181]   --->   Operation 144 'switch' 'switch_ln181' <Predicate = true> <Delay = 0.95>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 145 [5/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 145 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [5/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 146 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [5/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:181]   --->   Operation 147 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 148 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 149 [4/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 149 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [4/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 150 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [4/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:181]   --->   Operation 151 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 152 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 153 [3/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 153 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [3/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 154 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 155 [3/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:181]   --->   Operation 155 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 156 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 157 [2/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 157 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [2/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 158 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [2/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:181]   --->   Operation 159 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 160 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 161 [1/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 161 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 162 [1/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 162 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 163 [1/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:181]   --->   Operation 163 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 164 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 164 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 206 'ret' 'ret_ln0' <Predicate = (!icmp_ln169)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln170 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:170]   --->   Operation 165 'specloopname' 'specloopname_ln170' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%OUT_R_0_addr = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln176" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 166 'getelementptr' 'OUT_R_0_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%OUT_R_1_addr = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln176" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 167 'getelementptr' 'OUT_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%OUT_R_2_addr = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln176" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 168 'getelementptr' 'OUT_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%OUT_R_3_addr = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln176" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 169 'getelementptr' 'OUT_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln179 = store i32 %sub, i8 %OUT_R_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 170 'store' 'store_ln179' <Predicate = (trunc_ln850 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "%OUT_I_2_addr = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln176" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 171 'getelementptr' 'OUT_I_2_addr' <Predicate = (trunc_ln850 == 2)> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln180 = store i32 %sub1, i8 %OUT_I_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 172 'store' 'store_ln180' <Predicate = (trunc_ln850 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx3414.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 173 'br' 'br_ln180' <Predicate = (trunc_ln850 == 2)> <Delay = 0.00>
ST_19 : Operation 174 [1/1] (3.25ns)   --->   "%store_ln179 = store i32 %sub, i8 %OUT_R_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 174 'store' 'store_ln179' <Predicate = (trunc_ln850 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%OUT_I_1_addr = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln176" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 175 'getelementptr' 'OUT_I_1_addr' <Predicate = (trunc_ln850 == 1)> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (3.25ns)   --->   "%store_ln180 = store i32 %sub1, i8 %OUT_I_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 176 'store' 'store_ln180' <Predicate = (trunc_ln850 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx3414.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 177 'br' 'br_ln180' <Predicate = (trunc_ln850 == 1)> <Delay = 0.00>
ST_19 : Operation 178 [1/1] (3.25ns)   --->   "%store_ln179 = store i32 %sub, i8 %OUT_R_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 178 'store' 'store_ln179' <Predicate = (trunc_ln850 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%OUT_I_0_addr = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln176" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 179 'getelementptr' 'OUT_I_0_addr' <Predicate = (trunc_ln850 == 0)> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (3.25ns)   --->   "%store_ln180 = store i32 %sub1, i8 %OUT_I_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 180 'store' 'store_ln180' <Predicate = (trunc_ln850 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx3414.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 181 'br' 'br_ln180' <Predicate = (trunc_ln850 == 0)> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (3.25ns)   --->   "%store_ln179 = store i32 %sub, i8 %OUT_R_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:179]   --->   Operation 182 'store' 'store_ln179' <Predicate = (trunc_ln850 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%OUT_I_3_addr = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln176" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 183 'getelementptr' 'OUT_I_3_addr' <Predicate = (trunc_ln850 == 3)> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (3.25ns)   --->   "%store_ln180 = store i32 %sub1, i8 %OUT_I_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 184 'store' 'store_ln180' <Predicate = (trunc_ln850 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln180 = br void %arrayidx3414.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:180]   --->   Operation 185 'br' 'br_ln180' <Predicate = (trunc_ln850 == 3)> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%OUT_R_0_addr_1 = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln179" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:181]   --->   Operation 186 'getelementptr' 'OUT_R_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%OUT_R_1_addr_1 = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln179" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:181]   --->   Operation 187 'getelementptr' 'OUT_R_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%OUT_R_2_addr_1 = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln179" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:181]   --->   Operation 188 'getelementptr' 'OUT_R_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%OUT_R_3_addr_1 = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln179" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:181]   --->   Operation 189 'getelementptr' 'OUT_R_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (3.25ns)   --->   "%store_ln181 = store i32 %add, i8 %OUT_R_2_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:181]   --->   Operation 190 'store' 'store_ln181' <Predicate = (empty == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%OUT_I_2_addr_1 = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln179" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 191 'getelementptr' 'OUT_I_2_addr_1' <Predicate = (empty == 2)> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (3.25ns)   --->   "%store_ln182 = store i32 %add1, i8 %OUT_I_2_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 192 'store' 'store_ln182' <Predicate = (empty == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln182 = br void %arrayidx4418.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 193 'br' 'br_ln182' <Predicate = (empty == 2)> <Delay = 0.00>
ST_19 : Operation 194 [1/1] (3.25ns)   --->   "%store_ln181 = store i32 %add, i8 %OUT_R_1_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:181]   --->   Operation 194 'store' 'store_ln181' <Predicate = (empty == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%OUT_I_1_addr_1 = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln179" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 195 'getelementptr' 'OUT_I_1_addr_1' <Predicate = (empty == 1)> <Delay = 0.00>
ST_19 : Operation 196 [1/1] (3.25ns)   --->   "%store_ln182 = store i32 %add1, i8 %OUT_I_1_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 196 'store' 'store_ln182' <Predicate = (empty == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln182 = br void %arrayidx4418.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 197 'br' 'br_ln182' <Predicate = (empty == 1)> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (3.25ns)   --->   "%store_ln181 = store i32 %add, i8 %OUT_R_0_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:181]   --->   Operation 198 'store' 'store_ln181' <Predicate = (empty == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%OUT_I_0_addr_1 = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln179" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 199 'getelementptr' 'OUT_I_0_addr_1' <Predicate = (empty == 0)> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (3.25ns)   --->   "%store_ln182 = store i32 %add1, i8 %OUT_I_0_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 200 'store' 'store_ln182' <Predicate = (empty == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln182 = br void %arrayidx4418.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 201 'br' 'br_ln182' <Predicate = (empty == 0)> <Delay = 0.00>
ST_19 : Operation 202 [1/1] (3.25ns)   --->   "%store_ln181 = store i32 %add, i8 %OUT_R_3_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:181]   --->   Operation 202 'store' 'store_ln181' <Predicate = (empty == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%OUT_I_3_addr_1 = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln179" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 203 'getelementptr' 'OUT_I_3_addr_1' <Predicate = (empty == 3)> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (3.25ns)   --->   "%store_ln182 = store i32 %add1, i8 %OUT_I_3_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 204 'store' 'store_ln182' <Predicate = (empty == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln182 = br void %arrayidx4418.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:182]   --->   Operation 205 'br' 'br_ln182' <Predicate = (empty == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln160]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln157]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OUT_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ sub3_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub5_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s           (alloca       ) [ 01100000000000000000]
trunc_ln_read      (read         ) [ 01100000000000000000]
sub5_cast_read     (read         ) [ 00000000000000000000]
sub3_cast_read     (read         ) [ 00000000000000000000]
zext_ln157_read    (read         ) [ 00000000000000000000]
zext_ln160_read    (read         ) [ 00000000000000000000]
sub3_cast_cast     (zext         ) [ 01100000000000000000]
zext_ln157_cast    (zext         ) [ 00000000000000000000]
zext_ln160_cast    (zext         ) [ 00000000000000000000]
store_ln0          (store        ) [ 00000000000000000000]
br_ln0             (br           ) [ 00000000000000000000]
i_3                (load         ) [ 01100000000000000000]
specpipeline_ln0   (specpipeline ) [ 00000000000000000000]
tmp_4              (partselect   ) [ 00000000000000000000]
icmp_ln169         (icmp         ) [ 01111111111111111110]
br_ln169           (br           ) [ 00000000000000000000]
zext_ln674         (zext         ) [ 00000000000000000000]
xor_ln674          (xor          ) [ 00000000000000000000]
zext_ln674_1       (zext         ) [ 00000000000000000000]
lshr_ln674         (lshr         ) [ 00000000000000000000]
lhs                (and          ) [ 00000000000000000000]
trunc_ln1540       (trunc        ) [ 01100000000000000000]
icmp_ln1065        (icmp         ) [ 01100000000000000000]
add_ln184          (add          ) [ 01100000000000000000]
empty              (trunc        ) [ 01011111111111111111]
p_Result_s         (bitset       ) [ 00000000000000000000]
trunc_ln850        (trunc        ) [ 01011111111111111111]
ret_V              (mul          ) [ 01010000000000000000]
lshr_ln            (partselect   ) [ 01010000000000000000]
lshr_ln1           (partselect   ) [ 01011111111110000000]
switch_ln179       (switch       ) [ 00000000000000000000]
i                  (select       ) [ 00000000000000000000]
i_2                (add          ) [ 00000000000000000000]
store_ln169        (store        ) [ 00000000000000000000]
br_ln169           (br           ) [ 00000000000000000000]
zext_ln1540        (zext         ) [ 00000000000000000000]
W_real_addr        (getelementptr) [ 01001000000000000000]
W_imag_addr        (getelementptr) [ 01001000000000000000]
zext_ln176         (zext         ) [ 01001111111111111111]
X_R_0_addr         (getelementptr) [ 01001000000000000000]
X_R_1_addr         (getelementptr) [ 01001000000000000000]
X_R_2_addr         (getelementptr) [ 01001000000000000000]
X_R_3_addr         (getelementptr) [ 01001000000000000000]
X_I_0_addr         (getelementptr) [ 01001000000000000000]
X_I_1_addr         (getelementptr) [ 01001000000000000000]
X_I_2_addr         (getelementptr) [ 01001000000000000000]
X_I_3_addr         (getelementptr) [ 01001000000000000000]
c2                 (load         ) [ 01000111100000000000]
s2                 (load         ) [ 01000111100000000000]
X_R_0_load         (load         ) [ 00000000000000000000]
X_R_1_load         (load         ) [ 00000000000000000000]
X_R_2_load         (load         ) [ 00000000000000000000]
X_R_3_load         (load         ) [ 00000000000000000000]
tmp                (mux          ) [ 01000111100000000000]
X_I_0_load         (load         ) [ 00000000000000000000]
X_I_1_load         (load         ) [ 00000000000000000000]
X_I_2_load         (load         ) [ 00000000000000000000]
X_I_3_load         (load         ) [ 00000000000000000000]
tmp_1              (mux          ) [ 01000111100000000000]
mul                (fmul         ) [ 01000000011111000000]
mul1               (fmul         ) [ 01000000011111000000]
mul2               (fmul         ) [ 01000000011111000000]
mul3               (fmul         ) [ 01000000011111000000]
zext_ln179         (zext         ) [ 01000000000001111111]
X_R_0_addr_1       (getelementptr) [ 01000000000001000000]
X_R_1_addr_1       (getelementptr) [ 01000000000001000000]
X_R_2_addr_1       (getelementptr) [ 01000000000001000000]
X_R_3_addr_1       (getelementptr) [ 01000000000001000000]
X_I_0_addr_1       (getelementptr) [ 01000000000001000000]
X_I_1_addr_1       (getelementptr) [ 01000000000001000000]
X_I_2_addr_1       (getelementptr) [ 01000000000001000000]
X_I_3_addr_1       (getelementptr) [ 01000000000001000000]
temp_R             (fsub         ) [ 01000000000000111110]
temp_I             (fadd         ) [ 01000000000000111110]
X_R_0_load_1       (load         ) [ 00000000000000000000]
X_R_1_load_1       (load         ) [ 00000000000000000000]
X_R_2_load_1       (load         ) [ 00000000000000000000]
X_R_3_load_1       (load         ) [ 00000000000000000000]
tmp_2              (mux          ) [ 01000000000000111110]
X_I_0_load_1       (load         ) [ 00000000000000000000]
X_I_1_load_1       (load         ) [ 00000000000000000000]
X_I_2_load_1       (load         ) [ 00000000000000000000]
X_I_3_load_1       (load         ) [ 00000000000000000000]
tmp_3              (mux          ) [ 01000000000000111110]
switch_ln181       (switch       ) [ 00000000000000000000]
sub                (fsub         ) [ 01000000000000000001]
sub1               (fsub         ) [ 01000000000000000001]
add                (fadd         ) [ 01000000000000000001]
add1               (fadd         ) [ 01000000000000000001]
specloopname_ln170 (specloopname ) [ 00000000000000000000]
OUT_R_0_addr       (getelementptr) [ 00000000000000000000]
OUT_R_1_addr       (getelementptr) [ 00000000000000000000]
OUT_R_2_addr       (getelementptr) [ 00000000000000000000]
OUT_R_3_addr       (getelementptr) [ 00000000000000000000]
store_ln179        (store        ) [ 00000000000000000000]
OUT_I_2_addr       (getelementptr) [ 00000000000000000000]
store_ln180        (store        ) [ 00000000000000000000]
br_ln180           (br           ) [ 00000000000000000000]
store_ln179        (store        ) [ 00000000000000000000]
OUT_I_1_addr       (getelementptr) [ 00000000000000000000]
store_ln180        (store        ) [ 00000000000000000000]
br_ln180           (br           ) [ 00000000000000000000]
store_ln179        (store        ) [ 00000000000000000000]
OUT_I_0_addr       (getelementptr) [ 00000000000000000000]
store_ln180        (store        ) [ 00000000000000000000]
br_ln180           (br           ) [ 00000000000000000000]
store_ln179        (store        ) [ 00000000000000000000]
OUT_I_3_addr       (getelementptr) [ 00000000000000000000]
store_ln180        (store        ) [ 00000000000000000000]
br_ln180           (br           ) [ 00000000000000000000]
OUT_R_0_addr_1     (getelementptr) [ 00000000000000000000]
OUT_R_1_addr_1     (getelementptr) [ 00000000000000000000]
OUT_R_2_addr_1     (getelementptr) [ 00000000000000000000]
OUT_R_3_addr_1     (getelementptr) [ 00000000000000000000]
store_ln181        (store        ) [ 00000000000000000000]
OUT_I_2_addr_1     (getelementptr) [ 00000000000000000000]
store_ln182        (store        ) [ 00000000000000000000]
br_ln182           (br           ) [ 00000000000000000000]
store_ln181        (store        ) [ 00000000000000000000]
OUT_I_1_addr_1     (getelementptr) [ 00000000000000000000]
store_ln182        (store        ) [ 00000000000000000000]
br_ln182           (br           ) [ 00000000000000000000]
store_ln181        (store        ) [ 00000000000000000000]
OUT_I_0_addr_1     (getelementptr) [ 00000000000000000000]
store_ln182        (store        ) [ 00000000000000000000]
br_ln182           (br           ) [ 00000000000000000000]
store_ln181        (store        ) [ 00000000000000000000]
OUT_I_3_addr_1     (getelementptr) [ 00000000000000000000]
store_ln182        (store        ) [ 00000000000000000000]
br_ln182           (br           ) [ 00000000000000000000]
ret_ln0            (ret          ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln160">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln157">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_I_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_R_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OUT_R_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="OUT_R_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="OUT_R_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sub3_cast">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub3_cast"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sub5_cast">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub5_cast"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="trunc_ln">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="X_R_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="X_R_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="X_R_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="X_R_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="X_I_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="X_I_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="X_I_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="X_I_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="OUT_I_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="OUT_I_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="OUT_I_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="W_real">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="W_imag">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="p_Val2_s_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="trunc_ln_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="0"/>
<pin id="100" dir="0" index="1" bw="9" slack="0"/>
<pin id="101" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sub5_cast_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub5_cast_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sub3_cast_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub3_cast_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln157_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="0"/>
<pin id="118" dir="0" index="1" bw="9" slack="0"/>
<pin id="119" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln157_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln160_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="0" index="1" bw="9" slack="0"/>
<pin id="125" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln160_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="W_real_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="9" slack="0"/>
<pin id="132" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c2/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="W_imag_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="9" slack="0"/>
<pin id="145" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s2/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="X_R_0_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_0_addr/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="X_R_1_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_1_addr/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="X_R_2_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_2_addr/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="X_R_3_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_3_addr/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="0"/>
<pin id="187" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="188" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="0"/>
<pin id="190" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_0_load/3 X_R_0_load_1/12 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="0"/>
<pin id="197" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="198" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
<pin id="200" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_1_load/3 X_R_1_load_1/12 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="0"/>
<pin id="207" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="208" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
<pin id="210" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_2_load/3 X_R_2_load_1/12 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="0"/>
<pin id="217" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
<pin id="220" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_3_load/3 X_R_3_load_1/12 "/>
</bind>
</comp>

<comp id="222" class="1004" name="X_I_0_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_0_addr/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="X_I_1_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_1_addr/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="X_I_2_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_2_addr/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="X_I_3_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="8" slack="0"/>
<pin id="247" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_3_addr/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="0"/>
<pin id="255" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="32" slack="0"/>
<pin id="258" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_0_load/3 X_I_0_load_1/12 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="0"/>
<pin id="265" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="266" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
<pin id="268" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_1_load/3 X_I_1_load_1/12 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="0"/>
<pin id="275" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="276" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="0"/>
<pin id="278" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_2_load/3 X_I_2_load_1/12 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="0"/>
<pin id="285" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="286" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="0"/>
<pin id="288" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_3_load/3 X_I_3_load_1/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="X_R_0_addr_1_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="8" slack="0"/>
<pin id="294" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_0_addr_1/12 "/>
</bind>
</comp>

<comp id="297" class="1004" name="X_R_1_addr_1_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_1_addr_1/12 "/>
</bind>
</comp>

<comp id="304" class="1004" name="X_R_2_addr_1_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="8" slack="0"/>
<pin id="308" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_2_addr_1/12 "/>
</bind>
</comp>

<comp id="311" class="1004" name="X_R_3_addr_1_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="8" slack="0"/>
<pin id="315" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_3_addr_1/12 "/>
</bind>
</comp>

<comp id="322" class="1004" name="X_I_0_addr_1_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_0_addr_1/12 "/>
</bind>
</comp>

<comp id="329" class="1004" name="X_I_1_addr_1_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="8" slack="0"/>
<pin id="333" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_1_addr_1/12 "/>
</bind>
</comp>

<comp id="336" class="1004" name="X_I_2_addr_1_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_2_addr_1/12 "/>
</bind>
</comp>

<comp id="343" class="1004" name="X_I_3_addr_1_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="8" slack="0"/>
<pin id="347" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_3_addr_1/12 "/>
</bind>
</comp>

<comp id="354" class="1004" name="OUT_R_0_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="8" slack="16"/>
<pin id="358" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_0_addr/19 "/>
</bind>
</comp>

<comp id="361" class="1004" name="OUT_R_1_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="8" slack="16"/>
<pin id="365" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_1_addr/19 "/>
</bind>
</comp>

<comp id="368" class="1004" name="OUT_R_2_addr_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="8" slack="16"/>
<pin id="372" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_2_addr/19 "/>
</bind>
</comp>

<comp id="375" class="1004" name="OUT_R_3_addr_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="8" slack="16"/>
<pin id="379" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_3_addr/19 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="1"/>
<pin id="385" dir="0" index="2" bw="0" slack="0"/>
<pin id="387" dir="0" index="4" bw="8" slack="1"/>
<pin id="388" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="390" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/19 store_ln181/19 "/>
</bind>
</comp>

<comp id="392" class="1004" name="OUT_I_2_addr_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="8" slack="16"/>
<pin id="396" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_2_addr/19 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_access_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="1"/>
<pin id="402" dir="0" index="2" bw="0" slack="0"/>
<pin id="404" dir="0" index="4" bw="8" slack="1"/>
<pin id="405" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="406" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="407" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/19 store_ln182/19 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_access_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="1"/>
<pin id="412" dir="0" index="2" bw="0" slack="0"/>
<pin id="414" dir="0" index="4" bw="8" slack="1"/>
<pin id="415" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="417" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/19 store_ln181/19 "/>
</bind>
</comp>

<comp id="419" class="1004" name="OUT_I_1_addr_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="8" slack="16"/>
<pin id="423" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_1_addr/19 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_access_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="1"/>
<pin id="429" dir="0" index="2" bw="0" slack="0"/>
<pin id="431" dir="0" index="4" bw="8" slack="1"/>
<pin id="432" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="434" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/19 store_ln182/19 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_access_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="0" index="2" bw="0" slack="0"/>
<pin id="441" dir="0" index="4" bw="8" slack="1"/>
<pin id="442" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="443" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="444" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/19 store_ln181/19 "/>
</bind>
</comp>

<comp id="446" class="1004" name="OUT_I_0_addr_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="8" slack="16"/>
<pin id="450" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_0_addr/19 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_access_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="1"/>
<pin id="456" dir="0" index="2" bw="0" slack="0"/>
<pin id="458" dir="0" index="4" bw="8" slack="1"/>
<pin id="459" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="460" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="461" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/19 store_ln182/19 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_access_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="1"/>
<pin id="466" dir="0" index="2" bw="0" slack="0"/>
<pin id="468" dir="0" index="4" bw="8" slack="1"/>
<pin id="469" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="470" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="471" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/19 store_ln181/19 "/>
</bind>
</comp>

<comp id="473" class="1004" name="OUT_I_3_addr_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="8" slack="16"/>
<pin id="477" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_3_addr/19 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_access_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="1"/>
<pin id="483" dir="0" index="2" bw="0" slack="0"/>
<pin id="485" dir="0" index="4" bw="8" slack="1"/>
<pin id="486" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="487" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="488" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/19 store_ln182/19 "/>
</bind>
</comp>

<comp id="490" class="1004" name="OUT_R_0_addr_1_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="8" slack="7"/>
<pin id="494" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_0_addr_1/19 "/>
</bind>
</comp>

<comp id="497" class="1004" name="OUT_R_1_addr_1_gep_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="8" slack="7"/>
<pin id="501" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_1_addr_1/19 "/>
</bind>
</comp>

<comp id="504" class="1004" name="OUT_R_2_addr_1_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="8" slack="7"/>
<pin id="508" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_2_addr_1/19 "/>
</bind>
</comp>

<comp id="511" class="1004" name="OUT_R_3_addr_1_gep_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="8" slack="7"/>
<pin id="515" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_3_addr_1/19 "/>
</bind>
</comp>

<comp id="519" class="1004" name="OUT_I_2_addr_1_gep_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="8" slack="7"/>
<pin id="523" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_2_addr_1/19 "/>
</bind>
</comp>

<comp id="528" class="1004" name="OUT_I_1_addr_1_gep_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="8" slack="7"/>
<pin id="532" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_1_addr_1/19 "/>
</bind>
</comp>

<comp id="537" class="1004" name="OUT_I_0_addr_1_gep_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="8" slack="7"/>
<pin id="541" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_0_addr_1/19 "/>
</bind>
</comp>

<comp id="546" class="1004" name="OUT_I_3_addr_1_gep_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="0" index="2" bw="8" slack="7"/>
<pin id="550" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_3_addr_1/19 "/>
</bind>
</comp>

<comp id="554" class="1004" name="grp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="0" index="1" bw="32" slack="1"/>
<pin id="557" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="temp_R/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="0" index="1" bw="32" slack="1"/>
<pin id="561" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_I/9 "/>
</bind>
</comp>

<comp id="562" class="1004" name="grp_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="0" index="1" bw="32" slack="1"/>
<pin id="565" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub/14 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="0" index="1" bw="32" slack="1"/>
<pin id="569" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub1/14 "/>
</bind>
</comp>

<comp id="570" class="1004" name="grp_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="0" index="1" bw="32" slack="1"/>
<pin id="573" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/14 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="0" index="1" bw="32" slack="1"/>
<pin id="577" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/14 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="0" index="1" bw="32" slack="1"/>
<pin id="581" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="0" index="1" bw="32" slack="1"/>
<pin id="585" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="0" index="1" bw="32" slack="1"/>
<pin id="589" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="grp_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="0" index="1" bw="32" slack="1"/>
<pin id="593" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul3/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sub3_cast_cast_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sub3_cast_cast/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln157_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="9" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_cast/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln160_cast_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="9" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_cast/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="store_ln0_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="i_3_load_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_4_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="22" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="0" index="2" bw="5" slack="0"/>
<pin id="618" dir="0" index="3" bw="6" slack="0"/>
<pin id="619" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln169_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="22" slack="0"/>
<pin id="626" dir="0" index="1" bw="22" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln674_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="xor_ln674_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="0" index="1" bw="6" slack="0"/>
<pin id="637" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln674/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln674_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="6" slack="0"/>
<pin id="642" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_1/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="lshr_ln674_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="6" slack="0"/>
<pin id="647" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="lhs_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="trunc_ln1540_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1540/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="icmp_ln1065_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="0" index="1" bw="32" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln184_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="9" slack="0"/>
<pin id="669" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln184/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="empty_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="2" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_Result_s_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="1"/>
<pin id="678" dir="0" index="2" bw="4" slack="1"/>
<pin id="679" dir="0" index="3" bw="1" slack="0"/>
<pin id="680" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="trunc_ln850_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln850/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="ret_V_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="9" slack="1"/>
<pin id="689" dir="0" index="1" bw="9" slack="1"/>
<pin id="690" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="lshr_ln_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="0"/>
<pin id="694" dir="0" index="2" bw="3" slack="0"/>
<pin id="695" dir="0" index="3" bw="5" slack="0"/>
<pin id="696" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="lshr_ln1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="1"/>
<pin id="704" dir="0" index="2" bw="3" slack="0"/>
<pin id="705" dir="0" index="3" bw="5" slack="0"/>
<pin id="706" dir="1" index="4" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="i_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="0" index="1" bw="32" slack="1"/>
<pin id="713" dir="0" index="2" bw="32" slack="1"/>
<pin id="714" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="i_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="store_ln169_store_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="1"/>
<pin id="724" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/2 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln1540_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="9" slack="1"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln176_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="1"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="0" index="2" bw="32" slack="0"/>
<pin id="746" dir="0" index="3" bw="32" slack="0"/>
<pin id="747" dir="0" index="4" bw="32" slack="0"/>
<pin id="748" dir="0" index="5" bw="2" slack="2"/>
<pin id="749" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="0" index="1" bw="32" slack="0"/>
<pin id="758" dir="0" index="2" bw="32" slack="0"/>
<pin id="759" dir="0" index="3" bw="32" slack="0"/>
<pin id="760" dir="0" index="4" bw="32" slack="0"/>
<pin id="761" dir="0" index="5" bw="2" slack="2"/>
<pin id="762" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln179_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="10"/>
<pin id="770" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/12 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="0"/>
<pin id="782" dir="0" index="2" bw="32" slack="0"/>
<pin id="783" dir="0" index="3" bw="32" slack="0"/>
<pin id="784" dir="0" index="4" bw="32" slack="0"/>
<pin id="785" dir="0" index="5" bw="2" slack="11"/>
<pin id="786" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_3_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="0" index="2" bw="32" slack="0"/>
<pin id="796" dir="0" index="3" bw="32" slack="0"/>
<pin id="797" dir="0" index="4" bw="32" slack="0"/>
<pin id="798" dir="0" index="5" bw="2" slack="11"/>
<pin id="799" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="805" class="1005" name="p_Val2_s_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="812" class="1005" name="trunc_ln_read_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="9" slack="1"/>
<pin id="814" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="817" class="1005" name="sub3_cast_cast_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub3_cast_cast "/>
</bind>
</comp>

<comp id="822" class="1005" name="i_3_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="830" class="1005" name="icmp_ln169_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="17"/>
<pin id="832" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln169 "/>
</bind>
</comp>

<comp id="834" class="1005" name="trunc_ln1540_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="9" slack="1"/>
<pin id="836" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1540 "/>
</bind>
</comp>

<comp id="839" class="1005" name="icmp_ln1065_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1065 "/>
</bind>
</comp>

<comp id="844" class="1005" name="add_ln184_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="1"/>
<pin id="846" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln184 "/>
</bind>
</comp>

<comp id="849" class="1005" name="empty_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="2" slack="11"/>
<pin id="851" dir="1" index="1" bw="2" slack="11"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="855" class="1005" name="trunc_ln850_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="2" slack="2"/>
<pin id="857" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln850 "/>
</bind>
</comp>

<comp id="861" class="1005" name="ret_V_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="9" slack="1"/>
<pin id="863" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="866" class="1005" name="lshr_ln_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="1"/>
<pin id="868" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="871" class="1005" name="lshr_ln1_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="10"/>
<pin id="873" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="876" class="1005" name="W_real_addr_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="9" slack="1"/>
<pin id="878" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr "/>
</bind>
</comp>

<comp id="881" class="1005" name="W_imag_addr_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="9" slack="1"/>
<pin id="883" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr "/>
</bind>
</comp>

<comp id="886" class="1005" name="zext_ln176_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="64" slack="16"/>
<pin id="888" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln176 "/>
</bind>
</comp>

<comp id="898" class="1005" name="X_R_0_addr_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="1"/>
<pin id="900" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_addr "/>
</bind>
</comp>

<comp id="903" class="1005" name="X_R_1_addr_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="1"/>
<pin id="905" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_1_addr "/>
</bind>
</comp>

<comp id="908" class="1005" name="X_R_2_addr_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="1"/>
<pin id="910" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_2_addr "/>
</bind>
</comp>

<comp id="913" class="1005" name="X_R_3_addr_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="1"/>
<pin id="915" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_3_addr "/>
</bind>
</comp>

<comp id="918" class="1005" name="X_I_0_addr_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="1"/>
<pin id="920" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_addr "/>
</bind>
</comp>

<comp id="923" class="1005" name="X_I_1_addr_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="1"/>
<pin id="925" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_1_addr "/>
</bind>
</comp>

<comp id="928" class="1005" name="X_I_2_addr_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="1"/>
<pin id="930" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_2_addr "/>
</bind>
</comp>

<comp id="933" class="1005" name="X_I_3_addr_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="1"/>
<pin id="935" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_3_addr "/>
</bind>
</comp>

<comp id="938" class="1005" name="c2_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="1"/>
<pin id="940" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c2 "/>
</bind>
</comp>

<comp id="944" class="1005" name="s2_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s2 "/>
</bind>
</comp>

<comp id="950" class="1005" name="tmp_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="1"/>
<pin id="958" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="962" class="1005" name="mul_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="1"/>
<pin id="964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="967" class="1005" name="mul1_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="972" class="1005" name="mul2_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="1"/>
<pin id="974" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="977" class="1005" name="mul3_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="1"/>
<pin id="979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="982" class="1005" name="zext_ln179_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="64" slack="7"/>
<pin id="984" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln179 "/>
</bind>
</comp>

<comp id="994" class="1005" name="X_R_0_addr_1_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="1"/>
<pin id="996" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_addr_1 "/>
</bind>
</comp>

<comp id="999" class="1005" name="X_R_1_addr_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="1"/>
<pin id="1001" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_1_addr_1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="X_R_2_addr_1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="1"/>
<pin id="1006" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_2_addr_1 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="X_R_3_addr_1_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="8" slack="1"/>
<pin id="1011" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_3_addr_1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="X_I_0_addr_1_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="1"/>
<pin id="1016" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_addr_1 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="X_I_1_addr_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="8" slack="1"/>
<pin id="1021" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_1_addr_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="X_I_2_addr_1_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="8" slack="1"/>
<pin id="1026" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_2_addr_1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="X_I_3_addr_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="1"/>
<pin id="1031" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_3_addr_1 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="temp_R_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R "/>
</bind>
</comp>

<comp id="1040" class="1005" name="temp_I_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="1"/>
<pin id="1042" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I "/>
</bind>
</comp>

<comp id="1046" class="1005" name="tmp_2_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="1"/>
<pin id="1048" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="tmp_3_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="1"/>
<pin id="1054" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="sub_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="1"/>
<pin id="1060" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="1066" class="1005" name="sub1_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="1"/>
<pin id="1068" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub1 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="add_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="1"/>
<pin id="1076" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="1082" class="1005" name="add1_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="1"/>
<pin id="1084" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="46" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="86" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="86" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="86" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="86" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="86" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="86" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="191"><net_src comp="154" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="201"><net_src comp="161" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="211"><net_src comp="168" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="221"><net_src comp="175" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="86" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="86" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="86" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="86" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="259"><net_src comp="222" pin="3"/><net_sink comp="250" pin=2"/></net>

<net id="269"><net_src comp="229" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="279"><net_src comp="236" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="289"><net_src comp="243" pin="3"/><net_sink comp="280" pin=2"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="86" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="22" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="86" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="24" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="86" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="26" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="86" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="290" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="319"><net_src comp="297" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="320"><net_src comp="304" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="321"><net_src comp="311" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="327"><net_src comp="28" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="86" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="30" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="86" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="86" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="86" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="322" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="351"><net_src comp="329" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="352"><net_src comp="336" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="353"><net_src comp="343" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="359"><net_src comp="6" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="86" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="8" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="86" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="10" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="86" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="12" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="86" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="391"><net_src comp="368" pin="3"/><net_sink comp="382" pin=2"/></net>

<net id="397"><net_src comp="38" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="86" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="408"><net_src comp="392" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="418"><net_src comp="361" pin="3"/><net_sink comp="409" pin=2"/></net>

<net id="424"><net_src comp="36" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="86" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="435"><net_src comp="419" pin="3"/><net_sink comp="426" pin=2"/></net>

<net id="445"><net_src comp="354" pin="3"/><net_sink comp="436" pin=2"/></net>

<net id="451"><net_src comp="4" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="86" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="462"><net_src comp="446" pin="3"/><net_sink comp="453" pin=2"/></net>

<net id="472"><net_src comp="375" pin="3"/><net_sink comp="463" pin=2"/></net>

<net id="478"><net_src comp="40" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="86" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="489"><net_src comp="473" pin="3"/><net_sink comp="480" pin=2"/></net>

<net id="495"><net_src comp="6" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="86" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="8" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="86" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="509"><net_src comp="10" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="86" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="12" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="86" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="504" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="524"><net_src comp="38" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="86" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="519" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="527"><net_src comp="497" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="533"><net_src comp="36" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="86" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="528" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="536"><net_src comp="490" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="542"><net_src comp="4" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="86" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="537" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="545"><net_src comp="511" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="551"><net_src comp="40" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="86" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="546" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="597"><net_src comp="110" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="116" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="122" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="52" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="620"><net_src comp="60" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="611" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="62" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="64" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="628"><net_src comp="614" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="66" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="104" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="68" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="56" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="640" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="611" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="644" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="650" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="602" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="611" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="598" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="681"><net_src comp="70" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="72" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="686"><net_src comp="675" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="697"><net_src comp="74" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="675" pin="4"/><net_sink comp="691" pin=1"/></net>

<net id="699"><net_src comp="76" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="700"><net_src comp="78" pin="0"/><net_sink comp="691" pin=3"/></net>

<net id="707"><net_src comp="74" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="76" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="709"><net_src comp="78" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="719"><net_src comp="710" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="46" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="715" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="726" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="734"><net_src comp="731" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="737"><net_src comp="731" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="738"><net_src comp="731" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="740"><net_src comp="731" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="741"><net_src comp="731" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="750"><net_src comp="88" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="751"><net_src comp="182" pin="7"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="192" pin="7"/><net_sink comp="742" pin=2"/></net>

<net id="753"><net_src comp="202" pin="7"/><net_sink comp="742" pin=3"/></net>

<net id="754"><net_src comp="212" pin="7"/><net_sink comp="742" pin=4"/></net>

<net id="763"><net_src comp="88" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="764"><net_src comp="250" pin="7"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="260" pin="7"/><net_sink comp="755" pin=2"/></net>

<net id="766"><net_src comp="270" pin="7"/><net_sink comp="755" pin=3"/></net>

<net id="767"><net_src comp="280" pin="7"/><net_sink comp="755" pin=4"/></net>

<net id="771"><net_src comp="768" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="775"><net_src comp="768" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="776"><net_src comp="768" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="777"><net_src comp="768" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="778"><net_src comp="768" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="787"><net_src comp="88" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="788"><net_src comp="182" pin="3"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="192" pin="3"/><net_sink comp="779" pin=2"/></net>

<net id="790"><net_src comp="202" pin="3"/><net_sink comp="779" pin=3"/></net>

<net id="791"><net_src comp="212" pin="3"/><net_sink comp="779" pin=4"/></net>

<net id="800"><net_src comp="88" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="250" pin="3"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="260" pin="3"/><net_sink comp="792" pin=2"/></net>

<net id="803"><net_src comp="270" pin="3"/><net_sink comp="792" pin=3"/></net>

<net id="804"><net_src comp="280" pin="3"/><net_sink comp="792" pin=4"/></net>

<net id="808"><net_src comp="94" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="815"><net_src comp="98" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="820"><net_src comp="594" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="675" pin=2"/></net>

<net id="825"><net_src comp="611" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="828"><net_src comp="822" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="829"><net_src comp="822" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="833"><net_src comp="624" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="656" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="842"><net_src comp="660" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="847"><net_src comp="666" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="852"><net_src comp="672" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="779" pin=5"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="792" pin=5"/></net>

<net id="858"><net_src comp="683" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="742" pin=5"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="755" pin=5"/></net>

<net id="864"><net_src comp="687" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="869"><net_src comp="691" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="874"><net_src comp="701" pin="4"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="879"><net_src comp="128" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="884"><net_src comp="141" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="889"><net_src comp="731" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="893"><net_src comp="886" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="894"><net_src comp="886" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="895"><net_src comp="886" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="896"><net_src comp="886" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="897"><net_src comp="886" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="901"><net_src comp="154" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="906"><net_src comp="161" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="911"><net_src comp="168" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="916"><net_src comp="175" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="921"><net_src comp="222" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="926"><net_src comp="229" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="931"><net_src comp="236" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="936"><net_src comp="243" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="941"><net_src comp="135" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="947"><net_src comp="148" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="953"><net_src comp="742" pin="6"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="959"><net_src comp="755" pin="6"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="965"><net_src comp="578" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="970"><net_src comp="582" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="975"><net_src comp="586" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="980"><net_src comp="590" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="985"><net_src comp="768" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="988"><net_src comp="982" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="989"><net_src comp="982" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="990"><net_src comp="982" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="991"><net_src comp="982" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="992"><net_src comp="982" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="993"><net_src comp="982" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="997"><net_src comp="290" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1002"><net_src comp="297" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="1007"><net_src comp="304" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1012"><net_src comp="311" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="1017"><net_src comp="322" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1022"><net_src comp="329" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1027"><net_src comp="336" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1032"><net_src comp="343" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1037"><net_src comp="554" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1043"><net_src comp="558" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1049"><net_src comp="779" pin="6"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1055"><net_src comp="792" pin="6"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1061"><net_src comp="562" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="382" pin=4"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="409" pin=4"/></net>

<net id="1064"><net_src comp="1058" pin="1"/><net_sink comp="436" pin=4"/></net>

<net id="1065"><net_src comp="1058" pin="1"/><net_sink comp="463" pin=4"/></net>

<net id="1069"><net_src comp="566" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="399" pin=4"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="426" pin=4"/></net>

<net id="1072"><net_src comp="1066" pin="1"/><net_sink comp="453" pin=4"/></net>

<net id="1073"><net_src comp="1066" pin="1"/><net_sink comp="480" pin=4"/></net>

<net id="1077"><net_src comp="570" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="1080"><net_src comp="1074" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="1081"><net_src comp="1074" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="1085"><net_src comp="574" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="1088"><net_src comp="1082" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="1089"><net_src comp="1082" pin="1"/><net_sink comp="480" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_I_0 | {19 }
	Port: OUT_R_0 | {19 }
	Port: OUT_R_1 | {19 }
	Port: OUT_R_2 | {19 }
	Port: OUT_R_3 | {19 }
	Port: X_R_0 | {}
	Port: X_R_1 | {}
	Port: X_R_2 | {}
	Port: X_R_3 | {}
	Port: X_I_0 | {}
	Port: X_I_1 | {}
	Port: X_I_2 | {}
	Port: X_I_3 | {}
	Port: OUT_I_1 | {19 }
	Port: OUT_I_2 | {19 }
	Port: OUT_I_3 | {19 }
	Port: W_real | {}
	Port: W_imag | {}
 - Input state : 
	Port: fft_stages_Pipeline_DFTpts : zext_ln160 | {1 }
	Port: fft_stages_Pipeline_DFTpts : zext_ln157 | {1 }
	Port: fft_stages_Pipeline_DFTpts : OUT_I_0 | {}
	Port: fft_stages_Pipeline_DFTpts : OUT_R_0 | {}
	Port: fft_stages_Pipeline_DFTpts : OUT_R_1 | {}
	Port: fft_stages_Pipeline_DFTpts : OUT_R_2 | {}
	Port: fft_stages_Pipeline_DFTpts : OUT_R_3 | {}
	Port: fft_stages_Pipeline_DFTpts : sub3_cast | {1 }
	Port: fft_stages_Pipeline_DFTpts : sub5_cast | {1 }
	Port: fft_stages_Pipeline_DFTpts : trunc_ln | {1 }
	Port: fft_stages_Pipeline_DFTpts : X_R_0 | {3 4 12 13 }
	Port: fft_stages_Pipeline_DFTpts : X_R_1 | {3 4 12 13 }
	Port: fft_stages_Pipeline_DFTpts : X_R_2 | {3 4 12 13 }
	Port: fft_stages_Pipeline_DFTpts : X_R_3 | {3 4 12 13 }
	Port: fft_stages_Pipeline_DFTpts : X_I_0 | {3 4 12 13 }
	Port: fft_stages_Pipeline_DFTpts : X_I_1 | {3 4 12 13 }
	Port: fft_stages_Pipeline_DFTpts : X_I_2 | {3 4 12 13 }
	Port: fft_stages_Pipeline_DFTpts : X_I_3 | {3 4 12 13 }
	Port: fft_stages_Pipeline_DFTpts : OUT_I_1 | {}
	Port: fft_stages_Pipeline_DFTpts : OUT_I_2 | {}
	Port: fft_stages_Pipeline_DFTpts : OUT_I_3 | {}
	Port: fft_stages_Pipeline_DFTpts : W_real | {3 4 }
	Port: fft_stages_Pipeline_DFTpts : W_imag | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		tmp_4 : 2
		icmp_ln169 : 3
		br_ln169 : 4
		xor_ln674 : 1
		zext_ln674_1 : 1
		lshr_ln674 : 2
		lhs : 3
		trunc_ln1540 : 3
		icmp_ln1065 : 3
		add_ln184 : 1
	State 2
		trunc_ln850 : 1
		lshr_ln : 1
		switch_ln179 : 2
		i_2 : 1
		store_ln169 : 2
	State 3
		W_real_addr : 1
		c2 : 2
		W_imag_addr : 1
		s2 : 2
		X_R_0_addr : 1
		X_R_1_addr : 1
		X_R_2_addr : 1
		X_R_3_addr : 1
		X_R_0_load : 2
		X_R_1_load : 2
		X_R_2_load : 2
		X_R_3_load : 2
		X_I_0_addr : 1
		X_I_1_addr : 1
		X_I_2_addr : 1
		X_I_3_addr : 1
		X_I_0_load : 2
		X_I_1_load : 2
		X_I_2_load : 2
		X_I_3_load : 2
	State 4
		tmp : 1
		tmp_1 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		X_R_0_addr_1 : 1
		X_R_1_addr_1 : 1
		X_R_2_addr_1 : 1
		X_R_3_addr_1 : 1
		X_R_0_load_1 : 2
		X_R_1_load_1 : 2
		X_R_2_load_1 : 2
		X_R_3_load_1 : 2
		X_I_0_addr_1 : 1
		X_I_1_addr_1 : 1
		X_I_2_addr_1 : 1
		X_I_3_addr_1 : 1
		X_I_0_load_1 : 2
		X_I_1_load_1 : 2
		X_I_2_load_1 : 2
		X_I_3_load_1 : 2
	State 13
		tmp_2 : 1
		tmp_3 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		store_ln179 : 1
		store_ln180 : 1
		store_ln179 : 1
		store_ln180 : 1
		store_ln179 : 1
		store_ln180 : 1
		store_ln179 : 1
		store_ln180 : 1
		store_ln181 : 1
		store_ln182 : 1
		store_ln181 : 1
		store_ln182 : 1
		store_ln181 : 1
		store_ln182 : 1
		store_ln181 : 1
		store_ln182 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_554         |    2    |   205   |   390   |
|          |          grp_fu_558         |    2    |   205   |   390   |
|   fadd   |          grp_fu_562         |    2    |   205   |   390   |
|          |          grp_fu_566         |    2    |   205   |   390   |
|          |          grp_fu_570         |    2    |   205   |   390   |
|          |          grp_fu_574         |    2    |   205   |   390   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_578         |    3    |   143   |   321   |
|   fmul   |          grp_fu_582         |    3    |   143   |   321   |
|          |          grp_fu_586         |    3    |   143   |   321   |
|          |          grp_fu_590         |    3    |   143   |   321   |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_742         |    0    |    0    |    20   |
|    mux   |         tmp_1_fu_755        |    0    |    0    |    20   |
|          |         tmp_2_fu_779        |    0    |    0    |    20   |
|          |         tmp_3_fu_792        |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln184_fu_666      |    0    |    0    |    39   |
|          |          i_2_fu_715         |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |         ret_V_fu_687        |    0    |    0    |    51   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln169_fu_624      |    0    |    0    |    14   |
|          |      icmp_ln1065_fu_660     |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|    and   |          lhs_fu_650         |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|  select  |           i_fu_710          |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|   lshr   |      lshr_ln674_fu_644      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       xor_ln674_fu_634      |    0    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|          |   trunc_ln_read_read_fu_98  |    0    |    0    |    0    |
|          |  sub5_cast_read_read_fu_104 |    0    |    0    |    0    |
|   read   |  sub3_cast_read_read_fu_110 |    0    |    0    |    0    |
|          | zext_ln157_read_read_fu_116 |    0    |    0    |    0    |
|          | zext_ln160_read_read_fu_122 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    sub3_cast_cast_fu_594    |    0    |    0    |    0    |
|          |    zext_ln157_cast_fu_598   |    0    |    0    |    0    |
|          |    zext_ln160_cast_fu_602   |    0    |    0    |    0    |
|   zext   |      zext_ln674_fu_630      |    0    |    0    |    0    |
|          |     zext_ln674_1_fu_640     |    0    |    0    |    0    |
|          |      zext_ln1540_fu_726     |    0    |    0    |    0    |
|          |      zext_ln176_fu_731      |    0    |    0    |    0    |
|          |      zext_ln179_fu_768      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_4_fu_614        |    0    |    0    |    0    |
|partselect|        lshr_ln_fu_691       |    0    |    0    |    0    |
|          |       lshr_ln1_fu_701       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     trunc_ln1540_fu_656     |    0    |    0    |    0    |
|   trunc  |         empty_fu_672        |    0    |    0    |    0    |
|          |      trunc_ln850_fu_683     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  bitset  |      p_Result_s_fu_675      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    24   |   1802  |   3948  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  W_imag_addr_reg_881 |    9   |
|  W_real_addr_reg_876 |    9   |
| X_I_0_addr_1_reg_1014|    8   |
|  X_I_0_addr_reg_918  |    8   |
| X_I_1_addr_1_reg_1019|    8   |
|  X_I_1_addr_reg_923  |    8   |
| X_I_2_addr_1_reg_1024|    8   |
|  X_I_2_addr_reg_928  |    8   |
| X_I_3_addr_1_reg_1029|    8   |
|  X_I_3_addr_reg_933  |    8   |
| X_R_0_addr_1_reg_994 |    8   |
|  X_R_0_addr_reg_898  |    8   |
| X_R_1_addr_1_reg_999 |    8   |
|  X_R_1_addr_reg_903  |    8   |
| X_R_2_addr_1_reg_1004|    8   |
|  X_R_2_addr_reg_908  |    8   |
| X_R_3_addr_1_reg_1009|    8   |
|  X_R_3_addr_reg_913  |    8   |
|     add1_reg_1082    |   32   |
|   add_ln184_reg_844  |   32   |
|     add_reg_1074     |   32   |
|      c2_reg_938      |   32   |
|     empty_reg_849    |    2   |
|      i_3_reg_822     |   32   |
|  icmp_ln1065_reg_839 |    1   |
|  icmp_ln169_reg_830  |    1   |
|   lshr_ln1_reg_871   |    8   |
|    lshr_ln_reg_866   |    8   |
|     mul1_reg_967     |   32   |
|     mul2_reg_972     |   32   |
|     mul3_reg_977     |   32   |
|      mul_reg_962     |   32   |
|   p_Val2_s_reg_805   |   32   |
|     ret_V_reg_861    |    9   |
|      s2_reg_944      |   32   |
|     sub1_reg_1066    |   32   |
|sub3_cast_cast_reg_817|   32   |
|     sub_reg_1058     |   32   |
|    temp_I_reg_1040   |   32   |
|    temp_R_reg_1034   |   32   |
|     tmp_1_reg_956    |   32   |
|    tmp_2_reg_1046    |   32   |
|    tmp_3_reg_1052    |   32   |
|      tmp_reg_950     |   32   |
| trunc_ln1540_reg_834 |    9   |
|  trunc_ln850_reg_855 |    2   |
| trunc_ln_read_reg_812|    9   |
|  zext_ln176_reg_886  |   64   |
|  zext_ln179_reg_982  |   64   |
+----------------------+--------+
|         Total        |   963  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_135 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_148 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_182 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_182 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_192 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_192 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_202 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_202 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_212 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_212 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_250 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_250 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_260 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_260 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_270 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_270 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_280 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_280 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  ||  28.584 ||   162   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  1802  |  3948  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   162  |
|  Register |    -   |    -   |   963  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   28   |  2765  |  4110  |
+-----------+--------+--------+--------+--------+
