{
  "creator": "Yosys 0.50+56 (git sha1 fa3b9428f, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)",
  "modules": {
    "reg_unit": {
      "attributes": {
        "dynports": 1,
        "cells_not_processed": 1,
        "src": "../../myProject/Tile/PE/reg_unit.v:1.1-21.10"
      },
      "parameter_default_values": {
        "NoConfigBits": 3,
        "WIDTH": 32
      },
      "ports": {
        "rst": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "en": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "reg_in": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "reg_out": {
          "direction": "output",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        }
      },
      "cells": {
        "$procdff$7": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 32
          },
          "attributes": {
            "src": "../../myProject/Tile/PE/reg_unit.v:12.1-19.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ],
            "Q": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
          }
        },
        "$procmux$2": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "src": "../../myProject/Tile/PE/reg_unit.v:16.14-16.16|../../myProject/Tile/PE/reg_unit.v:16.10-18.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
            "B": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "S": [ 3 ],
            "Y": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ]
          }
        },
        "$procmux$5": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "../../myProject/Tile/PE/reg_unit.v:13.9-13.12|../../myProject/Tile/PE/reg_unit.v:13.5-18.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 2 ],
            "Y": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ]
          }
        }
      },
      "netnames": {
        "$0\\reg_out[31:0]": {
          "hide_name": 1,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ],
          "attributes": {
            "src": "../../myProject/Tile/PE/reg_unit.v:12.1-19.4"
          }
        },
        "$procmux$2_Y": {
          "hide_name": 1,
          "bits": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
          "attributes": {
          }
        },
        "$procmux$3_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$5_Y": {
          "hide_name": 1,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ],
          "attributes": {
          }
        },
        "$procmux$6_CMP": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "FABulous": 1,
            "USER_CLK": 1,
            "src": "../../myProject/Tile/PE/reg_unit.v:7.41-7.44"
          }
        },
        "en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "CONTROL": 1,
            "FABulous": 1,
            "src": "../../myProject/Tile/PE/reg_unit.v:6.39-6.41"
          }
        },
        "reg_in": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "BUS": 1,
            "DATA": 1,
            "FABulous": 1,
            "src": "../../myProject/Tile/PE/reg_unit.v:8.55-8.61"
          }
        },
        "reg_out": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "BUS": 1,
            "DATA": 1,
            "FABulous": 1,
            "src": "../../myProject/Tile/PE/reg_unit.v:9.54-9.61"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "CONTROL": 1,
            "FABulous": 1,
            "src": "../../myProject/Tile/PE/reg_unit.v:5.39-5.42"
          }
        }
      }
    }
  }
}
