Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jan 17 14:26:40 2025
| Host         : Nani running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mac_topmodule_control_sets_placed.rpt
| Design       : mac_topmodule
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |              25 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------+--------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |        Enable Signal       |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------+--------------------------------------+------------------+----------------+--------------+
|  controlpath_inst1/load_out_reg_i_1_n_0 |                            | controlpath_inst1/load_a_reg_i_3_n_0 |                1 |              1 |         1.00 |
|  controlpath_inst1/load_a_reg_i_2_n_0   |                            | controlpath_inst1/load_a_reg_i_3_n_0 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          |                            | rst_IBUF                             |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          | controlpath_inst1/rst[0]   |                                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                          | controlpath_inst1/E[0]     |                                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                          | datapath_inst1/Racc        | rst_IBUF                             |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                          | controlpath_inst1/load_out | rst_IBUF                             |                3 |             13 |         4.33 |
+-----------------------------------------+----------------------------+--------------------------------------+------------------+----------------+--------------+


