
RocketControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007054  08000190  08000190  00010190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080071e4  080071e4  000171e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007224  08007224  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08007224  08007224  00017224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800722c  0800722c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800722c  0800722c  0001722c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007230  08007230  00017230  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08007234  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  2000000c  08007240  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000504  20000324  08007240  00020324  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017f5c  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036ab  00000000  00000000  00037f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  0003b648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001428  00000000  00000000  0003cc18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000246f0  00000000  00000000  0003e040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bcc9  00000000  00000000  00062730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ccd30  00000000  00000000  0007e3f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014b129  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a8c  00000000  00000000  0014b17c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000000c 	.word	0x2000000c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080071cc 	.word	0x080071cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000010 	.word	0x20000010
 80001cc:	080071cc 	.word	0x080071cc

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001e4:	f000 b974 	b.w	80004d0 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	468e      	mov	lr, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14d      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020e:	428a      	cmp	r2, r1
 8000210:	4694      	mov	ip, r2
 8000212:	d969      	bls.n	80002e8 <__udivmoddi4+0xe8>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b152      	cbz	r2, 8000230 <__udivmoddi4+0x30>
 800021a:	fa01 f302 	lsl.w	r3, r1, r2
 800021e:	f1c2 0120 	rsb	r1, r2, #32
 8000222:	fa20 f101 	lsr.w	r1, r0, r1
 8000226:	fa0c fc02 	lsl.w	ip, ip, r2
 800022a:	ea41 0e03 	orr.w	lr, r1, r3
 800022e:	4094      	lsls	r4, r2
 8000230:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000234:	0c21      	lsrs	r1, r4, #16
 8000236:	fbbe f6f8 	udiv	r6, lr, r8
 800023a:	fa1f f78c 	uxth.w	r7, ip
 800023e:	fb08 e316 	mls	r3, r8, r6, lr
 8000242:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000246:	fb06 f107 	mul.w	r1, r6, r7
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000256:	f080 811f 	bcs.w	8000498 <__udivmoddi4+0x298>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 811c 	bls.w	8000498 <__udivmoddi4+0x298>
 8000260:	3e02      	subs	r6, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 f707 	mul.w	r7, r0, r7
 8000278:	42a7      	cmp	r7, r4
 800027a:	d90a      	bls.n	8000292 <__udivmoddi4+0x92>
 800027c:	eb1c 0404 	adds.w	r4, ip, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000284:	f080 810a 	bcs.w	800049c <__udivmoddi4+0x29c>
 8000288:	42a7      	cmp	r7, r4
 800028a:	f240 8107 	bls.w	800049c <__udivmoddi4+0x29c>
 800028e:	4464      	add	r4, ip
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000296:	1be4      	subs	r4, r4, r7
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa4>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xc2>
 80002ae:	2d00      	cmp	r5, #0
 80002b0:	f000 80ef 	beq.w	8000492 <__udivmoddi4+0x292>
 80002b4:	2600      	movs	r6, #0
 80002b6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ba:	4630      	mov	r0, r6
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f683 	clz	r6, r3
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	d14a      	bne.n	8000360 <__udivmoddi4+0x160>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd4>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80f9 	bhi.w	80004c6 <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469e      	mov	lr, r3
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa4>
 80002e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa4>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xec>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 8092 	bne.w	800041a <__udivmoddi4+0x21a>
 80002f6:	eba1 010c 	sub.w	r1, r1, ip
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2601      	movs	r6, #1
 8000304:	0c20      	lsrs	r0, r4, #16
 8000306:	fbb1 f3f7 	udiv	r3, r1, r7
 800030a:	fb07 1113 	mls	r1, r7, r3, r1
 800030e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000312:	fb0e f003 	mul.w	r0, lr, r3
 8000316:	4288      	cmp	r0, r1
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x12c>
 800031a:	eb1c 0101 	adds.w	r1, ip, r1
 800031e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x12a>
 8000324:	4288      	cmp	r0, r1
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2c0>
 800032a:	4643      	mov	r3, r8
 800032c:	1a09      	subs	r1, r1, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb1 f0f7 	udiv	r0, r1, r7
 8000334:	fb07 1110 	mls	r1, r7, r0, r1
 8000338:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x156>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x154>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 8000354:	4608      	mov	r0, r1
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035e:	e79c      	b.n	800029a <__udivmoddi4+0x9a>
 8000360:	f1c6 0720 	rsb	r7, r6, #32
 8000364:	40b3      	lsls	r3, r6
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa20 f407 	lsr.w	r4, r0, r7
 8000372:	fa01 f306 	lsl.w	r3, r1, r6
 8000376:	431c      	orrs	r4, r3
 8000378:	40f9      	lsrs	r1, r7
 800037a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037e:	fa00 f306 	lsl.w	r3, r0, r6
 8000382:	fbb1 f8f9 	udiv	r8, r1, r9
 8000386:	0c20      	lsrs	r0, r4, #16
 8000388:	fa1f fe8c 	uxth.w	lr, ip
 800038c:	fb09 1118 	mls	r1, r9, r8, r1
 8000390:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000394:	fb08 f00e 	mul.w	r0, r8, lr
 8000398:	4288      	cmp	r0, r1
 800039a:	fa02 f206 	lsl.w	r2, r2, r6
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b8>
 80003a0:	eb1c 0101 	adds.w	r1, ip, r1
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2bc>
 80003ac:	4288      	cmp	r0, r1
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2bc>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4461      	add	r1, ip
 80003b8:	1a09      	subs	r1, r1, r0
 80003ba:	b2a4      	uxth	r4, r4
 80003bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c0:	fb09 1110 	mls	r1, r9, r0, r1
 80003c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003cc:	458e      	cmp	lr, r1
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1e2>
 80003d0:	eb1c 0101 	adds.w	r1, ip, r1
 80003d4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2b4>
 80003da:	458e      	cmp	lr, r1
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2b4>
 80003de:	3802      	subs	r0, #2
 80003e0:	4461      	add	r1, ip
 80003e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e6:	fba0 9402 	umull	r9, r4, r0, r2
 80003ea:	eba1 010e 	sub.w	r1, r1, lr
 80003ee:	42a1      	cmp	r1, r4
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46a6      	mov	lr, r4
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x2a4>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x2a0>
 80003f8:	b15d      	cbz	r5, 8000412 <__udivmoddi4+0x212>
 80003fa:	ebb3 0208 	subs.w	r2, r3, r8
 80003fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000402:	fa01 f707 	lsl.w	r7, r1, r7
 8000406:	fa22 f306 	lsr.w	r3, r2, r6
 800040a:	40f1      	lsrs	r1, r6
 800040c:	431f      	orrs	r7, r3
 800040e:	e9c5 7100 	strd	r7, r1, [r5]
 8000412:	2600      	movs	r6, #0
 8000414:	4631      	mov	r1, r6
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	f1c2 0320 	rsb	r3, r2, #32
 800041e:	40d8      	lsrs	r0, r3
 8000420:	fa0c fc02 	lsl.w	ip, ip, r2
 8000424:	fa21 f303 	lsr.w	r3, r1, r3
 8000428:	4091      	lsls	r1, r2
 800042a:	4301      	orrs	r1, r0
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb3 f0f7 	udiv	r0, r3, r7
 8000438:	fb07 3610 	mls	r6, r7, r0, r3
 800043c:	0c0b      	lsrs	r3, r1, #16
 800043e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000442:	fb00 f60e 	mul.w	r6, r0, lr
 8000446:	429e      	cmp	r6, r3
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x260>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b8>
 8000458:	429e      	cmp	r6, r3
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b8>
 800045c:	3802      	subs	r0, #2
 800045e:	4463      	add	r3, ip
 8000460:	1b9b      	subs	r3, r3, r6
 8000462:	b289      	uxth	r1, r1
 8000464:	fbb3 f6f7 	udiv	r6, r3, r7
 8000468:	fb07 3316 	mls	r3, r7, r6, r3
 800046c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000470:	fb06 f30e 	mul.w	r3, r6, lr
 8000474:	428b      	cmp	r3, r1
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x28a>
 8000478:	eb1c 0101 	adds.w	r1, ip, r1
 800047c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2b0>
 8000482:	428b      	cmp	r3, r1
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2b0>
 8000486:	3e02      	subs	r6, #2
 8000488:	4461      	add	r1, ip
 800048a:	1ac9      	subs	r1, r1, r3
 800048c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0x104>
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e705      	b.n	80002a4 <__udivmoddi4+0xa4>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e3      	b.n	8000264 <__udivmoddi4+0x64>
 800049c:	4618      	mov	r0, r3
 800049e:	e6f8      	b.n	8000292 <__udivmoddi4+0x92>
 80004a0:	454b      	cmp	r3, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f8>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f8>
 80004b0:	4646      	mov	r6, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x28a>
 80004b4:	4620      	mov	r0, r4
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1e2>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x260>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b8>
 80004c0:	3b02      	subs	r3, #2
 80004c2:	4461      	add	r1, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x12c>
 80004c6:	4630      	mov	r0, r6
 80004c8:	e709      	b.n	80002de <__udivmoddi4+0xde>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x156>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <IMUwriteByte>:

HAL_StatusTypeDef status; // for testing purposes


void IMUwriteByte(uint8_t address, uint8_t subAddress, uint8_t data)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b086      	sub	sp, #24
 80004d8:	af04      	add	r7, sp, #16
 80004da:	4603      	mov	r3, r0
 80004dc:	71fb      	strb	r3, [r7, #7]
 80004de:	460b      	mov	r3, r1
 80004e0:	71bb      	strb	r3, [r7, #6]
 80004e2:	4613      	mov	r3, r2
 80004e4:	717b      	strb	r3, [r7, #5]
	status = HAL_I2C_Mem_Write(&hi2c1, address, subAddress, 1, (uint8_t*)data, 1, HAL_MAX_DELAY);
 80004e6:	79fb      	ldrb	r3, [r7, #7]
 80004e8:	b299      	uxth	r1, r3
 80004ea:	79bb      	ldrb	r3, [r7, #6]
 80004ec:	b29a      	uxth	r2, r3
 80004ee:	797b      	ldrb	r3, [r7, #5]
 80004f0:	4618      	mov	r0, r3
 80004f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80004f6:	9302      	str	r3, [sp, #8]
 80004f8:	2301      	movs	r3, #1
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	9000      	str	r0, [sp, #0]
 80004fe:	2301      	movs	r3, #1
 8000500:	4805      	ldr	r0, [pc, #20]	; (8000518 <IMUwriteByte+0x44>)
 8000502:	f002 fd29 	bl	8002f58 <HAL_I2C_Mem_Write>
 8000506:	4603      	mov	r3, r0
 8000508:	461a      	mov	r2, r3
 800050a:	4b04      	ldr	r3, [pc, #16]	; (800051c <IMUwriteByte+0x48>)
 800050c:	701a      	strb	r2, [r3, #0]
}
 800050e:	bf00      	nop
 8000510:	3708      	adds	r7, #8
 8000512:	46bd      	mov	sp, r7
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	200000ec 	.word	0x200000ec
 800051c:	20000044 	.word	0x20000044

08000520 <IMUreadByte>:

uint8_t IMUreadByte(uint8_t address, uint8_t subAddress)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b088      	sub	sp, #32
 8000524:	af04      	add	r7, sp, #16
 8000526:	4603      	mov	r3, r0
 8000528:	460a      	mov	r2, r1
 800052a:	71fb      	strb	r3, [r7, #7]
 800052c:	4613      	mov	r3, r2
 800052e:	71bb      	strb	r3, [r7, #6]
	uint8_t dest;
	status = HAL_I2C_Mem_Read(&hi2c1, address, subAddress, 1, &dest, 1, HAL_MAX_DELAY);
 8000530:	79fb      	ldrb	r3, [r7, #7]
 8000532:	b299      	uxth	r1, r3
 8000534:	79bb      	ldrb	r3, [r7, #6]
 8000536:	b29a      	uxth	r2, r3
 8000538:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800053c:	9302      	str	r3, [sp, #8]
 800053e:	2301      	movs	r3, #1
 8000540:	9301      	str	r3, [sp, #4]
 8000542:	f107 030f 	add.w	r3, r7, #15
 8000546:	9300      	str	r3, [sp, #0]
 8000548:	2301      	movs	r3, #1
 800054a:	4806      	ldr	r0, [pc, #24]	; (8000564 <IMUreadByte+0x44>)
 800054c:	f002 fe18 	bl	8003180 <HAL_I2C_Mem_Read>
 8000550:	4603      	mov	r3, r0
 8000552:	461a      	mov	r2, r3
 8000554:	4b04      	ldr	r3, [pc, #16]	; (8000568 <IMUreadByte+0x48>)
 8000556:	701a      	strb	r2, [r3, #0]
	return dest;
 8000558:	7bfb      	ldrb	r3, [r7, #15]
}
 800055a:	4618      	mov	r0, r3
 800055c:	3710      	adds	r7, #16
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	200000ec 	.word	0x200000ec
 8000568:	20000044 	.word	0x20000044

0800056c <readBytes>:

static void readBytes(uint8_t address, uint8_t subAddress, uint8_t count, uint8_t * dest)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b086      	sub	sp, #24
 8000570:	af04      	add	r7, sp, #16
 8000572:	603b      	str	r3, [r7, #0]
 8000574:	4603      	mov	r3, r0
 8000576:	71fb      	strb	r3, [r7, #7]
 8000578:	460b      	mov	r3, r1
 800057a:	71bb      	strb	r3, [r7, #6]
 800057c:	4613      	mov	r3, r2
 800057e:	717b      	strb	r3, [r7, #5]
	status = HAL_I2C_Mem_Read(&hi2c1, address, subAddress, 1, dest, count, HAL_MAX_DELAY);
 8000580:	79fb      	ldrb	r3, [r7, #7]
 8000582:	b299      	uxth	r1, r3
 8000584:	79bb      	ldrb	r3, [r7, #6]
 8000586:	b29a      	uxth	r2, r3
 8000588:	797b      	ldrb	r3, [r7, #5]
 800058a:	b29b      	uxth	r3, r3
 800058c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000590:	9002      	str	r0, [sp, #8]
 8000592:	9301      	str	r3, [sp, #4]
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	9300      	str	r3, [sp, #0]
 8000598:	2301      	movs	r3, #1
 800059a:	4805      	ldr	r0, [pc, #20]	; (80005b0 <readBytes+0x44>)
 800059c:	f002 fdf0 	bl	8003180 <HAL_I2C_Mem_Read>
 80005a0:	4603      	mov	r3, r0
 80005a2:	461a      	mov	r2, r3
 80005a4:	4b03      	ldr	r3, [pc, #12]	; (80005b4 <readBytes+0x48>)
 80005a6:	701a      	strb	r2, [r3, #0]
}
 80005a8:	bf00      	nop
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	200000ec 	.word	0x200000ec
 80005b4:	20000044 	.word	0x20000044

080005b8 <MinitAK8963Slave>:
  IMUwriteByte(AK8963_ADDRESS, AK8963_CNTL, Mscale << 4 | Mmode); // Set magnetometer data resolution and sample ODR
  delay(10);
}

void MinitAK8963Slave(uint8_t Mscale, uint8_t Mmode, float * magCalibration)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b084      	sub	sp, #16
 80005bc:	af00      	add	r7, sp, #0
 80005be:	4603      	mov	r3, r0
 80005c0:	603a      	str	r2, [r7, #0]
 80005c2:	71fb      	strb	r3, [r7, #7]
 80005c4:	460b      	mov	r3, r1
 80005c6:	71bb      	strb	r3, [r7, #6]
   // First extract the factory calibration for each magnetometer axis
   uint8_t rawData[3];  // x/y/z gyro calibration data stored here

   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_ADDR, AK8963_ADDRESS);           // Set the I2C slave address of AK8963 and set for write.
 80005c8:	2218      	movs	r2, #24
 80005ca:	2125      	movs	r1, #37	; 0x25
 80005cc:	20d0      	movs	r0, #208	; 0xd0
 80005ce:	f7ff ff81 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_REG, AK8963_CNTL);              // I2C slave 0 register address from where to begin data transfer
 80005d2:	220a      	movs	r2, #10
 80005d4:	2126      	movs	r1, #38	; 0x26
 80005d6:	20d0      	movs	r0, #208	; 0xd0
 80005d8:	f7ff ff7c 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_DO, 0x01);                       // Reset AK8963
 80005dc:	2201      	movs	r2, #1
 80005de:	2163      	movs	r1, #99	; 0x63
 80005e0:	20d0      	movs	r0, #208	; 0xd0
 80005e2:	f7ff ff77 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_CTRL, 0x81);                     // Enable I2C and write 1 byte
 80005e6:	2281      	movs	r2, #129	; 0x81
 80005e8:	2127      	movs	r1, #39	; 0x27
 80005ea:	20d0      	movs	r0, #208	; 0xd0
 80005ec:	f7ff ff72 	bl	80004d4 <IMUwriteByte>
   delay(50);
 80005f0:	2032      	movs	r0, #50	; 0x32
 80005f2:	f001 ff59 	bl	80024a8 <HAL_Delay>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_ADDR, AK8963_ADDRESS);           // Set the I2C slave address of AK8963 and set for write.
 80005f6:	2218      	movs	r2, #24
 80005f8:	2125      	movs	r1, #37	; 0x25
 80005fa:	20d0      	movs	r0, #208	; 0xd0
 80005fc:	f7ff ff6a 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_REG, AK8963_CNTL);               // I2C slave 0 register address from where to begin data transfer
 8000600:	220a      	movs	r2, #10
 8000602:	2126      	movs	r1, #38	; 0x26
 8000604:	20d0      	movs	r0, #208	; 0xd0
 8000606:	f7ff ff65 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_DO, 0x00);                       // Power down magnetometer
 800060a:	2200      	movs	r2, #0
 800060c:	2163      	movs	r1, #99	; 0x63
 800060e:	20d0      	movs	r0, #208	; 0xd0
 8000610:	f7ff ff60 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_CTRL, 0x81);                     // Enable I2C and write 1 byte
 8000614:	2281      	movs	r2, #129	; 0x81
 8000616:	2127      	movs	r1, #39	; 0x27
 8000618:	20d0      	movs	r0, #208	; 0xd0
 800061a:	f7ff ff5b 	bl	80004d4 <IMUwriteByte>
   delay(50);
 800061e:	2032      	movs	r0, #50	; 0x32
 8000620:	f001 ff42 	bl	80024a8 <HAL_Delay>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_ADDR, AK8963_ADDRESS);           // Set the I2C slave address of AK8963 and set for write.
 8000624:	2218      	movs	r2, #24
 8000626:	2125      	movs	r1, #37	; 0x25
 8000628:	20d0      	movs	r0, #208	; 0xd0
 800062a:	f7ff ff53 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_REG, AK8963_CNTL);               // I2C slave 0 register address from where to begin data transfer
 800062e:	220a      	movs	r2, #10
 8000630:	2126      	movs	r1, #38	; 0x26
 8000632:	20d0      	movs	r0, #208	; 0xd0
 8000634:	f7ff ff4e 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_DO, 0x0F);                       // Enter fuze mode
 8000638:	220f      	movs	r2, #15
 800063a:	2163      	movs	r1, #99	; 0x63
 800063c:	20d0      	movs	r0, #208	; 0xd0
 800063e:	f7ff ff49 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_CTRL, 0x81);                     // Enable I2C and write 1 byte
 8000642:	2281      	movs	r2, #129	; 0x81
 8000644:	2127      	movs	r1, #39	; 0x27
 8000646:	20d0      	movs	r0, #208	; 0xd0
 8000648:	f7ff ff44 	bl	80004d4 <IMUwriteByte>
   delay(50);
 800064c:	2032      	movs	r0, #50	; 0x32
 800064e:	f001 ff2b 	bl	80024a8 <HAL_Delay>

   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_ADDR, AK8963_ADDRESS | 0x80);    // Set the I2C slave address of AK8963 and set for read.
 8000652:	2298      	movs	r2, #152	; 0x98
 8000654:	2125      	movs	r1, #37	; 0x25
 8000656:	20d0      	movs	r0, #208	; 0xd0
 8000658:	f7ff ff3c 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_REG, AK8963_ASAX);               // I2C slave 0 register address from where to begin data transfer
 800065c:	2210      	movs	r2, #16
 800065e:	2126      	movs	r1, #38	; 0x26
 8000660:	20d0      	movs	r0, #208	; 0xd0
 8000662:	f7ff ff37 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_CTRL, 0x83);                     // Enable I2C and read 3 bytes
 8000666:	2283      	movs	r2, #131	; 0x83
 8000668:	2127      	movs	r1, #39	; 0x27
 800066a:	20d0      	movs	r0, #208	; 0xd0
 800066c:	f7ff ff32 	bl	80004d4 <IMUwriteByte>
   delay(50);
 8000670:	2032      	movs	r0, #50	; 0x32
 8000672:	f001 ff19 	bl	80024a8 <HAL_Delay>
   readBytes(MPU9250_ADDRESS, EXT_SENS_DATA_00, 3, &rawData[0]);        // Read the x-, y-, and z-axis calibration values
 8000676:	f107 030c 	add.w	r3, r7, #12
 800067a:	2203      	movs	r2, #3
 800067c:	2149      	movs	r1, #73	; 0x49
 800067e:	20d0      	movs	r0, #208	; 0xd0
 8000680:	f7ff ff74 	bl	800056c <readBytes>
   magCalibration[0] =  (float)(rawData[0] - 128)/256.0f + 1.0f;        // Return x-axis sensitivity adjustment values, etc.
 8000684:	7b3b      	ldrb	r3, [r7, #12]
 8000686:	3b80      	subs	r3, #128	; 0x80
 8000688:	ee07 3a90 	vmov	s15, r3
 800068c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000690:	eddf 6a44 	vldr	s13, [pc, #272]	; 80007a4 <MinitAK8963Slave+0x1ec>
 8000694:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000698:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800069c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	edc3 7a00 	vstr	s15, [r3]
   magCalibration[1] =  (float)(rawData[1] - 128)/256.0f + 1.0f;
 80006a6:	7b7b      	ldrb	r3, [r7, #13]
 80006a8:	3b80      	subs	r3, #128	; 0x80
 80006aa:	ee07 3a90 	vmov	s15, r3
 80006ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006b2:	eddf 6a3c 	vldr	s13, [pc, #240]	; 80007a4 <MinitAK8963Slave+0x1ec>
 80006b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	3304      	adds	r3, #4
 80006be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80006c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80006c6:	edc3 7a00 	vstr	s15, [r3]
   magCalibration[2] =  (float)(rawData[2] - 128)/256.0f + 1.0f;
 80006ca:	7bbb      	ldrb	r3, [r7, #14]
 80006cc:	3b80      	subs	r3, #128	; 0x80
 80006ce:	ee07 3a90 	vmov	s15, r3
 80006d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006d6:	eddf 6a33 	vldr	s13, [pc, #204]	; 80007a4 <MinitAK8963Slave+0x1ec>
 80006da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	3308      	adds	r3, #8
 80006e2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80006e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80006ea:	edc3 7a00 	vstr	s15, [r3]
   _magCalibration[0] = magCalibration[0];
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4a2d      	ldr	r2, [pc, #180]	; (80007a8 <MinitAK8963Slave+0x1f0>)
 80006f4:	6013      	str	r3, [r2, #0]
   _magCalibration[1] = magCalibration[1];
 80006f6:	683b      	ldr	r3, [r7, #0]
 80006f8:	685b      	ldr	r3, [r3, #4]
 80006fa:	4a2b      	ldr	r2, [pc, #172]	; (80007a8 <MinitAK8963Slave+0x1f0>)
 80006fc:	6053      	str	r3, [r2, #4]
   _magCalibration[2] = magCalibration[2];
 80006fe:	683b      	ldr	r3, [r7, #0]
 8000700:	689b      	ldr	r3, [r3, #8]
 8000702:	4a29      	ldr	r2, [pc, #164]	; (80007a8 <MinitAK8963Slave+0x1f0>)
 8000704:	6093      	str	r3, [r2, #8]
   _Mmode = Mmode;
 8000706:	4a29      	ldr	r2, [pc, #164]	; (80007ac <MinitAK8963Slave+0x1f4>)
 8000708:	79bb      	ldrb	r3, [r7, #6]
 800070a:	7013      	strb	r3, [r2, #0]

   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_ADDR, AK8963_ADDRESS);           // Set the I2C slave address of AK8963 and set for write.
 800070c:	2218      	movs	r2, #24
 800070e:	2125      	movs	r1, #37	; 0x25
 8000710:	20d0      	movs	r0, #208	; 0xd0
 8000712:	f7ff fedf 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_REG, AK8963_CNTL);               // I2C slave 0 register address from where to begin data transfer
 8000716:	220a      	movs	r2, #10
 8000718:	2126      	movs	r1, #38	; 0x26
 800071a:	20d0      	movs	r0, #208	; 0xd0
 800071c:	f7ff feda 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_DO, 0x00);                       // Power down magnetometer
 8000720:	2200      	movs	r2, #0
 8000722:	2163      	movs	r1, #99	; 0x63
 8000724:	20d0      	movs	r0, #208	; 0xd0
 8000726:	f7ff fed5 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_CTRL, 0x81);                     // Enable I2C and transfer 1 byte
 800072a:	2281      	movs	r2, #129	; 0x81
 800072c:	2127      	movs	r1, #39	; 0x27
 800072e:	20d0      	movs	r0, #208	; 0xd0
 8000730:	f7ff fed0 	bl	80004d4 <IMUwriteByte>
   delay(50);
 8000734:	2032      	movs	r0, #50	; 0x32
 8000736:	f001 feb7 	bl	80024a8 <HAL_Delay>

   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_ADDR, AK8963_ADDRESS);           // Set the I2C slave address of AK8963 and set for write.
 800073a:	2218      	movs	r2, #24
 800073c:	2125      	movs	r1, #37	; 0x25
 800073e:	20d0      	movs	r0, #208	; 0xd0
 8000740:	f7ff fec8 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_REG, AK8963_CNTL);               // I2C slave 0 register address from where to begin data transfer
 8000744:	220a      	movs	r2, #10
 8000746:	2126      	movs	r1, #38	; 0x26
 8000748:	20d0      	movs	r0, #208	; 0xd0
 800074a:	f7ff fec3 	bl	80004d4 <IMUwriteByte>
   // Configure the magnetometer for continuous read and highest resolution
   // set Mscale bit 4 to 1 (0) to enable 16 (14) bit resolution in CNTL register,
   // and enable continuous mode data acquisition Mmode (bits [3:0]), 0010 for 8 Hz and 0110 for 100 Hz sample rates
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_DO, Mscale << 4 | Mmode);        // Set magnetometer data resolution and sample ODR
 800074e:	79fb      	ldrb	r3, [r7, #7]
 8000750:	011b      	lsls	r3, r3, #4
 8000752:	b25a      	sxtb	r2, r3
 8000754:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000758:	4313      	orrs	r3, r2
 800075a:	b25b      	sxtb	r3, r3
 800075c:	b2db      	uxtb	r3, r3
 800075e:	461a      	mov	r2, r3
 8000760:	2163      	movs	r1, #99	; 0x63
 8000762:	20d0      	movs	r0, #208	; 0xd0
 8000764:	f7ff feb6 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_CTRL, 0x81);                     // Enable I2C and transfer 1 byte
 8000768:	2281      	movs	r2, #129	; 0x81
 800076a:	2127      	movs	r1, #39	; 0x27
 800076c:	20d0      	movs	r0, #208	; 0xd0
 800076e:	f7ff feb1 	bl	80004d4 <IMUwriteByte>
   delay(50);
 8000772:	2032      	movs	r0, #50	; 0x32
 8000774:	f001 fe98 	bl	80024a8 <HAL_Delay>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_ADDR, AK8963_ADDRESS | 0x80);    // Set the I2C slave address of AK8963 and set for read.
 8000778:	2298      	movs	r2, #152	; 0x98
 800077a:	2125      	movs	r1, #37	; 0x25
 800077c:	20d0      	movs	r0, #208	; 0xd0
 800077e:	f7ff fea9 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_REG, AK8963_CNTL);               // I2C slave 0 register address from where to begin data transfer
 8000782:	220a      	movs	r2, #10
 8000784:	2126      	movs	r1, #38	; 0x26
 8000786:	20d0      	movs	r0, #208	; 0xd0
 8000788:	f7ff fea4 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, I2C_SLV0_CTRL, 0x81);                     // Enable I2C and transfer 1 byte
 800078c:	2281      	movs	r2, #129	; 0x81
 800078e:	2127      	movs	r1, #39	; 0x27
 8000790:	20d0      	movs	r0, #208	; 0xd0
 8000792:	f7ff fe9f 	bl	80004d4 <IMUwriteByte>
   delay(50);
 8000796:	2032      	movs	r0, #50	; 0x32
 8000798:	f001 fe86 	bl	80024a8 <HAL_Delay>
}
 800079c:	bf00      	nop
 800079e:	3710      	adds	r7, #16
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	43800000 	.word	0x43800000
 80007a8:	2000002c 	.word	0x2000002c
 80007ac:	20000028 	.word	0x20000028

080007b0 <initMPU9250>:


void initMPU9250(uint8_t Ascale, uint8_t Gscale, uint8_t sampleRate)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b084      	sub	sp, #16
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	4603      	mov	r3, r0
 80007b8:	71fb      	strb	r3, [r7, #7]
 80007ba:	460b      	mov	r3, r1
 80007bc:	71bb      	strb	r3, [r7, #6]
 80007be:	4613      	mov	r3, r2
 80007c0:	717b      	strb	r3, [r7, #5]
 // wake up device
  IMUwriteByte(MPU9250_ADDRESS, PWR_MGMT_1, 0x00); // Clear sleep mode bit (6), enable all sensors
 80007c2:	2200      	movs	r2, #0
 80007c4:	216b      	movs	r1, #107	; 0x6b
 80007c6:	20d0      	movs	r0, #208	; 0xd0
 80007c8:	f7ff fe84 	bl	80004d4 <IMUwriteByte>
  delay(100); // Wait for all registers to reset
 80007cc:	2064      	movs	r0, #100	; 0x64
 80007ce:	f001 fe6b 	bl	80024a8 <HAL_Delay>

 // get stable time source
  IMUwriteByte(MPU9250_ADDRESS, PWR_MGMT_1, 0x01);  // Auto select clock source to be PLL gyroscope reference if ready else
 80007d2:	2201      	movs	r2, #1
 80007d4:	216b      	movs	r1, #107	; 0x6b
 80007d6:	20d0      	movs	r0, #208	; 0xd0
 80007d8:	f7ff fe7c 	bl	80004d4 <IMUwriteByte>
  delay(200);
 80007dc:	20c8      	movs	r0, #200	; 0xc8
 80007de:	f001 fe63 	bl	80024a8 <HAL_Delay>
 // Disable FSYNC and set thermometer and gyro bandwidth to 41 and 42 Hz, respectively;
 // minimum delay time for this setting is 5.9 ms, which means sensor fusion update rates cannot
 // be higher than 1 / 0.0059 = 170 Hz
 // DLPF_CFG = bits 2:0 = 011; this limits the sample rate to 1000 Hz for both
 // With the MPU9250, it is possible to get gyro sample rates of 32 kHz (!), 8 kHz, or 1 kHz
  IMUwriteByte(MPU9250_ADDRESS, CONFIG, 0x03);
 80007e2:	2203      	movs	r2, #3
 80007e4:	211a      	movs	r1, #26
 80007e6:	20d0      	movs	r0, #208	; 0xd0
 80007e8:	f7ff fe74 	bl	80004d4 <IMUwriteByte>

 // Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
  IMUwriteByte(MPU9250_ADDRESS, SMPLRT_DIV, sampleRate);  // Use a 200 Hz rate; a rate consistent with the filter update rate
 80007ec:	797b      	ldrb	r3, [r7, #5]
 80007ee:	461a      	mov	r2, r3
 80007f0:	2119      	movs	r1, #25
 80007f2:	20d0      	movs	r0, #208	; 0xd0
 80007f4:	f7ff fe6e 	bl	80004d4 <IMUwriteByte>
                                                       // determined inset in CONFIG above

 // Set gyroscope full scale range
 // Range selects FS_SEL and AFS_SEL are 0 - 3, so 2-bit values are left-shifted into positions 4:3
  uint8_t c = IMUreadByte(MPU9250_ADDRESS, GYRO_CONFIG); // get current GYRO_CONFIG register value
 80007f8:	211b      	movs	r1, #27
 80007fa:	20d0      	movs	r0, #208	; 0xd0
 80007fc:	f7ff fe90 	bl	8000520 <IMUreadByte>
 8000800:	4603      	mov	r3, r0
 8000802:	73fb      	strb	r3, [r7, #15]
 // c = c & ~0xE0; // Clear self-test bits [7:5]
  c = c & ~0x02; // Clear Fchoice bits [1:0]
 8000804:	7bfb      	ldrb	r3, [r7, #15]
 8000806:	f023 0302 	bic.w	r3, r3, #2
 800080a:	73fb      	strb	r3, [r7, #15]
  c = c & ~0x18; // Clear AFS bits [4:3]
 800080c:	7bfb      	ldrb	r3, [r7, #15]
 800080e:	f023 0318 	bic.w	r3, r3, #24
 8000812:	73fb      	strb	r3, [r7, #15]
  c = c | Gscale << 3; // Set full scale range for the gyro
 8000814:	79bb      	ldrb	r3, [r7, #6]
 8000816:	00db      	lsls	r3, r3, #3
 8000818:	b25a      	sxtb	r2, r3
 800081a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800081e:	4313      	orrs	r3, r2
 8000820:	b25b      	sxtb	r3, r3
 8000822:	73fb      	strb	r3, [r7, #15]
 // c =| 0x00; // Set Fchoice for the gyro to 11 by writing its inverse to bits 1:0 of GYRO_CONFIG
  IMUwriteByte(MPU9250_ADDRESS, GYRO_CONFIG, c ); // Write new GYRO_CONFIG value to register
 8000824:	7bfb      	ldrb	r3, [r7, #15]
 8000826:	461a      	mov	r2, r3
 8000828:	211b      	movs	r1, #27
 800082a:	20d0      	movs	r0, #208	; 0xd0
 800082c:	f7ff fe52 	bl	80004d4 <IMUwriteByte>

  c = 0b10000000;
 8000830:	2380      	movs	r3, #128	; 0x80
 8000832:	73fb      	strb	r3, [r7, #15]

  IMUwriteByte(MPU9250_ADDRESS, CONFIG, c); // setting gyro sampling rate to 8kHz
 8000834:	7bfb      	ldrb	r3, [r7, #15]
 8000836:	461a      	mov	r2, r3
 8000838:	211a      	movs	r1, #26
 800083a:	20d0      	movs	r0, #208	; 0xd0
 800083c:	f7ff fe4a 	bl	80004d4 <IMUwriteByte>

 // Set accelerometer full-scale range configuration
  c = IMUreadByte(MPU9250_ADDRESS, ACCEL_CONFIG); // get current ACCEL_CONFIG register value
 8000840:	211c      	movs	r1, #28
 8000842:	20d0      	movs	r0, #208	; 0xd0
 8000844:	f7ff fe6c 	bl	8000520 <IMUreadByte>
 8000848:	4603      	mov	r3, r0
 800084a:	73fb      	strb	r3, [r7, #15]
 // c = c & ~0xE0; // Clear self-test bits [7:5]
  c = c & ~0x18;  // Clear AFS bits [4:3]
 800084c:	7bfb      	ldrb	r3, [r7, #15]
 800084e:	f023 0318 	bic.w	r3, r3, #24
 8000852:	73fb      	strb	r3, [r7, #15]
  c = c | Ascale << 3; // Set full scale range for the accelerometer
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	00db      	lsls	r3, r3, #3
 8000858:	b25a      	sxtb	r2, r3
 800085a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800085e:	4313      	orrs	r3, r2
 8000860:	b25b      	sxtb	r3, r3
 8000862:	73fb      	strb	r3, [r7, #15]
  IMUwriteByte(MPU9250_ADDRESS, ACCEL_CONFIG, c); // Write new ACCEL_CONFIG register value
 8000864:	7bfb      	ldrb	r3, [r7, #15]
 8000866:	461a      	mov	r2, r3
 8000868:	211c      	movs	r1, #28
 800086a:	20d0      	movs	r0, #208	; 0xd0
 800086c:	f7ff fe32 	bl	80004d4 <IMUwriteByte>

 // Set accelerometer sample rate configuration
 // It is possible to get a 4 kHz sample rate from the accelerometer by choosing 1 for
 // accel_fchoice_b bit [3]; in this case the bandwidth is 1.13 kHz
  c = IMUreadByte(MPU9250_ADDRESS, ACCEL_CONFIG2); // get current ACCEL_CONFIG2 register value
 8000870:	211d      	movs	r1, #29
 8000872:	20d0      	movs	r0, #208	; 0xd0
 8000874:	f7ff fe54 	bl	8000520 <IMUreadByte>
 8000878:	4603      	mov	r3, r0
 800087a:	73fb      	strb	r3, [r7, #15]
  c = c & ~0x0F; // Clear accel_fchoice_b (bit 3) and A_DLPFG (bits [2:0])
 800087c:	7bfb      	ldrb	r3, [r7, #15]
 800087e:	f023 030f 	bic.w	r3, r3, #15
 8000882:	73fb      	strb	r3, [r7, #15]
  IMUwriteByte(MPU9250_ADDRESS, ACCEL_CONFIG2, c); // Write new ACCEL_CONFIG2 register value
 8000884:	7bfb      	ldrb	r3, [r7, #15]
 8000886:	461a      	mov	r2, r3
 8000888:	211d      	movs	r1, #29
 800088a:	20d0      	movs	r0, #208	; 0xd0
 800088c:	f7ff fe22 	bl	80004d4 <IMUwriteByte>

  // Configure Interrupts and Bypass Enable
  // Set interrupt pin active high, push-pull, hold interrupt pin level HIGH until interrupt cleared,
  // clear on read of INT_STATUS, and enable I2C_BYPASS_EN so additional chips
  // can join the I2C bus and all can be controlled by the Arduino as master
   IMUwriteByte(MPU9250_ADDRESS, INT_PIN_CFG, 0x10);  // INT is 50 microsecond pulse and any read to clear
 8000890:	2210      	movs	r2, #16
 8000892:	2137      	movs	r1, #55	; 0x37
 8000894:	20d0      	movs	r0, #208	; 0xd0
 8000896:	f7ff fe1d 	bl	80004d4 <IMUwriteByte>
   IMUwriteByte(MPU9250_ADDRESS, INT_ENABLE, 0x01);  // Enable data ready (bit 0) interrupt
 800089a:	2201      	movs	r2, #1
 800089c:	2138      	movs	r1, #56	; 0x38
 800089e:	20d0      	movs	r0, #208	; 0xd0
 80008a0:	f7ff fe18 	bl	80004d4 <IMUwriteByte>
   delay(100);
 80008a4:	2064      	movs	r0, #100	; 0x64
 80008a6:	f001 fdff 	bl	80024a8 <HAL_Delay>

  IMUwriteByte(MPU9250_ADDRESS, USER_CTRL, 0x20);          // Enable I2C Master mode
 80008aa:	2220      	movs	r2, #32
 80008ac:	216a      	movs	r1, #106	; 0x6a
 80008ae:	20d0      	movs	r0, #208	; 0xd0
 80008b0:	f7ff fe10 	bl	80004d4 <IMUwriteByte>
  IMUwriteByte(MPU9250_ADDRESS, I2C_MST_CTRL, 0x1D);       // I2C configuration STOP after each transaction, master I2C bus at 400 KHz
 80008b4:	221d      	movs	r2, #29
 80008b6:	2124      	movs	r1, #36	; 0x24
 80008b8:	20d0      	movs	r0, #208	; 0xd0
 80008ba:	f7ff fe0b 	bl	80004d4 <IMUwriteByte>
  IMUwriteByte(MPU9250_ADDRESS, I2C_MST_DELAY_CTRL, 0x81); // Use blocking data retreival and enable delay for mag sample rate mismatch
 80008be:	2281      	movs	r2, #129	; 0x81
 80008c0:	2167      	movs	r1, #103	; 0x67
 80008c2:	20d0      	movs	r0, #208	; 0xd0
 80008c4:	f7ff fe06 	bl	80004d4 <IMUwriteByte>
  IMUwriteByte(MPU9250_ADDRESS, I2C_SLV4_CTRL, 0x01);      // Delay mag data retrieval to once every other accel/gyro data sample
 80008c8:	2201      	movs	r2, #1
 80008ca:	2134      	movs	r1, #52	; 0x34
 80008cc:	20d0      	movs	r0, #208	; 0xd0
 80008ce:	f7ff fe01 	bl	80004d4 <IMUwriteByte>
}
 80008d2:	bf00      	nop
 80008d4:	3710      	adds	r7, #16
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}

080008da <LoRa_Receive_interrupt_Handler>:

// Higher level abstractions

// LoRa data receive operations

void LoRa_Receive_interrupt_Handler(lora_sx1276 *lora){
 80008da:	b480      	push	{r7}
 80008dc:	b083      	sub	sp, #12
 80008de:	af00      	add	r7, sp, #0
 80008e0:	6078      	str	r0, [r7, #4]

}
 80008e2:	bf00      	nop
 80008e4:	370c      	adds	r7, #12
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr

080008ee <Set_LoRa_Connecting>:

/*
 * Emit till handshake with ground unit (IT driven)
 * Set global flag.
 */
void Set_LoRa_Connecting(lora_sx1276 *lora){
 80008ee:	b480      	push	{r7}
 80008f0:	b083      	sub	sp, #12
 80008f2:	af00      	add	r7, sp, #0
 80008f4:	6078      	str	r0, [r7, #4]
	lora->lora_status = LORA_CONNECTING;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	2202      	movs	r2, #2
 80008fa:	77da      	strb	r2, [r3, #31]
}
 80008fc:	bf00      	nop
 80008fe:	370c      	adds	r7, #12
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr

08000908 <Set_LoRa_Broadcast_FLight_Info>:

void Set_LoRa_Connected(lora_sx1276 *lora){
	lora->lora_status = LORA_CONNCETED;
}

void Set_LoRa_Broadcast_FLight_Info(lora_sx1276 *lora){
 8000908:	b480      	push	{r7}
 800090a:	b083      	sub	sp, #12
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
	lora->lora_status = LORA_BROADCASTING_FLIGHT_DATA;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	2203      	movs	r2, #3
 8000914:	77da      	strb	r2, [r3, #31]
}
 8000916:	bf00      	nop
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr

08000922 <LoRa_Connecting_Handler>:
}

// LoRa handlers

// Broadcasting connection message
static void LoRa_Connecting_Handler(lora_sx1276 *lora){
 8000922:	b580      	push	{r7, lr}
 8000924:	b0a4      	sub	sp, #144	; 0x90
 8000926:	af00      	add	r7, sp, #0
 8000928:	6078      	str	r0, [r7, #4]
	uint8_t payload[LORA_MAX_PACKET_SIZE];
	payload[0] = 0x10; // device address
 800092a:	2310      	movs	r3, #16
 800092c:	733b      	strb	r3, [r7, #12]
	payload[1] = 0xFF; // command id (need handshake)
 800092e:	23ff      	movs	r3, #255	; 0xff
 8000930:	737b      	strb	r3, [r7, #13]
	uint8_t res = lora_send_packet(lora, payload, 2);
 8000932:	f107 030c 	add.w	r3, r7, #12
 8000936:	2202      	movs	r2, #2
 8000938:	4619      	mov	r1, r3
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	f000 fb77 	bl	800102e <lora_send_packet>
 8000940:	4603      	mov	r3, r0
 8000942:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
}
 8000946:	bf00      	nop
 8000948:	3790      	adds	r7, #144	; 0x90
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}

0800094e <LoRa_Connected_Handler>:


static void LoRa_Connected_Handler(lora_sx1276 *lora){
 800094e:	b580      	push	{r7, lr}
 8000950:	b082      	sub	sp, #8
 8000952:	af00      	add	r7, sp, #0
 8000954:	6078      	str	r0, [r7, #4]

	Set_LoRa_Broadcast_FLight_Info(lora);
 8000956:	6878      	ldr	r0, [r7, #4]
 8000958:	f7ff ffd6 	bl	8000908 <Set_LoRa_Broadcast_FLight_Info>
}
 800095c:	bf00      	nop
 800095e:	3708      	adds	r7, #8
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}

08000964 <LoRa_Disconnected_Handler>:

static void LoRa_Disconnected_Handler(lora_sx1276 *lora){
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
	Set_LoRa_Connecting(lora);
 800096c:	6878      	ldr	r0, [r7, #4]
 800096e:	f7ff ffbe 	bl	80008ee <Set_LoRa_Connecting>
}
 8000972:	bf00      	nop
 8000974:	3708      	adds	r7, #8
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}

0800097a <LoRa_Broadcast_Flight_Data_Handler>:

// broadcasting flight data
static void LoRa_Broadcast_Flight_Data_Handler(lora_sx1276 *lora, void* flight_data){ // later change the void*
 800097a:	b480      	push	{r7}
 800097c:	b085      	sub	sp, #20
 800097e:	af00      	add	r7, sp, #0
 8000980:	6078      	str	r0, [r7, #4]
 8000982:	6039      	str	r1, [r7, #0]
	uint8_t cs = 9;
 8000984:	2309      	movs	r3, #9
 8000986:	73fb      	strb	r3, [r7, #15]
}
 8000988:	bf00      	nop
 800098a:	3714      	adds	r7, #20
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr

08000994 <LoRa_Error_Transmit_Handler>:


static void LoRa_Error_Transmit_Handler(lora_sx1276 *lora){
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]

}
 800099c:	bf00      	nop
 800099e:	370c      	adds	r7, #12
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr

080009a8 <LoRa_Timer_Interrupt_Handler>:

/**
 * Here happens everything which is related to sending data.
 * Each operating state triggers different handlers.
 */
void LoRa_Timer_Interrupt_Handler(lora_sx1276 *lora){
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
	switch(lora->lora_status){
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	7fdb      	ldrb	r3, [r3, #31]
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	2b04      	cmp	r3, #4
 80009b8:	d821      	bhi.n	80009fe <LoRa_Timer_Interrupt_Handler+0x56>
 80009ba:	a201      	add	r2, pc, #4	; (adr r2, 80009c0 <LoRa_Timer_Interrupt_Handler+0x18>)
 80009bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009c0:	080009ef 	.word	0x080009ef
 80009c4:	080009dd 	.word	0x080009dd
 80009c8:	080009d5 	.word	0x080009d5
 80009cc:	080009e5 	.word	0x080009e5
 80009d0:	080009f7 	.word	0x080009f7
	case LORA_CONNECTING:
		LoRa_Connecting_Handler(lora);
 80009d4:	6878      	ldr	r0, [r7, #4]
 80009d6:	f7ff ffa4 	bl	8000922 <LoRa_Connecting_Handler>
		break;
 80009da:	e010      	b.n	80009fe <LoRa_Timer_Interrupt_Handler+0x56>
	case LORA_CONNCETED:
		LoRa_Connected_Handler(lora);
 80009dc:	6878      	ldr	r0, [r7, #4]
 80009de:	f7ff ffb6 	bl	800094e <LoRa_Connected_Handler>
		break;
 80009e2:	e00c      	b.n	80009fe <LoRa_Timer_Interrupt_Handler+0x56>
	case LORA_BROADCASTING_FLIGHT_DATA:
		LoRa_Broadcast_Flight_Data_Handler(lora, (uint8_t*)12);
 80009e4:	210c      	movs	r1, #12
 80009e6:	6878      	ldr	r0, [r7, #4]
 80009e8:	f7ff ffc7 	bl	800097a <LoRa_Broadcast_Flight_Data_Handler>
		break;
 80009ec:	e007      	b.n	80009fe <LoRa_Timer_Interrupt_Handler+0x56>
	case LORA_DISCONNECTED:
		LoRa_Disconnected_Handler(lora);
 80009ee:	6878      	ldr	r0, [r7, #4]
 80009f0:	f7ff ffb8 	bl	8000964 <LoRa_Disconnected_Handler>
		break;
 80009f4:	e003      	b.n	80009fe <LoRa_Timer_Interrupt_Handler+0x56>
	case LORA_ROCKET_ERROR_TRANSMIT:
		LoRa_Error_Transmit_Handler(lora);
 80009f6:	6878      	ldr	r0, [r7, #4]
 80009f8:	f7ff ffcc 	bl	8000994 <LoRa_Error_Transmit_Handler>
		break;
 80009fc:	bf00      	nop
	}
}
 80009fe:	bf00      	nop
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop

08000a08 <read_register>:

// SPI helpers //

// Reads single register
static uint8_t read_register(lora_sx1276 *lora, uint8_t address)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b086      	sub	sp, #24
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
 8000a10:	460b      	mov	r3, r1
 8000a12:	70fb      	strb	r3, [r7, #3]
  uint8_t value = 0;
 8000a14:	2300      	movs	r3, #0
 8000a16:	73fb      	strb	r3, [r7, #15]

  // 7bit controls read/write mode
  CLEAR_BIT(address, BIT_7);
 8000a18:	78fb      	ldrb	r3, [r7, #3]
 8000a1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000a1e:	b2db      	uxtb	r3, r3
 8000a20:	70fb      	strb	r3, [r7, #3]

  // Start SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	6858      	ldr	r0, [r3, #4]
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	8adb      	ldrh	r3, [r3, #22]
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	f002 f9d3 	bl	8002dd8 <HAL_GPIO_WritePin>
  // Transmit reg address, then receive it value
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	6818      	ldr	r0, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	689b      	ldr	r3, [r3, #8]
 8000a3a:	1cf9      	adds	r1, r7, #3
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	f004 faee 	bl	800501e <HAL_SPI_Transmit>
 8000a42:	4603      	mov	r3, r0
 8000a44:	617b      	str	r3, [r7, #20]
  uint32_t res2 = HAL_SPI_Receive(lora->spi, &value, 1, lora->spi_timeout);
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	6818      	ldr	r0, [r3, #0]
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	689b      	ldr	r3, [r3, #8]
 8000a4e:	f107 010f 	add.w	r1, r7, #15
 8000a52:	2201      	movs	r2, #1
 8000a54:	f004 fc51 	bl	80052fa <HAL_SPI_Receive>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	613b      	str	r3, [r7, #16]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	6858      	ldr	r0, [r3, #4]
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	8adb      	ldrh	r3, [r3, #22]
 8000a64:	2201      	movs	r2, #1
 8000a66:	4619      	mov	r1, r3
 8000a68:	f002 f9b6 	bl	8002dd8 <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI transmit/receive failed (%d %d)", res1, res2);
  }

  return value;
 8000a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3718      	adds	r7, #24
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}

08000a76 <write_register>:

// Writes single register
static void write_register(lora_sx1276 *lora, uint8_t address, uint8_t value)
{
 8000a76:	b580      	push	{r7, lr}
 8000a78:	b084      	sub	sp, #16
 8000a7a:	af00      	add	r7, sp, #0
 8000a7c:	6078      	str	r0, [r7, #4]
 8000a7e:	460b      	mov	r3, r1
 8000a80:	70fb      	strb	r3, [r7, #3]
 8000a82:	4613      	mov	r3, r2
 8000a84:	70bb      	strb	r3, [r7, #2]
  // 7bit controls read/write mode
  SET_BIT(address, BIT_7);
 8000a86:	78fb      	ldrb	r3, [r7, #3]
 8000a88:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000a8c:	70fb      	strb	r3, [r7, #3]

  // Reg address + its new value
  uint16_t payload = (value << 8) | address;
 8000a8e:	78bb      	ldrb	r3, [r7, #2]
 8000a90:	021b      	lsls	r3, r3, #8
 8000a92:	b21a      	sxth	r2, r3
 8000a94:	78fb      	ldrb	r3, [r7, #3]
 8000a96:	b21b      	sxth	r3, r3
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	b21b      	sxth	r3, r3
 8000a9c:	b29b      	uxth	r3, r3
 8000a9e:	817b      	strh	r3, [r7, #10]

  // Start SPI transaction, send address + value
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	6858      	ldr	r0, [r3, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	8adb      	ldrh	r3, [r3, #22]
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	4619      	mov	r1, r3
 8000aac:	f002 f994 	bl	8002dd8 <HAL_GPIO_WritePin>
  uint32_t res = HAL_SPI_Transmit(lora->spi, (uint8_t*)&payload, 2, lora->spi_timeout);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	6818      	ldr	r0, [r3, #0]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	689b      	ldr	r3, [r3, #8]
 8000ab8:	f107 010a 	add.w	r1, r7, #10
 8000abc:	2202      	movs	r2, #2
 8000abe:	f004 faae 	bl	800501e <HAL_SPI_Transmit>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	60fb      	str	r3, [r7, #12]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	6858      	ldr	r0, [r3, #4]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	8adb      	ldrh	r3, [r3, #22]
 8000ace:	2201      	movs	r2, #1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	f002 f981 	bl	8002dd8 <HAL_GPIO_WritePin>

  if (res != HAL_OK) {
    DEBUGF("SPI transmit failed: %d", res);
  }
}
 8000ad6:	bf00      	nop
 8000ad8:	3710      	adds	r7, #16
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}

08000ade <write_fifo>:

// Copies bytes from buffer into radio FIFO given len length
static void write_fifo(lora_sx1276 *lora, uint8_t *buffer, uint8_t len, uint8_t mode)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	b088      	sub	sp, #32
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	60f8      	str	r0, [r7, #12]
 8000ae6:	60b9      	str	r1, [r7, #8]
 8000ae8:	4611      	mov	r1, r2
 8000aea:	461a      	mov	r2, r3
 8000aec:	460b      	mov	r3, r1
 8000aee:	71fb      	strb	r3, [r7, #7]
 8000af0:	4613      	mov	r3, r2
 8000af2:	71bb      	strb	r3, [r7, #6]
  uint8_t address = REG_FIFO | BIT_7;
 8000af4:	2380      	movs	r3, #128	; 0x80
 8000af6:	75fb      	strb	r3, [r7, #23]

  // Start SPI transaction, send address
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	6858      	ldr	r0, [r3, #4]
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	8adb      	ldrh	r3, [r3, #22]
 8000b00:	2200      	movs	r2, #0
 8000b02:	4619      	mov	r1, r3
 8000b04:	f002 f968 	bl	8002dd8 <HAL_GPIO_WritePin>
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	6818      	ldr	r0, [r3, #0]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	689b      	ldr	r3, [r3, #8]
 8000b10:	f107 0117 	add.w	r1, r7, #23
 8000b14:	2201      	movs	r2, #1
 8000b16:	f004 fa82 	bl	800501e <HAL_SPI_Transmit>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	61fb      	str	r3, [r7, #28]
  if (mode == TRANSFER_MODE_DMA) {
 8000b1e:	79bb      	ldrb	r3, [r7, #6]
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	d108      	bne.n	8000b36 <write_fifo+0x58>
    HAL_SPI_Transmit_DMA(lora->spi, buffer, len);
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	79fa      	ldrb	r2, [r7, #7]
 8000b2a:	b292      	uxth	r2, r2
 8000b2c:	68b9      	ldr	r1, [r7, #8]
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f004 ff26 	bl	8005980 <HAL_SPI_Transmit_DMA>
 8000b34:	e012      	b.n	8000b5c <write_fifo+0x7e>
    // Intentionally leave SPI active - let DMA finish transfer
    return;
  }
  uint32_t res2 = HAL_SPI_Transmit(lora->spi, buffer, len, lora->spi_timeout);
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	6818      	ldr	r0, [r3, #0]
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	b29a      	uxth	r2, r3
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	689b      	ldr	r3, [r3, #8]
 8000b42:	68b9      	ldr	r1, [r7, #8]
 8000b44:	f004 fa6b 	bl	800501e <HAL_SPI_Transmit>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	61bb      	str	r3, [r7, #24]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	6858      	ldr	r0, [r3, #4]
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	8adb      	ldrh	r3, [r3, #22]
 8000b54:	2201      	movs	r2, #1
 8000b56:	4619      	mov	r1, r3
 8000b58:	f002 f93e 	bl	8002dd8 <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI transmit failed");
  }
}
 8000b5c:	3720      	adds	r7, #32
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <set_mode>:
    DEBUGF("SPI receive/transmit failed");
  }
}

static void set_mode(lora_sx1276 *lora, uint8_t mode)
{
 8000b62:	b580      	push	{r7, lr}
 8000b64:	b082      	sub	sp, #8
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	6078      	str	r0, [r7, #4]
 8000b6a:	460b      	mov	r3, r1
 8000b6c:	70fb      	strb	r3, [r7, #3]
  write_register(lora, REG_OP_MODE, OPMODE_LONG_RANGE_MODE | mode);
 8000b6e:	78fb      	ldrb	r3, [r7, #3]
 8000b70:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	461a      	mov	r2, r3
 8000b78:	2101      	movs	r1, #1
 8000b7a:	6878      	ldr	r0, [r7, #4]
 8000b7c:	f7ff ff7b 	bl	8000a76 <write_register>
}
 8000b80:	bf00      	nop
 8000b82:	3708      	adds	r7, #8
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <set_OCP>:

// Set Overload Current Protection
static void set_OCP(lora_sx1276 *lora, uint8_t imax)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	460b      	mov	r3, r1
 8000b92:	70fb      	strb	r3, [r7, #3]
  uint8_t value;

  // Minimum available current is 45mA, maximum 240mA
  // As per page 80 of datasheet
  if (imax < 45) {
 8000b94:	78fb      	ldrb	r3, [r7, #3]
 8000b96:	2b2c      	cmp	r3, #44	; 0x2c
 8000b98:	d801      	bhi.n	8000b9e <set_OCP+0x16>
    imax = 45;
 8000b9a:	232d      	movs	r3, #45	; 0x2d
 8000b9c:	70fb      	strb	r3, [r7, #3]
  }
  if (imax > 240) {
 8000b9e:	78fb      	ldrb	r3, [r7, #3]
 8000ba0:	2bf0      	cmp	r3, #240	; 0xf0
 8000ba2:	d901      	bls.n	8000ba8 <set_OCP+0x20>
    imax = 240;
 8000ba4:	23f0      	movs	r3, #240	; 0xf0
 8000ba6:	70fb      	strb	r3, [r7, #3]
  }

  if (imax < 130) {
 8000ba8:	78fb      	ldrb	r3, [r7, #3]
 8000baa:	2b81      	cmp	r3, #129	; 0x81
 8000bac:	d809      	bhi.n	8000bc2 <set_OCP+0x3a>
    value = (imax - 45) / 5;
 8000bae:	78fb      	ldrb	r3, [r7, #3]
 8000bb0:	3b2d      	subs	r3, #45	; 0x2d
 8000bb2:	4a0f      	ldr	r2, [pc, #60]	; (8000bf0 <set_OCP+0x68>)
 8000bb4:	fb82 1203 	smull	r1, r2, r2, r3
 8000bb8:	1052      	asrs	r2, r2, #1
 8000bba:	17db      	asrs	r3, r3, #31
 8000bbc:	1ad3      	subs	r3, r2, r3
 8000bbe:	73fb      	strb	r3, [r7, #15]
 8000bc0:	e008      	b.n	8000bd4 <set_OCP+0x4c>
  } else {
    value = (imax + 30) / 10;
 8000bc2:	78fb      	ldrb	r3, [r7, #3]
 8000bc4:	331e      	adds	r3, #30
 8000bc6:	4a0a      	ldr	r2, [pc, #40]	; (8000bf0 <set_OCP+0x68>)
 8000bc8:	fb82 1203 	smull	r1, r2, r2, r3
 8000bcc:	1092      	asrs	r2, r2, #2
 8000bce:	17db      	asrs	r3, r3, #31
 8000bd0:	1ad3      	subs	r3, r2, r3
 8000bd2:	73fb      	strb	r3, [r7, #15]
  }

  write_register(lora, REG_OCP, OCP_ON | value);
 8000bd4:	7bfb      	ldrb	r3, [r7, #15]
 8000bd6:	f043 0320 	orr.w	r3, r3, #32
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	461a      	mov	r2, r3
 8000bde:	210b      	movs	r1, #11
 8000be0:	6878      	ldr	r0, [r7, #4]
 8000be2:	f7ff ff48 	bl	8000a76 <write_register>
}
 8000be6:	bf00      	nop
 8000be8:	3710      	adds	r7, #16
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	66666667 	.word	0x66666667

08000bf4 <set_low_data_rate_optimization>:

static void set_low_data_rate_optimization(lora_sx1276 *lora)
{
 8000bf4:	b5b0      	push	{r4, r5, r7, lr}
 8000bf6:	b088      	sub	sp, #32
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  // Read current signal bandwidth
  uint64_t bandwidth = read_register(lora, REG_MODEM_CONFIG_1) >> 4;
 8000bfc:	211d      	movs	r1, #29
 8000bfe:	6878      	ldr	r0, [r7, #4]
 8000c00:	f7ff ff02 	bl	8000a08 <read_register>
 8000c04:	4603      	mov	r3, r0
 8000c06:	091b      	lsrs	r3, r3, #4
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	b2db      	uxtb	r3, r3
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	461c      	mov	r4, r3
 8000c10:	4615      	mov	r5, r2
 8000c12:	e9c7 4504 	strd	r4, r5, [r7, #16]
  // Read current spreading factor
  uint8_t  sf = read_register(lora, REG_MODEM_CONFIG_2) >> 4;
 8000c16:	211e      	movs	r1, #30
 8000c18:	6878      	ldr	r0, [r7, #4]
 8000c1a:	f7ff fef5 	bl	8000a08 <read_register>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	091b      	lsrs	r3, r3, #4
 8000c22:	73fb      	strb	r3, [r7, #15]

  uint8_t  mc3 = MC3_AGCAUTO;
 8000c24:	2304      	movs	r3, #4
 8000c26:	77fb      	strb	r3, [r7, #31]

  if (sf >= 11 && bandwidth == LORA_BANDWIDTH_125_KHZ) {
 8000c28:	7bfb      	ldrb	r3, [r7, #15]
 8000c2a:	2b0a      	cmp	r3, #10
 8000c2c:	d908      	bls.n	8000c40 <set_low_data_rate_optimization+0x4c>
 8000c2e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000c32:	1fd1      	subs	r1, r2, #7
 8000c34:	430b      	orrs	r3, r1
 8000c36:	d103      	bne.n	8000c40 <set_low_data_rate_optimization+0x4c>
    mc3 |= MC3_MOBILE_NODE;
 8000c38:	7ffb      	ldrb	r3, [r7, #31]
 8000c3a:	f043 0308 	orr.w	r3, r3, #8
 8000c3e:	77fb      	strb	r3, [r7, #31]
  }

  write_register(lora, REG_MODEM_CONFIG_3, mc3);
 8000c40:	7ffb      	ldrb	r3, [r7, #31]
 8000c42:	461a      	mov	r2, r3
 8000c44:	2126      	movs	r1, #38	; 0x26
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f7ff ff15 	bl	8000a76 <write_register>
}
 8000c4c:	bf00      	nop
 8000c4e:	3720      	adds	r7, #32
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bdb0      	pop	{r4, r5, r7, pc}

08000c54 <lora_mode_sleep>:

void lora_mode_sleep(lora_sx1276 *lora)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_SLEEP);
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	6878      	ldr	r0, [r7, #4]
 8000c60:	f7ff ff7f 	bl	8000b62 <set_mode>
}
 8000c64:	bf00      	nop
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <lora_mode_standby>:

  set_mode(lora, OPMODE_RX_SINGLE);
}

void lora_mode_standby(lora_sx1276 *lora)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_STDBY);
 8000c74:	2101      	movs	r1, #1
 8000c76:	6878      	ldr	r0, [r7, #4]
 8000c78:	f7ff ff73 	bl	8000b62 <set_mode>
}
 8000c7c:	bf00      	nop
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <lora_set_explicit_header_mode>:
  mc1 |= MC1_IMPLICIT_HEADER_MODE;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_explicit_header_mode(lora_sx1276 *lora)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 8000c8c:	211d      	movs	r1, #29
 8000c8e:	6878      	ldr	r0, [r7, #4]
 8000c90:	f7ff feba 	bl	8000a08 <read_register>
 8000c94:	4603      	mov	r3, r0
 8000c96:	73fb      	strb	r3, [r7, #15]
  mc1 &= ~MC1_IMPLICIT_HEADER_MODE;
 8000c98:	7bfb      	ldrb	r3, [r7, #15]
 8000c9a:	f023 0301 	bic.w	r3, r3, #1
 8000c9e:	73fb      	strb	r3, [r7, #15]
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
 8000ca0:	7bfb      	ldrb	r3, [r7, #15]
 8000ca2:	461a      	mov	r2, r3
 8000ca4:	211d      	movs	r1, #29
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f7ff fee5 	bl	8000a76 <write_register>
}
 8000cac:	bf00      	nop
 8000cae:	3710      	adds	r7, #16
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <lora_set_tx_power>:

void lora_set_tx_power(lora_sx1276 *lora, uint8_t level)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	460b      	mov	r3, r1
 8000cbe:	70fb      	strb	r3, [r7, #3]
  assert_param(lora);

  if (lora->pa_mode == LORA_PA_OUTPUT_RFO) {
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	691b      	ldr	r3, [r3, #16]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d10e      	bne.n	8000ce6 <lora_set_tx_power+0x32>
    // RFO pin
    assert_param(level <= 15);
    if (level > 15) {
 8000cc8:	78fb      	ldrb	r3, [r7, #3]
 8000cca:	2b0f      	cmp	r3, #15
 8000ccc:	d901      	bls.n	8000cd2 <lora_set_tx_power+0x1e>
      level = 15;
 8000cce:	230f      	movs	r3, #15
 8000cd0:	70fb      	strb	r3, [r7, #3]
    }
    // 7 bit -> PaSelect: 0 for RFO    --- = 0x70
    // 6-4 bits -> MaxPower (select all) --^
    // 3-0 bits -> Output power, dB (max 15)
    write_register(lora, REG_PA_CONFIG, 0x70 | level);
 8000cd2:	78fb      	ldrb	r3, [r7, #3]
 8000cd4:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	461a      	mov	r2, r3
 8000cdc:	2109      	movs	r1, #9
 8000cde:	6878      	ldr	r0, [r7, #4]
 8000ce0:	f7ff fec9 	bl	8000a76 <write_register>
    // Minimum power level is 2 which is 0 for chip
    level -= 2;
    // 7 bit -> PaSelect: 1 for PA_BOOST
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
  }
}
 8000ce4:	e02e      	b.n	8000d44 <lora_set_tx_power+0x90>
    if (level > 20) {
 8000ce6:	78fb      	ldrb	r3, [r7, #3]
 8000ce8:	2b14      	cmp	r3, #20
 8000cea:	d901      	bls.n	8000cf0 <lora_set_tx_power+0x3c>
      level = 20;
 8000cec:	2314      	movs	r3, #20
 8000cee:	70fb      	strb	r3, [r7, #3]
    if (level < 2) {
 8000cf0:	78fb      	ldrb	r3, [r7, #3]
 8000cf2:	2b01      	cmp	r3, #1
 8000cf4:	d801      	bhi.n	8000cfa <lora_set_tx_power+0x46>
      level = 2;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	70fb      	strb	r3, [r7, #3]
    if (level > 17) {
 8000cfa:	78fb      	ldrb	r3, [r7, #3]
 8000cfc:	2b11      	cmp	r3, #17
 8000cfe:	d90c      	bls.n	8000d1a <lora_set_tx_power+0x66>
      level -= 3;
 8000d00:	78fb      	ldrb	r3, [r7, #3]
 8000d02:	3b03      	subs	r3, #3
 8000d04:	70fb      	strb	r3, [r7, #3]
      write_register(lora, REG_PA_DAC, PA_DAC_HIGH_POWER);
 8000d06:	2287      	movs	r2, #135	; 0x87
 8000d08:	214d      	movs	r1, #77	; 0x4d
 8000d0a:	6878      	ldr	r0, [r7, #4]
 8000d0c:	f7ff feb3 	bl	8000a76 <write_register>
      set_OCP(lora, 140);
 8000d10:	218c      	movs	r1, #140	; 0x8c
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	f7ff ff38 	bl	8000b88 <set_OCP>
 8000d18:	e008      	b.n	8000d2c <lora_set_tx_power+0x78>
      write_register(lora, REG_PA_DAC, PA_DAC_HALF_POWER);
 8000d1a:	2284      	movs	r2, #132	; 0x84
 8000d1c:	214d      	movs	r1, #77	; 0x4d
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f7ff fea9 	bl	8000a76 <write_register>
      set_OCP(lora, 97);
 8000d24:	2161      	movs	r1, #97	; 0x61
 8000d26:	6878      	ldr	r0, [r7, #4]
 8000d28:	f7ff ff2e 	bl	8000b88 <set_OCP>
    level -= 2;
 8000d2c:	78fb      	ldrb	r3, [r7, #3]
 8000d2e:	3b02      	subs	r3, #2
 8000d30:	70fb      	strb	r3, [r7, #3]
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
 8000d32:	78fb      	ldrb	r3, [r7, #3]
 8000d34:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	2109      	movs	r1, #9
 8000d3e:	6878      	ldr	r0, [r7, #4]
 8000d40:	f7ff fe99 	bl	8000a76 <write_register>
}
 8000d44:	bf00      	nop
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <lora_set_frequency>:

void lora_set_frequency(lora_sx1276 *lora, uint64_t freq)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b086      	sub	sp, #24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	60f8      	str	r0, [r7, #12]
 8000d54:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(lora);

  // From datasheet: FREQ = (FRF * 32 Mhz) / (2 ^ 19)
  uint64_t frf = (freq << 19) / (32 * MHZ);
 8000d58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000d5c:	f04f 0000 	mov.w	r0, #0
 8000d60:	f04f 0100 	mov.w	r1, #0
 8000d64:	04d9      	lsls	r1, r3, #19
 8000d66:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 8000d6a:	04d0      	lsls	r0, r2, #19
 8000d6c:	4a19      	ldr	r2, [pc, #100]	; (8000dd4 <lora_set_frequency+0x88>)
 8000d6e:	f04f 0300 	mov.w	r3, #0
 8000d72:	f7ff fa2d 	bl	80001d0 <__aeabi_uldivmod>
 8000d76:	4602      	mov	r2, r0
 8000d78:	460b      	mov	r3, r1
 8000d7a:	e9c7 2304 	strd	r2, r3, [r7, #16]

  write_register(lora, REG_FRF_MSB, frf >> 16);
 8000d7e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000d82:	f04f 0200 	mov.w	r2, #0
 8000d86:	f04f 0300 	mov.w	r3, #0
 8000d8a:	0c02      	lsrs	r2, r0, #16
 8000d8c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d90:	0c0b      	lsrs	r3, r1, #16
 8000d92:	b2d3      	uxtb	r3, r2
 8000d94:	461a      	mov	r2, r3
 8000d96:	2106      	movs	r1, #6
 8000d98:	68f8      	ldr	r0, [r7, #12]
 8000d9a:	f7ff fe6c 	bl	8000a76 <write_register>
  write_register(lora, REG_FRF_MID, (frf & 0xff00) >> 8);
 8000d9e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000da2:	f04f 0200 	mov.w	r2, #0
 8000da6:	f04f 0300 	mov.w	r3, #0
 8000daa:	0a02      	lsrs	r2, r0, #8
 8000dac:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000db0:	0a0b      	lsrs	r3, r1, #8
 8000db2:	b2d3      	uxtb	r3, r2
 8000db4:	461a      	mov	r2, r3
 8000db6:	2107      	movs	r1, #7
 8000db8:	68f8      	ldr	r0, [r7, #12]
 8000dba:	f7ff fe5c 	bl	8000a76 <write_register>
  write_register(lora, REG_FRF_LSB, frf & 0xff);
 8000dbe:	7c3b      	ldrb	r3, [r7, #16]
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	2108      	movs	r1, #8
 8000dc4:	68f8      	ldr	r0, [r7, #12]
 8000dc6:	f7ff fe56 	bl	8000a76 <write_register>
}
 8000dca:	bf00      	nop
 8000dcc:	3718      	adds	r7, #24
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	01e84800 	.word	0x01e84800

08000dd8 <lora_set_signal_bandwidth>:

  return snr / 5;
}

void lora_set_signal_bandwidth(lora_sx1276 *lora, uint64_t bw)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	60f8      	str	r0, [r7, #12]
 8000de0:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(lora && bw < LORA_BW_LAST);

  // REG_MODEM_CONFIG_1 has 2 more parameters:
  // Coding rate / Header mode, so read them before set bandwidth
  uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 8000de4:	211d      	movs	r1, #29
 8000de6:	68f8      	ldr	r0, [r7, #12]
 8000de8:	f7ff fe0e 	bl	8000a08 <read_register>
 8000dec:	4603      	mov	r3, r0
 8000dee:	75fb      	strb	r3, [r7, #23]
  // Signal bandwidth uses 4-7 bits of config
  mc1 = (mc1 & 0x0F) | bw << 4;
 8000df0:	7dfb      	ldrb	r3, [r7, #23]
 8000df2:	f003 030f 	and.w	r3, r3, #15
 8000df6:	b2da      	uxtb	r2, r3
 8000df8:	783b      	ldrb	r3, [r7, #0]
 8000dfa:	011b      	lsls	r3, r3, #4
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	75fb      	strb	r3, [r7, #23]
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
 8000e02:	7dfb      	ldrb	r3, [r7, #23]
 8000e04:	461a      	mov	r2, r3
 8000e06:	211d      	movs	r1, #29
 8000e08:	68f8      	ldr	r0, [r7, #12]
 8000e0a:	f7ff fe34 	bl	8000a76 <write_register>

  set_low_data_rate_optimization(lora);
 8000e0e:	68f8      	ldr	r0, [r7, #12]
 8000e10:	f7ff fef0 	bl	8000bf4 <set_low_data_rate_optimization>
}
 8000e14:	bf00      	nop
 8000e16:	3718      	adds	r7, #24
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <lora_set_spreading_factor>:

void lora_set_spreading_factor(lora_sx1276 *lora, uint8_t sf)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	460b      	mov	r3, r1
 8000e26:	70fb      	strb	r3, [r7, #3]
  assert_param(lora && sf <= 12 && sf >=6);

  if (sf < 6) {
 8000e28:	78fb      	ldrb	r3, [r7, #3]
 8000e2a:	2b05      	cmp	r3, #5
 8000e2c:	d802      	bhi.n	8000e34 <lora_set_spreading_factor+0x18>
    sf = 6;
 8000e2e:	2306      	movs	r3, #6
 8000e30:	70fb      	strb	r3, [r7, #3]
 8000e32:	e004      	b.n	8000e3e <lora_set_spreading_factor+0x22>
  } else if (sf > 12) {
 8000e34:	78fb      	ldrb	r3, [r7, #3]
 8000e36:	2b0c      	cmp	r3, #12
 8000e38:	d901      	bls.n	8000e3e <lora_set_spreading_factor+0x22>
    sf = 12;
 8000e3a:	230c      	movs	r3, #12
 8000e3c:	70fb      	strb	r3, [r7, #3]
  }

  if (sf == 6) {
 8000e3e:	78fb      	ldrb	r3, [r7, #3]
 8000e40:	2b06      	cmp	r3, #6
 8000e42:	d10a      	bne.n	8000e5a <lora_set_spreading_factor+0x3e>
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc5);
 8000e44:	22c5      	movs	r2, #197	; 0xc5
 8000e46:	2131      	movs	r1, #49	; 0x31
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f7ff fe14 	bl	8000a76 <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0c);
 8000e4e:	220c      	movs	r2, #12
 8000e50:	2137      	movs	r1, #55	; 0x37
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	f7ff fe0f 	bl	8000a76 <write_register>
 8000e58:	e009      	b.n	8000e6e <lora_set_spreading_factor+0x52>
  } else {
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc3);
 8000e5a:	22c3      	movs	r2, #195	; 0xc3
 8000e5c:	2131      	movs	r1, #49	; 0x31
 8000e5e:	6878      	ldr	r0, [r7, #4]
 8000e60:	f7ff fe09 	bl	8000a76 <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0a);
 8000e64:	220a      	movs	r2, #10
 8000e66:	2137      	movs	r1, #55	; 0x37
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f7ff fe04 	bl	8000a76 <write_register>
  }
  // Set new spread factor
  uint8_t mc2 = read_register(lora, REG_MODEM_CONFIG_2);
 8000e6e:	211e      	movs	r1, #30
 8000e70:	6878      	ldr	r0, [r7, #4]
 8000e72:	f7ff fdc9 	bl	8000a08 <read_register>
 8000e76:	4603      	mov	r3, r0
 8000e78:	73fb      	strb	r3, [r7, #15]
  mc2 = (mc2 & 0x0F) | (sf << 4);
 8000e7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e7e:	f003 030f 	and.w	r3, r3, #15
 8000e82:	b25a      	sxtb	r2, r3
 8000e84:	78fb      	ldrb	r3, [r7, #3]
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	b25b      	sxtb	r3, r3
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	b25b      	sxtb	r3, r3
 8000e8e:	73fb      	strb	r3, [r7, #15]
  // uint8_t new_config = (current_config & 0x0f) | ((sf << 4) & 0xf0);
  write_register(lora, REG_MODEM_CONFIG_2, mc2);
 8000e90:	7bfb      	ldrb	r3, [r7, #15]
 8000e92:	461a      	mov	r2, r3
 8000e94:	211e      	movs	r1, #30
 8000e96:	6878      	ldr	r0, [r7, #4]
 8000e98:	f7ff fded 	bl	8000a76 <write_register>

  set_low_data_rate_optimization(lora);
 8000e9c:	6878      	ldr	r0, [r7, #4]
 8000e9e:	f7ff fea9 	bl	8000bf4 <set_low_data_rate_optimization>
}
 8000ea2:	bf00      	nop
 8000ea4:	3710      	adds	r7, #16
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <lora_set_crc>:

void lora_set_crc(lora_sx1276 *lora, uint8_t enable)
{
 8000eaa:	b580      	push	{r7, lr}
 8000eac:	b084      	sub	sp, #16
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	6078      	str	r0, [r7, #4]
 8000eb2:	460b      	mov	r3, r1
 8000eb4:	70fb      	strb	r3, [r7, #3]
  assert_param(lora);

  uint8_t mc2 = read_register(lora, REG_MODEM_CONFIG_2);
 8000eb6:	211e      	movs	r1, #30
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f7ff fda5 	bl	8000a08 <read_register>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	73fb      	strb	r3, [r7, #15]

  if (enable) {
 8000ec2:	78fb      	ldrb	r3, [r7, #3]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d004      	beq.n	8000ed2 <lora_set_crc+0x28>
    mc2 |= MC2_CRC_ON;
 8000ec8:	7bfb      	ldrb	r3, [r7, #15]
 8000eca:	f043 0304 	orr.w	r3, r3, #4
 8000ece:	73fb      	strb	r3, [r7, #15]
 8000ed0:	e003      	b.n	8000eda <lora_set_crc+0x30>
  } else {
    mc2 &= ~MC2_CRC_ON;
 8000ed2:	7bfb      	ldrb	r3, [r7, #15]
 8000ed4:	f023 0304 	bic.w	r3, r3, #4
 8000ed8:	73fb      	strb	r3, [r7, #15]
  }

  write_register(lora, REG_MODEM_CONFIG_2, mc2);
 8000eda:	7bfb      	ldrb	r3, [r7, #15]
 8000edc:	461a      	mov	r2, r3
 8000ede:	211e      	movs	r1, #30
 8000ee0:	6878      	ldr	r0, [r7, #4]
 8000ee2:	f7ff fdc8 	bl	8000a76 <write_register>
}
 8000ee6:	bf00      	nop
 8000ee8:	3710      	adds	r7, #16
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}

08000eee <lora_set_coding_rate>:

void lora_set_coding_rate(lora_sx1276 *lora, uint8_t rate)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	b084      	sub	sp, #16
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	6078      	str	r0, [r7, #4]
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	70fb      	strb	r3, [r7, #3]
  assert_param(lora);

  uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 8000efa:	211d      	movs	r1, #29
 8000efc:	6878      	ldr	r0, [r7, #4]
 8000efe:	f7ff fd83 	bl	8000a08 <read_register>
 8000f02:	4603      	mov	r3, r0
 8000f04:	73fb      	strb	r3, [r7, #15]

  // coding rate bits are 1-3 in modem config 1 register
  mc1 |= rate << 1;
 8000f06:	78fb      	ldrb	r3, [r7, #3]
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	b25a      	sxtb	r2, r3
 8000f0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f10:	4313      	orrs	r3, r2
 8000f12:	b25b      	sxtb	r3, r3
 8000f14:	73fb      	strb	r3, [r7, #15]
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
 8000f16:	7bfb      	ldrb	r3, [r7, #15]
 8000f18:	461a      	mov	r2, r3
 8000f1a:	211d      	movs	r1, #29
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f7ff fdaa 	bl	8000a76 <write_register>
}
 8000f22:	bf00      	nop
 8000f24:	3710      	adds	r7, #16
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <lora_set_preamble_length>:

void lora_set_preamble_length(lora_sx1276 *lora, uint16_t len)
{
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b082      	sub	sp, #8
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
 8000f32:	460b      	mov	r3, r1
 8000f34:	807b      	strh	r3, [r7, #2]
  assert_param(lora);

  write_register(lora, REG_PREAMBLE_MSB, len >> 8);
 8000f36:	887b      	ldrh	r3, [r7, #2]
 8000f38:	0a1b      	lsrs	r3, r3, #8
 8000f3a:	b29b      	uxth	r3, r3
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	461a      	mov	r2, r3
 8000f40:	2120      	movs	r1, #32
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f7ff fd97 	bl	8000a76 <write_register>
  write_register(lora, REG_PREAMBLE_LSB, len & 0xf);
 8000f48:	887b      	ldrh	r3, [r7, #2]
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	f003 030f 	and.w	r3, r3, #15
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	461a      	mov	r2, r3
 8000f54:	2121      	movs	r1, #33	; 0x21
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f7ff fd8d 	bl	8000a76 <write_register>
}
 8000f5c:	bf00      	nop
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <lora_version>:

uint8_t lora_version(lora_sx1276 *lora)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  return read_register(lora, REG_VERSION);
 8000f6c:	2142      	movs	r1, #66	; 0x42
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f7ff fd4a 	bl	8000a08 <read_register>
 8000f74:	4603      	mov	r3, r0
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}

08000f7e <lora_is_transmitting>:

uint8_t lora_is_transmitting(lora_sx1276 *lora)
{
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b084      	sub	sp, #16
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t opmode = read_register(lora, REG_OP_MODE);
 8000f86:	2101      	movs	r1, #1
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f7ff fd3d 	bl	8000a08 <read_register>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	73fb      	strb	r3, [r7, #15]

  return (opmode & OPMODE_TX) == OPMODE_TX ? LORA_BUSY : LORA_OK;
 8000f92:	7bfb      	ldrb	r3, [r7, #15]
 8000f94:	f003 0303 	and.w	r3, r3, #3
 8000f98:	2b03      	cmp	r3, #3
 8000f9a:	d101      	bne.n	8000fa0 <lora_is_transmitting+0x22>
 8000f9c:	2305      	movs	r3, #5
 8000f9e:	e000      	b.n	8000fa2 <lora_is_transmitting+0x24>
 8000fa0:	2300      	movs	r3, #0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3710      	adds	r7, #16
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}

08000faa <lora_send_packet_base>:

static uint8_t lora_send_packet_base(lora_sx1276 *lora, uint8_t *data, uint8_t data_len, uint8_t mode)
{
 8000faa:	b580      	push	{r7, lr}
 8000fac:	b084      	sub	sp, #16
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	60f8      	str	r0, [r7, #12]
 8000fb2:	60b9      	str	r1, [r7, #8]
 8000fb4:	4611      	mov	r1, r2
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	460b      	mov	r3, r1
 8000fba:	71fb      	strb	r3, [r7, #7]
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	71bb      	strb	r3, [r7, #6]
  assert_param(lora && data && data_len > 0);

  if (lora_is_transmitting(lora)) {
 8000fc0:	68f8      	ldr	r0, [r7, #12]
 8000fc2:	f7ff ffdc 	bl	8000f7e <lora_is_transmitting>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <lora_send_packet_base+0x26>
    return LORA_BUSY;
 8000fcc:	2305      	movs	r3, #5
 8000fce:	e02a      	b.n	8001026 <lora_send_packet_base+0x7c>
  }

  // Wakeup radio because of FIFO is only available in STANDBY mode
  set_mode(lora, OPMODE_STDBY);
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	68f8      	ldr	r0, [r7, #12]
 8000fd4:	f7ff fdc5 	bl	8000b62 <set_mode>

  // Clear TX IRQ flag, to be sure
  lora_clear_interrupt_tx_done(lora);
 8000fd8:	68f8      	ldr	r0, [r7, #12]
 8000fda:	f000 f854 	bl	8001086 <lora_clear_interrupt_tx_done>

  // Set FIFO pointer to the beginning of the buffer
  write_register(lora, REG_FIFO_ADDR_PTR, lora->tx_base_addr);
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	7d1b      	ldrb	r3, [r3, #20]
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	210d      	movs	r1, #13
 8000fe6:	68f8      	ldr	r0, [r7, #12]
 8000fe8:	f7ff fd45 	bl	8000a76 <write_register>
  write_register(lora, REG_FIFO_TX_BASE_ADDR, lora->tx_base_addr);
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	7d1b      	ldrb	r3, [r3, #20]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	210e      	movs	r1, #14
 8000ff4:	68f8      	ldr	r0, [r7, #12]
 8000ff6:	f7ff fd3e 	bl	8000a76 <write_register>
  write_register(lora, REG_PAYLOAD_LENGTH, data_len);
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	2122      	movs	r1, #34	; 0x22
 8001000:	68f8      	ldr	r0, [r7, #12]
 8001002:	f7ff fd38 	bl	8000a76 <write_register>

  // Copy packet into radio FIFO
  write_fifo(lora, data, data_len, mode);
 8001006:	79bb      	ldrb	r3, [r7, #6]
 8001008:	79fa      	ldrb	r2, [r7, #7]
 800100a:	68b9      	ldr	r1, [r7, #8]
 800100c:	68f8      	ldr	r0, [r7, #12]
 800100e:	f7ff fd66 	bl	8000ade <write_fifo>
  if (mode == TRANSFER_MODE_DMA) {
 8001012:	79bb      	ldrb	r3, [r7, #6]
 8001014:	2b01      	cmp	r3, #1
 8001016:	d101      	bne.n	800101c <lora_send_packet_base+0x72>
    return LORA_OK;
 8001018:	2300      	movs	r3, #0
 800101a:	e004      	b.n	8001026 <lora_send_packet_base+0x7c>
  }

  // Put radio in TX mode - packet will be transmitted ASAP
  set_mode(lora, OPMODE_TX);
 800101c:	2103      	movs	r1, #3
 800101e:	68f8      	ldr	r0, [r7, #12]
 8001020:	f7ff fd9f 	bl	8000b62 <set_mode>
  return LORA_OK;
 8001024:	2300      	movs	r3, #0
}
 8001026:	4618      	mov	r0, r3
 8001028:	3710      	adds	r7, #16
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <lora_send_packet>:

uint8_t lora_send_packet(lora_sx1276 *lora, uint8_t *data, uint8_t data_len)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b084      	sub	sp, #16
 8001032:	af00      	add	r7, sp, #0
 8001034:	60f8      	str	r0, [r7, #12]
 8001036:	60b9      	str	r1, [r7, #8]
 8001038:	4613      	mov	r3, r2
 800103a:	71fb      	strb	r3, [r7, #7]
  return lora_send_packet_base(lora, data, data_len, TRANSFER_MODE_BLOCKING);
 800103c:	79fa      	ldrb	r2, [r7, #7]
 800103e:	2302      	movs	r3, #2
 8001040:	68b9      	ldr	r1, [r7, #8]
 8001042:	68f8      	ldr	r0, [r7, #12]
 8001044:	f7ff ffb1 	bl	8000faa <lora_send_packet_base>
 8001048:	4603      	mov	r3, r0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <lora_enable_interrupt_rx_done>:

  return lora_receive_packet(lora, buffer, buffer_len, error);
}

void lora_enable_interrupt_rx_done(lora_sx1276 *lora)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	b082      	sub	sp, #8
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
  // Table 63 DIO Mapping LoRaTM Mode:
  // 00 -> (DIO0 rx_done)
  // DIO0 uses 6-7 bits of DIO_MAPPING_1
  write_register(lora, REG_DIO_MAPPING_1, 0x00);
 800105a:	2200      	movs	r2, #0
 800105c:	2140      	movs	r1, #64	; 0x40
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f7ff fd09 	bl	8000a76 <write_register>
}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <lora_enable_interrupt_tx_done>:

void lora_enable_interrupt_tx_done(lora_sx1276 *lora)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  // Table 63 DIO Mapping LoRaTM Mode:
  // 01 -> (DIO0 tx_done)
  // DIO0 uses 6-7 bits of DIO_MAPPING_1
  write_register(lora, REG_DIO_MAPPING_1, 0x40);
 8001074:	2240      	movs	r2, #64	; 0x40
 8001076:	2140      	movs	r1, #64	; 0x40
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff fcfc 	bl	8000a76 <write_register>
}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}

08001086 <lora_clear_interrupt_tx_done>:

void lora_clear_interrupt_tx_done(lora_sx1276 *lora)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b082      	sub	sp, #8
 800108a:	af00      	add	r7, sp, #0
 800108c:	6078      	str	r0, [r7, #4]
  write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_TX_DONE);
 800108e:	2208      	movs	r2, #8
 8001090:	2112      	movs	r1, #18
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f7ff fcef 	bl	8000a76 <write_register>
}
 8001098:	bf00      	nop
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <lora_init>:
	HAL_Delay(100);
}

uint8_t lora_init(lora_sx1276 *lora, SPI_HandleTypeDef *spi, GPIO_TypeDef *nss_port,
    uint16_t nss_pin, GPIO_TypeDef *reset_port, uint16_t reset_pin,  uint64_t freq, uint8_t dev_add)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b086      	sub	sp, #24
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	60f8      	str	r0, [r7, #12]
 80010a8:	60b9      	str	r1, [r7, #8]
 80010aa:	607a      	str	r2, [r7, #4]
 80010ac:	807b      	strh	r3, [r7, #2]
  assert_param(lora && spi);

  // Init params with default values
  lora->spi = spi;
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	68ba      	ldr	r2, [r7, #8]
 80010b2:	601a      	str	r2, [r3, #0]
  lora->nss_port = nss_port;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	605a      	str	r2, [r3, #4]
  lora->nss_pin = nss_pin;
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	887a      	ldrh	r2, [r7, #2]
 80010be:	82da      	strh	r2, [r3, #22]
  lora->frequency = freq;
 80010c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	60da      	str	r2, [r3, #12]
  lora->pa_mode = LORA_PA_OUTPUT_PA_BOOST;
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	2201      	movs	r2, #1
 80010ca:	611a      	str	r2, [r3, #16]
  lora->tx_base_addr = LORA_DEFAULT_TX_ADDR;
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	2200      	movs	r2, #0
 80010d0:	751a      	strb	r2, [r3, #20]
  lora->rx_base_addr = LORA_DEFAULT_RX_ADDR;
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	2200      	movs	r2, #0
 80010d6:	755a      	strb	r2, [r3, #21]
  lora->spi_timeout = LORA_DEFAULT_SPI_TIMEOUT;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010de:	609a      	str	r2, [r3, #8]

  lora->reset_port = reset_port;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	6a3a      	ldr	r2, [r7, #32]
 80010e4:	619a      	str	r2, [r3, #24]
  lora->reset_pin = reset_pin;
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80010ea:	839a      	strh	r2, [r3, #28]

  // Check version
  uint8_t ver = lora_version(lora);
 80010ec:	68f8      	ldr	r0, [r7, #12]
 80010ee:	f7ff ff39 	bl	8000f64 <lora_version>
 80010f2:	4603      	mov	r3, r0
 80010f4:	75fb      	strb	r3, [r7, #23]
  if (ver != LORA_COMPATIBLE_VERSION) {
 80010f6:	7dfb      	ldrb	r3, [r7, #23]
 80010f8:	2b12      	cmp	r3, #18
 80010fa:	d001      	beq.n	8001100 <lora_init+0x60>
    DEBUGF("Got wrong radio version 0x%x, expected 0x12", ver);
    return LORA_ERROR;
 80010fc:	2304      	movs	r3, #4
 80010fe:	e031      	b.n	8001164 <lora_init+0xc4>
  }

  // Modem parameters (freq, mode, etc) must be done in SLEEP mode.
  lora_mode_sleep(lora);
 8001100:	68f8      	ldr	r0, [r7, #12]
 8001102:	f7ff fda7 	bl	8000c54 <lora_mode_sleep>
  // Enable LoRa mode (since it can be switched on only in sleep)
  lora_mode_sleep(lora);
 8001106:	68f8      	ldr	r0, [r7, #12]
 8001108:	f7ff fda4 	bl	8000c54 <lora_mode_sleep>

  // Set frequency
  lora_set_frequency(lora, freq);
 800110c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001110:	68f8      	ldr	r0, [r7, #12]
 8001112:	f7ff fe1b 	bl	8000d4c <lora_set_frequency>
  lora_set_spreading_factor(lora, LORA_DEFAULT_SF);
 8001116:	2107      	movs	r1, #7
 8001118:	68f8      	ldr	r0, [r7, #12]
 800111a:	f7ff fe7f 	bl	8000e1c <lora_set_spreading_factor>
  lora_set_preamble_length(lora, LORA_DEFAULT_PREAMBLE_LEN);
 800111e:	210a      	movs	r1, #10
 8001120:	68f8      	ldr	r0, [r7, #12]
 8001122:	f7ff ff02 	bl	8000f2a <lora_set_preamble_length>
  // By default - explicit header mode
  lora_set_explicit_header_mode(lora);
 8001126:	68f8      	ldr	r0, [r7, #12]
 8001128:	f7ff fdac 	bl	8000c84 <lora_set_explicit_header_mode>
  // Set LNA boost
  uint8_t current_lna = read_register(lora, REG_LNA);
 800112c:	210c      	movs	r1, #12
 800112e:	68f8      	ldr	r0, [r7, #12]
 8001130:	f7ff fc6a 	bl	8000a08 <read_register>
 8001134:	4603      	mov	r3, r0
 8001136:	75bb      	strb	r3, [r7, #22]
  write_register(lora, REG_LNA,  current_lna | 0x03);
 8001138:	7dbb      	ldrb	r3, [r7, #22]
 800113a:	f043 0303 	orr.w	r3, r3, #3
 800113e:	b2db      	uxtb	r3, r3
 8001140:	461a      	mov	r2, r3
 8001142:	210c      	movs	r1, #12
 8001144:	68f8      	ldr	r0, [r7, #12]
 8001146:	f7ff fc96 	bl	8000a76 <write_register>
  // Set auto AGC
  write_register(lora, REG_MODEM_CONFIG_3, 0x04);
 800114a:	2204      	movs	r2, #4
 800114c:	2126      	movs	r1, #38	; 0x26
 800114e:	68f8      	ldr	r0, [r7, #12]
 8001150:	f7ff fc91 	bl	8000a76 <write_register>
  // Set default output power
  lora_set_tx_power(lora, LORA_DEFAULT_TX_POWER);
 8001154:	2111      	movs	r1, #17
 8001156:	68f8      	ldr	r0, [r7, #12]
 8001158:	f7ff fdac 	bl	8000cb4 <lora_set_tx_power>
  // Set default mode
  lora_mode_standby(lora);
 800115c:	68f8      	ldr	r0, [r7, #12]
 800115e:	f7ff fd85 	bl	8000c6c <lora_mode_standby>

  return LORA_OK;
 8001162:	2300      	movs	r3, #0
}
 8001164:	4618      	mov	r0, r3
 8001166:	3718      	adds	r7, #24
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <bmp280_init_default_params>:

BMP280_HandleTypedef bmp280;

Altimeter_Data altimeter_data;

void bmp280_init_default_params(bmp280_params_t *params) {
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2203      	movs	r2, #3
 8001178:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_OFF;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2200      	movs	r2, #0
 800117e:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_STANDARD;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2203      	movs	r2, #3
 8001184:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_STANDARD;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2203      	movs	r2, #3
 800118a:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2203      	movs	r2, #3
 8001190:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_250;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2203      	movs	r2, #3
 8001196:	715a      	strb	r2, [r3, #5]
}
 8001198:	bf00      	nop
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08a      	sub	sp, #40	; 0x28
 80011a8:	af04      	add	r7, sp, #16
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	460b      	mov	r3, r1
 80011ae:	607a      	str	r2, [r7, #4]
 80011b0:	72fb      	strb	r3, [r7, #11]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	82fb      	strh	r3, [r7, #22]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80011be:	7afb      	ldrb	r3, [r7, #11]
 80011c0:	b29a      	uxth	r2, r3
 80011c2:	8af9      	ldrh	r1, [r7, #22]
 80011c4:	f241 3388 	movw	r3, #5000	; 0x1388
 80011c8:	9302      	str	r3, [sp, #8]
 80011ca:	2302      	movs	r3, #2
 80011cc:	9301      	str	r3, [sp, #4]
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	2301      	movs	r3, #1
 80011d6:	f001 ffd3 	bl	8003180 <HAL_I2C_Mem_Read>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d10b      	bne.n	80011f8 <read_register16+0x54>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 80011e0:	7d7b      	ldrb	r3, [r7, #21]
 80011e2:	021b      	lsls	r3, r3, #8
 80011e4:	b21a      	sxth	r2, r3
 80011e6:	7d3b      	ldrb	r3, [r7, #20]
 80011e8:	b21b      	sxth	r3, r3
 80011ea:	4313      	orrs	r3, r2
 80011ec:	b21b      	sxth	r3, r3
 80011ee:	b29a      	uxth	r2, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	801a      	strh	r2, [r3, #0]
		return true;
 80011f4:	2301      	movs	r3, #1
 80011f6:	e000      	b.n	80011fa <read_register16+0x56>
	} else
		return false;
 80011f8:	2300      	movs	r3, #0

}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3718      	adds	r7, #24
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}

08001202 <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 8001202:	b590      	push	{r4, r7, lr}
 8001204:	b08b      	sub	sp, #44	; 0x2c
 8001206:	af04      	add	r7, sp, #16
 8001208:	60f8      	str	r0, [r7, #12]
 800120a:	607a      	str	r2, [r7, #4]
 800120c:	461a      	mov	r2, r3
 800120e:	460b      	mov	r3, r1
 8001210:	72fb      	strb	r3, [r7, #11]
 8001212:	4613      	mov	r3, r2
 8001214:	72bb      	strb	r3, [r7, #10]
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	82fb      	strh	r3, [r7, #22]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001222:	7afb      	ldrb	r3, [r7, #11]
 8001224:	b29a      	uxth	r2, r3
 8001226:	7abb      	ldrb	r3, [r7, #10]
 8001228:	b29b      	uxth	r3, r3
 800122a:	8af9      	ldrh	r1, [r7, #22]
 800122c:	f241 3488 	movw	r4, #5000	; 0x1388
 8001230:	9402      	str	r4, [sp, #8]
 8001232:	9301      	str	r3, [sp, #4]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	9300      	str	r3, [sp, #0]
 8001238:	2301      	movs	r3, #1
 800123a:	f001 ffa1 	bl	8003180 <HAL_I2C_Mem_Read>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d101      	bne.n	8001248 <read_data+0x46>
		return 0;
 8001244:	2300      	movs	r3, #0
 8001246:	e000      	b.n	800124a <read_data+0x48>
	else
		return 1;
 8001248:	2301      	movs	r3, #1

}
 800124a:	4618      	mov	r0, r3
 800124c:	371c      	adds	r7, #28
 800124e:	46bd      	mov	sp, r7
 8001250:	bd90      	pop	{r4, r7, pc}

08001252 <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 8001252:	b580      	push	{r7, lr}
 8001254:	b082      	sub	sp, #8
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	461a      	mov	r2, r3
 800125e:	2188      	movs	r1, #136	; 0x88
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f7ff ff9f 	bl	80011a4 <read_register16>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d06f      	beq.n	800134c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	3302      	adds	r3, #2
 8001270:	461a      	mov	r2, r3
 8001272:	218a      	movs	r1, #138	; 0x8a
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f7ff ff95 	bl	80011a4 <read_register16>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d065      	beq.n	800134c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	3304      	adds	r3, #4
 8001284:	461a      	mov	r2, r3
 8001286:	218c      	movs	r1, #140	; 0x8c
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f7ff ff8b 	bl	80011a4 <read_register16>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d05b      	beq.n	800134c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	3306      	adds	r3, #6
 8001298:	461a      	mov	r2, r3
 800129a:	218e      	movs	r1, #142	; 0x8e
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7ff ff81 	bl	80011a4 <read_register16>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d051      	beq.n	800134c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	3308      	adds	r3, #8
 80012ac:	461a      	mov	r2, r3
 80012ae:	2190      	movs	r1, #144	; 0x90
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f7ff ff77 	bl	80011a4 <read_register16>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d047      	beq.n	800134c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	330a      	adds	r3, #10
 80012c0:	461a      	mov	r2, r3
 80012c2:	2192      	movs	r1, #146	; 0x92
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f7ff ff6d 	bl	80011a4 <read_register16>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d03d      	beq.n	800134c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	330c      	adds	r3, #12
 80012d4:	461a      	mov	r2, r3
 80012d6:	2194      	movs	r1, #148	; 0x94
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f7ff ff63 	bl	80011a4 <read_register16>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d033      	beq.n	800134c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	330e      	adds	r3, #14
 80012e8:	461a      	mov	r2, r3
 80012ea:	2196      	movs	r1, #150	; 0x96
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f7ff ff59 	bl	80011a4 <read_register16>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d029      	beq.n	800134c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	3310      	adds	r3, #16
 80012fc:	461a      	mov	r2, r3
 80012fe:	2198      	movs	r1, #152	; 0x98
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f7ff ff4f 	bl	80011a4 <read_register16>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d01f      	beq.n	800134c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3312      	adds	r3, #18
 8001310:	461a      	mov	r2, r3
 8001312:	219a      	movs	r1, #154	; 0x9a
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7ff ff45 	bl	80011a4 <read_register16>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d015      	beq.n	800134c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	3314      	adds	r3, #20
 8001324:	461a      	mov	r2, r3
 8001326:	219c      	movs	r1, #156	; 0x9c
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f7ff ff3b 	bl	80011a4 <read_register16>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d00b      	beq.n	800134c <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	3316      	adds	r3, #22
			&& read_register16(dev, 0x9e,
 8001338:	461a      	mov	r2, r3
 800133a:	219e      	movs	r1, #158	; 0x9e
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff ff31 	bl	80011a4 <read_register16>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <read_calibration_data+0xfa>

		return true;
 8001348:	2301      	movs	r3, #1
 800134a:	e000      	b.n	800134e <read_calibration_data+0xfc>
	}

	return false;
 800134c:	2300      	movs	r3, #0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 8001356:	b580      	push	{r7, lr}
 8001358:	b084      	sub	sp, #16
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f103 0218 	add.w	r2, r3, #24
 8001364:	2301      	movs	r3, #1
 8001366:	21a1      	movs	r1, #161	; 0xa1
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f7ff ff4a 	bl	8001202 <read_data>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d14b      	bne.n	800140c <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	331a      	adds	r3, #26
 8001378:	461a      	mov	r2, r3
 800137a:	21e1      	movs	r1, #225	; 0xe1
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff ff11 	bl	80011a4 <read_register16>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d041      	beq.n	800140c <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	f103 021c 	add.w	r2, r3, #28
 800138e:	2301      	movs	r3, #1
 8001390:	21e3      	movs	r1, #227	; 0xe3
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff ff35 	bl	8001202 <read_data>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d136      	bne.n	800140c <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe4, &h4)
 800139e:	f107 030e 	add.w	r3, r7, #14
 80013a2:	461a      	mov	r2, r3
 80013a4:	21e4      	movs	r1, #228	; 0xe4
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f7ff fefc 	bl	80011a4 <read_register16>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d02c      	beq.n	800140c <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe5, &h5)
 80013b2:	f107 030c 	add.w	r3, r7, #12
 80013b6:	461a      	mov	r2, r3
 80013b8:	21e5      	movs	r1, #229	; 0xe5
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f7ff fef2 	bl	80011a4 <read_register16>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d022      	beq.n	800140c <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f103 0222 	add.w	r2, r3, #34	; 0x22
 80013cc:	2301      	movs	r3, #1
 80013ce:	21e7      	movs	r1, #231	; 0xe7
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f7ff ff16 	bl	8001202 <read_data>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d117      	bne.n	800140c <read_hum_calibration_data+0xb6>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 80013dc:	89fb      	ldrh	r3, [r7, #14]
 80013de:	011b      	lsls	r3, r3, #4
 80013e0:	b21b      	sxth	r3, r3
 80013e2:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 80013e6:	b21a      	sxth	r2, r3
 80013e8:	89fb      	ldrh	r3, [r7, #14]
 80013ea:	121b      	asrs	r3, r3, #8
 80013ec:	b21b      	sxth	r3, r3
 80013ee:	f003 030f 	and.w	r3, r3, #15
 80013f2:	b21b      	sxth	r3, r3
 80013f4:	4313      	orrs	r3, r2
 80013f6:	b21a      	sxth	r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 80013fc:	89bb      	ldrh	r3, [r7, #12]
 80013fe:	091b      	lsrs	r3, r3, #4
 8001400:	b29b      	uxth	r3, r3
 8001402:	b21a      	sxth	r2, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	841a      	strh	r2, [r3, #32]

		return true;
 8001408:	2301      	movs	r3, #1
 800140a:	e000      	b.n	800140e <read_hum_calibration_data+0xb8>
	}

	return false;
 800140c:	2300      	movs	r3, #0
}
 800140e:	4618      	mov	r0, r3
 8001410:	3710      	adds	r7, #16
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}

08001416 <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 8001416:	b580      	push	{r7, lr}
 8001418:	b088      	sub	sp, #32
 800141a:	af04      	add	r7, sp, #16
 800141c:	6078      	str	r0, [r7, #4]
 800141e:	460b      	mov	r3, r1
 8001420:	70fb      	strb	r3, [r7, #3]
 8001422:	4613      	mov	r3, r2
 8001424:	70bb      	strb	r3, [r7, #2]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001432:	78fb      	ldrb	r3, [r7, #3]
 8001434:	b29a      	uxth	r2, r3
 8001436:	89f9      	ldrh	r1, [r7, #14]
 8001438:	f242 7310 	movw	r3, #10000	; 0x2710
 800143c:	9302      	str	r3, [sp, #8]
 800143e:	2301      	movs	r3, #1
 8001440:	9301      	str	r3, [sp, #4]
 8001442:	1cbb      	adds	r3, r7, #2
 8001444:	9300      	str	r3, [sp, #0]
 8001446:	2301      	movs	r3, #1
 8001448:	f001 fd86 	bl	8002f58 <HAL_I2C_Mem_Write>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d101      	bne.n	8001456 <write_register8+0x40>
		return false;
 8001452:	2300      	movs	r3, #0
 8001454:	e000      	b.n	8001458 <write_register8+0x42>
	else
		return true;
 8001456:	2301      	movs	r3, #1
}
 8001458:	4618      	mov	r0, r3
 800145a:	3710      	adds	r7, #16
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800146e:	2b76      	cmp	r3, #118	; 0x76
 8001470:	d005      	beq.n	800147e <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001476:	2b77      	cmp	r3, #119	; 0x77
 8001478:	d001      	beq.n	800147e <bmp280_init+0x1e>

		return false;
 800147a:	2300      	movs	r3, #0
 800147c:	e099      	b.n	80015b2 <bmp280_init+0x152>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001484:	2301      	movs	r3, #1
 8001486:	21d0      	movs	r1, #208	; 0xd0
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f7ff feba 	bl	8001202 <read_data>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <bmp280_init+0x38>
		return false;
 8001494:	2300      	movs	r3, #0
 8001496:	e08c      	b.n	80015b2 <bmp280_init+0x152>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800149e:	2b58      	cmp	r3, #88	; 0x58
 80014a0:	d006      	beq.n	80014b0 <bmp280_init+0x50>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80014a8:	2b60      	cmp	r3, #96	; 0x60
 80014aa:	d001      	beq.n	80014b0 <bmp280_init+0x50>

		return false;
 80014ac:	2300      	movs	r3, #0
 80014ae:	e080      	b.n	80015b2 <bmp280_init+0x152>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 80014b0:	22b6      	movs	r2, #182	; 0xb6
 80014b2:	21e0      	movs	r1, #224	; 0xe0
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f7ff ffae 	bl	8001416 <write_register8>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <bmp280_init+0x64>
		return false;
 80014c0:	2300      	movs	r3, #0
 80014c2:	e076      	b.n	80015b2 <bmp280_init+0x152>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 80014c4:	f107 020c 	add.w	r2, r7, #12
 80014c8:	2301      	movs	r3, #1
 80014ca:	21f3      	movs	r1, #243	; 0xf3
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff fe98 	bl	8001202 <read_data>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1f5      	bne.n	80014c4 <bmp280_init+0x64>
				&& (status & 1) == 0)
 80014d8:	7b3b      	ldrb	r3, [r7, #12]
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d1f0      	bne.n	80014c4 <bmp280_init+0x64>
			break;
	}

	if (!read_calibration_data(dev)) {
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f7ff feb5 	bl	8001252 <read_calibration_data>
 80014e8:	4603      	mov	r3, r0
 80014ea:	f083 0301 	eor.w	r3, r3, #1
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d100      	bne.n	80014f6 <bmp280_init+0x96>
 80014f4:	e001      	b.n	80014fa <bmp280_init+0x9a>
		return false;
 80014f6:	2300      	movs	r3, #0
 80014f8:	e05b      	b.n	80015b2 <bmp280_init+0x152>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001500:	2b60      	cmp	r3, #96	; 0x60
 8001502:	d10a      	bne.n	800151a <bmp280_init+0xba>
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	f7ff ff26 	bl	8001356 <read_hum_calibration_data>
 800150a:	4603      	mov	r3, r0
 800150c:	f083 0301 	eor.w	r3, r3, #1
 8001510:	b2db      	uxtb	r3, r3
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <bmp280_init+0xba>
		return false;
 8001516:	2300      	movs	r3, #0
 8001518:	e04b      	b.n	80015b2 <bmp280_init+0x152>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	795b      	ldrb	r3, [r3, #5]
 800151e:	015b      	lsls	r3, r3, #5
 8001520:	b25a      	sxtb	r2, r3
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	785b      	ldrb	r3, [r3, #1]
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	b25b      	sxtb	r3, r3
 800152a:	4313      	orrs	r3, r2
 800152c:	b25b      	sxtb	r3, r3
 800152e:	73fb      	strb	r3, [r7, #15]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 8001530:	7bfb      	ldrb	r3, [r7, #15]
 8001532:	461a      	mov	r2, r3
 8001534:	21f5      	movs	r1, #245	; 0xf5
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f7ff ff6d 	bl	8001416 <write_register8>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <bmp280_init+0xe6>
		return false;
 8001542:	2300      	movs	r3, #0
 8001544:	e035      	b.n	80015b2 <bmp280_init+0x152>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d102      	bne.n	8001554 <bmp280_init+0xf4>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	2200      	movs	r2, #0
 8001552:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	78db      	ldrb	r3, [r3, #3]
 8001558:	015b      	lsls	r3, r3, #5
			| (params->oversampling_pressure << 2) | (params->mode);
 800155a:	b25a      	sxtb	r2, r3
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	789b      	ldrb	r3, [r3, #2]
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	b25b      	sxtb	r3, r3
 8001564:	4313      	orrs	r3, r2
 8001566:	b25a      	sxtb	r2, r3
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	b25b      	sxtb	r3, r3
 800156e:	4313      	orrs	r3, r2
 8001570:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 8001572:	73bb      	strb	r3, [r7, #14]

	if (dev->id == BME280_CHIP_ID) {
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800157a:	2b60      	cmp	r3, #96	; 0x60
 800157c:	d10d      	bne.n	800159a <bmp280_init+0x13a>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	791b      	ldrb	r3, [r3, #4]
 8001582:	737b      	strb	r3, [r7, #13]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 8001584:	7b7b      	ldrb	r3, [r7, #13]
 8001586:	461a      	mov	r2, r3
 8001588:	21f2      	movs	r1, #242	; 0xf2
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f7ff ff43 	bl	8001416 <write_register8>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <bmp280_init+0x13a>
			return false;
 8001596:	2300      	movs	r3, #0
 8001598:	e00b      	b.n	80015b2 <bmp280_init+0x152>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 800159a:	7bbb      	ldrb	r3, [r7, #14]
 800159c:	461a      	mov	r2, r3
 800159e:	21f4      	movs	r1, #244	; 0xf4
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f7ff ff38 	bl	8001416 <write_register8>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <bmp280_init+0x150>
		return false;
 80015ac:	2300      	movs	r3, #0
 80015ae:	e000      	b.n	80015b2 <bmp280_init+0x152>
	}

	return true;
 80015b0:	2301      	movs	r3, #1
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
	...

080015bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015c2:	4b10      	ldr	r3, [pc, #64]	; (8001604 <MX_DMA_Init+0x48>)
 80015c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015c6:	4a0f      	ldr	r2, [pc, #60]	; (8001604 <MX_DMA_Init+0x48>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	6493      	str	r3, [r2, #72]	; 0x48
 80015ce:	4b0d      	ldr	r3, [pc, #52]	; (8001604 <MX_DMA_Init+0x48>)
 80015d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	607b      	str	r3, [r7, #4]
 80015d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80015da:	2200      	movs	r2, #0
 80015dc:	2100      	movs	r1, #0
 80015de:	200c      	movs	r0, #12
 80015e0:	f001 f861 	bl	80026a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80015e4:	200c      	movs	r0, #12
 80015e6:	f001 f87a 	bl	80026de <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2100      	movs	r1, #0
 80015ee:	200d      	movs	r0, #13
 80015f0:	f001 f859 	bl	80026a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80015f4:	200d      	movs	r0, #13
 80015f6:	f001 f872 	bl	80026de <HAL_NVIC_EnableIRQ>

}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40021000 	.word	0x40021000

08001608 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA15 (JTDI)   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b088      	sub	sp, #32
 800160c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160e:	f107 030c 	add.w	r3, r7, #12
 8001612:	2200      	movs	r2, #0
 8001614:	601a      	str	r2, [r3, #0]
 8001616:	605a      	str	r2, [r3, #4]
 8001618:	609a      	str	r2, [r3, #8]
 800161a:	60da      	str	r2, [r3, #12]
 800161c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800161e:	4b3e      	ldr	r3, [pc, #248]	; (8001718 <MX_GPIO_Init+0x110>)
 8001620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001622:	4a3d      	ldr	r2, [pc, #244]	; (8001718 <MX_GPIO_Init+0x110>)
 8001624:	f043 0304 	orr.w	r3, r3, #4
 8001628:	64d3      	str	r3, [r2, #76]	; 0x4c
 800162a:	4b3b      	ldr	r3, [pc, #236]	; (8001718 <MX_GPIO_Init+0x110>)
 800162c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800162e:	f003 0304 	and.w	r3, r3, #4
 8001632:	60bb      	str	r3, [r7, #8]
 8001634:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001636:	4b38      	ldr	r3, [pc, #224]	; (8001718 <MX_GPIO_Init+0x110>)
 8001638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800163a:	4a37      	ldr	r2, [pc, #220]	; (8001718 <MX_GPIO_Init+0x110>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001642:	4b35      	ldr	r3, [pc, #212]	; (8001718 <MX_GPIO_Init+0x110>)
 8001644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	607b      	str	r3, [r7, #4]
 800164c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800164e:	4b32      	ldr	r3, [pc, #200]	; (8001718 <MX_GPIO_Init+0x110>)
 8001650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001652:	4a31      	ldr	r2, [pc, #196]	; (8001718 <MX_GPIO_Init+0x110>)
 8001654:	f043 0302 	orr.w	r3, r3, #2
 8001658:	64d3      	str	r3, [r2, #76]	; 0x4c
 800165a:	4b2f      	ldr	r3, [pc, #188]	; (8001718 <MX_GPIO_Init+0x110>)
 800165c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800165e:	f003 0302 	and.w	r3, r3, #2
 8001662:	603b      	str	r3, [r7, #0]
 8001664:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LoRa_NSS_GPIO_Port, LoRa_NSS_Pin, GPIO_PIN_SET);
 8001666:	2201      	movs	r2, #1
 8001668:	2110      	movs	r1, #16
 800166a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800166e:	f001 fbb3 	bl	8002dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001672:	2200      	movs	r2, #0
 8001674:	2108      	movs	r1, #8
 8001676:	4829      	ldr	r0, [pc, #164]	; (800171c <MX_GPIO_Init+0x114>)
 8001678:	f001 fbae 	bl	8002dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LoRa_Reset_GPIO_Port, LoRa_Reset_Pin, GPIO_PIN_SET);
 800167c:	2201      	movs	r2, #1
 800167e:	2120      	movs	r1, #32
 8001680:	4826      	ldr	r0, [pc, #152]	; (800171c <MX_GPIO_Init+0x114>)
 8001682:	f001 fba9 	bl	8002dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LoRa_Interrupt_Pin;
 8001686:	2308      	movs	r3, #8
 8001688:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800168a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800168e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LoRa_Interrupt_GPIO_Port, &GPIO_InitStruct);
 8001694:	f107 030c 	add.w	r3, r7, #12
 8001698:	4619      	mov	r1, r3
 800169a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800169e:	f001 fa31 	bl	8002b04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LoRa_NSS_Pin;
 80016a2:	2310      	movs	r3, #16
 80016a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a6:	2301      	movs	r3, #1
 80016a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016aa:	2300      	movs	r3, #0
 80016ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LoRa_NSS_GPIO_Port, &GPIO_InitStruct);
 80016b2:	f107 030c 	add.w	r3, r7, #12
 80016b6:	4619      	mov	r1, r3
 80016b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016bc:	f001 fa22 	bl	8002b04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 80016c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c6:	2302      	movs	r3, #2
 80016c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	2300      	movs	r3, #0
 80016cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ce:	2303      	movs	r3, #3
 80016d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 80016d2:	2303      	movs	r3, #3
 80016d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80016d6:	f107 030c 	add.w	r3, r7, #12
 80016da:	4619      	mov	r1, r3
 80016dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016e0:	f001 fa10 	bl	8002b04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LoRa_Reset_Pin;
 80016e4:	2328      	movs	r3, #40	; 0x28
 80016e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e8:	2301      	movs	r3, #1
 80016ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f0:	2300      	movs	r3, #0
 80016f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f4:	f107 030c 	add.w	r3, r7, #12
 80016f8:	4619      	mov	r1, r3
 80016fa:	4808      	ldr	r0, [pc, #32]	; (800171c <MX_GPIO_Init+0x114>)
 80016fc:	f001 fa02 	bl	8002b04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001700:	2200      	movs	r2, #0
 8001702:	2100      	movs	r1, #0
 8001704:	2009      	movs	r0, #9
 8001706:	f000 ffce 	bl	80026a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800170a:	2009      	movs	r0, #9
 800170c:	f000 ffe7 	bl	80026de <HAL_NVIC_EnableIRQ>

}
 8001710:	bf00      	nop
 8001712:	3720      	adds	r7, #32
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40021000 	.word	0x40021000
 800171c:	48000400 	.word	0x48000400

08001720 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001724:	4b1b      	ldr	r3, [pc, #108]	; (8001794 <MX_I2C1_Init+0x74>)
 8001726:	4a1c      	ldr	r2, [pc, #112]	; (8001798 <MX_I2C1_Init+0x78>)
 8001728:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B02989;
 800172a:	4b1a      	ldr	r3, [pc, #104]	; (8001794 <MX_I2C1_Init+0x74>)
 800172c:	4a1b      	ldr	r2, [pc, #108]	; (800179c <MX_I2C1_Init+0x7c>)
 800172e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001730:	4b18      	ldr	r3, [pc, #96]	; (8001794 <MX_I2C1_Init+0x74>)
 8001732:	2200      	movs	r2, #0
 8001734:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001736:	4b17      	ldr	r3, [pc, #92]	; (8001794 <MX_I2C1_Init+0x74>)
 8001738:	2201      	movs	r2, #1
 800173a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800173c:	4b15      	ldr	r3, [pc, #84]	; (8001794 <MX_I2C1_Init+0x74>)
 800173e:	2200      	movs	r2, #0
 8001740:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001742:	4b14      	ldr	r3, [pc, #80]	; (8001794 <MX_I2C1_Init+0x74>)
 8001744:	2200      	movs	r2, #0
 8001746:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001748:	4b12      	ldr	r3, [pc, #72]	; (8001794 <MX_I2C1_Init+0x74>)
 800174a:	2200      	movs	r2, #0
 800174c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800174e:	4b11      	ldr	r3, [pc, #68]	; (8001794 <MX_I2C1_Init+0x74>)
 8001750:	2200      	movs	r2, #0
 8001752:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001754:	4b0f      	ldr	r3, [pc, #60]	; (8001794 <MX_I2C1_Init+0x74>)
 8001756:	2200      	movs	r2, #0
 8001758:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800175a:	480e      	ldr	r0, [pc, #56]	; (8001794 <MX_I2C1_Init+0x74>)
 800175c:	f001 fb6c 	bl	8002e38 <HAL_I2C_Init>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001766:	f000 f9b1 	bl	8001acc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800176a:	2100      	movs	r1, #0
 800176c:	4809      	ldr	r0, [pc, #36]	; (8001794 <MX_I2C1_Init+0x74>)
 800176e:	f002 f9cf 	bl	8003b10 <HAL_I2CEx_ConfigAnalogFilter>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001778:	f000 f9a8 	bl	8001acc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800177c:	2100      	movs	r1, #0
 800177e:	4805      	ldr	r0, [pc, #20]	; (8001794 <MX_I2C1_Init+0x74>)
 8001780:	f002 fa11 	bl	8003ba6 <HAL_I2CEx_ConfigDigitalFilter>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800178a:	f000 f99f 	bl	8001acc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	200000ec 	.word	0x200000ec
 8001798:	40005400 	.word	0x40005400
 800179c:	00b02989 	.word	0x00b02989

080017a0 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80017a4:	4b1b      	ldr	r3, [pc, #108]	; (8001814 <MX_I2C3_Init+0x74>)
 80017a6:	4a1c      	ldr	r2, [pc, #112]	; (8001818 <MX_I2C3_Init+0x78>)
 80017a8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10909CEC;
 80017aa:	4b1a      	ldr	r3, [pc, #104]	; (8001814 <MX_I2C3_Init+0x74>)
 80017ac:	4a1b      	ldr	r2, [pc, #108]	; (800181c <MX_I2C3_Init+0x7c>)
 80017ae:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80017b0:	4b18      	ldr	r3, [pc, #96]	; (8001814 <MX_I2C3_Init+0x74>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017b6:	4b17      	ldr	r3, [pc, #92]	; (8001814 <MX_I2C3_Init+0x74>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017bc:	4b15      	ldr	r3, [pc, #84]	; (8001814 <MX_I2C3_Init+0x74>)
 80017be:	2200      	movs	r2, #0
 80017c0:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80017c2:	4b14      	ldr	r3, [pc, #80]	; (8001814 <MX_I2C3_Init+0x74>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80017c8:	4b12      	ldr	r3, [pc, #72]	; (8001814 <MX_I2C3_Init+0x74>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017ce:	4b11      	ldr	r3, [pc, #68]	; (8001814 <MX_I2C3_Init+0x74>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017d4:	4b0f      	ldr	r3, [pc, #60]	; (8001814 <MX_I2C3_Init+0x74>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80017da:	480e      	ldr	r0, [pc, #56]	; (8001814 <MX_I2C3_Init+0x74>)
 80017dc:	f001 fb2c 	bl	8002e38 <HAL_I2C_Init>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80017e6:	f000 f971 	bl	8001acc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80017ea:	2100      	movs	r1, #0
 80017ec:	4809      	ldr	r0, [pc, #36]	; (8001814 <MX_I2C3_Init+0x74>)
 80017ee:	f002 f98f 	bl	8003b10 <HAL_I2CEx_ConfigAnalogFilter>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80017f8:	f000 f968 	bl	8001acc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80017fc:	2100      	movs	r1, #0
 80017fe:	4805      	ldr	r0, [pc, #20]	; (8001814 <MX_I2C3_Init+0x74>)
 8001800:	f002 f9d1 	bl	8003ba6 <HAL_I2CEx_ConfigDigitalFilter>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800180a:	f000 f95f 	bl	8001acc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	20000140 	.word	0x20000140
 8001818:	40005c00 	.word	0x40005c00
 800181c:	10909cec 	.word	0x10909cec

08001820 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b0a2      	sub	sp, #136	; 0x88
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001828:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
 8001836:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001838:	f107 0320 	add.w	r3, r7, #32
 800183c:	2254      	movs	r2, #84	; 0x54
 800183e:	2100      	movs	r1, #0
 8001840:	4618      	mov	r0, r3
 8001842:	f005 fcbb 	bl	80071bc <memset>
  if(i2cHandle->Instance==I2C1)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a4e      	ldr	r2, [pc, #312]	; (8001984 <HAL_I2C_MspInit+0x164>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d138      	bne.n	80018c2 <HAL_I2C_MspInit+0xa2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001850:	2340      	movs	r3, #64	; 0x40
 8001852:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001854:	2300      	movs	r3, #0
 8001856:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001858:	f107 0320 	add.w	r3, r7, #32
 800185c:	4618      	mov	r0, r3
 800185e:	f003 f853 	bl	8004908 <HAL_RCCEx_PeriphCLKConfig>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001868:	f000 f930 	bl	8001acc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800186c:	4b46      	ldr	r3, [pc, #280]	; (8001988 <HAL_I2C_MspInit+0x168>)
 800186e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001870:	4a45      	ldr	r2, [pc, #276]	; (8001988 <HAL_I2C_MspInit+0x168>)
 8001872:	f043 0302 	orr.w	r3, r3, #2
 8001876:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001878:	4b43      	ldr	r3, [pc, #268]	; (8001988 <HAL_I2C_MspInit+0x168>)
 800187a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800187c:	f003 0302 	and.w	r3, r3, #2
 8001880:	61fb      	str	r3, [r7, #28]
 8001882:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001884:	23c0      	movs	r3, #192	; 0xc0
 8001886:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001888:	2312      	movs	r3, #18
 800188a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188c:	2300      	movs	r3, #0
 800188e:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001890:	2303      	movs	r3, #3
 8001892:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001896:	2304      	movs	r3, #4
 8001898:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800189c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80018a0:	4619      	mov	r1, r3
 80018a2:	483a      	ldr	r0, [pc, #232]	; (800198c <HAL_I2C_MspInit+0x16c>)
 80018a4:	f001 f92e 	bl	8002b04 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018a8:	4b37      	ldr	r3, [pc, #220]	; (8001988 <HAL_I2C_MspInit+0x168>)
 80018aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ac:	4a36      	ldr	r2, [pc, #216]	; (8001988 <HAL_I2C_MspInit+0x168>)
 80018ae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018b2:	6593      	str	r3, [r2, #88]	; 0x58
 80018b4:	4b34      	ldr	r3, [pc, #208]	; (8001988 <HAL_I2C_MspInit+0x168>)
 80018b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018bc:	61bb      	str	r3, [r7, #24]
 80018be:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80018c0:	e05c      	b.n	800197c <HAL_I2C_MspInit+0x15c>
  else if(i2cHandle->Instance==I2C3)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a32      	ldr	r2, [pc, #200]	; (8001990 <HAL_I2C_MspInit+0x170>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d157      	bne.n	800197c <HAL_I2C_MspInit+0x15c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80018cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018d0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80018d2:	2300      	movs	r3, #0
 80018d4:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018d6:	f107 0320 	add.w	r3, r7, #32
 80018da:	4618      	mov	r0, r3
 80018dc:	f003 f814 	bl	8004908 <HAL_RCCEx_PeriphCLKConfig>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <HAL_I2C_MspInit+0xca>
      Error_Handler();
 80018e6:	f000 f8f1 	bl	8001acc <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ea:	4b27      	ldr	r3, [pc, #156]	; (8001988 <HAL_I2C_MspInit+0x168>)
 80018ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ee:	4a26      	ldr	r2, [pc, #152]	; (8001988 <HAL_I2C_MspInit+0x168>)
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018f6:	4b24      	ldr	r3, [pc, #144]	; (8001988 <HAL_I2C_MspInit+0x168>)
 80018f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	617b      	str	r3, [r7, #20]
 8001900:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001902:	4b21      	ldr	r3, [pc, #132]	; (8001988 <HAL_I2C_MspInit+0x168>)
 8001904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001906:	4a20      	ldr	r2, [pc, #128]	; (8001988 <HAL_I2C_MspInit+0x168>)
 8001908:	f043 0302 	orr.w	r3, r3, #2
 800190c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800190e:	4b1e      	ldr	r3, [pc, #120]	; (8001988 <HAL_I2C_MspInit+0x168>)
 8001910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	613b      	str	r3, [r7, #16]
 8001918:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800191a:	2380      	movs	r3, #128	; 0x80
 800191c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800191e:	2312      	movs	r3, #18
 8001920:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001922:	2300      	movs	r3, #0
 8001924:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001926:	2303      	movs	r3, #3
 8001928:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800192c:	2304      	movs	r3, #4
 800192e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001932:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001936:	4619      	mov	r1, r3
 8001938:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800193c:	f001 f8e2 	bl	8002b04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001940:	2310      	movs	r3, #16
 8001942:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001944:	2312      	movs	r3, #18
 8001946:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001948:	2300      	movs	r3, #0
 800194a:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800194c:	2303      	movs	r3, #3
 800194e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001952:	2304      	movs	r3, #4
 8001954:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001958:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800195c:	4619      	mov	r1, r3
 800195e:	480b      	ldr	r0, [pc, #44]	; (800198c <HAL_I2C_MspInit+0x16c>)
 8001960:	f001 f8d0 	bl	8002b04 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001964:	4b08      	ldr	r3, [pc, #32]	; (8001988 <HAL_I2C_MspInit+0x168>)
 8001966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001968:	4a07      	ldr	r2, [pc, #28]	; (8001988 <HAL_I2C_MspInit+0x168>)
 800196a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800196e:	6593      	str	r3, [r2, #88]	; 0x58
 8001970:	4b05      	ldr	r3, [pc, #20]	; (8001988 <HAL_I2C_MspInit+0x168>)
 8001972:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001974:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	68fb      	ldr	r3, [r7, #12]
}
 800197c:	bf00      	nop
 800197e:	3788      	adds	r7, #136	; 0x88
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	40005400 	.word	0x40005400
 8001988:	40021000 	.word	0x40021000
 800198c:	48000400 	.word	0x48000400
 8001990:	40005c00 	.word	0x40005c00

08001994 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001998:	f000 fd11 	bl	80023be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800199c:	f000 f81e 	bl	80019dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019a0:	f7ff fe32 	bl	8001608 <MX_GPIO_Init>
  MX_DMA_Init();
 80019a4:	f7ff fe0a 	bl	80015bc <MX_DMA_Init>
  MX_I2C1_Init();
 80019a8:	f7ff feba 	bl	8001720 <MX_I2C1_Init>
  MX_TIM1_Init();
 80019ac:	f000 fb6c 	bl	8002088 <MX_TIM1_Init>
  MX_SPI1_Init();
 80019b0:	f000 f8e8 	bl	8001b84 <MX_SPI1_Init>
  MX_I2C3_Init();
 80019b4:	f7ff fef4 	bl	80017a0 <MX_I2C3_Init>
  MX_TIM16_Init();
 80019b8:	f000 fc38 	bl	800222c <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  //Servo_Init();

  Check_Peripherals();
 80019bc:	f000 fa36 	bl	8001e2c <Check_Peripherals>
  Init_Peripherals();
 80019c0:	f000 fa5c 	bl	8001e7c <Init_Peripherals>

  Set_LoRa_Connecting(&LoRa);
 80019c4:	4803      	ldr	r0, [pc, #12]	; (80019d4 <main+0x40>)
 80019c6:	f7fe ff92 	bl	80008ee <Set_LoRa_Connecting>
  HAL_TIM_Base_Start_IT(&htim16); // start interrupts after device initialization
 80019ca:	4803      	ldr	r0, [pc, #12]	; (80019d8 <main+0x44>)
 80019cc:	f004 fb80 	bl	80060d0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80019d0:	e7fe      	b.n	80019d0 <main+0x3c>
 80019d2:	bf00      	nop
 80019d4:	20000048 	.word	0x20000048
 80019d8:	200002d4 	.word	0x200002d4

080019dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b096      	sub	sp, #88	; 0x58
 80019e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019e2:	f107 0314 	add.w	r3, r7, #20
 80019e6:	2244      	movs	r2, #68	; 0x44
 80019e8:	2100      	movs	r1, #0
 80019ea:	4618      	mov	r0, r3
 80019ec:	f005 fbe6 	bl	80071bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019f0:	463b      	mov	r3, r7
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]
 80019f6:	605a      	str	r2, [r3, #4]
 80019f8:	609a      	str	r2, [r3, #8]
 80019fa:	60da      	str	r2, [r3, #12]
 80019fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80019fe:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001a02:	f002 f92b 	bl	8003c5c <HAL_PWREx_ControlVoltageScaling>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001a0c:	f000 f85e 	bl	8001acc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a10:	2302      	movs	r3, #2
 8001a12:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a18:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a1a:	2310      	movs	r3, #16
 8001a1c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a22:	2302      	movs	r3, #2
 8001a24:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001a26:	2301      	movs	r3, #1
 8001a28:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001a2a:	230a      	movs	r3, #10
 8001a2c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001a2e:	2307      	movs	r3, #7
 8001a30:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a32:	2302      	movs	r3, #2
 8001a34:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a36:	2302      	movs	r3, #2
 8001a38:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a3a:	f107 0314 	add.w	r3, r7, #20
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f002 f962 	bl	8003d08 <HAL_RCC_OscConfig>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001a4a:	f000 f83f 	bl	8001acc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a4e:	230f      	movs	r3, #15
 8001a50:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a52:	2303      	movs	r3, #3
 8001a54:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a56:	2300      	movs	r3, #0
 8001a58:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a62:	463b      	mov	r3, r7
 8001a64:	2104      	movs	r1, #4
 8001a66:	4618      	mov	r0, r3
 8001a68:	f002 fd62 	bl	8004530 <HAL_RCC_ClockConfig>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001a72:	f000 f82b 	bl	8001acc <Error_Handler>
  }
}
 8001a76:	bf00      	nop
 8001a78:	3758      	adds	r7, #88	; 0x58
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
	...

08001a80 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t pin){
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	80fb      	strh	r3, [r7, #6]
	if (pin == LoRa_Interrupt_Pin){
 8001a8a:	88fb      	ldrh	r3, [r7, #6]
 8001a8c:	2b08      	cmp	r3, #8
 8001a8e:	d102      	bne.n	8001a96 <HAL_GPIO_EXTI_Callback+0x16>
		LoRa_Receive_interrupt_Handler(&LoRa);
 8001a90:	4803      	ldr	r0, [pc, #12]	; (8001aa0 <HAL_GPIO_EXTI_Callback+0x20>)
 8001a92:	f7fe ff22 	bl	80008da <LoRa_Receive_interrupt_Handler>
	}
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	20000048 	.word	0x20000048

08001aa4 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
	if (htim == &htim16){
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4a05      	ldr	r2, [pc, #20]	; (8001ac4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d102      	bne.n	8001aba <HAL_TIM_PeriodElapsedCallback+0x16>
		LoRa_Timer_Interrupt_Handler(&LoRa);
 8001ab4:	4804      	ldr	r0, [pc, #16]	; (8001ac8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001ab6:	f7fe ff77 	bl	80009a8 <LoRa_Timer_Interrupt_Handler>
	}
}
 8001aba:	bf00      	nop
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	200002d4 	.word	0x200002d4
 8001ac8:	20000048 	.word	0x20000048

08001acc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ad0:	b672      	cpsid	i
}
 8001ad2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 1);
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	2110      	movs	r1, #16
 8001ad8:	4808      	ldr	r0, [pc, #32]	; (8001afc <Error_Handler+0x30>)
 8001ada:	f001 f97d 	bl	8002dd8 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 8001ade:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ae2:	f000 fce1 	bl	80024a8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	2110      	movs	r1, #16
 8001aea:	4804      	ldr	r0, [pc, #16]	; (8001afc <Error_Handler+0x30>)
 8001aec:	f001 f974 	bl	8002dd8 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 8001af0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001af4:	f000 fcd8 	bl	80024a8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 1);
 8001af8:	e7ec      	b.n	8001ad4 <Error_Handler+0x8>
 8001afa:	bf00      	nop
 8001afc:	48000400 	.word	0x48000400

08001b00 <__Test_Servos>:


/*
 * For testing purposes!
 */
void __Test_Servos(){
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
	TIM1->CCR1 = INLINE_DUTY_CYCLE;
 8001b04:	4b1e      	ldr	r3, [pc, #120]	; (8001b80 <__Test_Servos+0x80>)
 8001b06:	2296      	movs	r2, #150	; 0x96
 8001b08:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = INLINE_DUTY_CYCLE;
 8001b0a:	4b1d      	ldr	r3, [pc, #116]	; (8001b80 <__Test_Servos+0x80>)
 8001b0c:	2296      	movs	r2, #150	; 0x96
 8001b0e:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = INLINE_DUTY_CYCLE;
 8001b10:	4b1b      	ldr	r3, [pc, #108]	; (8001b80 <__Test_Servos+0x80>)
 8001b12:	2296      	movs	r2, #150	; 0x96
 8001b14:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CCR4 = INLINE_DUTY_CYCLE;
 8001b16:	4b1a      	ldr	r3, [pc, #104]	; (8001b80 <__Test_Servos+0x80>)
 8001b18:	2296      	movs	r2, #150	; 0x96
 8001b1a:	641a      	str	r2, [r3, #64]	; 0x40

	HAL_Delay(2000);
 8001b1c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b20:	f000 fcc2 	bl	80024a8 <HAL_Delay>


	TIM1->CCR1 = LOWEST_ENABLED_PITCH_DUTY_CYCLE;
 8001b24:	4b16      	ldr	r3, [pc, #88]	; (8001b80 <__Test_Servos+0x80>)
 8001b26:	227d      	movs	r2, #125	; 0x7d
 8001b28:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = LOWEST_ENABLED_PITCH_DUTY_CYCLE;
 8001b2a:	4b15      	ldr	r3, [pc, #84]	; (8001b80 <__Test_Servos+0x80>)
 8001b2c:	227d      	movs	r2, #125	; 0x7d
 8001b2e:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = LOWEST_ENABLED_PITCH_DUTY_CYCLE;
 8001b30:	4b13      	ldr	r3, [pc, #76]	; (8001b80 <__Test_Servos+0x80>)
 8001b32:	227d      	movs	r2, #125	; 0x7d
 8001b34:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CCR4 = LOWEST_ENABLED_PITCH_DUTY_CYCLE;
 8001b36:	4b12      	ldr	r3, [pc, #72]	; (8001b80 <__Test_Servos+0x80>)
 8001b38:	227d      	movs	r2, #125	; 0x7d
 8001b3a:	641a      	str	r2, [r3, #64]	; 0x40

	HAL_Delay(2000);
 8001b3c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b40:	f000 fcb2 	bl	80024a8 <HAL_Delay>


	TIM1->CCR1 = HIGHEST_ENABLED_PICH_DUTY_CYCLE;
 8001b44:	4b0e      	ldr	r3, [pc, #56]	; (8001b80 <__Test_Servos+0x80>)
 8001b46:	22af      	movs	r2, #175	; 0xaf
 8001b48:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = HIGHEST_ENABLED_PICH_DUTY_CYCLE;
 8001b4a:	4b0d      	ldr	r3, [pc, #52]	; (8001b80 <__Test_Servos+0x80>)
 8001b4c:	22af      	movs	r2, #175	; 0xaf
 8001b4e:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = HIGHEST_ENABLED_PICH_DUTY_CYCLE;
 8001b50:	4b0b      	ldr	r3, [pc, #44]	; (8001b80 <__Test_Servos+0x80>)
 8001b52:	22af      	movs	r2, #175	; 0xaf
 8001b54:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CCR4 = HIGHEST_ENABLED_PICH_DUTY_CYCLE;
 8001b56:	4b0a      	ldr	r3, [pc, #40]	; (8001b80 <__Test_Servos+0x80>)
 8001b58:	22af      	movs	r2, #175	; 0xaf
 8001b5a:	641a      	str	r2, [r3, #64]	; 0x40


	HAL_Delay(2000);
 8001b5c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b60:	f000 fca2 	bl	80024a8 <HAL_Delay>

	TIM1->CCR1 = INLINE_DUTY_CYCLE;
 8001b64:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <__Test_Servos+0x80>)
 8001b66:	2296      	movs	r2, #150	; 0x96
 8001b68:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = INLINE_DUTY_CYCLE;
 8001b6a:	4b05      	ldr	r3, [pc, #20]	; (8001b80 <__Test_Servos+0x80>)
 8001b6c:	2296      	movs	r2, #150	; 0x96
 8001b6e:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = INLINE_DUTY_CYCLE;
 8001b70:	4b03      	ldr	r3, [pc, #12]	; (8001b80 <__Test_Servos+0x80>)
 8001b72:	2296      	movs	r2, #150	; 0x96
 8001b74:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CCR4 = INLINE_DUTY_CYCLE;
 8001b76:	4b02      	ldr	r3, [pc, #8]	; (8001b80 <__Test_Servos+0x80>)
 8001b78:	2296      	movs	r2, #150	; 0x96
 8001b7a:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001b7c:	bf00      	nop
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40012c00 	.word	0x40012c00

08001b84 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001b88:	4b1b      	ldr	r3, [pc, #108]	; (8001bf8 <MX_SPI1_Init+0x74>)
 8001b8a:	4a1c      	ldr	r2, [pc, #112]	; (8001bfc <MX_SPI1_Init+0x78>)
 8001b8c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b8e:	4b1a      	ldr	r3, [pc, #104]	; (8001bf8 <MX_SPI1_Init+0x74>)
 8001b90:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b94:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b96:	4b18      	ldr	r3, [pc, #96]	; (8001bf8 <MX_SPI1_Init+0x74>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b9c:	4b16      	ldr	r3, [pc, #88]	; (8001bf8 <MX_SPI1_Init+0x74>)
 8001b9e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001ba2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ba4:	4b14      	ldr	r3, [pc, #80]	; (8001bf8 <MX_SPI1_Init+0x74>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001baa:	4b13      	ldr	r3, [pc, #76]	; (8001bf8 <MX_SPI1_Init+0x74>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001bb0:	4b11      	ldr	r3, [pc, #68]	; (8001bf8 <MX_SPI1_Init+0x74>)
 8001bb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bb6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001bb8:	4b0f      	ldr	r3, [pc, #60]	; (8001bf8 <MX_SPI1_Init+0x74>)
 8001bba:	2218      	movs	r2, #24
 8001bbc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bbe:	4b0e      	ldr	r3, [pc, #56]	; (8001bf8 <MX_SPI1_Init+0x74>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bc4:	4b0c      	ldr	r3, [pc, #48]	; (8001bf8 <MX_SPI1_Init+0x74>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bca:	4b0b      	ldr	r3, [pc, #44]	; (8001bf8 <MX_SPI1_Init+0x74>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001bd0:	4b09      	ldr	r3, [pc, #36]	; (8001bf8 <MX_SPI1_Init+0x74>)
 8001bd2:	2207      	movs	r2, #7
 8001bd4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001bd6:	4b08      	ldr	r3, [pc, #32]	; (8001bf8 <MX_SPI1_Init+0x74>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001bdc:	4b06      	ldr	r3, [pc, #24]	; (8001bf8 <MX_SPI1_Init+0x74>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001be2:	4805      	ldr	r0, [pc, #20]	; (8001bf8 <MX_SPI1_Init+0x74>)
 8001be4:	f003 f978 	bl	8004ed8 <HAL_SPI_Init>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001bee:	f7ff ff6d 	bl	8001acc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001bf2:	bf00      	nop
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	20000194 	.word	0x20000194
 8001bfc:	40013000 	.word	0x40013000

08001c00 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b08a      	sub	sp, #40	; 0x28
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c08:	f107 0314 	add.w	r3, r7, #20
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	605a      	str	r2, [r3, #4]
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	60da      	str	r2, [r3, #12]
 8001c16:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a41      	ldr	r2, [pc, #260]	; (8001d24 <HAL_SPI_MspInit+0x124>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d17b      	bne.n	8001d1a <HAL_SPI_MspInit+0x11a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c22:	4b41      	ldr	r3, [pc, #260]	; (8001d28 <HAL_SPI_MspInit+0x128>)
 8001c24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c26:	4a40      	ldr	r2, [pc, #256]	; (8001d28 <HAL_SPI_MspInit+0x128>)
 8001c28:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c2c:	6613      	str	r3, [r2, #96]	; 0x60
 8001c2e:	4b3e      	ldr	r3, [pc, #248]	; (8001d28 <HAL_SPI_MspInit+0x128>)
 8001c30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c36:	613b      	str	r3, [r7, #16]
 8001c38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3a:	4b3b      	ldr	r3, [pc, #236]	; (8001d28 <HAL_SPI_MspInit+0x128>)
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c3e:	4a3a      	ldr	r2, [pc, #232]	; (8001d28 <HAL_SPI_MspInit+0x128>)
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c46:	4b38      	ldr	r3, [pc, #224]	; (8001d28 <HAL_SPI_MspInit+0x128>)
 8001c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	60fb      	str	r3, [r7, #12]
 8001c50:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_12;
 8001c52:	f241 0342 	movw	r3, #4162	; 0x1042
 8001c56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c60:	2303      	movs	r3, #3
 8001c62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c64:	2305      	movs	r3, #5
 8001c66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c68:	f107 0314 	add.w	r3, r7, #20
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c72:	f000 ff47 	bl	8002b04 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001c76:	4b2d      	ldr	r3, [pc, #180]	; (8001d2c <HAL_SPI_MspInit+0x12c>)
 8001c78:	4a2d      	ldr	r2, [pc, #180]	; (8001d30 <HAL_SPI_MspInit+0x130>)
 8001c7a:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8001c7c:	4b2b      	ldr	r3, [pc, #172]	; (8001d2c <HAL_SPI_MspInit+0x12c>)
 8001c7e:	2201      	movs	r2, #1
 8001c80:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c82:	4b2a      	ldr	r3, [pc, #168]	; (8001d2c <HAL_SPI_MspInit+0x12c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c88:	4b28      	ldr	r3, [pc, #160]	; (8001d2c <HAL_SPI_MspInit+0x12c>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c8e:	4b27      	ldr	r3, [pc, #156]	; (8001d2c <HAL_SPI_MspInit+0x12c>)
 8001c90:	2280      	movs	r2, #128	; 0x80
 8001c92:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c94:	4b25      	ldr	r3, [pc, #148]	; (8001d2c <HAL_SPI_MspInit+0x12c>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c9a:	4b24      	ldr	r3, [pc, #144]	; (8001d2c <HAL_SPI_MspInit+0x12c>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001ca0:	4b22      	ldr	r3, [pc, #136]	; (8001d2c <HAL_SPI_MspInit+0x12c>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ca6:	4b21      	ldr	r3, [pc, #132]	; (8001d2c <HAL_SPI_MspInit+0x12c>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001cac:	481f      	ldr	r0, [pc, #124]	; (8001d2c <HAL_SPI_MspInit+0x12c>)
 8001cae:	f000 fd31 	bl	8002714 <HAL_DMA_Init>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8001cb8:	f7ff ff08 	bl	8001acc <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4a1b      	ldr	r2, [pc, #108]	; (8001d2c <HAL_SPI_MspInit+0x12c>)
 8001cc0:	659a      	str	r2, [r3, #88]	; 0x58
 8001cc2:	4a1a      	ldr	r2, [pc, #104]	; (8001d2c <HAL_SPI_MspInit+0x12c>)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001cc8:	4b1a      	ldr	r3, [pc, #104]	; (8001d34 <HAL_SPI_MspInit+0x134>)
 8001cca:	4a1b      	ldr	r2, [pc, #108]	; (8001d38 <HAL_SPI_MspInit+0x138>)
 8001ccc:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8001cce:	4b19      	ldr	r3, [pc, #100]	; (8001d34 <HAL_SPI_MspInit+0x134>)
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001cd4:	4b17      	ldr	r3, [pc, #92]	; (8001d34 <HAL_SPI_MspInit+0x134>)
 8001cd6:	2210      	movs	r2, #16
 8001cd8:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cda:	4b16      	ldr	r3, [pc, #88]	; (8001d34 <HAL_SPI_MspInit+0x134>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ce0:	4b14      	ldr	r3, [pc, #80]	; (8001d34 <HAL_SPI_MspInit+0x134>)
 8001ce2:	2280      	movs	r2, #128	; 0x80
 8001ce4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ce6:	4b13      	ldr	r3, [pc, #76]	; (8001d34 <HAL_SPI_MspInit+0x134>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001cec:	4b11      	ldr	r3, [pc, #68]	; (8001d34 <HAL_SPI_MspInit+0x134>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001cf2:	4b10      	ldr	r3, [pc, #64]	; (8001d34 <HAL_SPI_MspInit+0x134>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001cf8:	4b0e      	ldr	r3, [pc, #56]	; (8001d34 <HAL_SPI_MspInit+0x134>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001cfe:	480d      	ldr	r0, [pc, #52]	; (8001d34 <HAL_SPI_MspInit+0x134>)
 8001d00:	f000 fd08 	bl	8002714 <HAL_DMA_Init>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 8001d0a:	f7ff fedf 	bl	8001acc <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a08      	ldr	r2, [pc, #32]	; (8001d34 <HAL_SPI_MspInit+0x134>)
 8001d12:	655a      	str	r2, [r3, #84]	; 0x54
 8001d14:	4a07      	ldr	r2, [pc, #28]	; (8001d34 <HAL_SPI_MspInit+0x134>)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001d1a:	bf00      	nop
 8001d1c:	3728      	adds	r7, #40	; 0x28
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40013000 	.word	0x40013000
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	200001f8 	.word	0x200001f8
 8001d30:	4002001c 	.word	0x4002001c
 8001d34:	20000240 	.word	0x20000240
 8001d38:	40020030 	.word	0x40020030

08001d3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d42:	4b0f      	ldr	r3, [pc, #60]	; (8001d80 <HAL_MspInit+0x44>)
 8001d44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d46:	4a0e      	ldr	r2, [pc, #56]	; (8001d80 <HAL_MspInit+0x44>)
 8001d48:	f043 0301 	orr.w	r3, r3, #1
 8001d4c:	6613      	str	r3, [r2, #96]	; 0x60
 8001d4e:	4b0c      	ldr	r3, [pc, #48]	; (8001d80 <HAL_MspInit+0x44>)
 8001d50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d52:	f003 0301 	and.w	r3, r3, #1
 8001d56:	607b      	str	r3, [r7, #4]
 8001d58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d5a:	4b09      	ldr	r3, [pc, #36]	; (8001d80 <HAL_MspInit+0x44>)
 8001d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d5e:	4a08      	ldr	r2, [pc, #32]	; (8001d80 <HAL_MspInit+0x44>)
 8001d60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d64:	6593      	str	r3, [r2, #88]	; 0x58
 8001d66:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <HAL_MspInit+0x44>)
 8001d68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d6e:	603b      	str	r3, [r7, #0]
 8001d70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d72:	bf00      	nop
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	40021000 	.word	0x40021000

08001d84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d88:	e7fe      	b.n	8001d88 <NMI_Handler+0x4>

08001d8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d8e:	e7fe      	b.n	8001d8e <HardFault_Handler+0x4>

08001d90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d94:	e7fe      	b.n	8001d94 <MemManage_Handler+0x4>

08001d96 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d96:	b480      	push	{r7}
 8001d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d9a:	e7fe      	b.n	8001d9a <BusFault_Handler+0x4>

08001d9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001da0:	e7fe      	b.n	8001da0 <UsageFault_Handler+0x4>

08001da2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001da2:	b480      	push	{r7}
 8001da4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr

08001dbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dbe:	b480      	push	{r7}
 8001dc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dc2:	bf00      	nop
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dd0:	f000 fb4a 	bl	8002468 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dd4:	bf00      	nop
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LoRa_Interrupt_Pin);
 8001ddc:	2008      	movs	r0, #8
 8001dde:	f001 f813 	bl	8002e08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001de2:	bf00      	nop
 8001de4:	bd80      	pop	{r7, pc}
	...

08001de8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001dec:	4802      	ldr	r0, [pc, #8]	; (8001df8 <DMA1_Channel2_IRQHandler+0x10>)
 8001dee:	f000 fda9 	bl	8002944 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	200001f8 	.word	0x200001f8

08001dfc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001e00:	4802      	ldr	r0, [pc, #8]	; (8001e0c <DMA1_Channel3_IRQHandler+0x10>)
 8001e02:	f000 fd9f 	bl	8002944 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20000240 	.word	0x20000240

08001e10 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e14:	4803      	ldr	r0, [pc, #12]	; (8001e24 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8001e16:	f004 fa10 	bl	800623a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8001e1a:	4803      	ldr	r0, [pc, #12]	; (8001e28 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8001e1c:	f004 fa0d 	bl	800623a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001e20:	bf00      	nop
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	20000288 	.word	0x20000288
 8001e28:	200002d4 	.word	0x200002d4

08001e2c <Check_Peripherals>:
 * 		- LoRa
 * 		- Altimeter
 * 		- Servos
 * 	(all of the peripherals are essential pretty much)
 */
void Check_Peripherals(){
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
	if (!Is_BMP280_Available()){ // not putting all check into one if
 8001e30:	f000 f82e 	bl	8001e90 <Is_BMP280_Available>
 8001e34:	4603      	mov	r3, r0
 8001e36:	f083 0301 	eor.w	r3, r3, #1
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <Check_Peripherals+0x18>
		Error_Handler();		 // bc this way it is easier to debug
 8001e40:	f7ff fe44 	bl	8001acc <Error_Handler>
	}

	if (!Is_IMU_Available()){
 8001e44:	f000 f83c 	bl	8001ec0 <Is_IMU_Available>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	f083 0301 	eor.w	r3, r3, #1
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <Check_Peripherals+0x2c>
		Error_Handler();
 8001e54:	f7ff fe3a 	bl	8001acc <Error_Handler>
	}

	if (!Is_LoRa_Available()){
 8001e58:	f000 f84a 	bl	8001ef0 <Is_LoRa_Available>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	f083 0301 	eor.w	r3, r3, #1
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <Check_Peripherals+0x40>
		Error_Handler();
 8001e68:	f7ff fe30 	bl	8001acc <Error_Handler>
	}

	// Manual testing (look at the rocket canards)
	Are_Servos_Available();
 8001e6c:	f7ff fe48 	bl	8001b00 <__Test_Servos>
	HAL_Delay(2000);
 8001e70:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e74:	f000 fb18 	bl	80024a8 <HAL_Delay>
}
 8001e78:	bf00      	nop
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <Init_Peripherals>:

void Init_Peripherals(){
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
	Init_LoRa();
 8001e80:	f000 f866 	bl	8001f50 <Init_LoRa>
	Init_BMP280();
 8001e84:	f000 f8aa 	bl	8001fdc <Init_BMP280>
	Init_IMU();
 8001e88:	f000 f8ca 	bl	8002020 <Init_IMU>
}
 8001e8c:	bf00      	nop
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <Is_BMP280_Available>:


/**
 * Checking if altimeter is available.
 */
bool Is_BMP280_Available(){
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(&hi2c3, BMP280_I2C_ADDRESS_0 << 1, 10, 10);
 8001e96:	230a      	movs	r3, #10
 8001e98:	220a      	movs	r2, #10
 8001e9a:	21ec      	movs	r1, #236	; 0xec
 8001e9c:	4807      	ldr	r0, [pc, #28]	; (8001ebc <Is_BMP280_Available+0x2c>)
 8001e9e:	f001 fa89 	bl	80033b4 <HAL_I2C_IsDeviceReady>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	71fb      	strb	r3, [r7, #7]
	if (status == HAL_OK){
 8001ea6:	79fb      	ldrb	r3, [r7, #7]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d101      	bne.n	8001eb0 <Is_BMP280_Available+0x20>
		return 1;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e000      	b.n	8001eb2 <Is_BMP280_Available+0x22>
	}

	return 0;
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	20000140 	.word	0x20000140

08001ec0 <Is_IMU_Available>:


bool Is_IMU_Available(){
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(&hi2c1, MPU9250_ADDRESS, 10, 10);
 8001ec6:	230a      	movs	r3, #10
 8001ec8:	220a      	movs	r2, #10
 8001eca:	21d0      	movs	r1, #208	; 0xd0
 8001ecc:	4807      	ldr	r0, [pc, #28]	; (8001eec <Is_IMU_Available+0x2c>)
 8001ece:	f001 fa71 	bl	80033b4 <HAL_I2C_IsDeviceReady>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	71fb      	strb	r3, [r7, #7]
	if (status == HAL_OK){
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d101      	bne.n	8001ee0 <Is_IMU_Available+0x20>
		return 1;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e000      	b.n	8001ee2 <Is_IMU_Available+0x22>
	}

	return 0;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	200000ec 	.word	0x200000ec

08001ef0 <Is_LoRa_Available>:


bool Is_LoRa_Available(){
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
	uint32_t res;
	uint8_t address = 0x0D;
 8001ef6:	230d      	movs	r3, #13
 8001ef8:	71fb      	strb	r3, [r7, #7]
	for (int i=0;i<50;i++){
 8001efa:	2300      	movs	r3, #0
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	e01c      	b.n	8001f3a <Is_LoRa_Available+0x4a>
		HAL_GPIO_WritePin(GPIOA, LoRa_NSS_Pin, GPIO_PIN_RESET);
 8001f00:	2200      	movs	r2, #0
 8001f02:	2110      	movs	r1, #16
 8001f04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f08:	f000 ff66 	bl	8002dd8 <HAL_GPIO_WritePin>
		res = HAL_SPI_Transmit(&hspi1, &address, 1, 500);
 8001f0c:	1df9      	adds	r1, r7, #7
 8001f0e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001f12:	2201      	movs	r2, #1
 8001f14:	480d      	ldr	r0, [pc, #52]	; (8001f4c <Is_LoRa_Available+0x5c>)
 8001f16:	f003 f882 	bl	800501e <HAL_SPI_Transmit>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_WritePin(GPIOA, LoRa_NSS_Pin, GPIO_PIN_SET);
 8001f1e:	2201      	movs	r2, #1
 8001f20:	2110      	movs	r1, #16
 8001f22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f26:	f000 ff57 	bl	8002dd8 <HAL_GPIO_WritePin>

		if (res == HAL_OK){
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d101      	bne.n	8001f34 <Is_LoRa_Available+0x44>
			return 1;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e006      	b.n	8001f42 <Is_LoRa_Available+0x52>
	for (int i=0;i<50;i++){
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	3301      	adds	r3, #1
 8001f38:	60fb      	str	r3, [r7, #12]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2b31      	cmp	r3, #49	; 0x31
 8001f3e:	dddf      	ble.n	8001f00 <Is_LoRa_Available+0x10>
		}
	}

	return 0;
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3710      	adds	r7, #16
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	20000194 	.word	0x20000194

08001f50 <Init_LoRa>:


void Init_LoRa(){
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b086      	sub	sp, #24
 8001f54:	af06      	add	r7, sp, #24
	lora_init(&LoRa, &hspi1, LoRa_NSS_GPIO_Port, LoRa_NSS_Pin, LoRa_Reset_GPIO_Port, LoRa_Reset_Pin, LORA_BASE_FREQUENCY_EU, 0x10);
 8001f56:	2310      	movs	r3, #16
 8001f58:	9304      	str	r3, [sp, #16]
 8001f5a:	a31e      	add	r3, pc, #120	; (adr r3, 8001fd4 <Init_LoRa+0x84>)
 8001f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f60:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001f64:	2320      	movs	r3, #32
 8001f66:	9301      	str	r3, [sp, #4]
 8001f68:	4b17      	ldr	r3, [pc, #92]	; (8001fc8 <Init_LoRa+0x78>)
 8001f6a:	9300      	str	r3, [sp, #0]
 8001f6c:	2310      	movs	r3, #16
 8001f6e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001f72:	4916      	ldr	r1, [pc, #88]	; (8001fcc <Init_LoRa+0x7c>)
 8001f74:	4816      	ldr	r0, [pc, #88]	; (8001fd0 <Init_LoRa+0x80>)
 8001f76:	f7ff f893 	bl	80010a0 <lora_init>
	lora_set_tx_power(&LoRa, 17);
 8001f7a:	2111      	movs	r1, #17
 8001f7c:	4814      	ldr	r0, [pc, #80]	; (8001fd0 <Init_LoRa+0x80>)
 8001f7e:	f7fe fe99 	bl	8000cb4 <lora_set_tx_power>
	lora_set_signal_bandwidth(&LoRa, LORA_BANDWIDTH_7_8_KHZ);
 8001f82:	f04f 0200 	mov.w	r2, #0
 8001f86:	f04f 0300 	mov.w	r3, #0
 8001f8a:	4811      	ldr	r0, [pc, #68]	; (8001fd0 <Init_LoRa+0x80>)
 8001f8c:	f7fe ff24 	bl	8000dd8 <lora_set_signal_bandwidth>
	lora_set_spreading_factor(&LoRa, 12);
 8001f90:	210c      	movs	r1, #12
 8001f92:	480f      	ldr	r0, [pc, #60]	; (8001fd0 <Init_LoRa+0x80>)
 8001f94:	f7fe ff42 	bl	8000e1c <lora_set_spreading_factor>
	lora_set_coding_rate(&LoRa, LORA_CODING_RATE_4_8);
 8001f98:	2120      	movs	r1, #32
 8001f9a:	480d      	ldr	r0, [pc, #52]	; (8001fd0 <Init_LoRa+0x80>)
 8001f9c:	f7fe ffa7 	bl	8000eee <lora_set_coding_rate>
	lora_set_crc(&LoRa, 3);
 8001fa0:	2103      	movs	r1, #3
 8001fa2:	480b      	ldr	r0, [pc, #44]	; (8001fd0 <Init_LoRa+0x80>)
 8001fa4:	f7fe ff81 	bl	8000eaa <lora_set_crc>
	lora_set_preamble_length(&LoRa, 12);
 8001fa8:	210c      	movs	r1, #12
 8001faa:	4809      	ldr	r0, [pc, #36]	; (8001fd0 <Init_LoRa+0x80>)
 8001fac:	f7fe ffbd 	bl	8000f2a <lora_set_preamble_length>
	lora_set_explicit_header_mode(&LoRa);
 8001fb0:	4807      	ldr	r0, [pc, #28]	; (8001fd0 <Init_LoRa+0x80>)
 8001fb2:	f7fe fe67 	bl	8000c84 <lora_set_explicit_header_mode>
	lora_enable_interrupt_rx_done(&LoRa);
 8001fb6:	4806      	ldr	r0, [pc, #24]	; (8001fd0 <Init_LoRa+0x80>)
 8001fb8:	f7ff f84b 	bl	8001052 <lora_enable_interrupt_rx_done>
	lora_enable_interrupt_tx_done(&LoRa);
 8001fbc:	4804      	ldr	r0, [pc, #16]	; (8001fd0 <Init_LoRa+0x80>)
 8001fbe:	f7ff f855 	bl	800106c <lora_enable_interrupt_tx_done>
}
 8001fc2:	bf00      	nop
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	48000400 	.word	0x48000400
 8001fcc:	20000194 	.word	0x20000194
 8001fd0:	20000048 	.word	0x20000048
 8001fd4:	33bca100 	.word	0x33bca100
 8001fd8:	00000000 	.word	0x00000000

08001fdc <Init_BMP280>:

void Init_BMP280(){
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
	  bmp280_init_default_params(&bmp280.params);
 8001fe2:	480c      	ldr	r0, [pc, #48]	; (8002014 <Init_BMP280+0x38>)
 8001fe4:	f7ff f8c2 	bl	800116c <bmp280_init_default_params>
	  bmp280.addr = BMP280_I2C_ADDRESS_0;
 8001fe8:	4b0b      	ldr	r3, [pc, #44]	; (8002018 <Init_BMP280+0x3c>)
 8001fea:	2276      	movs	r2, #118	; 0x76
 8001fec:	849a      	strh	r2, [r3, #36]	; 0x24
	  bmp280.i2c = &hi2c3;
 8001fee:	4b0a      	ldr	r3, [pc, #40]	; (8002018 <Init_BMP280+0x3c>)
 8001ff0:	4a0a      	ldr	r2, [pc, #40]	; (800201c <Init_BMP280+0x40>)
 8001ff2:	629a      	str	r2, [r3, #40]	; 0x28
	  bool bme280p = bmp280.id == BME280_CHIP_ID;
 8001ff4:	4b08      	ldr	r3, [pc, #32]	; (8002018 <Init_BMP280+0x3c>)
 8001ff6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001ffa:	2b60      	cmp	r3, #96	; 0x60
 8001ffc:	bf0c      	ite	eq
 8001ffe:	2301      	moveq	r3, #1
 8002000:	2300      	movne	r3, #0
 8002002:	71fb      	strb	r3, [r7, #7]
	  bmp280_init(&bmp280, &bmp280.params);
 8002004:	4903      	ldr	r1, [pc, #12]	; (8002014 <Init_BMP280+0x38>)
 8002006:	4804      	ldr	r0, [pc, #16]	; (8002018 <Init_BMP280+0x3c>)
 8002008:	f7ff fa2a 	bl	8001460 <bmp280_init>
}
 800200c:	bf00      	nop
 800200e:	3708      	adds	r7, #8
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	200000e4 	.word	0x200000e4
 8002018:	200000b8 	.word	0x200000b8
 800201c:	20000140 	.word	0x20000140

08002020 <Init_IMU>:


void Init_IMU(){
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
	if (IMUreadByte(MPU9250_ADDRESS, WHO_AM_I_MPU9250) != 0x70){
 8002026:	2175      	movs	r1, #117	; 0x75
 8002028:	20d0      	movs	r0, #208	; 0xd0
 800202a:	f7fe fa79 	bl	8000520 <IMUreadByte>
 800202e:	4603      	mov	r3, r0
 8002030:	2b70      	cmp	r3, #112	; 0x70
 8002032:	d007      	beq.n	8002044 <Init_IMU+0x24>
		uint8_t res = IMUreadByte(MPU9250_ADDRESS, WHO_AM_I_MPU9250);
 8002034:	2175      	movs	r1, #117	; 0x75
 8002036:	20d0      	movs	r0, #208	; 0xd0
 8002038:	f7fe fa72 	bl	8000520 <IMUreadByte>
 800203c:	4603      	mov	r3, r0
 800203e:	71fb      	strb	r3, [r7, #7]
		Error_Handler();
 8002040:	f7ff fd44 	bl	8001acc <Error_Handler>
	}

	initMPU9250(AFS_8G, GFS_250DPS, 7); // sample rate  SAMPLE_RATE = Internal_Sample_Rate / (1 + 7) = 1kHz
 8002044:	2207      	movs	r2, #7
 8002046:	2100      	movs	r1, #0
 8002048:	2002      	movs	r0, #2
 800204a:	f7fe fbb1 	bl	80007b0 <initMPU9250>
	MinitAK8963Slave(MFS_16BITS, 6, magCalibration);
 800204e:	4a04      	ldr	r2, [pc, #16]	; (8002060 <Init_IMU+0x40>)
 8002050:	2106      	movs	r1, #6
 8002052:	2001      	movs	r0, #1
 8002054:	f7fe fab0 	bl	80005b8 <MinitAK8963Slave>

}
 8002058:	bf00      	nop
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	20000038 	.word	0x20000038

08002064 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002068:	4b06      	ldr	r3, [pc, #24]	; (8002084 <SystemInit+0x20>)
 800206a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800206e:	4a05      	ldr	r2, [pc, #20]	; (8002084 <SystemInit+0x20>)
 8002070:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002074:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002078:	bf00      	nop
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	e000ed00 	.word	0xe000ed00

08002088 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b09a      	sub	sp, #104	; 0x68
 800208c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800208e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
 8002096:	605a      	str	r2, [r3, #4]
 8002098:	609a      	str	r2, [r3, #8]
 800209a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800209c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	605a      	str	r2, [r3, #4]
 80020a6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020a8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]
 80020b0:	605a      	str	r2, [r3, #4]
 80020b2:	609a      	str	r2, [r3, #8]
 80020b4:	60da      	str	r2, [r3, #12]
 80020b6:	611a      	str	r2, [r3, #16]
 80020b8:	615a      	str	r2, [r3, #20]
 80020ba:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80020bc:	1d3b      	adds	r3, r7, #4
 80020be:	222c      	movs	r2, #44	; 0x2c
 80020c0:	2100      	movs	r1, #0
 80020c2:	4618      	mov	r0, r3
 80020c4:	f005 f87a 	bl	80071bc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80020c8:	4b56      	ldr	r3, [pc, #344]	; (8002224 <MX_TIM1_Init+0x19c>)
 80020ca:	4a57      	ldr	r2, [pc, #348]	; (8002228 <MX_TIM1_Init+0x1a0>)
 80020cc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 800-1;
 80020ce:	4b55      	ldr	r3, [pc, #340]	; (8002224 <MX_TIM1_Init+0x19c>)
 80020d0:	f240 321f 	movw	r2, #799	; 0x31f
 80020d4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020d6:	4b53      	ldr	r3, [pc, #332]	; (8002224 <MX_TIM1_Init+0x19c>)
 80020d8:	2200      	movs	r2, #0
 80020da:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000-1;
 80020dc:	4b51      	ldr	r3, [pc, #324]	; (8002224 <MX_TIM1_Init+0x19c>)
 80020de:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80020e2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020e4:	4b4f      	ldr	r3, [pc, #316]	; (8002224 <MX_TIM1_Init+0x19c>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80020ea:	4b4e      	ldr	r3, [pc, #312]	; (8002224 <MX_TIM1_Init+0x19c>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020f0:	4b4c      	ldr	r3, [pc, #304]	; (8002224 <MX_TIM1_Init+0x19c>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80020f6:	484b      	ldr	r0, [pc, #300]	; (8002224 <MX_TIM1_Init+0x19c>)
 80020f8:	f003 ff92 	bl	8006020 <HAL_TIM_Base_Init>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8002102:	f7ff fce3 	bl	8001acc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002106:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800210a:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800210c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002110:	4619      	mov	r1, r3
 8002112:	4844      	ldr	r0, [pc, #272]	; (8002224 <MX_TIM1_Init+0x19c>)
 8002114:	f004 fac4 	bl	80066a0 <HAL_TIM_ConfigClockSource>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 800211e:	f7ff fcd5 	bl	8001acc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002122:	4840      	ldr	r0, [pc, #256]	; (8002224 <MX_TIM1_Init+0x19c>)
 8002124:	f004 f828 	bl	8006178 <HAL_TIM_PWM_Init>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 800212e:	f7ff fccd 	bl	8001acc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002132:	2300      	movs	r3, #0
 8002134:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002136:	2300      	movs	r3, #0
 8002138:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800213a:	2300      	movs	r3, #0
 800213c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800213e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002142:	4619      	mov	r1, r3
 8002144:	4837      	ldr	r0, [pc, #220]	; (8002224 <MX_TIM1_Init+0x19c>)
 8002146:	f004 ff19 	bl	8006f7c <HAL_TIMEx_MasterConfigSynchronization>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8002150:	f7ff fcbc 	bl	8001acc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002154:	2360      	movs	r3, #96	; 0x60
 8002156:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002158:	2300      	movs	r3, #0
 800215a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800215c:	2300      	movs	r3, #0
 800215e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002160:	2300      	movs	r3, #0
 8002162:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002164:	2300      	movs	r3, #0
 8002166:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002168:	2300      	movs	r3, #0
 800216a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800216c:	2300      	movs	r3, #0
 800216e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002170:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002174:	2200      	movs	r2, #0
 8002176:	4619      	mov	r1, r3
 8002178:	482a      	ldr	r0, [pc, #168]	; (8002224 <MX_TIM1_Init+0x19c>)
 800217a:	f004 f97d 	bl	8006478 <HAL_TIM_PWM_ConfigChannel>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8002184:	f7ff fca2 	bl	8001acc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002188:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800218c:	2204      	movs	r2, #4
 800218e:	4619      	mov	r1, r3
 8002190:	4824      	ldr	r0, [pc, #144]	; (8002224 <MX_TIM1_Init+0x19c>)
 8002192:	f004 f971 	bl	8006478 <HAL_TIM_PWM_ConfigChannel>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 800219c:	f7ff fc96 	bl	8001acc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021a0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80021a4:	2208      	movs	r2, #8
 80021a6:	4619      	mov	r1, r3
 80021a8:	481e      	ldr	r0, [pc, #120]	; (8002224 <MX_TIM1_Init+0x19c>)
 80021aa:	f004 f965 	bl	8006478 <HAL_TIM_PWM_ConfigChannel>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 80021b4:	f7ff fc8a 	bl	8001acc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80021b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80021bc:	220c      	movs	r2, #12
 80021be:	4619      	mov	r1, r3
 80021c0:	4818      	ldr	r0, [pc, #96]	; (8002224 <MX_TIM1_Init+0x19c>)
 80021c2:	f004 f959 	bl	8006478 <HAL_TIM_PWM_ConfigChannel>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 80021cc:	f7ff fc7e 	bl	8001acc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80021d0:	2300      	movs	r3, #0
 80021d2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80021d4:	2300      	movs	r3, #0
 80021d6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80021d8:	2300      	movs	r3, #0
 80021da:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80021dc:	2300      	movs	r3, #0
 80021de:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80021e0:	2300      	movs	r3, #0
 80021e2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80021e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021e8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80021ea:	2300      	movs	r3, #0
 80021ec:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80021ee:	2300      	movs	r3, #0
 80021f0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80021f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021f6:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80021f8:	2300      	movs	r3, #0
 80021fa:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80021fc:	2300      	movs	r3, #0
 80021fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002200:	1d3b      	adds	r3, r7, #4
 8002202:	4619      	mov	r1, r3
 8002204:	4807      	ldr	r0, [pc, #28]	; (8002224 <MX_TIM1_Init+0x19c>)
 8002206:	f004 ff1f 	bl	8007048 <HAL_TIMEx_ConfigBreakDeadTime>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <MX_TIM1_Init+0x18c>
  {
    Error_Handler();
 8002210:	f7ff fc5c 	bl	8001acc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002214:	4803      	ldr	r0, [pc, #12]	; (8002224 <MX_TIM1_Init+0x19c>)
 8002216:	f000 f871 	bl	80022fc <HAL_TIM_MspPostInit>

}
 800221a:	bf00      	nop
 800221c:	3768      	adds	r7, #104	; 0x68
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	20000288 	.word	0x20000288
 8002228:	40012c00 	.word	0x40012c00

0800222c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002230:	4b0f      	ldr	r3, [pc, #60]	; (8002270 <MX_TIM16_Init+0x44>)
 8002232:	4a10      	ldr	r2, [pc, #64]	; (8002274 <MX_TIM16_Init+0x48>)
 8002234:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 8000-1;
 8002236:	4b0e      	ldr	r3, [pc, #56]	; (8002270 <MX_TIM16_Init+0x44>)
 8002238:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800223c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800223e:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <MX_TIM16_Init+0x44>)
 8002240:	2200      	movs	r2, #0
 8002242:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 100-1;
 8002244:	4b0a      	ldr	r3, [pc, #40]	; (8002270 <MX_TIM16_Init+0x44>)
 8002246:	2263      	movs	r2, #99	; 0x63
 8002248:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800224a:	4b09      	ldr	r3, [pc, #36]	; (8002270 <MX_TIM16_Init+0x44>)
 800224c:	2200      	movs	r2, #0
 800224e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002250:	4b07      	ldr	r3, [pc, #28]	; (8002270 <MX_TIM16_Init+0x44>)
 8002252:	2200      	movs	r2, #0
 8002254:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002256:	4b06      	ldr	r3, [pc, #24]	; (8002270 <MX_TIM16_Init+0x44>)
 8002258:	2200      	movs	r2, #0
 800225a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800225c:	4804      	ldr	r0, [pc, #16]	; (8002270 <MX_TIM16_Init+0x44>)
 800225e:	f003 fedf 	bl	8006020 <HAL_TIM_Base_Init>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d001      	beq.n	800226c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8002268:	f7ff fc30 	bl	8001acc <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800226c:	bf00      	nop
 800226e:	bd80      	pop	{r7, pc}
 8002270:	200002d4 	.word	0x200002d4
 8002274:	40014400 	.word	0x40014400

08002278 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a1a      	ldr	r2, [pc, #104]	; (80022f0 <HAL_TIM_Base_MspInit+0x78>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d114      	bne.n	80022b4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800228a:	4b1a      	ldr	r3, [pc, #104]	; (80022f4 <HAL_TIM_Base_MspInit+0x7c>)
 800228c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800228e:	4a19      	ldr	r2, [pc, #100]	; (80022f4 <HAL_TIM_Base_MspInit+0x7c>)
 8002290:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002294:	6613      	str	r3, [r2, #96]	; 0x60
 8002296:	4b17      	ldr	r3, [pc, #92]	; (80022f4 <HAL_TIM_Base_MspInit+0x7c>)
 8002298:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800229a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80022a2:	2200      	movs	r2, #0
 80022a4:	2100      	movs	r1, #0
 80022a6:	2019      	movs	r0, #25
 80022a8:	f000 f9fd 	bl	80026a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80022ac:	2019      	movs	r0, #25
 80022ae:	f000 fa16 	bl	80026de <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 80022b2:	e018      	b.n	80022e6 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM16)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a0f      	ldr	r2, [pc, #60]	; (80022f8 <HAL_TIM_Base_MspInit+0x80>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d113      	bne.n	80022e6 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80022be:	4b0d      	ldr	r3, [pc, #52]	; (80022f4 <HAL_TIM_Base_MspInit+0x7c>)
 80022c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022c2:	4a0c      	ldr	r2, [pc, #48]	; (80022f4 <HAL_TIM_Base_MspInit+0x7c>)
 80022c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022c8:	6613      	str	r3, [r2, #96]	; 0x60
 80022ca:	4b0a      	ldr	r3, [pc, #40]	; (80022f4 <HAL_TIM_Base_MspInit+0x7c>)
 80022cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d2:	60bb      	str	r3, [r7, #8]
 80022d4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80022d6:	2200      	movs	r2, #0
 80022d8:	2100      	movs	r1, #0
 80022da:	2019      	movs	r0, #25
 80022dc:	f000 f9e3 	bl	80026a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80022e0:	2019      	movs	r0, #25
 80022e2:	f000 f9fc 	bl	80026de <HAL_NVIC_EnableIRQ>
}
 80022e6:	bf00      	nop
 80022e8:	3710      	adds	r7, #16
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	40012c00 	.word	0x40012c00
 80022f4:	40021000 	.word	0x40021000
 80022f8:	40014400 	.word	0x40014400

080022fc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b088      	sub	sp, #32
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002304:	f107 030c 	add.w	r3, r7, #12
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	609a      	str	r2, [r3, #8]
 8002310:	60da      	str	r2, [r3, #12]
 8002312:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a12      	ldr	r2, [pc, #72]	; (8002364 <HAL_TIM_MspPostInit+0x68>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d11d      	bne.n	800235a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800231e:	4b12      	ldr	r3, [pc, #72]	; (8002368 <HAL_TIM_MspPostInit+0x6c>)
 8002320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002322:	4a11      	ldr	r2, [pc, #68]	; (8002368 <HAL_TIM_MspPostInit+0x6c>)
 8002324:	f043 0301 	orr.w	r3, r3, #1
 8002328:	64d3      	str	r3, [r2, #76]	; 0x4c
 800232a:	4b0f      	ldr	r3, [pc, #60]	; (8002368 <HAL_TIM_MspPostInit+0x6c>)
 800232c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	60bb      	str	r3, [r7, #8]
 8002334:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002336:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800233a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233c:	2302      	movs	r3, #2
 800233e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002340:	2300      	movs	r3, #0
 8002342:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002344:	2300      	movs	r3, #0
 8002346:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002348:	2301      	movs	r3, #1
 800234a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800234c:	f107 030c 	add.w	r3, r7, #12
 8002350:	4619      	mov	r1, r3
 8002352:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002356:	f000 fbd5 	bl	8002b04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800235a:	bf00      	nop
 800235c:	3720      	adds	r7, #32
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40012c00 	.word	0x40012c00
 8002368:	40021000 	.word	0x40021000

0800236c <Reset_Handler>:
 800236c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023a4 <LoopForever+0x2>
 8002370:	f7ff fe78 	bl	8002064 <SystemInit>
 8002374:	480c      	ldr	r0, [pc, #48]	; (80023a8 <LoopForever+0x6>)
 8002376:	490d      	ldr	r1, [pc, #52]	; (80023ac <LoopForever+0xa>)
 8002378:	4a0d      	ldr	r2, [pc, #52]	; (80023b0 <LoopForever+0xe>)
 800237a:	2300      	movs	r3, #0
 800237c:	e002      	b.n	8002384 <LoopCopyDataInit>

0800237e <CopyDataInit>:
 800237e:	58d4      	ldr	r4, [r2, r3]
 8002380:	50c4      	str	r4, [r0, r3]
 8002382:	3304      	adds	r3, #4

08002384 <LoopCopyDataInit>:
 8002384:	18c4      	adds	r4, r0, r3
 8002386:	428c      	cmp	r4, r1
 8002388:	d3f9      	bcc.n	800237e <CopyDataInit>
 800238a:	4a0a      	ldr	r2, [pc, #40]	; (80023b4 <LoopForever+0x12>)
 800238c:	4c0a      	ldr	r4, [pc, #40]	; (80023b8 <LoopForever+0x16>)
 800238e:	2300      	movs	r3, #0
 8002390:	e001      	b.n	8002396 <LoopFillZerobss>

08002392 <FillZerobss>:
 8002392:	6013      	str	r3, [r2, #0]
 8002394:	3204      	adds	r2, #4

08002396 <LoopFillZerobss>:
 8002396:	42a2      	cmp	r2, r4
 8002398:	d3fb      	bcc.n	8002392 <FillZerobss>
 800239a:	f004 feeb 	bl	8007174 <__libc_init_array>
 800239e:	f7ff faf9 	bl	8001994 <main>

080023a2 <LoopForever>:
 80023a2:	e7fe      	b.n	80023a2 <LoopForever>
 80023a4:	20010000 	.word	0x20010000
 80023a8:	20000000 	.word	0x20000000
 80023ac:	2000000c 	.word	0x2000000c
 80023b0:	08007234 	.word	0x08007234
 80023b4:	2000000c 	.word	0x2000000c
 80023b8:	20000324 	.word	0x20000324

080023bc <ADC1_IRQHandler>:
 80023bc:	e7fe      	b.n	80023bc <ADC1_IRQHandler>

080023be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b082      	sub	sp, #8
 80023c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80023c4:	2300      	movs	r3, #0
 80023c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023c8:	2003      	movs	r0, #3
 80023ca:	f000 f961 	bl	8002690 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023ce:	2000      	movs	r0, #0
 80023d0:	f000 f80e 	bl	80023f0 <HAL_InitTick>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d002      	beq.n	80023e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	71fb      	strb	r3, [r7, #7]
 80023de:	e001      	b.n	80023e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023e0:	f7ff fcac 	bl	8001d3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023e4:	79fb      	ldrb	r3, [r7, #7]
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
	...

080023f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023f8:	2300      	movs	r3, #0
 80023fa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80023fc:	4b17      	ldr	r3, [pc, #92]	; (800245c <HAL_InitTick+0x6c>)
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d023      	beq.n	800244c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002404:	4b16      	ldr	r3, [pc, #88]	; (8002460 <HAL_InitTick+0x70>)
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	4b14      	ldr	r3, [pc, #80]	; (800245c <HAL_InitTick+0x6c>)
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	4619      	mov	r1, r3
 800240e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002412:	fbb3 f3f1 	udiv	r3, r3, r1
 8002416:	fbb2 f3f3 	udiv	r3, r2, r3
 800241a:	4618      	mov	r0, r3
 800241c:	f000 f96d 	bl	80026fa <HAL_SYSTICK_Config>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d10f      	bne.n	8002446 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2b0f      	cmp	r3, #15
 800242a:	d809      	bhi.n	8002440 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800242c:	2200      	movs	r2, #0
 800242e:	6879      	ldr	r1, [r7, #4]
 8002430:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002434:	f000 f937 	bl	80026a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002438:	4a0a      	ldr	r2, [pc, #40]	; (8002464 <HAL_InitTick+0x74>)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6013      	str	r3, [r2, #0]
 800243e:	e007      	b.n	8002450 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	73fb      	strb	r3, [r7, #15]
 8002444:	e004      	b.n	8002450 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	73fb      	strb	r3, [r7, #15]
 800244a:	e001      	b.n	8002450 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002450:	7bfb      	ldrb	r3, [r7, #15]
}
 8002452:	4618      	mov	r0, r3
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	20000008 	.word	0x20000008
 8002460:	20000000 	.word	0x20000000
 8002464:	20000004 	.word	0x20000004

08002468 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800246c:	4b06      	ldr	r3, [pc, #24]	; (8002488 <HAL_IncTick+0x20>)
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	461a      	mov	r2, r3
 8002472:	4b06      	ldr	r3, [pc, #24]	; (800248c <HAL_IncTick+0x24>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4413      	add	r3, r2
 8002478:	4a04      	ldr	r2, [pc, #16]	; (800248c <HAL_IncTick+0x24>)
 800247a:	6013      	str	r3, [r2, #0]
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	20000008 	.word	0x20000008
 800248c:	20000320 	.word	0x20000320

08002490 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  return uwTick;
 8002494:	4b03      	ldr	r3, [pc, #12]	; (80024a4 <HAL_GetTick+0x14>)
 8002496:	681b      	ldr	r3, [r3, #0]
}
 8002498:	4618      	mov	r0, r3
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	20000320 	.word	0x20000320

080024a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024b0:	f7ff ffee 	bl	8002490 <HAL_GetTick>
 80024b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024c0:	d005      	beq.n	80024ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80024c2:	4b0a      	ldr	r3, [pc, #40]	; (80024ec <HAL_Delay+0x44>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	461a      	mov	r2, r3
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	4413      	add	r3, r2
 80024cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024ce:	bf00      	nop
 80024d0:	f7ff ffde 	bl	8002490 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d8f7      	bhi.n	80024d0 <HAL_Delay+0x28>
  {
  }
}
 80024e0:	bf00      	nop
 80024e2:	bf00      	nop
 80024e4:	3710      	adds	r7, #16
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000008 	.word	0x20000008

080024f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b085      	sub	sp, #20
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f003 0307 	and.w	r3, r3, #7
 80024fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002500:	4b0c      	ldr	r3, [pc, #48]	; (8002534 <__NVIC_SetPriorityGrouping+0x44>)
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002506:	68ba      	ldr	r2, [r7, #8]
 8002508:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800250c:	4013      	ands	r3, r2
 800250e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002518:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800251c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002520:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002522:	4a04      	ldr	r2, [pc, #16]	; (8002534 <__NVIC_SetPriorityGrouping+0x44>)
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	60d3      	str	r3, [r2, #12]
}
 8002528:	bf00      	nop
 800252a:	3714      	adds	r7, #20
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr
 8002534:	e000ed00 	.word	0xe000ed00

08002538 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800253c:	4b04      	ldr	r3, [pc, #16]	; (8002550 <__NVIC_GetPriorityGrouping+0x18>)
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	0a1b      	lsrs	r3, r3, #8
 8002542:	f003 0307 	and.w	r3, r3, #7
}
 8002546:	4618      	mov	r0, r3
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	e000ed00 	.word	0xe000ed00

08002554 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	4603      	mov	r3, r0
 800255c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800255e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002562:	2b00      	cmp	r3, #0
 8002564:	db0b      	blt.n	800257e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002566:	79fb      	ldrb	r3, [r7, #7]
 8002568:	f003 021f 	and.w	r2, r3, #31
 800256c:	4907      	ldr	r1, [pc, #28]	; (800258c <__NVIC_EnableIRQ+0x38>)
 800256e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002572:	095b      	lsrs	r3, r3, #5
 8002574:	2001      	movs	r0, #1
 8002576:	fa00 f202 	lsl.w	r2, r0, r2
 800257a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	e000e100 	.word	0xe000e100

08002590 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	4603      	mov	r3, r0
 8002598:	6039      	str	r1, [r7, #0]
 800259a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800259c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	db0a      	blt.n	80025ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	b2da      	uxtb	r2, r3
 80025a8:	490c      	ldr	r1, [pc, #48]	; (80025dc <__NVIC_SetPriority+0x4c>)
 80025aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ae:	0112      	lsls	r2, r2, #4
 80025b0:	b2d2      	uxtb	r2, r2
 80025b2:	440b      	add	r3, r1
 80025b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025b8:	e00a      	b.n	80025d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	b2da      	uxtb	r2, r3
 80025be:	4908      	ldr	r1, [pc, #32]	; (80025e0 <__NVIC_SetPriority+0x50>)
 80025c0:	79fb      	ldrb	r3, [r7, #7]
 80025c2:	f003 030f 	and.w	r3, r3, #15
 80025c6:	3b04      	subs	r3, #4
 80025c8:	0112      	lsls	r2, r2, #4
 80025ca:	b2d2      	uxtb	r2, r2
 80025cc:	440b      	add	r3, r1
 80025ce:	761a      	strb	r2, [r3, #24]
}
 80025d0:	bf00      	nop
 80025d2:	370c      	adds	r7, #12
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr
 80025dc:	e000e100 	.word	0xe000e100
 80025e0:	e000ed00 	.word	0xe000ed00

080025e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b089      	sub	sp, #36	; 0x24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	60f8      	str	r0, [r7, #12]
 80025ec:	60b9      	str	r1, [r7, #8]
 80025ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	f003 0307 	and.w	r3, r3, #7
 80025f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	f1c3 0307 	rsb	r3, r3, #7
 80025fe:	2b04      	cmp	r3, #4
 8002600:	bf28      	it	cs
 8002602:	2304      	movcs	r3, #4
 8002604:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	3304      	adds	r3, #4
 800260a:	2b06      	cmp	r3, #6
 800260c:	d902      	bls.n	8002614 <NVIC_EncodePriority+0x30>
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	3b03      	subs	r3, #3
 8002612:	e000      	b.n	8002616 <NVIC_EncodePriority+0x32>
 8002614:	2300      	movs	r3, #0
 8002616:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002618:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	fa02 f303 	lsl.w	r3, r2, r3
 8002622:	43da      	mvns	r2, r3
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	401a      	ands	r2, r3
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800262c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	fa01 f303 	lsl.w	r3, r1, r3
 8002636:	43d9      	mvns	r1, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800263c:	4313      	orrs	r3, r2
         );
}
 800263e:	4618      	mov	r0, r3
 8002640:	3724      	adds	r7, #36	; 0x24
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
	...

0800264c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	3b01      	subs	r3, #1
 8002658:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800265c:	d301      	bcc.n	8002662 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800265e:	2301      	movs	r3, #1
 8002660:	e00f      	b.n	8002682 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002662:	4a0a      	ldr	r2, [pc, #40]	; (800268c <SysTick_Config+0x40>)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	3b01      	subs	r3, #1
 8002668:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800266a:	210f      	movs	r1, #15
 800266c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002670:	f7ff ff8e 	bl	8002590 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002674:	4b05      	ldr	r3, [pc, #20]	; (800268c <SysTick_Config+0x40>)
 8002676:	2200      	movs	r2, #0
 8002678:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800267a:	4b04      	ldr	r3, [pc, #16]	; (800268c <SysTick_Config+0x40>)
 800267c:	2207      	movs	r2, #7
 800267e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	e000e010 	.word	0xe000e010

08002690 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f7ff ff29 	bl	80024f0 <__NVIC_SetPriorityGrouping>
}
 800269e:	bf00      	nop
 80026a0:	3708      	adds	r7, #8
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b086      	sub	sp, #24
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	4603      	mov	r3, r0
 80026ae:	60b9      	str	r1, [r7, #8]
 80026b0:	607a      	str	r2, [r7, #4]
 80026b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026b8:	f7ff ff3e 	bl	8002538 <__NVIC_GetPriorityGrouping>
 80026bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	68b9      	ldr	r1, [r7, #8]
 80026c2:	6978      	ldr	r0, [r7, #20]
 80026c4:	f7ff ff8e 	bl	80025e4 <NVIC_EncodePriority>
 80026c8:	4602      	mov	r2, r0
 80026ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ce:	4611      	mov	r1, r2
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff ff5d 	bl	8002590 <__NVIC_SetPriority>
}
 80026d6:	bf00      	nop
 80026d8:	3718      	adds	r7, #24
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b082      	sub	sp, #8
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	4603      	mov	r3, r0
 80026e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7ff ff31 	bl	8002554 <__NVIC_EnableIRQ>
}
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b082      	sub	sp, #8
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f7ff ffa2 	bl	800264c <SysTick_Config>
 8002708:	4603      	mov	r3, r0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
	...

08002714 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d101      	bne.n	8002726 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e098      	b.n	8002858 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	461a      	mov	r2, r3
 800272c:	4b4d      	ldr	r3, [pc, #308]	; (8002864 <HAL_DMA_Init+0x150>)
 800272e:	429a      	cmp	r2, r3
 8002730:	d80f      	bhi.n	8002752 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	461a      	mov	r2, r3
 8002738:	4b4b      	ldr	r3, [pc, #300]	; (8002868 <HAL_DMA_Init+0x154>)
 800273a:	4413      	add	r3, r2
 800273c:	4a4b      	ldr	r2, [pc, #300]	; (800286c <HAL_DMA_Init+0x158>)
 800273e:	fba2 2303 	umull	r2, r3, r2, r3
 8002742:	091b      	lsrs	r3, r3, #4
 8002744:	009a      	lsls	r2, r3, #2
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4a48      	ldr	r2, [pc, #288]	; (8002870 <HAL_DMA_Init+0x15c>)
 800274e:	641a      	str	r2, [r3, #64]	; 0x40
 8002750:	e00e      	b.n	8002770 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	461a      	mov	r2, r3
 8002758:	4b46      	ldr	r3, [pc, #280]	; (8002874 <HAL_DMA_Init+0x160>)
 800275a:	4413      	add	r3, r2
 800275c:	4a43      	ldr	r2, [pc, #268]	; (800286c <HAL_DMA_Init+0x158>)
 800275e:	fba2 2303 	umull	r2, r3, r2, r3
 8002762:	091b      	lsrs	r3, r3, #4
 8002764:	009a      	lsls	r2, r3, #2
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a42      	ldr	r2, [pc, #264]	; (8002878 <HAL_DMA_Init+0x164>)
 800276e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2202      	movs	r2, #2
 8002774:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002786:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800278a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002794:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	699b      	ldr	r3, [r3, #24]
 80027a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a1b      	ldr	r3, [r3, #32]
 80027b2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80027b4:	68fa      	ldr	r2, [r7, #12]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68fa      	ldr	r2, [r7, #12]
 80027c0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027ca:	d039      	beq.n	8002840 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d0:	4a27      	ldr	r2, [pc, #156]	; (8002870 <HAL_DMA_Init+0x15c>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d11a      	bne.n	800280c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80027d6:	4b29      	ldr	r3, [pc, #164]	; (800287c <HAL_DMA_Init+0x168>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027de:	f003 031c 	and.w	r3, r3, #28
 80027e2:	210f      	movs	r1, #15
 80027e4:	fa01 f303 	lsl.w	r3, r1, r3
 80027e8:	43db      	mvns	r3, r3
 80027ea:	4924      	ldr	r1, [pc, #144]	; (800287c <HAL_DMA_Init+0x168>)
 80027ec:	4013      	ands	r3, r2
 80027ee:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80027f0:	4b22      	ldr	r3, [pc, #136]	; (800287c <HAL_DMA_Init+0x168>)
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6859      	ldr	r1, [r3, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027fc:	f003 031c 	and.w	r3, r3, #28
 8002800:	fa01 f303 	lsl.w	r3, r1, r3
 8002804:	491d      	ldr	r1, [pc, #116]	; (800287c <HAL_DMA_Init+0x168>)
 8002806:	4313      	orrs	r3, r2
 8002808:	600b      	str	r3, [r1, #0]
 800280a:	e019      	b.n	8002840 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800280c:	4b1c      	ldr	r3, [pc, #112]	; (8002880 <HAL_DMA_Init+0x16c>)
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002814:	f003 031c 	and.w	r3, r3, #28
 8002818:	210f      	movs	r1, #15
 800281a:	fa01 f303 	lsl.w	r3, r1, r3
 800281e:	43db      	mvns	r3, r3
 8002820:	4917      	ldr	r1, [pc, #92]	; (8002880 <HAL_DMA_Init+0x16c>)
 8002822:	4013      	ands	r3, r2
 8002824:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002826:	4b16      	ldr	r3, [pc, #88]	; (8002880 <HAL_DMA_Init+0x16c>)
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6859      	ldr	r1, [r3, #4]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002832:	f003 031c 	and.w	r3, r3, #28
 8002836:	fa01 f303 	lsl.w	r3, r1, r3
 800283a:	4911      	ldr	r1, [pc, #68]	; (8002880 <HAL_DMA_Init+0x16c>)
 800283c:	4313      	orrs	r3, r2
 800283e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2201      	movs	r2, #1
 800284a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002856:	2300      	movs	r3, #0
}
 8002858:	4618      	mov	r0, r3
 800285a:	3714      	adds	r7, #20
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr
 8002864:	40020407 	.word	0x40020407
 8002868:	bffdfff8 	.word	0xbffdfff8
 800286c:	cccccccd 	.word	0xcccccccd
 8002870:	40020000 	.word	0x40020000
 8002874:	bffdfbf8 	.word	0xbffdfbf8
 8002878:	40020400 	.word	0x40020400
 800287c:	400200a8 	.word	0x400200a8
 8002880:	400204a8 	.word	0x400204a8

08002884 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
 8002890:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002892:	2300      	movs	r3, #0
 8002894:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800289c:	2b01      	cmp	r3, #1
 800289e:	d101      	bne.n	80028a4 <HAL_DMA_Start_IT+0x20>
 80028a0:	2302      	movs	r3, #2
 80028a2:	e04b      	b.n	800293c <HAL_DMA_Start_IT+0xb8>
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2201      	movs	r2, #1
 80028a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d13a      	bne.n	800292e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2202      	movs	r2, #2
 80028bc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2200      	movs	r2, #0
 80028c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f022 0201 	bic.w	r2, r2, #1
 80028d4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	68b9      	ldr	r1, [r7, #8]
 80028dc:	68f8      	ldr	r0, [r7, #12]
 80028de:	f000 f8e0 	bl	8002aa2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d008      	beq.n	80028fc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f042 020e 	orr.w	r2, r2, #14
 80028f8:	601a      	str	r2, [r3, #0]
 80028fa:	e00f      	b.n	800291c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f022 0204 	bic.w	r2, r2, #4
 800290a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f042 020a 	orr.w	r2, r2, #10
 800291a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f042 0201 	orr.w	r2, r2, #1
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	e005      	b.n	800293a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002936:	2302      	movs	r3, #2
 8002938:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800293a:	7dfb      	ldrb	r3, [r7, #23]
}
 800293c:	4618      	mov	r0, r3
 800293e:	3718      	adds	r7, #24
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002960:	f003 031c 	and.w	r3, r3, #28
 8002964:	2204      	movs	r2, #4
 8002966:	409a      	lsls	r2, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	4013      	ands	r3, r2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d026      	beq.n	80029be <HAL_DMA_IRQHandler+0x7a>
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	f003 0304 	and.w	r3, r3, #4
 8002976:	2b00      	cmp	r3, #0
 8002978:	d021      	beq.n	80029be <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0320 	and.w	r3, r3, #32
 8002984:	2b00      	cmp	r3, #0
 8002986:	d107      	bne.n	8002998 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 0204 	bic.w	r2, r2, #4
 8002996:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299c:	f003 021c 	and.w	r2, r3, #28
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a4:	2104      	movs	r1, #4
 80029a6:	fa01 f202 	lsl.w	r2, r1, r2
 80029aa:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d071      	beq.n	8002a98 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80029bc:	e06c      	b.n	8002a98 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029c2:	f003 031c 	and.w	r3, r3, #28
 80029c6:	2202      	movs	r2, #2
 80029c8:	409a      	lsls	r2, r3
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	4013      	ands	r3, r2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d02e      	beq.n	8002a30 <HAL_DMA_IRQHandler+0xec>
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d029      	beq.n	8002a30 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0320 	and.w	r3, r3, #32
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d10b      	bne.n	8002a02 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f022 020a 	bic.w	r2, r2, #10
 80029f8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2201      	movs	r2, #1
 80029fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a06:	f003 021c 	and.w	r2, r3, #28
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0e:	2102      	movs	r1, #2
 8002a10:	fa01 f202 	lsl.w	r2, r1, r2
 8002a14:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d038      	beq.n	8002a98 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002a2e:	e033      	b.n	8002a98 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a34:	f003 031c 	and.w	r3, r3, #28
 8002a38:	2208      	movs	r2, #8
 8002a3a:	409a      	lsls	r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	4013      	ands	r3, r2
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d02a      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x156>
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	f003 0308 	and.w	r3, r3, #8
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d025      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f022 020e 	bic.w	r2, r2, #14
 8002a5c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a62:	f003 021c 	and.w	r2, r3, #28
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a70:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2201      	movs	r2, #1
 8002a76:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d004      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002a98:	bf00      	nop
 8002a9a:	bf00      	nop
}
 8002a9c:	3710      	adds	r7, #16
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}

08002aa2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	b085      	sub	sp, #20
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	60f8      	str	r0, [r7, #12]
 8002aaa:	60b9      	str	r1, [r7, #8]
 8002aac:	607a      	str	r2, [r7, #4]
 8002aae:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab4:	f003 021c 	and.w	r2, r3, #28
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abc:	2101      	movs	r1, #1
 8002abe:	fa01 f202 	lsl.w	r2, r1, r2
 8002ac2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	2b10      	cmp	r3, #16
 8002ad2:	d108      	bne.n	8002ae6 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	68ba      	ldr	r2, [r7, #8]
 8002ae2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002ae4:	e007      	b.n	8002af6 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	68ba      	ldr	r2, [r7, #8]
 8002aec:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	60da      	str	r2, [r3, #12]
}
 8002af6:	bf00      	nop
 8002af8:	3714      	adds	r7, #20
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
	...

08002b04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b087      	sub	sp, #28
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b12:	e148      	b.n	8002da6 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	2101      	movs	r1, #1
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b20:	4013      	ands	r3, r2
 8002b22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	f000 813a 	beq.w	8002da0 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f003 0303 	and.w	r3, r3, #3
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d005      	beq.n	8002b44 <HAL_GPIO_Init+0x40>
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f003 0303 	and.w	r3, r3, #3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d130      	bne.n	8002ba6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	2203      	movs	r2, #3
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	43db      	mvns	r3, r3
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	68da      	ldr	r2, [r3, #12]
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	693a      	ldr	r2, [r7, #16]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	693a      	ldr	r2, [r7, #16]
 8002b72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	43db      	mvns	r3, r3
 8002b84:	693a      	ldr	r2, [r7, #16]
 8002b86:	4013      	ands	r3, r2
 8002b88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	091b      	lsrs	r3, r3, #4
 8002b90:	f003 0201 	and.w	r2, r3, #1
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9a:	693a      	ldr	r2, [r7, #16]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f003 0303 	and.w	r3, r3, #3
 8002bae:	2b03      	cmp	r3, #3
 8002bb0:	d017      	beq.n	8002be2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	2203      	movs	r2, #3
 8002bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc2:	43db      	mvns	r3, r3
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	689a      	ldr	r2, [r3, #8]
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd6:	693a      	ldr	r2, [r7, #16]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f003 0303 	and.w	r3, r3, #3
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d123      	bne.n	8002c36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	08da      	lsrs	r2, r3, #3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	3208      	adds	r2, #8
 8002bf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bfa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	f003 0307 	and.w	r3, r3, #7
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	220f      	movs	r2, #15
 8002c06:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0a:	43db      	mvns	r3, r3
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	4013      	ands	r3, r2
 8002c10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	691a      	ldr	r2, [r3, #16]
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	f003 0307 	and.w	r3, r3, #7
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c22:	693a      	ldr	r2, [r7, #16]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	08da      	lsrs	r2, r3, #3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	3208      	adds	r2, #8
 8002c30:	6939      	ldr	r1, [r7, #16]
 8002c32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	2203      	movs	r2, #3
 8002c42:	fa02 f303 	lsl.w	r3, r2, r3
 8002c46:	43db      	mvns	r3, r3
 8002c48:	693a      	ldr	r2, [r7, #16]
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f003 0203 	and.w	r2, r3, #3
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5e:	693a      	ldr	r2, [r7, #16]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	693a      	ldr	r2, [r7, #16]
 8002c68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	f000 8094 	beq.w	8002da0 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c78:	4b52      	ldr	r3, [pc, #328]	; (8002dc4 <HAL_GPIO_Init+0x2c0>)
 8002c7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c7c:	4a51      	ldr	r2, [pc, #324]	; (8002dc4 <HAL_GPIO_Init+0x2c0>)
 8002c7e:	f043 0301 	orr.w	r3, r3, #1
 8002c82:	6613      	str	r3, [r2, #96]	; 0x60
 8002c84:	4b4f      	ldr	r3, [pc, #316]	; (8002dc4 <HAL_GPIO_Init+0x2c0>)
 8002c86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c88:	f003 0301 	and.w	r3, r3, #1
 8002c8c:	60bb      	str	r3, [r7, #8]
 8002c8e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c90:	4a4d      	ldr	r2, [pc, #308]	; (8002dc8 <HAL_GPIO_Init+0x2c4>)
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	089b      	lsrs	r3, r3, #2
 8002c96:	3302      	adds	r3, #2
 8002c98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f003 0303 	and.w	r3, r3, #3
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	220f      	movs	r2, #15
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	43db      	mvns	r3, r3
 8002cae:	693a      	ldr	r2, [r7, #16]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002cba:	d00d      	beq.n	8002cd8 <HAL_GPIO_Init+0x1d4>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4a43      	ldr	r2, [pc, #268]	; (8002dcc <HAL_GPIO_Init+0x2c8>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d007      	beq.n	8002cd4 <HAL_GPIO_Init+0x1d0>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	4a42      	ldr	r2, [pc, #264]	; (8002dd0 <HAL_GPIO_Init+0x2cc>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d101      	bne.n	8002cd0 <HAL_GPIO_Init+0x1cc>
 8002ccc:	2302      	movs	r3, #2
 8002cce:	e004      	b.n	8002cda <HAL_GPIO_Init+0x1d6>
 8002cd0:	2307      	movs	r3, #7
 8002cd2:	e002      	b.n	8002cda <HAL_GPIO_Init+0x1d6>
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e000      	b.n	8002cda <HAL_GPIO_Init+0x1d6>
 8002cd8:	2300      	movs	r3, #0
 8002cda:	697a      	ldr	r2, [r7, #20]
 8002cdc:	f002 0203 	and.w	r2, r2, #3
 8002ce0:	0092      	lsls	r2, r2, #2
 8002ce2:	4093      	lsls	r3, r2
 8002ce4:	693a      	ldr	r2, [r7, #16]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002cea:	4937      	ldr	r1, [pc, #220]	; (8002dc8 <HAL_GPIO_Init+0x2c4>)
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	089b      	lsrs	r3, r3, #2
 8002cf0:	3302      	adds	r3, #2
 8002cf2:	693a      	ldr	r2, [r7, #16]
 8002cf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002cf8:	4b36      	ldr	r3, [pc, #216]	; (8002dd4 <HAL_GPIO_Init+0x2d0>)
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	43db      	mvns	r3, r3
 8002d02:	693a      	ldr	r2, [r7, #16]
 8002d04:	4013      	ands	r3, r2
 8002d06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d003      	beq.n	8002d1c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002d14:	693a      	ldr	r2, [r7, #16]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d1c:	4a2d      	ldr	r2, [pc, #180]	; (8002dd4 <HAL_GPIO_Init+0x2d0>)
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d22:	4b2c      	ldr	r3, [pc, #176]	; (8002dd4 <HAL_GPIO_Init+0x2d0>)
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	43db      	mvns	r3, r3
 8002d2c:	693a      	ldr	r2, [r7, #16]
 8002d2e:	4013      	ands	r3, r2
 8002d30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d003      	beq.n	8002d46 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d46:	4a23      	ldr	r2, [pc, #140]	; (8002dd4 <HAL_GPIO_Init+0x2d0>)
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002d4c:	4b21      	ldr	r3, [pc, #132]	; (8002dd4 <HAL_GPIO_Init+0x2d0>)
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	43db      	mvns	r3, r3
 8002d56:	693a      	ldr	r2, [r7, #16]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d003      	beq.n	8002d70 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002d68:	693a      	ldr	r2, [r7, #16]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002d70:	4a18      	ldr	r2, [pc, #96]	; (8002dd4 <HAL_GPIO_Init+0x2d0>)
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002d76:	4b17      	ldr	r3, [pc, #92]	; (8002dd4 <HAL_GPIO_Init+0x2d0>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	43db      	mvns	r3, r3
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	4013      	ands	r3, r2
 8002d84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d003      	beq.n	8002d9a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002d92:	693a      	ldr	r2, [r7, #16]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002d9a:	4a0e      	ldr	r2, [pc, #56]	; (8002dd4 <HAL_GPIO_Init+0x2d0>)
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	3301      	adds	r3, #1
 8002da4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	fa22 f303 	lsr.w	r3, r2, r3
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	f47f aeaf 	bne.w	8002b14 <HAL_GPIO_Init+0x10>
  }
}
 8002db6:	bf00      	nop
 8002db8:	bf00      	nop
 8002dba:	371c      	adds	r7, #28
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	40010000 	.word	0x40010000
 8002dcc:	48000400 	.word	0x48000400
 8002dd0:	48000800 	.word	0x48000800
 8002dd4:	40010400 	.word	0x40010400

08002dd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	460b      	mov	r3, r1
 8002de2:	807b      	strh	r3, [r7, #2]
 8002de4:	4613      	mov	r3, r2
 8002de6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002de8:	787b      	ldrb	r3, [r7, #1]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d003      	beq.n	8002df6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002dee:	887a      	ldrh	r2, [r7, #2]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002df4:	e002      	b.n	8002dfc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002df6:	887a      	ldrh	r2, [r7, #2]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002dfc:	bf00      	nop
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	4603      	mov	r3, r0
 8002e10:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002e12:	4b08      	ldr	r3, [pc, #32]	; (8002e34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e14:	695a      	ldr	r2, [r3, #20]
 8002e16:	88fb      	ldrh	r3, [r7, #6]
 8002e18:	4013      	ands	r3, r2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d006      	beq.n	8002e2c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e1e:	4a05      	ldr	r2, [pc, #20]	; (8002e34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e20:	88fb      	ldrh	r3, [r7, #6]
 8002e22:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e24:	88fb      	ldrh	r3, [r7, #6]
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7fe fe2a 	bl	8001a80 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e2c:	bf00      	nop
 8002e2e:	3708      	adds	r7, #8
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	40010400 	.word	0x40010400

08002e38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e081      	b.n	8002f4e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d106      	bne.n	8002e64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f7fe fcde 	bl	8001820 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2224      	movs	r2, #36	; 0x24
 8002e68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f022 0201 	bic.w	r2, r2, #1
 8002e7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685a      	ldr	r2, [r3, #4]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e88:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	689a      	ldr	r2, [r3, #8]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e98:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	68db      	ldr	r3, [r3, #12]
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d107      	bne.n	8002eb2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	689a      	ldr	r2, [r3, #8]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002eae:	609a      	str	r2, [r3, #8]
 8002eb0:	e006      	b.n	8002ec0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	689a      	ldr	r2, [r3, #8]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002ebe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d104      	bne.n	8002ed2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ed0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	6812      	ldr	r2, [r2, #0]
 8002edc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ee0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ee4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	68da      	ldr	r2, [r3, #12]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ef4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	691a      	ldr	r2, [r3, #16]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	69d9      	ldr	r1, [r3, #28]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a1a      	ldr	r2, [r3, #32]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f042 0201 	orr.w	r2, r2, #1
 8002f2e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2220      	movs	r2, #32
 8002f3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002f4c:	2300      	movs	r3, #0
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
	...

08002f58 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b088      	sub	sp, #32
 8002f5c:	af02      	add	r7, sp, #8
 8002f5e:	60f8      	str	r0, [r7, #12]
 8002f60:	4608      	mov	r0, r1
 8002f62:	4611      	mov	r1, r2
 8002f64:	461a      	mov	r2, r3
 8002f66:	4603      	mov	r3, r0
 8002f68:	817b      	strh	r3, [r7, #10]
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	813b      	strh	r3, [r7, #8]
 8002f6e:	4613      	mov	r3, r2
 8002f70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b20      	cmp	r3, #32
 8002f7c:	f040 80f9 	bne.w	8003172 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f80:	6a3b      	ldr	r3, [r7, #32]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d002      	beq.n	8002f8c <HAL_I2C_Mem_Write+0x34>
 8002f86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d105      	bne.n	8002f98 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f92:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e0ed      	b.n	8003174 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d101      	bne.n	8002fa6 <HAL_I2C_Mem_Write+0x4e>
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	e0e6      	b.n	8003174 <HAL_I2C_Mem_Write+0x21c>
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002fae:	f7ff fa6f 	bl	8002490 <HAL_GetTick>
 8002fb2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	9300      	str	r3, [sp, #0]
 8002fb8:	2319      	movs	r3, #25
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002fc0:	68f8      	ldr	r0, [r7, #12]
 8002fc2:	f000 fbcb 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d001      	beq.n	8002fd0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e0d1      	b.n	8003174 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2221      	movs	r2, #33	; 0x21
 8002fd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2240      	movs	r2, #64	; 0x40
 8002fdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	6a3a      	ldr	r2, [r7, #32]
 8002fea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ff0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ff8:	88f8      	ldrh	r0, [r7, #6]
 8002ffa:	893a      	ldrh	r2, [r7, #8]
 8002ffc:	8979      	ldrh	r1, [r7, #10]
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	9301      	str	r3, [sp, #4]
 8003002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003004:	9300      	str	r3, [sp, #0]
 8003006:	4603      	mov	r3, r0
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f000 fadb 	bl	80035c4 <I2C_RequestMemoryWrite>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d005      	beq.n	8003020 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e0a9      	b.n	8003174 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003024:	b29b      	uxth	r3, r3
 8003026:	2bff      	cmp	r3, #255	; 0xff
 8003028:	d90e      	bls.n	8003048 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	22ff      	movs	r2, #255	; 0xff
 800302e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003034:	b2da      	uxtb	r2, r3
 8003036:	8979      	ldrh	r1, [r7, #10]
 8003038:	2300      	movs	r3, #0
 800303a:	9300      	str	r3, [sp, #0]
 800303c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f000 fd33 	bl	8003aac <I2C_TransferConfig>
 8003046:	e00f      	b.n	8003068 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800304c:	b29a      	uxth	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003056:	b2da      	uxtb	r2, r3
 8003058:	8979      	ldrh	r1, [r7, #10]
 800305a:	2300      	movs	r3, #0
 800305c:	9300      	str	r3, [sp, #0]
 800305e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003062:	68f8      	ldr	r0, [r7, #12]
 8003064:	f000 fd22 	bl	8003aac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003068:	697a      	ldr	r2, [r7, #20]
 800306a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f000 fbb5 	bl	80037dc <I2C_WaitOnTXISFlagUntilTimeout>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e07b      	b.n	8003174 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003080:	781a      	ldrb	r2, [r3, #0]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308c:	1c5a      	adds	r2, r3, #1
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003096:	b29b      	uxth	r3, r3
 8003098:	3b01      	subs	r3, #1
 800309a:	b29a      	uxth	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030a4:	3b01      	subs	r3, #1
 80030a6:	b29a      	uxth	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030b0:	b29b      	uxth	r3, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d034      	beq.n	8003120 <HAL_I2C_Mem_Write+0x1c8>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d130      	bne.n	8003120 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	9300      	str	r3, [sp, #0]
 80030c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c4:	2200      	movs	r2, #0
 80030c6:	2180      	movs	r1, #128	; 0x80
 80030c8:	68f8      	ldr	r0, [r7, #12]
 80030ca:	f000 fb47 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d001      	beq.n	80030d8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e04d      	b.n	8003174 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030dc:	b29b      	uxth	r3, r3
 80030de:	2bff      	cmp	r3, #255	; 0xff
 80030e0:	d90e      	bls.n	8003100 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	22ff      	movs	r2, #255	; 0xff
 80030e6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ec:	b2da      	uxtb	r2, r3
 80030ee:	8979      	ldrh	r1, [r7, #10]
 80030f0:	2300      	movs	r3, #0
 80030f2:	9300      	str	r3, [sp, #0]
 80030f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80030f8:	68f8      	ldr	r0, [r7, #12]
 80030fa:	f000 fcd7 	bl	8003aac <I2C_TransferConfig>
 80030fe:	e00f      	b.n	8003120 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003104:	b29a      	uxth	r2, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800310e:	b2da      	uxtb	r2, r3
 8003110:	8979      	ldrh	r1, [r7, #10]
 8003112:	2300      	movs	r3, #0
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800311a:	68f8      	ldr	r0, [r7, #12]
 800311c:	f000 fcc6 	bl	8003aac <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003124:	b29b      	uxth	r3, r3
 8003126:	2b00      	cmp	r3, #0
 8003128:	d19e      	bne.n	8003068 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800312a:	697a      	ldr	r2, [r7, #20]
 800312c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f000 fb94 	bl	800385c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e01a      	b.n	8003174 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2220      	movs	r2, #32
 8003144:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	6859      	ldr	r1, [r3, #4]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	4b0a      	ldr	r3, [pc, #40]	; (800317c <HAL_I2C_Mem_Write+0x224>)
 8003152:	400b      	ands	r3, r1
 8003154:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2220      	movs	r2, #32
 800315a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800316e:	2300      	movs	r3, #0
 8003170:	e000      	b.n	8003174 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003172:	2302      	movs	r3, #2
  }
}
 8003174:	4618      	mov	r0, r3
 8003176:	3718      	adds	r7, #24
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	fe00e800 	.word	0xfe00e800

08003180 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b088      	sub	sp, #32
 8003184:	af02      	add	r7, sp, #8
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	4608      	mov	r0, r1
 800318a:	4611      	mov	r1, r2
 800318c:	461a      	mov	r2, r3
 800318e:	4603      	mov	r3, r0
 8003190:	817b      	strh	r3, [r7, #10]
 8003192:	460b      	mov	r3, r1
 8003194:	813b      	strh	r3, [r7, #8]
 8003196:	4613      	mov	r3, r2
 8003198:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b20      	cmp	r3, #32
 80031a4:	f040 80fd 	bne.w	80033a2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80031a8:	6a3b      	ldr	r3, [r7, #32]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d002      	beq.n	80031b4 <HAL_I2C_Mem_Read+0x34>
 80031ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d105      	bne.n	80031c0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031ba:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e0f1      	b.n	80033a4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d101      	bne.n	80031ce <HAL_I2C_Mem_Read+0x4e>
 80031ca:	2302      	movs	r3, #2
 80031cc:	e0ea      	b.n	80033a4 <HAL_I2C_Mem_Read+0x224>
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2201      	movs	r2, #1
 80031d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80031d6:	f7ff f95b 	bl	8002490 <HAL_GetTick>
 80031da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	9300      	str	r3, [sp, #0]
 80031e0:	2319      	movs	r3, #25
 80031e2:	2201      	movs	r2, #1
 80031e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031e8:	68f8      	ldr	r0, [r7, #12]
 80031ea:	f000 fab7 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d001      	beq.n	80031f8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e0d5      	b.n	80033a4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2222      	movs	r2, #34	; 0x22
 80031fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2240      	movs	r2, #64	; 0x40
 8003204:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2200      	movs	r2, #0
 800320c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6a3a      	ldr	r2, [r7, #32]
 8003212:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003218:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2200      	movs	r2, #0
 800321e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003220:	88f8      	ldrh	r0, [r7, #6]
 8003222:	893a      	ldrh	r2, [r7, #8]
 8003224:	8979      	ldrh	r1, [r7, #10]
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	9301      	str	r3, [sp, #4]
 800322a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800322c:	9300      	str	r3, [sp, #0]
 800322e:	4603      	mov	r3, r0
 8003230:	68f8      	ldr	r0, [r7, #12]
 8003232:	f000 fa1b 	bl	800366c <I2C_RequestMemoryRead>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d005      	beq.n	8003248 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e0ad      	b.n	80033a4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800324c:	b29b      	uxth	r3, r3
 800324e:	2bff      	cmp	r3, #255	; 0xff
 8003250:	d90e      	bls.n	8003270 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	22ff      	movs	r2, #255	; 0xff
 8003256:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800325c:	b2da      	uxtb	r2, r3
 800325e:	8979      	ldrh	r1, [r7, #10]
 8003260:	4b52      	ldr	r3, [pc, #328]	; (80033ac <HAL_I2C_Mem_Read+0x22c>)
 8003262:	9300      	str	r3, [sp, #0]
 8003264:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	f000 fc1f 	bl	8003aac <I2C_TransferConfig>
 800326e:	e00f      	b.n	8003290 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003274:	b29a      	uxth	r2, r3
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800327e:	b2da      	uxtb	r2, r3
 8003280:	8979      	ldrh	r1, [r7, #10]
 8003282:	4b4a      	ldr	r3, [pc, #296]	; (80033ac <HAL_I2C_Mem_Read+0x22c>)
 8003284:	9300      	str	r3, [sp, #0]
 8003286:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f000 fc0e 	bl	8003aac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	9300      	str	r3, [sp, #0]
 8003294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003296:	2200      	movs	r2, #0
 8003298:	2104      	movs	r1, #4
 800329a:	68f8      	ldr	r0, [r7, #12]
 800329c:	f000 fa5e 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d001      	beq.n	80032aa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e07c      	b.n	80033a4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b4:	b2d2      	uxtb	r2, r2
 80032b6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032bc:	1c5a      	adds	r2, r3, #1
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032c6:	3b01      	subs	r3, #1
 80032c8:	b29a      	uxth	r2, r3
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	3b01      	subs	r3, #1
 80032d6:	b29a      	uxth	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d034      	beq.n	8003350 <HAL_I2C_Mem_Read+0x1d0>
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d130      	bne.n	8003350 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	9300      	str	r3, [sp, #0]
 80032f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032f4:	2200      	movs	r2, #0
 80032f6:	2180      	movs	r1, #128	; 0x80
 80032f8:	68f8      	ldr	r0, [r7, #12]
 80032fa:	f000 fa2f 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d001      	beq.n	8003308 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e04d      	b.n	80033a4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800330c:	b29b      	uxth	r3, r3
 800330e:	2bff      	cmp	r3, #255	; 0xff
 8003310:	d90e      	bls.n	8003330 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	22ff      	movs	r2, #255	; 0xff
 8003316:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800331c:	b2da      	uxtb	r2, r3
 800331e:	8979      	ldrh	r1, [r7, #10]
 8003320:	2300      	movs	r3, #0
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003328:	68f8      	ldr	r0, [r7, #12]
 800332a:	f000 fbbf 	bl	8003aac <I2C_TransferConfig>
 800332e:	e00f      	b.n	8003350 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003334:	b29a      	uxth	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800333e:	b2da      	uxtb	r2, r3
 8003340:	8979      	ldrh	r1, [r7, #10]
 8003342:	2300      	movs	r3, #0
 8003344:	9300      	str	r3, [sp, #0]
 8003346:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800334a:	68f8      	ldr	r0, [r7, #12]
 800334c:	f000 fbae 	bl	8003aac <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003354:	b29b      	uxth	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d19a      	bne.n	8003290 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800335a:	697a      	ldr	r2, [r7, #20]
 800335c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800335e:	68f8      	ldr	r0, [r7, #12]
 8003360:	f000 fa7c 	bl	800385c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e01a      	b.n	80033a4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2220      	movs	r2, #32
 8003374:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	6859      	ldr	r1, [r3, #4]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	4b0b      	ldr	r3, [pc, #44]	; (80033b0 <HAL_I2C_Mem_Read+0x230>)
 8003382:	400b      	ands	r3, r1
 8003384:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2220      	movs	r2, #32
 800338a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800339e:	2300      	movs	r3, #0
 80033a0:	e000      	b.n	80033a4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80033a2:	2302      	movs	r3, #2
  }
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3718      	adds	r7, #24
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	80002400 	.word	0x80002400
 80033b0:	fe00e800 	.word	0xfe00e800

080033b4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b08a      	sub	sp, #40	; 0x28
 80033b8:	af02      	add	r7, sp, #8
 80033ba:	60f8      	str	r0, [r7, #12]
 80033bc:	607a      	str	r2, [r7, #4]
 80033be:	603b      	str	r3, [r7, #0]
 80033c0:	460b      	mov	r3, r1
 80033c2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80033c4:	2300      	movs	r3, #0
 80033c6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	2b20      	cmp	r3, #32
 80033d2:	f040 80f1 	bne.w	80035b8 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	699b      	ldr	r3, [r3, #24]
 80033dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033e4:	d101      	bne.n	80033ea <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80033e6:	2302      	movs	r3, #2
 80033e8:	e0e7      	b.n	80035ba <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d101      	bne.n	80033f8 <HAL_I2C_IsDeviceReady+0x44>
 80033f4:	2302      	movs	r3, #2
 80033f6:	e0e0      	b.n	80035ba <HAL_I2C_IsDeviceReady+0x206>
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2224      	movs	r2, #36	; 0x24
 8003404:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2200      	movs	r2, #0
 800340c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d107      	bne.n	8003426 <HAL_I2C_IsDeviceReady+0x72>
 8003416:	897b      	ldrh	r3, [r7, #10]
 8003418:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800341c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003420:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003424:	e004      	b.n	8003430 <HAL_I2C_IsDeviceReady+0x7c>
 8003426:	897b      	ldrh	r3, [r7, #10]
 8003428:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800342c:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8003430:	68fa      	ldr	r2, [r7, #12]
 8003432:	6812      	ldr	r2, [r2, #0]
 8003434:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003436:	f7ff f82b 	bl	8002490 <HAL_GetTick>
 800343a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	f003 0320 	and.w	r3, r3, #32
 8003446:	2b20      	cmp	r3, #32
 8003448:	bf0c      	ite	eq
 800344a:	2301      	moveq	r3, #1
 800344c:	2300      	movne	r3, #0
 800344e:	b2db      	uxtb	r3, r3
 8003450:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	f003 0310 	and.w	r3, r3, #16
 800345c:	2b10      	cmp	r3, #16
 800345e:	bf0c      	ite	eq
 8003460:	2301      	moveq	r3, #1
 8003462:	2300      	movne	r3, #0
 8003464:	b2db      	uxtb	r3, r3
 8003466:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003468:	e034      	b.n	80034d4 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003470:	d01a      	beq.n	80034a8 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003472:	f7ff f80d 	bl	8002490 <HAL_GetTick>
 8003476:	4602      	mov	r2, r0
 8003478:	69bb      	ldr	r3, [r7, #24]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	683a      	ldr	r2, [r7, #0]
 800347e:	429a      	cmp	r2, r3
 8003480:	d302      	bcc.n	8003488 <HAL_I2C_IsDeviceReady+0xd4>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d10f      	bne.n	80034a8 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2220      	movs	r2, #32
 800348c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003494:	f043 0220 	orr.w	r2, r3, #32
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e088      	b.n	80035ba <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	f003 0320 	and.w	r3, r3, #32
 80034b2:	2b20      	cmp	r3, #32
 80034b4:	bf0c      	ite	eq
 80034b6:	2301      	moveq	r3, #1
 80034b8:	2300      	movne	r3, #0
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	699b      	ldr	r3, [r3, #24]
 80034c4:	f003 0310 	and.w	r3, r3, #16
 80034c8:	2b10      	cmp	r3, #16
 80034ca:	bf0c      	ite	eq
 80034cc:	2301      	moveq	r3, #1
 80034ce:	2300      	movne	r3, #0
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80034d4:	7ffb      	ldrb	r3, [r7, #31]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d102      	bne.n	80034e0 <HAL_I2C_IsDeviceReady+0x12c>
 80034da:	7fbb      	ldrb	r3, [r7, #30]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d0c4      	beq.n	800346a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	699b      	ldr	r3, [r3, #24]
 80034e6:	f003 0310 	and.w	r3, r3, #16
 80034ea:	2b10      	cmp	r3, #16
 80034ec:	d01a      	beq.n	8003524 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	9300      	str	r3, [sp, #0]
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	2200      	movs	r2, #0
 80034f6:	2120      	movs	r1, #32
 80034f8:	68f8      	ldr	r0, [r7, #12]
 80034fa:	f000 f92f 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e058      	b.n	80035ba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2220      	movs	r2, #32
 800350e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2220      	movs	r2, #32
 8003514:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8003520:	2300      	movs	r3, #0
 8003522:	e04a      	b.n	80035ba <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	9300      	str	r3, [sp, #0]
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	2200      	movs	r2, #0
 800352c:	2120      	movs	r1, #32
 800352e:	68f8      	ldr	r0, [r7, #12]
 8003530:	f000 f914 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d001      	beq.n	800353e <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e03d      	b.n	80035ba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2210      	movs	r2, #16
 8003544:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2220      	movs	r2, #32
 800354c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	429a      	cmp	r2, r3
 8003554:	d118      	bne.n	8003588 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	685a      	ldr	r2, [r3, #4]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003564:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	9300      	str	r3, [sp, #0]
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	2200      	movs	r2, #0
 800356e:	2120      	movs	r1, #32
 8003570:	68f8      	ldr	r0, [r7, #12]
 8003572:	f000 f8f3 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d001      	beq.n	8003580 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e01c      	b.n	80035ba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2220      	movs	r2, #32
 8003586:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	3301      	adds	r3, #1
 800358c:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	429a      	cmp	r2, r3
 8003594:	f63f af3b 	bhi.w	800340e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2220      	movs	r2, #32
 800359c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a4:	f043 0220 	orr.w	r2, r3, #32
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e000      	b.n	80035ba <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80035b8:	2302      	movs	r3, #2
  }
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3720      	adds	r7, #32
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
	...

080035c4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b086      	sub	sp, #24
 80035c8:	af02      	add	r7, sp, #8
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	4608      	mov	r0, r1
 80035ce:	4611      	mov	r1, r2
 80035d0:	461a      	mov	r2, r3
 80035d2:	4603      	mov	r3, r0
 80035d4:	817b      	strh	r3, [r7, #10]
 80035d6:	460b      	mov	r3, r1
 80035d8:	813b      	strh	r3, [r7, #8]
 80035da:	4613      	mov	r3, r2
 80035dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80035de:	88fb      	ldrh	r3, [r7, #6]
 80035e0:	b2da      	uxtb	r2, r3
 80035e2:	8979      	ldrh	r1, [r7, #10]
 80035e4:	4b20      	ldr	r3, [pc, #128]	; (8003668 <I2C_RequestMemoryWrite+0xa4>)
 80035e6:	9300      	str	r3, [sp, #0]
 80035e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80035ec:	68f8      	ldr	r0, [r7, #12]
 80035ee:	f000 fa5d 	bl	8003aac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035f2:	69fa      	ldr	r2, [r7, #28]
 80035f4:	69b9      	ldr	r1, [r7, #24]
 80035f6:	68f8      	ldr	r0, [r7, #12]
 80035f8:	f000 f8f0 	bl	80037dc <I2C_WaitOnTXISFlagUntilTimeout>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d001      	beq.n	8003606 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e02c      	b.n	8003660 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003606:	88fb      	ldrh	r3, [r7, #6]
 8003608:	2b01      	cmp	r3, #1
 800360a:	d105      	bne.n	8003618 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800360c:	893b      	ldrh	r3, [r7, #8]
 800360e:	b2da      	uxtb	r2, r3
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	629a      	str	r2, [r3, #40]	; 0x28
 8003616:	e015      	b.n	8003644 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003618:	893b      	ldrh	r3, [r7, #8]
 800361a:	0a1b      	lsrs	r3, r3, #8
 800361c:	b29b      	uxth	r3, r3
 800361e:	b2da      	uxtb	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003626:	69fa      	ldr	r2, [r7, #28]
 8003628:	69b9      	ldr	r1, [r7, #24]
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f000 f8d6 	bl	80037dc <I2C_WaitOnTXISFlagUntilTimeout>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d001      	beq.n	800363a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e012      	b.n	8003660 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800363a:	893b      	ldrh	r3, [r7, #8]
 800363c:	b2da      	uxtb	r2, r3
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	9300      	str	r3, [sp, #0]
 8003648:	69bb      	ldr	r3, [r7, #24]
 800364a:	2200      	movs	r2, #0
 800364c:	2180      	movs	r1, #128	; 0x80
 800364e:	68f8      	ldr	r0, [r7, #12]
 8003650:	f000 f884 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d001      	beq.n	800365e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e000      	b.n	8003660 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800365e:	2300      	movs	r3, #0
}
 8003660:	4618      	mov	r0, r3
 8003662:	3710      	adds	r7, #16
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}
 8003668:	80002000 	.word	0x80002000

0800366c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b086      	sub	sp, #24
 8003670:	af02      	add	r7, sp, #8
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	4608      	mov	r0, r1
 8003676:	4611      	mov	r1, r2
 8003678:	461a      	mov	r2, r3
 800367a:	4603      	mov	r3, r0
 800367c:	817b      	strh	r3, [r7, #10]
 800367e:	460b      	mov	r3, r1
 8003680:	813b      	strh	r3, [r7, #8]
 8003682:	4613      	mov	r3, r2
 8003684:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003686:	88fb      	ldrh	r3, [r7, #6]
 8003688:	b2da      	uxtb	r2, r3
 800368a:	8979      	ldrh	r1, [r7, #10]
 800368c:	4b20      	ldr	r3, [pc, #128]	; (8003710 <I2C_RequestMemoryRead+0xa4>)
 800368e:	9300      	str	r3, [sp, #0]
 8003690:	2300      	movs	r3, #0
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f000 fa0a 	bl	8003aac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003698:	69fa      	ldr	r2, [r7, #28]
 800369a:	69b9      	ldr	r1, [r7, #24]
 800369c:	68f8      	ldr	r0, [r7, #12]
 800369e:	f000 f89d 	bl	80037dc <I2C_WaitOnTXISFlagUntilTimeout>
 80036a2:	4603      	mov	r3, r0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d001      	beq.n	80036ac <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e02c      	b.n	8003706 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80036ac:	88fb      	ldrh	r3, [r7, #6]
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d105      	bne.n	80036be <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036b2:	893b      	ldrh	r3, [r7, #8]
 80036b4:	b2da      	uxtb	r2, r3
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	629a      	str	r2, [r3, #40]	; 0x28
 80036bc:	e015      	b.n	80036ea <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80036be:	893b      	ldrh	r3, [r7, #8]
 80036c0:	0a1b      	lsrs	r3, r3, #8
 80036c2:	b29b      	uxth	r3, r3
 80036c4:	b2da      	uxtb	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036cc:	69fa      	ldr	r2, [r7, #28]
 80036ce:	69b9      	ldr	r1, [r7, #24]
 80036d0:	68f8      	ldr	r0, [r7, #12]
 80036d2:	f000 f883 	bl	80037dc <I2C_WaitOnTXISFlagUntilTimeout>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d001      	beq.n	80036e0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e012      	b.n	8003706 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036e0:	893b      	ldrh	r3, [r7, #8]
 80036e2:	b2da      	uxtb	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	2200      	movs	r2, #0
 80036f2:	2140      	movs	r1, #64	; 0x40
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 f831 	bl	800375c <I2C_WaitOnFlagUntilTimeout>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d001      	beq.n	8003704 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e000      	b.n	8003706 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3710      	adds	r7, #16
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	80002000 	.word	0x80002000

08003714 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	699b      	ldr	r3, [r3, #24]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b02      	cmp	r3, #2
 8003728:	d103      	bne.n	8003732 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2200      	movs	r2, #0
 8003730:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	699b      	ldr	r3, [r3, #24]
 8003738:	f003 0301 	and.w	r3, r3, #1
 800373c:	2b01      	cmp	r3, #1
 800373e:	d007      	beq.n	8003750 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	699a      	ldr	r2, [r3, #24]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f042 0201 	orr.w	r2, r2, #1
 800374e:	619a      	str	r2, [r3, #24]
  }
}
 8003750:	bf00      	nop
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	603b      	str	r3, [r7, #0]
 8003768:	4613      	mov	r3, r2
 800376a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800376c:	e022      	b.n	80037b4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003774:	d01e      	beq.n	80037b4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003776:	f7fe fe8b 	bl	8002490 <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	683a      	ldr	r2, [r7, #0]
 8003782:	429a      	cmp	r2, r3
 8003784:	d302      	bcc.n	800378c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d113      	bne.n	80037b4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003790:	f043 0220 	orr.w	r2, r3, #32
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2220      	movs	r2, #32
 800379c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e00f      	b.n	80037d4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	699a      	ldr	r2, [r3, #24]
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	4013      	ands	r3, r2
 80037be:	68ba      	ldr	r2, [r7, #8]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	bf0c      	ite	eq
 80037c4:	2301      	moveq	r3, #1
 80037c6:	2300      	movne	r3, #0
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	461a      	mov	r2, r3
 80037cc:	79fb      	ldrb	r3, [r7, #7]
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d0cd      	beq.n	800376e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3710      	adds	r7, #16
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037e8:	e02c      	b.n	8003844 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	68b9      	ldr	r1, [r7, #8]
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f000 f870 	bl	80038d4 <I2C_IsErrorOccurred>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e02a      	b.n	8003854 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003804:	d01e      	beq.n	8003844 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003806:	f7fe fe43 	bl	8002490 <HAL_GetTick>
 800380a:	4602      	mov	r2, r0
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	1ad3      	subs	r3, r2, r3
 8003810:	68ba      	ldr	r2, [r7, #8]
 8003812:	429a      	cmp	r2, r3
 8003814:	d302      	bcc.n	800381c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d113      	bne.n	8003844 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003820:	f043 0220 	orr.w	r2, r3, #32
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2220      	movs	r2, #32
 800382c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e007      	b.n	8003854 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	f003 0302 	and.w	r3, r3, #2
 800384e:	2b02      	cmp	r3, #2
 8003850:	d1cb      	bne.n	80037ea <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003852:	2300      	movs	r3, #0
}
 8003854:	4618      	mov	r0, r3
 8003856:	3710      	adds	r7, #16
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}

0800385c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003868:	e028      	b.n	80038bc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	68b9      	ldr	r1, [r7, #8]
 800386e:	68f8      	ldr	r0, [r7, #12]
 8003870:	f000 f830 	bl	80038d4 <I2C_IsErrorOccurred>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d001      	beq.n	800387e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e026      	b.n	80038cc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800387e:	f7fe fe07 	bl	8002490 <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	429a      	cmp	r2, r3
 800388c:	d302      	bcc.n	8003894 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d113      	bne.n	80038bc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003898:	f043 0220 	orr.w	r2, r3, #32
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2220      	movs	r2, #32
 80038a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2200      	movs	r2, #0
 80038ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e007      	b.n	80038cc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	699b      	ldr	r3, [r3, #24]
 80038c2:	f003 0320 	and.w	r3, r3, #32
 80038c6:	2b20      	cmp	r3, #32
 80038c8:	d1cf      	bne.n	800386a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3710      	adds	r7, #16
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b08a      	sub	sp, #40	; 0x28
 80038d8:	af00      	add	r7, sp, #0
 80038da:	60f8      	str	r0, [r7, #12]
 80038dc:	60b9      	str	r1, [r7, #8]
 80038de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038e0:	2300      	movs	r3, #0
 80038e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	699b      	ldr	r3, [r3, #24]
 80038ec:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80038ee:	2300      	movs	r3, #0
 80038f0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	f003 0310 	and.w	r3, r3, #16
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d075      	beq.n	80039ec <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	2210      	movs	r2, #16
 8003906:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003908:	e056      	b.n	80039b8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003910:	d052      	beq.n	80039b8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003912:	f7fe fdbd 	bl	8002490 <HAL_GetTick>
 8003916:	4602      	mov	r2, r0
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	429a      	cmp	r2, r3
 8003920:	d302      	bcc.n	8003928 <I2C_IsErrorOccurred+0x54>
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d147      	bne.n	80039b8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003932:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800393a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003946:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800394a:	d12e      	bne.n	80039aa <I2C_IsErrorOccurred+0xd6>
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003952:	d02a      	beq.n	80039aa <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8003954:	7cfb      	ldrb	r3, [r7, #19]
 8003956:	2b20      	cmp	r3, #32
 8003958:	d027      	beq.n	80039aa <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	685a      	ldr	r2, [r3, #4]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003968:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800396a:	f7fe fd91 	bl	8002490 <HAL_GetTick>
 800396e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003970:	e01b      	b.n	80039aa <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003972:	f7fe fd8d 	bl	8002490 <HAL_GetTick>
 8003976:	4602      	mov	r2, r0
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	1ad3      	subs	r3, r2, r3
 800397c:	2b19      	cmp	r3, #25
 800397e:	d914      	bls.n	80039aa <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003984:	f043 0220 	orr.w	r2, r3, #32
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2220      	movs	r2, #32
 8003990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	699b      	ldr	r3, [r3, #24]
 80039b0:	f003 0320 	and.w	r3, r3, #32
 80039b4:	2b20      	cmp	r3, #32
 80039b6:	d1dc      	bne.n	8003972 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	699b      	ldr	r3, [r3, #24]
 80039be:	f003 0320 	and.w	r3, r3, #32
 80039c2:	2b20      	cmp	r3, #32
 80039c4:	d003      	beq.n	80039ce <I2C_IsErrorOccurred+0xfa>
 80039c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d09d      	beq.n	800390a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80039ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d103      	bne.n	80039de <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2220      	movs	r2, #32
 80039dc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80039de:	6a3b      	ldr	r3, [r7, #32]
 80039e0:	f043 0304 	orr.w	r3, r3, #4
 80039e4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	699b      	ldr	r3, [r3, #24]
 80039f2:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80039f4:	69bb      	ldr	r3, [r7, #24]
 80039f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00b      	beq.n	8003a16 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80039fe:	6a3b      	ldr	r3, [r7, #32]
 8003a00:	f043 0301 	orr.w	r3, r3, #1
 8003a04:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a0e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d00b      	beq.n	8003a38 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003a20:	6a3b      	ldr	r3, [r7, #32]
 8003a22:	f043 0308 	orr.w	r3, r3, #8
 8003a26:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a30:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d00b      	beq.n	8003a5a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003a42:	6a3b      	ldr	r3, [r7, #32]
 8003a44:	f043 0302 	orr.w	r3, r3, #2
 8003a48:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a52:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003a5a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d01c      	beq.n	8003a9c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	f7ff fe56 	bl	8003714 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	6859      	ldr	r1, [r3, #4]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	4b0d      	ldr	r3, [pc, #52]	; (8003aa8 <I2C_IsErrorOccurred+0x1d4>)
 8003a74:	400b      	ands	r3, r1
 8003a76:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a7c:	6a3b      	ldr	r3, [r7, #32]
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2220      	movs	r2, #32
 8003a88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003a9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3728      	adds	r7, #40	; 0x28
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	fe00e800 	.word	0xfe00e800

08003aac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b087      	sub	sp, #28
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	607b      	str	r3, [r7, #4]
 8003ab6:	460b      	mov	r3, r1
 8003ab8:	817b      	strh	r3, [r7, #10]
 8003aba:	4613      	mov	r3, r2
 8003abc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003abe:	897b      	ldrh	r3, [r7, #10]
 8003ac0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ac4:	7a7b      	ldrb	r3, [r7, #9]
 8003ac6:	041b      	lsls	r3, r3, #16
 8003ac8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003acc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ad2:	6a3b      	ldr	r3, [r7, #32]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ada:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	685a      	ldr	r2, [r3, #4]
 8003ae2:	6a3b      	ldr	r3, [r7, #32]
 8003ae4:	0d5b      	lsrs	r3, r3, #21
 8003ae6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003aea:	4b08      	ldr	r3, [pc, #32]	; (8003b0c <I2C_TransferConfig+0x60>)
 8003aec:	430b      	orrs	r3, r1
 8003aee:	43db      	mvns	r3, r3
 8003af0:	ea02 0103 	and.w	r1, r2, r3
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	697a      	ldr	r2, [r7, #20]
 8003afa:	430a      	orrs	r2, r1
 8003afc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003afe:	bf00      	nop
 8003b00:	371c      	adds	r7, #28
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
 8003b0a:	bf00      	nop
 8003b0c:	03ff63ff 	.word	0x03ff63ff

08003b10 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	2b20      	cmp	r3, #32
 8003b24:	d138      	bne.n	8003b98 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d101      	bne.n	8003b34 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003b30:	2302      	movs	r3, #2
 8003b32:	e032      	b.n	8003b9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2224      	movs	r2, #36	; 0x24
 8003b40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f022 0201 	bic.w	r2, r2, #1
 8003b52:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003b62:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	6819      	ldr	r1, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	683a      	ldr	r2, [r7, #0]
 8003b70:	430a      	orrs	r2, r1
 8003b72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f042 0201 	orr.w	r2, r2, #1
 8003b82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2220      	movs	r2, #32
 8003b88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003b94:	2300      	movs	r3, #0
 8003b96:	e000      	b.n	8003b9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003b98:	2302      	movs	r3, #2
  }
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	370c      	adds	r7, #12
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr

08003ba6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003ba6:	b480      	push	{r7}
 8003ba8:	b085      	sub	sp, #20
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	6078      	str	r0, [r7, #4]
 8003bae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	2b20      	cmp	r3, #32
 8003bba:	d139      	bne.n	8003c30 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d101      	bne.n	8003bca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003bc6:	2302      	movs	r3, #2
 8003bc8:	e033      	b.n	8003c32 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2201      	movs	r2, #1
 8003bce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2224      	movs	r2, #36	; 0x24
 8003bd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f022 0201 	bic.w	r2, r2, #1
 8003be8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003bf8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	021b      	lsls	r3, r3, #8
 8003bfe:	68fa      	ldr	r2, [r7, #12]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f042 0201 	orr.w	r2, r2, #1
 8003c1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2220      	movs	r2, #32
 8003c20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	e000      	b.n	8003c32 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003c30:	2302      	movs	r3, #2
  }
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3714      	adds	r7, #20
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr
	...

08003c40 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003c40:	b480      	push	{r7}
 8003c42:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003c44:	4b04      	ldr	r3, [pc, #16]	; (8003c58 <HAL_PWREx_GetVoltageRange+0x18>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	40007000 	.word	0x40007000

08003c5c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b085      	sub	sp, #20
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c6a:	d130      	bne.n	8003cce <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c6c:	4b23      	ldr	r3, [pc, #140]	; (8003cfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c78:	d038      	beq.n	8003cec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c7a:	4b20      	ldr	r3, [pc, #128]	; (8003cfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c82:	4a1e      	ldr	r2, [pc, #120]	; (8003cfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c88:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c8a:	4b1d      	ldr	r3, [pc, #116]	; (8003d00 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2232      	movs	r2, #50	; 0x32
 8003c90:	fb02 f303 	mul.w	r3, r2, r3
 8003c94:	4a1b      	ldr	r2, [pc, #108]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003c96:	fba2 2303 	umull	r2, r3, r2, r3
 8003c9a:	0c9b      	lsrs	r3, r3, #18
 8003c9c:	3301      	adds	r3, #1
 8003c9e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ca0:	e002      	b.n	8003ca8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	3b01      	subs	r3, #1
 8003ca6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ca8:	4b14      	ldr	r3, [pc, #80]	; (8003cfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003caa:	695b      	ldr	r3, [r3, #20]
 8003cac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cb4:	d102      	bne.n	8003cbc <HAL_PWREx_ControlVoltageScaling+0x60>
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d1f2      	bne.n	8003ca2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003cbc:	4b0f      	ldr	r3, [pc, #60]	; (8003cfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cbe:	695b      	ldr	r3, [r3, #20]
 8003cc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cc8:	d110      	bne.n	8003cec <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e00f      	b.n	8003cee <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003cce:	4b0b      	ldr	r3, [pc, #44]	; (8003cfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003cd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cda:	d007      	beq.n	8003cec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003cdc:	4b07      	ldr	r3, [pc, #28]	; (8003cfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003ce4:	4a05      	ldr	r2, [pc, #20]	; (8003cfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ce6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003cea:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003cec:	2300      	movs	r3, #0
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3714      	adds	r7, #20
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	40007000 	.word	0x40007000
 8003d00:	20000000 	.word	0x20000000
 8003d04:	431bde83 	.word	0x431bde83

08003d08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b088      	sub	sp, #32
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d102      	bne.n	8003d1c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	f000 bc02 	b.w	8004520 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d1c:	4b96      	ldr	r3, [pc, #600]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f003 030c 	and.w	r3, r3, #12
 8003d24:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d26:	4b94      	ldr	r3, [pc, #592]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	f003 0303 	and.w	r3, r3, #3
 8003d2e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0310 	and.w	r3, r3, #16
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	f000 80e4 	beq.w	8003f06 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003d3e:	69bb      	ldr	r3, [r7, #24]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d007      	beq.n	8003d54 <HAL_RCC_OscConfig+0x4c>
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	2b0c      	cmp	r3, #12
 8003d48:	f040 808b 	bne.w	8003e62 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	f040 8087 	bne.w	8003e62 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d54:	4b88      	ldr	r3, [pc, #544]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0302 	and.w	r3, r3, #2
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d005      	beq.n	8003d6c <HAL_RCC_OscConfig+0x64>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	699b      	ldr	r3, [r3, #24]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d101      	bne.n	8003d6c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e3d9      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6a1a      	ldr	r2, [r3, #32]
 8003d70:	4b81      	ldr	r3, [pc, #516]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0308 	and.w	r3, r3, #8
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d004      	beq.n	8003d86 <HAL_RCC_OscConfig+0x7e>
 8003d7c:	4b7e      	ldr	r3, [pc, #504]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d84:	e005      	b.n	8003d92 <HAL_RCC_OscConfig+0x8a>
 8003d86:	4b7c      	ldr	r3, [pc, #496]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003d88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d8c:	091b      	lsrs	r3, r3, #4
 8003d8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d223      	bcs.n	8003dde <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a1b      	ldr	r3, [r3, #32]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f000 fd54 	bl	8004848 <RCC_SetFlashLatencyFromMSIRange>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d001      	beq.n	8003daa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e3ba      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003daa:	4b73      	ldr	r3, [pc, #460]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a72      	ldr	r2, [pc, #456]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003db0:	f043 0308 	orr.w	r3, r3, #8
 8003db4:	6013      	str	r3, [r2, #0]
 8003db6:	4b70      	ldr	r3, [pc, #448]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a1b      	ldr	r3, [r3, #32]
 8003dc2:	496d      	ldr	r1, [pc, #436]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003dc8:	4b6b      	ldr	r3, [pc, #428]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	69db      	ldr	r3, [r3, #28]
 8003dd4:	021b      	lsls	r3, r3, #8
 8003dd6:	4968      	ldr	r1, [pc, #416]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	604b      	str	r3, [r1, #4]
 8003ddc:	e025      	b.n	8003e2a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003dde:	4b66      	ldr	r3, [pc, #408]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a65      	ldr	r2, [pc, #404]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003de4:	f043 0308 	orr.w	r3, r3, #8
 8003de8:	6013      	str	r3, [r2, #0]
 8003dea:	4b63      	ldr	r3, [pc, #396]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	4960      	ldr	r1, [pc, #384]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003dfc:	4b5e      	ldr	r3, [pc, #376]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	69db      	ldr	r3, [r3, #28]
 8003e08:	021b      	lsls	r3, r3, #8
 8003e0a:	495b      	ldr	r1, [pc, #364]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e10:	69bb      	ldr	r3, [r7, #24]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d109      	bne.n	8003e2a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a1b      	ldr	r3, [r3, #32]
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f000 fd14 	bl	8004848 <RCC_SetFlashLatencyFromMSIRange>
 8003e20:	4603      	mov	r3, r0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d001      	beq.n	8003e2a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e37a      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e2a:	f000 fc81 	bl	8004730 <HAL_RCC_GetSysClockFreq>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	4b51      	ldr	r3, [pc, #324]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	091b      	lsrs	r3, r3, #4
 8003e36:	f003 030f 	and.w	r3, r3, #15
 8003e3a:	4950      	ldr	r1, [pc, #320]	; (8003f7c <HAL_RCC_OscConfig+0x274>)
 8003e3c:	5ccb      	ldrb	r3, [r1, r3]
 8003e3e:	f003 031f 	and.w	r3, r3, #31
 8003e42:	fa22 f303 	lsr.w	r3, r2, r3
 8003e46:	4a4e      	ldr	r2, [pc, #312]	; (8003f80 <HAL_RCC_OscConfig+0x278>)
 8003e48:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003e4a:	4b4e      	ldr	r3, [pc, #312]	; (8003f84 <HAL_RCC_OscConfig+0x27c>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f7fe face 	bl	80023f0 <HAL_InitTick>
 8003e54:	4603      	mov	r3, r0
 8003e56:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003e58:	7bfb      	ldrb	r3, [r7, #15]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d052      	beq.n	8003f04 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003e5e:	7bfb      	ldrb	r3, [r7, #15]
 8003e60:	e35e      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d032      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003e6a:	4b43      	ldr	r3, [pc, #268]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a42      	ldr	r2, [pc, #264]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003e70:	f043 0301 	orr.w	r3, r3, #1
 8003e74:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e76:	f7fe fb0b 	bl	8002490 <HAL_GetTick>
 8003e7a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e7c:	e008      	b.n	8003e90 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e7e:	f7fe fb07 	bl	8002490 <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d901      	bls.n	8003e90 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e347      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e90:	4b39      	ldr	r3, [pc, #228]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d0f0      	beq.n	8003e7e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e9c:	4b36      	ldr	r3, [pc, #216]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a35      	ldr	r2, [pc, #212]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003ea2:	f043 0308 	orr.w	r3, r3, #8
 8003ea6:	6013      	str	r3, [r2, #0]
 8003ea8:	4b33      	ldr	r3, [pc, #204]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a1b      	ldr	r3, [r3, #32]
 8003eb4:	4930      	ldr	r1, [pc, #192]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003eba:	4b2f      	ldr	r3, [pc, #188]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	69db      	ldr	r3, [r3, #28]
 8003ec6:	021b      	lsls	r3, r3, #8
 8003ec8:	492b      	ldr	r1, [pc, #172]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	604b      	str	r3, [r1, #4]
 8003ece:	e01a      	b.n	8003f06 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003ed0:	4b29      	ldr	r3, [pc, #164]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a28      	ldr	r2, [pc, #160]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003ed6:	f023 0301 	bic.w	r3, r3, #1
 8003eda:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003edc:	f7fe fad8 	bl	8002490 <HAL_GetTick>
 8003ee0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ee2:	e008      	b.n	8003ef6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ee4:	f7fe fad4 	bl	8002490 <HAL_GetTick>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d901      	bls.n	8003ef6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e314      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ef6:	4b20      	ldr	r3, [pc, #128]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d1f0      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x1dc>
 8003f02:	e000      	b.n	8003f06 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003f04:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d073      	beq.n	8003ffa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	2b08      	cmp	r3, #8
 8003f16:	d005      	beq.n	8003f24 <HAL_RCC_OscConfig+0x21c>
 8003f18:	69bb      	ldr	r3, [r7, #24]
 8003f1a:	2b0c      	cmp	r3, #12
 8003f1c:	d10e      	bne.n	8003f3c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	2b03      	cmp	r3, #3
 8003f22:	d10b      	bne.n	8003f3c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f24:	4b14      	ldr	r3, [pc, #80]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d063      	beq.n	8003ff8 <HAL_RCC_OscConfig+0x2f0>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d15f      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e2f1      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f44:	d106      	bne.n	8003f54 <HAL_RCC_OscConfig+0x24c>
 8003f46:	4b0c      	ldr	r3, [pc, #48]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a0b      	ldr	r2, [pc, #44]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003f4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f50:	6013      	str	r3, [r2, #0]
 8003f52:	e025      	b.n	8003fa0 <HAL_RCC_OscConfig+0x298>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f5c:	d114      	bne.n	8003f88 <HAL_RCC_OscConfig+0x280>
 8003f5e:	4b06      	ldr	r3, [pc, #24]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a05      	ldr	r2, [pc, #20]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003f64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f68:	6013      	str	r3, [r2, #0]
 8003f6a:	4b03      	ldr	r3, [pc, #12]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a02      	ldr	r2, [pc, #8]	; (8003f78 <HAL_RCC_OscConfig+0x270>)
 8003f70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f74:	6013      	str	r3, [r2, #0]
 8003f76:	e013      	b.n	8003fa0 <HAL_RCC_OscConfig+0x298>
 8003f78:	40021000 	.word	0x40021000
 8003f7c:	080071e4 	.word	0x080071e4
 8003f80:	20000000 	.word	0x20000000
 8003f84:	20000004 	.word	0x20000004
 8003f88:	4ba0      	ldr	r3, [pc, #640]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a9f      	ldr	r2, [pc, #636]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8003f8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f92:	6013      	str	r3, [r2, #0]
 8003f94:	4b9d      	ldr	r3, [pc, #628]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a9c      	ldr	r2, [pc, #624]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8003f9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d013      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa8:	f7fe fa72 	bl	8002490 <HAL_GetTick>
 8003fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fae:	e008      	b.n	8003fc2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fb0:	f7fe fa6e 	bl	8002490 <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	2b64      	cmp	r3, #100	; 0x64
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e2ae      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fc2:	4b92      	ldr	r3, [pc, #584]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d0f0      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x2a8>
 8003fce:	e014      	b.n	8003ffa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fd0:	f7fe fa5e 	bl	8002490 <HAL_GetTick>
 8003fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fd6:	e008      	b.n	8003fea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fd8:	f7fe fa5a 	bl	8002490 <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	2b64      	cmp	r3, #100	; 0x64
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e29a      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fea:	4b88      	ldr	r3, [pc, #544]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d1f0      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x2d0>
 8003ff6:	e000      	b.n	8003ffa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ff8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d060      	beq.n	80040c8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	2b04      	cmp	r3, #4
 800400a:	d005      	beq.n	8004018 <HAL_RCC_OscConfig+0x310>
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	2b0c      	cmp	r3, #12
 8004010:	d119      	bne.n	8004046 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	2b02      	cmp	r3, #2
 8004016:	d116      	bne.n	8004046 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004018:	4b7c      	ldr	r3, [pc, #496]	; (800420c <HAL_RCC_OscConfig+0x504>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004020:	2b00      	cmp	r3, #0
 8004022:	d005      	beq.n	8004030 <HAL_RCC_OscConfig+0x328>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d101      	bne.n	8004030 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e277      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004030:	4b76      	ldr	r3, [pc, #472]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	691b      	ldr	r3, [r3, #16]
 800403c:	061b      	lsls	r3, r3, #24
 800403e:	4973      	ldr	r1, [pc, #460]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8004040:	4313      	orrs	r3, r2
 8004042:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004044:	e040      	b.n	80040c8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d023      	beq.n	8004096 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800404e:	4b6f      	ldr	r3, [pc, #444]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a6e      	ldr	r2, [pc, #440]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8004054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004058:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800405a:	f7fe fa19 	bl	8002490 <HAL_GetTick>
 800405e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004060:	e008      	b.n	8004074 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004062:	f7fe fa15 	bl	8002490 <HAL_GetTick>
 8004066:	4602      	mov	r2, r0
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	2b02      	cmp	r3, #2
 800406e:	d901      	bls.n	8004074 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e255      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004074:	4b65      	ldr	r3, [pc, #404]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800407c:	2b00      	cmp	r3, #0
 800407e:	d0f0      	beq.n	8004062 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004080:	4b62      	ldr	r3, [pc, #392]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	691b      	ldr	r3, [r3, #16]
 800408c:	061b      	lsls	r3, r3, #24
 800408e:	495f      	ldr	r1, [pc, #380]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8004090:	4313      	orrs	r3, r2
 8004092:	604b      	str	r3, [r1, #4]
 8004094:	e018      	b.n	80040c8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004096:	4b5d      	ldr	r3, [pc, #372]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a5c      	ldr	r2, [pc, #368]	; (800420c <HAL_RCC_OscConfig+0x504>)
 800409c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a2:	f7fe f9f5 	bl	8002490 <HAL_GetTick>
 80040a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80040a8:	e008      	b.n	80040bc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040aa:	f7fe f9f1 	bl	8002490 <HAL_GetTick>
 80040ae:	4602      	mov	r2, r0
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d901      	bls.n	80040bc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80040b8:	2303      	movs	r3, #3
 80040ba:	e231      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80040bc:	4b53      	ldr	r3, [pc, #332]	; (800420c <HAL_RCC_OscConfig+0x504>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1f0      	bne.n	80040aa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0308 	and.w	r3, r3, #8
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d03c      	beq.n	800414e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	695b      	ldr	r3, [r3, #20]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d01c      	beq.n	8004116 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040dc:	4b4b      	ldr	r3, [pc, #300]	; (800420c <HAL_RCC_OscConfig+0x504>)
 80040de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040e2:	4a4a      	ldr	r2, [pc, #296]	; (800420c <HAL_RCC_OscConfig+0x504>)
 80040e4:	f043 0301 	orr.w	r3, r3, #1
 80040e8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ec:	f7fe f9d0 	bl	8002490 <HAL_GetTick>
 80040f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040f2:	e008      	b.n	8004106 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040f4:	f7fe f9cc 	bl	8002490 <HAL_GetTick>
 80040f8:	4602      	mov	r2, r0
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	2b02      	cmp	r3, #2
 8004100:	d901      	bls.n	8004106 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e20c      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004106:	4b41      	ldr	r3, [pc, #260]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8004108:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800410c:	f003 0302 	and.w	r3, r3, #2
 8004110:	2b00      	cmp	r3, #0
 8004112:	d0ef      	beq.n	80040f4 <HAL_RCC_OscConfig+0x3ec>
 8004114:	e01b      	b.n	800414e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004116:	4b3d      	ldr	r3, [pc, #244]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8004118:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800411c:	4a3b      	ldr	r2, [pc, #236]	; (800420c <HAL_RCC_OscConfig+0x504>)
 800411e:	f023 0301 	bic.w	r3, r3, #1
 8004122:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004126:	f7fe f9b3 	bl	8002490 <HAL_GetTick>
 800412a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800412c:	e008      	b.n	8004140 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800412e:	f7fe f9af 	bl	8002490 <HAL_GetTick>
 8004132:	4602      	mov	r2, r0
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	1ad3      	subs	r3, r2, r3
 8004138:	2b02      	cmp	r3, #2
 800413a:	d901      	bls.n	8004140 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	e1ef      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004140:	4b32      	ldr	r3, [pc, #200]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8004142:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004146:	f003 0302 	and.w	r3, r3, #2
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1ef      	bne.n	800412e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0304 	and.w	r3, r3, #4
 8004156:	2b00      	cmp	r3, #0
 8004158:	f000 80a6 	beq.w	80042a8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800415c:	2300      	movs	r3, #0
 800415e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004160:	4b2a      	ldr	r3, [pc, #168]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8004162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004164:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10d      	bne.n	8004188 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800416c:	4b27      	ldr	r3, [pc, #156]	; (800420c <HAL_RCC_OscConfig+0x504>)
 800416e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004170:	4a26      	ldr	r2, [pc, #152]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8004172:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004176:	6593      	str	r3, [r2, #88]	; 0x58
 8004178:	4b24      	ldr	r3, [pc, #144]	; (800420c <HAL_RCC_OscConfig+0x504>)
 800417a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800417c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004180:	60bb      	str	r3, [r7, #8]
 8004182:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004184:	2301      	movs	r3, #1
 8004186:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004188:	4b21      	ldr	r3, [pc, #132]	; (8004210 <HAL_RCC_OscConfig+0x508>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004190:	2b00      	cmp	r3, #0
 8004192:	d118      	bne.n	80041c6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004194:	4b1e      	ldr	r3, [pc, #120]	; (8004210 <HAL_RCC_OscConfig+0x508>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a1d      	ldr	r2, [pc, #116]	; (8004210 <HAL_RCC_OscConfig+0x508>)
 800419a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800419e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041a0:	f7fe f976 	bl	8002490 <HAL_GetTick>
 80041a4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041a6:	e008      	b.n	80041ba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041a8:	f7fe f972 	bl	8002490 <HAL_GetTick>
 80041ac:	4602      	mov	r2, r0
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d901      	bls.n	80041ba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e1b2      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041ba:	4b15      	ldr	r3, [pc, #84]	; (8004210 <HAL_RCC_OscConfig+0x508>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d0f0      	beq.n	80041a8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d108      	bne.n	80041e0 <HAL_RCC_OscConfig+0x4d8>
 80041ce:	4b0f      	ldr	r3, [pc, #60]	; (800420c <HAL_RCC_OscConfig+0x504>)
 80041d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041d4:	4a0d      	ldr	r2, [pc, #52]	; (800420c <HAL_RCC_OscConfig+0x504>)
 80041d6:	f043 0301 	orr.w	r3, r3, #1
 80041da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041de:	e029      	b.n	8004234 <HAL_RCC_OscConfig+0x52c>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	2b05      	cmp	r3, #5
 80041e6:	d115      	bne.n	8004214 <HAL_RCC_OscConfig+0x50c>
 80041e8:	4b08      	ldr	r3, [pc, #32]	; (800420c <HAL_RCC_OscConfig+0x504>)
 80041ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041ee:	4a07      	ldr	r2, [pc, #28]	; (800420c <HAL_RCC_OscConfig+0x504>)
 80041f0:	f043 0304 	orr.w	r3, r3, #4
 80041f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041f8:	4b04      	ldr	r3, [pc, #16]	; (800420c <HAL_RCC_OscConfig+0x504>)
 80041fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041fe:	4a03      	ldr	r2, [pc, #12]	; (800420c <HAL_RCC_OscConfig+0x504>)
 8004200:	f043 0301 	orr.w	r3, r3, #1
 8004204:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004208:	e014      	b.n	8004234 <HAL_RCC_OscConfig+0x52c>
 800420a:	bf00      	nop
 800420c:	40021000 	.word	0x40021000
 8004210:	40007000 	.word	0x40007000
 8004214:	4b9a      	ldr	r3, [pc, #616]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 8004216:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800421a:	4a99      	ldr	r2, [pc, #612]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 800421c:	f023 0301 	bic.w	r3, r3, #1
 8004220:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004224:	4b96      	ldr	r3, [pc, #600]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 8004226:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800422a:	4a95      	ldr	r2, [pc, #596]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 800422c:	f023 0304 	bic.w	r3, r3, #4
 8004230:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d016      	beq.n	800426a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800423c:	f7fe f928 	bl	8002490 <HAL_GetTick>
 8004240:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004242:	e00a      	b.n	800425a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004244:	f7fe f924 	bl	8002490 <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004252:	4293      	cmp	r3, r2
 8004254:	d901      	bls.n	800425a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e162      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800425a:	4b89      	ldr	r3, [pc, #548]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 800425c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004260:	f003 0302 	and.w	r3, r3, #2
 8004264:	2b00      	cmp	r3, #0
 8004266:	d0ed      	beq.n	8004244 <HAL_RCC_OscConfig+0x53c>
 8004268:	e015      	b.n	8004296 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800426a:	f7fe f911 	bl	8002490 <HAL_GetTick>
 800426e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004270:	e00a      	b.n	8004288 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004272:	f7fe f90d 	bl	8002490 <HAL_GetTick>
 8004276:	4602      	mov	r2, r0
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	1ad3      	subs	r3, r2, r3
 800427c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004280:	4293      	cmp	r3, r2
 8004282:	d901      	bls.n	8004288 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004284:	2303      	movs	r3, #3
 8004286:	e14b      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004288:	4b7d      	ldr	r3, [pc, #500]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 800428a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800428e:	f003 0302 	and.w	r3, r3, #2
 8004292:	2b00      	cmp	r3, #0
 8004294:	d1ed      	bne.n	8004272 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004296:	7ffb      	ldrb	r3, [r7, #31]
 8004298:	2b01      	cmp	r3, #1
 800429a:	d105      	bne.n	80042a8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800429c:	4b78      	ldr	r3, [pc, #480]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 800429e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042a0:	4a77      	ldr	r2, [pc, #476]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 80042a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042a6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0320 	and.w	r3, r3, #32
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d03c      	beq.n	800432e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d01c      	beq.n	80042f6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80042bc:	4b70      	ldr	r3, [pc, #448]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 80042be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80042c2:	4a6f      	ldr	r2, [pc, #444]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 80042c4:	f043 0301 	orr.w	r3, r3, #1
 80042c8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042cc:	f7fe f8e0 	bl	8002490 <HAL_GetTick>
 80042d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80042d2:	e008      	b.n	80042e6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042d4:	f7fe f8dc 	bl	8002490 <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d901      	bls.n	80042e6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e11c      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80042e6:	4b66      	ldr	r3, [pc, #408]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 80042e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80042ec:	f003 0302 	and.w	r3, r3, #2
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d0ef      	beq.n	80042d4 <HAL_RCC_OscConfig+0x5cc>
 80042f4:	e01b      	b.n	800432e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80042f6:	4b62      	ldr	r3, [pc, #392]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 80042f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80042fc:	4a60      	ldr	r2, [pc, #384]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 80042fe:	f023 0301 	bic.w	r3, r3, #1
 8004302:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004306:	f7fe f8c3 	bl	8002490 <HAL_GetTick>
 800430a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800430c:	e008      	b.n	8004320 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800430e:	f7fe f8bf 	bl	8002490 <HAL_GetTick>
 8004312:	4602      	mov	r2, r0
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	1ad3      	subs	r3, r2, r3
 8004318:	2b02      	cmp	r3, #2
 800431a:	d901      	bls.n	8004320 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800431c:	2303      	movs	r3, #3
 800431e:	e0ff      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004320:	4b57      	ldr	r3, [pc, #348]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 8004322:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1ef      	bne.n	800430e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004332:	2b00      	cmp	r3, #0
 8004334:	f000 80f3 	beq.w	800451e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800433c:	2b02      	cmp	r3, #2
 800433e:	f040 80c9 	bne.w	80044d4 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004342:	4b4f      	ldr	r3, [pc, #316]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	f003 0203 	and.w	r2, r3, #3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004352:	429a      	cmp	r2, r3
 8004354:	d12c      	bne.n	80043b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004360:	3b01      	subs	r3, #1
 8004362:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004364:	429a      	cmp	r2, r3
 8004366:	d123      	bne.n	80043b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004372:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004374:	429a      	cmp	r2, r3
 8004376:	d11b      	bne.n	80043b0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004382:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004384:	429a      	cmp	r2, r3
 8004386:	d113      	bne.n	80043b0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004392:	085b      	lsrs	r3, r3, #1
 8004394:	3b01      	subs	r3, #1
 8004396:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004398:	429a      	cmp	r2, r3
 800439a:	d109      	bne.n	80043b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a6:	085b      	lsrs	r3, r3, #1
 80043a8:	3b01      	subs	r3, #1
 80043aa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d06b      	beq.n	8004488 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	2b0c      	cmp	r3, #12
 80043b4:	d062      	beq.n	800447c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80043b6:	4b32      	ldr	r3, [pc, #200]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d001      	beq.n	80043c6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e0ac      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80043c6:	4b2e      	ldr	r3, [pc, #184]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a2d      	ldr	r2, [pc, #180]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 80043cc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80043d0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80043d2:	f7fe f85d 	bl	8002490 <HAL_GetTick>
 80043d6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043d8:	e008      	b.n	80043ec <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043da:	f7fe f859 	bl	8002490 <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	d901      	bls.n	80043ec <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e099      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043ec:	4b24      	ldr	r3, [pc, #144]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d1f0      	bne.n	80043da <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043f8:	4b21      	ldr	r3, [pc, #132]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 80043fa:	68da      	ldr	r2, [r3, #12]
 80043fc:	4b21      	ldr	r3, [pc, #132]	; (8004484 <HAL_RCC_OscConfig+0x77c>)
 80043fe:	4013      	ands	r3, r2
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004408:	3a01      	subs	r2, #1
 800440a:	0112      	lsls	r2, r2, #4
 800440c:	4311      	orrs	r1, r2
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004412:	0212      	lsls	r2, r2, #8
 8004414:	4311      	orrs	r1, r2
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800441a:	0852      	lsrs	r2, r2, #1
 800441c:	3a01      	subs	r2, #1
 800441e:	0552      	lsls	r2, r2, #21
 8004420:	4311      	orrs	r1, r2
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004426:	0852      	lsrs	r2, r2, #1
 8004428:	3a01      	subs	r2, #1
 800442a:	0652      	lsls	r2, r2, #25
 800442c:	4311      	orrs	r1, r2
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004432:	06d2      	lsls	r2, r2, #27
 8004434:	430a      	orrs	r2, r1
 8004436:	4912      	ldr	r1, [pc, #72]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 8004438:	4313      	orrs	r3, r2
 800443a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800443c:	4b10      	ldr	r3, [pc, #64]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a0f      	ldr	r2, [pc, #60]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 8004442:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004446:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004448:	4b0d      	ldr	r3, [pc, #52]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	4a0c      	ldr	r2, [pc, #48]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 800444e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004452:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004454:	f7fe f81c 	bl	8002490 <HAL_GetTick>
 8004458:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800445a:	e008      	b.n	800446e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800445c:	f7fe f818 	bl	8002490 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b02      	cmp	r3, #2
 8004468:	d901      	bls.n	800446e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e058      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800446e:	4b04      	ldr	r3, [pc, #16]	; (8004480 <HAL_RCC_OscConfig+0x778>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d0f0      	beq.n	800445c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800447a:	e050      	b.n	800451e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e04f      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
 8004480:	40021000 	.word	0x40021000
 8004484:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004488:	4b27      	ldr	r3, [pc, #156]	; (8004528 <HAL_RCC_OscConfig+0x820>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d144      	bne.n	800451e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004494:	4b24      	ldr	r3, [pc, #144]	; (8004528 <HAL_RCC_OscConfig+0x820>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a23      	ldr	r2, [pc, #140]	; (8004528 <HAL_RCC_OscConfig+0x820>)
 800449a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800449e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80044a0:	4b21      	ldr	r3, [pc, #132]	; (8004528 <HAL_RCC_OscConfig+0x820>)
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	4a20      	ldr	r2, [pc, #128]	; (8004528 <HAL_RCC_OscConfig+0x820>)
 80044a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80044ac:	f7fd fff0 	bl	8002490 <HAL_GetTick>
 80044b0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044b2:	e008      	b.n	80044c6 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044b4:	f7fd ffec 	bl	8002490 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e02c      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044c6:	4b18      	ldr	r3, [pc, #96]	; (8004528 <HAL_RCC_OscConfig+0x820>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d0f0      	beq.n	80044b4 <HAL_RCC_OscConfig+0x7ac>
 80044d2:	e024      	b.n	800451e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	2b0c      	cmp	r3, #12
 80044d8:	d01f      	beq.n	800451a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044da:	4b13      	ldr	r3, [pc, #76]	; (8004528 <HAL_RCC_OscConfig+0x820>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a12      	ldr	r2, [pc, #72]	; (8004528 <HAL_RCC_OscConfig+0x820>)
 80044e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80044e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044e6:	f7fd ffd3 	bl	8002490 <HAL_GetTick>
 80044ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044ec:	e008      	b.n	8004500 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044ee:	f7fd ffcf 	bl	8002490 <HAL_GetTick>
 80044f2:	4602      	mov	r2, r0
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	1ad3      	subs	r3, r2, r3
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d901      	bls.n	8004500 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e00f      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004500:	4b09      	ldr	r3, [pc, #36]	; (8004528 <HAL_RCC_OscConfig+0x820>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004508:	2b00      	cmp	r3, #0
 800450a:	d1f0      	bne.n	80044ee <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800450c:	4b06      	ldr	r3, [pc, #24]	; (8004528 <HAL_RCC_OscConfig+0x820>)
 800450e:	68da      	ldr	r2, [r3, #12]
 8004510:	4905      	ldr	r1, [pc, #20]	; (8004528 <HAL_RCC_OscConfig+0x820>)
 8004512:	4b06      	ldr	r3, [pc, #24]	; (800452c <HAL_RCC_OscConfig+0x824>)
 8004514:	4013      	ands	r3, r2
 8004516:	60cb      	str	r3, [r1, #12]
 8004518:	e001      	b.n	800451e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e000      	b.n	8004520 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800451e:	2300      	movs	r3, #0
}
 8004520:	4618      	mov	r0, r3
 8004522:	3720      	adds	r7, #32
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	40021000 	.word	0x40021000
 800452c:	feeefffc 	.word	0xfeeefffc

08004530 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
 8004538:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d101      	bne.n	8004544 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e0e7      	b.n	8004714 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004544:	4b75      	ldr	r3, [pc, #468]	; (800471c <HAL_RCC_ClockConfig+0x1ec>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0307 	and.w	r3, r3, #7
 800454c:	683a      	ldr	r2, [r7, #0]
 800454e:	429a      	cmp	r2, r3
 8004550:	d910      	bls.n	8004574 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004552:	4b72      	ldr	r3, [pc, #456]	; (800471c <HAL_RCC_ClockConfig+0x1ec>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f023 0207 	bic.w	r2, r3, #7
 800455a:	4970      	ldr	r1, [pc, #448]	; (800471c <HAL_RCC_ClockConfig+0x1ec>)
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	4313      	orrs	r3, r2
 8004560:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004562:	4b6e      	ldr	r3, [pc, #440]	; (800471c <HAL_RCC_ClockConfig+0x1ec>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0307 	and.w	r3, r3, #7
 800456a:	683a      	ldr	r2, [r7, #0]
 800456c:	429a      	cmp	r2, r3
 800456e:	d001      	beq.n	8004574 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e0cf      	b.n	8004714 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 0302 	and.w	r3, r3, #2
 800457c:	2b00      	cmp	r3, #0
 800457e:	d010      	beq.n	80045a2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	689a      	ldr	r2, [r3, #8]
 8004584:	4b66      	ldr	r3, [pc, #408]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800458c:	429a      	cmp	r2, r3
 800458e:	d908      	bls.n	80045a2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004590:	4b63      	ldr	r3, [pc, #396]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	4960      	ldr	r1, [pc, #384]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 800459e:	4313      	orrs	r3, r2
 80045a0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d04c      	beq.n	8004648 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	2b03      	cmp	r3, #3
 80045b4:	d107      	bne.n	80045c6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045b6:	4b5a      	ldr	r3, [pc, #360]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d121      	bne.n	8004606 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	e0a6      	b.n	8004714 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d107      	bne.n	80045de <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045ce:	4b54      	ldr	r3, [pc, #336]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d115      	bne.n	8004606 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e09a      	b.n	8004714 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d107      	bne.n	80045f6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045e6:	4b4e      	ldr	r3, [pc, #312]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0302 	and.w	r3, r3, #2
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d109      	bne.n	8004606 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e08e      	b.n	8004714 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045f6:	4b4a      	ldr	r3, [pc, #296]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d101      	bne.n	8004606 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e086      	b.n	8004714 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004606:	4b46      	ldr	r3, [pc, #280]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f023 0203 	bic.w	r2, r3, #3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	4943      	ldr	r1, [pc, #268]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 8004614:	4313      	orrs	r3, r2
 8004616:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004618:	f7fd ff3a 	bl	8002490 <HAL_GetTick>
 800461c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800461e:	e00a      	b.n	8004636 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004620:	f7fd ff36 	bl	8002490 <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	f241 3288 	movw	r2, #5000	; 0x1388
 800462e:	4293      	cmp	r3, r2
 8004630:	d901      	bls.n	8004636 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e06e      	b.n	8004714 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004636:	4b3a      	ldr	r3, [pc, #232]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	f003 020c 	and.w	r2, r3, #12
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	429a      	cmp	r2, r3
 8004646:	d1eb      	bne.n	8004620 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0302 	and.w	r3, r3, #2
 8004650:	2b00      	cmp	r3, #0
 8004652:	d010      	beq.n	8004676 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689a      	ldr	r2, [r3, #8]
 8004658:	4b31      	ldr	r3, [pc, #196]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004660:	429a      	cmp	r2, r3
 8004662:	d208      	bcs.n	8004676 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004664:	4b2e      	ldr	r3, [pc, #184]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	492b      	ldr	r1, [pc, #172]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 8004672:	4313      	orrs	r3, r2
 8004674:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004676:	4b29      	ldr	r3, [pc, #164]	; (800471c <HAL_RCC_ClockConfig+0x1ec>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0307 	and.w	r3, r3, #7
 800467e:	683a      	ldr	r2, [r7, #0]
 8004680:	429a      	cmp	r2, r3
 8004682:	d210      	bcs.n	80046a6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004684:	4b25      	ldr	r3, [pc, #148]	; (800471c <HAL_RCC_ClockConfig+0x1ec>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f023 0207 	bic.w	r2, r3, #7
 800468c:	4923      	ldr	r1, [pc, #140]	; (800471c <HAL_RCC_ClockConfig+0x1ec>)
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	4313      	orrs	r3, r2
 8004692:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004694:	4b21      	ldr	r3, [pc, #132]	; (800471c <HAL_RCC_ClockConfig+0x1ec>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f003 0307 	and.w	r3, r3, #7
 800469c:	683a      	ldr	r2, [r7, #0]
 800469e:	429a      	cmp	r2, r3
 80046a0:	d001      	beq.n	80046a6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e036      	b.n	8004714 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0304 	and.w	r3, r3, #4
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d008      	beq.n	80046c4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046b2:	4b1b      	ldr	r3, [pc, #108]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	68db      	ldr	r3, [r3, #12]
 80046be:	4918      	ldr	r1, [pc, #96]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0308 	and.w	r3, r3, #8
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d009      	beq.n	80046e4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046d0:	4b13      	ldr	r3, [pc, #76]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	00db      	lsls	r3, r3, #3
 80046de:	4910      	ldr	r1, [pc, #64]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 80046e0:	4313      	orrs	r3, r2
 80046e2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80046e4:	f000 f824 	bl	8004730 <HAL_RCC_GetSysClockFreq>
 80046e8:	4602      	mov	r2, r0
 80046ea:	4b0d      	ldr	r3, [pc, #52]	; (8004720 <HAL_RCC_ClockConfig+0x1f0>)
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	091b      	lsrs	r3, r3, #4
 80046f0:	f003 030f 	and.w	r3, r3, #15
 80046f4:	490b      	ldr	r1, [pc, #44]	; (8004724 <HAL_RCC_ClockConfig+0x1f4>)
 80046f6:	5ccb      	ldrb	r3, [r1, r3]
 80046f8:	f003 031f 	and.w	r3, r3, #31
 80046fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004700:	4a09      	ldr	r2, [pc, #36]	; (8004728 <HAL_RCC_ClockConfig+0x1f8>)
 8004702:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004704:	4b09      	ldr	r3, [pc, #36]	; (800472c <HAL_RCC_ClockConfig+0x1fc>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4618      	mov	r0, r3
 800470a:	f7fd fe71 	bl	80023f0 <HAL_InitTick>
 800470e:	4603      	mov	r3, r0
 8004710:	72fb      	strb	r3, [r7, #11]

  return status;
 8004712:	7afb      	ldrb	r3, [r7, #11]
}
 8004714:	4618      	mov	r0, r3
 8004716:	3710      	adds	r7, #16
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}
 800471c:	40022000 	.word	0x40022000
 8004720:	40021000 	.word	0x40021000
 8004724:	080071e4 	.word	0x080071e4
 8004728:	20000000 	.word	0x20000000
 800472c:	20000004 	.word	0x20000004

08004730 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004730:	b480      	push	{r7}
 8004732:	b089      	sub	sp, #36	; 0x24
 8004734:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004736:	2300      	movs	r3, #0
 8004738:	61fb      	str	r3, [r7, #28]
 800473a:	2300      	movs	r3, #0
 800473c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800473e:	4b3e      	ldr	r3, [pc, #248]	; (8004838 <HAL_RCC_GetSysClockFreq+0x108>)
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f003 030c 	and.w	r3, r3, #12
 8004746:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004748:	4b3b      	ldr	r3, [pc, #236]	; (8004838 <HAL_RCC_GetSysClockFreq+0x108>)
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	f003 0303 	and.w	r3, r3, #3
 8004750:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d005      	beq.n	8004764 <HAL_RCC_GetSysClockFreq+0x34>
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	2b0c      	cmp	r3, #12
 800475c:	d121      	bne.n	80047a2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2b01      	cmp	r3, #1
 8004762:	d11e      	bne.n	80047a2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004764:	4b34      	ldr	r3, [pc, #208]	; (8004838 <HAL_RCC_GetSysClockFreq+0x108>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0308 	and.w	r3, r3, #8
 800476c:	2b00      	cmp	r3, #0
 800476e:	d107      	bne.n	8004780 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004770:	4b31      	ldr	r3, [pc, #196]	; (8004838 <HAL_RCC_GetSysClockFreq+0x108>)
 8004772:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004776:	0a1b      	lsrs	r3, r3, #8
 8004778:	f003 030f 	and.w	r3, r3, #15
 800477c:	61fb      	str	r3, [r7, #28]
 800477e:	e005      	b.n	800478c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004780:	4b2d      	ldr	r3, [pc, #180]	; (8004838 <HAL_RCC_GetSysClockFreq+0x108>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	091b      	lsrs	r3, r3, #4
 8004786:	f003 030f 	and.w	r3, r3, #15
 800478a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800478c:	4a2b      	ldr	r2, [pc, #172]	; (800483c <HAL_RCC_GetSysClockFreq+0x10c>)
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004794:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d10d      	bne.n	80047b8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800479c:	69fb      	ldr	r3, [r7, #28]
 800479e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047a0:	e00a      	b.n	80047b8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	2b04      	cmp	r3, #4
 80047a6:	d102      	bne.n	80047ae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80047a8:	4b25      	ldr	r3, [pc, #148]	; (8004840 <HAL_RCC_GetSysClockFreq+0x110>)
 80047aa:	61bb      	str	r3, [r7, #24]
 80047ac:	e004      	b.n	80047b8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	2b08      	cmp	r3, #8
 80047b2:	d101      	bne.n	80047b8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80047b4:	4b23      	ldr	r3, [pc, #140]	; (8004844 <HAL_RCC_GetSysClockFreq+0x114>)
 80047b6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	2b0c      	cmp	r3, #12
 80047bc:	d134      	bne.n	8004828 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80047be:	4b1e      	ldr	r3, [pc, #120]	; (8004838 <HAL_RCC_GetSysClockFreq+0x108>)
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	f003 0303 	and.w	r3, r3, #3
 80047c6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d003      	beq.n	80047d6 <HAL_RCC_GetSysClockFreq+0xa6>
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	2b03      	cmp	r3, #3
 80047d2:	d003      	beq.n	80047dc <HAL_RCC_GetSysClockFreq+0xac>
 80047d4:	e005      	b.n	80047e2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80047d6:	4b1a      	ldr	r3, [pc, #104]	; (8004840 <HAL_RCC_GetSysClockFreq+0x110>)
 80047d8:	617b      	str	r3, [r7, #20]
      break;
 80047da:	e005      	b.n	80047e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80047dc:	4b19      	ldr	r3, [pc, #100]	; (8004844 <HAL_RCC_GetSysClockFreq+0x114>)
 80047de:	617b      	str	r3, [r7, #20]
      break;
 80047e0:	e002      	b.n	80047e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	617b      	str	r3, [r7, #20]
      break;
 80047e6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80047e8:	4b13      	ldr	r3, [pc, #76]	; (8004838 <HAL_RCC_GetSysClockFreq+0x108>)
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	091b      	lsrs	r3, r3, #4
 80047ee:	f003 0307 	and.w	r3, r3, #7
 80047f2:	3301      	adds	r3, #1
 80047f4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80047f6:	4b10      	ldr	r3, [pc, #64]	; (8004838 <HAL_RCC_GetSysClockFreq+0x108>)
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	0a1b      	lsrs	r3, r3, #8
 80047fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004800:	697a      	ldr	r2, [r7, #20]
 8004802:	fb03 f202 	mul.w	r2, r3, r2
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	fbb2 f3f3 	udiv	r3, r2, r3
 800480c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800480e:	4b0a      	ldr	r3, [pc, #40]	; (8004838 <HAL_RCC_GetSysClockFreq+0x108>)
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	0e5b      	lsrs	r3, r3, #25
 8004814:	f003 0303 	and.w	r3, r3, #3
 8004818:	3301      	adds	r3, #1
 800481a:	005b      	lsls	r3, r3, #1
 800481c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	fbb2 f3f3 	udiv	r3, r2, r3
 8004826:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004828:	69bb      	ldr	r3, [r7, #24]
}
 800482a:	4618      	mov	r0, r3
 800482c:	3724      	adds	r7, #36	; 0x24
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr
 8004836:	bf00      	nop
 8004838:	40021000 	.word	0x40021000
 800483c:	080071f4 	.word	0x080071f4
 8004840:	00f42400 	.word	0x00f42400
 8004844:	016e3600 	.word	0x016e3600

08004848 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b086      	sub	sp, #24
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004850:	2300      	movs	r3, #0
 8004852:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004854:	4b2a      	ldr	r3, [pc, #168]	; (8004900 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004856:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004858:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800485c:	2b00      	cmp	r3, #0
 800485e:	d003      	beq.n	8004868 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004860:	f7ff f9ee 	bl	8003c40 <HAL_PWREx_GetVoltageRange>
 8004864:	6178      	str	r0, [r7, #20]
 8004866:	e014      	b.n	8004892 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004868:	4b25      	ldr	r3, [pc, #148]	; (8004900 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800486a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800486c:	4a24      	ldr	r2, [pc, #144]	; (8004900 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800486e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004872:	6593      	str	r3, [r2, #88]	; 0x58
 8004874:	4b22      	ldr	r3, [pc, #136]	; (8004900 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004878:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800487c:	60fb      	str	r3, [r7, #12]
 800487e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004880:	f7ff f9de 	bl	8003c40 <HAL_PWREx_GetVoltageRange>
 8004884:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004886:	4b1e      	ldr	r3, [pc, #120]	; (8004900 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800488a:	4a1d      	ldr	r2, [pc, #116]	; (8004900 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800488c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004890:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004898:	d10b      	bne.n	80048b2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2b80      	cmp	r3, #128	; 0x80
 800489e:	d919      	bls.n	80048d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2ba0      	cmp	r3, #160	; 0xa0
 80048a4:	d902      	bls.n	80048ac <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80048a6:	2302      	movs	r3, #2
 80048a8:	613b      	str	r3, [r7, #16]
 80048aa:	e013      	b.n	80048d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80048ac:	2301      	movs	r3, #1
 80048ae:	613b      	str	r3, [r7, #16]
 80048b0:	e010      	b.n	80048d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2b80      	cmp	r3, #128	; 0x80
 80048b6:	d902      	bls.n	80048be <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80048b8:	2303      	movs	r3, #3
 80048ba:	613b      	str	r3, [r7, #16]
 80048bc:	e00a      	b.n	80048d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2b80      	cmp	r3, #128	; 0x80
 80048c2:	d102      	bne.n	80048ca <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80048c4:	2302      	movs	r3, #2
 80048c6:	613b      	str	r3, [r7, #16]
 80048c8:	e004      	b.n	80048d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2b70      	cmp	r3, #112	; 0x70
 80048ce:	d101      	bne.n	80048d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80048d0:	2301      	movs	r3, #1
 80048d2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80048d4:	4b0b      	ldr	r3, [pc, #44]	; (8004904 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f023 0207 	bic.w	r2, r3, #7
 80048dc:	4909      	ldr	r1, [pc, #36]	; (8004904 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80048e4:	4b07      	ldr	r3, [pc, #28]	; (8004904 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f003 0307 	and.w	r3, r3, #7
 80048ec:	693a      	ldr	r2, [r7, #16]
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d001      	beq.n	80048f6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e000      	b.n	80048f8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80048f6:	2300      	movs	r3, #0
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3718      	adds	r7, #24
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	40021000 	.word	0x40021000
 8004904:	40022000 	.word	0x40022000

08004908 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b086      	sub	sp, #24
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004910:	2300      	movs	r3, #0
 8004912:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004914:	2300      	movs	r3, #0
 8004916:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004920:	2b00      	cmp	r3, #0
 8004922:	d031      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004928:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800492c:	d01a      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800492e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004932:	d814      	bhi.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004934:	2b00      	cmp	r3, #0
 8004936:	d009      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004938:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800493c:	d10f      	bne.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800493e:	4b5d      	ldr	r3, [pc, #372]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	4a5c      	ldr	r2, [pc, #368]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004944:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004948:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800494a:	e00c      	b.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	3304      	adds	r3, #4
 8004950:	2100      	movs	r1, #0
 8004952:	4618      	mov	r0, r3
 8004954:	f000 f9ce 	bl	8004cf4 <RCCEx_PLLSAI1_Config>
 8004958:	4603      	mov	r3, r0
 800495a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800495c:	e003      	b.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	74fb      	strb	r3, [r7, #19]
      break;
 8004962:	e000      	b.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004964:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004966:	7cfb      	ldrb	r3, [r7, #19]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d10b      	bne.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800496c:	4b51      	ldr	r3, [pc, #324]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800496e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004972:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800497a:	494e      	ldr	r1, [pc, #312]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800497c:	4313      	orrs	r3, r2
 800497e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004982:	e001      	b.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004984:	7cfb      	ldrb	r3, [r7, #19]
 8004986:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004990:	2b00      	cmp	r3, #0
 8004992:	f000 809e 	beq.w	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004996:	2300      	movs	r3, #0
 8004998:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800499a:	4b46      	ldr	r3, [pc, #280]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800499c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800499e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80049a6:	2301      	movs	r3, #1
 80049a8:	e000      	b.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80049aa:	2300      	movs	r3, #0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d00d      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049b0:	4b40      	ldr	r3, [pc, #256]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80049b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049b4:	4a3f      	ldr	r2, [pc, #252]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80049b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049ba:	6593      	str	r3, [r2, #88]	; 0x58
 80049bc:	4b3d      	ldr	r3, [pc, #244]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80049be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049c4:	60bb      	str	r3, [r7, #8]
 80049c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049c8:	2301      	movs	r3, #1
 80049ca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049cc:	4b3a      	ldr	r3, [pc, #232]	; (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a39      	ldr	r2, [pc, #228]	; (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80049d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80049d8:	f7fd fd5a 	bl	8002490 <HAL_GetTick>
 80049dc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80049de:	e009      	b.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049e0:	f7fd fd56 	bl	8002490 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d902      	bls.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	74fb      	strb	r3, [r7, #19]
        break;
 80049f2:	e005      	b.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80049f4:	4b30      	ldr	r3, [pc, #192]	; (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d0ef      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004a00:	7cfb      	ldrb	r3, [r7, #19]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d15a      	bne.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a06:	4b2b      	ldr	r3, [pc, #172]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a10:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d01e      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a1c:	697a      	ldr	r2, [r7, #20]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d019      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a22:	4b24      	ldr	r3, [pc, #144]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a2c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a2e:	4b21      	ldr	r3, [pc, #132]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a34:	4a1f      	ldr	r2, [pc, #124]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a3e:	4b1d      	ldr	r3, [pc, #116]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a44:	4a1b      	ldr	r2, [pc, #108]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a4a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004a4e:	4a19      	ldr	r2, [pc, #100]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	f003 0301 	and.w	r3, r3, #1
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d016      	beq.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a60:	f7fd fd16 	bl	8002490 <HAL_GetTick>
 8004a64:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a66:	e00b      	b.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a68:	f7fd fd12 	bl	8002490 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d902      	bls.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	74fb      	strb	r3, [r7, #19]
            break;
 8004a7e:	e006      	b.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a80:	4b0c      	ldr	r3, [pc, #48]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a86:	f003 0302 	and.w	r3, r3, #2
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d0ec      	beq.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004a8e:	7cfb      	ldrb	r3, [r7, #19]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d10b      	bne.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a94:	4b07      	ldr	r3, [pc, #28]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a9a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004aa2:	4904      	ldr	r1, [pc, #16]	; (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004aaa:	e009      	b.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004aac:	7cfb      	ldrb	r3, [r7, #19]
 8004aae:	74bb      	strb	r3, [r7, #18]
 8004ab0:	e006      	b.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004ab2:	bf00      	nop
 8004ab4:	40021000 	.word	0x40021000
 8004ab8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004abc:	7cfb      	ldrb	r3, [r7, #19]
 8004abe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ac0:	7c7b      	ldrb	r3, [r7, #17]
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d105      	bne.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ac6:	4b8a      	ldr	r3, [pc, #552]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aca:	4a89      	ldr	r2, [pc, #548]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004acc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ad0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 0301 	and.w	r3, r3, #1
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d00a      	beq.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ade:	4b84      	ldr	r3, [pc, #528]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ae4:	f023 0203 	bic.w	r2, r3, #3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a1b      	ldr	r3, [r3, #32]
 8004aec:	4980      	ldr	r1, [pc, #512]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0302 	and.w	r3, r3, #2
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d00a      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b00:	4b7b      	ldr	r3, [pc, #492]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b06:	f023 020c 	bic.w	r2, r3, #12
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0e:	4978      	ldr	r1, [pc, #480]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b10:	4313      	orrs	r3, r2
 8004b12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0320 	and.w	r3, r3, #32
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d00a      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b22:	4b73      	ldr	r3, [pc, #460]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b28:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b30:	496f      	ldr	r1, [pc, #444]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d00a      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004b44:	4b6a      	ldr	r3, [pc, #424]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b4a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b52:	4967      	ldr	r1, [pc, #412]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00a      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004b66:	4b62      	ldr	r3, [pc, #392]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b6c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b74:	495e      	ldr	r1, [pc, #376]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d00a      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b88:	4b59      	ldr	r3, [pc, #356]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b8e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b96:	4956      	ldr	r1, [pc, #344]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00a      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004baa:	4b51      	ldr	r3, [pc, #324]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bb0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb8:	494d      	ldr	r1, [pc, #308]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d028      	beq.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004bcc:	4b48      	ldr	r3, [pc, #288]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bd2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bda:	4945      	ldr	r1, [pc, #276]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bea:	d106      	bne.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bec:	4b40      	ldr	r3, [pc, #256]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	4a3f      	ldr	r2, [pc, #252]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004bf2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bf6:	60d3      	str	r3, [r2, #12]
 8004bf8:	e011      	b.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c02:	d10c      	bne.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	3304      	adds	r3, #4
 8004c08:	2101      	movs	r1, #1
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f000 f872 	bl	8004cf4 <RCCEx_PLLSAI1_Config>
 8004c10:	4603      	mov	r3, r0
 8004c12:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004c14:	7cfb      	ldrb	r3, [r7, #19]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d001      	beq.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8004c1a:	7cfb      	ldrb	r3, [r7, #19]
 8004c1c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d028      	beq.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c2a:	4b31      	ldr	r3, [pc, #196]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c30:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c38:	492d      	ldr	r1, [pc, #180]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c44:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c48:	d106      	bne.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c4a:	4b29      	ldr	r3, [pc, #164]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	4a28      	ldr	r2, [pc, #160]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c54:	60d3      	str	r3, [r2, #12]
 8004c56:	e011      	b.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c5c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c60:	d10c      	bne.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	3304      	adds	r3, #4
 8004c66:	2101      	movs	r1, #1
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f000 f843 	bl	8004cf4 <RCCEx_PLLSAI1_Config>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c72:	7cfb      	ldrb	r3, [r7, #19]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d001      	beq.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8004c78:	7cfb      	ldrb	r3, [r7, #19]
 8004c7a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d01c      	beq.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c88:	4b19      	ldr	r3, [pc, #100]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c8e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c96:	4916      	ldr	r1, [pc, #88]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ca2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004ca6:	d10c      	bne.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	3304      	adds	r3, #4
 8004cac:	2102      	movs	r1, #2
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f000 f820 	bl	8004cf4 <RCCEx_PLLSAI1_Config>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004cb8:	7cfb      	ldrb	r3, [r7, #19]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d001      	beq.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8004cbe:	7cfb      	ldrb	r3, [r7, #19]
 8004cc0:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00a      	beq.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004cce:	4b08      	ldr	r3, [pc, #32]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cd4:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cdc:	4904      	ldr	r1, [pc, #16]	; (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004ce4:	7cbb      	ldrb	r3, [r7, #18]
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3718      	adds	r7, #24
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	40021000 	.word	0x40021000

08004cf4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b084      	sub	sp, #16
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
 8004cfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d02:	4b74      	ldr	r3, [pc, #464]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	f003 0303 	and.w	r3, r3, #3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d018      	beq.n	8004d40 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004d0e:	4b71      	ldr	r3, [pc, #452]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	f003 0203 	and.w	r2, r3, #3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d10d      	bne.n	8004d3a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
       ||
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d009      	beq.n	8004d3a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004d26:	4b6b      	ldr	r3, [pc, #428]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	091b      	lsrs	r3, r3, #4
 8004d2c:	f003 0307 	and.w	r3, r3, #7
 8004d30:	1c5a      	adds	r2, r3, #1
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
       ||
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d047      	beq.n	8004dca <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	73fb      	strb	r3, [r7, #15]
 8004d3e:	e044      	b.n	8004dca <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2b03      	cmp	r3, #3
 8004d46:	d018      	beq.n	8004d7a <RCCEx_PLLSAI1_Config+0x86>
 8004d48:	2b03      	cmp	r3, #3
 8004d4a:	d825      	bhi.n	8004d98 <RCCEx_PLLSAI1_Config+0xa4>
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d002      	beq.n	8004d56 <RCCEx_PLLSAI1_Config+0x62>
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d009      	beq.n	8004d68 <RCCEx_PLLSAI1_Config+0x74>
 8004d54:	e020      	b.n	8004d98 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d56:	4b5f      	ldr	r3, [pc, #380]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d11d      	bne.n	8004d9e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d66:	e01a      	b.n	8004d9e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d68:	4b5a      	ldr	r3, [pc, #360]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d116      	bne.n	8004da2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d78:	e013      	b.n	8004da2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d7a:	4b56      	ldr	r3, [pc, #344]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d10f      	bne.n	8004da6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d86:	4b53      	ldr	r3, [pc, #332]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d109      	bne.n	8004da6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d96:	e006      	b.n	8004da6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	73fb      	strb	r3, [r7, #15]
      break;
 8004d9c:	e004      	b.n	8004da8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d9e:	bf00      	nop
 8004da0:	e002      	b.n	8004da8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004da2:	bf00      	nop
 8004da4:	e000      	b.n	8004da8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004da6:	bf00      	nop
    }

    if(status == HAL_OK)
 8004da8:	7bfb      	ldrb	r3, [r7, #15]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d10d      	bne.n	8004dca <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004dae:	4b49      	ldr	r3, [pc, #292]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6819      	ldr	r1, [r3, #0]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	011b      	lsls	r3, r3, #4
 8004dc2:	430b      	orrs	r3, r1
 8004dc4:	4943      	ldr	r1, [pc, #268]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004dca:	7bfb      	ldrb	r3, [r7, #15]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d17c      	bne.n	8004eca <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004dd0:	4b40      	ldr	r3, [pc, #256]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a3f      	ldr	r2, [pc, #252]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004dd6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004dda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ddc:	f7fd fb58 	bl	8002490 <HAL_GetTick>
 8004de0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004de2:	e009      	b.n	8004df8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004de4:	f7fd fb54 	bl	8002490 <HAL_GetTick>
 8004de8:	4602      	mov	r2, r0
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	1ad3      	subs	r3, r2, r3
 8004dee:	2b02      	cmp	r3, #2
 8004df0:	d902      	bls.n	8004df8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004df2:	2303      	movs	r3, #3
 8004df4:	73fb      	strb	r3, [r7, #15]
        break;
 8004df6:	e005      	b.n	8004e04 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004df8:	4b36      	ldr	r3, [pc, #216]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d1ef      	bne.n	8004de4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004e04:	7bfb      	ldrb	r3, [r7, #15]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d15f      	bne.n	8004eca <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d110      	bne.n	8004e32 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e10:	4b30      	ldr	r3, [pc, #192]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e12:	691b      	ldr	r3, [r3, #16]
 8004e14:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004e18:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	6892      	ldr	r2, [r2, #8]
 8004e20:	0211      	lsls	r1, r2, #8
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	68d2      	ldr	r2, [r2, #12]
 8004e26:	06d2      	lsls	r2, r2, #27
 8004e28:	430a      	orrs	r2, r1
 8004e2a:	492a      	ldr	r1, [pc, #168]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	610b      	str	r3, [r1, #16]
 8004e30:	e027      	b.n	8004e82 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d112      	bne.n	8004e5e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e38:	4b26      	ldr	r3, [pc, #152]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004e40:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	6892      	ldr	r2, [r2, #8]
 8004e48:	0211      	lsls	r1, r2, #8
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	6912      	ldr	r2, [r2, #16]
 8004e4e:	0852      	lsrs	r2, r2, #1
 8004e50:	3a01      	subs	r2, #1
 8004e52:	0552      	lsls	r2, r2, #21
 8004e54:	430a      	orrs	r2, r1
 8004e56:	491f      	ldr	r1, [pc, #124]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	610b      	str	r3, [r1, #16]
 8004e5c:	e011      	b.n	8004e82 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e5e:	4b1d      	ldr	r3, [pc, #116]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004e66:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	6892      	ldr	r2, [r2, #8]
 8004e6e:	0211      	lsls	r1, r2, #8
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	6952      	ldr	r2, [r2, #20]
 8004e74:	0852      	lsrs	r2, r2, #1
 8004e76:	3a01      	subs	r2, #1
 8004e78:	0652      	lsls	r2, r2, #25
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	4915      	ldr	r1, [pc, #84]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004e82:	4b14      	ldr	r3, [pc, #80]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a13      	ldr	r2, [pc, #76]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e88:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004e8c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e8e:	f7fd faff 	bl	8002490 <HAL_GetTick>
 8004e92:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e94:	e009      	b.n	8004eaa <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e96:	f7fd fafb 	bl	8002490 <HAL_GetTick>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	d902      	bls.n	8004eaa <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	73fb      	strb	r3, [r7, #15]
          break;
 8004ea8:	e005      	b.n	8004eb6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004eaa:	4b0a      	ldr	r3, [pc, #40]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d0ef      	beq.n	8004e96 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004eb6:	7bfb      	ldrb	r3, [r7, #15]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d106      	bne.n	8004eca <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004ebc:	4b05      	ldr	r3, [pc, #20]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ebe:	691a      	ldr	r2, [r3, #16]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	699b      	ldr	r3, [r3, #24]
 8004ec4:	4903      	ldr	r1, [pc, #12]	; (8004ed4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	3710      	adds	r7, #16
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	40021000 	.word	0x40021000

08004ed8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d101      	bne.n	8004eea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e095      	b.n	8005016 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d108      	bne.n	8004f04 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004efa:	d009      	beq.n	8004f10 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	61da      	str	r2, [r3, #28]
 8004f02:	e005      	b.n	8004f10 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2200      	movs	r2, #0
 8004f08:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d106      	bne.n	8004f30 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7fc fe68 	bl	8001c00 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2202      	movs	r2, #2
 8004f34:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f46:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f50:	d902      	bls.n	8004f58 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004f52:	2300      	movs	r3, #0
 8004f54:	60fb      	str	r3, [r7, #12]
 8004f56:	e002      	b.n	8004f5e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004f58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f5c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004f66:	d007      	beq.n	8004f78 <HAL_SPI_Init+0xa0>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f70:	d002      	beq.n	8004f78 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004f88:	431a      	orrs	r2, r3
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	f003 0302 	and.w	r3, r3, #2
 8004f92:	431a      	orrs	r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	695b      	ldr	r3, [r3, #20]
 8004f98:	f003 0301 	and.w	r3, r3, #1
 8004f9c:	431a      	orrs	r2, r3
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	699b      	ldr	r3, [r3, #24]
 8004fa2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fa6:	431a      	orrs	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	69db      	ldr	r3, [r3, #28]
 8004fac:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004fb0:	431a      	orrs	r2, r3
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6a1b      	ldr	r3, [r3, #32]
 8004fb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fba:	ea42 0103 	orr.w	r1, r2, r3
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fc2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	699b      	ldr	r3, [r3, #24]
 8004fd2:	0c1b      	lsrs	r3, r3, #16
 8004fd4:	f003 0204 	and.w	r2, r3, #4
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fdc:	f003 0310 	and.w	r3, r3, #16
 8004fe0:	431a      	orrs	r2, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fe6:	f003 0308 	and.w	r3, r3, #8
 8004fea:	431a      	orrs	r2, r3
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	68db      	ldr	r3, [r3, #12]
 8004ff0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004ff4:	ea42 0103 	orr.w	r1, r2, r3
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	430a      	orrs	r2, r1
 8005004:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005014:	2300      	movs	r3, #0
}
 8005016:	4618      	mov	r0, r3
 8005018:	3710      	adds	r7, #16
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}

0800501e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800501e:	b580      	push	{r7, lr}
 8005020:	b088      	sub	sp, #32
 8005022:	af00      	add	r7, sp, #0
 8005024:	60f8      	str	r0, [r7, #12]
 8005026:	60b9      	str	r1, [r7, #8]
 8005028:	603b      	str	r3, [r7, #0]
 800502a:	4613      	mov	r3, r2
 800502c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800502e:	2300      	movs	r3, #0
 8005030:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005038:	2b01      	cmp	r3, #1
 800503a:	d101      	bne.n	8005040 <HAL_SPI_Transmit+0x22>
 800503c:	2302      	movs	r3, #2
 800503e:	e158      	b.n	80052f2 <HAL_SPI_Transmit+0x2d4>
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005048:	f7fd fa22 	bl	8002490 <HAL_GetTick>
 800504c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800504e:	88fb      	ldrh	r3, [r7, #6]
 8005050:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005058:	b2db      	uxtb	r3, r3
 800505a:	2b01      	cmp	r3, #1
 800505c:	d002      	beq.n	8005064 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800505e:	2302      	movs	r3, #2
 8005060:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005062:	e13d      	b.n	80052e0 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d002      	beq.n	8005070 <HAL_SPI_Transmit+0x52>
 800506a:	88fb      	ldrh	r3, [r7, #6]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d102      	bne.n	8005076 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005074:	e134      	b.n	80052e0 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2203      	movs	r2, #3
 800507a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	68ba      	ldr	r2, [r7, #8]
 8005088:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	88fa      	ldrh	r2, [r7, #6]
 800508e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	88fa      	ldrh	r2, [r7, #6]
 8005094:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2200      	movs	r2, #0
 800509a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2200      	movs	r2, #0
 80050a0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2200      	movs	r2, #0
 80050b0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2200      	movs	r2, #0
 80050b6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050c0:	d10f      	bne.n	80050e2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050d0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80050e0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050ec:	2b40      	cmp	r3, #64	; 0x40
 80050ee:	d007      	beq.n	8005100 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005108:	d94b      	bls.n	80051a2 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d002      	beq.n	8005118 <HAL_SPI_Transmit+0xfa>
 8005112:	8afb      	ldrh	r3, [r7, #22]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d13e      	bne.n	8005196 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800511c:	881a      	ldrh	r2, [r3, #0]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005128:	1c9a      	adds	r2, r3, #2
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005132:	b29b      	uxth	r3, r3
 8005134:	3b01      	subs	r3, #1
 8005136:	b29a      	uxth	r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800513c:	e02b      	b.n	8005196 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f003 0302 	and.w	r3, r3, #2
 8005148:	2b02      	cmp	r3, #2
 800514a:	d112      	bne.n	8005172 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005150:	881a      	ldrh	r2, [r3, #0]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800515c:	1c9a      	adds	r2, r3, #2
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005166:	b29b      	uxth	r3, r3
 8005168:	3b01      	subs	r3, #1
 800516a:	b29a      	uxth	r2, r3
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005170:	e011      	b.n	8005196 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005172:	f7fd f98d 	bl	8002490 <HAL_GetTick>
 8005176:	4602      	mov	r2, r0
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	1ad3      	subs	r3, r2, r3
 800517c:	683a      	ldr	r2, [r7, #0]
 800517e:	429a      	cmp	r2, r3
 8005180:	d803      	bhi.n	800518a <HAL_SPI_Transmit+0x16c>
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005188:	d102      	bne.n	8005190 <HAL_SPI_Transmit+0x172>
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d102      	bne.n	8005196 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8005190:	2303      	movs	r3, #3
 8005192:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005194:	e0a4      	b.n	80052e0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800519a:	b29b      	uxth	r3, r3
 800519c:	2b00      	cmp	r3, #0
 800519e:	d1ce      	bne.n	800513e <HAL_SPI_Transmit+0x120>
 80051a0:	e07c      	b.n	800529c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d002      	beq.n	80051b0 <HAL_SPI_Transmit+0x192>
 80051aa:	8afb      	ldrh	r3, [r7, #22]
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d170      	bne.n	8005292 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d912      	bls.n	80051e0 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051be:	881a      	ldrh	r2, [r3, #0]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ca:	1c9a      	adds	r2, r3, #2
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	3b02      	subs	r3, #2
 80051d8:	b29a      	uxth	r2, r3
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80051de:	e058      	b.n	8005292 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	330c      	adds	r3, #12
 80051ea:	7812      	ldrb	r2, [r2, #0]
 80051ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f2:	1c5a      	adds	r2, r3, #1
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	3b01      	subs	r3, #1
 8005200:	b29a      	uxth	r2, r3
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005206:	e044      	b.n	8005292 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	f003 0302 	and.w	r3, r3, #2
 8005212:	2b02      	cmp	r3, #2
 8005214:	d12b      	bne.n	800526e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800521a:	b29b      	uxth	r3, r3
 800521c:	2b01      	cmp	r3, #1
 800521e:	d912      	bls.n	8005246 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005224:	881a      	ldrh	r2, [r3, #0]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005230:	1c9a      	adds	r2, r3, #2
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800523a:	b29b      	uxth	r3, r3
 800523c:	3b02      	subs	r3, #2
 800523e:	b29a      	uxth	r2, r3
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005244:	e025      	b.n	8005292 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	330c      	adds	r3, #12
 8005250:	7812      	ldrb	r2, [r2, #0]
 8005252:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005258:	1c5a      	adds	r2, r3, #1
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005262:	b29b      	uxth	r3, r3
 8005264:	3b01      	subs	r3, #1
 8005266:	b29a      	uxth	r2, r3
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800526c:	e011      	b.n	8005292 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800526e:	f7fd f90f 	bl	8002490 <HAL_GetTick>
 8005272:	4602      	mov	r2, r0
 8005274:	69bb      	ldr	r3, [r7, #24]
 8005276:	1ad3      	subs	r3, r2, r3
 8005278:	683a      	ldr	r2, [r7, #0]
 800527a:	429a      	cmp	r2, r3
 800527c:	d803      	bhi.n	8005286 <HAL_SPI_Transmit+0x268>
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005284:	d102      	bne.n	800528c <HAL_SPI_Transmit+0x26e>
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d102      	bne.n	8005292 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800528c:	2303      	movs	r3, #3
 800528e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005290:	e026      	b.n	80052e0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005296:	b29b      	uxth	r3, r3
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1b5      	bne.n	8005208 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800529c:	69ba      	ldr	r2, [r7, #24]
 800529e:	6839      	ldr	r1, [r7, #0]
 80052a0:	68f8      	ldr	r0, [r7, #12]
 80052a2:	f000 fe77 	bl	8005f94 <SPI_EndRxTxTransaction>
 80052a6:	4603      	mov	r3, r0
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d002      	beq.n	80052b2 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2220      	movs	r2, #32
 80052b0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d10a      	bne.n	80052d0 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052ba:	2300      	movs	r3, #0
 80052bc:	613b      	str	r3, [r7, #16]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	613b      	str	r3, [r7, #16]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	613b      	str	r3, [r7, #16]
 80052ce:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d002      	beq.n	80052de <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	77fb      	strb	r3, [r7, #31]
 80052dc:	e000      	b.n	80052e0 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80052de:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80052f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3720      	adds	r7, #32
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}

080052fa <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052fa:	b580      	push	{r7, lr}
 80052fc:	b088      	sub	sp, #32
 80052fe:	af02      	add	r7, sp, #8
 8005300:	60f8      	str	r0, [r7, #12]
 8005302:	60b9      	str	r1, [r7, #8]
 8005304:	603b      	str	r3, [r7, #0]
 8005306:	4613      	mov	r3, r2
 8005308:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800530a:	2300      	movs	r3, #0
 800530c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005316:	d112      	bne.n	800533e <HAL_SPI_Receive+0x44>
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d10e      	bne.n	800533e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2204      	movs	r2, #4
 8005324:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005328:	88fa      	ldrh	r2, [r7, #6]
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	9300      	str	r3, [sp, #0]
 800532e:	4613      	mov	r3, r2
 8005330:	68ba      	ldr	r2, [r7, #8]
 8005332:	68b9      	ldr	r1, [r7, #8]
 8005334:	68f8      	ldr	r0, [r7, #12]
 8005336:	f000 f910 	bl	800555a <HAL_SPI_TransmitReceive>
 800533a:	4603      	mov	r3, r0
 800533c:	e109      	b.n	8005552 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005344:	2b01      	cmp	r3, #1
 8005346:	d101      	bne.n	800534c <HAL_SPI_Receive+0x52>
 8005348:	2302      	movs	r3, #2
 800534a:	e102      	b.n	8005552 <HAL_SPI_Receive+0x258>
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005354:	f7fd f89c 	bl	8002490 <HAL_GetTick>
 8005358:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005360:	b2db      	uxtb	r3, r3
 8005362:	2b01      	cmp	r3, #1
 8005364:	d002      	beq.n	800536c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005366:	2302      	movs	r3, #2
 8005368:	75fb      	strb	r3, [r7, #23]
    goto error;
 800536a:	e0e9      	b.n	8005540 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d002      	beq.n	8005378 <HAL_SPI_Receive+0x7e>
 8005372:	88fb      	ldrh	r3, [r7, #6]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d102      	bne.n	800537e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800537c:	e0e0      	b.n	8005540 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2204      	movs	r2, #4
 8005382:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2200      	movs	r2, #0
 800538a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	68ba      	ldr	r2, [r7, #8]
 8005390:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	88fa      	ldrh	r2, [r7, #6]
 8005396:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	88fa      	ldrh	r2, [r7, #6]
 800539e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2200      	movs	r2, #0
 80053a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2200      	movs	r2, #0
 80053ac:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2200      	movs	r2, #0
 80053b2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2200      	movs	r2, #0
 80053b8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2200      	movs	r2, #0
 80053be:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053c8:	d908      	bls.n	80053dc <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	685a      	ldr	r2, [r3, #4]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80053d8:	605a      	str	r2, [r3, #4]
 80053da:	e007      	b.n	80053ec <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	685a      	ldr	r2, [r3, #4]
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80053ea:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053f4:	d10f      	bne.n	8005416 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005404:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005414:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005420:	2b40      	cmp	r3, #64	; 0x40
 8005422:	d007      	beq.n	8005434 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005432:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800543c:	d867      	bhi.n	800550e <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800543e:	e030      	b.n	80054a2 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	f003 0301 	and.w	r3, r3, #1
 800544a:	2b01      	cmp	r3, #1
 800544c:	d117      	bne.n	800547e <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f103 020c 	add.w	r2, r3, #12
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545a:	7812      	ldrb	r2, [r2, #0]
 800545c:	b2d2      	uxtb	r2, r2
 800545e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005464:	1c5a      	adds	r2, r3, #1
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005470:	b29b      	uxth	r3, r3
 8005472:	3b01      	subs	r3, #1
 8005474:	b29a      	uxth	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800547c:	e011      	b.n	80054a2 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800547e:	f7fd f807 	bl	8002490 <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	683a      	ldr	r2, [r7, #0]
 800548a:	429a      	cmp	r2, r3
 800548c:	d803      	bhi.n	8005496 <HAL_SPI_Receive+0x19c>
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005494:	d102      	bne.n	800549c <HAL_SPI_Receive+0x1a2>
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d102      	bne.n	80054a2 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800549c:	2303      	movs	r3, #3
 800549e:	75fb      	strb	r3, [r7, #23]
          goto error;
 80054a0:	e04e      	b.n	8005540 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d1c8      	bne.n	8005440 <HAL_SPI_Receive+0x146>
 80054ae:	e034      	b.n	800551a <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f003 0301 	and.w	r3, r3, #1
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d115      	bne.n	80054ea <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	68da      	ldr	r2, [r3, #12]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c8:	b292      	uxth	r2, r2
 80054ca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d0:	1c9a      	adds	r2, r3, #2
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80054dc:	b29b      	uxth	r3, r3
 80054de:	3b01      	subs	r3, #1
 80054e0:	b29a      	uxth	r2, r3
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80054e8:	e011      	b.n	800550e <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054ea:	f7fc ffd1 	bl	8002490 <HAL_GetTick>
 80054ee:	4602      	mov	r2, r0
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	1ad3      	subs	r3, r2, r3
 80054f4:	683a      	ldr	r2, [r7, #0]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d803      	bhi.n	8005502 <HAL_SPI_Receive+0x208>
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005500:	d102      	bne.n	8005508 <HAL_SPI_Receive+0x20e>
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d102      	bne.n	800550e <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8005508:	2303      	movs	r3, #3
 800550a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800550c:	e018      	b.n	8005540 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005514:	b29b      	uxth	r3, r3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d1ca      	bne.n	80054b0 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800551a:	693a      	ldr	r2, [r7, #16]
 800551c:	6839      	ldr	r1, [r7, #0]
 800551e:	68f8      	ldr	r0, [r7, #12]
 8005520:	f000 fce0 	bl	8005ee4 <SPI_EndRxTransaction>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d002      	beq.n	8005530 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2220      	movs	r2, #32
 800552e:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005534:	2b00      	cmp	r3, #0
 8005536:	d002      	beq.n	800553e <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	75fb      	strb	r3, [r7, #23]
 800553c:	e000      	b.n	8005540 <HAL_SPI_Receive+0x246>
  }

error :
 800553e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005550:	7dfb      	ldrb	r3, [r7, #23]
}
 8005552:	4618      	mov	r0, r3
 8005554:	3718      	adds	r7, #24
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}

0800555a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800555a:	b580      	push	{r7, lr}
 800555c:	b08a      	sub	sp, #40	; 0x28
 800555e:	af00      	add	r7, sp, #0
 8005560:	60f8      	str	r0, [r7, #12]
 8005562:	60b9      	str	r1, [r7, #8]
 8005564:	607a      	str	r2, [r7, #4]
 8005566:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005568:	2301      	movs	r3, #1
 800556a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800556c:	2300      	movs	r3, #0
 800556e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005578:	2b01      	cmp	r3, #1
 800557a:	d101      	bne.n	8005580 <HAL_SPI_TransmitReceive+0x26>
 800557c:	2302      	movs	r3, #2
 800557e:	e1fb      	b.n	8005978 <HAL_SPI_TransmitReceive+0x41e>
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005588:	f7fc ff82 	bl	8002490 <HAL_GetTick>
 800558c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005594:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800559c:	887b      	ldrh	r3, [r7, #2]
 800559e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80055a0:	887b      	ldrh	r3, [r7, #2]
 80055a2:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80055a4:	7efb      	ldrb	r3, [r7, #27]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d00e      	beq.n	80055c8 <HAL_SPI_TransmitReceive+0x6e>
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055b0:	d106      	bne.n	80055c0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d102      	bne.n	80055c0 <HAL_SPI_TransmitReceive+0x66>
 80055ba:	7efb      	ldrb	r3, [r7, #27]
 80055bc:	2b04      	cmp	r3, #4
 80055be:	d003      	beq.n	80055c8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80055c0:	2302      	movs	r3, #2
 80055c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80055c6:	e1cd      	b.n	8005964 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d005      	beq.n	80055da <HAL_SPI_TransmitReceive+0x80>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d002      	beq.n	80055da <HAL_SPI_TransmitReceive+0x80>
 80055d4:	887b      	ldrh	r3, [r7, #2]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d103      	bne.n	80055e2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80055da:	2301      	movs	r3, #1
 80055dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80055e0:	e1c0      	b.n	8005964 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	2b04      	cmp	r3, #4
 80055ec:	d003      	beq.n	80055f6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2205      	movs	r2, #5
 80055f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2200      	movs	r2, #0
 80055fa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	887a      	ldrh	r2, [r7, #2]
 8005606:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	887a      	ldrh	r2, [r7, #2]
 800560e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	68ba      	ldr	r2, [r7, #8]
 8005616:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	887a      	ldrh	r2, [r7, #2]
 800561c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	887a      	ldrh	r2, [r7, #2]
 8005622:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2200      	movs	r2, #0
 8005628:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2200      	movs	r2, #0
 800562e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005638:	d802      	bhi.n	8005640 <HAL_SPI_TransmitReceive+0xe6>
 800563a:	8a3b      	ldrh	r3, [r7, #16]
 800563c:	2b01      	cmp	r3, #1
 800563e:	d908      	bls.n	8005652 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	685a      	ldr	r2, [r3, #4]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800564e:	605a      	str	r2, [r3, #4]
 8005650:	e007      	b.n	8005662 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	685a      	ldr	r2, [r3, #4]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005660:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800566c:	2b40      	cmp	r3, #64	; 0x40
 800566e:	d007      	beq.n	8005680 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800567e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	68db      	ldr	r3, [r3, #12]
 8005684:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005688:	d97c      	bls.n	8005784 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d002      	beq.n	8005698 <HAL_SPI_TransmitReceive+0x13e>
 8005692:	8a7b      	ldrh	r3, [r7, #18]
 8005694:	2b01      	cmp	r3, #1
 8005696:	d169      	bne.n	800576c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800569c:	881a      	ldrh	r2, [r3, #0]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a8:	1c9a      	adds	r2, r3, #2
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	3b01      	subs	r3, #1
 80056b6:	b29a      	uxth	r2, r3
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056bc:	e056      	b.n	800576c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	f003 0302 	and.w	r3, r3, #2
 80056c8:	2b02      	cmp	r3, #2
 80056ca:	d11b      	bne.n	8005704 <HAL_SPI_TransmitReceive+0x1aa>
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d016      	beq.n	8005704 <HAL_SPI_TransmitReceive+0x1aa>
 80056d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d113      	bne.n	8005704 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056e0:	881a      	ldrh	r2, [r3, #0]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056ec:	1c9a      	adds	r2, r3, #2
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	3b01      	subs	r3, #1
 80056fa:	b29a      	uxth	r2, r3
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005700:	2300      	movs	r3, #0
 8005702:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	f003 0301 	and.w	r3, r3, #1
 800570e:	2b01      	cmp	r3, #1
 8005710:	d11c      	bne.n	800574c <HAL_SPI_TransmitReceive+0x1f2>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005718:	b29b      	uxth	r3, r3
 800571a:	2b00      	cmp	r3, #0
 800571c:	d016      	beq.n	800574c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68da      	ldr	r2, [r3, #12]
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005728:	b292      	uxth	r2, r2
 800572a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005730:	1c9a      	adds	r2, r3, #2
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800573c:	b29b      	uxth	r3, r3
 800573e:	3b01      	subs	r3, #1
 8005740:	b29a      	uxth	r2, r3
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005748:	2301      	movs	r3, #1
 800574a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800574c:	f7fc fea0 	bl	8002490 <HAL_GetTick>
 8005750:	4602      	mov	r2, r0
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	1ad3      	subs	r3, r2, r3
 8005756:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005758:	429a      	cmp	r2, r3
 800575a:	d807      	bhi.n	800576c <HAL_SPI_TransmitReceive+0x212>
 800575c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800575e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005762:	d003      	beq.n	800576c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005764:	2303      	movs	r3, #3
 8005766:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800576a:	e0fb      	b.n	8005964 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005770:	b29b      	uxth	r3, r3
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1a3      	bne.n	80056be <HAL_SPI_TransmitReceive+0x164>
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800577c:	b29b      	uxth	r3, r3
 800577e:	2b00      	cmp	r3, #0
 8005780:	d19d      	bne.n	80056be <HAL_SPI_TransmitReceive+0x164>
 8005782:	e0df      	b.n	8005944 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d003      	beq.n	8005794 <HAL_SPI_TransmitReceive+0x23a>
 800578c:	8a7b      	ldrh	r3, [r7, #18]
 800578e:	2b01      	cmp	r3, #1
 8005790:	f040 80cb 	bne.w	800592a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005798:	b29b      	uxth	r3, r3
 800579a:	2b01      	cmp	r3, #1
 800579c:	d912      	bls.n	80057c4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057a2:	881a      	ldrh	r2, [r3, #0]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ae:	1c9a      	adds	r2, r3, #2
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057b8:	b29b      	uxth	r3, r3
 80057ba:	3b02      	subs	r3, #2
 80057bc:	b29a      	uxth	r2, r3
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80057c2:	e0b2      	b.n	800592a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	330c      	adds	r3, #12
 80057ce:	7812      	ldrb	r2, [r2, #0]
 80057d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d6:	1c5a      	adds	r2, r3, #1
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	3b01      	subs	r3, #1
 80057e4:	b29a      	uxth	r2, r3
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057ea:	e09e      	b.n	800592a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f003 0302 	and.w	r3, r3, #2
 80057f6:	2b02      	cmp	r3, #2
 80057f8:	d134      	bne.n	8005864 <HAL_SPI_TransmitReceive+0x30a>
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057fe:	b29b      	uxth	r3, r3
 8005800:	2b00      	cmp	r3, #0
 8005802:	d02f      	beq.n	8005864 <HAL_SPI_TransmitReceive+0x30a>
 8005804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005806:	2b01      	cmp	r3, #1
 8005808:	d12c      	bne.n	8005864 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800580e:	b29b      	uxth	r3, r3
 8005810:	2b01      	cmp	r3, #1
 8005812:	d912      	bls.n	800583a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005818:	881a      	ldrh	r2, [r3, #0]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005824:	1c9a      	adds	r2, r3, #2
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800582e:	b29b      	uxth	r3, r3
 8005830:	3b02      	subs	r3, #2
 8005832:	b29a      	uxth	r2, r3
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005838:	e012      	b.n	8005860 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	330c      	adds	r3, #12
 8005844:	7812      	ldrb	r2, [r2, #0]
 8005846:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800584c:	1c5a      	adds	r2, r3, #1
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005856:	b29b      	uxth	r3, r3
 8005858:	3b01      	subs	r3, #1
 800585a:	b29a      	uxth	r2, r3
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005860:	2300      	movs	r3, #0
 8005862:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	f003 0301 	and.w	r3, r3, #1
 800586e:	2b01      	cmp	r3, #1
 8005870:	d148      	bne.n	8005904 <HAL_SPI_TransmitReceive+0x3aa>
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005878:	b29b      	uxth	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d042      	beq.n	8005904 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005884:	b29b      	uxth	r3, r3
 8005886:	2b01      	cmp	r3, #1
 8005888:	d923      	bls.n	80058d2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68da      	ldr	r2, [r3, #12]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005894:	b292      	uxth	r2, r2
 8005896:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589c:	1c9a      	adds	r2, r3, #2
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	3b02      	subs	r3, #2
 80058ac:	b29a      	uxth	r2, r3
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d81f      	bhi.n	8005900 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	685a      	ldr	r2, [r3, #4]
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80058ce:	605a      	str	r2, [r3, #4]
 80058d0:	e016      	b.n	8005900 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f103 020c 	add.w	r2, r3, #12
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058de:	7812      	ldrb	r2, [r2, #0]
 80058e0:	b2d2      	uxtb	r2, r2
 80058e2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e8:	1c5a      	adds	r2, r3, #1
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	3b01      	subs	r3, #1
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005900:	2301      	movs	r3, #1
 8005902:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005904:	f7fc fdc4 	bl	8002490 <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	69fb      	ldr	r3, [r7, #28]
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005910:	429a      	cmp	r2, r3
 8005912:	d803      	bhi.n	800591c <HAL_SPI_TransmitReceive+0x3c2>
 8005914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005916:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800591a:	d102      	bne.n	8005922 <HAL_SPI_TransmitReceive+0x3c8>
 800591c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800591e:	2b00      	cmp	r3, #0
 8005920:	d103      	bne.n	800592a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005922:	2303      	movs	r3, #3
 8005924:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005928:	e01c      	b.n	8005964 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800592e:	b29b      	uxth	r3, r3
 8005930:	2b00      	cmp	r3, #0
 8005932:	f47f af5b 	bne.w	80057ec <HAL_SPI_TransmitReceive+0x292>
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800593c:	b29b      	uxth	r3, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	f47f af54 	bne.w	80057ec <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005944:	69fa      	ldr	r2, [r7, #28]
 8005946:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005948:	68f8      	ldr	r0, [r7, #12]
 800594a:	f000 fb23 	bl	8005f94 <SPI_EndRxTxTransaction>
 800594e:	4603      	mov	r3, r0
 8005950:	2b00      	cmp	r3, #0
 8005952:	d006      	beq.n	8005962 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2220      	movs	r2, #32
 800595e:	661a      	str	r2, [r3, #96]	; 0x60
 8005960:	e000      	b.n	8005964 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005962:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2200      	movs	r2, #0
 8005970:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005974:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005978:	4618      	mov	r0, r3
 800597a:	3728      	adds	r7, #40	; 0x28
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}

08005980 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b086      	sub	sp, #24
 8005984:	af00      	add	r7, sp, #0
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	4613      	mov	r3, r2
 800598c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800598e:	2300      	movs	r3, #0
 8005990:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005998:	2b01      	cmp	r3, #1
 800599a:	d101      	bne.n	80059a0 <HAL_SPI_Transmit_DMA+0x20>
 800599c:	2302      	movs	r3, #2
 800599e:	e0d8      	b.n	8005b52 <HAL_SPI_Transmit_DMA+0x1d2>
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2201      	movs	r2, #1
 80059a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d002      	beq.n	80059ba <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80059b4:	2302      	movs	r3, #2
 80059b6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80059b8:	e0c6      	b.n	8005b48 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d002      	beq.n	80059c6 <HAL_SPI_Transmit_DMA+0x46>
 80059c0:	88fb      	ldrh	r3, [r7, #6]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d102      	bne.n	80059cc <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80059ca:	e0bd      	b.n	8005b48 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2203      	movs	r2, #3
 80059d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2200      	movs	r2, #0
 80059d8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	68ba      	ldr	r2, [r7, #8]
 80059de:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	88fa      	ldrh	r2, [r7, #6]
 80059e4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	88fa      	ldrh	r2, [r7, #6]
 80059ea:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2200      	movs	r2, #0
 80059f0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2200      	movs	r2, #0
 80059f6:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2200      	movs	r2, #0
 80059fc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a16:	d10f      	bne.n	8005a38 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a26:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a36:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a3c:	4a47      	ldr	r2, [pc, #284]	; (8005b5c <HAL_SPI_Transmit_DMA+0x1dc>)
 8005a3e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a44:	4a46      	ldr	r2, [pc, #280]	; (8005b60 <HAL_SPI_Transmit_DMA+0x1e0>)
 8005a46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a4c:	4a45      	ldr	r2, [pc, #276]	; (8005b64 <HAL_SPI_Transmit_DMA+0x1e4>)
 8005a4e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a54:	2200      	movs	r2, #0
 8005a56:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	685a      	ldr	r2, [r3, #4]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005a66:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	68db      	ldr	r3, [r3, #12]
 8005a6c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a70:	d82d      	bhi.n	8005ace <HAL_SPI_Transmit_DMA+0x14e>
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a76:	699b      	ldr	r3, [r3, #24]
 8005a78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a7c:	d127      	bne.n	8005ace <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	f003 0301 	and.w	r3, r3, #1
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d10f      	bne.n	8005aac <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	685a      	ldr	r2, [r3, #4]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005a9a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	085b      	lsrs	r3, r3, #1
 8005aa4:	b29a      	uxth	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005aaa:	e010      	b.n	8005ace <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	685a      	ldr	r2, [r3, #4]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005aba:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	085b      	lsrs	r3, r3, #1
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	3301      	adds	r3, #1
 8005ac8:	b29a      	uxth	r2, r3
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad6:	4619      	mov	r1, r3
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	330c      	adds	r3, #12
 8005ade:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ae4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005ae6:	f7fc fecd 	bl	8002884 <HAL_DMA_Start_IT>
 8005aea:	4603      	mov	r3, r0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d00c      	beq.n	8005b0a <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005af4:	f043 0210 	orr.w	r2, r3, #16
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8005b08:	e01e      	b.n	8005b48 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b14:	2b40      	cmp	r3, #64	; 0x40
 8005b16:	d007      	beq.n	8005b28 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b26:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	685a      	ldr	r2, [r3, #4]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f042 0220 	orr.w	r2, r2, #32
 8005b36:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	685a      	ldr	r2, [r3, #4]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f042 0202 	orr.w	r2, r2, #2
 8005b46:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005b50:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3718      	adds	r7, #24
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}
 8005b5a:	bf00      	nop
 8005b5c:	08005c4b 	.word	0x08005c4b
 8005b60:	08005ba5 	.word	0x08005ba5
 8005b64:	08005c67 	.word	0x08005c67

08005b68 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b083      	sub	sp, #12
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8005b70:	bf00      	nop
 8005b72:	370c      	adds	r7, #12
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b083      	sub	sp, #12
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005b84:	bf00      	nop
 8005b86:	370c      	adds	r7, #12
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr

08005b90 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b083      	sub	sp, #12
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005b98:	bf00      	nop
 8005b9a:	370c      	adds	r7, #12
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba2:	4770      	bx	lr

08005ba4 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b086      	sub	sp, #24
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bb0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005bb2:	f7fc fc6d 	bl	8002490 <HAL_GetTick>
 8005bb6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 0320 	and.w	r3, r3, #32
 8005bc2:	2b20      	cmp	r3, #32
 8005bc4:	d03b      	beq.n	8005c3e <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	685a      	ldr	r2, [r3, #4]
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f022 0220 	bic.w	r2, r2, #32
 8005bd4:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	685a      	ldr	r2, [r3, #4]
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f022 0202 	bic.w	r2, r2, #2
 8005be4:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005be6:	693a      	ldr	r2, [r7, #16]
 8005be8:	2164      	movs	r1, #100	; 0x64
 8005bea:	6978      	ldr	r0, [r7, #20]
 8005bec:	f000 f9d2 	bl	8005f94 <SPI_EndRxTxTransaction>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d005      	beq.n	8005c02 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bfa:	f043 0220 	orr.w	r2, r3, #32
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d10a      	bne.n	8005c20 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	60fb      	str	r3, [r7, #12]
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	60fb      	str	r3, [r7, #12]
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	60fb      	str	r3, [r7, #12]
 8005c1e:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	2200      	movs	r2, #0
 8005c24:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d003      	beq.n	8005c3e <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005c36:	6978      	ldr	r0, [r7, #20]
 8005c38:	f7ff ffaa 	bl	8005b90 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005c3c:	e002      	b.n	8005c44 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8005c3e:	6978      	ldr	r0, [r7, #20]
 8005c40:	f7ff ff92 	bl	8005b68 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c44:	3718      	adds	r7, #24
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}

08005c4a <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005c4a:	b580      	push	{r7, lr}
 8005c4c:	b084      	sub	sp, #16
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c56:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005c58:	68f8      	ldr	r0, [r7, #12]
 8005c5a:	f7ff ff8f 	bl	8005b7c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c5e:	bf00      	nop
 8005c60:	3710      	adds	r7, #16
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}

08005c66 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005c66:	b580      	push	{r7, lr}
 8005c68:	b084      	sub	sp, #16
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c72:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	685a      	ldr	r2, [r3, #4]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f022 0203 	bic.w	r2, r2, #3
 8005c82:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c88:	f043 0210 	orr.w	r2, r3, #16
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005c98:	68f8      	ldr	r0, [r7, #12]
 8005c9a:	f7ff ff79 	bl	8005b90 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c9e:	bf00      	nop
 8005ca0:	3710      	adds	r7, #16
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
	...

08005ca8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b088      	sub	sp, #32
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	603b      	str	r3, [r7, #0]
 8005cb4:	4613      	mov	r3, r2
 8005cb6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005cb8:	f7fc fbea 	bl	8002490 <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cc0:	1a9b      	subs	r3, r3, r2
 8005cc2:	683a      	ldr	r2, [r7, #0]
 8005cc4:	4413      	add	r3, r2
 8005cc6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005cc8:	f7fc fbe2 	bl	8002490 <HAL_GetTick>
 8005ccc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005cce:	4b39      	ldr	r3, [pc, #228]	; (8005db4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	015b      	lsls	r3, r3, #5
 8005cd4:	0d1b      	lsrs	r3, r3, #20
 8005cd6:	69fa      	ldr	r2, [r7, #28]
 8005cd8:	fb02 f303 	mul.w	r3, r2, r3
 8005cdc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cde:	e054      	b.n	8005d8a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ce6:	d050      	beq.n	8005d8a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ce8:	f7fc fbd2 	bl	8002490 <HAL_GetTick>
 8005cec:	4602      	mov	r2, r0
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	1ad3      	subs	r3, r2, r3
 8005cf2:	69fa      	ldr	r2, [r7, #28]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d902      	bls.n	8005cfe <SPI_WaitFlagStateUntilTimeout+0x56>
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d13d      	bne.n	8005d7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	685a      	ldr	r2, [r3, #4]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d16:	d111      	bne.n	8005d3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d20:	d004      	beq.n	8005d2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d2a:	d107      	bne.n	8005d3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d44:	d10f      	bne.n	8005d66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d54:	601a      	str	r2, [r3, #0]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2201      	movs	r2, #1
 8005d6a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2200      	movs	r2, #0
 8005d72:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e017      	b.n	8005daa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d101      	bne.n	8005d84 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005d80:	2300      	movs	r3, #0
 8005d82:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	3b01      	subs	r3, #1
 8005d88:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	689a      	ldr	r2, [r3, #8]
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	4013      	ands	r3, r2
 8005d94:	68ba      	ldr	r2, [r7, #8]
 8005d96:	429a      	cmp	r2, r3
 8005d98:	bf0c      	ite	eq
 8005d9a:	2301      	moveq	r3, #1
 8005d9c:	2300      	movne	r3, #0
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	461a      	mov	r2, r3
 8005da2:	79fb      	ldrb	r3, [r7, #7]
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d19b      	bne.n	8005ce0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005da8:	2300      	movs	r3, #0
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3720      	adds	r7, #32
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
 8005db2:	bf00      	nop
 8005db4:	20000000 	.word	0x20000000

08005db8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b08a      	sub	sp, #40	; 0x28
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	60f8      	str	r0, [r7, #12]
 8005dc0:	60b9      	str	r1, [r7, #8]
 8005dc2:	607a      	str	r2, [r7, #4]
 8005dc4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005dca:	f7fc fb61 	bl	8002490 <HAL_GetTick>
 8005dce:	4602      	mov	r2, r0
 8005dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dd2:	1a9b      	subs	r3, r3, r2
 8005dd4:	683a      	ldr	r2, [r7, #0]
 8005dd6:	4413      	add	r3, r2
 8005dd8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005dda:	f7fc fb59 	bl	8002490 <HAL_GetTick>
 8005dde:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	330c      	adds	r3, #12
 8005de6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005de8:	4b3d      	ldr	r3, [pc, #244]	; (8005ee0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	4613      	mov	r3, r2
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	4413      	add	r3, r2
 8005df2:	00da      	lsls	r2, r3, #3
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	0d1b      	lsrs	r3, r3, #20
 8005df8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dfa:	fb02 f303 	mul.w	r3, r2, r3
 8005dfe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005e00:	e060      	b.n	8005ec4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005e08:	d107      	bne.n	8005e1a <SPI_WaitFifoStateUntilTimeout+0x62>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d104      	bne.n	8005e1a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005e10:	69fb      	ldr	r3, [r7, #28]
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005e18:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e20:	d050      	beq.n	8005ec4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e22:	f7fc fb35 	bl	8002490 <HAL_GetTick>
 8005e26:	4602      	mov	r2, r0
 8005e28:	6a3b      	ldr	r3, [r7, #32]
 8005e2a:	1ad3      	subs	r3, r2, r3
 8005e2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d902      	bls.n	8005e38 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d13d      	bne.n	8005eb4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	685a      	ldr	r2, [r3, #4]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005e46:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e50:	d111      	bne.n	8005e76 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e5a:	d004      	beq.n	8005e66 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e64:	d107      	bne.n	8005e76 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e74:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e7e:	d10f      	bne.n	8005ea0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e8e:	601a      	str	r2, [r3, #0]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e9e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	e010      	b.n	8005ed6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d101      	bne.n	8005ebe <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005ebe:	69bb      	ldr	r3, [r7, #24]
 8005ec0:	3b01      	subs	r3, #1
 8005ec2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	689a      	ldr	r2, [r3, #8]
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	4013      	ands	r3, r2
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d196      	bne.n	8005e02 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3728      	adds	r7, #40	; 0x28
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	20000000 	.word	0x20000000

08005ee4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b086      	sub	sp, #24
 8005ee8:	af02      	add	r7, sp, #8
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ef8:	d111      	bne.n	8005f1e <SPI_EndRxTransaction+0x3a>
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f02:	d004      	beq.n	8005f0e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f0c:	d107      	bne.n	8005f1e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f1c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	9300      	str	r3, [sp, #0]
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	2200      	movs	r2, #0
 8005f26:	2180      	movs	r1, #128	; 0x80
 8005f28:	68f8      	ldr	r0, [r7, #12]
 8005f2a:	f7ff febd 	bl	8005ca8 <SPI_WaitFlagStateUntilTimeout>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d007      	beq.n	8005f44 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f38:	f043 0220 	orr.w	r2, r3, #32
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005f40:	2303      	movs	r3, #3
 8005f42:	e023      	b.n	8005f8c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f4c:	d11d      	bne.n	8005f8a <SPI_EndRxTransaction+0xa6>
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f56:	d004      	beq.n	8005f62 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f60:	d113      	bne.n	8005f8a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	9300      	str	r3, [sp, #0]
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005f6e:	68f8      	ldr	r0, [r7, #12]
 8005f70:	f7ff ff22 	bl	8005db8 <SPI_WaitFifoStateUntilTimeout>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d007      	beq.n	8005f8a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f7e:	f043 0220 	orr.w	r2, r3, #32
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	e000      	b.n	8005f8c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005f8a:	2300      	movs	r3, #0
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3710      	adds	r7, #16
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b086      	sub	sp, #24
 8005f98:	af02      	add	r7, sp, #8
 8005f9a:	60f8      	str	r0, [r7, #12]
 8005f9c:	60b9      	str	r1, [r7, #8]
 8005f9e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	9300      	str	r3, [sp, #0]
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005fac:	68f8      	ldr	r0, [r7, #12]
 8005fae:	f7ff ff03 	bl	8005db8 <SPI_WaitFifoStateUntilTimeout>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d007      	beq.n	8005fc8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fbc:	f043 0220 	orr.w	r2, r3, #32
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005fc4:	2303      	movs	r3, #3
 8005fc6:	e027      	b.n	8006018 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	9300      	str	r3, [sp, #0]
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	2180      	movs	r1, #128	; 0x80
 8005fd2:	68f8      	ldr	r0, [r7, #12]
 8005fd4:	f7ff fe68 	bl	8005ca8 <SPI_WaitFlagStateUntilTimeout>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d007      	beq.n	8005fee <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fe2:	f043 0220 	orr.w	r2, r3, #32
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005fea:	2303      	movs	r3, #3
 8005fec:	e014      	b.n	8006018 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	9300      	str	r3, [sp, #0]
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005ffa:	68f8      	ldr	r0, [r7, #12]
 8005ffc:	f7ff fedc 	bl	8005db8 <SPI_WaitFifoStateUntilTimeout>
 8006000:	4603      	mov	r3, r0
 8006002:	2b00      	cmp	r3, #0
 8006004:	d007      	beq.n	8006016 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800600a:	f043 0220 	orr.w	r2, r3, #32
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e000      	b.n	8006018 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006016:	2300      	movs	r3, #0
}
 8006018:	4618      	mov	r0, r3
 800601a:	3710      	adds	r7, #16
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}

08006020 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b082      	sub	sp, #8
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d101      	bne.n	8006032 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	e049      	b.n	80060c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006038:	b2db      	uxtb	r3, r3
 800603a:	2b00      	cmp	r3, #0
 800603c:	d106      	bne.n	800604c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f7fc f916 	bl	8002278 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2202      	movs	r2, #2
 8006050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	3304      	adds	r3, #4
 800605c:	4619      	mov	r1, r3
 800605e:	4610      	mov	r0, r2
 8006060:	f000 fc10 	bl	8006884 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2201      	movs	r2, #1
 8006070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2201      	movs	r2, #1
 8006078:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2201      	movs	r2, #1
 8006098:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2201      	movs	r2, #1
 80060b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2201      	movs	r2, #1
 80060c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060c4:	2300      	movs	r3, #0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3708      	adds	r7, #8
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
	...

080060d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b085      	sub	sp, #20
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	d001      	beq.n	80060e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80060e4:	2301      	movs	r3, #1
 80060e6:	e03b      	b.n	8006160 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2202      	movs	r2, #2
 80060ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	68da      	ldr	r2, [r3, #12]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f042 0201 	orr.w	r2, r2, #1
 80060fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a19      	ldr	r2, [pc, #100]	; (800616c <HAL_TIM_Base_Start_IT+0x9c>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d009      	beq.n	800611e <HAL_TIM_Base_Start_IT+0x4e>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006112:	d004      	beq.n	800611e <HAL_TIM_Base_Start_IT+0x4e>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a15      	ldr	r2, [pc, #84]	; (8006170 <HAL_TIM_Base_Start_IT+0xa0>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d115      	bne.n	800614a <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	689a      	ldr	r2, [r3, #8]
 8006124:	4b13      	ldr	r3, [pc, #76]	; (8006174 <HAL_TIM_Base_Start_IT+0xa4>)
 8006126:	4013      	ands	r3, r2
 8006128:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2b06      	cmp	r3, #6
 800612e:	d015      	beq.n	800615c <HAL_TIM_Base_Start_IT+0x8c>
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006136:	d011      	beq.n	800615c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f042 0201 	orr.w	r2, r2, #1
 8006146:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006148:	e008      	b.n	800615c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f042 0201 	orr.w	r2, r2, #1
 8006158:	601a      	str	r2, [r3, #0]
 800615a:	e000      	b.n	800615e <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800615c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800615e:	2300      	movs	r3, #0
}
 8006160:	4618      	mov	r0, r3
 8006162:	3714      	adds	r7, #20
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr
 800616c:	40012c00 	.word	0x40012c00
 8006170:	40014000 	.word	0x40014000
 8006174:	00010007 	.word	0x00010007

08006178 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b082      	sub	sp, #8
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d101      	bne.n	800618a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	e049      	b.n	800621e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006190:	b2db      	uxtb	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d106      	bne.n	80061a4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 f841 	bl	8006226 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2202      	movs	r2, #2
 80061a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	3304      	adds	r3, #4
 80061b4:	4619      	mov	r1, r3
 80061b6:	4610      	mov	r0, r2
 80061b8:	f000 fb64 	bl	8006884 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2201      	movs	r2, #1
 80061c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2201      	movs	r2, #1
 80061d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2201      	movs	r2, #1
 80061d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800621c:	2300      	movs	r3, #0
}
 800621e:	4618      	mov	r0, r3
 8006220:	3708      	adds	r7, #8
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}

08006226 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006226:	b480      	push	{r7}
 8006228:	b083      	sub	sp, #12
 800622a:	af00      	add	r7, sp, #0
 800622c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800622e:	bf00      	nop
 8006230:	370c      	adds	r7, #12
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr

0800623a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800623a:	b580      	push	{r7, lr}
 800623c:	b082      	sub	sp, #8
 800623e:	af00      	add	r7, sp, #0
 8006240:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	691b      	ldr	r3, [r3, #16]
 8006248:	f003 0302 	and.w	r3, r3, #2
 800624c:	2b02      	cmp	r3, #2
 800624e:	d122      	bne.n	8006296 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	68db      	ldr	r3, [r3, #12]
 8006256:	f003 0302 	and.w	r3, r3, #2
 800625a:	2b02      	cmp	r3, #2
 800625c:	d11b      	bne.n	8006296 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f06f 0202 	mvn.w	r2, #2
 8006266:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	699b      	ldr	r3, [r3, #24]
 8006274:	f003 0303 	and.w	r3, r3, #3
 8006278:	2b00      	cmp	r3, #0
 800627a:	d003      	beq.n	8006284 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f000 fae2 	bl	8006846 <HAL_TIM_IC_CaptureCallback>
 8006282:	e005      	b.n	8006290 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 fad4 	bl	8006832 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f000 fae5 	bl	800685a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	691b      	ldr	r3, [r3, #16]
 800629c:	f003 0304 	and.w	r3, r3, #4
 80062a0:	2b04      	cmp	r3, #4
 80062a2:	d122      	bne.n	80062ea <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	f003 0304 	and.w	r3, r3, #4
 80062ae:	2b04      	cmp	r3, #4
 80062b0:	d11b      	bne.n	80062ea <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f06f 0204 	mvn.w	r2, #4
 80062ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2202      	movs	r2, #2
 80062c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	699b      	ldr	r3, [r3, #24]
 80062c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d003      	beq.n	80062d8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f000 fab8 	bl	8006846 <HAL_TIM_IC_CaptureCallback>
 80062d6:	e005      	b.n	80062e4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f000 faaa 	bl	8006832 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 fabb 	bl	800685a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	691b      	ldr	r3, [r3, #16]
 80062f0:	f003 0308 	and.w	r3, r3, #8
 80062f4:	2b08      	cmp	r3, #8
 80062f6:	d122      	bne.n	800633e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	f003 0308 	and.w	r3, r3, #8
 8006302:	2b08      	cmp	r3, #8
 8006304:	d11b      	bne.n	800633e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f06f 0208 	mvn.w	r2, #8
 800630e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2204      	movs	r2, #4
 8006314:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	69db      	ldr	r3, [r3, #28]
 800631c:	f003 0303 	and.w	r3, r3, #3
 8006320:	2b00      	cmp	r3, #0
 8006322:	d003      	beq.n	800632c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f000 fa8e 	bl	8006846 <HAL_TIM_IC_CaptureCallback>
 800632a:	e005      	b.n	8006338 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f000 fa80 	bl	8006832 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f000 fa91 	bl	800685a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	691b      	ldr	r3, [r3, #16]
 8006344:	f003 0310 	and.w	r3, r3, #16
 8006348:	2b10      	cmp	r3, #16
 800634a:	d122      	bne.n	8006392 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	68db      	ldr	r3, [r3, #12]
 8006352:	f003 0310 	and.w	r3, r3, #16
 8006356:	2b10      	cmp	r3, #16
 8006358:	d11b      	bne.n	8006392 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f06f 0210 	mvn.w	r2, #16
 8006362:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2208      	movs	r2, #8
 8006368:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	69db      	ldr	r3, [r3, #28]
 8006370:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006374:	2b00      	cmp	r3, #0
 8006376:	d003      	beq.n	8006380 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f000 fa64 	bl	8006846 <HAL_TIM_IC_CaptureCallback>
 800637e:	e005      	b.n	800638c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f000 fa56 	bl	8006832 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f000 fa67 	bl	800685a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	691b      	ldr	r3, [r3, #16]
 8006398:	f003 0301 	and.w	r3, r3, #1
 800639c:	2b01      	cmp	r3, #1
 800639e:	d10e      	bne.n	80063be <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	68db      	ldr	r3, [r3, #12]
 80063a6:	f003 0301 	and.w	r3, r3, #1
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d107      	bne.n	80063be <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f06f 0201 	mvn.w	r2, #1
 80063b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f7fb fb73 	bl	8001aa4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	691b      	ldr	r3, [r3, #16]
 80063c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063c8:	2b80      	cmp	r3, #128	; 0x80
 80063ca:	d10e      	bne.n	80063ea <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063d6:	2b80      	cmp	r3, #128	; 0x80
 80063d8:	d107      	bne.n	80063ea <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80063e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f000 feb1 	bl	800714c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	691b      	ldr	r3, [r3, #16]
 80063f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063f8:	d10e      	bne.n	8006418 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006404:	2b80      	cmp	r3, #128	; 0x80
 8006406:	d107      	bne.n	8006418 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006410:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f000 fea4 	bl	8007160 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006422:	2b40      	cmp	r3, #64	; 0x40
 8006424:	d10e      	bne.n	8006444 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	68db      	ldr	r3, [r3, #12]
 800642c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006430:	2b40      	cmp	r3, #64	; 0x40
 8006432:	d107      	bne.n	8006444 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800643c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 fa15 	bl	800686e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	f003 0320 	and.w	r3, r3, #32
 800644e:	2b20      	cmp	r3, #32
 8006450:	d10e      	bne.n	8006470 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	f003 0320 	and.w	r3, r3, #32
 800645c:	2b20      	cmp	r3, #32
 800645e:	d107      	bne.n	8006470 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f06f 0220 	mvn.w	r2, #32
 8006468:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 fe64 	bl	8007138 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006470:	bf00      	nop
 8006472:	3708      	adds	r7, #8
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}

08006478 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b086      	sub	sp, #24
 800647c:	af00      	add	r7, sp, #0
 800647e:	60f8      	str	r0, [r7, #12]
 8006480:	60b9      	str	r1, [r7, #8]
 8006482:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006484:	2300      	movs	r3, #0
 8006486:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800648e:	2b01      	cmp	r3, #1
 8006490:	d101      	bne.n	8006496 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006492:	2302      	movs	r3, #2
 8006494:	e0ff      	b.n	8006696 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2201      	movs	r2, #1
 800649a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2b14      	cmp	r3, #20
 80064a2:	f200 80f0 	bhi.w	8006686 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80064a6:	a201      	add	r2, pc, #4	; (adr r2, 80064ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80064a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ac:	08006501 	.word	0x08006501
 80064b0:	08006687 	.word	0x08006687
 80064b4:	08006687 	.word	0x08006687
 80064b8:	08006687 	.word	0x08006687
 80064bc:	08006541 	.word	0x08006541
 80064c0:	08006687 	.word	0x08006687
 80064c4:	08006687 	.word	0x08006687
 80064c8:	08006687 	.word	0x08006687
 80064cc:	08006583 	.word	0x08006583
 80064d0:	08006687 	.word	0x08006687
 80064d4:	08006687 	.word	0x08006687
 80064d8:	08006687 	.word	0x08006687
 80064dc:	080065c3 	.word	0x080065c3
 80064e0:	08006687 	.word	0x08006687
 80064e4:	08006687 	.word	0x08006687
 80064e8:	08006687 	.word	0x08006687
 80064ec:	08006605 	.word	0x08006605
 80064f0:	08006687 	.word	0x08006687
 80064f4:	08006687 	.word	0x08006687
 80064f8:	08006687 	.word	0x08006687
 80064fc:	08006645 	.word	0x08006645
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68b9      	ldr	r1, [r7, #8]
 8006506:	4618      	mov	r0, r3
 8006508:	f000 fa20 	bl	800694c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	699a      	ldr	r2, [r3, #24]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f042 0208 	orr.w	r2, r2, #8
 800651a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	699a      	ldr	r2, [r3, #24]
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f022 0204 	bic.w	r2, r2, #4
 800652a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	6999      	ldr	r1, [r3, #24]
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	691a      	ldr	r2, [r3, #16]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	430a      	orrs	r2, r1
 800653c:	619a      	str	r2, [r3, #24]
      break;
 800653e:	e0a5      	b.n	800668c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	68b9      	ldr	r1, [r7, #8]
 8006546:	4618      	mov	r0, r3
 8006548:	f000 fa7c 	bl	8006a44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	699a      	ldr	r2, [r3, #24]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800655a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	699a      	ldr	r2, [r3, #24]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800656a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	6999      	ldr	r1, [r3, #24]
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	691b      	ldr	r3, [r3, #16]
 8006576:	021a      	lsls	r2, r3, #8
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	430a      	orrs	r2, r1
 800657e:	619a      	str	r2, [r3, #24]
      break;
 8006580:	e084      	b.n	800668c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	68b9      	ldr	r1, [r7, #8]
 8006588:	4618      	mov	r0, r3
 800658a:	f000 fad5 	bl	8006b38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	69da      	ldr	r2, [r3, #28]
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f042 0208 	orr.w	r2, r2, #8
 800659c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	69da      	ldr	r2, [r3, #28]
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f022 0204 	bic.w	r2, r2, #4
 80065ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	69d9      	ldr	r1, [r3, #28]
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	691a      	ldr	r2, [r3, #16]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	430a      	orrs	r2, r1
 80065be:	61da      	str	r2, [r3, #28]
      break;
 80065c0:	e064      	b.n	800668c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	68b9      	ldr	r1, [r7, #8]
 80065c8:	4618      	mov	r0, r3
 80065ca:	f000 fb2d 	bl	8006c28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	69da      	ldr	r2, [r3, #28]
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	69da      	ldr	r2, [r3, #28]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	69d9      	ldr	r1, [r3, #28]
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	691b      	ldr	r3, [r3, #16]
 80065f8:	021a      	lsls	r2, r3, #8
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	430a      	orrs	r2, r1
 8006600:	61da      	str	r2, [r3, #28]
      break;
 8006602:	e043      	b.n	800668c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	68b9      	ldr	r1, [r7, #8]
 800660a:	4618      	mov	r0, r3
 800660c:	f000 fb6a 	bl	8006ce4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f042 0208 	orr.w	r2, r2, #8
 800661e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f022 0204 	bic.w	r2, r2, #4
 800662e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	691a      	ldr	r2, [r3, #16]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	430a      	orrs	r2, r1
 8006640:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006642:	e023      	b.n	800668c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68b9      	ldr	r1, [r7, #8]
 800664a:	4618      	mov	r0, r3
 800664c:	f000 fba2 	bl	8006d94 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800665e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800666e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	691b      	ldr	r3, [r3, #16]
 800667a:	021a      	lsls	r2, r3, #8
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	430a      	orrs	r2, r1
 8006682:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006684:	e002      	b.n	800668c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006686:	2301      	movs	r3, #1
 8006688:	75fb      	strb	r3, [r7, #23]
      break;
 800668a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2200      	movs	r2, #0
 8006690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006694:	7dfb      	ldrb	r3, [r7, #23]
}
 8006696:	4618      	mov	r0, r3
 8006698:	3718      	adds	r7, #24
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
 800669e:	bf00      	nop

080066a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b084      	sub	sp, #16
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066aa:	2300      	movs	r3, #0
 80066ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066b4:	2b01      	cmp	r3, #1
 80066b6:	d101      	bne.n	80066bc <HAL_TIM_ConfigClockSource+0x1c>
 80066b8:	2302      	movs	r3, #2
 80066ba:	e0b6      	b.n	800682a <HAL_TIM_ConfigClockSource+0x18a>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2202      	movs	r2, #2
 80066c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80066de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	68ba      	ldr	r2, [r7, #8]
 80066ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066f8:	d03e      	beq.n	8006778 <HAL_TIM_ConfigClockSource+0xd8>
 80066fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066fe:	f200 8087 	bhi.w	8006810 <HAL_TIM_ConfigClockSource+0x170>
 8006702:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006706:	f000 8086 	beq.w	8006816 <HAL_TIM_ConfigClockSource+0x176>
 800670a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800670e:	d87f      	bhi.n	8006810 <HAL_TIM_ConfigClockSource+0x170>
 8006710:	2b70      	cmp	r3, #112	; 0x70
 8006712:	d01a      	beq.n	800674a <HAL_TIM_ConfigClockSource+0xaa>
 8006714:	2b70      	cmp	r3, #112	; 0x70
 8006716:	d87b      	bhi.n	8006810 <HAL_TIM_ConfigClockSource+0x170>
 8006718:	2b60      	cmp	r3, #96	; 0x60
 800671a:	d050      	beq.n	80067be <HAL_TIM_ConfigClockSource+0x11e>
 800671c:	2b60      	cmp	r3, #96	; 0x60
 800671e:	d877      	bhi.n	8006810 <HAL_TIM_ConfigClockSource+0x170>
 8006720:	2b50      	cmp	r3, #80	; 0x50
 8006722:	d03c      	beq.n	800679e <HAL_TIM_ConfigClockSource+0xfe>
 8006724:	2b50      	cmp	r3, #80	; 0x50
 8006726:	d873      	bhi.n	8006810 <HAL_TIM_ConfigClockSource+0x170>
 8006728:	2b40      	cmp	r3, #64	; 0x40
 800672a:	d058      	beq.n	80067de <HAL_TIM_ConfigClockSource+0x13e>
 800672c:	2b40      	cmp	r3, #64	; 0x40
 800672e:	d86f      	bhi.n	8006810 <HAL_TIM_ConfigClockSource+0x170>
 8006730:	2b30      	cmp	r3, #48	; 0x30
 8006732:	d064      	beq.n	80067fe <HAL_TIM_ConfigClockSource+0x15e>
 8006734:	2b30      	cmp	r3, #48	; 0x30
 8006736:	d86b      	bhi.n	8006810 <HAL_TIM_ConfigClockSource+0x170>
 8006738:	2b20      	cmp	r3, #32
 800673a:	d060      	beq.n	80067fe <HAL_TIM_ConfigClockSource+0x15e>
 800673c:	2b20      	cmp	r3, #32
 800673e:	d867      	bhi.n	8006810 <HAL_TIM_ConfigClockSource+0x170>
 8006740:	2b00      	cmp	r3, #0
 8006742:	d05c      	beq.n	80067fe <HAL_TIM_ConfigClockSource+0x15e>
 8006744:	2b10      	cmp	r3, #16
 8006746:	d05a      	beq.n	80067fe <HAL_TIM_ConfigClockSource+0x15e>
 8006748:	e062      	b.n	8006810 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6818      	ldr	r0, [r3, #0]
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	6899      	ldr	r1, [r3, #8]
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	685a      	ldr	r2, [r3, #4]
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	f000 fbef 	bl	8006f3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800676c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	68ba      	ldr	r2, [r7, #8]
 8006774:	609a      	str	r2, [r3, #8]
      break;
 8006776:	e04f      	b.n	8006818 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6818      	ldr	r0, [r3, #0]
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	6899      	ldr	r1, [r3, #8]
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	685a      	ldr	r2, [r3, #4]
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	68db      	ldr	r3, [r3, #12]
 8006788:	f000 fbd8 	bl	8006f3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	689a      	ldr	r2, [r3, #8]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800679a:	609a      	str	r2, [r3, #8]
      break;
 800679c:	e03c      	b.n	8006818 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6818      	ldr	r0, [r3, #0]
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	6859      	ldr	r1, [r3, #4]
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	68db      	ldr	r3, [r3, #12]
 80067aa:	461a      	mov	r2, r3
 80067ac:	f000 fb4c 	bl	8006e48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	2150      	movs	r1, #80	; 0x50
 80067b6:	4618      	mov	r0, r3
 80067b8:	f000 fba5 	bl	8006f06 <TIM_ITRx_SetConfig>
      break;
 80067bc:	e02c      	b.n	8006818 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6818      	ldr	r0, [r3, #0]
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	6859      	ldr	r1, [r3, #4]
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	68db      	ldr	r3, [r3, #12]
 80067ca:	461a      	mov	r2, r3
 80067cc:	f000 fb6b 	bl	8006ea6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2160      	movs	r1, #96	; 0x60
 80067d6:	4618      	mov	r0, r3
 80067d8:	f000 fb95 	bl	8006f06 <TIM_ITRx_SetConfig>
      break;
 80067dc:	e01c      	b.n	8006818 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6818      	ldr	r0, [r3, #0]
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	6859      	ldr	r1, [r3, #4]
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	461a      	mov	r2, r3
 80067ec:	f000 fb2c 	bl	8006e48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	2140      	movs	r1, #64	; 0x40
 80067f6:	4618      	mov	r0, r3
 80067f8:	f000 fb85 	bl	8006f06 <TIM_ITRx_SetConfig>
      break;
 80067fc:	e00c      	b.n	8006818 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681a      	ldr	r2, [r3, #0]
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4619      	mov	r1, r3
 8006808:	4610      	mov	r0, r2
 800680a:	f000 fb7c 	bl	8006f06 <TIM_ITRx_SetConfig>
      break;
 800680e:	e003      	b.n	8006818 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	73fb      	strb	r3, [r7, #15]
      break;
 8006814:	e000      	b.n	8006818 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006816:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2201      	movs	r2, #1
 800681c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2200      	movs	r2, #0
 8006824:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006828:	7bfb      	ldrb	r3, [r7, #15]
}
 800682a:	4618      	mov	r0, r3
 800682c:	3710      	adds	r7, #16
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}

08006832 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006832:	b480      	push	{r7}
 8006834:	b083      	sub	sp, #12
 8006836:	af00      	add	r7, sp, #0
 8006838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800683a:	bf00      	nop
 800683c:	370c      	adds	r7, #12
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr

08006846 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006846:	b480      	push	{r7}
 8006848:	b083      	sub	sp, #12
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800684e:	bf00      	nop
 8006850:	370c      	adds	r7, #12
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr

0800685a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800685a:	b480      	push	{r7}
 800685c:	b083      	sub	sp, #12
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006862:	bf00      	nop
 8006864:	370c      	adds	r7, #12
 8006866:	46bd      	mov	sp, r7
 8006868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686c:	4770      	bx	lr

0800686e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800686e:	b480      	push	{r7}
 8006870:	b083      	sub	sp, #12
 8006872:	af00      	add	r7, sp, #0
 8006874:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006876:	bf00      	nop
 8006878:	370c      	adds	r7, #12
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr
	...

08006884 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	4a2a      	ldr	r2, [pc, #168]	; (8006940 <TIM_Base_SetConfig+0xbc>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d003      	beq.n	80068a4 <TIM_Base_SetConfig+0x20>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068a2:	d108      	bne.n	80068b6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	4a21      	ldr	r2, [pc, #132]	; (8006940 <TIM_Base_SetConfig+0xbc>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d00b      	beq.n	80068d6 <TIM_Base_SetConfig+0x52>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068c4:	d007      	beq.n	80068d6 <TIM_Base_SetConfig+0x52>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	4a1e      	ldr	r2, [pc, #120]	; (8006944 <TIM_Base_SetConfig+0xc0>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d003      	beq.n	80068d6 <TIM_Base_SetConfig+0x52>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4a1d      	ldr	r2, [pc, #116]	; (8006948 <TIM_Base_SetConfig+0xc4>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d108      	bne.n	80068e8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	695b      	ldr	r3, [r3, #20]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	68fa      	ldr	r2, [r7, #12]
 80068fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	689a      	ldr	r2, [r3, #8]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	681a      	ldr	r2, [r3, #0]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	4a0c      	ldr	r2, [pc, #48]	; (8006940 <TIM_Base_SetConfig+0xbc>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d007      	beq.n	8006924 <TIM_Base_SetConfig+0xa0>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a0b      	ldr	r2, [pc, #44]	; (8006944 <TIM_Base_SetConfig+0xc0>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d003      	beq.n	8006924 <TIM_Base_SetConfig+0xa0>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	4a0a      	ldr	r2, [pc, #40]	; (8006948 <TIM_Base_SetConfig+0xc4>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d103      	bne.n	800692c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	691a      	ldr	r2, [r3, #16]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2201      	movs	r2, #1
 8006930:	615a      	str	r2, [r3, #20]
}
 8006932:	bf00      	nop
 8006934:	3714      	adds	r7, #20
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr
 800693e:	bf00      	nop
 8006940:	40012c00 	.word	0x40012c00
 8006944:	40014000 	.word	0x40014000
 8006948:	40014400 	.word	0x40014400

0800694c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800694c:	b480      	push	{r7}
 800694e:	b087      	sub	sp, #28
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a1b      	ldr	r3, [r3, #32]
 800695a:	f023 0201 	bic.w	r2, r3, #1
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6a1b      	ldr	r3, [r3, #32]
 8006966:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	699b      	ldr	r3, [r3, #24]
 8006972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800697a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800697e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f023 0303 	bic.w	r3, r3, #3
 8006986:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	68fa      	ldr	r2, [r7, #12]
 800698e:	4313      	orrs	r3, r2
 8006990:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	f023 0302 	bic.w	r3, r3, #2
 8006998:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	697a      	ldr	r2, [r7, #20]
 80069a0:	4313      	orrs	r3, r2
 80069a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4a24      	ldr	r2, [pc, #144]	; (8006a38 <TIM_OC1_SetConfig+0xec>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d007      	beq.n	80069bc <TIM_OC1_SetConfig+0x70>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4a23      	ldr	r2, [pc, #140]	; (8006a3c <TIM_OC1_SetConfig+0xf0>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d003      	beq.n	80069bc <TIM_OC1_SetConfig+0x70>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a22      	ldr	r2, [pc, #136]	; (8006a40 <TIM_OC1_SetConfig+0xf4>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d10c      	bne.n	80069d6 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	f023 0308 	bic.w	r3, r3, #8
 80069c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	697a      	ldr	r2, [r7, #20]
 80069ca:	4313      	orrs	r3, r2
 80069cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	f023 0304 	bic.w	r3, r3, #4
 80069d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	4a17      	ldr	r2, [pc, #92]	; (8006a38 <TIM_OC1_SetConfig+0xec>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d007      	beq.n	80069ee <TIM_OC1_SetConfig+0xa2>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	4a16      	ldr	r2, [pc, #88]	; (8006a3c <TIM_OC1_SetConfig+0xf0>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d003      	beq.n	80069ee <TIM_OC1_SetConfig+0xa2>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a15      	ldr	r2, [pc, #84]	; (8006a40 <TIM_OC1_SetConfig+0xf4>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d111      	bne.n	8006a12 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	695b      	ldr	r3, [r3, #20]
 8006a02:	693a      	ldr	r2, [r7, #16]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	699b      	ldr	r3, [r3, #24]
 8006a0c:	693a      	ldr	r2, [r7, #16]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	693a      	ldr	r2, [r7, #16]
 8006a16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	68fa      	ldr	r2, [r7, #12]
 8006a1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	685a      	ldr	r2, [r3, #4]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	697a      	ldr	r2, [r7, #20]
 8006a2a:	621a      	str	r2, [r3, #32]
}
 8006a2c:	bf00      	nop
 8006a2e:	371c      	adds	r7, #28
 8006a30:	46bd      	mov	sp, r7
 8006a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a36:	4770      	bx	lr
 8006a38:	40012c00 	.word	0x40012c00
 8006a3c:	40014000 	.word	0x40014000
 8006a40:	40014400 	.word	0x40014400

08006a44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b087      	sub	sp, #28
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6a1b      	ldr	r3, [r3, #32]
 8006a52:	f023 0210 	bic.w	r2, r3, #16
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a1b      	ldr	r3, [r3, #32]
 8006a5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	699b      	ldr	r3, [r3, #24]
 8006a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	021b      	lsls	r3, r3, #8
 8006a86:	68fa      	ldr	r2, [r7, #12]
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	f023 0320 	bic.w	r3, r3, #32
 8006a92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	011b      	lsls	r3, r3, #4
 8006a9a:	697a      	ldr	r2, [r7, #20]
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	4a22      	ldr	r2, [pc, #136]	; (8006b2c <TIM_OC2_SetConfig+0xe8>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d10d      	bne.n	8006ac4 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006aae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	011b      	lsls	r3, r3, #4
 8006ab6:	697a      	ldr	r2, [r7, #20]
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ac2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	4a19      	ldr	r2, [pc, #100]	; (8006b2c <TIM_OC2_SetConfig+0xe8>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d007      	beq.n	8006adc <TIM_OC2_SetConfig+0x98>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	4a18      	ldr	r2, [pc, #96]	; (8006b30 <TIM_OC2_SetConfig+0xec>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d003      	beq.n	8006adc <TIM_OC2_SetConfig+0x98>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	4a17      	ldr	r2, [pc, #92]	; (8006b34 <TIM_OC2_SetConfig+0xf0>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d113      	bne.n	8006b04 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ae2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006aea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	695b      	ldr	r3, [r3, #20]
 8006af0:	009b      	lsls	r3, r3, #2
 8006af2:	693a      	ldr	r2, [r7, #16]
 8006af4:	4313      	orrs	r3, r2
 8006af6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	699b      	ldr	r3, [r3, #24]
 8006afc:	009b      	lsls	r3, r3, #2
 8006afe:	693a      	ldr	r2, [r7, #16]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	693a      	ldr	r2, [r7, #16]
 8006b08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	68fa      	ldr	r2, [r7, #12]
 8006b0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	685a      	ldr	r2, [r3, #4]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	697a      	ldr	r2, [r7, #20]
 8006b1c:	621a      	str	r2, [r3, #32]
}
 8006b1e:	bf00      	nop
 8006b20:	371c      	adds	r7, #28
 8006b22:	46bd      	mov	sp, r7
 8006b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b28:	4770      	bx	lr
 8006b2a:	bf00      	nop
 8006b2c:	40012c00 	.word	0x40012c00
 8006b30:	40014000 	.word	0x40014000
 8006b34:	40014400 	.word	0x40014400

08006b38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b087      	sub	sp, #28
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6a1b      	ldr	r3, [r3, #32]
 8006b46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6a1b      	ldr	r3, [r3, #32]
 8006b52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	69db      	ldr	r3, [r3, #28]
 8006b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f023 0303 	bic.w	r3, r3, #3
 8006b72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68fa      	ldr	r2, [r7, #12]
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	021b      	lsls	r3, r3, #8
 8006b8c:	697a      	ldr	r2, [r7, #20]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	4a21      	ldr	r2, [pc, #132]	; (8006c1c <TIM_OC3_SetConfig+0xe4>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d10d      	bne.n	8006bb6 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ba0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	68db      	ldr	r3, [r3, #12]
 8006ba6:	021b      	lsls	r3, r3, #8
 8006ba8:	697a      	ldr	r2, [r7, #20]
 8006baa:	4313      	orrs	r3, r2
 8006bac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006bb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	4a18      	ldr	r2, [pc, #96]	; (8006c1c <TIM_OC3_SetConfig+0xe4>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d007      	beq.n	8006bce <TIM_OC3_SetConfig+0x96>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	4a17      	ldr	r2, [pc, #92]	; (8006c20 <TIM_OC3_SetConfig+0xe8>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d003      	beq.n	8006bce <TIM_OC3_SetConfig+0x96>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	4a16      	ldr	r2, [pc, #88]	; (8006c24 <TIM_OC3_SetConfig+0xec>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d113      	bne.n	8006bf6 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006bd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	695b      	ldr	r3, [r3, #20]
 8006be2:	011b      	lsls	r3, r3, #4
 8006be4:	693a      	ldr	r2, [r7, #16]
 8006be6:	4313      	orrs	r3, r2
 8006be8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	699b      	ldr	r3, [r3, #24]
 8006bee:	011b      	lsls	r3, r3, #4
 8006bf0:	693a      	ldr	r2, [r7, #16]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	693a      	ldr	r2, [r7, #16]
 8006bfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	68fa      	ldr	r2, [r7, #12]
 8006c00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	685a      	ldr	r2, [r3, #4]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	697a      	ldr	r2, [r7, #20]
 8006c0e:	621a      	str	r2, [r3, #32]
}
 8006c10:	bf00      	nop
 8006c12:	371c      	adds	r7, #28
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr
 8006c1c:	40012c00 	.word	0x40012c00
 8006c20:	40014000 	.word	0x40014000
 8006c24:	40014400 	.word	0x40014400

08006c28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b087      	sub	sp, #28
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
 8006c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6a1b      	ldr	r3, [r3, #32]
 8006c36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6a1b      	ldr	r3, [r3, #32]
 8006c42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	69db      	ldr	r3, [r3, #28]
 8006c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	021b      	lsls	r3, r3, #8
 8006c6a:	68fa      	ldr	r2, [r7, #12]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	689b      	ldr	r3, [r3, #8]
 8006c7c:	031b      	lsls	r3, r3, #12
 8006c7e:	693a      	ldr	r2, [r7, #16]
 8006c80:	4313      	orrs	r3, r2
 8006c82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4a14      	ldr	r2, [pc, #80]	; (8006cd8 <TIM_OC4_SetConfig+0xb0>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d007      	beq.n	8006c9c <TIM_OC4_SetConfig+0x74>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a13      	ldr	r2, [pc, #76]	; (8006cdc <TIM_OC4_SetConfig+0xb4>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d003      	beq.n	8006c9c <TIM_OC4_SetConfig+0x74>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	4a12      	ldr	r2, [pc, #72]	; (8006ce0 <TIM_OC4_SetConfig+0xb8>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d109      	bne.n	8006cb0 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ca2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	695b      	ldr	r3, [r3, #20]
 8006ca8:	019b      	lsls	r3, r3, #6
 8006caa:	697a      	ldr	r2, [r7, #20]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	697a      	ldr	r2, [r7, #20]
 8006cb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	685a      	ldr	r2, [r3, #4]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	693a      	ldr	r2, [r7, #16]
 8006cc8:	621a      	str	r2, [r3, #32]
}
 8006cca:	bf00      	nop
 8006ccc:	371c      	adds	r7, #28
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr
 8006cd6:	bf00      	nop
 8006cd8:	40012c00 	.word	0x40012c00
 8006cdc:	40014000 	.word	0x40014000
 8006ce0:	40014400 	.word	0x40014400

08006ce4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b087      	sub	sp, #28
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6a1b      	ldr	r3, [r3, #32]
 8006cf2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6a1b      	ldr	r3, [r3, #32]
 8006cfe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	68fa      	ldr	r2, [r7, #12]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006d28:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	041b      	lsls	r3, r3, #16
 8006d30:	693a      	ldr	r2, [r7, #16]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a13      	ldr	r2, [pc, #76]	; (8006d88 <TIM_OC5_SetConfig+0xa4>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d007      	beq.n	8006d4e <TIM_OC5_SetConfig+0x6a>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a12      	ldr	r2, [pc, #72]	; (8006d8c <TIM_OC5_SetConfig+0xa8>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d003      	beq.n	8006d4e <TIM_OC5_SetConfig+0x6a>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a11      	ldr	r2, [pc, #68]	; (8006d90 <TIM_OC5_SetConfig+0xac>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d109      	bne.n	8006d62 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	695b      	ldr	r3, [r3, #20]
 8006d5a:	021b      	lsls	r3, r3, #8
 8006d5c:	697a      	ldr	r2, [r7, #20]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	697a      	ldr	r2, [r7, #20]
 8006d66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	68fa      	ldr	r2, [r7, #12]
 8006d6c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	685a      	ldr	r2, [r3, #4]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	693a      	ldr	r2, [r7, #16]
 8006d7a:	621a      	str	r2, [r3, #32]
}
 8006d7c:	bf00      	nop
 8006d7e:	371c      	adds	r7, #28
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr
 8006d88:	40012c00 	.word	0x40012c00
 8006d8c:	40014000 	.word	0x40014000
 8006d90:	40014400 	.word	0x40014400

08006d94 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b087      	sub	sp, #28
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
 8006d9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6a1b      	ldr	r3, [r3, #32]
 8006da2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6a1b      	ldr	r3, [r3, #32]
 8006dae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006dc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006dc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	021b      	lsls	r3, r3, #8
 8006dce:	68fa      	ldr	r2, [r7, #12]
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006dda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	689b      	ldr	r3, [r3, #8]
 8006de0:	051b      	lsls	r3, r3, #20
 8006de2:	693a      	ldr	r2, [r7, #16]
 8006de4:	4313      	orrs	r3, r2
 8006de6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	4a14      	ldr	r2, [pc, #80]	; (8006e3c <TIM_OC6_SetConfig+0xa8>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d007      	beq.n	8006e00 <TIM_OC6_SetConfig+0x6c>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	4a13      	ldr	r2, [pc, #76]	; (8006e40 <TIM_OC6_SetConfig+0xac>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d003      	beq.n	8006e00 <TIM_OC6_SetConfig+0x6c>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	4a12      	ldr	r2, [pc, #72]	; (8006e44 <TIM_OC6_SetConfig+0xb0>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d109      	bne.n	8006e14 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e06:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	695b      	ldr	r3, [r3, #20]
 8006e0c:	029b      	lsls	r3, r3, #10
 8006e0e:	697a      	ldr	r2, [r7, #20]
 8006e10:	4313      	orrs	r3, r2
 8006e12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	697a      	ldr	r2, [r7, #20]
 8006e18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	68fa      	ldr	r2, [r7, #12]
 8006e1e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	685a      	ldr	r2, [r3, #4]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	693a      	ldr	r2, [r7, #16]
 8006e2c:	621a      	str	r2, [r3, #32]
}
 8006e2e:	bf00      	nop
 8006e30:	371c      	adds	r7, #28
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr
 8006e3a:	bf00      	nop
 8006e3c:	40012c00 	.word	0x40012c00
 8006e40:	40014000 	.word	0x40014000
 8006e44:	40014400 	.word	0x40014400

08006e48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b087      	sub	sp, #28
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	60f8      	str	r0, [r7, #12]
 8006e50:	60b9      	str	r1, [r7, #8]
 8006e52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6a1b      	ldr	r3, [r3, #32]
 8006e58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6a1b      	ldr	r3, [r3, #32]
 8006e5e:	f023 0201 	bic.w	r2, r3, #1
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	699b      	ldr	r3, [r3, #24]
 8006e6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006e72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	011b      	lsls	r3, r3, #4
 8006e78:	693a      	ldr	r2, [r7, #16]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	f023 030a 	bic.w	r3, r3, #10
 8006e84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006e86:	697a      	ldr	r2, [r7, #20]
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	693a      	ldr	r2, [r7, #16]
 8006e92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	697a      	ldr	r2, [r7, #20]
 8006e98:	621a      	str	r2, [r3, #32]
}
 8006e9a:	bf00      	nop
 8006e9c:	371c      	adds	r7, #28
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea4:	4770      	bx	lr

08006ea6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ea6:	b480      	push	{r7}
 8006ea8:	b087      	sub	sp, #28
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	60f8      	str	r0, [r7, #12]
 8006eae:	60b9      	str	r1, [r7, #8]
 8006eb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	6a1b      	ldr	r3, [r3, #32]
 8006eb6:	f023 0210 	bic.w	r2, r3, #16
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	699b      	ldr	r3, [r3, #24]
 8006ec2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	6a1b      	ldr	r3, [r3, #32]
 8006ec8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006ed0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	031b      	lsls	r3, r3, #12
 8006ed6:	697a      	ldr	r2, [r7, #20]
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006ee2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	011b      	lsls	r3, r3, #4
 8006ee8:	693a      	ldr	r2, [r7, #16]
 8006eea:	4313      	orrs	r3, r2
 8006eec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	697a      	ldr	r2, [r7, #20]
 8006ef2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	693a      	ldr	r2, [r7, #16]
 8006ef8:	621a      	str	r2, [r3, #32]
}
 8006efa:	bf00      	nop
 8006efc:	371c      	adds	r7, #28
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr

08006f06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f06:	b480      	push	{r7}
 8006f08:	b085      	sub	sp, #20
 8006f0a:	af00      	add	r7, sp, #0
 8006f0c:	6078      	str	r0, [r7, #4]
 8006f0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f1e:	683a      	ldr	r2, [r7, #0]
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	f043 0307 	orr.w	r3, r3, #7
 8006f28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	68fa      	ldr	r2, [r7, #12]
 8006f2e:	609a      	str	r2, [r3, #8]
}
 8006f30:	bf00      	nop
 8006f32:	3714      	adds	r7, #20
 8006f34:	46bd      	mov	sp, r7
 8006f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3a:	4770      	bx	lr

08006f3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b087      	sub	sp, #28
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	60f8      	str	r0, [r7, #12]
 8006f44:	60b9      	str	r1, [r7, #8]
 8006f46:	607a      	str	r2, [r7, #4]
 8006f48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	021a      	lsls	r2, r3, #8
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	431a      	orrs	r2, r3
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	4313      	orrs	r3, r2
 8006f64:	697a      	ldr	r2, [r7, #20]
 8006f66:	4313      	orrs	r3, r2
 8006f68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	697a      	ldr	r2, [r7, #20]
 8006f6e:	609a      	str	r2, [r3, #8]
}
 8006f70:	bf00      	nop
 8006f72:	371c      	adds	r7, #28
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr

08006f7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b085      	sub	sp, #20
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
 8006f84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f8c:	2b01      	cmp	r3, #1
 8006f8e:	d101      	bne.n	8006f94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f90:	2302      	movs	r3, #2
 8006f92:	e04f      	b.n	8007034 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2202      	movs	r2, #2
 8006fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a21      	ldr	r2, [pc, #132]	; (8007040 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d108      	bne.n	8006fd0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006fc4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	68fa      	ldr	r2, [r7, #12]
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fd6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	68fa      	ldr	r2, [r7, #12]
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	68fa      	ldr	r2, [r7, #12]
 8006fe8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a14      	ldr	r2, [pc, #80]	; (8007040 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d009      	beq.n	8007008 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ffc:	d004      	beq.n	8007008 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a10      	ldr	r2, [pc, #64]	; (8007044 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d10c      	bne.n	8007022 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800700e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	68ba      	ldr	r2, [r7, #8]
 8007016:	4313      	orrs	r3, r2
 8007018:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	68ba      	ldr	r2, [r7, #8]
 8007020:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2201      	movs	r2, #1
 8007026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2200      	movs	r2, #0
 800702e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007032:	2300      	movs	r3, #0
}
 8007034:	4618      	mov	r0, r3
 8007036:	3714      	adds	r7, #20
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr
 8007040:	40012c00 	.word	0x40012c00
 8007044:	40014000 	.word	0x40014000

08007048 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007048:	b480      	push	{r7}
 800704a:	b085      	sub	sp, #20
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
 8007050:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007052:	2300      	movs	r3, #0
 8007054:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800705c:	2b01      	cmp	r3, #1
 800705e:	d101      	bne.n	8007064 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007060:	2302      	movs	r3, #2
 8007062:	e060      	b.n	8007126 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2201      	movs	r2, #1
 8007068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	4313      	orrs	r3, r2
 8007078:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	4313      	orrs	r3, r2
 8007086:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	4313      	orrs	r3, r2
 8007094:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4313      	orrs	r3, r2
 80070a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	691b      	ldr	r3, [r3, #16]
 80070ae:	4313      	orrs	r3, r2
 80070b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	695b      	ldr	r3, [r3, #20]
 80070bc:	4313      	orrs	r3, r2
 80070be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070ca:	4313      	orrs	r3, r2
 80070cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	699b      	ldr	r3, [r3, #24]
 80070d8:	041b      	lsls	r3, r3, #16
 80070da:	4313      	orrs	r3, r2
 80070dc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4a14      	ldr	r2, [pc, #80]	; (8007134 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d115      	bne.n	8007114 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f2:	051b      	lsls	r3, r3, #20
 80070f4:	4313      	orrs	r3, r2
 80070f6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	69db      	ldr	r3, [r3, #28]
 8007102:	4313      	orrs	r3, r2
 8007104:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	6a1b      	ldr	r3, [r3, #32]
 8007110:	4313      	orrs	r3, r2
 8007112:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	68fa      	ldr	r2, [r7, #12]
 800711a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007124:	2300      	movs	r3, #0
}
 8007126:	4618      	mov	r0, r3
 8007128:	3714      	adds	r7, #20
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr
 8007132:	bf00      	nop
 8007134:	40012c00 	.word	0x40012c00

08007138 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007138:	b480      	push	{r7}
 800713a:	b083      	sub	sp, #12
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007140:	bf00      	nop
 8007142:	370c      	adds	r7, #12
 8007144:	46bd      	mov	sp, r7
 8007146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714a:	4770      	bx	lr

0800714c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800714c:	b480      	push	{r7}
 800714e:	b083      	sub	sp, #12
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007154:	bf00      	nop
 8007156:	370c      	adds	r7, #12
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr

08007160 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007160:	b480      	push	{r7}
 8007162:	b083      	sub	sp, #12
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007168:	bf00      	nop
 800716a:	370c      	adds	r7, #12
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr

08007174 <__libc_init_array>:
 8007174:	b570      	push	{r4, r5, r6, lr}
 8007176:	4d0d      	ldr	r5, [pc, #52]	; (80071ac <__libc_init_array+0x38>)
 8007178:	4c0d      	ldr	r4, [pc, #52]	; (80071b0 <__libc_init_array+0x3c>)
 800717a:	1b64      	subs	r4, r4, r5
 800717c:	10a4      	asrs	r4, r4, #2
 800717e:	2600      	movs	r6, #0
 8007180:	42a6      	cmp	r6, r4
 8007182:	d109      	bne.n	8007198 <__libc_init_array+0x24>
 8007184:	4d0b      	ldr	r5, [pc, #44]	; (80071b4 <__libc_init_array+0x40>)
 8007186:	4c0c      	ldr	r4, [pc, #48]	; (80071b8 <__libc_init_array+0x44>)
 8007188:	f000 f820 	bl	80071cc <_init>
 800718c:	1b64      	subs	r4, r4, r5
 800718e:	10a4      	asrs	r4, r4, #2
 8007190:	2600      	movs	r6, #0
 8007192:	42a6      	cmp	r6, r4
 8007194:	d105      	bne.n	80071a2 <__libc_init_array+0x2e>
 8007196:	bd70      	pop	{r4, r5, r6, pc}
 8007198:	f855 3b04 	ldr.w	r3, [r5], #4
 800719c:	4798      	blx	r3
 800719e:	3601      	adds	r6, #1
 80071a0:	e7ee      	b.n	8007180 <__libc_init_array+0xc>
 80071a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80071a6:	4798      	blx	r3
 80071a8:	3601      	adds	r6, #1
 80071aa:	e7f2      	b.n	8007192 <__libc_init_array+0x1e>
 80071ac:	0800722c 	.word	0x0800722c
 80071b0:	0800722c 	.word	0x0800722c
 80071b4:	0800722c 	.word	0x0800722c
 80071b8:	08007230 	.word	0x08007230

080071bc <memset>:
 80071bc:	4402      	add	r2, r0
 80071be:	4603      	mov	r3, r0
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d100      	bne.n	80071c6 <memset+0xa>
 80071c4:	4770      	bx	lr
 80071c6:	f803 1b01 	strb.w	r1, [r3], #1
 80071ca:	e7f9      	b.n	80071c0 <memset+0x4>

080071cc <_init>:
 80071cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ce:	bf00      	nop
 80071d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071d2:	bc08      	pop	{r3}
 80071d4:	469e      	mov	lr, r3
 80071d6:	4770      	bx	lr

080071d8 <_fini>:
 80071d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071da:	bf00      	nop
 80071dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071de:	bc08      	pop	{r3}
 80071e0:	469e      	mov	lr, r3
 80071e2:	4770      	bx	lr
