<stg><name>forward_fcc</name>


<trans_list>

<trans id="770" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4612" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4612" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="13" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="20" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4511" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4511" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="22" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="26" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="33" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4410" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4410" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="35" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="36" to="175">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="37" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="37" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
<literal name="cmp83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
<literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="38" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="48" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="49" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="49" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="0"/>
<literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
<literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="50" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="60" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="62" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="62" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="0"/>
<literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
<literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="63" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="73" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="75" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="75" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="0"/>
<literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
<literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="76" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="86" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="88" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="88" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="0"/>
<literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
<literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="89" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="99" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="101" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="101" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="0"/>
<literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="101" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
<literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="102" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="102" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="112" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="114" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="114" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="0"/>
<literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="114" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
<literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="115" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="115" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="125" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="127" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="127" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="0"/>
<literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="127" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
<literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="128" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="128" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="138" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="140" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="140" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="0"/>
<literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="140" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
<literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="141" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="141" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="151" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="152" to="153">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="152" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="153" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="153" to="154">
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="159" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="159" to="160">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="164" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="165" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="167" to="175">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="167" to="168">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="174" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="175" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="175" to="176">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="176" to="179">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="176" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="178" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="184" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %ydimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydimension

]]></Node>
<StgValue><ssdm name="ydimension_read"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19 %xdimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdimension

]]></Node>
<StgValue><ssdm name="xdimension_read"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20 %b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21 %y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22 %w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w

]]></Node>
<StgValue><ssdm name="w_read"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:24 %x_t = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_t"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
:25 %y_t = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_t"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
:26 %b_t = alloca i32 1

]]></Node>
<StgValue><ssdm name="b_t"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
:27 %w_t = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_t"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32">
<![CDATA[
:28 %trunc_ln29 = trunc i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30 %icmp_ln29 = icmp_eq  i32 %xdimension_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_2, i32 0, i32 0, void @empty_16, i32 0, i32 200, void @empty_9, void @empty_15, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_5, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_6, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_3, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdimension

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdimension, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_4, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdimension, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydimension

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydimension, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_8, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydimension, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="62" op_0_bw="32">
<![CDATA[
:29 %sext_ln29 = sext i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:31 %br_ln29 = br i1 %icmp_ln29, void %loop-memcpy-expansion28.preheader, void %loop-memcpy-residual-header31

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion28.preheader:0 %p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %x_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="30">
<![CDATA[
loop-memcpy-expansion28.preheader:1 %p_cast_cast = sext i30 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion28.preheader:2 %gmem_addr = getelementptr i32 %gmem, i32 %p_cast_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion28.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="220" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion28.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="221" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion28.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="222" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion28.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="223" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion28.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="224" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion28.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="225" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion28.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion28.preheader:4 %br_ln0 = br void %loop-memcpy-expansion28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion28:0 %loop_index29 = phi i62 %empty_22, void %loop-memcpy-expansion28.split, i62 0, void %loop-memcpy-expansion28.preheader

]]></Node>
<StgValue><ssdm name="loop_index29"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion28:1 %empty_22 = add i62 %loop_index29, i62 1

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion28:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion28:3 %exitcond4612 = icmp_eq  i62 %loop_index29, i62 %sext_ln29

]]></Node>
<StgValue><ssdm name="exitcond4612"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion28:4 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion28:5 %br_ln29 = br i1 %exitcond4612, void %loop-memcpy-expansion28.split, void %loop-memcpy-residual-header31.loopexit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion28.split:2 %empty_25 = trunc i62 %loop_index29

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="234" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion28.split:0 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion28.split:1 %empty_24 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion28.split:3 %loop_index29_cast_cast = zext i7 %empty_25

]]></Node>
<StgValue><ssdm name="loop_index29_cast_cast"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion28.split:4 %x_t_addr = getelementptr i32 %x_t, i32 0, i32 %loop_index29_cast_cast

]]></Node>
<StgValue><ssdm name="x_t_addr"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
loop-memcpy-expansion28.split:5 %store_ln0 = store i32 %empty_24, i7 %x_t_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion28.split:6 %br_ln0 = br void %loop-memcpy-expansion28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header31.loopexit:0 %br_ln0 = br void %loop-memcpy-residual-header31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header31:1 %icmp_ln30 = icmp_ne  i32 %ydimension_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="62" op_0_bw="32">
<![CDATA[
loop-memcpy-residual-header31:0 %sext_ln30 = sext i32 %ydimension_read

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header31:2 %br_ln30 = br i1 %icmp_ln30, void %loop-memcpy-residual-header25, void %loop-memcpy-expansion22.preheader

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion22.preheader:0 %p_cast1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %b_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="30">
<![CDATA[
loop-memcpy-expansion22.preheader:1 %p_cast1_cast = sext i30 %p_cast1

]]></Node>
<StgValue><ssdm name="p_cast1_cast"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion22.preheader:2 %gmem_addr_1 = getelementptr i32 %gmem, i32 %p_cast1_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion22.preheader:3 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="248" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion22.preheader:3 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="249" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion22.preheader:3 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="250" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion22.preheader:3 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="251" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion22.preheader:3 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="252" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion22.preheader:3 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="253" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion22.preheader:3 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion22.preheader:4 %br_ln0 = br void %loop-memcpy-expansion22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion22:0 %loop_index23 = phi i62 %empty_26, void %loop-memcpy-expansion22.split, i62 0, void %loop-memcpy-expansion22.preheader

]]></Node>
<StgValue><ssdm name="loop_index23"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion22:1 %empty_26 = add i62 %loop_index23, i62 1

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion22:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion22:3 %exitcond4511 = icmp_eq  i62 %loop_index23, i62 %sext_ln30

]]></Node>
<StgValue><ssdm name="exitcond4511"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion22:4 %empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion22:5 %br_ln30 = br i1 %exitcond4511, void %loop-memcpy-expansion22.split, void %loop-memcpy-residual-header25.loopexit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion22.split:2 %empty_29 = trunc i62 %loop_index23

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="262" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion22.split:0 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="263" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion22.split:1 %empty_28 = bitcast i32 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion22.split:3 %loop_index23_cast_cast = zext i7 %empty_29

]]></Node>
<StgValue><ssdm name="loop_index23_cast_cast"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion22.split:4 %b_t_addr = getelementptr i32 %b_t, i32 0, i32 %loop_index23_cast_cast

]]></Node>
<StgValue><ssdm name="b_t_addr"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
loop-memcpy-expansion22.split:5 %store_ln0 = store i32 %empty_28, i7 %b_t_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion22.split:6 %br_ln0 = br void %loop-memcpy-expansion22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="268" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header25.loopexit:0 %br_ln0 = br void %loop-memcpy-residual-header25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="269" st_id="23" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header25:0 %mul_ln31 = mul i32 %ydimension_read, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="270" st_id="24" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header25:0 %mul_ln31 = mul i32 %ydimension_read, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="271" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header25:2 %icmp_ln31 = icmp_eq  i32 %mul_ln31, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="272" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="62" op_0_bw="32">
<![CDATA[
loop-memcpy-residual-header25:1 %sext_ln31 = sext i32 %mul_ln31

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="273" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header25:3 %br_ln31 = br i1 %icmp_ln31, void %loop-memcpy-expansion16.preheader, void %loop-memcpy-residual-header19

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="274" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion16.preheader:0 %p_cast2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="275" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="30">
<![CDATA[
loop-memcpy-expansion16.preheader:1 %p_cast2_cast = sext i30 %p_cast2

]]></Node>
<StgValue><ssdm name="p_cast2_cast"/></StgValue>
</operation>

<operation id="276" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion16.preheader:2 %gmem_addr_2 = getelementptr i32 %gmem, i32 %p_cast2_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="277" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion16.preheader:3 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="278" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion16.preheader:3 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="279" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion16.preheader:3 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="280" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion16.preheader:3 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="281" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion16.preheader:3 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="282" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion16.preheader:3 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="283" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion16.preheader:3 %empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="284" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion16.preheader:4 %br_ln0 = br void %loop-memcpy-expansion16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="285" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion16:0 %loop_index17 = phi i62 %empty_30, void %loop-memcpy-expansion16.split, i62 0, void %loop-memcpy-expansion16.preheader

]]></Node>
<StgValue><ssdm name="loop_index17"/></StgValue>
</operation>

<operation id="286" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion16:1 %empty_30 = add i62 %loop_index17, i62 1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion16:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="288" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion16:3 %exitcond4410 = icmp_eq  i62 %loop_index17, i62 %sext_ln31

]]></Node>
<StgValue><ssdm name="exitcond4410"/></StgValue>
</operation>

<operation id="289" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion16:4 %empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="290" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion16:5 %br_ln31 = br i1 %exitcond4410, void %loop-memcpy-expansion16.split, void %loop-memcpy-residual-header19.loopexit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="291" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion16.split:2 %empty_33 = trunc i62 %loop_index17

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="292" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion16.split:0 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="293" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion16.split:1 %empty_32 = bitcast i32 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="294" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion16.split:3 %loop_index17_cast_cast = zext i7 %empty_33

]]></Node>
<StgValue><ssdm name="loop_index17_cast_cast"/></StgValue>
</operation>

<operation id="295" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion16.split:4 %w_t_addr = getelementptr i32 %w_t, i32 0, i32 %loop_index17_cast_cast

]]></Node>
<StgValue><ssdm name="w_t_addr"/></StgValue>
</operation>

<operation id="296" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
loop-memcpy-expansion16.split:5 %store_ln0 = store i32 %empty_32, i7 %w_t_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="297" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion16.split:6 %br_ln0 = br void %loop-memcpy-expansion16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="298" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header19.loopexit:0 %br_ln0 = br void %loop-memcpy-residual-header19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="299" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header19:0 %icmp_ln33 = icmp_sgt  i32 %ydimension_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="300" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header19:1 %br_ln33 = br i1 %icmp_ln33, void %._crit_edge, void %.lr.ph12

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="301" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12:0 %cmp83 = icmp_sgt  i32 %xdimension_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp83"/></StgValue>
</operation>

<operation id="302" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph12:1 %zext_ln33 = zext i32 %ydimension_read

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="303" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph12:2 %trunc_ln33 = trunc i32 %ydimension_read

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="304" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph12:3 %br_ln33 = br void

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="305" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %i_0 = phi i64 %add_ln33_8, void %._crit_edge7.9, i64 0, void %.lr.ph12

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="306" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1 %empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="307" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %icmp_ln33_1 = icmp_eq  i64 %i_0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="icmp_ln33_1"/></StgValue>
</operation>

<operation id="308" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln33 = br i1 %icmp_ln33_1, void %.split8.0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="309" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="64">
<![CDATA[
.split8.0:0 %empty_35 = trunc i64 %i_0

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="310" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8.0:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="311" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="7">
<![CDATA[
.split8.0:2 %zext_ln35 = zext i7 %empty_35

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="312" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8.0:3 %y_t_addr = getelementptr i32 %y_t, i32 0, i32 %zext_ln35

]]></Node>
<StgValue><ssdm name="y_t_addr"/></StgValue>
</operation>

<operation id="313" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split8.0:4 %store_ln35 = store i32 0, i7 %y_t_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="314" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8.0:5 %empty_36 = mul i7 %empty_35, i7 %trunc_ln29

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="315" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.0:6 %br_ln38 = br i1 %cmp83, void %._crit_edge7.0, void %.lr.ph6.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="316" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
<literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph6.0.preheader:0 %br_ln38 = br void %.lr.ph6.0

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="317" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph6.0:0 %j_0 = phi i31 %add_ln38, void %.split6.0, i31 0, void %.lr.ph6.0.preheader

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="318" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph6.0:1 %add1714_0 = phi i32 %add1, void %.split6.0, i32 0, void %.lr.ph6.0.preheader

]]></Node>
<StgValue><ssdm name="add1714_0"/></StgValue>
</operation>

<operation id="319" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph6.0:2 %add_ln38 = add i31 %j_0, i31 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="320" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph6.0:3 %zext_ln38 = zext i31 %j_0

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="321" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph6.0:4 %icmp_ln38 = icmp_eq  i32 %zext_ln38, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="322" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph6.0:5 %empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph6.0:6 %br_ln38 = br i1 %icmp_ln38, void %.split6.0, void %._crit_edge7.loopexit.0

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="31">
<![CDATA[
.split6.0:0 %trunc_ln38 = trunc i31 %j_0

]]></Node>
<StgValue><ssdm name="trunc_ln38"/></StgValue>
</operation>

<operation id="325" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6.0:3 %add_ln40 = add i7 %trunc_ln38, i7 %empty_36

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="326" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="7">
<![CDATA[
.split6.0:4 %zext_ln40 = zext i7 %add_ln40

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="327" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.0:5 %w_t_addr_1 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40

]]></Node>
<StgValue><ssdm name="w_t_addr_1"/></StgValue>
</operation>

<operation id="328" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="7">
<![CDATA[
.split6.0:6 %w_t_load = load i7 %w_t_addr_1

]]></Node>
<StgValue><ssdm name="w_t_load"/></StgValue>
</operation>

<operation id="329" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="7">
<![CDATA[
.split6.0:7 %zext_ln40_1 = zext i7 %trunc_ln38

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="330" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.0:8 %x_t_addr_1 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="x_t_addr_1"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="7">
<![CDATA[
.split6.0:9 %x_t_load = load i7 %x_t_addr_1

]]></Node>
<StgValue><ssdm name="x_t_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="332" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="7">
<![CDATA[
.split6.0:6 %w_t_load = load i7 %w_t_addr_1

]]></Node>
<StgValue><ssdm name="w_t_load"/></StgValue>
</operation>

<operation id="333" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="7">
<![CDATA[
.split6.0:9 %x_t_load = load i7 %x_t_addr_1

]]></Node>
<StgValue><ssdm name="x_t_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="334" st_id="40" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:10 %mul = fmul i32 %w_t_load, i32 %x_t_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="335" st_id="41" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:10 %mul = fmul i32 %w_t_load, i32 %x_t_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="336" st_id="42" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:10 %mul = fmul i32 %w_t_load, i32 %x_t_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="337" st_id="43" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:10 %mul = fmul i32 %w_t_load, i32 %x_t_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="338" st_id="44" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:11 %add1 = fadd i32 %add1714_0, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="339" st_id="45" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:11 %add1 = fadd i32 %add1714_0, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="340" st_id="46" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:11 %add1 = fadd i32 %add1714_0, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="341" st_id="47" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:11 %add1 = fadd i32 %add1714_0, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="342" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6.0:1 %specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="343" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6.0:2 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="344" st_id="48" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:11 %add1 = fadd i32 %add1714_0, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="345" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.split6.0:12 %br_ln0 = br void %.lr.ph6.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="346" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge7.loopexit.0:0 %store_ln40 = store i32 %add1714_0, i7 %y_t_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="347" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.loopexit.0:1 %br_ln33 = br void %._crit_edge7.0

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="348" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.0:0 %or_ln33 = or i64 %i_0, i64 1

]]></Node>
<StgValue><ssdm name="or_ln33"/></StgValue>
</operation>

<operation id="349" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge7.0:1 %or_ln33_1 = or i7 %empty_35, i7 1

]]></Node>
<StgValue><ssdm name="or_ln33_1"/></StgValue>
</operation>

<operation id="350" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.0:2 %icmp_ln33_2 = icmp_eq  i64 %or_ln33, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="icmp_ln33_2"/></StgValue>
</operation>

<operation id="351" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7.0:3 %br_ln33 = br i1 %icmp_ln33_2, void %.split8.1, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="352" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="7">
<![CDATA[
.split8.1:0 %zext_ln35_1 = zext i7 %or_ln33_1

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="353" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8.1:1 %y_t_addr_10 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="y_t_addr_10"/></StgValue>
</operation>

<operation id="354" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split8.1:2 %store_ln35 = store i32 0, i7 %y_t_addr_10

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="355" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8.1:3 %empty_38 = mul i7 %or_ln33_1, i7 %trunc_ln29

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="356" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.1:4 %br_ln38 = br i1 %cmp83, void %._crit_edge7.1, void %.lr.ph6.1.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="357" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
<literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph6.1.preheader:0 %br_ln38 = br void %.lr.ph6.1

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="358" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph6.1:0 %j_1 = phi i31 %add_ln38_1, void %.split6.1, i31 0, void %.lr.ph6.1.preheader

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="359" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph6.1:1 %add1714_1 = phi i32 %add1_1, void %.split6.1, i32 0, void %.lr.ph6.1.preheader

]]></Node>
<StgValue><ssdm name="add1714_1"/></StgValue>
</operation>

<operation id="360" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph6.1:2 %add_ln38_1 = add i31 %j_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="361" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph6.1:3 %zext_ln38_1 = zext i31 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln38_1"/></StgValue>
</operation>

<operation id="362" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph6.1:4 %icmp_ln38_1 = icmp_eq  i32 %zext_ln38_1, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="icmp_ln38_1"/></StgValue>
</operation>

<operation id="363" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph6.1:5 %empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="364" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph6.1:6 %br_ln38 = br i1 %icmp_ln38_1, void %.split6.1, void %._crit_edge7.loopexit.1

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="365" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="31">
<![CDATA[
.split6.1:0 %trunc_ln38_1 = trunc i31 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln38_1"/></StgValue>
</operation>

<operation id="366" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6.1:3 %add_ln40_1 = add i7 %trunc_ln38_1, i7 %empty_38

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="367" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="7">
<![CDATA[
.split6.1:4 %zext_ln40_2 = zext i7 %add_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="368" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.1:5 %w_t_addr_2 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="w_t_addr_2"/></StgValue>
</operation>

<operation id="369" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="7">
<![CDATA[
.split6.1:6 %w_t_load_1 = load i7 %w_t_addr_2

]]></Node>
<StgValue><ssdm name="w_t_load_1"/></StgValue>
</operation>

<operation id="370" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="7">
<![CDATA[
.split6.1:7 %zext_ln40_3 = zext i7 %trunc_ln38_1

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="371" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.1:8 %x_t_addr_2 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="x_t_addr_2"/></StgValue>
</operation>

<operation id="372" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="7">
<![CDATA[
.split6.1:9 %x_t_load_1 = load i7 %x_t_addr_2

]]></Node>
<StgValue><ssdm name="x_t_load_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="373" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="7">
<![CDATA[
.split6.1:6 %w_t_load_1 = load i7 %w_t_addr_2

]]></Node>
<StgValue><ssdm name="w_t_load_1"/></StgValue>
</operation>

<operation id="374" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="7">
<![CDATA[
.split6.1:9 %x_t_load_1 = load i7 %x_t_addr_2

]]></Node>
<StgValue><ssdm name="x_t_load_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="375" st_id="52" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.1:10 %mul_1 = fmul i32 %w_t_load_1, i32 %x_t_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="376" st_id="53" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.1:10 %mul_1 = fmul i32 %w_t_load_1, i32 %x_t_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="377" st_id="54" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.1:10 %mul_1 = fmul i32 %w_t_load_1, i32 %x_t_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="378" st_id="55" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.1:10 %mul_1 = fmul i32 %w_t_load_1, i32 %x_t_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="379" st_id="56" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.1:11 %add1_1 = fadd i32 %add1714_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add1_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="380" st_id="57" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.1:11 %add1_1 = fadd i32 %add1714_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add1_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="381" st_id="58" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.1:11 %add1_1 = fadd i32 %add1714_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add1_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="382" st_id="59" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.1:11 %add1_1 = fadd i32 %add1714_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add1_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="383" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6.1:1 %specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="384" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6.1:2 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="385" st_id="60" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.1:11 %add1_1 = fadd i32 %add1714_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add1_1"/></StgValue>
</operation>

<operation id="386" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
.split6.1:12 %br_ln0 = br void %.lr.ph6.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="387" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge7.loopexit.1:0 %store_ln40 = store i32 %add1714_1, i7 %y_t_addr_10

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="388" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.loopexit.1:1 %br_ln33 = br void %._crit_edge7.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="389" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.1:0 %add_ln33 = add i64 %i_0, i64 2

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="390" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.1:2 %icmp_ln33_3 = icmp_eq  i64 %add_ln33, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="icmp_ln33_3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="391" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge7.1:1 %add_ln33_9 = add i7 %empty_35, i7 2

]]></Node>
<StgValue><ssdm name="add_ln33_9"/></StgValue>
</operation>

<operation id="392" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7.1:3 %br_ln33 = br i1 %icmp_ln33_3, void %.split8.2, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="393" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="7">
<![CDATA[
.split8.2:0 %zext_ln35_2 = zext i7 %add_ln33_9

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="394" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8.2:1 %y_t_addr_11 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="y_t_addr_11"/></StgValue>
</operation>

<operation id="395" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split8.2:2 %store_ln35 = store i32 0, i7 %y_t_addr_11

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="396" st_id="62" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8.2:3 %empty_40 = mul i7 %add_ln33_9, i7 %trunc_ln29

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="397" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.2:4 %br_ln38 = br i1 %cmp83, void %._crit_edge7.2, void %.lr.ph6.2.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="398" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
<literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph6.2.preheader:0 %br_ln38 = br void %.lr.ph6.2

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="399" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph6.2:0 %j_2 = phi i31 %add_ln38_2, void %.split6.2, i31 0, void %.lr.ph6.2.preheader

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="400" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph6.2:1 %add1714_2 = phi i32 %add1_2, void %.split6.2, i32 0, void %.lr.ph6.2.preheader

]]></Node>
<StgValue><ssdm name="add1714_2"/></StgValue>
</operation>

<operation id="401" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph6.2:2 %add_ln38_2 = add i31 %j_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln38_2"/></StgValue>
</operation>

<operation id="402" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph6.2:3 %zext_ln38_2 = zext i31 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln38_2"/></StgValue>
</operation>

<operation id="403" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph6.2:4 %icmp_ln38_2 = icmp_eq  i32 %zext_ln38_2, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="icmp_ln38_2"/></StgValue>
</operation>

<operation id="404" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph6.2:5 %empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="405" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph6.2:6 %br_ln38 = br i1 %icmp_ln38_2, void %.split6.2, void %._crit_edge7.loopexit.2

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="406" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="31">
<![CDATA[
.split6.2:0 %trunc_ln38_2 = trunc i31 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln38_2"/></StgValue>
</operation>

<operation id="407" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6.2:3 %add_ln40_2 = add i7 %trunc_ln38_2, i7 %empty_40

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="408" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="7">
<![CDATA[
.split6.2:4 %zext_ln40_4 = zext i7 %add_ln40_2

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="409" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.2:5 %w_t_addr_3 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="w_t_addr_3"/></StgValue>
</operation>

<operation id="410" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="7">
<![CDATA[
.split6.2:6 %w_t_load_2 = load i7 %w_t_addr_3

]]></Node>
<StgValue><ssdm name="w_t_load_2"/></StgValue>
</operation>

<operation id="411" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="7">
<![CDATA[
.split6.2:7 %zext_ln40_5 = zext i7 %trunc_ln38_2

]]></Node>
<StgValue><ssdm name="zext_ln40_5"/></StgValue>
</operation>

<operation id="412" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.2:8 %x_t_addr_3 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="x_t_addr_3"/></StgValue>
</operation>

<operation id="413" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="7">
<![CDATA[
.split6.2:9 %x_t_load_2 = load i7 %x_t_addr_3

]]></Node>
<StgValue><ssdm name="x_t_load_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="414" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="7">
<![CDATA[
.split6.2:6 %w_t_load_2 = load i7 %w_t_addr_3

]]></Node>
<StgValue><ssdm name="w_t_load_2"/></StgValue>
</operation>

<operation id="415" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="7">
<![CDATA[
.split6.2:9 %x_t_load_2 = load i7 %x_t_addr_3

]]></Node>
<StgValue><ssdm name="x_t_load_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="416" st_id="65" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.2:10 %mul_2 = fmul i32 %w_t_load_2, i32 %x_t_load_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="417" st_id="66" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.2:10 %mul_2 = fmul i32 %w_t_load_2, i32 %x_t_load_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="418" st_id="67" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.2:10 %mul_2 = fmul i32 %w_t_load_2, i32 %x_t_load_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="419" st_id="68" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.2:10 %mul_2 = fmul i32 %w_t_load_2, i32 %x_t_load_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="420" st_id="69" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.2:11 %add1_2 = fadd i32 %add1714_2, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add1_2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="421" st_id="70" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.2:11 %add1_2 = fadd i32 %add1714_2, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add1_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="422" st_id="71" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.2:11 %add1_2 = fadd i32 %add1714_2, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add1_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="423" st_id="72" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.2:11 %add1_2 = fadd i32 %add1714_2, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add1_2"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="424" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6.2:1 %specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="425" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6.2:2 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="426" st_id="73" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.2:11 %add1_2 = fadd i32 %add1714_2, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add1_2"/></StgValue>
</operation>

<operation id="427" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
.split6.2:12 %br_ln0 = br void %.lr.ph6.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="428" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge7.loopexit.2:0 %store_ln40 = store i32 %add1714_2, i7 %y_t_addr_11

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="429" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.loopexit.2:1 %br_ln33 = br void %._crit_edge7.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="430" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.2:0 %add_ln33_1 = add i64 %i_0, i64 3

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="431" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.2:2 %icmp_ln33_4 = icmp_eq  i64 %add_ln33_1, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="icmp_ln33_4"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="432" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge7.2:1 %add_ln33_10 = add i7 %empty_35, i7 3

]]></Node>
<StgValue><ssdm name="add_ln33_10"/></StgValue>
</operation>

<operation id="433" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7.2:3 %br_ln33 = br i1 %icmp_ln33_4, void %.split8.3, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="434" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="7">
<![CDATA[
.split8.3:0 %zext_ln35_3 = zext i7 %add_ln33_10

]]></Node>
<StgValue><ssdm name="zext_ln35_3"/></StgValue>
</operation>

<operation id="435" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8.3:1 %y_t_addr_3 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="y_t_addr_3"/></StgValue>
</operation>

<operation id="436" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split8.3:2 %store_ln35 = store i32 0, i7 %y_t_addr_3

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="437" st_id="75" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8.3:3 %empty_42 = mul i7 %add_ln33_10, i7 %trunc_ln29

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="438" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.3:4 %br_ln38 = br i1 %cmp83, void %._crit_edge7.3, void %.lr.ph6.3.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="439" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
<literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph6.3.preheader:0 %br_ln38 = br void %.lr.ph6.3

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="440" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph6.3:0 %j_3 = phi i31 %add_ln38_3, void %.split6.3, i31 0, void %.lr.ph6.3.preheader

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="441" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph6.3:1 %add1714_3 = phi i32 %add1_3, void %.split6.3, i32 0, void %.lr.ph6.3.preheader

]]></Node>
<StgValue><ssdm name="add1714_3"/></StgValue>
</operation>

<operation id="442" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph6.3:2 %add_ln38_3 = add i31 %j_3, i31 1

]]></Node>
<StgValue><ssdm name="add_ln38_3"/></StgValue>
</operation>

<operation id="443" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph6.3:3 %zext_ln38_3 = zext i31 %j_3

]]></Node>
<StgValue><ssdm name="zext_ln38_3"/></StgValue>
</operation>

<operation id="444" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph6.3:4 %icmp_ln38_3 = icmp_eq  i32 %zext_ln38_3, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="icmp_ln38_3"/></StgValue>
</operation>

<operation id="445" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph6.3:5 %empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="446" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph6.3:6 %br_ln38 = br i1 %icmp_ln38_3, void %.split6.3, void %._crit_edge7.loopexit.3

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="447" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="31">
<![CDATA[
.split6.3:0 %trunc_ln38_3 = trunc i31 %j_3

]]></Node>
<StgValue><ssdm name="trunc_ln38_3"/></StgValue>
</operation>

<operation id="448" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6.3:3 %add_ln40_3 = add i7 %trunc_ln38_3, i7 %empty_42

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="449" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="7">
<![CDATA[
.split6.3:4 %zext_ln40_6 = zext i7 %add_ln40_3

]]></Node>
<StgValue><ssdm name="zext_ln40_6"/></StgValue>
</operation>

<operation id="450" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.3:5 %w_t_addr_4 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="w_t_addr_4"/></StgValue>
</operation>

<operation id="451" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="7">
<![CDATA[
.split6.3:6 %w_t_load_3 = load i7 %w_t_addr_4

]]></Node>
<StgValue><ssdm name="w_t_load_3"/></StgValue>
</operation>

<operation id="452" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="7">
<![CDATA[
.split6.3:7 %zext_ln40_7 = zext i7 %trunc_ln38_3

]]></Node>
<StgValue><ssdm name="zext_ln40_7"/></StgValue>
</operation>

<operation id="453" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.3:8 %x_t_addr_4 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="x_t_addr_4"/></StgValue>
</operation>

<operation id="454" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="7">
<![CDATA[
.split6.3:9 %x_t_load_3 = load i7 %x_t_addr_4

]]></Node>
<StgValue><ssdm name="x_t_load_3"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="455" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="7">
<![CDATA[
.split6.3:6 %w_t_load_3 = load i7 %w_t_addr_4

]]></Node>
<StgValue><ssdm name="w_t_load_3"/></StgValue>
</operation>

<operation id="456" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="7">
<![CDATA[
.split6.3:9 %x_t_load_3 = load i7 %x_t_addr_4

]]></Node>
<StgValue><ssdm name="x_t_load_3"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="457" st_id="78" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.3:10 %mul_3 = fmul i32 %w_t_load_3, i32 %x_t_load_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="458" st_id="79" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.3:10 %mul_3 = fmul i32 %w_t_load_3, i32 %x_t_load_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="459" st_id="80" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.3:10 %mul_3 = fmul i32 %w_t_load_3, i32 %x_t_load_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="460" st_id="81" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.3:10 %mul_3 = fmul i32 %w_t_load_3, i32 %x_t_load_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="461" st_id="82" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.3:11 %add1_3 = fadd i32 %add1714_3, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add1_3"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="462" st_id="83" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.3:11 %add1_3 = fadd i32 %add1714_3, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add1_3"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="463" st_id="84" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.3:11 %add1_3 = fadd i32 %add1714_3, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add1_3"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="464" st_id="85" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.3:11 %add1_3 = fadd i32 %add1714_3, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add1_3"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="465" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6.3:1 %specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="466" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6.3:2 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="467" st_id="86" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.3:11 %add1_3 = fadd i32 %add1714_3, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add1_3"/></StgValue>
</operation>

<operation id="468" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
.split6.3:12 %br_ln0 = br void %.lr.ph6.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="469" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge7.loopexit.3:0 %store_ln40 = store i32 %add1714_3, i7 %y_t_addr_3

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="470" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.loopexit.3:1 %br_ln33 = br void %._crit_edge7.3

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="471" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.3:0 %add_ln33_2 = add i64 %i_0, i64 4

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="472" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.3:2 %icmp_ln33_5 = icmp_eq  i64 %add_ln33_2, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="icmp_ln33_5"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="473" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge7.3:1 %add_ln33_11 = add i7 %empty_35, i7 4

]]></Node>
<StgValue><ssdm name="add_ln33_11"/></StgValue>
</operation>

<operation id="474" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7.3:3 %br_ln33 = br i1 %icmp_ln33_5, void %.split8.4, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="475" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="7">
<![CDATA[
.split8.4:0 %zext_ln35_4 = zext i7 %add_ln33_11

]]></Node>
<StgValue><ssdm name="zext_ln35_4"/></StgValue>
</operation>

<operation id="476" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8.4:1 %y_t_addr_4 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="y_t_addr_4"/></StgValue>
</operation>

<operation id="477" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split8.4:2 %store_ln35 = store i32 0, i7 %y_t_addr_4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="478" st_id="88" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8.4:3 %empty_44 = mul i7 %add_ln33_11, i7 %trunc_ln29

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="479" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.4:4 %br_ln38 = br i1 %cmp83, void %._crit_edge7.4, void %.lr.ph6.4.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="480" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
<literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph6.4.preheader:0 %br_ln38 = br void %.lr.ph6.4

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="481" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph6.4:0 %j_4 = phi i31 %add_ln38_4, void %.split6.4, i31 0, void %.lr.ph6.4.preheader

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="482" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph6.4:1 %add1714_4 = phi i32 %add1_4, void %.split6.4, i32 0, void %.lr.ph6.4.preheader

]]></Node>
<StgValue><ssdm name="add1714_4"/></StgValue>
</operation>

<operation id="483" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph6.4:2 %add_ln38_4 = add i31 %j_4, i31 1

]]></Node>
<StgValue><ssdm name="add_ln38_4"/></StgValue>
</operation>

<operation id="484" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph6.4:3 %zext_ln38_4 = zext i31 %j_4

]]></Node>
<StgValue><ssdm name="zext_ln38_4"/></StgValue>
</operation>

<operation id="485" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph6.4:4 %icmp_ln38_4 = icmp_eq  i32 %zext_ln38_4, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="icmp_ln38_4"/></StgValue>
</operation>

<operation id="486" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph6.4:5 %empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="487" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph6.4:6 %br_ln38 = br i1 %icmp_ln38_4, void %.split6.4, void %._crit_edge7.loopexit.4

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="488" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="31">
<![CDATA[
.split6.4:0 %trunc_ln38_4 = trunc i31 %j_4

]]></Node>
<StgValue><ssdm name="trunc_ln38_4"/></StgValue>
</operation>

<operation id="489" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6.4:3 %add_ln40_4 = add i7 %trunc_ln38_4, i7 %empty_44

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="490" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="7">
<![CDATA[
.split6.4:4 %zext_ln40_8 = zext i7 %add_ln40_4

]]></Node>
<StgValue><ssdm name="zext_ln40_8"/></StgValue>
</operation>

<operation id="491" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.4:5 %w_t_addr_5 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_8

]]></Node>
<StgValue><ssdm name="w_t_addr_5"/></StgValue>
</operation>

<operation id="492" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="7">
<![CDATA[
.split6.4:6 %w_t_load_4 = load i7 %w_t_addr_5

]]></Node>
<StgValue><ssdm name="w_t_load_4"/></StgValue>
</operation>

<operation id="493" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="7">
<![CDATA[
.split6.4:7 %zext_ln40_9 = zext i7 %trunc_ln38_4

]]></Node>
<StgValue><ssdm name="zext_ln40_9"/></StgValue>
</operation>

<operation id="494" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.4:8 %x_t_addr_5 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_9

]]></Node>
<StgValue><ssdm name="x_t_addr_5"/></StgValue>
</operation>

<operation id="495" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="7">
<![CDATA[
.split6.4:9 %x_t_load_4 = load i7 %x_t_addr_5

]]></Node>
<StgValue><ssdm name="x_t_load_4"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="496" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="7">
<![CDATA[
.split6.4:6 %w_t_load_4 = load i7 %w_t_addr_5

]]></Node>
<StgValue><ssdm name="w_t_load_4"/></StgValue>
</operation>

<operation id="497" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="7">
<![CDATA[
.split6.4:9 %x_t_load_4 = load i7 %x_t_addr_5

]]></Node>
<StgValue><ssdm name="x_t_load_4"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="498" st_id="91" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.4:10 %mul_4 = fmul i32 %w_t_load_4, i32 %x_t_load_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="499" st_id="92" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.4:10 %mul_4 = fmul i32 %w_t_load_4, i32 %x_t_load_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="500" st_id="93" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.4:10 %mul_4 = fmul i32 %w_t_load_4, i32 %x_t_load_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="501" st_id="94" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.4:10 %mul_4 = fmul i32 %w_t_load_4, i32 %x_t_load_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="502" st_id="95" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.4:11 %add1_4 = fadd i32 %add1714_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add1_4"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="503" st_id="96" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.4:11 %add1_4 = fadd i32 %add1714_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add1_4"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="504" st_id="97" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.4:11 %add1_4 = fadd i32 %add1714_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add1_4"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="505" st_id="98" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.4:11 %add1_4 = fadd i32 %add1714_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add1_4"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="506" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6.4:1 %specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="507" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6.4:2 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="508" st_id="99" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.4:11 %add1_4 = fadd i32 %add1714_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add1_4"/></StgValue>
</operation>

<operation id="509" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
.split6.4:12 %br_ln0 = br void %.lr.ph6.4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="510" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge7.loopexit.4:0 %store_ln40 = store i32 %add1714_4, i7 %y_t_addr_4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="511" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.loopexit.4:1 %br_ln33 = br void %._crit_edge7.4

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="512" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.4:0 %add_ln33_3 = add i64 %i_0, i64 5

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="513" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.4:2 %icmp_ln33_6 = icmp_eq  i64 %add_ln33_3, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="icmp_ln33_6"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="514" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge7.4:1 %add_ln33_12 = add i7 %empty_35, i7 5

]]></Node>
<StgValue><ssdm name="add_ln33_12"/></StgValue>
</operation>

<operation id="515" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7.4:3 %br_ln33 = br i1 %icmp_ln33_6, void %.split8.5, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="516" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="7">
<![CDATA[
.split8.5:0 %zext_ln35_5 = zext i7 %add_ln33_12

]]></Node>
<StgValue><ssdm name="zext_ln35_5"/></StgValue>
</operation>

<operation id="517" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8.5:1 %y_t_addr_5 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="y_t_addr_5"/></StgValue>
</operation>

<operation id="518" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split8.5:2 %store_ln35 = store i32 0, i7 %y_t_addr_5

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="519" st_id="101" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8.5:3 %empty_46 = mul i7 %add_ln33_12, i7 %trunc_ln29

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="520" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.5:4 %br_ln38 = br i1 %cmp83, void %._crit_edge7.5, void %.lr.ph6.5.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="521" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
<literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph6.5.preheader:0 %br_ln38 = br void %.lr.ph6.5

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="522" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph6.5:0 %j_5 = phi i31 %add_ln38_5, void %.split6.5, i31 0, void %.lr.ph6.5.preheader

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="523" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph6.5:1 %add1714_5 = phi i32 %add1_5, void %.split6.5, i32 0, void %.lr.ph6.5.preheader

]]></Node>
<StgValue><ssdm name="add1714_5"/></StgValue>
</operation>

<operation id="524" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph6.5:2 %add_ln38_5 = add i31 %j_5, i31 1

]]></Node>
<StgValue><ssdm name="add_ln38_5"/></StgValue>
</operation>

<operation id="525" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph6.5:3 %zext_ln38_5 = zext i31 %j_5

]]></Node>
<StgValue><ssdm name="zext_ln38_5"/></StgValue>
</operation>

<operation id="526" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph6.5:4 %icmp_ln38_5 = icmp_eq  i32 %zext_ln38_5, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="icmp_ln38_5"/></StgValue>
</operation>

<operation id="527" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph6.5:5 %empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="528" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph6.5:6 %br_ln38 = br i1 %icmp_ln38_5, void %.split6.5, void %._crit_edge7.loopexit.5

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="529" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="31">
<![CDATA[
.split6.5:0 %trunc_ln38_5 = trunc i31 %j_5

]]></Node>
<StgValue><ssdm name="trunc_ln38_5"/></StgValue>
</operation>

<operation id="530" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6.5:3 %add_ln40_5 = add i7 %trunc_ln38_5, i7 %empty_46

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>

<operation id="531" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="7">
<![CDATA[
.split6.5:4 %zext_ln40_10 = zext i7 %add_ln40_5

]]></Node>
<StgValue><ssdm name="zext_ln40_10"/></StgValue>
</operation>

<operation id="532" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.5:5 %w_t_addr_6 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_10

]]></Node>
<StgValue><ssdm name="w_t_addr_6"/></StgValue>
</operation>

<operation id="533" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="7">
<![CDATA[
.split6.5:6 %w_t_load_5 = load i7 %w_t_addr_6

]]></Node>
<StgValue><ssdm name="w_t_load_5"/></StgValue>
</operation>

<operation id="534" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="7">
<![CDATA[
.split6.5:7 %zext_ln40_11 = zext i7 %trunc_ln38_5

]]></Node>
<StgValue><ssdm name="zext_ln40_11"/></StgValue>
</operation>

<operation id="535" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.5:8 %x_t_addr_6 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_11

]]></Node>
<StgValue><ssdm name="x_t_addr_6"/></StgValue>
</operation>

<operation id="536" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="7">
<![CDATA[
.split6.5:9 %x_t_load_5 = load i7 %x_t_addr_6

]]></Node>
<StgValue><ssdm name="x_t_load_5"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="537" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="7">
<![CDATA[
.split6.5:6 %w_t_load_5 = load i7 %w_t_addr_6

]]></Node>
<StgValue><ssdm name="w_t_load_5"/></StgValue>
</operation>

<operation id="538" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="7">
<![CDATA[
.split6.5:9 %x_t_load_5 = load i7 %x_t_addr_6

]]></Node>
<StgValue><ssdm name="x_t_load_5"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="539" st_id="104" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.5:10 %mul_5 = fmul i32 %w_t_load_5, i32 %x_t_load_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="540" st_id="105" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.5:10 %mul_5 = fmul i32 %w_t_load_5, i32 %x_t_load_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="541" st_id="106" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.5:10 %mul_5 = fmul i32 %w_t_load_5, i32 %x_t_load_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="542" st_id="107" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.5:10 %mul_5 = fmul i32 %w_t_load_5, i32 %x_t_load_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="543" st_id="108" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.5:11 %add1_5 = fadd i32 %add1714_5, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add1_5"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="544" st_id="109" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.5:11 %add1_5 = fadd i32 %add1714_5, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add1_5"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="545" st_id="110" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.5:11 %add1_5 = fadd i32 %add1714_5, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add1_5"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="546" st_id="111" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.5:11 %add1_5 = fadd i32 %add1714_5, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add1_5"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="547" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6.5:1 %specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="548" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6.5:2 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="549" st_id="112" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.5:11 %add1_5 = fadd i32 %add1714_5, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add1_5"/></StgValue>
</operation>

<operation id="550" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
.split6.5:12 %br_ln0 = br void %.lr.ph6.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="551" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge7.loopexit.5:0 %store_ln40 = store i32 %add1714_5, i7 %y_t_addr_5

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="552" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.loopexit.5:1 %br_ln33 = br void %._crit_edge7.5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="553" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.5:0 %add_ln33_4 = add i64 %i_0, i64 6

]]></Node>
<StgValue><ssdm name="add_ln33_4"/></StgValue>
</operation>

<operation id="554" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.5:2 %icmp_ln33_7 = icmp_eq  i64 %add_ln33_4, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="icmp_ln33_7"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="555" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge7.5:1 %add_ln33_13 = add i7 %empty_35, i7 6

]]></Node>
<StgValue><ssdm name="add_ln33_13"/></StgValue>
</operation>

<operation id="556" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7.5:3 %br_ln33 = br i1 %icmp_ln33_7, void %.split8.6, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="557" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="7">
<![CDATA[
.split8.6:0 %zext_ln35_6 = zext i7 %add_ln33_13

]]></Node>
<StgValue><ssdm name="zext_ln35_6"/></StgValue>
</operation>

<operation id="558" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8.6:1 %y_t_addr_6 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="y_t_addr_6"/></StgValue>
</operation>

<operation id="559" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split8.6:2 %store_ln35 = store i32 0, i7 %y_t_addr_6

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="560" st_id="114" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8.6:3 %empty_48 = mul i7 %add_ln33_13, i7 %trunc_ln29

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="561" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.6:4 %br_ln38 = br i1 %cmp83, void %._crit_edge7.6, void %.lr.ph6.6.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="562" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
<literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph6.6.preheader:0 %br_ln38 = br void %.lr.ph6.6

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="563" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph6.6:0 %j_6 = phi i31 %add_ln38_6, void %.split6.6, i31 0, void %.lr.ph6.6.preheader

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="564" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph6.6:1 %add1714_6 = phi i32 %add1_6, void %.split6.6, i32 0, void %.lr.ph6.6.preheader

]]></Node>
<StgValue><ssdm name="add1714_6"/></StgValue>
</operation>

<operation id="565" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph6.6:2 %add_ln38_6 = add i31 %j_6, i31 1

]]></Node>
<StgValue><ssdm name="add_ln38_6"/></StgValue>
</operation>

<operation id="566" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph6.6:3 %zext_ln38_6 = zext i31 %j_6

]]></Node>
<StgValue><ssdm name="zext_ln38_6"/></StgValue>
</operation>

<operation id="567" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph6.6:4 %icmp_ln38_6 = icmp_eq  i32 %zext_ln38_6, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="icmp_ln38_6"/></StgValue>
</operation>

<operation id="568" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph6.6:5 %empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="569" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph6.6:6 %br_ln38 = br i1 %icmp_ln38_6, void %.split6.6, void %._crit_edge7.loopexit.6

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="570" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="31">
<![CDATA[
.split6.6:0 %trunc_ln38_6 = trunc i31 %j_6

]]></Node>
<StgValue><ssdm name="trunc_ln38_6"/></StgValue>
</operation>

<operation id="571" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6.6:3 %add_ln40_6 = add i7 %trunc_ln38_6, i7 %empty_48

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="572" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="7">
<![CDATA[
.split6.6:4 %zext_ln40_12 = zext i7 %add_ln40_6

]]></Node>
<StgValue><ssdm name="zext_ln40_12"/></StgValue>
</operation>

<operation id="573" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.6:5 %w_t_addr_7 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_12

]]></Node>
<StgValue><ssdm name="w_t_addr_7"/></StgValue>
</operation>

<operation id="574" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="7">
<![CDATA[
.split6.6:6 %w_t_load_6 = load i7 %w_t_addr_7

]]></Node>
<StgValue><ssdm name="w_t_load_6"/></StgValue>
</operation>

<operation id="575" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="7">
<![CDATA[
.split6.6:7 %zext_ln40_13 = zext i7 %trunc_ln38_6

]]></Node>
<StgValue><ssdm name="zext_ln40_13"/></StgValue>
</operation>

<operation id="576" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.6:8 %x_t_addr_7 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_13

]]></Node>
<StgValue><ssdm name="x_t_addr_7"/></StgValue>
</operation>

<operation id="577" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="7">
<![CDATA[
.split6.6:9 %x_t_load_6 = load i7 %x_t_addr_7

]]></Node>
<StgValue><ssdm name="x_t_load_6"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="578" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="7">
<![CDATA[
.split6.6:6 %w_t_load_6 = load i7 %w_t_addr_7

]]></Node>
<StgValue><ssdm name="w_t_load_6"/></StgValue>
</operation>

<operation id="579" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="7">
<![CDATA[
.split6.6:9 %x_t_load_6 = load i7 %x_t_addr_7

]]></Node>
<StgValue><ssdm name="x_t_load_6"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="580" st_id="117" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.6:10 %mul_6 = fmul i32 %w_t_load_6, i32 %x_t_load_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="581" st_id="118" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.6:10 %mul_6 = fmul i32 %w_t_load_6, i32 %x_t_load_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="582" st_id="119" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.6:10 %mul_6 = fmul i32 %w_t_load_6, i32 %x_t_load_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="583" st_id="120" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.6:10 %mul_6 = fmul i32 %w_t_load_6, i32 %x_t_load_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="584" st_id="121" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.6:11 %add1_6 = fadd i32 %add1714_6, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add1_6"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="585" st_id="122" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.6:11 %add1_6 = fadd i32 %add1714_6, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add1_6"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="586" st_id="123" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.6:11 %add1_6 = fadd i32 %add1714_6, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add1_6"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="587" st_id="124" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.6:11 %add1_6 = fadd i32 %add1714_6, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add1_6"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="588" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6.6:1 %specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="589" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6.6:2 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="590" st_id="125" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.6:11 %add1_6 = fadd i32 %add1714_6, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add1_6"/></StgValue>
</operation>

<operation id="591" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
.split6.6:12 %br_ln0 = br void %.lr.ph6.6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="592" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge7.loopexit.6:0 %store_ln40 = store i32 %add1714_6, i7 %y_t_addr_6

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="593" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.loopexit.6:1 %br_ln33 = br void %._crit_edge7.6

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="594" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.6:0 %add_ln33_5 = add i64 %i_0, i64 7

]]></Node>
<StgValue><ssdm name="add_ln33_5"/></StgValue>
</operation>

<operation id="595" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.6:2 %icmp_ln33_8 = icmp_eq  i64 %add_ln33_5, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="icmp_ln33_8"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="596" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge7.6:1 %add_ln33_14 = add i7 %empty_35, i7 7

]]></Node>
<StgValue><ssdm name="add_ln33_14"/></StgValue>
</operation>

<operation id="597" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7.6:3 %br_ln33 = br i1 %icmp_ln33_8, void %.split8.7, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="598" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="7">
<![CDATA[
.split8.7:0 %zext_ln35_7 = zext i7 %add_ln33_14

]]></Node>
<StgValue><ssdm name="zext_ln35_7"/></StgValue>
</operation>

<operation id="599" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8.7:1 %y_t_addr_7 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="y_t_addr_7"/></StgValue>
</operation>

<operation id="600" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split8.7:2 %store_ln35 = store i32 0, i7 %y_t_addr_7

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="601" st_id="127" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8.7:3 %empty_50 = mul i7 %add_ln33_14, i7 %trunc_ln29

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="602" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.7:4 %br_ln38 = br i1 %cmp83, void %._crit_edge7.7, void %.lr.ph6.7.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="603" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
<literal name="icmp_ln33_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph6.7.preheader:0 %br_ln38 = br void %.lr.ph6.7

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="604" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph6.7:0 %j_7 = phi i31 %add_ln38_7, void %.split6.7, i31 0, void %.lr.ph6.7.preheader

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="605" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph6.7:1 %add1714_7 = phi i32 %add1_7, void %.split6.7, i32 0, void %.lr.ph6.7.preheader

]]></Node>
<StgValue><ssdm name="add1714_7"/></StgValue>
</operation>

<operation id="606" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph6.7:2 %add_ln38_7 = add i31 %j_7, i31 1

]]></Node>
<StgValue><ssdm name="add_ln38_7"/></StgValue>
</operation>

<operation id="607" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph6.7:3 %zext_ln38_7 = zext i31 %j_7

]]></Node>
<StgValue><ssdm name="zext_ln38_7"/></StgValue>
</operation>

<operation id="608" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph6.7:4 %icmp_ln38_7 = icmp_eq  i32 %zext_ln38_7, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="icmp_ln38_7"/></StgValue>
</operation>

<operation id="609" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph6.7:5 %empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="610" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph6.7:6 %br_ln38 = br i1 %icmp_ln38_7, void %.split6.7, void %._crit_edge7.loopexit.7

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="611" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="31">
<![CDATA[
.split6.7:0 %trunc_ln38_7 = trunc i31 %j_7

]]></Node>
<StgValue><ssdm name="trunc_ln38_7"/></StgValue>
</operation>

<operation id="612" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6.7:3 %add_ln40_7 = add i7 %trunc_ln38_7, i7 %empty_50

]]></Node>
<StgValue><ssdm name="add_ln40_7"/></StgValue>
</operation>

<operation id="613" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="7">
<![CDATA[
.split6.7:4 %zext_ln40_14 = zext i7 %add_ln40_7

]]></Node>
<StgValue><ssdm name="zext_ln40_14"/></StgValue>
</operation>

<operation id="614" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.7:5 %w_t_addr_8 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_14

]]></Node>
<StgValue><ssdm name="w_t_addr_8"/></StgValue>
</operation>

<operation id="615" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="7">
<![CDATA[
.split6.7:6 %w_t_load_7 = load i7 %w_t_addr_8

]]></Node>
<StgValue><ssdm name="w_t_load_7"/></StgValue>
</operation>

<operation id="616" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="7">
<![CDATA[
.split6.7:7 %zext_ln40_15 = zext i7 %trunc_ln38_7

]]></Node>
<StgValue><ssdm name="zext_ln40_15"/></StgValue>
</operation>

<operation id="617" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.7:8 %x_t_addr_8 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_15

]]></Node>
<StgValue><ssdm name="x_t_addr_8"/></StgValue>
</operation>

<operation id="618" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="7">
<![CDATA[
.split6.7:9 %x_t_load_7 = load i7 %x_t_addr_8

]]></Node>
<StgValue><ssdm name="x_t_load_7"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="619" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="7">
<![CDATA[
.split6.7:6 %w_t_load_7 = load i7 %w_t_addr_8

]]></Node>
<StgValue><ssdm name="w_t_load_7"/></StgValue>
</operation>

<operation id="620" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="7">
<![CDATA[
.split6.7:9 %x_t_load_7 = load i7 %x_t_addr_8

]]></Node>
<StgValue><ssdm name="x_t_load_7"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="621" st_id="130" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.7:10 %mul_7 = fmul i32 %w_t_load_7, i32 %x_t_load_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="622" st_id="131" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.7:10 %mul_7 = fmul i32 %w_t_load_7, i32 %x_t_load_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="623" st_id="132" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.7:10 %mul_7 = fmul i32 %w_t_load_7, i32 %x_t_load_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="624" st_id="133" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.7:10 %mul_7 = fmul i32 %w_t_load_7, i32 %x_t_load_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="625" st_id="134" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.7:11 %add1_7 = fadd i32 %add1714_7, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add1_7"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="626" st_id="135" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.7:11 %add1_7 = fadd i32 %add1714_7, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add1_7"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="627" st_id="136" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.7:11 %add1_7 = fadd i32 %add1714_7, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add1_7"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="628" st_id="137" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.7:11 %add1_7 = fadd i32 %add1714_7, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add1_7"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="629" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6.7:1 %specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="630" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6.7:2 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="631" st_id="138" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.7:11 %add1_7 = fadd i32 %add1714_7, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add1_7"/></StgValue>
</operation>

<operation id="632" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
.split6.7:12 %br_ln0 = br void %.lr.ph6.7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="633" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge7.loopexit.7:0 %store_ln40 = store i32 %add1714_7, i7 %y_t_addr_7

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="634" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.loopexit.7:1 %br_ln33 = br void %._crit_edge7.7

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="635" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.7:0 %add_ln33_6 = add i64 %i_0, i64 8

]]></Node>
<StgValue><ssdm name="add_ln33_6"/></StgValue>
</operation>

<operation id="636" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.7:2 %icmp_ln33_9 = icmp_eq  i64 %add_ln33_6, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="icmp_ln33_9"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="637" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge7.7:1 %add_ln33_15 = add i7 %empty_35, i7 8

]]></Node>
<StgValue><ssdm name="add_ln33_15"/></StgValue>
</operation>

<operation id="638" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7.7:3 %br_ln33 = br i1 %icmp_ln33_9, void %.split8.8, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="639" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="7">
<![CDATA[
.split8.8:0 %zext_ln35_8 = zext i7 %add_ln33_15

]]></Node>
<StgValue><ssdm name="zext_ln35_8"/></StgValue>
</operation>

<operation id="640" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8.8:1 %y_t_addr_8 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_8

]]></Node>
<StgValue><ssdm name="y_t_addr_8"/></StgValue>
</operation>

<operation id="641" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split8.8:2 %store_ln35 = store i32 0, i7 %y_t_addr_8

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="642" st_id="140" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8.8:3 %empty_52 = mul i7 %add_ln33_15, i7 %trunc_ln29

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="643" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.8:4 %br_ln38 = br i1 %cmp83, void %._crit_edge7.8, void %.lr.ph6.8.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="644" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
<literal name="icmp_ln33_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph6.8.preheader:0 %br_ln38 = br void %.lr.ph6.8

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="645" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph6.8:0 %j_8 = phi i31 %add_ln38_8, void %.split6.8, i31 0, void %.lr.ph6.8.preheader

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="646" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph6.8:1 %add1714_8 = phi i32 %add1_8, void %.split6.8, i32 0, void %.lr.ph6.8.preheader

]]></Node>
<StgValue><ssdm name="add1714_8"/></StgValue>
</operation>

<operation id="647" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph6.8:2 %add_ln38_8 = add i31 %j_8, i31 1

]]></Node>
<StgValue><ssdm name="add_ln38_8"/></StgValue>
</operation>

<operation id="648" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph6.8:3 %zext_ln38_8 = zext i31 %j_8

]]></Node>
<StgValue><ssdm name="zext_ln38_8"/></StgValue>
</operation>

<operation id="649" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph6.8:4 %icmp_ln38_8 = icmp_eq  i32 %zext_ln38_8, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="icmp_ln38_8"/></StgValue>
</operation>

<operation id="650" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph6.8:5 %empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="651" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph6.8:6 %br_ln38 = br i1 %icmp_ln38_8, void %.split6.8, void %._crit_edge7.loopexit.8

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="652" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="31">
<![CDATA[
.split6.8:0 %trunc_ln38_8 = trunc i31 %j_8

]]></Node>
<StgValue><ssdm name="trunc_ln38_8"/></StgValue>
</operation>

<operation id="653" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6.8:3 %add_ln40_8 = add i7 %trunc_ln38_8, i7 %empty_52

]]></Node>
<StgValue><ssdm name="add_ln40_8"/></StgValue>
</operation>

<operation id="654" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="7">
<![CDATA[
.split6.8:4 %zext_ln40_16 = zext i7 %add_ln40_8

]]></Node>
<StgValue><ssdm name="zext_ln40_16"/></StgValue>
</operation>

<operation id="655" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.8:5 %w_t_addr_9 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_16

]]></Node>
<StgValue><ssdm name="w_t_addr_9"/></StgValue>
</operation>

<operation id="656" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="7">
<![CDATA[
.split6.8:6 %w_t_load_8 = load i7 %w_t_addr_9

]]></Node>
<StgValue><ssdm name="w_t_load_8"/></StgValue>
</operation>

<operation id="657" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="7">
<![CDATA[
.split6.8:7 %zext_ln40_17 = zext i7 %trunc_ln38_8

]]></Node>
<StgValue><ssdm name="zext_ln40_17"/></StgValue>
</operation>

<operation id="658" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.8:8 %x_t_addr_9 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_17

]]></Node>
<StgValue><ssdm name="x_t_addr_9"/></StgValue>
</operation>

<operation id="659" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="7">
<![CDATA[
.split6.8:9 %x_t_load_8 = load i7 %x_t_addr_9

]]></Node>
<StgValue><ssdm name="x_t_load_8"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="660" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="7">
<![CDATA[
.split6.8:6 %w_t_load_8 = load i7 %w_t_addr_9

]]></Node>
<StgValue><ssdm name="w_t_load_8"/></StgValue>
</operation>

<operation id="661" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="7">
<![CDATA[
.split6.8:9 %x_t_load_8 = load i7 %x_t_addr_9

]]></Node>
<StgValue><ssdm name="x_t_load_8"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="662" st_id="143" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.8:10 %mul_8 = fmul i32 %w_t_load_8, i32 %x_t_load_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="663" st_id="144" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.8:10 %mul_8 = fmul i32 %w_t_load_8, i32 %x_t_load_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="664" st_id="145" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.8:10 %mul_8 = fmul i32 %w_t_load_8, i32 %x_t_load_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="665" st_id="146" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.8:10 %mul_8 = fmul i32 %w_t_load_8, i32 %x_t_load_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="666" st_id="147" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.8:11 %add1_8 = fadd i32 %add1714_8, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add1_8"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="667" st_id="148" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.8:11 %add1_8 = fadd i32 %add1714_8, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add1_8"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="668" st_id="149" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.8:11 %add1_8 = fadd i32 %add1714_8, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add1_8"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="669" st_id="150" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.8:11 %add1_8 = fadd i32 %add1714_8, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add1_8"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="670" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6.8:1 %specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="671" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6.8:2 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="672" st_id="151" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.8:11 %add1_8 = fadd i32 %add1714_8, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add1_8"/></StgValue>
</operation>

<operation id="673" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
.split6.8:12 %br_ln0 = br void %.lr.ph6.8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="674" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge7.loopexit.8:0 %store_ln40 = store i32 %add1714_8, i7 %y_t_addr_8

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="675" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.loopexit.8:1 %br_ln33 = br void %._crit_edge7.8

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="676" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.8:0 %add_ln33_7 = add i64 %i_0, i64 9

]]></Node>
<StgValue><ssdm name="add_ln33_7"/></StgValue>
</operation>

<operation id="677" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge7.8:1 %add_ln33_16 = add i7 %empty_35, i7 9

]]></Node>
<StgValue><ssdm name="add_ln33_16"/></StgValue>
</operation>

<operation id="678" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.8:2 %icmp_ln33_10 = icmp_eq  i64 %add_ln33_7, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="icmp_ln33_10"/></StgValue>
</operation>

<operation id="679" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7.8:3 %br_ln33 = br i1 %icmp_ln33_10, void %.split8.9, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="680" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="7">
<![CDATA[
.split8.9:0 %zext_ln35_9 = zext i7 %add_ln33_16

]]></Node>
<StgValue><ssdm name="zext_ln35_9"/></StgValue>
</operation>

<operation id="681" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8.9:1 %y_t_addr_9 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_9

]]></Node>
<StgValue><ssdm name="y_t_addr_9"/></StgValue>
</operation>

<operation id="682" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split8.9:2 %store_ln35 = store i32 0, i7 %y_t_addr_9

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="683" st_id="153" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8.9:3 %empty_54 = mul i7 %add_ln33_16, i7 %trunc_ln29

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="684" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.9:4 %br_ln38 = br i1 %cmp83, void %._crit_edge7.9, void %.lr.ph6.9.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="685" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph6.9.preheader:0 %br_ln38 = br void %.lr.ph6.9

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="686" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph6.9:0 %j_9 = phi i31 %add_ln38_9, void %.split6.9, i31 0, void %.lr.ph6.9.preheader

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="687" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph6.9:3 %zext_ln38_9 = zext i31 %j_9

]]></Node>
<StgValue><ssdm name="zext_ln38_9"/></StgValue>
</operation>

<operation id="688" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph6.9:4 %icmp_ln38_9 = icmp_eq  i32 %zext_ln38_9, i32 %xdimension_read

]]></Node>
<StgValue><ssdm name="icmp_ln38_9"/></StgValue>
</operation>

<operation id="689" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph6.9:6 %br_ln38 = br i1 %icmp_ln38_9, void %.split6.9, void %._crit_edge7.loopexit.9

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="690" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="7" op_0_bw="31">
<![CDATA[
.split6.9:0 %trunc_ln38_9 = trunc i31 %j_9

]]></Node>
<StgValue><ssdm name="trunc_ln38_9"/></StgValue>
</operation>

<operation id="691" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6.9:3 %add_ln40_9 = add i7 %trunc_ln38_9, i7 %empty_54

]]></Node>
<StgValue><ssdm name="add_ln40_9"/></StgValue>
</operation>

<operation id="692" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="7">
<![CDATA[
.split6.9:4 %zext_ln40_18 = zext i7 %add_ln40_9

]]></Node>
<StgValue><ssdm name="zext_ln40_18"/></StgValue>
</operation>

<operation id="693" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.9:5 %w_t_addr_10 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_18

]]></Node>
<StgValue><ssdm name="w_t_addr_10"/></StgValue>
</operation>

<operation id="694" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="7">
<![CDATA[
.split6.9:6 %w_t_load_9 = load i7 %w_t_addr_10

]]></Node>
<StgValue><ssdm name="w_t_load_9"/></StgValue>
</operation>

<operation id="695" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="7">
<![CDATA[
.split6.9:7 %zext_ln40_19 = zext i7 %trunc_ln38_9

]]></Node>
<StgValue><ssdm name="zext_ln40_19"/></StgValue>
</operation>

<operation id="696" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.9:8 %x_t_addr_10 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_19

]]></Node>
<StgValue><ssdm name="x_t_addr_10"/></StgValue>
</operation>

<operation id="697" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="7">
<![CDATA[
.split6.9:9 %x_t_load_9 = load i7 %x_t_addr_10

]]></Node>
<StgValue><ssdm name="x_t_load_9"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="698" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="7">
<![CDATA[
.split6.9:6 %w_t_load_9 = load i7 %w_t_addr_10

]]></Node>
<StgValue><ssdm name="w_t_load_9"/></StgValue>
</operation>

<operation id="699" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="7">
<![CDATA[
.split6.9:9 %x_t_load_9 = load i7 %x_t_addr_10

]]></Node>
<StgValue><ssdm name="x_t_load_9"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="700" st_id="156" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.9:10 %mul_9 = fmul i32 %w_t_load_9, i32 %x_t_load_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="701" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph6.9:2 %add_ln38_9 = add i31 %j_9, i31 1

]]></Node>
<StgValue><ssdm name="add_ln38_9"/></StgValue>
</operation>

<operation id="702" st_id="157" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.9:10 %mul_9 = fmul i32 %w_t_load_9, i32 %x_t_load_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="703" st_id="158" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.9:10 %mul_9 = fmul i32 %w_t_load_9, i32 %x_t_load_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="704" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph6.9:1 %add1714_9 = phi i32 %add1_9, void %.split6.9, i32 0, void %.lr.ph6.9.preheader

]]></Node>
<StgValue><ssdm name="add1714_9"/></StgValue>
</operation>

<operation id="705" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph6.9:5 %empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="706" st_id="159" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.9:10 %mul_9 = fmul i32 %w_t_load_9, i32 %x_t_load_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="707" st_id="160" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.9:11 %add1_9 = fadd i32 %add1714_9, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add1_9"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="708" st_id="161" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.9:11 %add1_9 = fadd i32 %add1714_9, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add1_9"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="709" st_id="162" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.9:11 %add1_9 = fadd i32 %add1714_9, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add1_9"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="710" st_id="163" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.9:11 %add1_9 = fadd i32 %add1714_9, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add1_9"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="711" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6.9:1 %specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="712" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6.9:2 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="713" st_id="164" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.9:11 %add1_9 = fadd i32 %add1714_9, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add1_9"/></StgValue>
</operation>

<operation id="714" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
.split6.9:12 %br_ln0 = br void %.lr.ph6.9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="715" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge7.loopexit.9:0 %store_ln40 = store i32 %add1714_9, i7 %y_t_addr_9

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="716" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.loopexit.9:1 %br_ln33 = br void %._crit_edge7.9

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="717" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge7.9:0 %add_ln33_8 = add i64 %i_0, i64 10

]]></Node>
<StgValue><ssdm name="add_ln33_8"/></StgValue>
</operation>

<operation id="718" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.9:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="719" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln43 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="720" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph:0 %i = phi i31 %add_ln43, void %.split, i31 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="721" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph:1 %add_ln43 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="722" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="723" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph:3 %icmp_ln43 = icmp_eq  i31 %i, i31 %trunc_ln33

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="724" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph:4 %empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="725" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:5 %br_ln43 = br i1 %icmp_ln43, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="726" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="7" op_0_bw="31">
<![CDATA[
.split:1 %trunc_ln44 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="727" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="7">
<![CDATA[
.split:2 %zext_ln44 = zext i7 %trunc_ln44

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="728" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:3 %b_t_addr_1 = getelementptr i32 %b_t, i32 0, i32 %zext_ln44

]]></Node>
<StgValue><ssdm name="b_t_addr_1"/></StgValue>
</operation>

<operation id="729" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="7">
<![CDATA[
.split:4 %b_t_load = load i7 %b_t_addr_1

]]></Node>
<StgValue><ssdm name="b_t_load"/></StgValue>
</operation>

<operation id="730" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:5 %y_t_addr_1 = getelementptr i32 %y_t, i32 0, i32 %zext_ln44

]]></Node>
<StgValue><ssdm name="y_t_addr_1"/></StgValue>
</operation>

<operation id="731" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="7">
<![CDATA[
.split:6 %y_t_load = load i7 %y_t_addr_1

]]></Node>
<StgValue><ssdm name="y_t_load"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="732" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="7">
<![CDATA[
.split:4 %b_t_load = load i7 %b_t_addr_1

]]></Node>
<StgValue><ssdm name="b_t_load"/></StgValue>
</operation>

<operation id="733" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="7">
<![CDATA[
.split:6 %y_t_load = load i7 %y_t_addr_1

]]></Node>
<StgValue><ssdm name="y_t_load"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="734" st_id="169" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %add = fadd i32 %y_t_load, i32 %b_t_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="735" st_id="170" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %add = fadd i32 %y_t_load, i32 %b_t_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="736" st_id="171" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %add = fadd i32 %y_t_load, i32 %b_t_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="737" st_id="172" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %add = fadd i32 %y_t_load, i32 %b_t_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="738" st_id="173" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %add = fadd i32 %y_t_load, i32 %b_t_load

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="739" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="740" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split:8 %store_ln44 = store i32 %add, i7 %y_t_addr_1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="741" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
.split:9 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="742" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="743" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:0 %br_ln47 = br i1 %icmp_ln30, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="744" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion.preheader:0 %p_cast3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %y_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="745" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="30">
<![CDATA[
loop-memcpy-expansion.preheader:1 %p_cast3_cast = sext i30 %p_cast3

]]></Node>
<StgValue><ssdm name="p_cast3_cast"/></StgValue>
</operation>

<operation id="746" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion.preheader:2 %gmem_addr_3 = getelementptr i32 %gmem, i32 %p_cast3_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="747" st_id="175" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_57 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydimension_read

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="748" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:4 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="749" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion:0 %loop_index = phi i62 %empty_58, void %loop-memcpy-expansion.split, i62 0, void %loop-memcpy-expansion.preheader

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="750" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion:1 %empty_58 = add i62 %loop_index, i62 1

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="751" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="752" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
loop-memcpy-expansion:3 %exitcond4 = icmp_eq  i62 %loop_index, i62 %sext_ln30

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="753" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion:4 %empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="754" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion:5 %br_ln30 = br i1 %exitcond4, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="755" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="7" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion.split:0 %empty_60 = trunc i62 %loop_index

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="756" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion.split:1 %loop_index_cast_cast = zext i7 %empty_60

]]></Node>
<StgValue><ssdm name="loop_index_cast_cast"/></StgValue>
</operation>

<operation id="757" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.split:2 %y_t_addr_2 = getelementptr i32 %y_t, i32 0, i32 %loop_index_cast_cast

]]></Node>
<StgValue><ssdm name="y_t_addr_2"/></StgValue>
</operation>

<operation id="758" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion.split:3 %y_t_load_1 = load i7 %y_t_addr_2

]]></Node>
<StgValue><ssdm name="y_t_load_1"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="759" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion.split:3 %y_t_load_1 = load i7 %y_t_addr_2

]]></Node>
<StgValue><ssdm name="y_t_load_1"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="760" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion.split:4 %empty_61 = bitcast i32 %y_t_load_1

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="761" st_id="178" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
loop-memcpy-expansion.split:5 %write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_3, i32 %empty_61, i4 15

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="762" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.split:6 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="763" st_id="179" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="764" st_id="180" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="765" st_id="181" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="766" st_id="182" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="767" st_id="183" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="768" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header.loopexit:1 %br_ln49 = br void %loop-memcpy-residual-header

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="769" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0">
<![CDATA[
loop-memcpy-residual-header:0 %ret_ln49 = ret

]]></Node>
<StgValue><ssdm name="ret_ln49"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
