Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr  3 15:33:33 2022
| Host         : DESKTOP-F3P71CO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             293 |           82 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                             Enable Signal                             |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                       | clk_IBUF_BUFG                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | beta/game_controlunit/FSM_sequential_M_game_fsm_q[4]_i_1_n_0          | clk_IBUF_BUFG                                                          |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | beta/game_controlunit/E[0]                                            | clk_IBUF_BUFG                                                          |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_3[0]         | clk_IBUF_BUFG                                                          |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1[0]         | clk_IBUF_BUFG                                                          |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | beta/playerbuttoncond_gen_0[7].playerbuttoncond/M_ctr_q[0]_i_2__0_n_0 | beta/playerbuttoncond_gen_0[7].playerbuttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | beta/passbuttoncond/M_ctr_q[0]_i_2__6_n_0                             | beta/passbuttoncond/sync/M_pipe_q_reg[1]_0                             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | beta/playerbuttoncond_gen_0[8].playerbuttoncond/sel                   | beta/playerbuttoncond_gen_0[8].playerbuttoncond/sync/clear             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | beta/playerbuttoncond_gen_0[0].playerbuttoncond/M_ctr_q[0]_i_2__5_n_0 | beta/playerbuttoncond_gen_0[0].playerbuttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | beta/resetbuttoncond/M_ctr_q[0]_i_2__7_n_0                            | beta/resetbuttoncond/sync/M_pipe_q_reg[1]_0                            |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | beta/playerbuttoncond_gen_0[1].playerbuttoncond/M_ctr_q[0]_i_2__4_n_0 | beta/playerbuttoncond_gen_0[1].playerbuttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | beta/playerbuttoncond_gen_0[2].playerbuttoncond/M_ctr_q[0]_i_2__9_n_0 | beta/playerbuttoncond_gen_0[2].playerbuttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | beta/playerbuttoncond_gen_0[3].playerbuttoncond/M_ctr_q[0]_i_2__3_n_0 | beta/playerbuttoncond_gen_0[3].playerbuttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | beta/playerbuttoncond_gen_0[4].playerbuttoncond/M_ctr_q[0]_i_2__2_n_0 | beta/playerbuttoncond_gen_0[4].playerbuttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | beta/playerbuttoncond_gen_0[5].playerbuttoncond/M_ctr_q[0]_i_2__1_n_0 | beta/playerbuttoncond_gen_0[5].playerbuttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | beta/playerbuttoncond_gen_0[6].playerbuttoncond/M_ctr_q[0]_i_2__8_n_0 | beta/playerbuttoncond_gen_0[6].playerbuttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | beta/clearbuttoncond/M_ctr_q[0]_i_2__10_n_0                           | beta/clearbuttoncond/sync/M_pipe_q_reg[1]_0                            |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                                       |                                                                        |               26 |             37 |         1.42 |
+----------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+


