FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"TELLIE_PRE_DELAY";
2"GND\G";
3"SYNC24";
4"SYNC";
5"EXT_TRIG<3>";
6"EXT_TRIG<5>";
7"SCALER<5>";
8"SCALER<6>";
9"GENERIC_DELAY_OUT";
10"GENERIC_PULSE";
11"SPKR";
12"VCC\G";
13"GPIO5";
14"JTAG_TDI";
15"CARRIER_SRST#";
16"FPGA_DONE";
17"MTCA_MIMIC_DATA_RDY";
18"CAEN_DATA_RDY";
19"DATA";
20"JX1_SE_1";
21"LE<0>";
22"LE<1>";
23"LE<2>";
24"JTAG_TMS";
25"VCC\G";
26"EXT_TRIG<10>";
27"EXT_TRIG<9>";
28"V3P3\G";
29"EXT_TRIG<15>";
30"GENERIC_DELAY_IN";
31"EXT_TRIG<13>";
32"EXT_TRIG<12>";
33"EXT_TRIG<11>";
34"EXT_TRIG<8>";
35"TELLIE_PULSE";
36"JX1_GUIDE_PIN2";
37"EXT_TRIG<4>";
38"EXT_TRIG<6>";
39"EXT_TRIG<7>";
40"CLK100_IN";
41"EXT_TRIG<1>";
42"EXT_TRIG<0>";
43"GT";
44"EXT_TRIG<2>";
45"SMELLIE_PRE_DELAY";
46"JX2_GUIDE_PIN1";
47"V3P3\G";
48"JX2_GUIDE_PIN2";
49"V3P3\G";
50"VCC\G";
51"GPIO0";
52"I2C_SCL";
53"GPIO2";
54"GPIO4";
55"JX1_GUIDE_PIN1";
56"CLK";
57"MTCA_MIMIC_TRIG1";
58"GPIO3";
59"GPIO1";
60"EXT_TRIG<14>";
61"V3P3\G";
62"SCALER<4>";
63"VCC\G";
64"SMELLIE_PULSE";
65"MTCA_MIMIC_TRIG2";
66"RESET_CLK";
67"READ_CNTRL_REG_BIT";
68"CNTRL_RDY";
69"GND\G";
70"I2C_SDA";
71"CNTRL_REG_CHK";
72"TUBII_RT_OUT";
73"TELLIE_DELAY";
74"SMELLIE_DELAY";
75"CLOCKS_DATA_RDY";
76"BCKP_CLK_IN_USE";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc"
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"55;
"100"
$PN"100"0;
"96"
$PN"96"2;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"2;
"88"
$PN"88"0;
"84"
$PN"84"76;
"82"
$PN"82"40;
"80"
$PN"80"61;
"76"
$PN"76"0;
"78"
$PN"78"61;
"74"
$PN"74"8;
"72"
$PN"72"2;
"70"
$PN"70"7;
"66"
$PN"66"2;
"68"
$PN"68"62;
"64"
$PN"64"72;
"62"
$PN"62"35;
"60"
$PN"60"63;
"58"
$PN"58"63;
"56"
$PN"56"64;
"52"
$PN"52"2;
"50"
$PN"50"74;
"54"
$PN"54"73;
"48"
$PN"48"75;
"46"
$PN"46"2;
"42"
$PN"42"11;
"40"
$PN"40"2;
"44"
$PN"44"9;
"38"
$PN"38"10;
"36"
$PN"36"56;
"34"
$PN"34"2;
"32"
$PN"32"19;
"30"
$PN"30"17;
"28"
$PN"28"2;
"26"
$PN"26"18;
"24"
$PN"24"21;
"22"
$PN"22"2;
"20"
$PN"20"22;
"18"
$PN"18"23;
"16"
$PN"16"2;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"20;
"8"
$PN"8"16;
"6"
$PN"6"15;
"4"
$PN"4"14;
"2"
$PN"2"24;
"101"
$PN"101"36;
"99"
$PN"99"0;
"95"
$PN"95"2;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"2;
"87"
$PN"87"0;
"83"
$PN"83"30;
"81"
$PN"81"29;
"79"
$PN"79"28;
"75"
$PN"75"60;
"77"
$PN"77"2;
"73"
$PN"73"31;
"71"
$PN"71"2;
"69"
$PN"69"32;
"65"
$PN"65"2;
"67"
$PN"67"33;
"63"
$PN"63"26;
"61"
$PN"61"27;
"59"
$PN"59"12;
"57"
$PN"57"12;
"55"
$PN"55"34;
"51"
$PN"51"2;
"49"
$PN"49"38;
"53"
$PN"53"39;
"47"
$PN"47"6;
"45"
$PN"45"2;
"41"
$PN"41"5;
"39"
$PN"39"2;
"43"
$PN"43"37;
"37"
$PN"37"44;
"35"
$PN"35"41;
"33"
$PN"33"2;
"31"
$PN"31"42;
"29"
$PN"29"43;
"27"
$PN"27"2;
"25"
$PN"25"4;
"23"
$PN"23"3;
"21"
$PN"21"2;
"19"
$PN"19"1;
"15"
$PN"15"2;
"17"
$PN"17"45;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"0;
"7"
$PN"7"0;
"3"
$PN"3"0;
"1"
$PN"1"0;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"56;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"10;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"9;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"75;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"74;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"73;
%"OUTPORT"
"1","(-2800,2500)","2","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"64;
%"OUTPORT"
"1","(-2800,2350)","2","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"35;
%"OUTPORT"
"1","(-2800,2300)","2","standard","I19";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"72;
%"OUTPORT"
"1","(-2800,2200)","2","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"62;
%"OUTPORT"
"1","(-2800,2150)","2","standard","I21";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"7;
%"OUTPORT"
"1","(-2800,2050)","2","standard","I22";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"8;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"46;
"100"
$PN"100"0;
"96"
$PN"96"69;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"69;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"47;
"76"
$PN"76"0;
"78"
$PN"78"47;
"74"
$PN"74"0;
"72"
$PN"72"69;
"70"
$PN"70"0;
"66"
$PN"66"69;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"25;
"58"
$PN"58"25;
"56"
$PN"56"0;
"52"
$PN"52"69;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"69;
"42"
$PN"42"0;
"40"
$PN"40"69;
"44"
$PN"44"0;
"38"
$PN"38"0;
"36"
$PN"36"0;
"34"
$PN"34"69;
"32"
$PN"32"65;
"30"
$PN"30"57;
"28"
$PN"28"69;
"26"
$PN"26"66;
"24"
$PN"24"71;
"22"
$PN"22"69;
"20"
$PN"20"67;
"18"
$PN"18"68;
"16"
$PN"16"69;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"0;
"8"
$PN"8"13;
"6"
$PN"6"58;
"4"
$PN"4"59;
"2"
$PN"2"70;
"101"
$PN"101"48;
"99"
$PN"99"0;
"95"
$PN"95"69;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"69;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"49;
"75"
$PN"75"0;
"77"
$PN"77"69;
"73"
$PN"73"0;
"71"
$PN"71"69;
"69"
$PN"69"0;
"65"
$PN"65"69;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"50;
"57"
$PN"57"50;
"55"
$PN"55"0;
"51"
$PN"51"69;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"0;
"45"
$PN"45"69;
"41"
$PN"41"0;
"39"
$PN"39"69;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"69;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"69;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"69;
"19"
$PN"19"0;
"15"
$PN"15"69;
"17"
$PN"17"0;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"53;
"7"
$PN"7"54;
"3"
$PN"3"51;
"1"
$PN"1"52;
%"INPORT"
"1","(-2800,1850)","0","standard","I24";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"40;
%"INPORT"
"1","(-2800,1800)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"76;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"45;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(-650,3300)","2","standard","I28";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"3;
%"INPORT"
"1","(-650,3250)","2","standard","I29";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"INPORT"
"1","(-650,3150)","2","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"43;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"42;
%"INPORT"
"1","(-650,3000)","2","standard","I32";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"41;
%"INPORT"
"1","(-650,2950)","2","standard","I33";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"44;
%"INPORT"
"1","(-650,2850)","2","standard","I34";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"INPORT"
"1","(-650,2800)","2","standard","I35";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"37;
%"INPORT"
"1","(-650,2700)","2","standard","I36";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"6;
%"INPORT"
"1","(-650,2650)","2","standard","I37";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"38;
%"INPORT"
"1","(-650,2550)","2","standard","I38";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"39;
%"INPORT"
"1","(-650,2500)","2","standard","I39";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"OUTPORT"
"1","(-2800,3450)","2","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"23;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"27;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"26;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"33;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"32;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"31;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"60;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"29;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"30;
%"OUTPORT"
"1","(700,3475)","2","standard","I48";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"68;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"67;
%"OUTPORT"
"1","(-2800,3400)","2","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"22;
%"INPORT"
"1","(700,3325)","0","standard","I50";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"71;
%"OUTPORT"
"1","(700,3275)","2","standard","I51";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"66;
%"INPORT"
"1","(700,3175)","0","standard","I52";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"57;
%"INPORT"
"1","(700,3125)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"65;
%"OUTPORT"
"1","(-2800,3300)","2","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"21;
%"OUTPORT"
"1","(-2800,3250)","2","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"18;
%"OUTPORT"
"1","(-2800,3150)","2","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"17;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"19;
END.
