module partsel_00220(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire [6:30] x4;
  wire [29:4] x5;
  wire signed [26:2] x6;
  wire signed [4:24] x7;
  wire [5:28] x8;
  wire [27:7] x9;
  wire signed [1:27] x10;
  wire signed [5:26] x11;
  wire signed [3:31] x12;
  wire signed [4:27] x13;
  wire signed [3:24] x14;
  wire [24:2] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [29:6] p0 = 714694426;
  localparam [5:26] p1 = 515287702;
  localparam signed [3:26] p2 = 157106731;
  localparam [4:24] p3 = 194602920;
  assign x4 = {2{({2{{(!ctrl[1] && !ctrl[2] || !ctrl[2] ? p3[17 +: 2] : p2[10 + s2]), p3}}} - x2)}};
  assign x5 = (x3 ^ p1[19 +: 3]);
  assign x6 = (ctrl[0] && !ctrl[2] || !ctrl[2] ? ((!ctrl[3] && !ctrl[2] || !ctrl[0] ? x2[19 +: 1] : (p3 + x5[19 +: 4])) | p1) : ({(((x4[12 -: 1] ^ p3[26 + s1 +: 5]) | p2[16 + s2 +: 1]) | x3[14]), {2{x5[20 + s3 -: 1]}}} - x4[12 +: 2]));
  assign x7 = p1;
  assign x8 = (x2[13] | (!ctrl[1] && !ctrl[3] && !ctrl[3] ? {p3[15 +: 2], x4[15 + s2 -: 7]} : (p1[16 +: 4] + p1)));
  assign x9 = x0[6 + s1];
  assign x10 = {2{{p0[8], p2[18 + s0]}}};
  assign x11 = x0;
  assign x12 = (({2{(ctrl[1] || !ctrl[2] && !ctrl[2] ? x11[15 +: 4] : {2{x2[22]}})}} | (x2[3 + s3 +: 1] & x7[11 + s3])) - {2{x9[0 + s1 -: 3]}});
  assign x13 = {2{x9[20 -: 4]}};
  assign x14 = ((ctrl[0] || !ctrl[0] || ctrl[3] ? {2{x13[17 + s1 -: 5]}} : {2{p1[15 -: 3]}}) | p0[16 + s2]);
  assign x15 = x12[16 + s2];
  assign y0 = p1[14 +: 2];
  assign y1 = x2;
  assign y2 = x9[22 -: 4];
  assign y3 = {2{({{x5[18 + s2], p1[30 + s3 -: 6]}, (p3 ^ (!ctrl[0] || !ctrl[3] || ctrl[3] ? x13[18 -: 1] : (p0 | x9[14 -: 2])))} - (((((x6[16 +: 3] - p0[8 +: 2]) & x7[13 -: 3]) & x2[16 +: 1]) + {2{x2[29 + s3 +: 7]}}) & {{x4[29 + s0 -: 4], x11[16]}, p2[19 + s0]}))}};
endmodule
