module clockdivider( c_out,clk,rst);
output reg c_out;
input clk,rst;
reg [27:0]count;
always @(posedge clk or negedge rst)
    begin
        if(!rst)begin
            c_out<=0;
            count<=0;
        end
        else if( count==50000000 )begin
            count<=0;
            c_out<=~c_out;
        end
        else begin
            count<=count+1;
        end 
    end
endmodule
