script> if [ -f   /opt/Xilinx/14.1/ISE_DS/settings32.sh ]; then 
script>  source /opt/Xilinx/14.1/ISE_DS/settings32.sh >> /tmp/log 
script> fi
script> if [ -f   /opt/Xilinx/14.1/ISE_DS/settings64.sh ]; then
script>  source /opt/Xilinx/14.1/ISE_DS/settings64.sh >> /tmp/log
script> fi
script>  
script> echo PNULib= $FLOWRIANLIBRARY/PNULib/ISim/PNULib >> DigitalClock_tb.init
script> echo work=./work >> DigitalClock_tb.init
script> echo verilog work PNU_XOR2.v >> DigitalClock_tb.prj
script> echo verilog work PNU_OR3.v >> DigitalClock_tb.prj
script> echo verilog work PNU_AND3.v >> DigitalClock_tb.prj
script> echo verilog work PNU_OR2.v >> DigitalClock_tb.prj
script> echo verilog work PNU_AND2.v >> DigitalClock_tb.prj
script> echo verilog work PNU_NOT.v >> DigitalClock_tb.prj
script> echo verilog work PNU_DFF.v >> DigitalClock_tb.prj
script> echo verilog work PNU_ONE.v >> DigitalClock_tb.prj
script> echo verilog work PNU_JKFF.v >> DigitalClock_tb.prj
script> echo verilog work counter10.v >> DigitalClock_tb.prj
script> echo verilog work counter6.v >> DigitalClock_tb.prj
script> echo verilog work PNU_XNOR2.v >> DigitalClock_tb.prj
script> echo verilog work PNU_AND4.v >> DigitalClock_tb.prj
script> echo verilog work PNU_MUX8.v >> DigitalClock_tb.prj
script> echo verilog work PNU_OR4.v >> DigitalClock_tb.prj
script> echo verilog work PNU_DFF_Ce.v >> DigitalClock_tb.prj
script> echo verilog work PNU_MUX2.v >> DigitalClock_tb.prj
script> echo verilog work newcount1000.v >> DigitalClock_tb.prj
script> echo verilog work StwControl.v >> DigitalClock_tb.prj
script> echo verilog work TimeControl.v >> DigitalClock_tb.prj
script> echo verilog work PNU_NOR3.v >> DigitalClock_tb.prj
script> echo verilog work PNU_NOR2.v >> DigitalClock_tb.prj
script> echo verilog work Counter24.v >> DigitalClock_tb.prj
script> echo verilog work counter60.v >> DigitalClock_tb.prj
script> echo verilog work CompareTime.v >> DigitalClock_tb.prj
script> echo verilog work LtoP.v >> DigitalClock_tb.prj
script> echo verilog work seg7toMux.v >> DigitalClock_tb.prj
script> echo verilog work week08_7segment.v >> DigitalClock_tb.prj
script> echo verilog work counter12Decoder.v >> DigitalClock_tb.prj
script> echo verilog work comSelector.v >> DigitalClock_tb.prj
script> echo verilog work count8.v >> DigitalClock_tb.prj
script> echo verilog work STOPWATCH.v >> DigitalClock_tb.prj
script> echo verilog work TIME.v >> DigitalClock_tb.prj
script> echo verilog work PNU_ZERO.v >> DigitalClock_tb.prj
script> echo verilog work PNU_XNOR3.v >> DigitalClock_tb.prj
script> echo verilog work MuxB4.v >> DigitalClock_tb.prj
script> echo verilog work ALARM.v >> DigitalClock_tb.prj
script> echo verilog work ModeSet.v >> DigitalClock_tb.prj
script> echo verilog work DigitalClock.v >> DigitalClock_tb.prj
INFO:Simulator:908 - Using init file passed via -initfile option
   "DigitalClock_tb.init"
Running: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/fuse -top work.DigitalClock_tb -init DigitalClock_tb.init -prj DigitalClock_tb.prj -lib PNULib -o DigitalClock_tb.exe
ISim P.15xf (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8
Determining compilation order of HDL files
Analyzing Verilog file "PNU_XOR2.v" into library work
Analyzing Verilog file "PNU_OR3.v" into library work
Analyzing Verilog file "PNU_AND3.v" into library work
Analyzing Verilog file "PNU_OR2.v" into library work
Analyzing Verilog file "PNU_AND2.v" into library work
Analyzing Verilog file "PNU_NOT.v" into library work
Analyzing Verilog file "PNU_DFF.v" into library work
Analyzing Verilog file "PNU_ONE.v" into library work
Analyzing Verilog file "PNU_JKFF.v" into library work
Analyzing Verilog file "counter10.v" into library work
Analyzing Verilog file "counter6.v" into library work
Analyzing Verilog file "PNU_XNOR2.v" into library work
Analyzing Verilog file "PNU_AND4.v" into library work
Analyzing Verilog file "PNU_MUX8.v" into library work
Analyzing Verilog file "PNU_OR4.v" into library work
Analyzing Verilog file "PNU_DFF_Ce.v" into library work
Analyzing Verilog file "PNU_MUX2.v" into library work
Analyzing Verilog file "newcount1000.v" into library work
Analyzing Verilog file "StwControl.v" into library work
Analyzing Verilog file "TimeControl.v" into library work
Analyzing Verilog file "PNU_NOR3.v" into library work
Analyzing Verilog file "PNU_NOR2.v" into library work
Analyzing Verilog file "Counter24.v" into library work
Analyzing Verilog file "counter60.v" into library work
Analyzing Verilog file "CompareTime.v" into library work
Analyzing Verilog file "LtoP.v" into library work
Analyzing Verilog file "seg7toMux.v" into library work
Analyzing Verilog file "week08_7segment.v" into library work
Analyzing Verilog file "counter12Decoder.v" into library work
Analyzing Verilog file "comSelector.v" into library work
Analyzing Verilog file "count8.v" into library work
Analyzing Verilog file "STOPWATCH.v" into library work
Analyzing Verilog file "TIME.v" into library work
Analyzing Verilog file "PNU_ZERO.v" into library work
Analyzing Verilog file "PNU_XNOR3.v" into library work
Analyzing Verilog file "MuxB4.v" into library work
Analyzing Verilog file "ALARM.v" into library work
Analyzing Verilog file "ModeSet.v" into library work
Analyzing Verilog file "DigitalClock.v" into library work
Analyzing Verilog file "DigitalClock_tb.v" into library work
Starting static elaboration
WARNING:HDLCompiler:267 - "DigitalClock_tb.v" Line 18: Cannot find port SECLOW on this module
ERROR:HDLCompiler:1654 - "ALARM.v" Line 98: Instantiating <s11> from unknown module <AlarmControlnstance>
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
script> echo verilog work DigitalClock_tb.v >> DigitalClock_tb.prj
script> fuse -top work.DigitalClock_tb -init DigitalClock_tb.init -prj DigitalClock_tb.prj  -lib PNULib -o DigitalClock_tb.exe
script> rm DigitalClock_tb.init
script> rm DigitalClock_tb.prj
script> rm fuse.xmsgs
rm: cannot remove `DigitalClock_tb.exe': No such file or directory
script> rm fuseRelaunch.cmd
script> rm DigitalClock_tb.exe  fuse.log 
script> rm -rf isim
script> rm -rf ./work
script> rm -rf PNU_AND2.v
script> rm -rf PNU_AND3.v
script> rm -rf PNU_AND4.v
script> rm -rf PNU_AND8.v
script> rm -rf PNU_BUF.v
script> rm -rf PNU_DFF.v
script> rm -rf PNU_DFF_Ce.v
script> rm -rf PNU_JKFF.v
script> rm -rf PNU_MUX2.v
script> rm -rf PNU_MUX4.v
script> rm -rf PNU_MUX8.v
script> rm -rf PNU_NAND2.v
script> rm -rf PNU_NAND3.v
script> rm -rf PNU_NAND4.v
script> rm -rf PNU_NAND8.v
script> rm -rf PNU_NOR2.v
script> rm -rf PNU_NOR3.v
script> rm -rf PNU_NOR4.v
script> rm -rf PNU_NOR8.v
script> rm -rf PNU_NOT.v
script> rm -rf PNU_ONE.v
script> rm -rf PNU_OR2.v
script> rm -rf PNU_OR3.v
script> rm -rf PNU_OR4.v
script> rm -rf PNU_OR8.v
script> rm -rf PNU_SRAM.v
script> rm -rf PNU_TBUF.v
script> rm -rf PNU_XNOR2.v
script> rm -rf PNU_XNOR3.v
script> rm -rf PNU_XNOR4.v
script> rm -rf PNU_XOR2.v
script> rm -rf PNU_XOR3.v
script> rm -rf PNU_XOR4.v
script> rm -rf PNU_ZERO.v
script> rm -rf DigitalClock.v
script> rm -rf ALARM.v
script> rm -rf AlarmControl.v
script> rm -rf AlarmControlSch.v
script> rm -rf CompareTime.v
script> rm -rf comSelector.v
script> rm -rf count8.v
script> rm -rf counter6.v
script> rm -rf counter10.v
script> rm -rf counter12Decoder.v
script> rm -rf Counter24.v
script> rm -rf counter60.v
script> rm -rf LtoP.v
script> rm -rf ModeSet.v
script> rm -rf MuxB4.v
script> rm -rf newcount1000.v
script> rm -rf seg7toMux.v
script> rm -rf STOPWATCH.v
script> rm -rf StwControl.v
script> rm -rf TIME.v
script> rm -rf TimeControl.v
script> rm -rf week08_7segment.v
Finish compilation!!
