[2025-09-18 01:06:28] START suite=cs trace=streaming_phase0_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2620445 heartbeat IPC: 3.816 cumulative IPC: 3.816 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5236151 heartbeat IPC: 3.823 cumulative IPC: 3.82 (Simulation time: 00 hr 01 min 07 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5236151 cumulative IPC: 3.82 (Simulation time: 00 hr 01 min 07 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5236151 cumulative IPC: 3.82 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 17213181 heartbeat IPC: 0.8349 cumulative IPC: 0.8349 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 31250821 heartbeat IPC: 0.7124 cumulative IPC: 0.7688 (Simulation time: 00 hr 03 min 54 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 47111851 heartbeat IPC: 0.6305 cumulative IPC: 0.7164 (Simulation time: 00 hr 05 min 24 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 62176587 heartbeat IPC: 0.6638 cumulative IPC: 0.7025 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 77345432 heartbeat IPC: 0.6592 cumulative IPC: 0.6934 (Simulation time: 00 hr 08 min 13 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 92534566 heartbeat IPC: 0.6584 cumulative IPC: 0.6873 (Simulation time: 00 hr 09 min 28 sec)
Heartbeat CPU 0 instructions: 90000006 cycles: 108578250 heartbeat IPC: 0.6233 cumulative IPC: 0.6774 (Simulation time: 00 hr 10 min 47 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000006 cycles: 129969755 heartbeat IPC: 0.4675 cumulative IPC: 0.6414 (Simulation time: 00 hr 12 min 28 sec)
Heartbeat CPU 0 instructions: 110000006 cycles: 143115725 heartbeat IPC: 0.7607 cumulative IPC: 0.6527 (Simulation time: 00 hr 13 min 29 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 155204478 cumulative IPC: 0.6443 (Simulation time: 00 hr 14 min 55 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 155204478 cumulative IPC: 0.6443 (Simulation time: 00 hr 14 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6443 instructions: 100000000 cycles: 155204478
CPU 0 Branch Prediction Accuracy: 99.51% MPKI: 0.06567 Average ROB Occupancy at Mispredict: 1.456e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00983
BRANCH_INDIRECT: 0.04495
BRANCH_CONDITIONAL: 0.01089
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 820878
LQ_STALL: 253097
SQ_STALL: 85298


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 283.52057
REPLAY_LOAD: 130.01122
NON_REPLAY_LOAD: 40.559723

== Total ==
ADDR_TRANS: 220579
REPLAY_LOAD: 162254
NON_REPLAY_LOAD: 438045

== Counts ==
ADDR_TRANS: 778
REPLAY_LOAD: 1248
NON_REPLAY_LOAD: 10800

cpu0->cpu0_STLB TOTAL        ACCESS:    1139034 HIT:    1109927 MISS:      29107 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:    1139034 HIT:    1109927 MISS:      29107 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 433.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5134098 HIT:    4034358 MISS:    1099740 MSHR_MERGE:     274232
cpu0->cpu0_L2C LOAD         ACCESS:    3416471 HIT:    3149574 MISS:     266897 MSHR_MERGE:      35203
cpu0->cpu0_L2C RFO          ACCESS:     197847 HIT:      61762 MISS:     136085 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:    1133039 HIT:     493195 MISS:     639844 MSHR_MERGE:     239027
cpu0->cpu0_L2C WRITE        ACCESS:     327656 HIT:     326205 MISS:       1451 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      59085 HIT:       3622 MISS:      55463 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     925930 ISSUED:     925930 USEFUL:     267605 USELESS:      34097
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 99.37 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9519647 HIT:    6167935 MISS:    3351712 MSHR_MERGE:     603175
cpu0->cpu0_L1I LOAD         ACCESS:    9519647 HIT:    6167935 MISS:    3351712 MSHR_MERGE:     603175
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22720073 HIT:   20064549 MISS:    2655524 MSHR_MERGE:    1523430
cpu0->cpu0_L1D LOAD         ACCESS:   13800672 HIT:   12647112 MISS:    1153560 MSHR_MERGE:     485625
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    2353540 HIT:    1879227 MISS:     474313 MSHR_MERGE:     267102
cpu0->cpu0_L1D WRITE        ACCESS:    6497931 HIT:    5529800 MISS:     968131 MSHR_MERGE:     770268
cpu0->cpu0_L1D TRANSLATION  ACCESS:      67930 HIT:       8410 MISS:      59520 MSHR_MERGE:        435
cpu0->cpu0_L1D PREFETCH REQUESTED:    2451147 ISSUED:    2353540 USEFUL:     129594 USELESS:      32918
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 57.73 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7696095 HIT:    7106802 MISS:     589293 MSHR_MERGE:     221069
cpu0->cpu0_ITLB LOAD         ACCESS:    7696095 HIT:    7106802 MISS:     589293 MSHR_MERGE:     221069
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.556 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19755048 HIT:   18738631 MISS:    1016417 MSHR_MERGE:     245607
cpu0->cpu0_DTLB LOAD         ACCESS:   19755048 HIT:   18738631 MISS:    1016417 MSHR_MERGE:     245607
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 20.57 cycles
cpu0->LLC TOTAL        ACCESS:    1031123 HIT:     361970 MISS:     669153 MSHR_MERGE:      11430
cpu0->LLC LOAD         ACCESS:     231694 HIT:      70315 MISS:     161379 MSHR_MERGE:        203
cpu0->LLC RFO          ACCESS:     136083 HIT:      50005 MISS:      86078 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     400817 HIT:      27493 MISS:     373324 MSHR_MERGE:      11227
cpu0->LLC WRITE        ACCESS:     207066 HIT:     206097 MISS:        969 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      55463 HIT:       8060 MISS:      47403 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      59211
  ROW_BUFFER_MISS:     597535
  AVG DBUS CONGESTED CYCLE: 6.93
Channel 0 WQ ROW_BUFFER_HIT:      24308
  ROW_BUFFER_MISS:     114763
  FULL:          0
Channel 0 REFRESHES ISSUED:      12934

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       634128       107082        16676        23368
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           27          160         1485        13039
  STLB miss resolved @ L2C                0           29          249          787         4680
  STLB miss resolved @ LLC                0           53          403         2754         6821
  STLB miss resolved @ MEM                0           37         1669         6563        35993

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              99283        19058       388706         3683         2495
---------------------------------------------------------------
  STLB miss resolved @ L1D               11            6           35          114          596
  STLB miss resolved @ L2C                4            6           34           52          161
  STLB miss resolved @ LLC                8            3           35          192          247
  STLB miss resolved @ MEM               36            5          150          486         2568
[2025-09-18 01:21:24] END   suite=cs trace=streaming_phase0_core1 (rc=0)
