javeria_1207@Javeria:/mnt/d/training_session/training_session/javeria/Week_01/lab_04/Problems/sort_arrayy_$ make debug
spike -d --log-commits sort_array
(spike) 
core   0: 0x0000000000001000 (0x00000297) auipc   t0, 0x0
core   0: 3 0x0000000000001000 (0x00000297) x5  0x0000000000001000
(spike)
core   0: 0x0000000000001004 (0x02028593) addi    a1, t0, 32
core   0: 3 0x0000000000001004 (0x02028593) x11 0x0000000000001020
(spike) 
core   0: 0x0000000000001008 (0xf1402573) csrr    a0, mhartid
core   0: 3 0x0000000000001008 (0xf1402573) x10 0x0000000000000000
(spike)
core   0: 0x000000000000100c (0x0182b283) ld      t0, 24(t0)
core   0: 3 0x000000000000100c (0x0182b283) x5  0x0000000080000000 mem 0x0000000000001018
(spike)
core   0: 0x0000000000001010 (0x00028067) jr      t0
core   0: 3 0x0000000000001010 (0x00028067)
(spike)
core   0: >>>>  $xrv64i2p1_m2p0_a2p1_f2p2_d2p2_c2p0_zicsr2p0_zifencei2p0_zmmul1p0_zaamo1p0_zalrsc1p0
core   0: 0x0000000080000000 (0x00000297) auipc   t0, 0x0
core   0: 3 0x0000000080000000 (0x00000297) x5  0x0000000080000000
(spike)
core   0: 0x0000000080000004 (0x05028293) addi    t0, t0, 80
core   0: 3 0x0000000080000004 (0x05028293) x5  0x0000000080000050
(spike)
core   0: 0x0000000080000008 (0x00000317) auipc   t1, 0x0
core   0: 3 0x0000000080000008 (0x00000317) x6  0x0000000080000008
(spike)
core   0: 0x000000008000000c (0x05c32303) lw      t1, 92(t1)
core   0: 3 0x000000008000000c (0x05c32303) x6  0x0000000000000005 mem 0x0000000080000064
(spike) 
core   0: 0x0000000080000010 (0x0000137d) c.addi  t1, -1
core   0: 3 0x0000000080000010 (0x137d) x6  0x0000000000000004
(spike)
core   0: 0x0000000080000012 (0x00004381) c.li    t2, 0
core   0: 3 0x0000000080000012 (0x4381) x7  0x0000000000000000
(spike)
core   0: >>>>  outer_loop
core   0: 0x0000000080000014 (0x00004e01) c.li    t3, 0
core   0: 3 0x0000000080000014 (0x4e01) x28 0x0000000000000000
(spike)
core   0: 0x0000000080000016 (0x00000e97) auipc   t4, 0x0
core   0: 3 0x0000000080000016 (0x00000e97) x29 0x0000000080000016
(spike)
core   0: 0x000000008000001a (0x03ae8e93) addi    t4, t4, 58
core   0: 3 0x000000008000001a (0x03ae8e93) x29 0x0000000080000050
(spike)
core   0: >>>>  inner_loop
core   0: 0x000000008000001e (0x000ea583) lw      a1, 0(t4)
core   0: 3 0x000000008000001e (0x000ea583) x11 0x000000000000001f mem 0x0000000080000050
(spike)
core   0: 0x0000000080000022 (0x004ea503) lw      a0, 4(t4)
core   0: 3 0x0000000080000022 (0x004ea503) x10 0x0000000000000019 mem 0x0000000080000054
(spike)
core   0: 0x0000000080000026 (0x00b55663) bge     a0, a1, pc + 12
core   0: 3 0x0000000080000026 (0x00b55663)
(spike)
core   0: 0x000000008000002a (0x00aea023) sw      a0, 0(t4)
core   0: 3 0x000000008000002a (0x00aea023) mem 0x0000000080000050 0x00000019
(spike)
core   0: 0x000000008000002e (0x00bea223) sw      a1, 4(t4)
core   0: 3 0x000000008000002e (0x00bea223) mem 0x0000000080000054 0x0000001f
(spike)
core   0: >>>>  no_swap
core   0: 0x0000000080000032 (0x00000e91) c.addi  t4, 4
core   0: 3 0x0000000080000032 (0x0e91) x29 0x0000000080000054
(spike)
core   0: 0x0000000080000034 (0x00000e05) c.addi  t3, 1
core   0: 3 0x0000000080000034 (0x0e05) x28 0x0000000000000001
(spike)
core   0: 0x0000000080000036 (0xfe6e44e3) blt     t3, t1, pc - 24
core   0: 3 0x0000000080000036 (0xfe6e44e3)
(spike)
core   0: >>>>  inner_loop
core   0: 0x000000008000001e (0x000ea583) lw      a1, 0(t4)
core   0: 3 0x000000008000001e (0x000ea583) x11 0x000000000000001f mem 0x0000000080000054
(spike)
core   0: 0x0000000080000022 (0x004ea503) lw      a0, 4(t4)
core   0: 3 0x0000000080000022 (0x004ea503) x10 0x0000000000000020 mem 0x0000000080000058
(spike)
core   0: 0x0000000080000026 (0x00b55663) bge     a0, a1, pc + 12
core   0: 3 0x0000000080000026 (0x00b55663)
(spike)
core   0: >>>>  no_swap
core   0: 0x0000000080000032 (0x00000e91) c.addi  t4, 4
core   0: 3 0x0000000080000032 (0x0e91) x29 0x0000000080000058
(spike) 
core   0: 0x0000000080000034 (0x00000e05) c.addi  t3, 1
core   0: 3 0x0000000080000034 (0x0e05) x28 0x0000000000000002
(spike)
core   0: 0x0000000080000036 (0xfe6e44e3) blt     t3, t1, pc - 24
core   0: 3 0x0000000080000036 (0xfe6e44e3)
(spike)
core   0: >>>>  inner_loop
core   0: 0x000000008000001e (0x000ea583) lw      a1, 0(t4)
core   0: 3 0x000000008000001e (0x000ea583) x11 0x0000000000000020 mem 0x0000000080000058
(spike)
core   0: 0x0000000080000022 (0x004ea503) lw      a0, 4(t4)
core   0: 3 0x0000000080000022 (0x004ea503) x10 0x000000000000002f mem 0x000000008000005c
(spike)
core   0: 0x0000000080000026 (0x00b55663) bge     a0, a1, pc + 12
core   0: 3 0x0000000080000026 (0x00b55663)
(spike) 
core   0: >>>>  no_swap
core   0: 0x0000000080000032 (0x00000e91) c.addi  t4, 4
core   0: 3 0x0000000080000032 (0x0e91) x29 0x000000008000005c
(spike)
core   0: 0x0000000080000034 (0x00000e05) c.addi  t3, 1
core   0: 3 0x0000000080000034 (0x0e05) x28 0x0000000000000003
(spike) 
core   0: 0x0000000080000036 (0xfe6e44e3) blt     t3, t1, pc - 24
core   0: 3 0x0000000080000036 (0xfe6e44e3)
(spike)
core   0: >>>>  inner_loop
core   0: 0x000000008000001e (0x000ea583) lw      a1, 0(t4)
core   0: 3 0x000000008000001e (0x000ea583) x11 0x000000000000002f mem 0x000000008000005c
(spike)
core   0: 0x0000000080000022 (0x004ea503) lw      a0, 4(t4)
core   0: 3 0x0000000080000022 (0x004ea503) x10 0x000000000000000f mem 0x0000000080000060
(spike) 
core   0: 0x0000000080000026 (0x00b55663) bge     a0, a1, pc + 12
core   0: 3 0x0000000080000026 (0x00b55663)
(spike) 
core   0: 0x000000008000002a (0x00aea023) sw      a0, 0(t4)
core   0: 3 0x000000008000002a (0x00aea023) mem 0x000000008000005c 0x0000000f
(spike)
core   0: 0x000000008000002e (0x00bea223) sw      a1, 4(t4)
core   0: 3 0x000000008000002e (0x00bea223) mem 0x0000000080000060 0x0000002f
(spike)
core   0: >>>>  no_swap
core   0: 0x0000000080000032 (0x00000e91) c.addi  t4, 4
core   0: 3 0x0000000080000032 (0x0e91) x29 0x0000000080000060
(spike)
core   0: 0x0000000080000034 (0x00000e05) c.addi  t3, 1
core   0: 3 0x0000000080000034 (0x0e05) x28 0x0000000000000004
(spike) 
core   0: 0x0000000080000036 (0xfe6e44e3) blt     t3, t1, pc - 24
core   0: 3 0x0000000080000036 (0xfe6e44e3)
(spike)
core   0: 0x000000008000003a (0x00000385) c.addi  t2, 1
core   0: 3 0x000000008000003a (0x0385) x7  0x0000000000000001
(spike)
core   0: 0x000000008000003c (0xfc63cce3) blt     t2, t1, pc - 40
core   0: 3 0x000000008000003c (0xfc63cce3)
(spike)
core   0: >>>>  outer_loop
core   0: 0x0000000080000014 (0x00004e01) c.li    t3, 0
core   0: 3 0x0000000080000014 (0x4e01) x28 0x0000000000000000
(spike) 
core   0: 0x0000000080000016 (0x00000e97) auipc   t4, 0x0
core   0: 3 0x0000000080000016 (0x00000e97) x29 0x0000000080000016
(spike)
core   0: 0x000000008000001a (0x03ae8e93) addi    t4, t4, 58
core   0: 3 0x000000008000001a (0x03ae8e93) x29 0x0000000080000050
(spike)
core   0: >>>>  inner_loop
core   0: 0x000000008000001e (0x000ea583) lw      a1, 0(t4)
core   0: 3 0x000000008000001e (0x000ea583) x11 0x0000000000000019 mem 0x0000000080000050
(spike)
core   0: 0x0000000080000022 (0x004ea503) lw      a0, 4(t4)
core   0: 3 0x0000000080000022 (0x004ea503) x10 0x000000000000001f mem 0x0000000080000054
(spike)
core   0: 0x0000000080000026 (0x00b55663) bge     a0, a1, pc + 12
core   0: 3 0x0000000080000026 (0x00b55663)
(spike)
core   0: >>>>  no_swap
core   0: 0x0000000080000032 (0x00000e91) c.addi  t4, 4
core   0: 3 0x0000000080000032 (0x0e91) x29 0x0000000080000054
(spike)
core   0: 0x0000000080000034 (0x00000e05) c.addi  t3, 1
core   0: 3 0x0000000080000034 (0x0e05) x28 0x0000000000000001
(spike)
core   0: 0x0000000080000036 (0xfe6e44e3) blt     t3, t1, pc - 24
core   0: 3 0x0000000080000036 (0xfe6e44e3)
(spike) 
core   0: >>>>  inner_loop
core   0: 0x000000008000001e (0x000ea583) lw      a1, 0(t4)
core   0: 3 0x000000008000001e (0x000ea583) x11 0x000000000000001f mem 0x0000000080000054
(spike)
core   0: 0x0000000080000022 (0x004ea503) lw      a0, 4(t4)
core   0: 3 0x0000000080000022 (0x004ea503) x10 0x0000000000000020 mem 0x0000000080000058
(spike) 
core   0: 0x0000000080000026 (0x00b55663) bge     a0, a1, pc + 12
core   0: 3 0x0000000080000026 (0x00b55663)
(spike) 
core   0: >>>>  no_swap
core   0: 0x0000000080000032 (0x00000e91) c.addi  t4, 4
core   0: 3 0x0000000080000032 (0x0e91) x29 0x0000000080000058
(spike)
core   0: 0x0000000080000034 (0x00000e05) c.addi  t3, 1
core   0: 3 0x0000000080000034 (0x0e05) x28 0x0000000000000002
(spike)
core   0: 0x0000000080000036 (0xfe6e44e3) blt     t3, t1, pc - 24
core   0: 3 0x0000000080000036 (0xfe6e44e3)
(spike)
core   0: >>>>  inner_loop
core   0: 0x000000008000001e (0x000ea583) lw      a1, 0(t4)
core   0: 3 0x000000008000001e (0x000ea583) x11 0x0000000000000020 mem 0x0000000080000058
(spike)
core   0: 0x0000000080000022 (0x004ea503) lw      a0, 4(t4)
core   0: 3 0x0000000080000022 (0x004ea503) x10 0x000000000000000f mem 0x000000008000005c
(spike)
core   0: 0x0000000080000026 (0x00b55663) bge     a0, a1, pc + 12
core   0: 3 0x0000000080000026 (0x00b55663)
(spike)
core   0: 0x000000008000002a (0x00aea023) sw      a0, 0(t4)
core   0: 3 0x000000008000002a (0x00aea023) mem 0x0000000080000058 0x0000000f
(spike) 
core   0: 0x000000008000002e (0x00bea223) sw      a1, 4(t4)
core   0: 3 0x000000008000002e (0x00bea223) mem 0x000000008000005c 0x00000020
(spike)
core   0: >>>>  no_swap
core   0: 0x0000000080000032 (0x00000e91) c.addi  t4, 4
core   0: 3 0x0000000080000032 (0x0e91) x29 0x000000008000005c
(spike) 
core   0: 0x0000000080000034 (0x00000e05) c.addi  t3, 1
core   0: 3 0x0000000080000034 (0x0e05) x28 0x0000000000000003
(spike)
core   0: 0x0000000080000036 (0xfe6e44e3) blt     t3, t1, pc - 24
core   0: 3 0x0000000080000036 (0xfe6e44e3)
(spike)
core   0: >>>>  inner_loop
core   0: 0x000000008000001e (0x000ea583) lw      a1, 0(t4)
core   0: 3 0x000000008000001e (0x000ea583) x11 0x0000000000000020 mem 0x000000008000005c
(spike)
core   0: 0x0000000080000022 (0x004ea503) lw      a0, 4(t4)
core   0: 3 0x0000000080000022 (0x004ea503) x10 0x000000000000002f mem 0x0000000080000060
(spike)
core   0: 0x0000000080000026 (0x00b55663) bge     a0, a1, pc + 12
core   0: 3 0x0000000080000026 (0x00b55663)
(spike)
core   0: >>>>  no_swap
core   0: 0x0000000080000032 (0x00000e91) c.addi  t4, 4
core   0: 3 0x0000000080000032 (0x0e91) x29 0x0000000080000060
(spike)
core   0: 0x0000000080000034 (0x00000e05) c.addi  t3, 1
core   0: 3 0x0000000080000034 (0x0e05) x28 0x0000000000000004
(spike)
core   0: 0x0000000080000036 (0xfe6e44e3) blt     t3, t1, pc - 24
core   0: 3 0x0000000080000036 (0xfe6e44e3)
(spike)
core   0: 0x000000008000003a (0x00000385) c.addi  t2, 1
core   0: 3 0x000000008000003a (0x0385) x7  0x0000000000000002
(spike)
core   0: 0x000000008000003c (0xfc63cce3) blt     t2, t1, pc - 40
core   0: 3 0x000000008000003c (0xfc63cce3)
(spike)
core   0: >>>>  outer_loop
core   0: 0x0000000080000014 (0x00004e01) c.li    t3, 0
core   0: 3 0x0000000080000014 (0x4e01) x28 0x0000000000000000
(spike)
core   0: 0x0000000080000016 (0x00000e97) auipc   t4, 0x0
core   0: 3 0x0000000080000016 (0x00000e97) x29 0x0000000080000016
(spike)
core   0: 0x000000008000001a (0x03ae8e93) addi    t4, t4, 58
core   0: 3 0x000000008000001a (0x03ae8e93) x29 0x0000000080000050
(spike)
core   0: >>>>  inner_loop
core   0: 0x000000008000001e (0x000ea583) lw      a1, 0(t4)
core   0: 3 0x000000008000001e (0x000ea583) x11 0x0000000000000019 mem 0x0000000080000050
(spike)
core   0: 0x0000000080000022 (0x004ea503) lw      a0, 4(t4)
core   0: 3 0x0000000080000022 (0x004ea503) x10 0x000000000000001f mem 0x0000000080000054
(spike)
core   0: 0x0000000080000026 (0x00b55663) bge     a0, a1, pc + 12
core   0: 3 0x0000000080000026 (0x00b55663)
(spike)
core   0: >>>>  no_swap
core   0: 0x0000000080000032 (0x00000e91) c.addi  t4, 4
core   0: 3 0x0000000080000032 (0x0e91) x29 0x0000000080000054
(spike) 
core   0: 0x0000000080000034 (0x00000e05) c.addi  t3, 1
core   0: 3 0x0000000080000034 (0x0e05) x28 0x0000000000000001
(spike)
core   0: 0x0000000080000036 (0xfe6e44e3) blt     t3, t1, pc - 24
core   0: 3 0x0000000080000036 (0xfe6e44e3)
(spike)
core   0: >>>>  inner_loop
core   0: 0x000000008000001e (0x000ea583) lw      a1, 0(t4)
core   0: 3 0x000000008000001e (0x000ea583) x11 0x000000000000001f mem 0x0000000080000054
(spike)
core   0: 0x0000000080000022 (0x004ea503) lw      a0, 4(t4)
core   0: 3 0x0000000080000022 (0x004ea503) x10 0x000000000000000f mem 0x0000000080000058
(spike)
core   0: 0x0000000080000026 (0x00b55663) bge     a0, a1, pc + 12
core   0: 3 0x0000000080000026 (0x00b55663)
(spike)
core   0: 0x000000008000002a (0x00aea023) sw      a0, 0(t4)
core   0: 3 0x000000008000002a (0x00aea023) mem 0x0000000080000054 0x0000000f
(spike)
core   0: 0x000000008000002e (0x00bea223) sw      a1, 4(t4)
core   0: 3 0x000000008000002e (0x00bea223) mem 0x0000000080000058 0x0000001f
(spike) 
core   0: >>>>  no_swap
core   0: 0x0000000080000032 (0x00000e91) c.addi  t4, 4
core   0: 3 0x0000000080000032 (0x0e91) x29 0x0000000080000058
(spike)
core   0: 0x0000000080000034 (0x00000e05) c.addi  t3, 1
core   0: 3 0x0000000080000034 (0x0e05) x28 0x0000000000000002
(spike) 
core   0: 0x0000000080000036 (0xfe6e44e3) blt     t3, t1, pc - 24
core   0: 3 0x0000000080000036 (0xfe6e44e3)
(spike)
core   0: >>>>  inner_loop
core   0: 0x000000008000001e (0x000ea583) lw      a1, 0(t4)
core   0: 3 0x000000008000001e (0x000ea583) x11 0x000000000000001f mem 0x0000000080000058
(spike) 
core   0: 0x0000000080000022 (0x004ea503) lw      a0, 4(t4)
core   0: 3 0x0000000080000022 (0x004ea503) x10 0x0000000000000020 mem 0x000000008000005c
(spike)
core   0: 0x0000000080000026 (0x00b55663) bge     a0, a1, pc + 12
core   0: 3 0x0000000080000026 (0x00b55663)
(spike)
core   0: >>>>  no_swap
core   0: 0x0000000080000032 (0x00000e91) c.addi  t4, 4
core   0: 3 0x0000000080000032 (0x0e91) x29 0x000000008000005c
(spike)
core   0: 0x0000000080000034 (0x00000e05) c.addi  t3, 1
core   0: 3 0x0000000080000034 (0x0e05) x28 0x0000000000000003
(spike) 
core   0: 0x0000000080000036 (0xfe6e44e3) blt     t3, t1, pc - 24
core   0: 3 0x0000000080000036 (0xfe6e44e3)
(spike)
core   0: >>>>  inner_loop
core   0: 0x000000008000001e (0x000ea583) lw      a1, 0(t4)
core   0: 3 0x000000008000001e (0x000ea583) x11 0x0000000000000020 mem 0x000000008000005c
(spike)
core   0: 0x0000000080000022 (0x004ea503) lw      a0, 4(t4)
core   0: 3 0x0000000080000022 (0x004ea503) x10 0x000000000000002f mem 0x0000000080000060
(spike)
core   0: 0x0000000080000026 (0x00b55663) bge     a0, a1, pc + 12
core   0: 3 0x0000000080000026 (0x00b55663)
(spike)
core   0: >>>>  no_swap
core   0: 0x0000000080000032 (0x00000e91) c.addi  t4, 4
core   0: 3 0x0000000080000032 (0x0e91) x29 0x0000000080000060
(spike)
core   0: 0x0000000080000034 (0x00000e05) c.addi  t3, 1
core   0: 3 0x0000000080000034 (0x0e05) x28 0x0000000000000004
(spike) 
core   0: 0x0000000080000036 (0xfe6e44e3) blt     t3, t1, pc - 24
core   0: 3 0x0000000080000036 (0xfe6e44e3)
(spike)
core   0: 0x000000008000003a (0x00000385) c.addi  t2, 1
core   0: 3 0x000000008000003a (0x0385) x7  0x0000000000000003
(spike)
core   0: 0x000000008000003c (0xfc63cce3) blt     t2, t1, pc - 40
core   0: 3 0x000000008000003c (0xfc63cce3)
(spike)
core   0: >>>>  outer_loop
core   0: 0x0000000080000014 (0x00004e01) c.li    t3, 0
core   0: 3 0x0000000080000014 (0x4e01) x28 0x0000000000000000
(spike)
core   0: 0x0000000080000016 (0x00000e97) auipc   t4, 0x0
core   0: 3 0x0000000080000016 (0x00000e97) x29 0x0000000080000016
(spike)
core   0: 0x000000008000001a (0x03ae8e93) addi    t4, t4, 58
core   0: 3 0x000000008000001a (0x03ae8e93) x29 0x0000000080000050
(spike)
core   0: >>>>  inner_loop
core   0: 0x000000008000001e (0x000ea583) lw      a1, 0(t4)
core   0: 3 0x000000008000001e (0x000ea583) x11 0x0000000000000019 mem 0x0000000080000050
(spike) 
core   0: 0x0000000080000022 (0x004ea503) lw      a0, 4(t4)
core   0: 3 0x0000000080000022 (0x004ea503) x10 0x000000000000000f mem 0x0000000080000054
(spike) 
core   0: 0x0000000080000026 (0x00b55663) bge     a0, a1, pc + 12
core   0: 3 0x0000000080000026 (0x00b55663)
(spike)
core   0: 0x000000008000002a (0x00aea023) sw      a0, 0(t4)
core   0: 3 0x000000008000002a (0x00aea023) mem 0x0000000080000050 0x0000000f
(spike)
core   0: 0x000000008000002e (0x00bea223) sw      a1, 4(t4)
core   0: 3 0x000000008000002e (0x00bea223) mem 0x0000000080000054 0x00000019
(spike)
core   0: >>>>  no_swap
core   0: 0x0000000080000032 (0x00000e91) c.addi  t4, 4
core   0: 3 0x0000000080000032 (0x0e91) x29 0x0000000080000054
(spike)
core   0: 0x0000000080000034 (0x00000e05) c.addi  t3, 1
core   0: 3 0x0000000080000034 (0x0e05) x28 0x0000000000000001
(spike)
core   0: 0x0000000080000036 (0xfe6e44e3) blt     t3, t1, pc - 24
core   0: 3 0x0000000080000036 (0xfe6e44e3)
(spike)
core   0: >>>>  inner_loop
core   0: 0x000000008000001e (0x000ea583) lw      a1, 0(t4)
core   0: 3 0x000000008000001e (0x000ea583) x11 0x0000000000000019 mem 0x0000000080000054
(spike)
core   0: 0x0000000080000022 (0x004ea503) lw      a0, 4(t4)
core   0: 3 0x0000000080000022 (0x004ea503) x10 0x000000000000001f mem 0x0000000080000058
(spike) 
core   0: 0x0000000080000026 (0x00b55663) bge     a0, a1, pc + 12
core   0: 3 0x0000000080000026 (0x00b55663)
(spike)
core   0: >>>>  no_swap
core   0: 0x0000000080000032 (0x00000e91) c.addi  t4, 4
core   0: 3 0x0000000080000032 (0x0e91) x29 0x0000000080000058
(spike) 
core   0: 0x0000000080000034 (0x00000e05) c.addi  t3, 1
core   0: 3 0x0000000080000034 (0x0e05) x28 0x0000000000000002
(spike)
core   0: 0x0000000080000036 (0xfe6e44e3) blt     t3, t1, pc - 24
core   0: 3 0x0000000080000036 (0xfe6e44e3)
(spike)
core   0: >>>>  inner_loop
core   0: 0x000000008000001e (0x000ea583) lw      a1, 0(t4)
core   0: 3 0x000000008000001e (0x000ea583) x11 0x000000000000001f mem 0x0000000080000058
(spike)
core   0: 0x0000000080000022 (0x004ea503) lw      a0, 4(t4)
core   0: 3 0x0000000080000022 (0x004ea503) x10 0x0000000000000020 mem 0x000000008000005c
(spike) 
core   0: 0x0000000080000026 (0x00b55663) bge     a0, a1, pc + 12
core   0: 3 0x0000000080000026 (0x00b55663)
(spike)
core   0: >>>>  no_swap
core   0: 0x0000000080000032 (0x00000e91) c.addi  t4, 4
core   0: 3 0x0000000080000032 (0x0e91) x29 0x000000008000005c
(spike)
core   0: 0x0000000080000034 (0x00000e05) c.addi  t3, 1
core   0: 3 0x0000000080000034 (0x0e05) x28 0x0000000000000003
(spike) 
core   0: 0x0000000080000036 (0xfe6e44e3) blt     t3, t1, pc - 24
core   0: 3 0x0000000080000036 (0xfe6e44e3)
(spike)
core   0: >>>>  inner_loop
core   0: 0x000000008000001e (0x000ea583) lw      a1, 0(t4)
core   0: 3 0x000000008000001e (0x000ea583) x11 0x0000000000000020 mem 0x000000008000005c
(spike)
core   0: 0x0000000080000022 (0x004ea503) lw      a0, 4(t4)
core   0: 3 0x0000000080000022 (0x004ea503) x10 0x000000000000002f mem 0x0000000080000060
(spike)
core   0: 0x0000000080000026 (0x00b55663) bge     a0, a1, pc + 12
core   0: 3 0x0000000080000026 (0x00b55663)
(spike)
core   0: >>>>  no_swap
core   0: 0x0000000080000032 (0x00000e91) c.addi  t4, 4
core   0: 3 0x0000000080000032 (0x0e91) x29 0x0000000080000060
(spike) 
core   0: 0x0000000080000034 (0x00000e05) c.addi  t3, 1
core   0: 3 0x0000000080000034 (0x0e05) x28 0x0000000000000004
(spike)
core   0: 0x0000000080000036 (0xfe6e44e3) blt     t3, t1, pc - 24
core   0: 3 0x0000000080000036 (0xfe6e44e3)
(spike)
core   0: 0x000000008000003a (0x00000385) c.addi  t2, 1
core   0: 3 0x000000008000003a (0x0385) x7  0x0000000000000004
(spike)
core   0: 0x000000008000003c (0xfc63cce3) blt     t2, t1, pc - 40
core   0: 3 0x000000008000003c (0xfc63cce3)
(spike)
core   0: 0x0000000080000040 (0x00004285) c.li    t0, 1
core   0: 3 0x0000000080000040 (0x4285) x5  0x0000000000000001
(spike)
core   0: 0x0000000080000042 (0x00000317) auipc   t1, 0x0
core   0: 3 0x0000000080000042 (0x00000317) x6  0x0000000080000042
(spike) 
core   0: 0x0000000080000046 (0x02630313) addi    t1, t1, 38
core   0: 3 0x0000000080000046 (0x02630313) x6  0x0000000080000068
(spike)
core   0: 0x000000008000004a (0x00533023) sd      t0, 0(t1)
core   0: 3 0x000000008000004a (0x00533023) mem 0x0000000080000068 0x0000000000000001