// Seed: 1494844509
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  supply0 id_4 = -1;
endmodule
module module_1 #(
    parameter id_9 = 32'd68
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire _id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_15
  );
  output wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_16 = id_12 ? id_2[1 : id_9] - id_14 : -1 / id_9;
endmodule
