
---------- Begin Simulation Statistics ----------
final_tick                               159455920000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 368611                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662172                       # Number of bytes of host memory used
host_op_rate                                   369335                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   271.29                       # Real time elapsed on the host
host_tick_rate                              587772546                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159456                       # Number of seconds simulated
sim_ticks                                159455920000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.594559                       # CPI: cycles per instruction
system.cpu.discardedOps                        191250                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        27020931                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.627133                       # IPC: instructions per cycle
system.cpu.numCycles                        159455920                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       132434989                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       139684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        287849                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          114                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       576403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          498                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1153615                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            506                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485711                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735167                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80996                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104015                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101897                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899335                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             696                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              407                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51445414                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51445414                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51445980                       # number of overall hits
system.cpu.dcache.overall_hits::total        51445980                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       604775                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         604775                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       612628                       # number of overall misses
system.cpu.dcache.overall_misses::total        612628                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  30899933000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30899933000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  30899933000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30899933000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52050189                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52050189                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52058608                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52058608                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011619                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011619                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011768                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011768                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51093.271051                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51093.271051                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50438.329623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50438.329623                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       522815                       # number of writebacks
system.cpu.dcache.writebacks::total            522815                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32033                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32033                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32033                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32033                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       572742                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       572742                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       576698                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       576698                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26845925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26845925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27266271000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27266271000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011078                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011078                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46872.632005                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46872.632005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47279.981897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47279.981897                       # average overall mshr miss latency
system.cpu.dcache.replacements                 576186                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40790276                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40790276                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       310682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        310682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12189532000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12189532000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41100958                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41100958                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39234.754508                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39234.754508                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2605                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2605                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       308077                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       308077                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11445837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11445837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37152.520311                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37152.520311                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10655138                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10655138                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       294093                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       294093                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18710401000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18710401000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63620.694814                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63620.694814                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29428                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29428                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       264665                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       264665                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15400088000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15400088000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58187.096896                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58187.096896                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          566                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           566                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7853                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7853                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.932771                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.932771                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3956                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3956                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    420346000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    420346000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469890                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469890                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106255.308392                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106255.308392                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 159455920000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.723554                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52022754                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            576698                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.207967                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.723554                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         833515642                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        833515642                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159455920000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159455920000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159455920000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685163                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474373                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025868                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8087632                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8087632                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8087632                       # number of overall hits
system.cpu.icache.overall_hits::total         8087632                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          516                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            516                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          516                       # number of overall misses
system.cpu.icache.overall_misses::total           516                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     48489000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48489000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48489000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48489000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8088148                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8088148                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8088148                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8088148                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93970.930233                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93970.930233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93970.930233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93970.930233                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          215                       # number of writebacks
system.cpu.icache.writebacks::total               215                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          516                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47457000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47457000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47457000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47457000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91970.930233                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91970.930233                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91970.930233                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91970.930233                       # average overall mshr miss latency
system.cpu.icache.replacements                    215                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8087632                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8087632                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          516                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           516                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48489000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48489000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8088148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8088148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93970.930233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93970.930233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47457000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47457000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91970.930233                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91970.930233                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 159455920000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           260.095216                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8088148                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               516                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15674.705426                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   260.095216                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.507998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.507998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8088664                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8088664                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159455920000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159455920000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159455920000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 159455920000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               428933                       # number of demand (read+write) hits
system.l2.demand_hits::total                   429033                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 100                       # number of overall hits
system.l2.overall_hits::.cpu.data              428933                       # number of overall hits
system.l2.overall_hits::total                  429033                       # number of overall hits
system.l2.demand_misses::.cpu.inst                416                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             147765                       # number of demand (read+write) misses
system.l2.demand_misses::total                 148181                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               416                       # number of overall misses
system.l2.overall_misses::.cpu.data            147765                       # number of overall misses
system.l2.overall_misses::total                148181                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43683000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16475815000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16519498000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43683000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16475815000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16519498000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              516                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           576698                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               577214                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             516                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          576698                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              577214                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.806202                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.256226                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256718                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.806202                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.256226                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256718                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105007.211538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111500.118431                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111481.890391                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105007.211538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111500.118431                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111481.890391                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               97663                       # number of writebacks
system.l2.writebacks::total                     97663                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        147760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            148176                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       147760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           148176                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35363000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13520163000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13555526000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35363000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13520163000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13555526000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.806202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.256217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.256709                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.806202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.256217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256709                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85007.211538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91500.832431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91482.601771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85007.211538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91500.832431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91482.601771                       # average overall mshr miss latency
system.l2.replacements                         140163                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       522815                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           522815                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       522815                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       522815                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          203                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              203                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          203                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          203                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            166247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                166247                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           98418                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               98418                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11107498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11107498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        264665                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            264665                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.371859                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.371859                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 112860.432035                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112860.432035                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        98418                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          98418                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9139138000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9139138000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.371859                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.371859                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92860.432035                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92860.432035                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43683000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43683000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.806202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.806202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105007.211538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105007.211538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          416                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          416                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35363000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35363000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.806202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.806202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85007.211538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85007.211538                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        262686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            262686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        49347                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           49347                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5368317000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5368317000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       312033                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        312033                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.158147                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.158147                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108787.099520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108787.099520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        49342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        49342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4381025000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4381025000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.158131                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.158131                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88788.962750                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88788.962750                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 159455920000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8065.927445                       # Cycle average of tags in use
system.l2.tags.total_refs                     1153480                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    148355                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.775134                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.510346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.853345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8018.563754                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984610                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1437                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4928                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1711                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4762359                       # Number of tag accesses
system.l2.tags.data_accesses                  4762359                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159455920000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    195326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    295144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007210186500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11541                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11541                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              569519                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             184043                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      148176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      97663                       # Number of write requests accepted
system.mem_ctrls.readBursts                    296352                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   195326                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    376                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                296352                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               195326                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  140517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.644572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.857088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.706147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11332     98.19%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          186      1.61%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           13      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11541                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.922624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.887323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.108886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6499     56.31%     56.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              125      1.08%     57.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4542     39.36%     96.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              111      0.96%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              234      2.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.12%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11541                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   24064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18966528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12500864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    118.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  159455749000                       # Total gap between requests
system.mem_ctrls.avgGap                     648618.60                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        53248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18889216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12499456                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 333935.547830397263                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 118460424.674104288220                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 78388158.934456616640                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          832                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       295520                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       195326                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     25911500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  11097609750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3683886979750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31143.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37552.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18860197.72                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        53248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18913280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18966528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12500864                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12500864                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          416                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       147760                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         148176                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        97663                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         97663                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       333936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    118611338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        118945273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       333936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       333936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     78396989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        78396989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     78396989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       333936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    118611338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       197342262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               295976                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              195304                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        18294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        18079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18652                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17746                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        19543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        18020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        20105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11742                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11614                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        13622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11738                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5573971250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1479880000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        11123521250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18832.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37582.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              228386                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             147206                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           75.37                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       115680                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   271.789212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   183.436835                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   306.696476                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         6358      5.50%      5.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        79668     68.87%     74.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8295      7.17%     81.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3153      2.73%     84.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1030      0.89%     85.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1088      0.94%     86.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          901      0.78%     86.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          705      0.61%     87.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        14482     12.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       115680                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18942464                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12499456                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              118.794360                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               78.388159                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 159455920000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       416262000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       221237115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1061232480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     513507060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12587212560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  29367744060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  36500341440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   80667536715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   505.892392                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  94564053000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5324540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  59567327000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       409750320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       217768485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1052036160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     505979820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12587212560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  29491534950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  36396096480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   80660378775                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.847502                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  94295035750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5324540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  59836344250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 159455920000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49758                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        97663                       # Transaction distribution
system.membus.trans_dist::CleanEvict            42010                       # Transaction distribution
system.membus.trans_dist::ReadExReq             98418                       # Transaction distribution
system.membus.trans_dist::ReadExResp            98418                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49758                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       436025                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 436025                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31467392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31467392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            148176                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  148176    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              148176                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 159455920000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1069153000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1390009250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            312549                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       620478                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          215                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           95871                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           264665                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          264665                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           516                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       312033                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1247                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1729582                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1730829                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        93568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    140737664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              140831232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          140163                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12500864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           717377                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000878                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029996                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 716755     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    614      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             717377                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 159455920000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3245735000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2580000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2883494995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
