#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001621d335b20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001621d335cb0 .scope module, "top_sim" "top_sim" 3 3;
 .timescale -9 -12;
v000001621d2e8de0_0 .var "clk", 0 0;
v000001621d335e40_0 .var "rst", 0 0;
S_000001621d302530 .scope module, "uart_tx" "uart_tx" 4 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "data";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "tx";
v000001621d335ee0_0 .var "busy", 0 0;
o000001621d339028 .functor BUFZ 1, C4<z>; HiZ drive
v000001621d3026c0_0 .net "clk", 0 0, o000001621d339028;  0 drivers
o000001621d339058 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001621d302760_0 .net "data", 7 0, o000001621d339058;  0 drivers
v000001621d302800_0 .var/i "i", 31 0;
o000001621d3390b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001621d3028a0_0 .net "rst", 0 0, o000001621d3390b8;  0 drivers
o000001621d3390e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001621d3344d0_0 .net "start", 0 0, o000001621d3390e8;  0 drivers
v000001621d334570_0 .var "tx", 0 0;
E_000001621d2eb870 .event posedge, v000001621d3026c0_0;
    .scope S_000001621d335cb0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001621d2e8de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001621d335e40_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_000001621d335cb0;
T_1 ;
    %delay 50000, 0;
    %load/vec4 v000001621d2e8de0_0;
    %inv;
    %store/vec4 v000001621d2e8de0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001621d335cb0;
T_2 ;
    %vpi_call/w 3 11 "$dumpfile", "sim/wave.vcd" {0 0 0};
    %vpi_call/w 3 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001621d335cb0 {0 0 0};
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001621d335e40_0, 0, 1;
    %delay 5000000, 0;
    %vpi_call/w 3 18 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001621d302530;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001621d334570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001621d335ee0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001621d302530;
T_4 ;
    %wait E_000001621d2eb870;
    %load/vec4 v000001621d3028a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001621d334570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001621d335ee0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001621d3344d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v000001621d335ee0_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001621d335ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001621d334570_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001621d302800_0, 0, 32;
T_4.5 ;
    %load/vec4 v000001621d302800_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.6, 5;
    %load/vec4 v000001621d302760_0;
    %load/vec4 v000001621d302800_0;
    %part/s 1;
    %assign/vec4 v000001621d334570_0, 0;
    %load/vec4 v000001621d302800_0;
    %addi 1, 0, 32;
    %store/vec4 v000001621d302800_0, 0, 32;
    %jmp T_4.5;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001621d334570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001621d335ee0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "rtl/top_sim.v";
    "rtl/uart_tx.v";
