LIBRARY ieee;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
 
ENTITY fadder_4bit_TB IS
END fadder_4bit_TB;
 
ARCHITECTURE behavior OF fadder_4bit_TB IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT fadder_4bit
    PORT(
         A : IN  std_logic_vector(3 downto 0);
         B : IN  std_logic_vector(3 downto 0);
         Cin : IN  std_logic;
         Cout : OUT  std_logic;
         Sum : OUT  std_logic_vector(3 downto 0)
        );
    END COMPONENT;
    

   --Inputs
   signal A : std_logic_vector(3 downto 0) := (others => '0');
   signal B : std_logic_vector(3 downto 0) := (others => '0');
   signal Cin : std_logic := '0';

 	--Outputs
   signal Cout : std_logic;
   signal Sum : std_logic_vector(3 downto 0);
   -- No clocks detected in port list. Replace clock below with 
   -- appropriate port name 
 
	signal clock : std_logic := '0';
   constant clock_period : time := 10 ns;
 
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
	-- inst ou for_gen
   uut: entity work.fadder_4bit(for_gen) PORT MAP (
          A => A,
          B => B,
          Cin => Cin,
          Cout => Cout,
          Sum => Sum
        );

   -- Clock process definitions
   clock_process :process
   begin
		clock <= '0';
		wait for clock_period/2;
		clock <= '1';
		wait for clock_period/2;
   end process;
 

   -- Stimulus process
   stim_proc: process
   begin
		
		for I in 0 to 1 loop
			for I in 0 to 15 loop
				for I in 0 to 15 loop
					wait for clock_period;
					A <= A + "1";
				end loop;
				B <= B + "1";
			end loop;
			A <= (others => '0');
			B <= (others => '0');
			Cin <= not Cin;
		end loop;
      -- insert stimulus here 

      wait;
   end process;

END;
