Loading plugins phase: Elapsed time ==> 0s.103ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\jimvr\Desktop\Cineo_6Channel_Driver\Cineo_6Channel_Driver\Cineo_6Channel_Driver.cydsn\Cineo_6Channel_Driver.cyprj -d CY8C5287AXI-LP095 -s C:\Users\jimvr\Desktop\Cineo_6Channel_Driver\Cineo_6Channel_Driver\Cineo_6Channel_Driver.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.745ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.092ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Cineo_6Channel_Driver.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jimvr\Desktop\Cineo_6Channel_Driver\Cineo_6Channel_Driver\Cineo_6Channel_Driver.cydsn\Cineo_6Channel_Driver.cyprj -dcpsoc3 Cineo_6Channel_Driver.v -verilog
======================================================================

======================================================================
Compiling:  Cineo_6Channel_Driver.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jimvr\Desktop\Cineo_6Channel_Driver\Cineo_6Channel_Driver\Cineo_6Channel_Driver.cydsn\Cineo_6Channel_Driver.cyprj -dcpsoc3 Cineo_6Channel_Driver.v -verilog
======================================================================

======================================================================
Compiling:  Cineo_6Channel_Driver.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jimvr\Desktop\Cineo_6Channel_Driver\Cineo_6Channel_Driver\Cineo_6Channel_Driver.cydsn\Cineo_6Channel_Driver.cyprj -dcpsoc3 -verilog Cineo_6Channel_Driver.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun May 03 10:47:18 2020


======================================================================
Compiling:  Cineo_6Channel_Driver.v
Program  :   vpp
Options  :    -yv2 -q10 Cineo_6Channel_Driver.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun May 03 10:47:18 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Cineo_6Channel_Driver.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Cineo_6Channel_Driver.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jimvr\Desktop\Cineo_6Channel_Driver\Cineo_6Channel_Driver\Cineo_6Channel_Driver.cydsn\Cineo_6Channel_Driver.cyprj -dcpsoc3 -verilog Cineo_6Channel_Driver.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun May 03 10:47:19 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jimvr\Desktop\Cineo_6Channel_Driver\Cineo_6Channel_Driver\Cineo_6Channel_Driver.cydsn\codegentemp\Cineo_6Channel_Driver.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\jimvr\Desktop\Cineo_6Channel_Driver\Cineo_6Channel_Driver\Cineo_6Channel_Driver.cydsn\codegentemp\Cineo_6Channel_Driver.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Cineo_6Channel_Driver.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jimvr\Desktop\Cineo_6Channel_Driver\Cineo_6Channel_Driver\Cineo_6Channel_Driver.cydsn\Cineo_6Channel_Driver.cyprj -dcpsoc3 -verilog Cineo_6Channel_Driver.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun May 03 10:47:20 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jimvr\Desktop\Cineo_6Channel_Driver\Cineo_6Channel_Driver\Cineo_6Channel_Driver.cydsn\codegentemp\Cineo_6Channel_Driver.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\jimvr\Desktop\Cineo_6Channel_Driver\Cineo_6Channel_Driver\Cineo_6Channel_Driver.cydsn\codegentemp\Cineo_6Channel_Driver.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_BOTHDIM5:PWMUDB:km_run\
	\PWM_BOTHDIM5:PWMUDB:ctrl_cmpmode2_2\
	\PWM_BOTHDIM5:PWMUDB:ctrl_cmpmode2_1\
	\PWM_BOTHDIM5:PWMUDB:ctrl_cmpmode2_0\
	\PWM_BOTHDIM5:PWMUDB:ctrl_cmpmode1_2\
	\PWM_BOTHDIM5:PWMUDB:ctrl_cmpmode1_1\
	\PWM_BOTHDIM5:PWMUDB:ctrl_cmpmode1_0\
	\PWM_BOTHDIM5:PWMUDB:capt_rising\
	\PWM_BOTHDIM5:PWMUDB:capt_falling\
	\PWM_BOTHDIM5:PWMUDB:trig_rise\
	\PWM_BOTHDIM5:PWMUDB:trig_fall\
	\PWM_BOTHDIM5:PWMUDB:sc_kill\
	\PWM_BOTHDIM5:PWMUDB:min_kill\
	\PWM_BOTHDIM5:PWMUDB:km_tc\
	\PWM_BOTHDIM5:PWMUDB:db_tc\
	\PWM_BOTHDIM5:PWMUDB:dith_sel\
	\PWM_BOTHDIM5:Net_101\
	\PWM_BOTHDIM5:Net_96\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_31\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_30\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_29\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_28\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_27\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_26\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_25\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_24\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_23\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_22\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_21\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_20\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_19\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_18\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_17\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_16\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_15\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_14\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_13\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_12\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_11\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_10\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_9\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_8\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_7\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_6\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_5\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_4\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_3\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_2\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_1\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:b_0\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_9675
	Net_9669
	Net_9668
	\PWM_BOTHDIM5:Net_113\
	\PWM_BOTHDIM5:Net_107\
	\PWM_BOTHDIM5:Net_114\
	\PWM_BOTHDIM6:PWMUDB:km_run\
	\PWM_BOTHDIM6:PWMUDB:ctrl_cmpmode2_2\
	\PWM_BOTHDIM6:PWMUDB:ctrl_cmpmode2_1\
	\PWM_BOTHDIM6:PWMUDB:ctrl_cmpmode2_0\
	\PWM_BOTHDIM6:PWMUDB:ctrl_cmpmode1_2\
	\PWM_BOTHDIM6:PWMUDB:ctrl_cmpmode1_1\
	\PWM_BOTHDIM6:PWMUDB:ctrl_cmpmode1_0\
	\PWM_BOTHDIM6:PWMUDB:capt_rising\
	\PWM_BOTHDIM6:PWMUDB:capt_falling\
	\PWM_BOTHDIM6:PWMUDB:trig_rise\
	\PWM_BOTHDIM6:PWMUDB:trig_fall\
	\PWM_BOTHDIM6:PWMUDB:sc_kill\
	\PWM_BOTHDIM6:PWMUDB:min_kill\
	\PWM_BOTHDIM6:PWMUDB:km_tc\
	\PWM_BOTHDIM6:PWMUDB:db_tc\
	\PWM_BOTHDIM6:PWMUDB:dith_sel\
	\PWM_BOTHDIM6:Net_101\
	\PWM_BOTHDIM6:Net_96\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_31\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_30\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_29\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_28\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_27\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_26\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_25\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_24\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_23\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_22\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_21\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_20\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_19\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_18\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_17\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_16\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_15\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_14\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_13\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_12\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_11\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_10\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_9\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_8\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_7\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_6\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_5\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_4\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_3\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_2\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_1\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:b_0\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_9229
	Net_9223
	Net_9222
	\PWM_BOTHDIM6:Net_113\
	\PWM_BOTHDIM6:Net_107\
	\PWM_BOTHDIM6:Net_114\
	\USBFS:dma_complete_0\
	\USBFS:Net_1922\
	\USBFS:dma_complete_1\
	\USBFS:Net_1921\
	\USBFS:dma_complete_2\
	\USBFS:Net_1920\
	\USBFS:dma_complete_3\
	\USBFS:Net_1919\
	\USBFS:dma_complete_4\
	\USBFS:Net_1918\
	\USBFS:dma_complete_5\
	\USBFS:Net_1917\
	\USBFS:dma_complete_6\
	\USBFS:Net_1916\
	\USBFS:dma_complete_7\
	\USBFS:Net_1915\
	Net_9776
	Net_9777
	Net_9778
	Net_9779
	Net_9780
	Net_9781
	\DMX_UART:BUART:reset_sr\
	Net_9770
	\DMX_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\DMX_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_9766
	\DMX_UART:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\DMX_UART:BUART:sRX:MODULE_7:g1:a0:xeq\
	\DMX_UART:BUART:sRX:MODULE_7:g1:a0:xlt\
	\DMX_UART:BUART:sRX:MODULE_7:g1:a0:xlte\
	\DMX_UART:BUART:sRX:MODULE_7:g1:a0:xgt\
	\DMX_UART:BUART:sRX:MODULE_7:g1:a0:xgte\
	\DMX_UART:BUART:sRX:MODULE_7:lt\
	\DMX_UART:BUART:sRX:MODULE_7:eq\
	\DMX_UART:BUART:sRX:MODULE_7:gt\
	\DMX_UART:BUART:sRX:MODULE_7:gte\
	\DMX_UART:BUART:sRX:MODULE_7:lte\
	\PWM_DDIM_2:PWMUDB:km_run\
	\PWM_DDIM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_DDIM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_DDIM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_DDIM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_DDIM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_DDIM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_DDIM_2:PWMUDB:capt_rising\
	\PWM_DDIM_2:PWMUDB:capt_falling\
	\PWM_DDIM_2:PWMUDB:trig_rise\
	\PWM_DDIM_2:PWMUDB:trig_fall\
	\PWM_DDIM_2:PWMUDB:sc_kill\
	\PWM_DDIM_2:PWMUDB:min_kill\
	\PWM_DDIM_2:PWMUDB:km_tc\
	\PWM_DDIM_2:PWMUDB:db_tc\
	\PWM_DDIM_2:PWMUDB:dith_sel\
	\PWM_DDIM_2:Net_101\
	\PWM_DDIM_2:Net_96\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_31\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_30\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_29\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_28\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_27\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_26\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_25\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_24\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_23\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_22\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_21\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_20\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_19\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_18\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_17\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_16\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_15\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_14\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_13\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_12\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_11\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_10\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_9\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_8\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_7\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_6\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_5\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_4\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_3\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_2\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_1\
	\PWM_DDIM_2:PWMUDB:MODULE_8:b_0\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_9686
	Net_9680
	\PWM_DDIM_2:Net_113\
	\PWM_DDIM_2:Net_107\
	\PWM_DDIM_2:Net_114\
	\PWM_ADIM_2:PWMUDB:km_run\
	\PWM_ADIM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_ADIM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_ADIM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_ADIM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_ADIM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_ADIM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_ADIM_2:PWMUDB:capt_rising\
	\PWM_ADIM_2:PWMUDB:capt_falling\
	\PWM_ADIM_2:PWMUDB:trig_rise\
	\PWM_ADIM_2:PWMUDB:trig_fall\
	\PWM_ADIM_2:PWMUDB:sc_kill\
	\PWM_ADIM_2:PWMUDB:min_kill\
	\PWM_ADIM_2:PWMUDB:km_tc\
	\PWM_ADIM_2:PWMUDB:db_tc\
	\PWM_ADIM_2:PWMUDB:dith_sel\
	\PWM_ADIM_2:Net_101\
	\PWM_ADIM_2:Net_96\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_31\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_30\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_29\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_28\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_27\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_26\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_25\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_24\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_23\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_22\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_21\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_20\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_19\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_18\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_17\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_16\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_15\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_14\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_13\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_12\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_11\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_10\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_9\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_8\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_7\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_6\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_5\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_4\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_3\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_2\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_1\
	\PWM_ADIM_2:PWMUDB:MODULE_9:b_0\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_9695
	Net_9689
	\PWM_ADIM_2:Net_113\
	\PWM_ADIM_2:Net_107\
	\PWM_ADIM_2:Net_114\
	\PWM_DDIM_1:PWMUDB:km_run\
	\PWM_DDIM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_DDIM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_DDIM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_DDIM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_DDIM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_DDIM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_DDIM_1:PWMUDB:capt_rising\
	\PWM_DDIM_1:PWMUDB:capt_falling\
	\PWM_DDIM_1:PWMUDB:trig_rise\
	\PWM_DDIM_1:PWMUDB:trig_fall\
	\PWM_DDIM_1:PWMUDB:sc_kill\
	\PWM_DDIM_1:PWMUDB:min_kill\
	\PWM_DDIM_1:PWMUDB:km_tc\
	\PWM_DDIM_1:PWMUDB:db_tc\
	\PWM_DDIM_1:PWMUDB:dith_sel\
	\PWM_DDIM_1:Net_101\
	\PWM_DDIM_1:Net_96\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_31\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_30\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_29\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_28\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_27\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_26\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_25\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_24\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_23\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_22\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_21\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_20\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_19\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_18\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_17\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_16\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_15\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_14\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_13\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_12\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_11\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_10\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_9\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_8\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_7\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_6\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_5\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_4\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_3\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_2\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_1\
	\PWM_DDIM_1:PWMUDB:MODULE_10:b_0\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_31\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_30\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_29\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_28\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_27\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_26\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_25\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_24\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_31\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_30\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_29\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_28\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_27\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_26\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_25\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_24\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_23\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_22\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_21\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_20\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_19\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_18\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_17\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_16\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_15\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_14\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_13\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_12\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_11\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_10\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_9\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_8\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_7\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_6\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_5\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_4\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_3\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_2\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_1\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:b_0\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_31\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_30\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_29\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_28\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_27\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_26\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_25\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_24\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_23\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_22\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_21\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_20\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_19\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_18\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_17\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_16\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_15\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_14\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_13\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_12\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_11\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_10\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_9\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_8\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_7\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_6\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_5\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_4\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_3\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_2\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_9704
	Net_9698
	\PWM_DDIM_1:Net_113\
	\PWM_DDIM_1:Net_107\
	\PWM_DDIM_1:Net_114\
	\PWM_ADIM_1:PWMUDB:km_run\
	\PWM_ADIM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_ADIM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_ADIM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_ADIM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_ADIM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_ADIM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_ADIM_1:PWMUDB:capt_rising\
	\PWM_ADIM_1:PWMUDB:capt_falling\
	\PWM_ADIM_1:PWMUDB:trig_rise\
	\PWM_ADIM_1:PWMUDB:trig_fall\
	\PWM_ADIM_1:PWMUDB:sc_kill\
	\PWM_ADIM_1:PWMUDB:min_kill\
	\PWM_ADIM_1:PWMUDB:km_tc\
	\PWM_ADIM_1:PWMUDB:db_tc\
	\PWM_ADIM_1:PWMUDB:dith_sel\
	\PWM_ADIM_1:Net_101\
	\PWM_ADIM_1:Net_96\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_31\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_30\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_29\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_28\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_27\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_26\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_25\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_24\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_23\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_22\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_21\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_20\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_19\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_18\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_17\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_16\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_15\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_14\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_13\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_12\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_11\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_10\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_9\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_8\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_7\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_6\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_5\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_4\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_3\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_2\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_1\
	\PWM_ADIM_1:PWMUDB:MODULE_11:b_0\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_31\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_30\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_29\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_28\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_27\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_26\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_25\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_24\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_31\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_30\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_29\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_28\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_27\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_26\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_25\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_24\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_23\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_22\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_21\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_20\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_19\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_18\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_17\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_16\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_15\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_14\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_13\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_12\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_11\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_10\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_9\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_8\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_7\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_6\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_5\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_4\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_3\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_2\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_1\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:b_0\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_31\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_30\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_29\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_28\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_27\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_26\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_25\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_24\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_23\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_22\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_21\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_20\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_19\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_18\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_17\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_16\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_15\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_14\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_13\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_12\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_11\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_10\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_9\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_8\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_7\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_6\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_5\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_4\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_3\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_2\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_9713
	Net_9707
	\PWM_ADIM_1:Net_113\
	\PWM_ADIM_1:Net_107\
	\PWM_ADIM_1:Net_114\

    Synthesized names
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_2\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_31\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_30\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_29\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_28\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_27\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_26\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_25\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_24\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_23\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_22\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_21\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_20\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_19\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_18\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_17\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_16\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_15\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_14\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_13\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_12\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_11\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_10\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_9\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_8\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_7\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_6\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_5\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_4\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_3\
	\PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_2\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_31\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_30\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_29\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_28\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_27\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_26\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_25\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_24\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_23\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_22\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_21\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_20\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_19\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_18\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_17\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_16\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_15\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_14\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_13\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_12\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_11\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_10\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_9\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_8\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_7\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_6\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_5\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_4\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_3\
	\PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_2\

Deleted 842 User equations/components.
Deleted 180 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__PINCHFET2_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__EXT_TEMP_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__OFF2_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__OFF1_net_0 to tmpOE__PINCHFET1_net_0
Aliasing \PWM_BOTHDIM5:PWMUDB:hwCapture\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:trig_out\ to tmpOE__PINCHFET1_net_0
Aliasing Net_8728 to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:ltch_kill_reg\\R\ to \PWM_BOTHDIM5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BOTHDIM5:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:min_kill_reg\\R\ to \PWM_BOTHDIM5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BOTHDIM5:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:final_kill\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_BOTHDIM5:PWMUDB:dith_count_1\\R\ to \PWM_BOTHDIM5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BOTHDIM5:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:dith_count_0\\R\ to \PWM_BOTHDIM5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BOTHDIM5:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:status_6\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:status_4\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:cmp1_status_reg\\R\ to \PWM_BOTHDIM5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BOTHDIM5:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:cmp2_status_reg\\R\ to \PWM_BOTHDIM5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BOTHDIM5:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:final_kill_reg\\R\ to \PWM_BOTHDIM5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BOTHDIM5:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:cs_addr_0\ to \PWM_BOTHDIM5:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BOTHDIM5:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__ADIM_5_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__OFF5_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__PINCHFET6_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__LEDSENSE1_net_0 to tmpOE__PINCHFET1_net_0
Aliasing \PWM_BOTHDIM6:PWMUDB:hwCapture\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:trig_out\ to tmpOE__PINCHFET1_net_0
Aliasing Net_8759 to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:ltch_kill_reg\\R\ to \PWM_BOTHDIM6:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BOTHDIM6:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:min_kill_reg\\R\ to \PWM_BOTHDIM6:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BOTHDIM6:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:final_kill\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_BOTHDIM6:PWMUDB:dith_count_1\\R\ to \PWM_BOTHDIM6:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BOTHDIM6:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:dith_count_0\\R\ to \PWM_BOTHDIM6:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BOTHDIM6:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:status_6\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:status_4\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:cmp1_status_reg\\R\ to \PWM_BOTHDIM6:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BOTHDIM6:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:cmp2_status_reg\\R\ to \PWM_BOTHDIM6:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BOTHDIM6:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:final_kill_reg\\R\ to \PWM_BOTHDIM6:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BOTHDIM6:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:cs_addr_0\ to \PWM_BOTHDIM6:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BOTHDIM6:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__ADIM_6_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__OFF6_net_0 to tmpOE__PINCHFET1_net_0
Aliasing \USBFS:tmpOE__Dm_net_0\ to tmpOE__PINCHFET1_net_0
Aliasing \USBFS:tmpOE__Dp_net_0\ to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__LED_BLUE_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__VSENSE_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__TEMP_net_0 to tmpOE__PINCHFET1_net_0
Aliasing \ADC:vp_ctl_0\ to zero
Aliasing \ADC:vp_ctl_2\ to zero
Aliasing \ADC:vn_ctl_1\ to zero
Aliasing \ADC:vn_ctl_3\ to zero
Aliasing \ADC:vp_ctl_1\ to zero
Aliasing \ADC:vp_ctl_3\ to zero
Aliasing \ADC:vn_ctl_0\ to zero
Aliasing \ADC:vn_ctl_2\ to zero
Aliasing \ADC:soc\ to zero
Aliasing \ADC:tmpOE__Bypass_net_0\ to tmpOE__PINCHFET1_net_0
Aliasing \ADC:Net_383\ to zero
Aliasing Net_7381 to zero
Aliasing Net_9768 to zero
Aliasing tmpOE__DMXDIR_net_0 to tmpOE__PINCHFET1_net_0
Aliasing \DMX_Control_Reg:clk\ to zero
Aliasing \DMX_Control_Reg:rst\ to zero
Aliasing tmpOE__DMXTX_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__DMXRX_net_0 to tmpOE__PINCHFET1_net_0
Aliasing \DMX_UART:BUART:tx_hd_send_break\ to zero
Aliasing \DMX_UART:BUART:HalfDuplexSend\ to zero
Aliasing \DMX_UART:BUART:FinalParityType_1\ to zero
Aliasing \DMX_UART:BUART:FinalParityType_0\ to zero
Aliasing \DMX_UART:BUART:FinalAddrMode_2\ to zero
Aliasing \DMX_UART:BUART:FinalAddrMode_1\ to zero
Aliasing \DMX_UART:BUART:FinalAddrMode_0\ to zero
Aliasing \DMX_UART:BUART:tx_ctrl_mark\ to zero
Aliasing \DMX_UART:BUART:tx_status_6\ to zero
Aliasing \DMX_UART:BUART:tx_status_5\ to zero
Aliasing \DMX_UART:BUART:tx_status_4\ to zero
Aliasing \DMX_UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \DMX_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PINCHFET1_net_0
Aliasing \DMX_UART:BUART:sRX:s23Poll:MODIN4_1\ to \DMX_UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \DMX_UART:BUART:sRX:s23Poll:MODIN4_0\ to \DMX_UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to tmpOE__PINCHFET1_net_0
Aliasing \DMX_UART:BUART:sRX:s23Poll:MODIN5_1\ to \DMX_UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \DMX_UART:BUART:sRX:s23Poll:MODIN5_0\ to \DMX_UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to tmpOE__PINCHFET1_net_0
Aliasing \DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \DMX_UART:BUART:rx_status_1\ to zero
Aliasing \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__PINCHFET1_net_0
Aliasing \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__PINCHFET1_net_0
Aliasing \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__LEDSENSE2_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__PINCHFET5_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__PINCHFET4_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__PINCHFET3_net_0 to tmpOE__PINCHFET1_net_0
Aliasing \EZI2C:Net_128\ to zero
Aliasing \EZI2C:Net_190\ to tmpOE__PINCHFET1_net_0
Aliasing \EZI2C:Net_145\ to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__LED_GREEN_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__LED_RED_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__I2C_net_1 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__I2C_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__ADIM_1_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__ADIM_2_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__OFF4_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__OFF3_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__ADIM_4_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__ADIM_3_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__DIPSW1_net_0 to tmpOE__PINCHFET1_net_0
Aliasing Net_195 to zero
Aliasing \PWM_DDIM_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:trig_out\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_DDIM_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:ltch_kill_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:min_kill_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:final_kill\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_DDIM_2:PWMUDB:dith_count_1\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:dith_count_0\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:status_6\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:status_4\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:cmp1_status_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:cmp2_status_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:final_kill_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:cs_addr_0\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_2:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_ADIM_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:trig_out\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_ADIM_2:PWMUDB:runmode_enable\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:ltch_kill_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:min_kill_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:final_kill\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_ADIM_2:PWMUDB:dith_count_1\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:dith_count_0\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:status_6\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:status_4\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:cmp1_status_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:cmp2_status_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:final_kill_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:cs_addr_0\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_2:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_DDIM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:trig_out\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_DDIM_1:PWMUDB:runmode_enable\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:min_kill_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:final_kill\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_DDIM_1:PWMUDB:dith_count_1\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:dith_count_0\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:cmp1_status_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:cmp2_status_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:final_kill_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:cs_addr_0\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DDIM_1:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_23\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_22\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_21\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_20\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_19\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_18\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_17\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_16\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_15\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_14\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_13\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_12\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_11\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_10\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_9\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_8\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_7\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_6\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_5\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_4\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_3\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_2\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_ADIM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:trig_out\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_ADIM_1:PWMUDB:runmode_enable\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:min_kill_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:final_kill\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_ADIM_1:PWMUDB:dith_count_1\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:dith_count_0\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:cmp1_status_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:cmp2_status_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:final_kill_reg\\R\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:cs_addr_0\ to \PWM_DDIM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ADIM_1:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_23\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_22\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_21\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_20\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_19\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_18\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_17\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_16\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_15\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_14\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_13\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_12\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_11\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_10\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_9\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_8\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_7\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_6\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_5\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_4\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_3\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_2\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__DIPSW0_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__DIPSW2_net_0 to tmpOE__PINCHFET1_net_0
Aliasing tmpOE__DIPSW3_net_0 to tmpOE__PINCHFET1_net_0
Aliasing \PWM_BOTHDIM5:PWMUDB:min_kill_reg\\D\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_BOTHDIM5:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_BOTHDIM5:PWMUDB:tc_i_reg\\D\ to \PWM_BOTHDIM5:PWMUDB:status_2\
Aliasing \PWM_BOTHDIM6:PWMUDB:min_kill_reg\\D\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_BOTHDIM6:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_BOTHDIM6:PWMUDB:tc_i_reg\\D\ to \PWM_BOTHDIM6:PWMUDB:status_2\
Aliasing Net_9767D to zero
Aliasing \DMX_UART:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:min_kill_reg\\D\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_DDIM_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_DDIM_2:PWMUDB:tc_i_reg\\D\ to \PWM_DDIM_2:PWMUDB:status_2\
Aliasing \PWM_ADIM_2:PWMUDB:min_kill_reg\\D\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_ADIM_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_ADIM_2:PWMUDB:tc_i_reg\\D\ to \PWM_ADIM_2:PWMUDB:status_2\
Aliasing \PWM_DDIM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_DDIM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_DDIM_1:PWMUDB:tc_i_reg\\D\ to \PWM_DDIM_1:PWMUDB:status_2\
Aliasing \PWM_ADIM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_ADIM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PINCHFET1_net_0
Aliasing \PWM_ADIM_1:PWMUDB:tc_i_reg\\D\ to \PWM_ADIM_1:PWMUDB:status_2\
Removing Lhs of wire one[11] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__PINCHFET2_net_0[14] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__EXT_TEMP_net_0[20] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__OFF2_net_0[26] = tmpOE__PINCHFET1_net_0[7]
Removing Rhs of wire Net_8772[27] = \PWM_DDIM_1:PWMUDB:pwm2_i_reg\[2355]
Removing Lhs of wire tmpOE__OFF1_net_0[33] = tmpOE__PINCHFET1_net_0[7]
Removing Rhs of wire Net_8773[34] = \PWM_DDIM_1:PWMUDB:pwm1_i_reg\[2353]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:ctrl_enable\[53] = \PWM_BOTHDIM5:PWMUDB:control_7\[45]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:hwCapture\[63] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:hwEnable\[64] = \PWM_BOTHDIM5:PWMUDB:control_7\[45]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:trig_out\[68] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:runmode_enable\\R\[70] = zero[4]
Removing Lhs of wire Net_8728[71] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:runmode_enable\\S\[72] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:final_enable\[73] = \PWM_BOTHDIM5:PWMUDB:runmode_enable\[69]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:ltch_kill_reg\\R\[77] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:ltch_kill_reg\\S\[78] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:min_kill_reg\\R\[79] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:min_kill_reg\\S\[80] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:final_kill\[83] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_1\[87] = \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_1\[375]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:add_vi_vv_MODGEN_1_0\[89] = \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_0\[376]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:dith_count_1\\R\[90] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:dith_count_1\\S\[91] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:dith_count_0\\R\[92] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:dith_count_0\\S\[93] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:status_6\[96] = zero[4]
Removing Rhs of wire \PWM_BOTHDIM5:PWMUDB:status_5\[97] = \PWM_BOTHDIM5:PWMUDB:final_kill_reg\[112]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:status_4\[98] = zero[4]
Removing Rhs of wire \PWM_BOTHDIM5:PWMUDB:status_3\[99] = \PWM_BOTHDIM5:PWMUDB:fifo_full\[119]
Removing Rhs of wire \PWM_BOTHDIM5:PWMUDB:status_1\[101] = \PWM_BOTHDIM5:PWMUDB:cmp2_status_reg\[111]
Removing Rhs of wire \PWM_BOTHDIM5:PWMUDB:status_0\[102] = \PWM_BOTHDIM5:PWMUDB:cmp1_status_reg\[110]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:cmp1_status_reg\\R\[113] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:cmp1_status_reg\\S\[114] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:cmp2_status_reg\\R\[115] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:cmp2_status_reg\\S\[116] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:final_kill_reg\\R\[117] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:final_kill_reg\\S\[118] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:cs_addr_2\[120] = \PWM_BOTHDIM5:PWMUDB:tc_i\[75]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:cs_addr_1\[121] = \PWM_BOTHDIM5:PWMUDB:runmode_enable\[69]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:cs_addr_0\[122] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:compare1\[203] = \PWM_BOTHDIM5:PWMUDB:cmp1_less\[174]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:compare2\[204] = \PWM_BOTHDIM5:PWMUDB:cmp2_less\[177]
Removing Rhs of wire Net_8775[214] = \PWM_BOTHDIM5:PWMUDB:pwm1_i_reg\[207]
Removing Rhs of wire Net_8776[215] = \PWM_BOTHDIM5:PWMUDB:pwm2_i_reg\[209]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:pwm_temp\[216] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_23\[257] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_22\[258] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_21\[259] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_20\[260] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_19\[261] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_18\[262] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_17\[263] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_16\[264] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_15\[265] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_14\[266] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_13\[267] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_12\[268] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_11\[269] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_10\[270] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_9\[271] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_8\[272] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_7\[273] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_6\[274] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_5\[275] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_4\[276] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_3\[277] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_2\[278] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_1\[279] = \PWM_BOTHDIM5:PWMUDB:MODIN1_1\[280]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODIN1_1\[280] = \PWM_BOTHDIM5:PWMUDB:dith_count_1\[86]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:a_0\[281] = \PWM_BOTHDIM5:PWMUDB:MODIN1_0\[282]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODIN1_0\[282] = \PWM_BOTHDIM5:PWMUDB:dith_count_0\[88]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[414] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[415] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__ADIM_5_net_0[423] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__OFF5_net_0[429] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__PINCHFET6_net_0[435] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__LEDSENSE1_net_0[441] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:ctrl_enable\[459] = \PWM_BOTHDIM6:PWMUDB:control_7\[451]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:hwCapture\[469] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:hwEnable\[470] = \PWM_BOTHDIM6:PWMUDB:control_7\[451]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:trig_out\[474] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:runmode_enable\\R\[476] = zero[4]
Removing Lhs of wire Net_8759[477] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:runmode_enable\\S\[478] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:final_enable\[479] = \PWM_BOTHDIM6:PWMUDB:runmode_enable\[475]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:ltch_kill_reg\\R\[483] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:ltch_kill_reg\\S\[484] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:min_kill_reg\\R\[485] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:min_kill_reg\\S\[486] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:final_kill\[489] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_1\[493] = \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_1\[781]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:add_vi_vv_MODGEN_2_0\[495] = \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_0\[782]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:dith_count_1\\R\[496] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:dith_count_1\\S\[497] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:dith_count_0\\R\[498] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:dith_count_0\\S\[499] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:status_6\[502] = zero[4]
Removing Rhs of wire \PWM_BOTHDIM6:PWMUDB:status_5\[503] = \PWM_BOTHDIM6:PWMUDB:final_kill_reg\[518]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:status_4\[504] = zero[4]
Removing Rhs of wire \PWM_BOTHDIM6:PWMUDB:status_3\[505] = \PWM_BOTHDIM6:PWMUDB:fifo_full\[525]
Removing Rhs of wire \PWM_BOTHDIM6:PWMUDB:status_1\[507] = \PWM_BOTHDIM6:PWMUDB:cmp2_status_reg\[517]
Removing Rhs of wire \PWM_BOTHDIM6:PWMUDB:status_0\[508] = \PWM_BOTHDIM6:PWMUDB:cmp1_status_reg\[516]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:cmp1_status_reg\\R\[519] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:cmp1_status_reg\\S\[520] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:cmp2_status_reg\\R\[521] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:cmp2_status_reg\\S\[522] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:final_kill_reg\\R\[523] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:final_kill_reg\\S\[524] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:cs_addr_2\[526] = \PWM_BOTHDIM6:PWMUDB:tc_i\[481]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:cs_addr_1\[527] = \PWM_BOTHDIM6:PWMUDB:runmode_enable\[475]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:cs_addr_0\[528] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:compare1\[609] = \PWM_BOTHDIM6:PWMUDB:cmp1_less\[580]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:compare2\[610] = \PWM_BOTHDIM6:PWMUDB:cmp2_less\[583]
Removing Rhs of wire Net_8761[620] = \PWM_BOTHDIM6:PWMUDB:pwm1_i_reg\[613]
Removing Rhs of wire Net_8762[621] = \PWM_BOTHDIM6:PWMUDB:pwm2_i_reg\[615]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:pwm_temp\[622] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_23\[663] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_22\[664] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_21\[665] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_20\[666] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_19\[667] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_18\[668] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_17\[669] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_16\[670] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_15\[671] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_14\[672] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_13\[673] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_12\[674] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_11\[675] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_10\[676] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_9\[677] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_8\[678] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_7\[679] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_6\[680] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_5\[681] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_4\[682] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_3\[683] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_2\[684] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_1\[685] = \PWM_BOTHDIM6:PWMUDB:MODIN2_1\[686]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODIN2_1\[686] = \PWM_BOTHDIM6:PWMUDB:dith_count_1\[492]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:a_0\[687] = \PWM_BOTHDIM6:PWMUDB:MODIN2_0\[688]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODIN2_0\[688] = \PWM_BOTHDIM6:PWMUDB:dith_count_0\[494]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[820] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[821] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__ADIM_6_net_0[829] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__OFF6_net_0[835] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[843] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[850] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__LED_BLUE_net_0[900] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__VSENSE_net_0[906] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__TEMP_net_0[912] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \ADC:vp_ctl_0\[922] = zero[4]
Removing Lhs of wire \ADC:vp_ctl_2\[923] = zero[4]
Removing Lhs of wire \ADC:vn_ctl_1\[924] = zero[4]
Removing Lhs of wire \ADC:vn_ctl_3\[925] = zero[4]
Removing Lhs of wire \ADC:vp_ctl_1\[926] = zero[4]
Removing Lhs of wire \ADC:vp_ctl_3\[927] = zero[4]
Removing Lhs of wire \ADC:vn_ctl_0\[928] = zero[4]
Removing Lhs of wire \ADC:vn_ctl_2\[929] = zero[4]
Removing Rhs of wire \ADC:Net_188\[933] = \ADC:Net_221\[934]
Removing Lhs of wire \ADC:soc\[939] = zero[4]
Removing Lhs of wire \ADC:tmpOE__Bypass_net_0\[957] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \ADC:Net_383\[972] = zero[4]
Removing Lhs of wire Net_7381[975] = zero[4]
Removing Lhs of wire Net_9768[976] = zero[4]
Removing Lhs of wire tmpOE__DMXDIR_net_0[978] = tmpOE__PINCHFET1_net_0[7]
Removing Rhs of wire Net_8536[979] = \DMX_Control_Reg:control_out_1\[995]
Removing Rhs of wire Net_8536[979] = \DMX_Control_Reg:control_1\[1015]
Removing Rhs of wire Net_6595[985] = \DMX_UART:BUART:rx_interrupt_out\[1046]
Removing Rhs of wire Net_87[989] = \DMX_Control_Reg:control_out_0\[994]
Removing Rhs of wire Net_87[989] = \DMX_Control_Reg:control_0\[1016]
Removing Rhs of wire Net_9775[991] = \mux_2:tmp__mux_2_reg\[988]
Removing Lhs of wire \DMX_Control_Reg:clk\[992] = zero[4]
Removing Lhs of wire \DMX_Control_Reg:rst\[993] = zero[4]
Removing Lhs of wire tmpOE__DMXTX_net_0[1018] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__DMXRX_net_0[1024] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \DMX_UART:Net_61\[1029] = Net_8480[987]
Removing Lhs of wire \DMX_UART:BUART:tx_hd_send_break\[1033] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:HalfDuplexSend\[1034] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:FinalParityType_1\[1035] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:FinalParityType_0\[1036] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:FinalAddrMode_2\[1037] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:FinalAddrMode_1\[1038] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:FinalAddrMode_0\[1039] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:tx_ctrl_mark\[1040] = zero[4]
Removing Rhs of wire \DMX_UART:BUART:tx_bitclk_enable_pre\[1050] = \DMX_UART:BUART:tx_bitclk_dp\[1086]
Removing Lhs of wire \DMX_UART:BUART:tx_counter_tc\[1096] = \DMX_UART:BUART:tx_counter_dp\[1087]
Removing Lhs of wire \DMX_UART:BUART:tx_status_6\[1097] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:tx_status_5\[1098] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:tx_status_4\[1099] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:tx_status_1\[1101] = \DMX_UART:BUART:tx_fifo_empty\[1064]
Removing Lhs of wire \DMX_UART:BUART:tx_status_3\[1103] = \DMX_UART:BUART:tx_fifo_notfull\[1063]
Removing Lhs of wire \DMX_UART:BUART:rx_count7_bit8_wire\[1163] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[1170] = \DMX_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[1181]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[1172] = \DMX_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[1182]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[1173] = \DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1198]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[1174] = \DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[1212]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[1175] = \DMX_UART:BUART:sRX:s23Poll:MODIN3_1\[1176]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODIN3_1\[1176] = \DMX_UART:BUART:pollcount_1\[1169]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[1177] = \DMX_UART:BUART:sRX:s23Poll:MODIN3_0\[1178]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODIN3_0\[1178] = \DMX_UART:BUART:pollcount_0\[1171]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1184] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1185] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1186] = \DMX_UART:BUART:pollcount_1\[1169]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODIN4_1\[1187] = \DMX_UART:BUART:pollcount_1\[1169]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1188] = \DMX_UART:BUART:pollcount_0\[1171]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODIN4_0\[1189] = \DMX_UART:BUART:pollcount_0\[1171]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1190] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1191] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1192] = \DMX_UART:BUART:pollcount_1\[1169]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1193] = \DMX_UART:BUART:pollcount_0\[1171]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1194] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1195] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[1200] = \DMX_UART:BUART:pollcount_1\[1169]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODIN5_1\[1201] = \DMX_UART:BUART:pollcount_1\[1169]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[1202] = \DMX_UART:BUART:pollcount_0\[1171]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODIN5_0\[1203] = \DMX_UART:BUART:pollcount_0\[1171]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[1204] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[1205] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[1206] = \DMX_UART:BUART:pollcount_1\[1169]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[1207] = \DMX_UART:BUART:pollcount_0\[1171]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[1208] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[1209] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:rx_status_1\[1216] = zero[4]
Removing Rhs of wire \DMX_UART:BUART:rx_status_2\[1217] = \DMX_UART:BUART:rx_parity_error_status\[1218]
Removing Rhs of wire \DMX_UART:BUART:rx_status_3\[1219] = \DMX_UART:BUART:rx_stop_bit_error\[1220]
Removing Lhs of wire \DMX_UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[1230] = \DMX_UART:BUART:sRX:MODULE_6:g2:a0:lta_0\[1279]
Removing Lhs of wire \DMX_UART:BUART:sRX:cmp_vv_vv_MODGEN_7\[1234] = \DMX_UART:BUART:sRX:MODULE_7:g1:a0:xneq\[1301]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newa_6\[1235] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newa_5\[1236] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newa_4\[1237] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newa_3\[1238] = \DMX_UART:BUART:sRX:MODIN6_6\[1239]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODIN6_6\[1239] = \DMX_UART:BUART:rx_count_6\[1158]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newa_2\[1240] = \DMX_UART:BUART:sRX:MODIN6_5\[1241]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODIN6_5\[1241] = \DMX_UART:BUART:rx_count_5\[1159]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newa_1\[1242] = \DMX_UART:BUART:sRX:MODIN6_4\[1243]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODIN6_4\[1243] = \DMX_UART:BUART:rx_count_4\[1160]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newa_0\[1244] = \DMX_UART:BUART:sRX:MODIN6_3\[1245]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODIN6_3\[1245] = \DMX_UART:BUART:rx_count_3\[1161]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newb_6\[1246] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newb_5\[1247] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newb_4\[1248] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newb_3\[1249] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newb_2\[1250] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newb_1\[1251] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:newb_0\[1252] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1253] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1254] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1255] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1256] = \DMX_UART:BUART:rx_count_6\[1158]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1257] = \DMX_UART:BUART:rx_count_5\[1159]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1258] = \DMX_UART:BUART:rx_count_4\[1160]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1259] = \DMX_UART:BUART:rx_count_3\[1161]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:datab_6\[1260] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:datab_5\[1261] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:datab_4\[1262] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:datab_3\[1263] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:datab_2\[1264] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:datab_1\[1265] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_6:g2:a0:datab_0\[1266] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_7:g1:a0:newa_0\[1281] = \DMX_UART:BUART:rx_postpoll\[1117]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_7:g1:a0:newb_0\[1282] = \DMX_UART:BUART:rx_parity_bit\[1233]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1283] = \DMX_UART:BUART:rx_postpoll\[1117]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_7:g1:a0:datab_0\[1284] = \DMX_UART:BUART:rx_parity_bit\[1233]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1285] = \DMX_UART:BUART:rx_postpoll\[1117]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1286] = \DMX_UART:BUART:rx_parity_bit\[1233]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1288] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1289] = \DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1287]
Removing Lhs of wire \DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1290] = \DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1287]
Removing Lhs of wire tmpOE__LEDSENSE2_net_0[1312] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__PINCHFET5_net_0[1318] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__PINCHFET4_net_0[1324] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__PINCHFET3_net_0[1330] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \EZI2C:Net_128\[1336] = zero[4]
Removing Lhs of wire \EZI2C:tmpOE__cy_bufoe_1_net_0\[1343] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \EZI2C:Net_190\[1345] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \EZI2C:tmpOE__cy_bufoe_2_net_0\[1347] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \EZI2C:Net_145\[1349] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__LED_GREEN_net_0[1352] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__LED_RED_net_0[1358] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__I2C_net_1[1364] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__I2C_net_0[1365] = tmpOE__PINCHFET1_net_0[7]
Removing Rhs of wire Net_172[1371] = \PWM_ADIM_1:Net_55\[2627]
Removing Rhs of wire Net_186[1372] = \PWM_ADIM_2:Net_55\[1871]
Removing Lhs of wire tmpOE__ADIM_1_net_0[1377] = tmpOE__PINCHFET1_net_0[7]
Removing Rhs of wire Net_170[1378] = \PWM_ADIM_1:PWMUDB:pwm1_i_reg\[2731]
Removing Lhs of wire tmpOE__ADIM_2_net_0[1384] = tmpOE__PINCHFET1_net_0[7]
Removing Rhs of wire Net_171[1385] = \PWM_ADIM_1:PWMUDB:pwm2_i_reg\[2733]
Removing Lhs of wire tmpOE__OFF4_net_0[1391] = tmpOE__PINCHFET1_net_0[7]
Removing Rhs of wire Net_8811[1392] = \PWM_DDIM_2:PWMUDB:pwm2_i_reg\[1599]
Removing Lhs of wire tmpOE__OFF3_net_0[1398] = tmpOE__PINCHFET1_net_0[7]
Removing Rhs of wire Net_8812[1399] = \PWM_DDIM_2:PWMUDB:pwm1_i_reg\[1597]
Removing Lhs of wire tmpOE__ADIM_4_net_0[1405] = tmpOE__PINCHFET1_net_0[7]
Removing Rhs of wire Net_185[1406] = \PWM_ADIM_2:PWMUDB:pwm2_i_reg\[1977]
Removing Lhs of wire tmpOE__ADIM_3_net_0[1412] = tmpOE__PINCHFET1_net_0[7]
Removing Rhs of wire Net_184[1413] = \PWM_ADIM_2:PWMUDB:pwm1_i_reg\[1975]
Removing Lhs of wire tmpOE__DIPSW1_net_0[1420] = tmpOE__PINCHFET1_net_0[7]
Removing Rhs of wire Net_200[1425] = \PWM_DDIM_1:Net_55\[2249]
Removing Rhs of wire Net_242[1426] = \PWM_DDIM_2:Net_55\[1493]
Removing Lhs of wire Net_195[1427] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:ctrl_enable\[1444] = \PWM_DDIM_2:PWMUDB:control_7\[1436]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:hwCapture\[1454] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:hwEnable\[1455] = \PWM_DDIM_2:PWMUDB:control_7\[1436]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:trig_out\[1459] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:runmode_enable\\R\[1461] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:runmode_enable\\S\[1462] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:final_enable\[1463] = \PWM_DDIM_2:PWMUDB:runmode_enable\[1460]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:ltch_kill_reg\\R\[1467] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:ltch_kill_reg\\S\[1468] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:min_kill_reg\\R\[1469] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:min_kill_reg\\S\[1470] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:final_kill\[1473] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_1\[1477] = \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_1\[1763]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:add_vi_vv_MODGEN_8_0\[1479] = \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_0\[1764]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:dith_count_1\\R\[1480] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:dith_count_1\\S\[1481] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:dith_count_0\\R\[1482] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:dith_count_0\\S\[1483] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:status_6\[1486] = zero[4]
Removing Rhs of wire \PWM_DDIM_2:PWMUDB:status_5\[1487] = \PWM_DDIM_2:PWMUDB:final_kill_reg\[1502]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:status_4\[1488] = zero[4]
Removing Rhs of wire \PWM_DDIM_2:PWMUDB:status_3\[1489] = \PWM_DDIM_2:PWMUDB:fifo_full\[1509]
Removing Rhs of wire \PWM_DDIM_2:PWMUDB:status_1\[1491] = \PWM_DDIM_2:PWMUDB:cmp2_status_reg\[1501]
Removing Rhs of wire \PWM_DDIM_2:PWMUDB:status_0\[1492] = \PWM_DDIM_2:PWMUDB:cmp1_status_reg\[1500]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:cmp1_status_reg\\R\[1503] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:cmp1_status_reg\\S\[1504] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:cmp2_status_reg\\R\[1505] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:cmp2_status_reg\\S\[1506] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:final_kill_reg\\R\[1507] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:final_kill_reg\\S\[1508] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:cs_addr_2\[1510] = \PWM_DDIM_2:PWMUDB:tc_i\[1465]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:cs_addr_1\[1511] = \PWM_DDIM_2:PWMUDB:runmode_enable\[1460]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:cs_addr_0\[1512] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:compare1\[1593] = \PWM_DDIM_2:PWMUDB:cmp1_less\[1564]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:compare2\[1594] = \PWM_DDIM_2:PWMUDB:cmp2_less\[1567]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:pwm_temp\[1604] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_23\[1645] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_22\[1646] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_21\[1647] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_20\[1648] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_19\[1649] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_18\[1650] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_17\[1651] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_16\[1652] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_15\[1653] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_14\[1654] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_13\[1655] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_12\[1656] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_11\[1657] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_10\[1658] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_9\[1659] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_8\[1660] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_7\[1661] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_6\[1662] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_5\[1663] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_4\[1664] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_3\[1665] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_2\[1666] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_1\[1667] = \PWM_DDIM_2:PWMUDB:MODIN7_1\[1668]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODIN7_1\[1668] = \PWM_DDIM_2:PWMUDB:dith_count_1\[1476]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:a_0\[1669] = \PWM_DDIM_2:PWMUDB:MODIN7_0\[1670]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODIN7_0\[1670] = \PWM_DDIM_2:PWMUDB:dith_count_0\[1478]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1802] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1803] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:ctrl_enable\[1822] = \PWM_ADIM_2:PWMUDB:control_7\[1814]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:hwCapture\[1832] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:hwEnable\[1833] = \PWM_ADIM_2:PWMUDB:control_7\[1814]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:trig_out\[1837] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:runmode_enable\\R\[1839] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:runmode_enable\\S\[1840] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:final_enable\[1841] = \PWM_ADIM_2:PWMUDB:runmode_enable\[1838]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:ltch_kill_reg\\R\[1845] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:ltch_kill_reg\\S\[1846] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:min_kill_reg\\R\[1847] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:min_kill_reg\\S\[1848] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:final_kill\[1851] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_1\[1855] = \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_1\[2141]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:add_vi_vv_MODGEN_9_0\[1857] = \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_0\[2142]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:dith_count_1\\R\[1858] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:dith_count_1\\S\[1859] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:dith_count_0\\R\[1860] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:dith_count_0\\S\[1861] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:status_6\[1864] = zero[4]
Removing Rhs of wire \PWM_ADIM_2:PWMUDB:status_5\[1865] = \PWM_ADIM_2:PWMUDB:final_kill_reg\[1880]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:status_4\[1866] = zero[4]
Removing Rhs of wire \PWM_ADIM_2:PWMUDB:status_3\[1867] = \PWM_ADIM_2:PWMUDB:fifo_full\[1887]
Removing Rhs of wire \PWM_ADIM_2:PWMUDB:status_1\[1869] = \PWM_ADIM_2:PWMUDB:cmp2_status_reg\[1879]
Removing Rhs of wire \PWM_ADIM_2:PWMUDB:status_0\[1870] = \PWM_ADIM_2:PWMUDB:cmp1_status_reg\[1878]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:cmp1_status_reg\\R\[1881] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:cmp1_status_reg\\S\[1882] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:cmp2_status_reg\\R\[1883] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:cmp2_status_reg\\S\[1884] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:final_kill_reg\\R\[1885] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:final_kill_reg\\S\[1886] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:cs_addr_2\[1888] = \PWM_ADIM_2:PWMUDB:tc_i\[1843]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:cs_addr_1\[1889] = \PWM_ADIM_2:PWMUDB:runmode_enable\[1838]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:cs_addr_0\[1890] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:compare1\[1971] = \PWM_ADIM_2:PWMUDB:cmp1_less\[1942]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:compare2\[1972] = \PWM_ADIM_2:PWMUDB:cmp2_less\[1945]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:pwm_temp\[1982] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_23\[2023] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_22\[2024] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_21\[2025] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_20\[2026] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_19\[2027] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_18\[2028] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_17\[2029] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_16\[2030] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_15\[2031] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_14\[2032] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_13\[2033] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_12\[2034] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_11\[2035] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_10\[2036] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_9\[2037] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_8\[2038] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_7\[2039] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_6\[2040] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_5\[2041] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_4\[2042] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_3\[2043] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_2\[2044] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_1\[2045] = \PWM_ADIM_2:PWMUDB:MODIN8_1\[2046]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODIN8_1\[2046] = \PWM_ADIM_2:PWMUDB:dith_count_1\[1854]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:a_0\[2047] = \PWM_ADIM_2:PWMUDB:MODIN8_0\[2048]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODIN8_0\[2048] = \PWM_ADIM_2:PWMUDB:dith_count_0\[1856]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[2180] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[2181] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:ctrl_enable\[2200] = \PWM_DDIM_1:PWMUDB:control_7\[2192]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:hwCapture\[2210] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:hwEnable\[2211] = \PWM_DDIM_1:PWMUDB:control_7\[2192]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:trig_out\[2215] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:runmode_enable\\R\[2217] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:runmode_enable\\S\[2218] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:final_enable\[2219] = \PWM_DDIM_1:PWMUDB:runmode_enable\[2216]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:ltch_kill_reg\\R\[2223] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:ltch_kill_reg\\S\[2224] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:min_kill_reg\\R\[2225] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:min_kill_reg\\S\[2226] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:final_kill\[2229] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_1\[2233] = \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_1\[2519]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:add_vi_vv_MODGEN_10_0\[2235] = \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_0\[2520]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:dith_count_1\\R\[2236] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:dith_count_1\\S\[2237] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:dith_count_0\\R\[2238] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:dith_count_0\\S\[2239] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:status_6\[2242] = zero[4]
Removing Rhs of wire \PWM_DDIM_1:PWMUDB:status_5\[2243] = \PWM_DDIM_1:PWMUDB:final_kill_reg\[2258]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:status_4\[2244] = zero[4]
Removing Rhs of wire \PWM_DDIM_1:PWMUDB:status_3\[2245] = \PWM_DDIM_1:PWMUDB:fifo_full\[2265]
Removing Rhs of wire \PWM_DDIM_1:PWMUDB:status_1\[2247] = \PWM_DDIM_1:PWMUDB:cmp2_status_reg\[2257]
Removing Rhs of wire \PWM_DDIM_1:PWMUDB:status_0\[2248] = \PWM_DDIM_1:PWMUDB:cmp1_status_reg\[2256]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:cmp1_status_reg\\R\[2259] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:cmp1_status_reg\\S\[2260] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:cmp2_status_reg\\R\[2261] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:cmp2_status_reg\\S\[2262] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:final_kill_reg\\R\[2263] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:final_kill_reg\\S\[2264] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:cs_addr_2\[2266] = \PWM_DDIM_1:PWMUDB:tc_i\[2221]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:cs_addr_1\[2267] = \PWM_DDIM_1:PWMUDB:runmode_enable\[2216]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:cs_addr_0\[2268] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:compare1\[2349] = \PWM_DDIM_1:PWMUDB:cmp1_less\[2320]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:compare2\[2350] = \PWM_DDIM_1:PWMUDB:cmp2_less\[2323]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:pwm_temp\[2360] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_23\[2401] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_22\[2402] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_21\[2403] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_20\[2404] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_19\[2405] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_18\[2406] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_17\[2407] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_16\[2408] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_15\[2409] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_14\[2410] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_13\[2411] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_12\[2412] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_11\[2413] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_10\[2414] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_9\[2415] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_8\[2416] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_7\[2417] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_6\[2418] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_5\[2419] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_4\[2420] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_3\[2421] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_2\[2422] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_1\[2423] = \PWM_DDIM_1:PWMUDB:MODIN9_1\[2424]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODIN9_1\[2424] = \PWM_DDIM_1:PWMUDB:dith_count_1\[2232]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:a_0\[2425] = \PWM_DDIM_1:PWMUDB:MODIN9_0\[2426]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODIN9_0\[2426] = \PWM_DDIM_1:PWMUDB:dith_count_0\[2234]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2558] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2559] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:ctrl_enable\[2578] = \PWM_ADIM_1:PWMUDB:control_7\[2570]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:hwCapture\[2588] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:hwEnable\[2589] = \PWM_ADIM_1:PWMUDB:control_7\[2570]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:trig_out\[2593] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:runmode_enable\\R\[2595] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:runmode_enable\\S\[2596] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:final_enable\[2597] = \PWM_ADIM_1:PWMUDB:runmode_enable\[2594]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:ltch_kill_reg\\R\[2601] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:ltch_kill_reg\\S\[2602] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:min_kill_reg\\R\[2603] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:min_kill_reg\\S\[2604] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:final_kill\[2607] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_1\[2611] = \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_1\[2897]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:add_vi_vv_MODGEN_11_0\[2613] = \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_0\[2898]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:dith_count_1\\R\[2614] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:dith_count_1\\S\[2615] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:dith_count_0\\R\[2616] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:dith_count_0\\S\[2617] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:status_6\[2620] = zero[4]
Removing Rhs of wire \PWM_ADIM_1:PWMUDB:status_5\[2621] = \PWM_ADIM_1:PWMUDB:final_kill_reg\[2636]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:status_4\[2622] = zero[4]
Removing Rhs of wire \PWM_ADIM_1:PWMUDB:status_3\[2623] = \PWM_ADIM_1:PWMUDB:fifo_full\[2643]
Removing Rhs of wire \PWM_ADIM_1:PWMUDB:status_1\[2625] = \PWM_ADIM_1:PWMUDB:cmp2_status_reg\[2635]
Removing Rhs of wire \PWM_ADIM_1:PWMUDB:status_0\[2626] = \PWM_ADIM_1:PWMUDB:cmp1_status_reg\[2634]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:cmp1_status_reg\\R\[2637] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:cmp1_status_reg\\S\[2638] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:cmp2_status_reg\\R\[2639] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:cmp2_status_reg\\S\[2640] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:final_kill_reg\\R\[2641] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:final_kill_reg\\S\[2642] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:cs_addr_2\[2644] = \PWM_ADIM_1:PWMUDB:tc_i\[2599]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:cs_addr_1\[2645] = \PWM_ADIM_1:PWMUDB:runmode_enable\[2594]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:cs_addr_0\[2646] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:compare1\[2727] = \PWM_ADIM_1:PWMUDB:cmp1_less\[2698]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:compare2\[2728] = \PWM_ADIM_1:PWMUDB:cmp2_less\[2701]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:pwm_temp\[2738] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_23\[2779] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_22\[2780] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_21\[2781] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_20\[2782] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_19\[2783] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_18\[2784] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_17\[2785] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_16\[2786] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_15\[2787] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_14\[2788] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_13\[2789] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_12\[2790] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_11\[2791] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_10\[2792] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_9\[2793] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_8\[2794] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_7\[2795] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_6\[2796] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_5\[2797] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_4\[2798] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_3\[2799] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_2\[2800] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_1\[2801] = \PWM_ADIM_1:PWMUDB:MODIN10_1\[2802]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODIN10_1\[2802] = \PWM_ADIM_1:PWMUDB:dith_count_1\[2610]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:a_0\[2803] = \PWM_ADIM_1:PWMUDB:MODIN10_0\[2804]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODIN10_0\[2804] = \PWM_ADIM_1:PWMUDB:dith_count_0\[2612]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[2936] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[2937] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__DIPSW0_net_0[2944] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__DIPSW2_net_0[2950] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire tmpOE__DIPSW3_net_0[2956] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:min_kill_reg\\D\[2961] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:prevCapture\\D\[2962] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:trig_last\\D\[2963] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:ltch_kill_reg\\D\[2966] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:prevCompare1\\D\[2969] = \PWM_BOTHDIM5:PWMUDB:cmp1\[105]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:prevCompare2\\D\[2970] = \PWM_BOTHDIM5:PWMUDB:cmp2\[108]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:cmp1_status_reg\\D\[2971] = \PWM_BOTHDIM5:PWMUDB:cmp1_status\[106]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:cmp2_status_reg\\D\[2972] = \PWM_BOTHDIM5:PWMUDB:cmp2_status\[109]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:pwm_i_reg\\D\[2974] = \PWM_BOTHDIM5:PWMUDB:pwm_i\[206]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:pwm1_i_reg\\D\[2975] = \PWM_BOTHDIM5:PWMUDB:pwm1_i\[208]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:pwm2_i_reg\\D\[2976] = \PWM_BOTHDIM5:PWMUDB:pwm2_i\[210]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:tc_i_reg\\D\[2977] = \PWM_BOTHDIM5:PWMUDB:status_2\[100]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:min_kill_reg\\D\[2978] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:prevCapture\\D\[2979] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:trig_last\\D\[2980] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:ltch_kill_reg\\D\[2983] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:prevCompare1\\D\[2986] = \PWM_BOTHDIM6:PWMUDB:cmp1\[511]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:prevCompare2\\D\[2987] = \PWM_BOTHDIM6:PWMUDB:cmp2\[514]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:cmp1_status_reg\\D\[2988] = \PWM_BOTHDIM6:PWMUDB:cmp1_status\[512]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:cmp2_status_reg\\D\[2989] = \PWM_BOTHDIM6:PWMUDB:cmp2_status\[515]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:pwm_i_reg\\D\[2991] = \PWM_BOTHDIM6:PWMUDB:pwm_i\[612]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:pwm1_i_reg\\D\[2992] = \PWM_BOTHDIM6:PWMUDB:pwm1_i\[614]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:pwm2_i_reg\\D\[2993] = \PWM_BOTHDIM6:PWMUDB:pwm2_i\[616]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:tc_i_reg\\D\[2994] = \PWM_BOTHDIM6:PWMUDB:status_2\[506]
Removing Lhs of wire \DMX_UART:BUART:reset_reg\\D\[2995] = zero[4]
Removing Lhs of wire Net_9767D[3000] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:rx_bitclk\\D\[3010] = \DMX_UART:BUART:rx_bitclk_pre\[1152]
Removing Lhs of wire \DMX_UART:BUART:rx_parity_error_pre\\D\[3019] = \DMX_UART:BUART:rx_parity_error_pre\[1228]
Removing Lhs of wire \DMX_UART:BUART:rx_break_status\\D\[3020] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:min_kill_reg\\D\[3024] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:prevCapture\\D\[3025] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:trig_last\\D\[3026] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:ltch_kill_reg\\D\[3029] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:prevCompare1\\D\[3032] = \PWM_DDIM_2:PWMUDB:cmp1\[1495]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:prevCompare2\\D\[3033] = \PWM_DDIM_2:PWMUDB:cmp2\[1498]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:cmp1_status_reg\\D\[3034] = \PWM_DDIM_2:PWMUDB:cmp1_status\[1496]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:cmp2_status_reg\\D\[3035] = \PWM_DDIM_2:PWMUDB:cmp2_status\[1499]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:pwm_i_reg\\D\[3037] = \PWM_DDIM_2:PWMUDB:pwm_i\[1596]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:pwm1_i_reg\\D\[3038] = \PWM_DDIM_2:PWMUDB:pwm1_i\[1598]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:pwm2_i_reg\\D\[3039] = \PWM_DDIM_2:PWMUDB:pwm2_i\[1600]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:tc_i_reg\\D\[3040] = \PWM_DDIM_2:PWMUDB:status_2\[1490]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:min_kill_reg\\D\[3041] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:prevCapture\\D\[3042] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:trig_last\\D\[3043] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:ltch_kill_reg\\D\[3046] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:prevCompare1\\D\[3049] = \PWM_ADIM_2:PWMUDB:cmp1\[1873]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:prevCompare2\\D\[3050] = \PWM_ADIM_2:PWMUDB:cmp2\[1876]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:cmp1_status_reg\\D\[3051] = \PWM_ADIM_2:PWMUDB:cmp1_status\[1874]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:cmp2_status_reg\\D\[3052] = \PWM_ADIM_2:PWMUDB:cmp2_status\[1877]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:pwm_i_reg\\D\[3054] = \PWM_ADIM_2:PWMUDB:pwm_i\[1974]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:pwm1_i_reg\\D\[3055] = \PWM_ADIM_2:PWMUDB:pwm1_i\[1976]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:pwm2_i_reg\\D\[3056] = \PWM_ADIM_2:PWMUDB:pwm2_i\[1978]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:tc_i_reg\\D\[3057] = \PWM_ADIM_2:PWMUDB:status_2\[1868]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:min_kill_reg\\D\[3058] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:prevCapture\\D\[3059] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:trig_last\\D\[3060] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:ltch_kill_reg\\D\[3063] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:prevCompare1\\D\[3066] = \PWM_DDIM_1:PWMUDB:cmp1\[2251]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:prevCompare2\\D\[3067] = \PWM_DDIM_1:PWMUDB:cmp2\[2254]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:cmp1_status_reg\\D\[3068] = \PWM_DDIM_1:PWMUDB:cmp1_status\[2252]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:cmp2_status_reg\\D\[3069] = \PWM_DDIM_1:PWMUDB:cmp2_status\[2255]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:pwm_i_reg\\D\[3071] = \PWM_DDIM_1:PWMUDB:pwm_i\[2352]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:pwm1_i_reg\\D\[3072] = \PWM_DDIM_1:PWMUDB:pwm1_i\[2354]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:pwm2_i_reg\\D\[3073] = \PWM_DDIM_1:PWMUDB:pwm2_i\[2356]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:tc_i_reg\\D\[3074] = \PWM_DDIM_1:PWMUDB:status_2\[2246]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:min_kill_reg\\D\[3075] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:prevCapture\\D\[3076] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:trig_last\\D\[3077] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:ltch_kill_reg\\D\[3080] = tmpOE__PINCHFET1_net_0[7]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:prevCompare1\\D\[3083] = \PWM_ADIM_1:PWMUDB:cmp1\[2629]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:prevCompare2\\D\[3084] = \PWM_ADIM_1:PWMUDB:cmp2\[2632]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:cmp1_status_reg\\D\[3085] = \PWM_ADIM_1:PWMUDB:cmp1_status\[2630]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:cmp2_status_reg\\D\[3086] = \PWM_ADIM_1:PWMUDB:cmp2_status\[2633]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:pwm_i_reg\\D\[3088] = \PWM_ADIM_1:PWMUDB:pwm_i\[2730]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:pwm1_i_reg\\D\[3089] = \PWM_ADIM_1:PWMUDB:pwm1_i\[2732]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:pwm2_i_reg\\D\[3090] = \PWM_ADIM_1:PWMUDB:pwm2_i\[2734]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:tc_i_reg\\D\[3091] = \PWM_ADIM_1:PWMUDB:status_2\[2624]

------------------------------------------------------
Aliased 0 equations, 637 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__PINCHFET1_net_0' (cost = 0):
tmpOE__PINCHFET1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:cmp1\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:cmp1\ <= (\PWM_BOTHDIM5:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:cmp2\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:cmp2\ <= (\PWM_BOTHDIM5:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_BOTHDIM5:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_BOTHDIM5:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_BOTHDIM5:PWMUDB:dith_count_1\ and \PWM_BOTHDIM5:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:cmp1\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:cmp1\ <= (\PWM_BOTHDIM6:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:cmp2\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:cmp2\ <= (\PWM_BOTHDIM6:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_BOTHDIM6:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_BOTHDIM6:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_BOTHDIM6:PWMUDB:dith_count_1\ and \PWM_BOTHDIM6:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_77' (cost = 0):
Net_77 <= (not \DMX_UART:BUART:txn\);

Note:  Expanding virtual equation for '\DMX_UART:BUART:rx_addressmatch\' (cost = 0):
\DMX_UART:BUART:rx_addressmatch\ <= (\DMX_UART:BUART:rx_addressmatch2\
	OR \DMX_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\DMX_UART:BUART:rx_bitclk_pre\' (cost = 1):
\DMX_UART:BUART:rx_bitclk_pre\ <= ((not \DMX_UART:BUART:rx_count_2\ and not \DMX_UART:BUART:rx_count_1\ and not \DMX_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DMX_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\DMX_UART:BUART:rx_bitclk_pre16x\ <= ((not \DMX_UART:BUART:rx_count_2\ and \DMX_UART:BUART:rx_count_1\ and \DMX_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DMX_UART:BUART:rx_poll_bit1\' (cost = 1):
\DMX_UART:BUART:rx_poll_bit1\ <= ((not \DMX_UART:BUART:rx_count_2\ and not \DMX_UART:BUART:rx_count_1\ and \DMX_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DMX_UART:BUART:rx_poll_bit2\' (cost = 1):
\DMX_UART:BUART:rx_poll_bit2\ <= ((not \DMX_UART:BUART:rx_count_2\ and not \DMX_UART:BUART:rx_count_1\ and not \DMX_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DMX_UART:BUART:pollingrange\' (cost = 4):
\DMX_UART:BUART:pollingrange\ <= ((not \DMX_UART:BUART:rx_count_2\ and not \DMX_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\DMX_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\DMX_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\DMX_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \DMX_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\DMX_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \DMX_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\DMX_UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\DMX_UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\DMX_UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\DMX_UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\DMX_UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\DMX_UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\DMX_UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\DMX_UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\DMX_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\DMX_UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \DMX_UART:BUART:rx_count_6\ and not \DMX_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\DMX_UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\DMX_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\DMX_UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \DMX_UART:BUART:rx_count_6\ and not \DMX_UART:BUART:rx_count_4\)
	OR (not \DMX_UART:BUART:rx_count_6\ and not \DMX_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\DMX_UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\DMX_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\DMX_UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \DMX_UART:BUART:rx_count_6\ and not \DMX_UART:BUART:rx_count_4\)
	OR (not \DMX_UART:BUART:rx_count_6\ and not \DMX_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:cmp1\' (cost = 0):
\PWM_DDIM_2:PWMUDB:cmp1\ <= (\PWM_DDIM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:cmp2\' (cost = 0):
\PWM_DDIM_2:PWMUDB:cmp2\ <= (\PWM_DDIM_2:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_DDIM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_DDIM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_DDIM_2:PWMUDB:dith_count_1\ and \PWM_DDIM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:cmp1\' (cost = 0):
\PWM_ADIM_2:PWMUDB:cmp1\ <= (\PWM_ADIM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:cmp2\' (cost = 0):
\PWM_ADIM_2:PWMUDB:cmp2\ <= (\PWM_ADIM_2:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_ADIM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_ADIM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_ADIM_2:PWMUDB:dith_count_1\ and \PWM_ADIM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_DDIM_1:PWMUDB:cmp1\ <= (\PWM_DDIM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:cmp2\' (cost = 0):
\PWM_DDIM_1:PWMUDB:cmp2\ <= (\PWM_DDIM_1:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_DDIM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \PWM_DDIM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_DDIM_1:PWMUDB:dith_count_1\ and \PWM_DDIM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_ADIM_1:PWMUDB:cmp1\ <= (\PWM_ADIM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:cmp2\' (cost = 0):
\PWM_ADIM_1:PWMUDB:cmp2\ <= (\PWM_ADIM_1:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_ADIM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_0\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_0\ <= (not \PWM_ADIM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_ADIM_1:PWMUDB:dith_count_1\ and \PWM_ADIM_1:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_BOTHDIM5:PWMUDB:dith_count_0\ and \PWM_BOTHDIM5:PWMUDB:dith_count_1\)
	OR (not \PWM_BOTHDIM5:PWMUDB:dith_count_1\ and \PWM_BOTHDIM5:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_BOTHDIM6:PWMUDB:dith_count_0\ and \PWM_BOTHDIM6:PWMUDB:dith_count_1\)
	OR (not \PWM_BOTHDIM6:PWMUDB:dith_count_1\ and \PWM_BOTHDIM6:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\DMX_UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \DMX_UART:BUART:pollcount_1\ and not \DMX_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\DMX_UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \DMX_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\DMX_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \DMX_UART:BUART:pollcount_0\ and \DMX_UART:BUART:pollcount_1\)
	OR (not \DMX_UART:BUART:pollcount_1\ and \DMX_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_DDIM_2:PWMUDB:dith_count_0\ and \PWM_DDIM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_DDIM_2:PWMUDB:dith_count_1\ and \PWM_DDIM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_ADIM_2:PWMUDB:dith_count_0\ and \PWM_ADIM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_ADIM_2:PWMUDB:dith_count_1\ and \PWM_ADIM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \PWM_DDIM_1:PWMUDB:dith_count_0\ and \PWM_DDIM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_DDIM_1:PWMUDB:dith_count_1\ and \PWM_DDIM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_1\' (cost = 2):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:s_1\ <= ((not \PWM_ADIM_1:PWMUDB:dith_count_0\ and \PWM_ADIM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_ADIM_1:PWMUDB:dith_count_1\ and \PWM_ADIM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\DMX_UART:BUART:rx_postpoll\' (cost = 72):
\DMX_UART:BUART:rx_postpoll\ <= (\DMX_UART:BUART:pollcount_1\
	OR (Net_9769 and \DMX_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_9769 and not \DMX_UART:BUART:pollcount_1\ and not \DMX_UART:BUART:rx_parity_bit\)
	OR (not \DMX_UART:BUART:pollcount_1\ and not \DMX_UART:BUART:pollcount_0\ and not \DMX_UART:BUART:rx_parity_bit\)
	OR (\DMX_UART:BUART:pollcount_1\ and \DMX_UART:BUART:rx_parity_bit\)
	OR (Net_9769 and \DMX_UART:BUART:pollcount_0\ and \DMX_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\DMX_UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not Net_9769 and not \DMX_UART:BUART:pollcount_1\ and not \DMX_UART:BUART:rx_parity_bit\)
	OR (not \DMX_UART:BUART:pollcount_1\ and not \DMX_UART:BUART:pollcount_0\ and not \DMX_UART:BUART:rx_parity_bit\)
	OR (\DMX_UART:BUART:pollcount_1\ and \DMX_UART:BUART:rx_parity_bit\)
	OR (Net_9769 and \DMX_UART:BUART:pollcount_0\ and \DMX_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 184 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_BOTHDIM5:PWMUDB:final_capture\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:pwm_i\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:final_capture\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:pwm_i\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \DMX_UART:BUART:rx_status_0\ to zero
Aliasing \DMX_UART:BUART:rx_status_6\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:pwm_i\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:pwm_i\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:pwm_i\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:pwm_i\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_BOTHDIM5:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_BOTHDIM6:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \DMX_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \DMX_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \DMX_UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_DDIM_2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_ADIM_2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_DDIM_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_ADIM_1:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:final_capture\[124] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:pwm_i\[206] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[385] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[395] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[405] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:final_capture\[530] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:pwm_i\[612] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[791] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[801] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[811] = zero[4]
Removing Lhs of wire \ADC:Net_188\[933] = \ADC:Net_385\[931]
Removing Rhs of wire \DMX_UART:BUART:rx_bitclk_enable\[1116] = \DMX_UART:BUART:rx_bitclk\[1164]
Removing Lhs of wire \DMX_UART:BUART:rx_status_0\[1214] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:rx_status_6\[1223] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:final_capture\[1514] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:pwm_i\[1596] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1773] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1783] = zero[4]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1793] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:final_capture\[1892] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:pwm_i\[1974] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[2151] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[2161] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[2171] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:final_capture\[2270] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:pwm_i\[2352] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[2529] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[2539] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[2549] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:final_capture\[2648] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:pwm_i\[2730] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[2907] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[2917] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[2927] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:runmode_enable\\D\[2964] = \PWM_BOTHDIM5:PWMUDB:control_7\[45]
Removing Lhs of wire \PWM_BOTHDIM5:PWMUDB:final_kill_reg\\D\[2973] = zero[4]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:runmode_enable\\D\[2981] = \PWM_BOTHDIM6:PWMUDB:control_7\[451]
Removing Lhs of wire \PWM_BOTHDIM6:PWMUDB:final_kill_reg\\D\[2990] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:tx_ctrl_mark_last\\D\[3002] = \DMX_UART:BUART:tx_ctrl_mark_last\[1107]
Removing Lhs of wire \DMX_UART:BUART:rx_markspace_status\\D\[3014] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:rx_parity_error_status\\D\[3015] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:rx_addr_match_status\\D\[3017] = zero[4]
Removing Lhs of wire \DMX_UART:BUART:rx_markspace_pre\\D\[3018] = \DMX_UART:BUART:rx_markspace_pre\[1227]
Removing Lhs of wire \DMX_UART:BUART:rx_parity_bit\\D\[3023] = \DMX_UART:BUART:rx_parity_bit\[1233]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:runmode_enable\\D\[3027] = \PWM_DDIM_2:PWMUDB:control_7\[1436]
Removing Lhs of wire \PWM_DDIM_2:PWMUDB:final_kill_reg\\D\[3036] = zero[4]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:runmode_enable\\D\[3044] = \PWM_ADIM_2:PWMUDB:control_7\[1814]
Removing Lhs of wire \PWM_ADIM_2:PWMUDB:final_kill_reg\\D\[3053] = zero[4]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:runmode_enable\\D\[3061] = \PWM_DDIM_1:PWMUDB:control_7\[2192]
Removing Lhs of wire \PWM_DDIM_1:PWMUDB:final_kill_reg\\D\[3070] = zero[4]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:runmode_enable\\D\[3078] = \PWM_ADIM_1:PWMUDB:control_7\[2570]
Removing Lhs of wire \PWM_ADIM_1:PWMUDB:final_kill_reg\\D\[3087] = zero[4]

------------------------------------------------------
Aliased 0 equations, 52 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\DMX_UART:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \DMX_UART:BUART:rx_parity_bit\ and Net_9769 and \DMX_UART:BUART:pollcount_0\)
	OR (not \DMX_UART:BUART:pollcount_1\ and not \DMX_UART:BUART:pollcount_0\ and \DMX_UART:BUART:rx_parity_bit\)
	OR (not Net_9769 and not \DMX_UART:BUART:pollcount_1\ and \DMX_UART:BUART:rx_parity_bit\)
	OR (not \DMX_UART:BUART:rx_parity_bit\ and \DMX_UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jimvr\Desktop\Cineo_6Channel_Driver\Cineo_6Channel_Driver\Cineo_6Channel_Driver.cydsn\Cineo_6Channel_Driver.cyprj -dcpsoc3 Cineo_6Channel_Driver.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.936ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Sunday, 03 May 2020 10:47:21
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jimvr\Desktop\Cineo_6Channel_Driver\Cineo_6Channel_Driver\Cineo_6Channel_Driver.cydsn\Cineo_6Channel_Driver.cyprj -d CY8C5287AXI-LP095 Cineo_6Channel_Driver.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_BOTHDIM5:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_BOTHDIM6:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_DDIM_2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_ADIM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_DDIM_1:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_ADIM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_BOTHDIM5:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BOTHDIM5:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BOTHDIM5:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BOTHDIM5:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BOTHDIM6:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BOTHDIM6:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BOTHDIM6:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BOTHDIM6:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \DMX_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_9767 from registered to combinatorial
    Converted constant MacroCell: \DMX_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \DMX_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \DMX_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \DMX_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DDIM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DDIM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DDIM_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DDIM_2:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ADIM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ADIM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ADIM_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ADIM_2:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DDIM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DDIM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DDIM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DDIM_1:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ADIM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ADIM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ADIM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ADIM_1:PWMUDB:pwm_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADIM_Clk'. Fanout=4, Signal=Net_168
    Digital Clock 1: Automatic-assigning  clock 'SDIM_Clk'. Fanout=2, Signal=Net_196
    Digital Clock 2: Automatic-assigning  clock 'DMX_Clk'. Fanout=1, Signal=Net_8480
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=2, Signal=\ADC:Net_385\
    Digital Clock 3: Automatic-assigning  clock 'Millisecond_Clock'. Fanout=1, Signal=Net_1309
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_BOTHDIM5:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ADIM_Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ADIM_Clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_BOTHDIM6:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ADIM_Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ADIM_Clk, EnableOut: Constant 1
    UDB Clk/Enable \DMX_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: DMX_Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: DMX_Clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_DDIM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: SDIM_Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SDIM_Clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_ADIM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ADIM_Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ADIM_Clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_DDIM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: SDIM_Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SDIM_Clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_ADIM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ADIM_Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ADIM_Clk, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \DMX_UART:BUART:rx_parity_bit\, Duplicate of \DMX_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DMX_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DMX_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \DMX_UART:BUART:rx_address_detected\, Duplicate of \DMX_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DMX_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DMX_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \DMX_UART:BUART:rx_parity_error_pre\, Duplicate of \DMX_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DMX_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DMX_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \DMX_UART:BUART:rx_markspace_pre\, Duplicate of \DMX_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DMX_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DMX_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \DMX_UART:BUART:rx_state_1\, Duplicate of \DMX_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DMX_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DMX_UART:BUART:rx_state_1\ (fanout=8)

    Removing \DMX_UART:BUART:tx_parity_bit\, Duplicate of \DMX_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DMX_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DMX_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \DMX_UART:BUART:tx_mark\, Duplicate of \DMX_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DMX_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DMX_UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PINCHFET1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PINCHFET1(0)__PA ,
            pad => PINCHFET1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PINCHFET2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PINCHFET2(0)__PA ,
            pad => PINCHFET2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EXT_TEMP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EXT_TEMP(0)__PA ,
            analog_term => Net_9522 ,
            pad => EXT_TEMP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OFF2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OFF2(0)__PA ,
            pin_input => Net_8772 ,
            pad => OFF2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OFF1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OFF1(0)__PA ,
            pin_input => Net_8773 ,
            pad => OFF1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADIM_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADIM_5(0)__PA ,
            pin_input => Net_8775 ,
            pad => ADIM_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OFF5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OFF5(0)__PA ,
            pin_input => Net_8776 ,
            pad => OFF5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PINCHFET6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PINCHFET6(0)__PA ,
            pad => PINCHFET6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDSENSE1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDSENSE1(0)__PA ,
            pad => LEDSENSE1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADIM_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADIM_6(0)__PA ,
            pin_input => Net_8761 ,
            pad => ADIM_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OFF6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OFF6(0)__PA ,
            pin_input => Net_8762 ,
            pad => OFF6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = LED_BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_BLUE(0)__PA ,
            pad => LED_BLUE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VSENSE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VSENSE(0)__PA ,
            analog_term => Net_9521 ,
            pad => VSENSE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TEMP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TEMP(0)__PA ,
            analog_term => Net_9520 ,
            pad => TEMP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC:Bypass(0)\__PA ,
            analog_term => \ADC:Net_210\ ,
            pad => \ADC:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = DMXDIR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DMXDIR(0)__PA ,
            pin_input => Net_8536 ,
            pad => DMXDIR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DMXTX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DMXTX(0)__PA ,
            pin_input => Net_9775 ,
            pad => DMXTX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DMXRX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DMXRX(0)__PA ,
            fb => Net_9769 ,
            pad => DMXRX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDSENSE2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDSENSE2(0)__PA ,
            pad => LEDSENSE2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PINCHFET5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PINCHFET5(0)__PA ,
            pad => PINCHFET5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PINCHFET4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PINCHFET4(0)__PA ,
            pad => PINCHFET4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PINCHFET3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PINCHFET3(0)__PA ,
            pad => PINCHFET3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GREEN(0)__PA ,
            pad => LED_GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2C(0)
        Attributes:
            Alias: scl
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2C(0)__PA ,
            fb => \EZI2C:Net_175\ ,
            pin_input => \EZI2C:Net_174\ ,
            pad => I2C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2C(1)
        Attributes:
            Alias: sda
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2C(1)__PA ,
            fb => \EZI2C:Net_181\ ,
            pin_input => \EZI2C:Net_173\ ,
            pad => I2C(1)_PAD );
        Properties:
        {
        }

    Pin : Name = ADIM_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADIM_1(0)__PA ,
            pin_input => Net_170 ,
            pad => ADIM_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADIM_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADIM_2(0)__PA ,
            pin_input => Net_171 ,
            pad => ADIM_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OFF4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OFF4(0)__PA ,
            pin_input => Net_8811 ,
            pad => OFF4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OFF3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OFF3(0)__PA ,
            pin_input => Net_8812 ,
            pad => OFF3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADIM_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADIM_4(0)__PA ,
            pin_input => Net_185 ,
            pad => ADIM_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADIM_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADIM_3(0)__PA ,
            pin_input => Net_184 ,
            pad => ADIM_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIPSW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DIPSW1(0)__PA ,
            pad => DIPSW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIPSW0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DIPSW0(0)__PA ,
            pad => DIPSW0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIPSW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DIPSW2(0)__PA ,
            pad => DIPSW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIPSW3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DIPSW3(0)__PA ,
            pad => DIPSW3(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_BOTHDIM5:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM5:PWMUDB:runmode_enable\ * 
              \PWM_BOTHDIM5:PWMUDB:tc_i\
        );
        Output = \PWM_BOTHDIM5:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_BOTHDIM6:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM6:PWMUDB:runmode_enable\ * 
              \PWM_BOTHDIM6:PWMUDB:tc_i\
        );
        Output = \PWM_BOTHDIM6:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_9775, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_87 * !\DMX_UART:BUART:txn\
        );
        Output = Net_9775 (fanout=1)

    MacroCell: Name=\DMX_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DMX_UART:BUART:tx_state_1\ * !\DMX_UART:BUART:tx_state_0\ * 
              !\DMX_UART:BUART:tx_state_2\
            + \DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              \DMX_UART:BUART:tx_bitclk_enable_pre\ * 
              \DMX_UART:BUART:tx_state_2\
        );
        Output = \DMX_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\DMX_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              \DMX_UART:BUART:tx_bitclk_enable_pre\ * 
              \DMX_UART:BUART:tx_fifo_empty\ * \DMX_UART:BUART:tx_state_2\
        );
        Output = \DMX_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\DMX_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DMX_UART:BUART:tx_fifo_notfull\
        );
        Output = \DMX_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\DMX_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\
        );
        Output = \DMX_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\DMX_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \DMX_UART:BUART:pollcount_1\
            + \DMX_UART:BUART:pollcount_0\ * Net_9769_SYNCOUT
        );
        Output = \DMX_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\DMX_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DMX_UART:BUART:rx_load_fifo\ * \DMX_UART:BUART:rx_fifofull\
        );
        Output = \DMX_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\DMX_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DMX_UART:BUART:rx_fifonotempty\ * 
              \DMX_UART:BUART:rx_state_stop1_reg\
        );
        Output = \DMX_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_236, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_172 * !Net_186
        );
        Output = Net_236 (fanout=1)

    MacroCell: Name=Net_233, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_200 * !Net_242
        );
        Output = Net_233 (fanout=1)

    MacroCell: Name=\PWM_DDIM_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_2:PWMUDB:runmode_enable\ * \PWM_DDIM_2:PWMUDB:tc_i\
        );
        Output = \PWM_DDIM_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_ADIM_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_2:PWMUDB:runmode_enable\ * \PWM_ADIM_2:PWMUDB:tc_i\
        );
        Output = \PWM_ADIM_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_DDIM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_1:PWMUDB:runmode_enable\ * \PWM_DDIM_1:PWMUDB:tc_i\
        );
        Output = \PWM_DDIM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_ADIM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_1:PWMUDB:runmode_enable\ * \PWM_ADIM_1:PWMUDB:tc_i\
        );
        Output = \PWM_ADIM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_BOTHDIM5:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM5:PWMUDB:control_7\
        );
        Output = \PWM_BOTHDIM5:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_BOTHDIM5:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM5:PWMUDB:cmp1_less\
        );
        Output = \PWM_BOTHDIM5:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_BOTHDIM5:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM5:PWMUDB:cmp2_less\
        );
        Output = \PWM_BOTHDIM5:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_BOTHDIM5:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BOTHDIM5:PWMUDB:prevCompare1\ * 
              \PWM_BOTHDIM5:PWMUDB:cmp1_less\
        );
        Output = \PWM_BOTHDIM5:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_BOTHDIM5:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BOTHDIM5:PWMUDB:prevCompare2\ * 
              \PWM_BOTHDIM5:PWMUDB:cmp2_less\
        );
        Output = \PWM_BOTHDIM5:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_8775, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM5:PWMUDB:runmode_enable\ * 
              \PWM_BOTHDIM5:PWMUDB:cmp1_less\
        );
        Output = Net_8775 (fanout=1)

    MacroCell: Name=Net_8776, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM5:PWMUDB:runmode_enable\ * 
              \PWM_BOTHDIM5:PWMUDB:cmp2_less\
        );
        Output = Net_8776 (fanout=1)

    MacroCell: Name=\PWM_BOTHDIM6:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM6:PWMUDB:control_7\
        );
        Output = \PWM_BOTHDIM6:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_BOTHDIM6:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM6:PWMUDB:cmp1_less\
        );
        Output = \PWM_BOTHDIM6:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_BOTHDIM6:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM6:PWMUDB:cmp2_less\
        );
        Output = \PWM_BOTHDIM6:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_BOTHDIM6:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BOTHDIM6:PWMUDB:prevCompare1\ * 
              \PWM_BOTHDIM6:PWMUDB:cmp1_less\
        );
        Output = \PWM_BOTHDIM6:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_BOTHDIM6:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BOTHDIM6:PWMUDB:prevCompare2\ * 
              \PWM_BOTHDIM6:PWMUDB:cmp2_less\
        );
        Output = \PWM_BOTHDIM6:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_8761, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM6:PWMUDB:runmode_enable\ * 
              \PWM_BOTHDIM6:PWMUDB:cmp1_less\
        );
        Output = Net_8761 (fanout=1)

    MacroCell: Name=Net_8762, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM6:PWMUDB:runmode_enable\ * 
              \PWM_BOTHDIM6:PWMUDB:cmp2_less\
        );
        Output = Net_8762 (fanout=1)

    MacroCell: Name=\DMX_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \DMX_UART:BUART:txn\ * \DMX_UART:BUART:tx_state_1\ * 
              !\DMX_UART:BUART:tx_bitclk\
            + \DMX_UART:BUART:txn\ * \DMX_UART:BUART:tx_state_2\
            + !\DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              !\DMX_UART:BUART:tx_shift_out\ * !\DMX_UART:BUART:tx_state_2\
            + !\DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              !\DMX_UART:BUART:tx_state_2\ * !\DMX_UART:BUART:tx_bitclk\
            + \DMX_UART:BUART:tx_state_1\ * !\DMX_UART:BUART:tx_state_0\ * 
              !\DMX_UART:BUART:tx_shift_out\ * !\DMX_UART:BUART:tx_state_2\ * 
              !\DMX_UART:BUART:tx_counter_dp\ * \DMX_UART:BUART:tx_bitclk\
        );
        Output = \DMX_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\DMX_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DMX_UART:BUART:tx_state_1\ * !\DMX_UART:BUART:tx_state_0\ * 
              \DMX_UART:BUART:tx_bitclk_enable_pre\ * 
              \DMX_UART:BUART:tx_state_2\
            + \DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              \DMX_UART:BUART:tx_bitclk_enable_pre\ * 
              \DMX_UART:BUART:tx_state_2\
            + \DMX_UART:BUART:tx_state_1\ * !\DMX_UART:BUART:tx_state_2\ * 
              \DMX_UART:BUART:tx_counter_dp\ * \DMX_UART:BUART:tx_bitclk\
            + \DMX_UART:BUART:tx_state_0\ * !\DMX_UART:BUART:tx_state_2\ * 
              \DMX_UART:BUART:tx_bitclk\
        );
        Output = \DMX_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\DMX_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DMX_UART:BUART:tx_state_1\ * !\DMX_UART:BUART:tx_state_0\ * 
              \DMX_UART:BUART:tx_bitclk_enable_pre\ * 
              \DMX_UART:BUART:tx_state_2\
            + !\DMX_UART:BUART:tx_state_1\ * !\DMX_UART:BUART:tx_state_0\ * 
              !\DMX_UART:BUART:tx_fifo_empty\ * !\DMX_UART:BUART:tx_state_2\
            + \DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              \DMX_UART:BUART:tx_bitclk_enable_pre\ * 
              \DMX_UART:BUART:tx_fifo_empty\ * \DMX_UART:BUART:tx_state_2\
            + \DMX_UART:BUART:tx_state_0\ * !\DMX_UART:BUART:tx_state_2\ * 
              \DMX_UART:BUART:tx_bitclk\
        );
        Output = \DMX_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\DMX_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              \DMX_UART:BUART:tx_bitclk_enable_pre\ * 
              \DMX_UART:BUART:tx_state_2\
            + \DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              !\DMX_UART:BUART:tx_state_2\ * \DMX_UART:BUART:tx_bitclk\
            + \DMX_UART:BUART:tx_state_1\ * !\DMX_UART:BUART:tx_state_2\ * 
              \DMX_UART:BUART:tx_counter_dp\ * \DMX_UART:BUART:tx_bitclk\
        );
        Output = \DMX_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\DMX_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              \DMX_UART:BUART:tx_state_2\
            + !\DMX_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \DMX_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\DMX_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DMX_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\DMX_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * 
              \DMX_UART:BUART:rx_bitclk_enable\ * 
              !\DMX_UART:BUART:rx_state_3\ * \DMX_UART:BUART:rx_state_2\ * 
              !\DMX_UART:BUART:pollcount_1\ * !\DMX_UART:BUART:pollcount_0\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * 
              \DMX_UART:BUART:rx_bitclk_enable\ * 
              !\DMX_UART:BUART:rx_state_3\ * \DMX_UART:BUART:rx_state_2\ * 
              !\DMX_UART:BUART:pollcount_1\ * !Net_9769_SYNCOUT
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              \DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:rx_count_6\ * 
              !\DMX_UART:BUART:rx_count_5\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              \DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:rx_count_6\ * 
              !\DMX_UART:BUART:rx_count_4\
        );
        Output = \DMX_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\DMX_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * 
              \DMX_UART:BUART:rx_bitclk_enable\ * \DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              \DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:rx_count_6\ * 
              !\DMX_UART:BUART:rx_count_5\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              \DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:rx_count_6\ * 
              !\DMX_UART:BUART:rx_count_4\
        );
        Output = \DMX_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\DMX_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * 
              \DMX_UART:BUART:rx_bitclk_enable\ * \DMX_UART:BUART:rx_state_3\ * 
              \DMX_UART:BUART:rx_state_2\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              \DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:rx_count_6\ * 
              !\DMX_UART:BUART:rx_count_5\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              \DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:rx_count_6\ * 
              !\DMX_UART:BUART:rx_count_4\
        );
        Output = \DMX_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\DMX_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * 
              \DMX_UART:BUART:rx_bitclk_enable\ * \DMX_UART:BUART:rx_state_3\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * 
              \DMX_UART:BUART:rx_bitclk_enable\ * \DMX_UART:BUART:rx_state_2\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * \DMX_UART:BUART:rx_last\ * 
              !Net_9769_SYNCOUT
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              \DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:rx_count_6\ * 
              !\DMX_UART:BUART:rx_count_5\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              \DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:rx_count_6\ * 
              !\DMX_UART:BUART:rx_count_4\
        );
        Output = \DMX_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\DMX_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DMX_UART:BUART:rx_count_2\ * !\DMX_UART:BUART:rx_count_1\ * 
              !\DMX_UART:BUART:rx_count_0\
        );
        Output = \DMX_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\DMX_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * \DMX_UART:BUART:rx_state_3\ * 
              \DMX_UART:BUART:rx_state_2\
        );
        Output = \DMX_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\DMX_UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DMX_UART:BUART:rx_count_2\ * !\DMX_UART:BUART:rx_count_1\ * 
              !\DMX_UART:BUART:pollcount_1\ * \DMX_UART:BUART:pollcount_0\ * 
              Net_9769_SYNCOUT
            + !\DMX_UART:BUART:rx_count_2\ * !\DMX_UART:BUART:rx_count_1\ * 
              \DMX_UART:BUART:pollcount_1\ * !\DMX_UART:BUART:pollcount_0\
            + !\DMX_UART:BUART:rx_count_2\ * !\DMX_UART:BUART:rx_count_1\ * 
              \DMX_UART:BUART:pollcount_1\ * !Net_9769_SYNCOUT
        );
        Output = \DMX_UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\DMX_UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DMX_UART:BUART:rx_count_2\ * !\DMX_UART:BUART:rx_count_1\ * 
              !\DMX_UART:BUART:pollcount_0\ * Net_9769_SYNCOUT
            + !\DMX_UART:BUART:rx_count_2\ * !\DMX_UART:BUART:rx_count_1\ * 
              \DMX_UART:BUART:pollcount_0\ * !Net_9769_SYNCOUT
        );
        Output = \DMX_UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\DMX_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * 
              \DMX_UART:BUART:rx_bitclk_enable\ * \DMX_UART:BUART:rx_state_3\ * 
              \DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:pollcount_1\ * 
              !\DMX_UART:BUART:pollcount_0\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * 
              \DMX_UART:BUART:rx_bitclk_enable\ * \DMX_UART:BUART:rx_state_3\ * 
              \DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:pollcount_1\ * 
              !Net_9769_SYNCOUT
        );
        Output = \DMX_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\DMX_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_9769_SYNCOUT
        );
        Output = \DMX_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_DDIM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_2:PWMUDB:control_7\
        );
        Output = \PWM_DDIM_2:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_DDIM_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_DDIM_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_DDIM_2:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_2:PWMUDB:cmp2_less\
        );
        Output = \PWM_DDIM_2:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_DDIM_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_DDIM_2:PWMUDB:prevCompare1\ * 
              \PWM_DDIM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_DDIM_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_DDIM_2:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_DDIM_2:PWMUDB:prevCompare2\ * 
              \PWM_DDIM_2:PWMUDB:cmp2_less\
        );
        Output = \PWM_DDIM_2:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_8812, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_2:PWMUDB:runmode_enable\ * 
              \PWM_DDIM_2:PWMUDB:cmp1_less\
        );
        Output = Net_8812 (fanout=1)

    MacroCell: Name=Net_8811, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_2:PWMUDB:runmode_enable\ * 
              \PWM_DDIM_2:PWMUDB:cmp2_less\
        );
        Output = Net_8811 (fanout=1)

    MacroCell: Name=\PWM_ADIM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_2:PWMUDB:control_7\
        );
        Output = \PWM_ADIM_2:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_ADIM_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_ADIM_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_ADIM_2:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_2:PWMUDB:cmp2_less\
        );
        Output = \PWM_ADIM_2:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_ADIM_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_ADIM_2:PWMUDB:prevCompare1\ * 
              \PWM_ADIM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_ADIM_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_ADIM_2:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_ADIM_2:PWMUDB:prevCompare2\ * 
              \PWM_ADIM_2:PWMUDB:cmp2_less\
        );
        Output = \PWM_ADIM_2:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_184, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_2:PWMUDB:runmode_enable\ * 
              \PWM_ADIM_2:PWMUDB:cmp1_less\
        );
        Output = Net_184 (fanout=1)

    MacroCell: Name=Net_185, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_2:PWMUDB:runmode_enable\ * 
              \PWM_ADIM_2:PWMUDB:cmp2_less\
        );
        Output = Net_185 (fanout=1)

    MacroCell: Name=\PWM_DDIM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_1:PWMUDB:control_7\
        );
        Output = \PWM_DDIM_1:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_DDIM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_DDIM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_DDIM_1:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_DDIM_1:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_DDIM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_DDIM_1:PWMUDB:prevCompare1\ * 
              \PWM_DDIM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_DDIM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_DDIM_1:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_DDIM_1:PWMUDB:prevCompare2\ * 
              \PWM_DDIM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_DDIM_1:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_8773, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_1:PWMUDB:runmode_enable\ * 
              \PWM_DDIM_1:PWMUDB:cmp1_less\
        );
        Output = Net_8773 (fanout=1)

    MacroCell: Name=Net_8772, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_1:PWMUDB:runmode_enable\ * 
              \PWM_DDIM_1:PWMUDB:cmp2_less\
        );
        Output = Net_8772 (fanout=1)

    MacroCell: Name=\PWM_ADIM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_1:PWMUDB:control_7\
        );
        Output = \PWM_ADIM_1:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_ADIM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_ADIM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_ADIM_1:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_ADIM_1:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_ADIM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_ADIM_1:PWMUDB:prevCompare1\ * 
              \PWM_ADIM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_ADIM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_ADIM_1:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_ADIM_1:PWMUDB:prevCompare2\ * 
              \PWM_ADIM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_ADIM_1:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_170, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_1:PWMUDB:runmode_enable\ * 
              \PWM_ADIM_1:PWMUDB:cmp1_less\
        );
        Output = Net_170 (fanout=1)

    MacroCell: Name=Net_171, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_1:PWMUDB:runmode_enable\ * 
              \PWM_ADIM_1:PWMUDB:cmp2_less\
        );
        Output = Net_171 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_BOTHDIM5:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_168 ,
            cs_addr_2 => \PWM_BOTHDIM5:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_BOTHDIM5:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_BOTHDIM5:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_BOTHDIM5:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_BOTHDIM5:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_168 ,
            cs_addr_2 => \PWM_BOTHDIM5:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_BOTHDIM5:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_BOTHDIM5:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_BOTHDIM5:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_BOTHDIM5:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_BOTHDIM5:PWMUDB:status_3\ ,
            chain_in => \PWM_BOTHDIM5:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_BOTHDIM5:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_BOTHDIM6:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_168 ,
            cs_addr_2 => \PWM_BOTHDIM6:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_BOTHDIM6:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_BOTHDIM6:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_BOTHDIM6:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_BOTHDIM6:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_168 ,
            cs_addr_2 => \PWM_BOTHDIM6:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_BOTHDIM6:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_BOTHDIM6:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_BOTHDIM6:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_BOTHDIM6:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_BOTHDIM6:PWMUDB:status_3\ ,
            chain_in => \PWM_BOTHDIM6:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_BOTHDIM6:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\DMX_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_8480 ,
            cs_addr_2 => \DMX_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \DMX_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \DMX_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \DMX_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \DMX_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \DMX_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\DMX_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_8480 ,
            cs_addr_0 => \DMX_UART:BUART:counter_load_not\ ,
            ce0_reg => \DMX_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \DMX_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\DMX_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_8480 ,
            cs_addr_2 => \DMX_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \DMX_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \DMX_UART:BUART:rx_bitclk_enable\ ,
            route_si => \DMX_UART:BUART:rx_postpoll\ ,
            f0_load => \DMX_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \DMX_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \DMX_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_DDIM_2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_196 ,
            cs_addr_2 => \PWM_DDIM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_DDIM_2:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_DDIM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_DDIM_2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_DDIM_2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_196 ,
            cs_addr_2 => \PWM_DDIM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_DDIM_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_DDIM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_DDIM_2:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_DDIM_2:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_DDIM_2:PWMUDB:status_3\ ,
            chain_in => \PWM_DDIM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_DDIM_2:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_ADIM_2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_168 ,
            cs_addr_2 => \PWM_ADIM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_ADIM_2:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_ADIM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_ADIM_2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_ADIM_2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_168 ,
            cs_addr_2 => \PWM_ADIM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_ADIM_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_ADIM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_ADIM_2:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_ADIM_2:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_ADIM_2:PWMUDB:status_3\ ,
            chain_in => \PWM_ADIM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_ADIM_2:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_DDIM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_196 ,
            cs_addr_2 => \PWM_DDIM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_DDIM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_DDIM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_DDIM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_DDIM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_196 ,
            cs_addr_2 => \PWM_DDIM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_DDIM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_DDIM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_DDIM_1:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_DDIM_1:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_DDIM_1:PWMUDB:status_3\ ,
            chain_in => \PWM_DDIM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_DDIM_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_ADIM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_168 ,
            cs_addr_2 => \PWM_ADIM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_ADIM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_ADIM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_ADIM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_ADIM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_168 ,
            cs_addr_2 => \PWM_ADIM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_ADIM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_ADIM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_ADIM_1:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_ADIM_1:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_ADIM_1:PWMUDB:status_3\ ,
            chain_in => \PWM_ADIM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_ADIM_1:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_BOTHDIM5:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_168 ,
            status_3 => \PWM_BOTHDIM5:PWMUDB:status_3\ ,
            status_2 => \PWM_BOTHDIM5:PWMUDB:status_2\ ,
            status_1 => \PWM_BOTHDIM5:PWMUDB:status_1\ ,
            status_0 => \PWM_BOTHDIM5:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_BOTHDIM6:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_168 ,
            status_3 => \PWM_BOTHDIM6:PWMUDB:status_3\ ,
            status_2 => \PWM_BOTHDIM6:PWMUDB:status_2\ ,
            status_1 => \PWM_BOTHDIM6:PWMUDB:status_1\ ,
            status_0 => \PWM_BOTHDIM6:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\DMX_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_8480 ,
            status_3 => \DMX_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \DMX_UART:BUART:tx_status_2\ ,
            status_1 => \DMX_UART:BUART:tx_fifo_empty\ ,
            status_0 => \DMX_UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\DMX_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_8480 ,
            status_5 => \DMX_UART:BUART:rx_status_5\ ,
            status_4 => \DMX_UART:BUART:rx_status_4\ ,
            status_3 => \DMX_UART:BUART:rx_status_3\ ,
            interrupt => Net_6595 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_DDIM_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_196 ,
            status_3 => \PWM_DDIM_2:PWMUDB:status_3\ ,
            status_2 => \PWM_DDIM_2:PWMUDB:status_2\ ,
            status_1 => \PWM_DDIM_2:PWMUDB:status_1\ ,
            status_0 => \PWM_DDIM_2:PWMUDB:status_0\ ,
            interrupt => Net_242 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_ADIM_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_168 ,
            status_3 => \PWM_ADIM_2:PWMUDB:status_3\ ,
            status_2 => \PWM_ADIM_2:PWMUDB:status_2\ ,
            status_1 => \PWM_ADIM_2:PWMUDB:status_1\ ,
            status_0 => \PWM_ADIM_2:PWMUDB:status_0\ ,
            interrupt => Net_186 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_DDIM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_196 ,
            status_3 => \PWM_DDIM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_DDIM_1:PWMUDB:status_2\ ,
            status_1 => \PWM_DDIM_1:PWMUDB:status_1\ ,
            status_0 => \PWM_DDIM_1:PWMUDB:status_0\ ,
            interrupt => Net_200 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_ADIM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_168 ,
            status_3 => \PWM_ADIM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_ADIM_1:PWMUDB:status_2\ ,
            status_1 => \PWM_ADIM_1:PWMUDB:status_1\ ,
            status_0 => \PWM_ADIM_1:PWMUDB:status_0\ ,
            interrupt => Net_172 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =I2C(1)_SYNC
        PORT MAP (
            in => \EZI2C:Net_181\ ,
            out => \EZI2C:Net_181_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =I2C(0)_SYNC
        PORT MAP (
            in => \EZI2C:Net_175\ ,
            out => \EZI2C:Net_175_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =DMXRX(0)_SYNC
        PORT MAP (
            in => Net_9769 ,
            out => Net_9769_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_BOTHDIM5:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_168 ,
            control_7 => \PWM_BOTHDIM5:PWMUDB:control_7\ ,
            control_6 => \PWM_BOTHDIM5:PWMUDB:control_6\ ,
            control_5 => \PWM_BOTHDIM5:PWMUDB:control_5\ ,
            control_4 => \PWM_BOTHDIM5:PWMUDB:control_4\ ,
            control_3 => \PWM_BOTHDIM5:PWMUDB:control_3\ ,
            control_2 => \PWM_BOTHDIM5:PWMUDB:control_2\ ,
            control_1 => \PWM_BOTHDIM5:PWMUDB:control_1\ ,
            control_0 => \PWM_BOTHDIM5:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_BOTHDIM6:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_168 ,
            control_7 => \PWM_BOTHDIM6:PWMUDB:control_7\ ,
            control_6 => \PWM_BOTHDIM6:PWMUDB:control_6\ ,
            control_5 => \PWM_BOTHDIM6:PWMUDB:control_5\ ,
            control_4 => \PWM_BOTHDIM6:PWMUDB:control_4\ ,
            control_3 => \PWM_BOTHDIM6:PWMUDB:control_3\ ,
            control_2 => \PWM_BOTHDIM6:PWMUDB:control_2\ ,
            control_1 => \PWM_BOTHDIM6:PWMUDB:control_1\ ,
            control_0 => \PWM_BOTHDIM6:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\DMX_Control_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DMX_Control_Reg:control_7\ ,
            control_6 => \DMX_Control_Reg:control_6\ ,
            control_5 => \DMX_Control_Reg:control_5\ ,
            control_4 => \DMX_Control_Reg:control_4\ ,
            control_3 => \DMX_Control_Reg:control_3\ ,
            control_2 => \DMX_Control_Reg:control_2\ ,
            control_1 => Net_8536 ,
            control_0 => Net_87 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_DDIM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_196 ,
            control_7 => \PWM_DDIM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_DDIM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_DDIM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_DDIM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_DDIM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_DDIM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_DDIM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_DDIM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_ADIM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_168 ,
            control_7 => \PWM_ADIM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_ADIM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_ADIM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_ADIM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_ADIM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_ADIM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_ADIM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_ADIM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_DDIM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_196 ,
            control_7 => \PWM_DDIM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_DDIM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_DDIM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_DDIM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_DDIM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_DDIM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_DDIM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_DDIM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_ADIM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_168 ,
            control_7 => \PWM_ADIM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_ADIM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_ADIM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_ADIM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_ADIM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_ADIM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_ADIM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_ADIM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\DMX_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_8480 ,
            load => \DMX_UART:BUART:rx_counter_load\ ,
            count_6 => \DMX_UART:BUART:rx_count_6\ ,
            count_5 => \DMX_UART:BUART:rx_count_5\ ,
            count_4 => \DMX_UART:BUART:rx_count_4\ ,
            count_3 => \DMX_UART:BUART:rx_count_3\ ,
            count_2 => \DMX_UART:BUART:rx_count_2\ ,
            count_1 => \DMX_UART:BUART:rx_count_1\ ,
            count_0 => \DMX_UART:BUART:rx_count_0\ ,
            tc => \DMX_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_9761 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Timer_1MS_ISR
        PORT MAP (
            interrupt => Net_1309_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DMXIsr
        PORT MAP (
            interrupt => Net_6595 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\EZI2C:isr\
        PORT MAP (
            interrupt => \EZI2C:Net_172\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =PWMDIM_isr
        PORT MAP (
            interrupt => Net_233 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ADIM_isr
        PORT MAP (
            interrupt => Net_236 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :   12 :   20 :   32 : 37.50 %
IO                            :   41 :   31 :   72 : 56.94 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   74 :  118 :  192 : 38.54 %
  Unique P-terms              :   91 :  293 :  384 : 23.70 %
  Total P-terms               :  103 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    StatusI Registers         :    8 :      :      :        
    Sync Cells (x3)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    1 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.183ms
Tech Mapping phase: Elapsed time ==> 0s.290ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(1)][IoId=(4)] : ADIM_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : ADIM_2(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : ADIM_3(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : ADIM_4(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : ADIM_5(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : ADIM_6(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : DIPSW0(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : DIPSW1(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : DIPSW2(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : DIPSW3(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : DMXDIR(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : DMXRX(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : DMXTX(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : EXT_TEMP(0) (fixed)
[IOP=(12)][IoId=(4)] : I2C(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : I2C(1) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : I2C_SIOREF_0 (fixed)
IO_6@[IOP=(6)][IoId=(6)] : LEDSENSE1(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : LEDSENSE2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : LED_BLUE(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : LED_GREEN(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : LED_RED(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : OFF1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : OFF2(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : OFF3(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : OFF4(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : OFF5(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : OFF6(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : PINCHFET1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : PINCHFET2(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : PINCHFET3(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : PINCHFET4(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : PINCHFET5(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : PINCHFET6(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : TEMP(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : VSENSE(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC:Bypass(0)\ (fixed, SAR-ExtVref)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Analog Placement Results:
IO_4@[IOP=(1)][IoId=(4)] : ADIM_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : ADIM_2(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : ADIM_3(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : ADIM_4(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : ADIM_5(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : ADIM_6(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : DIPSW0(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : DIPSW1(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : DIPSW2(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : DIPSW3(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : DMXDIR(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : DMXRX(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : DMXTX(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : EXT_TEMP(0) (fixed)
[IOP=(12)][IoId=(4)] : I2C(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : I2C(1) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : I2C_SIOREF_0 (fixed)
IO_6@[IOP=(6)][IoId=(6)] : LEDSENSE1(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : LEDSENSE2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : LED_BLUE(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : LED_GREEN(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : LED_RED(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : OFF1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : OFF2(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : OFF3(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : OFF4(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : OFF5(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : OFF6(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : PINCHFET1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : PINCHFET2(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : PINCHFET3(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : PINCHFET4(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : PINCHFET5(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : PINCHFET6(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : TEMP(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : VSENSE(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC:Bypass(0)\ (fixed, SAR-ExtVref)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
USB[0]@[FFB(USB,0)] : \USBFS:USB\

Analog Placement phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_6386 {
    sar_0_vplus
  }
  Net: Net_9520 {
    p2_7
  }
  Net: Net_9521 {
    p0_0
  }
  Net: Net_9522 {
    p2_4
  }
  Net: \ADC:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: AmuxNet::AMux {
    sar_0_vplus
    agl0_x_sar_0_vplus
    agl0
    agl0_x_p2_4
    agl3_x_sar_0_vplus
    agl3
    agl3_x_p2_7
    agl4_x_sar_0_vplus
    agl4
    agl4_x_p0_0
    p2_4
    p2_7
    p0_0
  }
}
Map of item to net {
  sar_0_vrefhi                                     -> \ADC:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC:Net_126\
  sar_0_vminus                                     -> \ADC:Net_126\
  p0_4                                             -> \ADC:Net_210\
  p0_4_exvref                                      -> \ADC:Net_210\
  common_sar_vref_vdda/2                           -> \ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC:Net_235\
  sar_0_vref                                       -> \ADC:Net_235\
  sar_0_vplus                                      -> Net_6386
  p2_7                                             -> Net_9520
  p0_0                                             -> Net_9521
  p2_4                                             -> Net_9522
  agl0_x_sar_0_vplus                               -> AmuxNet::AMux
  agl0                                             -> AmuxNet::AMux
  agl0_x_p2_4                                      -> AmuxNet::AMux
  agl3_x_sar_0_vplus                               -> AmuxNet::AMux
  agl3                                             -> AmuxNet::AMux
  agl3_x_p2_7                                      -> AmuxNet::AMux
  agl4_x_sar_0_vplus                               -> AmuxNet::AMux
  agl4                                             -> AmuxNet::AMux
  agl4_x_p0_0                                      -> AmuxNet::AMux
}
Mux Info {
  Mux: AMux {
     Mouth: Net_6386
     Guts:  AmuxNet::AMux
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_9520
      Outer: agl3_x_p2_7
      Inner: agl3_x_sar_0_vplus
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_9521
      Outer: agl4_x_p0_0
      Inner: agl4_x_sar_0_vplus
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_9522
      Outer: agl0_x_p2_4
      Inner: agl0_x_sar_0_vplus
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_sar_0_vplus
        sar_0_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.205ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   33 :   15 :   48 :  68.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.88
                   Pterms :            2.94
               Macrocells :            2.24
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.160ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :       7.11 :       4.11
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_170, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_1:PWMUDB:runmode_enable\ * 
              \PWM_ADIM_1:PWMUDB:cmp1_less\
        );
        Output = Net_170 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_171, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_1:PWMUDB:runmode_enable\ * 
              \PWM_ADIM_1:PWMUDB:cmp2_less\
        );
        Output = Net_171 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_ADIM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_168 ,
        cs_addr_2 => \PWM_ADIM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_ADIM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_ADIM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_ADIM_1:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_DDIM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_1:PWMUDB:control_7\
        );
        Output = \PWM_DDIM_1:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_DDIM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_DDIM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_8772, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_1:PWMUDB:runmode_enable\ * 
              \PWM_DDIM_1:PWMUDB:cmp2_less\
        );
        Output = Net_8772 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_DDIM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_1:PWMUDB:runmode_enable\ * \PWM_DDIM_1:PWMUDB:tc_i\
        );
        Output = \PWM_DDIM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_DDIM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_DDIM_1:PWMUDB:prevCompare1\ * 
              \PWM_DDIM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_DDIM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_DDIM_1:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_DDIM_1:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_DDIM_1:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_DDIM_1:PWMUDB:prevCompare2\ * 
              \PWM_DDIM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_DDIM_1:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_DDIM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_196 ,
        cs_addr_2 => \PWM_DDIM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_DDIM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_DDIM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_DDIM_1:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_DDIM_1:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_DDIM_1:PWMUDB:status_3\ ,
        chain_in => \PWM_DDIM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_DDIM_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_DDIM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_196 ,
        status_3 => \PWM_DDIM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_DDIM_1:PWMUDB:status_2\ ,
        status_1 => \PWM_DDIM_1:PWMUDB:status_1\ ,
        status_0 => \PWM_DDIM_1:PWMUDB:status_0\ ,
        interrupt => Net_200 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_DDIM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_196 ,
        control_7 => \PWM_DDIM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_DDIM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_DDIM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_DDIM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_DDIM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_DDIM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_DDIM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_DDIM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_184, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_2:PWMUDB:runmode_enable\ * 
              \PWM_ADIM_2:PWMUDB:cmp1_less\
        );
        Output = Net_184 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_185, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_2:PWMUDB:runmode_enable\ * 
              \PWM_ADIM_2:PWMUDB:cmp2_less\
        );
        Output = Net_185 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_ADIM_2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_168 ,
        cs_addr_2 => \PWM_ADIM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_ADIM_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_ADIM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_ADIM_2:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_ADIM_2:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_ADIM_2:PWMUDB:status_3\ ,
        chain_in => \PWM_ADIM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_ADIM_2:PWMUDB:sP16:pwmdp:u0\

synccell: Name =I2C(1)_SYNC
    PORT MAP (
        in => \EZI2C:Net_181\ ,
        out => \EZI2C:Net_181_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_ADIM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_1:PWMUDB:control_7\
        );
        Output = \PWM_ADIM_1:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_ADIM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_1:PWMUDB:runmode_enable\ * \PWM_ADIM_1:PWMUDB:tc_i\
        );
        Output = \PWM_ADIM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_ADIM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_ADIM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_ADIM_1:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_ADIM_1:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_ADIM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_ADIM_1:PWMUDB:prevCompare1\ * 
              \PWM_ADIM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_ADIM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_ADIM_1:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_ADIM_1:PWMUDB:prevCompare2\ * 
              \PWM_ADIM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_ADIM_1:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_ADIM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_168 ,
        cs_addr_2 => \PWM_ADIM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_ADIM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_ADIM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_ADIM_1:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_ADIM_1:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_ADIM_1:PWMUDB:status_3\ ,
        chain_in => \PWM_ADIM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_ADIM_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_ADIM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_168 ,
        status_3 => \PWM_ADIM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_ADIM_1:PWMUDB:status_2\ ,
        status_1 => \PWM_ADIM_1:PWMUDB:status_1\ ,
        status_0 => \PWM_ADIM_1:PWMUDB:status_0\ ,
        interrupt => Net_172 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_ADIM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_168 ,
        control_7 => \PWM_ADIM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_ADIM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_ADIM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_ADIM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_ADIM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_ADIM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_ADIM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_ADIM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_8773, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_1:PWMUDB:runmode_enable\ * 
              \PWM_DDIM_1:PWMUDB:cmp1_less\
        );
        Output = Net_8773 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_236, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_172 * !Net_186
        );
        Output = Net_236 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_DDIM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_196 ,
        cs_addr_2 => \PWM_DDIM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_DDIM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_DDIM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_DDIM_1:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_ADIM_2:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_ADIM_2:PWMUDB:prevCompare2\ * 
              \PWM_ADIM_2:PWMUDB:cmp2_less\
        );
        Output = \PWM_ADIM_2:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_ADIM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_2:PWMUDB:control_7\
        );
        Output = \PWM_ADIM_2:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_ADIM_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_ADIM_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_ADIM_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_2:PWMUDB:runmode_enable\ * \PWM_ADIM_2:PWMUDB:tc_i\
        );
        Output = \PWM_ADIM_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_ADIM_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_ADIM_2:PWMUDB:prevCompare1\ * 
              \PWM_ADIM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_ADIM_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_ADIM_2:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ADIM_2:PWMUDB:cmp2_less\
        );
        Output = \PWM_ADIM_2:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_233, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_200 * !Net_242
        );
        Output = Net_233 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_ADIM_2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_168 ,
        cs_addr_2 => \PWM_ADIM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_ADIM_2:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_ADIM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_ADIM_2:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_ADIM_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_168 ,
        status_3 => \PWM_ADIM_2:PWMUDB:status_3\ ,
        status_2 => \PWM_ADIM_2:PWMUDB:status_2\ ,
        status_1 => \PWM_ADIM_2:PWMUDB:status_1\ ,
        status_0 => \PWM_ADIM_2:PWMUDB:status_0\ ,
        interrupt => Net_186 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_ADIM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_168 ,
        control_7 => \PWM_ADIM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_ADIM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_ADIM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_ADIM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_ADIM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_ADIM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_ADIM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_ADIM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DMX_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * 
              \DMX_UART:BUART:rx_bitclk_enable\ * 
              !\DMX_UART:BUART:rx_state_3\ * \DMX_UART:BUART:rx_state_2\ * 
              !\DMX_UART:BUART:pollcount_1\ * !\DMX_UART:BUART:pollcount_0\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * 
              \DMX_UART:BUART:rx_bitclk_enable\ * 
              !\DMX_UART:BUART:rx_state_3\ * \DMX_UART:BUART:rx_state_2\ * 
              !\DMX_UART:BUART:pollcount_1\ * !Net_9769_SYNCOUT
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              \DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:rx_count_6\ * 
              !\DMX_UART:BUART:rx_count_5\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              \DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:rx_count_6\ * 
              !\DMX_UART:BUART:rx_count_4\
        );
        Output = \DMX_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DMX_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * 
              \DMX_UART:BUART:rx_bitclk_enable\ * \DMX_UART:BUART:rx_state_3\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * 
              \DMX_UART:BUART:rx_bitclk_enable\ * \DMX_UART:BUART:rx_state_2\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * \DMX_UART:BUART:rx_last\ * 
              !Net_9769_SYNCOUT
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              \DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:rx_count_6\ * 
              !\DMX_UART:BUART:rx_count_5\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              \DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:rx_count_6\ * 
              !\DMX_UART:BUART:rx_count_4\
        );
        Output = \DMX_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DMX_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * \DMX_UART:BUART:rx_state_3\ * 
              \DMX_UART:BUART:rx_state_2\
        );
        Output = \DMX_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DMX_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * 
              \DMX_UART:BUART:rx_bitclk_enable\ * \DMX_UART:BUART:rx_state_3\ * 
              \DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:pollcount_1\ * 
              !\DMX_UART:BUART:pollcount_0\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * 
              \DMX_UART:BUART:rx_bitclk_enable\ * \DMX_UART:BUART:rx_state_3\ * 
              \DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:pollcount_1\ * 
              !Net_9769_SYNCOUT
        );
        Output = \DMX_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DMX_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \DMX_UART:BUART:pollcount_1\
            + \DMX_UART:BUART:pollcount_0\ * Net_9769_SYNCOUT
        );
        Output = \DMX_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DMX_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DMX_UART:BUART:rx_fifonotempty\ * 
              \DMX_UART:BUART:rx_state_stop1_reg\
        );
        Output = \DMX_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DMX_UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DMX_UART:BUART:rx_count_2\ * !\DMX_UART:BUART:rx_count_1\ * 
              !\DMX_UART:BUART:pollcount_1\ * \DMX_UART:BUART:pollcount_0\ * 
              Net_9769_SYNCOUT
            + !\DMX_UART:BUART:rx_count_2\ * !\DMX_UART:BUART:rx_count_1\ * 
              \DMX_UART:BUART:pollcount_1\ * !\DMX_UART:BUART:pollcount_0\
            + !\DMX_UART:BUART:rx_count_2\ * !\DMX_UART:BUART:rx_count_1\ * 
              \DMX_UART:BUART:pollcount_1\ * !Net_9769_SYNCOUT
        );
        Output = \DMX_UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\DMX_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_8480 ,
        cs_addr_2 => \DMX_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \DMX_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \DMX_UART:BUART:rx_bitclk_enable\ ,
        route_si => \DMX_UART:BUART:rx_postpoll\ ,
        f0_load => \DMX_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \DMX_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \DMX_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\DMX_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              \DMX_UART:BUART:tx_state_2\
            + !\DMX_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \DMX_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DMX_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * 
              \DMX_UART:BUART:rx_bitclk_enable\ * \DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              \DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:rx_count_6\ * 
              !\DMX_UART:BUART:rx_count_5\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              \DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:rx_count_6\ * 
              !\DMX_UART:BUART:rx_count_4\
        );
        Output = \DMX_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DMX_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * 
              \DMX_UART:BUART:rx_bitclk_enable\ * \DMX_UART:BUART:rx_state_3\ * 
              \DMX_UART:BUART:rx_state_2\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              \DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:rx_count_6\ * 
              !\DMX_UART:BUART:rx_count_5\
            + !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              \DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\ * !\DMX_UART:BUART:rx_count_6\ * 
              !\DMX_UART:BUART:rx_count_4\
        );
        Output = \DMX_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DMX_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DMX_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\DMX_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \DMX_UART:BUART:txn\ * \DMX_UART:BUART:tx_state_1\ * 
              !\DMX_UART:BUART:tx_bitclk\
            + \DMX_UART:BUART:txn\ * \DMX_UART:BUART:tx_state_2\
            + !\DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              !\DMX_UART:BUART:tx_shift_out\ * !\DMX_UART:BUART:tx_state_2\
            + !\DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              !\DMX_UART:BUART:tx_state_2\ * !\DMX_UART:BUART:tx_bitclk\
            + \DMX_UART:BUART:tx_state_1\ * !\DMX_UART:BUART:tx_state_0\ * 
              !\DMX_UART:BUART:tx_shift_out\ * !\DMX_UART:BUART:tx_state_2\ * 
              !\DMX_UART:BUART:tx_counter_dp\ * \DMX_UART:BUART:tx_bitclk\
        );
        Output = \DMX_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DMX_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DMX_UART:BUART:rx_count_2\ * !\DMX_UART:BUART:rx_count_1\ * 
              !\DMX_UART:BUART:rx_count_0\
        );
        Output = \DMX_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\DMX_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DMX_UART:BUART:rx_load_fifo\ * \DMX_UART:BUART:rx_fifofull\
        );
        Output = \DMX_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\DMX_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_8480 ,
        status_5 => \DMX_UART:BUART:rx_status_5\ ,
        status_4 => \DMX_UART:BUART:rx_status_4\ ,
        status_3 => \DMX_UART:BUART:rx_status_3\ ,
        interrupt => Net_6595 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\DMX_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              \DMX_UART:BUART:tx_bitclk_enable_pre\ * 
              \DMX_UART:BUART:tx_state_2\
            + \DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              !\DMX_UART:BUART:tx_state_2\ * \DMX_UART:BUART:tx_bitclk\
            + \DMX_UART:BUART:tx_state_1\ * !\DMX_UART:BUART:tx_state_2\ * 
              \DMX_UART:BUART:tx_counter_dp\ * \DMX_UART:BUART:tx_bitclk\
        );
        Output = \DMX_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\DMX_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DMX_UART:BUART:tx_ctrl_mark_last\ * 
              !\DMX_UART:BUART:rx_state_0\ * !\DMX_UART:BUART:rx_state_3\ * 
              !\DMX_UART:BUART:rx_state_2\
        );
        Output = \DMX_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_BOTHDIM5:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_168 ,
        cs_addr_2 => \PWM_BOTHDIM5:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_BOTHDIM5:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_BOTHDIM5:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_BOTHDIM5:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_BOTHDIM5:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_BOTHDIM5:PWMUDB:status_3\ ,
        chain_in => \PWM_BOTHDIM5:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_BOTHDIM5:PWMUDB:sP16:pwmdp:u0\

count7cell: Name =\DMX_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_8480 ,
        load => \DMX_UART:BUART:rx_counter_load\ ,
        count_6 => \DMX_UART:BUART:rx_count_6\ ,
        count_5 => \DMX_UART:BUART:rx_count_5\ ,
        count_4 => \DMX_UART:BUART:rx_count_4\ ,
        count_3 => \DMX_UART:BUART:rx_count_3\ ,
        count_2 => \DMX_UART:BUART:rx_count_2\ ,
        count_1 => \DMX_UART:BUART:rx_count_1\ ,
        count_0 => \DMX_UART:BUART:rx_count_0\ ,
        tc => \DMX_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\DMX_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DMX_UART:BUART:tx_fifo_notfull\
        );
        Output = \DMX_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DMX_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              \DMX_UART:BUART:tx_bitclk_enable_pre\ * 
              \DMX_UART:BUART:tx_fifo_empty\ * \DMX_UART:BUART:tx_state_2\
        );
        Output = \DMX_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_BOTHDIM5:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM5:PWMUDB:cmp2_less\
        );
        Output = \PWM_BOTHDIM5:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\DMX_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DMX_UART:BUART:tx_state_1\ * !\DMX_UART:BUART:tx_state_0\ * 
              \DMX_UART:BUART:tx_bitclk_enable_pre\ * 
              \DMX_UART:BUART:tx_state_2\
            + \DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              \DMX_UART:BUART:tx_bitclk_enable_pre\ * 
              \DMX_UART:BUART:tx_state_2\
            + \DMX_UART:BUART:tx_state_1\ * !\DMX_UART:BUART:tx_state_2\ * 
              \DMX_UART:BUART:tx_counter_dp\ * \DMX_UART:BUART:tx_bitclk\
            + \DMX_UART:BUART:tx_state_0\ * !\DMX_UART:BUART:tx_state_2\ * 
              \DMX_UART:BUART:tx_bitclk\
        );
        Output = \DMX_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\DMX_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DMX_UART:BUART:tx_state_1\ * !\DMX_UART:BUART:tx_state_0\ * 
              \DMX_UART:BUART:tx_bitclk_enable_pre\ * 
              \DMX_UART:BUART:tx_state_2\
            + !\DMX_UART:BUART:tx_state_1\ * !\DMX_UART:BUART:tx_state_0\ * 
              !\DMX_UART:BUART:tx_fifo_empty\ * !\DMX_UART:BUART:tx_state_2\
            + \DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              \DMX_UART:BUART:tx_bitclk_enable_pre\ * 
              \DMX_UART:BUART:tx_fifo_empty\ * \DMX_UART:BUART:tx_state_2\
            + \DMX_UART:BUART:tx_state_0\ * !\DMX_UART:BUART:tx_state_2\ * 
              \DMX_UART:BUART:tx_bitclk\
        );
        Output = \DMX_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\DMX_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_8480 ,
        cs_addr_2 => \DMX_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \DMX_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \DMX_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \DMX_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \DMX_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \DMX_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\DMX_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_8480 ,
        status_3 => \DMX_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \DMX_UART:BUART:tx_status_2\ ,
        status_1 => \DMX_UART:BUART:tx_fifo_empty\ ,
        status_0 => \DMX_UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BOTHDIM6:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM6:PWMUDB:control_7\
        );
        Output = \PWM_BOTHDIM6:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_BOTHDIM6:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BOTHDIM6:PWMUDB:prevCompare1\ * 
              \PWM_BOTHDIM6:PWMUDB:cmp1_less\
        );
        Output = \PWM_BOTHDIM6:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_BOTHDIM6:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM6:PWMUDB:cmp2_less\
        );
        Output = \PWM_BOTHDIM6:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BOTHDIM6:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM6:PWMUDB:cmp1_less\
        );
        Output = \PWM_BOTHDIM6:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_BOTHDIM6:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM6:PWMUDB:runmode_enable\ * 
              \PWM_BOTHDIM6:PWMUDB:tc_i\
        );
        Output = \PWM_BOTHDIM6:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_BOTHDIM6:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BOTHDIM6:PWMUDB:prevCompare2\ * 
              \PWM_BOTHDIM6:PWMUDB:cmp2_less\
        );
        Output = \PWM_BOTHDIM6:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_BOTHDIM6:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_168 ,
        cs_addr_2 => \PWM_BOTHDIM6:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_BOTHDIM6:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_BOTHDIM6:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_BOTHDIM6:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_BOTHDIM6:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_BOTHDIM6:PWMUDB:status_3\ ,
        chain_in => \PWM_BOTHDIM6:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_BOTHDIM6:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_BOTHDIM6:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_168 ,
        status_3 => \PWM_BOTHDIM6:PWMUDB:status_3\ ,
        status_2 => \PWM_BOTHDIM6:PWMUDB:status_2\ ,
        status_1 => \PWM_BOTHDIM6:PWMUDB:status_1\ ,
        status_0 => \PWM_BOTHDIM6:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_BOTHDIM6:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_168 ,
        control_7 => \PWM_BOTHDIM6:PWMUDB:control_7\ ,
        control_6 => \PWM_BOTHDIM6:PWMUDB:control_6\ ,
        control_5 => \PWM_BOTHDIM6:PWMUDB:control_5\ ,
        control_4 => \PWM_BOTHDIM6:PWMUDB:control_4\ ,
        control_3 => \PWM_BOTHDIM6:PWMUDB:control_3\ ,
        control_2 => \PWM_BOTHDIM6:PWMUDB:control_2\ ,
        control_1 => \PWM_BOTHDIM6:PWMUDB:control_1\ ,
        control_0 => \PWM_BOTHDIM6:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_8811, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_2:PWMUDB:runmode_enable\ * 
              \PWM_DDIM_2:PWMUDB:cmp2_less\
        );
        Output = Net_8811 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_DDIM_2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_196 ,
        cs_addr_2 => \PWM_DDIM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_DDIM_2:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_DDIM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_DDIM_2:PWMUDB:sP16:pwmdp:u1\

synccell: Name =I2C(0)_SYNC
    PORT MAP (
        in => \EZI2C:Net_175\ ,
        out => \EZI2C:Net_175_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\DMX_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_9769_SYNCOUT
        );
        Output = \DMX_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\DMX_UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8480) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DMX_UART:BUART:rx_count_2\ * !\DMX_UART:BUART:rx_count_1\ * 
              !\DMX_UART:BUART:pollcount_0\ * Net_9769_SYNCOUT
            + !\DMX_UART:BUART:rx_count_2\ * !\DMX_UART:BUART:rx_count_1\ * 
              \DMX_UART:BUART:pollcount_0\ * !Net_9769_SYNCOUT
        );
        Output = \DMX_UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =DMXRX(0)_SYNC
    PORT MAP (
        in => Net_9769 ,
        out => Net_9769_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_9775, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_87 * !\DMX_UART:BUART:txn\
        );
        Output = Net_9775 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\DMX_Control_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DMX_Control_Reg:control_7\ ,
        control_6 => \DMX_Control_Reg:control_6\ ,
        control_5 => \DMX_Control_Reg:control_5\ ,
        control_4 => \DMX_Control_Reg:control_4\ ,
        control_3 => \DMX_Control_Reg:control_3\ ,
        control_2 => \DMX_Control_Reg:control_2\ ,
        control_1 => Net_8536 ,
        control_0 => Net_87 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BOTHDIM5:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM5:PWMUDB:cmp1_less\
        );
        Output = \PWM_BOTHDIM5:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_BOTHDIM5:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BOTHDIM5:PWMUDB:prevCompare1\ * 
              \PWM_BOTHDIM5:PWMUDB:cmp1_less\
        );
        Output = \PWM_BOTHDIM5:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_BOTHDIM5:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM5:PWMUDB:runmode_enable\ * 
              \PWM_BOTHDIM5:PWMUDB:tc_i\
        );
        Output = \PWM_BOTHDIM5:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BOTHDIM5:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BOTHDIM5:PWMUDB:prevCompare2\ * 
              \PWM_BOTHDIM5:PWMUDB:cmp2_less\
        );
        Output = \PWM_BOTHDIM5:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_8775, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM5:PWMUDB:runmode_enable\ * 
              \PWM_BOTHDIM5:PWMUDB:cmp1_less\
        );
        Output = Net_8775 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_BOTHDIM5:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM5:PWMUDB:control_7\
        );
        Output = \PWM_BOTHDIM5:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_BOTHDIM5:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_168 ,
        cs_addr_2 => \PWM_BOTHDIM5:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_BOTHDIM5:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_BOTHDIM5:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_BOTHDIM5:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_BOTHDIM5:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_168 ,
        status_3 => \PWM_BOTHDIM5:PWMUDB:status_3\ ,
        status_2 => \PWM_BOTHDIM5:PWMUDB:status_2\ ,
        status_1 => \PWM_BOTHDIM5:PWMUDB:status_1\ ,
        status_0 => \PWM_BOTHDIM5:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_BOTHDIM5:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_168 ,
        control_7 => \PWM_BOTHDIM5:PWMUDB:control_7\ ,
        control_6 => \PWM_BOTHDIM5:PWMUDB:control_6\ ,
        control_5 => \PWM_BOTHDIM5:PWMUDB:control_5\ ,
        control_4 => \PWM_BOTHDIM5:PWMUDB:control_4\ ,
        control_3 => \PWM_BOTHDIM5:PWMUDB:control_3\ ,
        control_2 => \PWM_BOTHDIM5:PWMUDB:control_2\ ,
        control_1 => \PWM_BOTHDIM5:PWMUDB:control_1\ ,
        control_0 => \PWM_BOTHDIM5:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_DDIM_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_DDIM_2:PWMUDB:prevCompare1\ * 
              \PWM_DDIM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_DDIM_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\DMX_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DMX_UART:BUART:tx_state_1\ * !\DMX_UART:BUART:tx_state_0\ * 
              !\DMX_UART:BUART:tx_state_2\
            + \DMX_UART:BUART:tx_state_1\ * \DMX_UART:BUART:tx_state_0\ * 
              \DMX_UART:BUART:tx_bitclk_enable_pre\ * 
              \DMX_UART:BUART:tx_state_2\
        );
        Output = \DMX_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_DDIM_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_DDIM_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\DMX_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_8480 ,
        cs_addr_0 => \DMX_UART:BUART:counter_load_not\ ,
        ce0_reg => \DMX_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \DMX_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_8761, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM6:PWMUDB:runmode_enable\ * 
              \PWM_BOTHDIM6:PWMUDB:cmp1_less\
        );
        Output = Net_8761 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_8762, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM6:PWMUDB:runmode_enable\ * 
              \PWM_BOTHDIM6:PWMUDB:cmp2_less\
        );
        Output = Net_8762 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_8776, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BOTHDIM5:PWMUDB:runmode_enable\ * 
              \PWM_BOTHDIM5:PWMUDB:cmp2_less\
        );
        Output = Net_8776 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_BOTHDIM6:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_168 ,
        cs_addr_2 => \PWM_BOTHDIM6:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_BOTHDIM6:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_BOTHDIM6:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_BOTHDIM6:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_DDIM_2:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_2:PWMUDB:cmp2_less\
        );
        Output = \PWM_DDIM_2:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_8812, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_2:PWMUDB:runmode_enable\ * 
              \PWM_DDIM_2:PWMUDB:cmp1_less\
        );
        Output = Net_8812 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_DDIM_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_2:PWMUDB:runmode_enable\ * \PWM_DDIM_2:PWMUDB:tc_i\
        );
        Output = \PWM_DDIM_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_DDIM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DDIM_2:PWMUDB:control_7\
        );
        Output = \PWM_DDIM_2:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_DDIM_2:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_DDIM_2:PWMUDB:prevCompare2\ * 
              \PWM_DDIM_2:PWMUDB:cmp2_less\
        );
        Output = \PWM_DDIM_2:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_DDIM_2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_196 ,
        cs_addr_2 => \PWM_DDIM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_DDIM_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_DDIM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_DDIM_2:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_DDIM_2:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_DDIM_2:PWMUDB:status_3\ ,
        chain_in => \PWM_DDIM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_DDIM_2:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_DDIM_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_196 ,
        status_3 => \PWM_DDIM_2:PWMUDB:status_3\ ,
        status_2 => \PWM_DDIM_2:PWMUDB:status_2\ ,
        status_1 => \PWM_DDIM_2:PWMUDB:status_1\ ,
        status_0 => \PWM_DDIM_2:PWMUDB:status_0\ ,
        interrupt => Net_242 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_DDIM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_196 ,
        control_7 => \PWM_DDIM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_DDIM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_DDIM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_DDIM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_DDIM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_DDIM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_DDIM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_DDIM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ADIM_isr
        PORT MAP (
            interrupt => Net_236 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =DMXIsr
        PORT MAP (
            interrupt => Net_6595 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =PWMDIM_isr
        PORT MAP (
            interrupt => Net_233 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =Timer_1MS_ISR
        PORT MAP (
            interrupt => Net_1309_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_9761 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\EZI2C:isr\
        PORT MAP (
            interrupt => \EZI2C:Net_172\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = VSENSE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VSENSE(0)__PA ,
        analog_term => Net_9521 ,
        pad => VSENSE(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ADIM_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADIM_6(0)__PA ,
        pin_input => Net_8761 ,
        pad => ADIM_6(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ADIM_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADIM_5(0)__PA ,
        pin_input => Net_8775 ,
        pad => ADIM_5(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC:Bypass(0)\__PA ,
        analog_term => \ADC:Net_210\ ,
        pad => \ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = ADIM_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADIM_2(0)__PA ,
        pin_input => Net_171 ,
        pad => ADIM_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ADIM_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADIM_1(0)__PA ,
        pin_input => Net_170 ,
        pad => ADIM_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_BLUE(0)__PA ,
        pad => LED_BLUE(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RED(0)__PA ,
        pad => LED_RED(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=4]: 
Pin : Name = EXT_TEMP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EXT_TEMP(0)__PA ,
        analog_term => Net_9522 ,
        pad => EXT_TEMP(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = OFF2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OFF2(0)__PA ,
        pin_input => Net_8772 ,
        pad => OFF2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PINCHFET2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PINCHFET2(0)__PA ,
        pad => PINCHFET2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TEMP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TEMP(0)__PA ,
        analog_term => Net_9520 ,
        pad => TEMP(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = DMXTX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DMXTX(0)__PA ,
        pin_input => Net_9775 ,
        pad => DMXTX(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = ADIM_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADIM_3(0)__PA ,
        pin_input => Net_184 ,
        pad => ADIM_3(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = OFF5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OFF5(0)__PA ,
        pin_input => Net_8776 ,
        pad => OFF5(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PINCHFET5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PINCHFET5(0)__PA ,
        pad => PINCHFET5(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = OFF6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OFF6(0)__PA ,
        pin_input => Net_8762 ,
        pad => OFF6(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PINCHFET6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PINCHFET6(0)__PA ,
        pad => PINCHFET6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = OFF3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OFF3(0)__PA ,
        pin_input => Net_8812 ,
        pad => OFF3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PINCHFET3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PINCHFET3(0)__PA ,
        pad => PINCHFET3(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=1]: 
Pin : Name = OFF1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OFF1(0)__PA ,
        pin_input => Net_8773 ,
        pad => OFF1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DIPSW0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DIPSW0(0)__PA ,
        pad => DIPSW0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIPSW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DIPSW1(0)__PA ,
        pad => DIPSW1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DIPSW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DIPSW2(0)__PA ,
        pad => DIPSW2(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=3]: 
Pin : Name = OFF4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OFF4(0)__PA ,
        pin_input => Net_8811 ,
        pad => OFF4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ADIM_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADIM_4(0)__PA ,
        pin_input => Net_185 ,
        pad => ADIM_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LEDSENSE2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDSENSE2(0)__PA ,
        pad => LEDSENSE2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LEDSENSE1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDSENSE1(0)__PA ,
        pad => LEDSENSE1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PINCHFET1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PINCHFET1(0)__PA ,
        pad => PINCHFET1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = I2C(0)
    Attributes:
        Alias: scl
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2C(0)__PA ,
        fb => \EZI2C:Net_175\ ,
        pin_input => \EZI2C:Net_174\ ,
        pad => I2C(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = I2C(1)
    Attributes:
        Alias: sda
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2C(1)__PA ,
        fb => \EZI2C:Net_181\ ,
        pin_input => \EZI2C:Net_173\ ,
        pad => I2C(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GREEN(0)__PA ,
        pad => LED_GREEN(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => tmpOE__PINCHFET1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__PINCHFET1_net_0 ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "caf67277-ddeb-47d4-a068-93329037b2f0/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = DIPSW3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DIPSW3(0)__PA ,
        pad => DIPSW3(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DMXDIR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DMXDIR(0)__PA ,
        pin_input => Net_8536 ,
        pad => DMXDIR(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DMXRX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DMXRX(0)__PA ,
        fb => Net_9769 ,
        pad => DMXRX(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PINCHFET4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PINCHFET4(0)__PA ,
        pad => PINCHFET4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_168 ,
            dclk_0 => Net_168_local ,
            dclk_glb_1 => Net_196 ,
            dclk_1 => Net_196_local ,
            dclk_glb_2 => Net_8480 ,
            dclk_2 => Net_8480_local ,
            aclk_glb_0 => \ADC:Net_385\ ,
            aclk_0 => \ADC:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_381\ ,
            clk_a_dig_0 => \ADC:Net_381_local\ ,
            dclk_glb_3 => Net_1309 ,
            dclk_3 => Net_1309_local );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\EZI2C:I2C_Prim\
        PORT MAP (
            scl_in => \EZI2C:Net_175\ ,
            sda_in => \EZI2C:Net_181\ ,
            scl_out => \EZI2C:Net_174\ ,
            sda_out => \EZI2C:Net_173\ ,
            interrupt => \EZI2C:Net_172\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_8372 ,
            arb_int => \USBFS:Net_1889\ ,
            usb_int => \USBFS:Net_1876\ ,
            ept_int_8 => \USBFS:ep_int_8\ ,
            ept_int_7 => \USBFS:ep_int_7\ ,
            ept_int_6 => \USBFS:ep_int_6\ ,
            ept_int_5 => \USBFS:ep_int_5\ ,
            ept_int_4 => \USBFS:ep_int_4\ ,
            ept_int_3 => \USBFS:ep_int_3\ ,
            ept_int_2 => \USBFS:ep_int_2\ ,
            ept_int_1 => \USBFS:ep_int_1\ ,
            ept_int_0 => \USBFS:ep_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_request_7\ ,
            dma_req_6 => \USBFS:dma_request_6\ ,
            dma_req_5 => \USBFS:dma_request_5\ ,
            dma_req_4 => \USBFS:dma_request_4\ ,
            dma_req_3 => \USBFS:dma_request_3\ ,
            dma_req_2 => \USBFS:dma_request_2\ ,
            dma_req_1 => \USBFS:dma_request_1\ ,
            dma_req_0 => \USBFS:dma_request_0\ ,
            dma_termin => \USBFS:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_6386 ,
            vminus => \ADC:Net_126\ ,
            ext_pin => \ADC:Net_210\ ,
            vrefhi_out => \ADC:Net_126\ ,
            vref => \ADC:Net_235\ ,
            clock => \ADC:Net_385\ ,
            pump_clock => \ADC:Net_385\ ,
            irq => \ADC:Net_252\ ,
            next => Net_9764 ,
            data_out_udb_11 => \ADC:Net_207_11\ ,
            data_out_udb_10 => \ADC:Net_207_10\ ,
            data_out_udb_9 => \ADC:Net_207_9\ ,
            data_out_udb_8 => \ADC:Net_207_8\ ,
            data_out_udb_7 => \ADC:Net_207_7\ ,
            data_out_udb_6 => \ADC:Net_207_6\ ,
            data_out_udb_5 => \ADC:Net_207_5\ ,
            data_out_udb_4 => \ADC:Net_207_4\ ,
            data_out_udb_3 => \ADC:Net_207_3\ ,
            data_out_udb_2 => \ADC:Net_207_2\ ,
            data_out_udb_1 => \ADC:Net_207_1\ ,
            data_out_udb_0 => \ADC:Net_207_0\ ,
            eof_udb => Net_9761 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux
        PORT MAP (
            muxin_2 => Net_9522 ,
            muxin_1 => Net_9521 ,
            muxin_0 => Net_9520 ,
            vout => Net_6386 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000"
            muxin_width = 3
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |       VSENSE(0) | Analog(Net_9521)
     |   1 |     * |      NONE |         CMOS_OUT |       ADIM_6(0) | In(Net_8761)
     |   2 |     * |      NONE |         CMOS_OUT |       ADIM_5(0) | In(Net_8775)
     |   4 |     * |      NONE |      HI_Z_ANALOG | \ADC:Bypass(0)\ | Analog(\ADC:Net_210\)
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |       ADIM_2(0) | In(Net_171)
     |   4 |     * |      NONE |         CMOS_OUT |       ADIM_1(0) | In(Net_170)
     |   6 |     * |      NONE |         CMOS_OUT |     LED_BLUE(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |      LED_RED(0) | 
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------
   2 |   4 |     * |      NONE |      HI_Z_ANALOG |     EXT_TEMP(0) | Analog(Net_9522)
     |   5 |     * |      NONE |         CMOS_OUT |         OFF2(0) | In(Net_8772)
     |   6 |     * |      NONE |         CMOS_OUT |    PINCHFET2(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |         TEMP(0) | Analog(Net_9520)
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------
   3 |   6 |     * |      NONE |         CMOS_OUT |        DMXTX(0) | In(Net_9775)
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |       ADIM_3(0) | In(Net_184)
     |   2 |     * |      NONE |         CMOS_OUT |         OFF5(0) | In(Net_8776)
     |   3 |     * |      NONE |         CMOS_OUT |    PINCHFET5(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |         OFF6(0) | In(Net_8762)
     |   5 |     * |      NONE |         CMOS_OUT |    PINCHFET6(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |         OFF3(0) | In(Net_8812)
     |   7 |     * |      NONE |         CMOS_OUT |    PINCHFET3(0) | 
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------
   5 |   1 |     * |      NONE |         CMOS_OUT |         OFF1(0) | In(Net_8773)
     |   4 |     * |      NONE |      RES_PULL_UP |       DIPSW0(0) | 
     |   5 |     * |      NONE |      RES_PULL_UP |       DIPSW1(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |       DIPSW2(0) | 
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------
   6 |   3 |     * |      NONE |         CMOS_OUT |         OFF4(0) | In(Net_8811)
     |   4 |     * |      NONE |         CMOS_OUT |       ADIM_4(0) | In(Net_185)
     |   5 |     * |      NONE | RES_PULL_UP_DOWN |    LEDSENSE2(0) | 
     |   6 |     * |      NONE | RES_PULL_UP_DOWN |    LEDSENSE1(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |    PINCHFET1(0) | 
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------
  12 |   4 |     * |      NONE |    OPEN_DRAIN_LO |          I2C(0) | FB(\EZI2C:Net_175\), In(\EZI2C:Net_174\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |          I2C(1) | FB(\EZI2C:Net_181\), In(\EZI2C:Net_173\)
     |   6 |     * |      NONE |         CMOS_OUT |    LED_GREEN(0) | 
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------
  15 |   1 |     * |      NONE |      RES_PULL_UP |       DIPSW3(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |       DMXDIR(0) | In(Net_8536)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |        DMXRX(0) | FB(Net_9769)
     |   4 |     * |      NONE |         CMOS_OUT |    PINCHFET4(0) | 
     |   6 |     * |   FALLING |      HI_Z_ANALOG |   \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
--------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.079ms
Digital Placement phase: Elapsed time ==> 1s.582ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Cineo_6Channel_Driver_r.vh2" --pcf-path "Cineo_6Channel_Driver.pco" --des-name "Cineo_6Channel_Driver" --dsf-path "Cineo_6Channel_Driver.dsf" --sdc-path "Cineo_6Channel_Driver.sdc" --lib-path "Cineo_6Channel_Driver_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.649ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.163ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Cineo_6Channel_Driver_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.402ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.235ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.681ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.681ms
API generation phase: Elapsed time ==> 2s.565ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.000ms
