
****** PlanAhead v14.4 (64-bit)
  **** Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1824 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/xilins/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/xilins/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/xilins/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/alejandro/Desktop/proyectologica/proyect/pa.fromHdl.tcl
# create_project -name proyect -dir "C:/Users/alejandro/Desktop/proyectologica/proyect/planAhead_run_1" -part xc3s500efg320-4
create_project: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 384.242 ; gain = 61.918
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "contador.ucf" [current_fileset -constrset]
Adding file 'C:/Users/alejandro/Desktop/proyectologica/proyect/contador.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {contador.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top contador $srcset
# add_files [list {contador.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "D:/xilins/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/xilins/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/alejandro/Desktop/proyectologica/proyect/contador.vhf" into library work
INFO: [Designutils 20-910] Reading macro library D:/xilins/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/xilins/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/xilins/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from D:/xilins/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : D:/xilins/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/alejandro/Desktop/proyectologica/proyect/contador.ucf]
Finished Parsing UCF File [C:/Users/alejandro/Desktop/proyectologica/proyect/contador.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 8adf1694
open_rtl_design: Time (s): elapsed = 00:00:23 . Memory (MB): peak = 494.879 ; gain = 109.707
update_compile_order -fileset sim_1
startgroup
set_property package_pin N17 [get_ports clk]
endgroup
startgroup
set_property package_pin L14 [get_ports clr]
endgroup
startgroup
set_property package_pin L13 [get_ports D]
endgroup
startgroup
set_property package_pin F12 [get_ports S0]
endgroup
startgroup
set_property package_pin E12 [get_ports S1]
endgroup
startgroup
set_property package_pin E11 [get_ports S2]
endgroup
startgroup
set_property package_pin F11 [get_ports S3]
endgroup
startgroup
set_property package_pin C11 [get_ports S4]
endgroup
startgroup
set_property package_pin D11 [get_ports S5]
endgroup
set_property pulltype PULLUP [get_ports [list clk]]
set_property pulltype PULLUP [get_ports [list clr]]
set_property pulltype PULLUP [get_ports [list D]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Nov 29 15:50:23 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
