lw $t3, $zero, 4
ori $t4, $t3, 0     
jr $zero
   


comment: andi different registers
