INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch_v2/shiftRegSynch.srcs/sources_1/new/shiftregsynch_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftregsynch_top
