INFO-FLOW: Workspace /home/ino-s1910023/final/single/final/solution_final opened at Thu Jan 07 00:21:00 JST 2021
Execute     config_clock -quiet -name default -period 3.33 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     set_part xcvu9p-flgb2104-2-i 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data single -quiet 
Command       ap_part_info done; 1.07 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcvu9p-flgb2104-2-i 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data resources 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.18 sec.
Execute     ap_part_info -data single -name xcvu9p-flgb2104-2-i 
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data resources 
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=xocc 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=0 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
Execute       config_export -vivado_optimization_level=0 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_export -vivado_optimization_level' config_export -vivado_phys_opt=none 
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
Execute         config_export -vivado_phys_opt=none 
Execute       get_config_compile -pipeline_loops 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_compile -pipeline_loops=64 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
Execute       config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
Execute       get_config_compile -name_max_length 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_compile -name_max_length=80 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_schedule -enable_dsp_full_reg=1 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
Execute       config_schedule -enable_dsp_full_reg=1 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       get_config_rtl -module_auto_prefix 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_rtl -module_auto_prefix=1 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
Execute       config_rtl -module_auto_prefix=1 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_interface -m_axi_addr64=1 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
Execute       config_interface -m_axi_addr64=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty 27% 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
Execute       set_clock_uncertainty 27% 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 0.899 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.899ns.
Command   open_solution done; 1.39 sec.
Execute   set_part xcvu9p-flgb2104-2-i 
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcvu9p-flgb2104-2-i 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data resources 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 3.33 -name default 
Execute     config_clock -quiet -name default -period 3.33 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
Execute   config_sdx -optimization_level none -target xocc 
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_export -vivado_optimization_level' config_export -vivado_phys_opt=place 
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
Execute       config_export -vivado_phys_opt=place 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=0 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
Execute     config_export -vivado_optimization_level=0 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_export -vivado_optimization_level' config_export -vivado_phys_opt=none 
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
Execute       config_export -vivado_phys_opt=none 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty 27% 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
Execute     set_clock_uncertainty 27% 
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel/kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling src/kernel/kernel.cpp as C++
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       is_encrypted src/kernel/kernel.cpp 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel/kernel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pp.0.cpp" 
INFO-FLOW: exec /home/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/kernel/kernel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pp.0.cpp
Command       clang done; 1.56 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /home/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.09 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pp.0.cpp"  -o "/home/ino-s1910023/final/single/final/solution_final/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pp.0.cpp -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from src/kernel/kernel.cpp:1:
In file included from src/kernel/kernel.cpp:9:
src/kernel/optimizer.h:15:37: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_fixed<16, 4, AP_RND, AP_SAT> lr = 0.01;
                                    ^
src/kernel/optimizer.h:16:44: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_fixed<16, 4, AP_RND, AP_SAT> decayrate = 0.99;
                                           ^
src/kernel/optimizer.h:17:40: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_fixed<16, 4, AP_RND, AP_SAT> delta = 0.000001;
                                       ^
3 warnings generated.
Command       clang done; 3.58 sec.
INFO-FLOW: Done: GCC PP time: 9.2 seconds per iteration
Execute       source /home/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pp.0.cpp std=gnu++98 -directive=/home/ino-s1910023/final/single/final/solution_final/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/ino-s1910023/final/single/final/solution_final/.autopilot/db/.systemc_flag -quiet -fix-errors /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.58 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pp.0.cpp std=gnu++98 -directive=/home/ino-s1910023/final/single/final/solution_final/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/ino-s1910023/final/single/final/solution_final/.autopilot/db/all.directive.json -quiet -fix-errors /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.56 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ino-s1910023/final/single/final/solution_final/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.diag.yml /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.out.log 2> /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.err.log 
Command       ap_eval done; 4.3 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/ino-s1910023/final/single/final/solution_final/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.out.log 2> /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.err.log 
Command         ap_eval done; 7.02 sec.
Execute         source /home/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/xilinx-legacy-rewriter.kernel.pp.0.cpp.out.log 2> /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/xilinx-legacy-rewriter.kernel.pp.0.cpp.err.log 
Command         ap_eval done; 3.23 sec.
Command       tidy_31 done; 10.72 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 18.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /home/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.83 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.bc" 
INFO-FLOW: exec /home/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.bc
Command       clang done; 3.74 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.g.bc -hls-opt -except-internalize kerneldl -L/home/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.g 
Command       llvm-ld done; 1.95 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 959.398 ; gain = 529.223 ; free physical = 21981 ; free virtual = 76991
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 959.398 ; gain = 529.223 ; free physical = 21981 ; free virtual = 76991
Execute       get_config_sdx -target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.pp.bc -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.42 sec.
Execute         llvm-ld /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.pp.0.bc -disable-opt -L/home/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.78 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kerneldl -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.g.0.bc -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 4.31 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1031.207 ; gain = 601.031 ; free physical = 21763 ; free virtual = 76802
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.g.1.bc -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'LSTM::forward' (src/kernel/cnn.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'LSTM::backward' (src/kernel/cnn.h:218) automatically.
Command         transform done; 2.52 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.g.2.prechk.bc -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] src/kernel/optimizer.h:65: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.41 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1157.414 ; gain = 727.238 ; free physical = 21676 ; free virtual = 76728
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.g.1.bc to /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/ino-s1910023/final/single/final/solution_final/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.o.1.bc -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (src/kernel/cnn.h:35) in function 'LSTM::forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (src/kernel/cnn.h:40) in function 'LSTM::forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (src/kernel/cnn.h:52) in function 'LSTM::forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' (src/kernel/cnn.h:64) in function 'LSTM::forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' (src/kernel/cnn.h:135) in function 'LSTM::forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' (src/kernel/cnn.h:141) in function 'LSTM::forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (src/kernel/cnn.h:184) in function 'LSTM::backward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4.1' (src/kernel/cnn.h:246) in function 'LSTM::backward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' (src/kernel/cnn.h:275) in function 'LSTM::backward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (src/kernel/cnn.h:522) in function 'cnn::predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (src/kernel/cnn.h:543) in function 'cnn::predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (src/kernel/cnn.h:610) in function 'cnn::gradient' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (src/kernel/cnn.h:618) in function 'cnn::gradient' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' (src/kernel/cnn.h:639) in function 'cnn::gradient' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (src/kernel/optimizer.h:21) in function 'rmsprop::update' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (src/kernel/optimizer.h:49) in function 'rmsprop::updateb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (src/kernel/cnn.h:398) in function 'kerneldl' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (src/kernel/cnn.h:447) in function 'kerneldl' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-57' (src/kernel/kernel.cpp:662) in function 'kerneldl' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-58' (src/kernel/kernel.cpp:682) in function 'kerneldl' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-59' (src/kernel/kernel.cpp:708) in function 'kerneldl' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-60' (src/kernel/kernel.cpp:750) in function 'kerneldl' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'LSTM::forward' (src/kernel/cnn.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'LSTM::backward' (src/kernel/cnn.h:218) automatically.
Command         transform done; 7.57 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.o.1.tmp.bc -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/optimizer.h:55:4) to (src/kernel/optimizer.h:49:28) in function 'rmsprop::updateb'... converting 59 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/optimizer.h:27:4) to (src/kernel/optimizer.h:21:28) in function 'rmsprop::update'... converting 59 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/kernel.cpp:583:5) to (src/kernel/kernel.cpp:582:29) in function 'kerneldl'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/kernel.cpp:601:5) to (src/kernel/kernel.cpp:600:29) in function 'kerneldl'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/kernel.cpp:613:5) to (src/kernel/kernel.cpp:612:29) in function 'kerneldl'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/kernel.cpp:621:5) to (src/kernel/kernel.cpp:620:29) in function 'kerneldl'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:108:8) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:83:10) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185:19) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:66:5) to (src/kernel/cnn.h:66:13) in function 'LSTM::forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:67:13) to (src/kernel/cnn.h:67:13) in function 'LSTM::forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:69:13) to (src/kernel/cnn.h:69:13) in function 'LSTM::forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:70:13) to (src/kernel/cnn.h:70:13) in function 'LSTM::forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:72:13) to (src/kernel/cnn.h:72:13) in function 'LSTM::forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:73:13) to (src/kernel/cnn.h:73:13) in function 'LSTM::forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:75:13) to (src/kernel/cnn.h:75:13) in function 'LSTM::forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:76:13) to (src/kernel/cnn.h:76:13) in function 'LSTM::forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:80:4) to (src/kernel/cnn.h:80:4) in function 'LSTM::forward'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:81:4) to (src/kernel/cnn.h:81:4) in function 'LSTM::forward'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:82:4) to (src/kernel/cnn.h:82:4) in function 'LSTM::forward'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:83:4) to (src/kernel/cnn.h:83:4) in function 'LSTM::forward'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:88:4) to (src/kernel/cnn.h:87:27) in function 'LSTM::forward'... converting 216 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:197:18) to (src/kernel/cnn.h:198:4) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:199:18) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:208:4) to (src/kernel/cnn.h:207:31) in function 'LSTM::backward'... converting 77 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:249:5) to (src/kernel/cnn.h:249:26) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:250:26) to (src/kernel/cnn.h:250:26) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:251:26) to (src/kernel/cnn.h:251:26) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:252:26) to (src/kernel/cnn.h:252:26) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:254:26) to (src/kernel/cnn.h:254:26) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:255:26) to (src/kernel/cnn.h:255:26) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:256:26) to (src/kernel/cnn.h:256:26) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:257:26) to (src/kernel/cnn.h:257:26) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:261:4) to (src/kernel/cnn.h:261:4) in function 'LSTM::backward'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:262:4) to (src/kernel/cnn.h:262:4) in function 'LSTM::backward'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:263:4) to (src/kernel/cnn.h:263:4) in function 'LSTM::backward'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:264:4) to (src/kernel/cnn.h:264:4) in function 'LSTM::backward'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:278:5) to (src/kernel/cnn.h:278:86) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:283:14) to (src/kernel/cnn.h:283:78) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'LSTM::backward' (src/kernel/cnn.h:158)...6 expression(s) balanced.
Command         transform done; 5.07 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1301.090 ; gain = 870.914 ; free physical = 21527 ; free virtual = 76597
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.o.2.bc -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (src/kernel/cnn.h:62:16) in function 'LSTM::forward' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'two' (src/kernel/cnn.h:244:4) in function 'LSTM::backward' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'three' (src/kernel/cnn.h:274:4) in function 'LSTM::backward'.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxf_.V' as a bitwidth mismatch was detected between port 'wxf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:710:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxf_.V' as a bitwidth mismatch was detected between port 'wxf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:327:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxg_.V' as a bitwidth mismatch was detected between port 'wxg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:711:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxg_.V' as a bitwidth mismatch was detected between port 'wxg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:332:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxi_.V' as a bitwidth mismatch was detected between port 'wxi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:712:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxi_.V' as a bitwidth mismatch was detected between port 'wxi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:337:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxo_.V' as a bitwidth mismatch was detected between port 'wxo_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:713:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxo_.V' as a bitwidth mismatch was detected between port 'wxo_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:342:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whf_.V' as a bitwidth mismatch was detected between port 'whf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:714:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whf_.V' as a bitwidth mismatch was detected between port 'whf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:347:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whg_.V' as a bitwidth mismatch was detected between port 'whg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:715:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whg_.V' as a bitwidth mismatch was detected between port 'whg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:352:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whi_.V' as a bitwidth mismatch was detected between port 'whi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:716:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whi_.V' as a bitwidth mismatch was detected between port 'whi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:357:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'who_.V' as a bitwidth mismatch was detected between port 'who_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:717:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'who_.V' as a bitwidth mismatch was detected between port 'who_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:362:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxf2_.V' as a bitwidth mismatch was detected between port 'wxf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:718:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxf2_.V' as a bitwidth mismatch was detected between port 'wxf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:367:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxg2_.V' as a bitwidth mismatch was detected between port 'wxg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:719:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxg2_.V' as a bitwidth mismatch was detected between port 'wxg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:372:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxi2_.V' as a bitwidth mismatch was detected between port 'wxi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:720:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxi2_.V' as a bitwidth mismatch was detected between port 'wxi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:377:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxo2_.V' as a bitwidth mismatch was detected between port 'wxo2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:721:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxo2_.V' as a bitwidth mismatch was detected between port 'wxo2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:382:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whf2_.V' as a bitwidth mismatch was detected between port 'whf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:722:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whf2_.V' as a bitwidth mismatch was detected between port 'whf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:387:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whg2_.V' as a bitwidth mismatch was detected between port 'whg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:723:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whg2_.V' as a bitwidth mismatch was detected between port 'whg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:392:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whi2_.V' as a bitwidth mismatch was detected between port 'whi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:724:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whi2_.V' as a bitwidth mismatch was detected between port 'whi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:397:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'who2_.V' as a bitwidth mismatch was detected between port 'who2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:725:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'who2_.V' as a bitwidth mismatch was detected between port 'who2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:402:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bf_.V' as a bitwidth mismatch was detected between port 'bf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:752:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bf_.V' as a bitwidth mismatch was detected between port 'bf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:494:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bg_.V' as a bitwidth mismatch was detected between port 'bg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:753:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bg_.V' as a bitwidth mismatch was detected between port 'bg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:499:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bi_.V' as a bitwidth mismatch was detected between port 'bi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:754:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bi_.V' as a bitwidth mismatch was detected between port 'bi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:504:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bo_.V' as a bitwidth mismatch was detected between port 'bo_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:755:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bo_.V' as a bitwidth mismatch was detected between port 'bo_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:509:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bf2_.V' as a bitwidth mismatch was detected between port 'bf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:756:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bf2_.V' as a bitwidth mismatch was detected between port 'bf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:514:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bg2_.V' as a bitwidth mismatch was detected between port 'bg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:757:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bg2_.V' as a bitwidth mismatch was detected between port 'bg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:519:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bi2_.V' as a bitwidth mismatch was detected between port 'bi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:758:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bi2_.V' as a bitwidth mismatch was detected between port 'bi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:524:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bo2_.V' as a bitwidth mismatch was detected between port 'bo2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:759:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bo2_.V' as a bitwidth mismatch was detected between port 'bo2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:529:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxf_.V' as a bitwidth mismatch was detected between port 'h_wxf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:727:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxf_.V' as a bitwidth mismatch was detected between port 'h_wxf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:408:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxg_.V' as a bitwidth mismatch was detected between port 'h_wxg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:728:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxg_.V' as a bitwidth mismatch was detected between port 'h_wxg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:413:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxi_.V' as a bitwidth mismatch was detected between port 'h_wxi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:729:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxi_.V' as a bitwidth mismatch was detected between port 'h_wxi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:418:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxo_.V' as a bitwidth mismatch was detected between port 'h_wxo_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:730:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxo_.V' as a bitwidth mismatch was detected between port 'h_wxo_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:423:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whf_.V' as a bitwidth mismatch was detected between port 'h_whf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:731:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whf_.V' as a bitwidth mismatch was detected between port 'h_whf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:428:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whg_.V' as a bitwidth mismatch was detected between port 'h_whg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:732:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whg_.V' as a bitwidth mismatch was detected between port 'h_whg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:433:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whi_.V' as a bitwidth mismatch was detected between port 'h_whi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:733:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whi_.V' as a bitwidth mismatch was detected between port 'h_whi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:438:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_who_.V' as a bitwidth mismatch was detected between port 'h_who_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:734:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_who_.V' as a bitwidth mismatch was detected between port 'h_who_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:443:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxf2_.V' as a bitwidth mismatch was detected between port 'h_wxf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:735:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxf2_.V' as a bitwidth mismatch was detected between port 'h_wxf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:448:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxg2_.V' as a bitwidth mismatch was detected between port 'h_wxg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:736:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxg2_.V' as a bitwidth mismatch was detected between port 'h_wxg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:453:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxi2_.V' as a bitwidth mismatch was detected between port 'h_wxi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:737:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxi2_.V' as a bitwidth mismatch was detected between port 'h_wxi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:458:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxo2_.V' as a bitwidth mismatch was detected between port 'h_wxo2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:738:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxo2_.V' as a bitwidth mismatch was detected between port 'h_wxo2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:463:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whf2_.V' as a bitwidth mismatch was detected between port 'h_whf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:739:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whf2_.V' as a bitwidth mismatch was detected between port 'h_whf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:468:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whg2_.V' as a bitwidth mismatch was detected between port 'h_whg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:740:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whg2_.V' as a bitwidth mismatch was detected between port 'h_whg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:473:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whi2_.V' as a bitwidth mismatch was detected between port 'h_whi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:741:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whi2_.V' as a bitwidth mismatch was detected between port 'h_whi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:478:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_who2_.V' as a bitwidth mismatch was detected between port 'h_who2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:742:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_who2_.V' as a bitwidth mismatch was detected between port 'h_who2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:483:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bf_.V' as a bitwidth mismatch was detected between port 'h_bf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:761:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bf_.V' as a bitwidth mismatch was detected between port 'h_bf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:535:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bg_.V' as a bitwidth mismatch was detected between port 'h_bg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:762:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bg_.V' as a bitwidth mismatch was detected between port 'h_bg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:540:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bi_.V' as a bitwidth mismatch was detected between port 'h_bi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:763:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bi_.V' as a bitwidth mismatch was detected between port 'h_bi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:545:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bo_.V' as a bitwidth mismatch was detected between port 'h_bo_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:764:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bo_.V' as a bitwidth mismatch was detected between port 'h_bo_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:550:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bf2_.V' as a bitwidth mismatch was detected between port 'h_bf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:765:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bf2_.V' as a bitwidth mismatch was detected between port 'h_bf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:555:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bg2_.V' as a bitwidth mismatch was detected between port 'h_bg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:766:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bg2_.V' as a bitwidth mismatch was detected between port 'h_bg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:560:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bi2_.V' as a bitwidth mismatch was detected between port 'h_bi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:767:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bi2_.V' as a bitwidth mismatch was detected between port 'h_bi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:565:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bo2_.V' as a bitwidth mismatch was detected between port 'h_bo2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:768:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bo2_.V' as a bitwidth mismatch was detected between port 'h_bo2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:570:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [XFORM 203-631] Renaming function 'rmsprop::updateb' to 'updateb' (src/kernel/optimizer.h:46)
WARNING: [XFORM 203-631] Renaming function 'rmsprop::update' to 'update' (src/kernel/optimizer.h:18)
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185)
WARNING: [XFORM 203-631] Renaming function 'cnn::predict' to 'predict' (src/kernel/cnn.h:481)
WARNING: [XFORM 203-631] Renaming function 'cnn::gradient' to 'gradient' (src/kernel/cnn.h:568)
WARNING: [XFORM 203-631] Renaming function 'LSTM::forward' to 'forward' (src/kernel/cnn.h:27)
WARNING: [XFORM 203-631] Renaming function 'LSTM::backward' to 'backward' (src/kernel/cnn.h:158)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 24000 on port 'gmem' (src/kernel/kernel.cpp:585:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 48000 on port 'gmem' (src/kernel/kernel.cpp:615:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 24000 on port 'gmem' (src/kernel/kernel.cpp:623:21). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 48000 on port 'gmem' (src/kernel/kernel.cpp:603:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'h.V' (src/kernel/optimizer.h:60:19)
INFO: [HLS 200-472] Inferring partial write operation for 'params.V' (src/kernel/optimizer.h:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'h.V' (src/kernel/optimizer.h:32:19)
INFO: [HLS 200-472] Inferring partial write operation for 'params.V' (src/kernel/optimizer.h:40:34)
INFO: [HLS 200-472] Inferring partial write operation for 'h_next.V' (src/kernel/cnn.h:524:4)
INFO: [HLS 200-472] Inferring partial write operation for 'c_next.V' (src/kernel/cnn.h:525:4)
INFO: [HLS 200-472] Inferring partial write operation for 'h_next.V' (src/kernel/cnn.h:545:4)
INFO: [HLS 200-472] Inferring partial write operation for 'c_next.V' (src/kernel/cnn.h:546:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxf.V' (src/kernel/cnn.h:406:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxg.V' (src/kernel/cnn.h:407:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxi.V' (src/kernel/cnn.h:408:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxo.V' (src/kernel/cnn.h:409:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxf2.V' (src/kernel/cnn.h:416:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxg2.V' (src/kernel/cnn.h:417:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxi2.V' (src/kernel/cnn.h:418:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxo2.V' (src/kernel/cnn.h:419:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhf.V' (src/kernel/cnn.h:427:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhg.V' (src/kernel/cnn.h:428:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhi.V' (src/kernel/cnn.h:429:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswho.V' (src/kernel/cnn.h:430:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhf2.V' (src/kernel/cnn.h:437:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhg2.V' (src/kernel/cnn.h:438:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhi2.V' (src/kernel/cnn.h:439:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswho2.V' (src/kernel/cnn.h:440:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbf.V' (src/kernel/cnn.h:455:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbg.V' (src/kernel/cnn.h:456:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbi.V' (src/kernel/cnn.h:457:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbo.V' (src/kernel/cnn.h:458:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbf2.V' (src/kernel/cnn.h:465:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbg2.V' (src/kernel/cnn.h:466:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbi2.V' (src/kernel/cnn.h:467:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbo2.V' (src/kernel/cnn.h:468:4)
INFO: [HLS 200-472] Inferring partial write operation for 'wxf.V' (src/kernel/kernel.cpp:327:2)
INFO: [HLS 200-472] Inferring partial write operation for 'wxg.V' (src/kernel/kernel.cpp:332:2)
INFO: [HLS 200-472] Inferring partial write operation for 'wxi.V' (src/kernel/kernel.cpp:337:2)
INFO: [HLS 200-472] Inferring partial write operation for 'wxo.V' (src/kernel/kernel.cpp:342:2)
INFO: [HLS 200-472] Inferring partial write operation for 'whf.V' (src/kernel/kernel.cpp:347:2)
INFO: [HLS 200-472] Inferring partial write operation for 'whg.V' (src/kernel/kernel.cpp:352:2)
INFO: [HLS 200-472] Inferring partial write operation for 'whi.V' (src/kernel/kernel.cpp:357:2)
INFO: [HLS 200-472] Inferring partial write operation for 'who.V' (src/kernel/kernel.cpp:362:2)
INFO: [HLS 200-472] Inferring partial write operation for 'wxf2.V' (src/kernel/kernel.cpp:367:2)
INFO: [HLS 200-472] Inferring partial write operation for 'wxg2.V' (src/kernel/kernel.cpp:372:2)
INFO: [HLS 200-472] Inferring partial write operation for 'wxi2.V' (src/kernel/kernel.cpp:377:2)
INFO: [HLS 200-472] Inferring partial write operation for 'wxo2.V' (src/kernel/kernel.cpp:382:2)
INFO: [HLS 200-472] Inferring partial write operation for 'whf2.V' (src/kernel/kernel.cpp:387:2)
INFO: [HLS 200-472] Inferring partial write operation for 'whg2.V' (src/kernel/kernel.cpp:392:2)
INFO: [HLS 200-472] Inferring partial write operation for 'whi2.V' (src/kernel/kernel.cpp:397:2)
INFO: [HLS 200-472] Inferring partial write operation for 'who2.V' (src/kernel/kernel.cpp:402:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_wxf.V' (src/kernel/kernel.cpp:408:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_wxg.V' (src/kernel/kernel.cpp:413:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_wxi.V' (src/kernel/kernel.cpp:418:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_wxo.V' (src/kernel/kernel.cpp:423:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_whf.V' (src/kernel/kernel.cpp:428:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_whg.V' (src/kernel/kernel.cpp:433:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_whi.V' (src/kernel/kernel.cpp:438:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_who.V' (src/kernel/kernel.cpp:443:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_wxf2.V' (src/kernel/kernel.cpp:448:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_wxg2.V' (src/kernel/kernel.cpp:453:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_wxi2.V' (src/kernel/kernel.cpp:458:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_wxo2.V' (src/kernel/kernel.cpp:463:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_whf2.V' (src/kernel/kernel.cpp:468:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_whg2.V' (src/kernel/kernel.cpp:473:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_whi2.V' (src/kernel/kernel.cpp:478:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_who2.V' (src/kernel/kernel.cpp:483:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bf.V' (src/kernel/kernel.cpp:494:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bg.V' (src/kernel/kernel.cpp:499:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bi.V' (src/kernel/kernel.cpp:504:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bo.V' (src/kernel/kernel.cpp:509:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bf2.V' (src/kernel/kernel.cpp:514:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bg2.V' (src/kernel/kernel.cpp:519:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bi2.V' (src/kernel/kernel.cpp:524:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bo2.V' (src/kernel/kernel.cpp:529:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_bf.V' (src/kernel/kernel.cpp:535:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_bg.V' (src/kernel/kernel.cpp:540:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_bi.V' (src/kernel/kernel.cpp:545:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_bo.V' (src/kernel/kernel.cpp:550:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_bf2.V' (src/kernel/kernel.cpp:555:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_bg2.V' (src/kernel/kernel.cpp:560:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_bi2.V' (src/kernel/kernel.cpp:565:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_bo2.V' (src/kernel/kernel.cpp:570:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bufferx.V' (src/kernel/kernel.cpp:585:2)
INFO: [HLS 200-472] Inferring partial write operation for 'buffery.V' (src/kernel/kernel.cpp:595:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bufferd.V' (src/kernel/kernel.cpp:615:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxf.V' (src/kernel/kernel.cpp:664:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxg.V' (src/kernel/kernel.cpp:665:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxi.V' (src/kernel/kernel.cpp:666:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxo.V' (src/kernel/kernel.cpp:667:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhf.V' (src/kernel/kernel.cpp:668:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhg.V' (src/kernel/kernel.cpp:669:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhi.V' (src/kernel/kernel.cpp:670:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswho.V' (src/kernel/kernel.cpp:671:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxf2.V' (src/kernel/kernel.cpp:672:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxg2.V' (src/kernel/kernel.cpp:673:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxi2.V' (src/kernel/kernel.cpp:674:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxo2.V' (src/kernel/kernel.cpp:675:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhf2.V' (src/kernel/kernel.cpp:676:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhg2.V' (src/kernel/kernel.cpp:677:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhi2.V' (src/kernel/kernel.cpp:678:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswho2.V' (src/kernel/kernel.cpp:679:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbf.V' (src/kernel/kernel.cpp:684:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbg.V' (src/kernel/kernel.cpp:685:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbi.V' (src/kernel/kernel.cpp:686:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbo.V' (src/kernel/kernel.cpp:687:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbf2.V' (src/kernel/kernel.cpp:688:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbg2.V' (src/kernel/kernel.cpp:689:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbi2.V' (src/kernel/kernel.cpp:690:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbo2.V' (src/kernel/kernel.cpp:691:6)
INFO: [HLS 200-472] Inferring partial write operation for 'cnn.hs.V' (src/kernel/cnn.h:612:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dout.V' (src/kernel/cnn.h:613:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dc.V' (src/kernel/cnn.h:620:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dh.V' (src/kernel/cnn.h:621:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dc.V' (src/kernel/cnn.h:641:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dh.V' (src/kernel/cnn.h:642:4)
INFO: [HLS 200-472] Inferring partial write operation for 'in.V' (src/kernel/cnn.h:37:5)
INFO: [HLS 200-472] Inferring partial write operation for 'in.V' (src/kernel/cnn.h:43:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c_prev.V' (src/kernel/cnn.h:54:4)
INFO: [HLS 200-472] Inferring partial write operation for 'h_prev.V' (src/kernel/cnn.h:55:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:56:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:57:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:59:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:66:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:66:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:66:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:67:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:67:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:67:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:69:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:69:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:69:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:70:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:70:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:70:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:72:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:72:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:72:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:75:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:75:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:75:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:76:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:76:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:76:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:80:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:80:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:80:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:81:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:81:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:81:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:82:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:82:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:82:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:83:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:83:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:83:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:96:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:98:11)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:101:20)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:104:20)
INFO: [HLS 200-472] Inferring partial write operation for 'c_next.V' (src/kernel/cnn.h:110:33)
INFO: [HLS 200-472] Inferring partial write operation for 'h_next.V' (src/kernel/cnn.h:117:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.cache.V' (src/kernel/cnn.h:120:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.cache.V' (src/kernel/cnn.h:121:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.cache.V' (src/kernel/cnn.h:122:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.cache.V' (src/kernel/cnn.h:123:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.cache.V' (src/kernel/cnn.h:124:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.cache.V' (src/kernel/cnn.h:125:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.cache.V' (src/kernel/cnn.h:126:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.cache.V' (src/kernel/cnn.h:127:4)
INFO: [HLS 200-472] Inferring partial write operation for 'y.V' (src/kernel/cnn.h:137:5)
INFO: [HLS 200-472] Inferring partial write operation for 'y.V' (src/kernel/cnn.h:144:5)
INFO: [HLS 200-472] Inferring partial write operation for 'x.V' (src/kernel/cnn.h:186:4)
INFO: [HLS 200-472] Inferring partial write operation for 'h_prev.V' (src/kernel/cnn.h:187:4)
INFO: [HLS 200-472] Inferring partial write operation for 'c_prev.V' (src/kernel/cnn.h:188:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:189:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:190:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:191:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:192:4)
INFO: [HLS 200-472] Inferring partial write operation for 'c_next.V' (src/kernel/cnn.h:193:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dh_next.V' (src/kernel/cnn.h:197:18)
INFO: [HLS 200-472] Inferring partial write operation for 'dh_next.V' (src/kernel/cnn.h:199:18)
INFO: [HLS 200-472] Inferring partial write operation for 'dh.V' (src/kernel/cnn.h:202:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dc_next.V' (src/kernel/cnn.h:226:17)
INFO: [HLS 200-472] Inferring partial write operation for 'di.V' (src/kernel/cnn.h:229:33)
INFO: [HLS 200-472] Inferring partial write operation for 'df.V' (src/kernel/cnn.h:231:40)
INFO: [HLS 200-472] Inferring partial write operation for 'do_.V' (src/kernel/cnn.h:235:35)
INFO: [HLS 200-472] Inferring partial write operation for 'dg.V' (src/kernel/cnn.h:238:28)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxf.V' (src/kernel/cnn.h:249:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxf.V' (src/kernel/cnn.h:249:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxf.V' (src/kernel/cnn.h:249:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxg.V' (src/kernel/cnn.h:250:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxg.V' (src/kernel/cnn.h:250:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxg.V' (src/kernel/cnn.h:250:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxi.V' (src/kernel/cnn.h:251:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxi.V' (src/kernel/cnn.h:251:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxi.V' (src/kernel/cnn.h:251:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxo.V' (src/kernel/cnn.h:252:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxo.V' (src/kernel/cnn.h:252:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxo.V' (src/kernel/cnn.h:252:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhf.V' (src/kernel/cnn.h:254:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhf.V' (src/kernel/cnn.h:254:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhf.V' (src/kernel/cnn.h:254:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhg.V' (src/kernel/cnn.h:255:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhg.V' (src/kernel/cnn.h:255:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhg.V' (src/kernel/cnn.h:255:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhi.V' (src/kernel/cnn.h:256:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhi.V' (src/kernel/cnn.h:256:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhi.V' (src/kernel/cnn.h:256:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswho.V' (src/kernel/cnn.h:257:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswho.V' (src/kernel/cnn.h:257:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswho.V' (src/kernel/cnn.h:257:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbf.V' (src/kernel/cnn.h:261:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbf.V' (src/kernel/cnn.h:261:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbf.V' (src/kernel/cnn.h:261:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbg.V' (src/kernel/cnn.h:262:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbg.V' (src/kernel/cnn.h:262:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbg.V' (src/kernel/cnn.h:262:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbi.V' (src/kernel/cnn.h:263:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbi.V' (src/kernel/cnn.h:263:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbi.V' (src/kernel/cnn.h:263:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbo.V' (src/kernel/cnn.h:264:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbo.V' (src/kernel/cnn.h:264:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbo.V' (src/kernel/cnn.h:264:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dout.V' (src/kernel/cnn.h:278:86)
INFO: [HLS 200-472] Inferring partial write operation for 'dout.V' (src/kernel/cnn.h:278:86)
INFO: [HLS 200-472] Inferring partial write operation for 'dh.V' (src/kernel/cnn.h:283:78)
INFO: [HLS 200-472] Inferring partial write operation for 'dh.V' (src/kernel/cnn.h:283:78)
INFO: [HLS 200-472] Inferring partial write operation for 'dh.V' (src/kernel/cnn.h:283:78)
INFO: [HLS 200-472] Inferring partial write operation for 'dout.V' (src/kernel/cnn.h:278:86)
Command         transform done; 46.05 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 1359.402 ; gain = 929.227 ; free physical = 21386 ; free virtual = 76463
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 68.15 sec.
Command     elaborate done; 112.64 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kerneldl' ...
Execute       ap_set_top_model kerneldl 
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
Execute       get_model_list kerneldl -filter all-wo-channel -topdown 
Execute       preproc_iomode -model kerneldl 
Execute       preproc_iomode -model predict 
Execute       preproc_iomode -model forward 
Execute       preproc_iomode -model updateb 
Execute       preproc_iomode -model update 
Execute       preproc_iomode -model gradient 
Execute       preproc_iomode -model backward 
Execute       preproc_iomode -model generic_tanh<double> 
Execute       preproc_iomode -model exp_generic<double> 
Execute       get_model_list kerneldl -filter all-wo-channel 
INFO-FLOW: Model list for configure: exp_generic<double> generic_tanh<double> backward gradient update updateb forward predict kerneldl
INFO-FLOW: Configuring Module : exp_generic<double> ...
Execute       set_default_model exp_generic<double> 
Execute       apply_spec_resource_limit exp_generic<double> 
INFO-FLOW: Configuring Module : generic_tanh<double> ...
Execute       set_default_model generic_tanh<double> 
Execute       apply_spec_resource_limit generic_tanh<double> 
INFO-FLOW: Configuring Module : backward ...
Execute       set_default_model backward 
Execute       apply_spec_resource_limit backward 
INFO-FLOW: Configuring Module : gradient ...
Execute       set_default_model gradient 
Execute       apply_spec_resource_limit gradient 
INFO-FLOW: Configuring Module : update ...
Execute       set_default_model update 
Execute       apply_spec_resource_limit update 
INFO-FLOW: Configuring Module : updateb ...
Execute       set_default_model updateb 
Execute       apply_spec_resource_limit updateb 
INFO-FLOW: Configuring Module : forward ...
Execute       set_default_model forward 
Execute       apply_spec_resource_limit forward 
INFO-FLOW: Configuring Module : predict ...
Execute       set_default_model predict 
Execute       apply_spec_resource_limit predict 
INFO-FLOW: Configuring Module : kerneldl ...
Execute       set_default_model kerneldl 
Execute       apply_spec_resource_limit kerneldl 
INFO-FLOW: Model list for preprocess: exp_generic<double> generic_tanh<double> backward gradient update updateb forward predict kerneldl
INFO-FLOW: Preprocessing Module: exp_generic<double> ...
Execute       set_default_model exp_generic<double> 
Execute       cdfg_preprocess -model exp_generic<double> 
Execute       rtl_gen_preprocess exp_generic<double> 
INFO-FLOW: Preprocessing Module: generic_tanh<double> ...
Execute       set_default_model generic_tanh<double> 
Execute       cdfg_preprocess -model generic_tanh<double> 
Execute       rtl_gen_preprocess generic_tanh<double> 
INFO-FLOW: Preprocessing Module: backward ...
Execute       set_default_model backward 
Execute       cdfg_preprocess -model backward 
Execute       rtl_gen_preprocess backward 
INFO-FLOW: Preprocessing Module: gradient ...
Execute       set_default_model gradient 
Execute       cdfg_preprocess -model gradient 
Execute       rtl_gen_preprocess gradient 
INFO-FLOW: Preprocessing Module: update ...
Execute       set_default_model update 
Execute       cdfg_preprocess -model update 
Execute       rtl_gen_preprocess update 
INFO-FLOW: Preprocessing Module: updateb ...
Execute       set_default_model updateb 
Execute       cdfg_preprocess -model updateb 
Execute       rtl_gen_preprocess updateb 
INFO-FLOW: Preprocessing Module: forward ...
Execute       set_default_model forward 
Execute       cdfg_preprocess -model forward 
Execute       rtl_gen_preprocess forward 
INFO-FLOW: Preprocessing Module: predict ...
Execute       set_default_model predict 
Execute       cdfg_preprocess -model predict 
Execute       rtl_gen_preprocess predict 
INFO-FLOW: Preprocessing Module: kerneldl ...
Execute       set_default_model kerneldl 
Execute       cdfg_preprocess -model kerneldl 
Execute       rtl_gen_preprocess kerneldl 
INFO-FLOW: Model list for synthesis: exp_generic<double> generic_tanh<double> backward gradient update updateb forward predict kerneldl
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model exp_generic<double> 
Execute       schedule -model exp_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_53) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 114.63 seconds; current allocated memory: 604.403 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/exp_generic_double_s.verbose.sched.rpt 
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/exp_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp_generic<double>.
Execute       set_default_model exp_generic<double> 
Execute       bind -model exp_generic<double> 
BIND OPTION: model=exp_generic<double>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 605.129 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/exp_generic_double_s.verbose.bind.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/exp_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding exp_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_tanh<double> 
Execute       schedule -model generic_tanh<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 97.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 605.778 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/generic_tanh_double_s.verbose.sched.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/generic_tanh_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_tanh<double>.
Execute       set_default_model generic_tanh<double> 
Execute       bind -model generic_tanh<double> 
BIND OPTION: model=generic_tanh<double>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 606.609 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/generic_tanh_double_s.verbose.bind.rpt 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/generic_tanh_double_s.bind.adb -f 
INFO-FLOW: Finish binding generic_tanh<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backward 
Execute       schedule -model backward 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_102) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('LSTM_cache_V_load_2', src/kernel/cnn.h:188) on array 'LSTM_cache_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'LSTM_cache_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'one'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'two.1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('gradswxf_V_addr_write_ln249', src/kernel/cnn.h:249) of constant 32768 on array 'gradswxf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'gradswxf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'three_L'.
WARNING: [SCHED 204-68] The II Violation in module 'backward' (Loop: three_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('dout_V_addr_write_ln278', src/kernel/cnn.h:278) of variable '__Val2__', src/kernel/cnn.h:278 on array 'dout_V' and 'load' operation ('__Val2__', src/kernel/cnn.h:278) on array 'dout_V'.
WARNING: [SCHED 204-68] The II Violation in module 'backward' (Loop: three_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('dout_V_addr_write_ln278', src/kernel/cnn.h:278) of variable '__Val2__', src/kernel/cnn.h:278 on array 'dout_V' and 'load' operation ('__Val2__', src/kernel/cnn.h:278) on array 'dout_V'.
WARNING: [SCHED 204-68] The II Violation in module 'backward' (Loop: three_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('dout_V_addr_write_ln278', src/kernel/cnn.h:278) of constant 32768 on array 'dout_V' and 'load' operation ('__Val2__', src/kernel/cnn.h:278) on array 'dout_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.78 sec.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 610.999 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/backward.verbose.sched.rpt 
Command       syn_report done; 0.76 sec.
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/backward.sched.adb -f 
Command       db_write done; 0.44 sec.
INFO-FLOW: Finish scheduling backward.
Execute       set_default_model backward 
Execute       bind -model backward 
BIND OPTION: model=backward
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.54 sec.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 617.251 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/backward.verbose.bind.rpt 
Command       syn_report done; 1.22 sec.
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/backward.bind.adb -f 
Command       db_write done; 0.46 sec.
INFO-FLOW: Finish binding backward.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model gradient 
Execute       schedule -model gradient 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 618.356 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/gradient.verbose.sched.rpt 
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/gradient.sched.adb -f 
INFO-FLOW: Finish scheduling gradient.
Execute       set_default_model gradient 
Execute       bind -model gradient 
BIND OPTION: model=gradient
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 619.085 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/gradient.verbose.bind.rpt 
Command       syn_report done; 0.64 sec.
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/gradient.bind.adb -f 
INFO-FLOW: Finish binding gradient.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model update 
Execute       schedule -model update 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 89.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 620.912 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/update.verbose.sched.rpt 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/update.sched.adb -f 
INFO-FLOW: Finish scheduling update.
Execute       set_default_model update 
Execute       bind -model update 
BIND OPTION: model=update
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 622.528 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/update.verbose.bind.rpt 
Command       syn_report done; 0.35 sec.
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/update.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding update.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model updateb 
Execute       schedule -model updateb 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 88.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 623.863 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/updateb.verbose.sched.rpt 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/updateb.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling updateb.
Execute       set_default_model updateb 
Execute       bind -model updateb 
BIND OPTION: model=updateb
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 625.455 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/updateb.verbose.bind.rpt 
Command       syn_report done; 0.34 sec.
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/updateb.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding updateb.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forward 
Execute       schedule -model forward 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_36) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('LSTM_f_V_addr_3_write_ln66', src/kernel/cnn.h:66) of constant 32768 on array 'LSTM_f_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'LSTM_f_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('LSTM_cache_V_addr_2_write_ln122', src/kernel/cnn.h:122) of variable 'c_prev_V_load', src/kernel/cnn.h:110 on array 'LSTM_cache_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'LSTM_cache_V'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 228.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.13 sec.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 631.277 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/forward.verbose.sched.rpt 
Command       syn_report done; 1.31 sec.
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/forward.sched.adb -f 
Command       db_write done; 0.6 sec.
INFO-FLOW: Finish scheduling forward.
Execute       set_default_model forward 
Execute       bind -model forward 
BIND OPTION: model=forward
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.97 sec.
INFO: [HLS 200-111]  Elapsed time: 2.88 seconds; current allocated memory: 640.139 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/forward.verbose.bind.rpt 
Command       syn_report done; 1.9 sec.
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/forward.bind.adb -f 
Command       db_write done; 0.62 sec.
INFO-FLOW: Finish binding forward.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model predict 
Execute       schedule -model predict 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 641.624 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/predict.verbose.sched.rpt 
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/predict.sched.adb -f 
INFO-FLOW: Finish scheduling predict.
Execute       set_default_model predict 
Execute       bind -model predict 
BIND OPTION: model=predict
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 642.317 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/predict.verbose.bind.rpt 
Command       syn_report done; 0.88 sec.
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/predict.bind.adb -f 
INFO-FLOW: Finish binding predict.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kerneldl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kerneldl 
Execute       schedule -model kerneldl 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 17'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 18'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 19'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 20'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 21'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 23'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 24'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 25'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 26'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 27'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 28'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 29'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 30'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 31'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 32'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 34'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 35'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 36'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 37'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 38'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 39'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 40'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 41'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 42'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 43'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 44'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 45'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 46'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 47'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 48'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 49'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 50'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 54'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 55'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 56'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 57'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 51'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 52'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 53'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 58'.
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 58): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:710) and bus request on port 'gmem' (src/kernel/kernel.cpp:710).
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 58): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:710) and bus request on port 'gmem' (src/kernel/kernel.cpp:710).
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 58): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:710) and bus request on port 'gmem' (src/kernel/kernel.cpp:710).
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 58): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:710) and bus request on port 'gmem' (src/kernel/kernel.cpp:710).
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (src/kernel/kernel.cpp:730) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 481.
INFO: [SCHED 204-61] Pipelining loop 'Loop 59'.
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 59): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:752) and bus request on port 'gmem' (src/kernel/kernel.cpp:752).
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 59): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:752) and bus request on port 'gmem' (src/kernel/kernel.cpp:752).
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 59): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:752) and bus request on port 'gmem' (src/kernel/kernel.cpp:752).
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 59): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:752) and bus request on port 'gmem' (src/kernel/kernel.cpp:752).
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 59): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:752) and bus request on port 'gmem' (src/kernel/kernel.cpp:752).
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (src/kernel/kernel.cpp:768) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 241.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.2 sec.
INFO: [HLS 200-111]  Elapsed time: 8.11 seconds; current allocated memory: 653.430 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.verbose.sched.rpt 
Command       syn_report done; 4.86 sec.
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.sched.adb -f 
Command       db_write done; 0.98 sec.
INFO-FLOW: Finish scheduling kerneldl.
Execute       set_default_model kerneldl 
Execute       bind -model kerneldl 
BIND OPTION: model=kerneldl
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswxf_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswxg_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswxi_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswxo_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswxf2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswxg2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswxi2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswxo2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswhf_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswhg_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswhi_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswho_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswhf2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswhg2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswhi2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswho2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'wxf_V_68' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'wxg_V_69' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'wxi_V_70' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'wxo_V_71' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'whf_V_72' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'whg_V_73' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'whi_V_74' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'who_V_75' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'wxf2_V_76' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'wxg2_V_77' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'wxi2_V_78' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'wxo2_V_79' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'whf2_V_80' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'whg2_V_81' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'whi2_V_82' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'who2_V_83' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 7.14 sec.
INFO: [HLS 200-111]  Elapsed time: 12.98 seconds; current allocated memory: 682.481 MB.
Execute       syn_report -verbosereport -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.verbose.bind.rpt 
Command       syn_report done; 7.65 sec.
Execute       db_write -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.bind.adb -f 
Command       db_write done; 1.01 sec.
INFO-FLOW: Finish binding kerneldl.
Execute       get_model_list kerneldl -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess exp_generic<double> 
Execute       rtl_gen_preprocess generic_tanh<double> 
Execute       rtl_gen_preprocess backward 
Execute       rtl_gen_preprocess gradient 
Execute       rtl_gen_preprocess update 
Execute       rtl_gen_preprocess updateb 
Execute       rtl_gen_preprocess forward 
Execute       rtl_gen_preprocess predict 
Execute       rtl_gen_preprocess kerneldl 
INFO-FLOW: Model list for RTL generation: exp_generic<double> generic_tanh<double> backward gradient update updateb forward predict kerneldl
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model exp_generic<double> -module_prefix kerneldl_ -vendor xilinx -mg_file /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mac_muladd_16ns_16s_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_36ns_43ns_79_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_44ns_49ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_72ns_13s_84_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 8.77 seconds; current allocated memory: 692.143 MB.
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.rtl_wrap.cfg.tcl 
Execute       gen_rtl exp_generic<double> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ino-s1910023/final/single/final/solution_final/syn/systemc/kerneldl_exp_generic_double_s -synmodules exp_generic<double> generic_tanh<double> backward gradient update updateb forward predict kerneldl 
Execute       gen_rtl exp_generic<double> -style xilinx -f -lang vhdl -o /home/ino-s1910023/final/single/final/solution_final/syn/vhdl/kerneldl_exp_generic_double_s 
Execute       gen_rtl exp_generic<double> -style xilinx -f -lang vlog -o /home/ino-s1910023/final/single/final/solution_final/syn/verilog/kerneldl_exp_generic_double_s 
Execute       syn_report -csynth -model exp_generic<double> -o /home/ino-s1910023/final/single/final/solution_final/syn/report/exp_generic_double_s_csynth.rpt 
Execute       syn_report -rtlxml -model exp_generic<double> -o /home/ino-s1910023/final/single/final/solution_final/syn/report/exp_generic_double_s_csynth.xml 
Execute       syn_report -verbosereport -model exp_generic<double> -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/exp_generic_double_s.verbose.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -model exp_generic<double> -f -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/exp_generic_double_s.adb 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info exp_generic<double> -p /home/ino-s1910023/final/single/final/solution_final/.autopilot/db -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/exp_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model generic_tanh<double> -module_prefix kerneldl_ -vendor xilinx -mg_file /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/generic_tanh_double_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'generic_tanh_double_s' is 7107 from HDL expression: ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'kerneldl_dadd_64ns_64ns_64_8_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_dcmp_64ns_64ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_ddiv_64ns_64ns_64_31_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_dsub_64ns_64ns_64_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 700.200 MB.
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_tanh<double> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ino-s1910023/final/single/final/solution_final/syn/systemc/kerneldl_generic_tanh_double_s -synmodules exp_generic<double> generic_tanh<double> backward gradient update updateb forward predict kerneldl 
Execute       gen_rtl generic_tanh<double> -style xilinx -f -lang vhdl -o /home/ino-s1910023/final/single/final/solution_final/syn/vhdl/kerneldl_generic_tanh_double_s 
Execute       gen_rtl generic_tanh<double> -style xilinx -f -lang vlog -o /home/ino-s1910023/final/single/final/solution_final/syn/verilog/kerneldl_generic_tanh_double_s 
Execute       syn_report -csynth -model generic_tanh<double> -o /home/ino-s1910023/final/single/final/solution_final/syn/report/generic_tanh_double_s_csynth.rpt 
Execute       syn_report -rtlxml -model generic_tanh<double> -o /home/ino-s1910023/final/single/final/solution_final/syn/report/generic_tanh_double_s_csynth.xml 
Execute       syn_report -verbosereport -model generic_tanh<double> -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/generic_tanh_double_s.verbose.rpt 
Command       syn_report done; 0.31 sec.
Execute       db_write -model generic_tanh<double> -f -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/generic_tanh_double_s.adb 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info generic_tanh<double> -p /home/ino-s1910023/final/single/final/solution_final/.autopilot/db -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/generic_tanh_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backward -module_prefix kerneldl_ -vendor xilinx -mg_file /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/backward.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'backward' is 9657 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fpext_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mac_mulsub_16s_16s_26ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_16s_32s_48_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_17s_48s_62_5_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_32s_32s_62_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_mul_16s_16s_32_4_1': 22 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward'.
Command       create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 712.880 MB.
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.rtl_wrap.cfg.tcl 
Execute       gen_rtl backward -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ino-s1910023/final/single/final/solution_final/syn/systemc/kerneldl_backward -synmodules exp_generic<double> generic_tanh<double> backward gradient update updateb forward predict kerneldl 
Execute       gen_rtl backward -style xilinx -f -lang vhdl -o /home/ino-s1910023/final/single/final/solution_final/syn/vhdl/kerneldl_backward 
Execute       gen_rtl backward -style xilinx -f -lang vlog -o /home/ino-s1910023/final/single/final/solution_final/syn/verilog/kerneldl_backward 
Execute       syn_report -csynth -model backward -o /home/ino-s1910023/final/single/final/solution_final/syn/report/backward_csynth.rpt 
Command       syn_report done; 0.37 sec.
Execute       syn_report -rtlxml -model backward -o /home/ino-s1910023/final/single/final/solution_final/syn/report/backward_csynth.xml 
Command       syn_report done; 0.17 sec.
Execute       syn_report -verbosereport -model backward -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/backward.verbose.rpt 
Command       syn_report done; 1.42 sec.
Execute       db_write -model backward -f -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/backward.adb 
Command       db_write done; 0.87 sec.
Execute       gen_tb_info backward -p /home/ino-s1910023/final/single/final/solution_final/.autopilot/db -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/backward 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model gradient -module_prefix kerneldl_ -vendor xilinx -mg_file /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/gradient.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'gradient'.
INFO: [HLS 200-111]  Elapsed time: 3.1 seconds; current allocated memory: 738.294 MB.
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.rtl_wrap.cfg.tcl 
Execute       gen_rtl gradient -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ino-s1910023/final/single/final/solution_final/syn/systemc/kerneldl_gradient -synmodules exp_generic<double> generic_tanh<double> backward gradient update updateb forward predict kerneldl 
Execute       gen_rtl gradient -style xilinx -f -lang vhdl -o /home/ino-s1910023/final/single/final/solution_final/syn/vhdl/kerneldl_gradient 
Execute       gen_rtl gradient -style xilinx -f -lang vlog -o /home/ino-s1910023/final/single/final/solution_final/syn/verilog/kerneldl_gradient 
Execute       syn_report -csynth -model gradient -o /home/ino-s1910023/final/single/final/solution_final/syn/report/gradient_csynth.rpt 
Execute       syn_report -rtlxml -model gradient -o /home/ino-s1910023/final/single/final/solution_final/syn/report/gradient_csynth.xml 
Execute       syn_report -verbosereport -model gradient -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/gradient.verbose.rpt 
Command       syn_report done; 0.67 sec.
Execute       db_write -model gradient -f -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/gradient.adb 
Command       db_write done; 0.2 sec.
Execute       gen_tb_info gradient -p /home/ino-s1910023/final/single/final/solution_final/.autopilot/db -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/gradient 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model update -module_prefix kerneldl_ -vendor xilinx -mg_file /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/update.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kerneldl_dsqrt_64ns_64ns_64_30_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fpext_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_mul_13ns_16s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_mul_23s_16s_39_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_mul_7ns_16s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_sdiv_36s_16s_36_40_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 744.344 MB.
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.rtl_wrap.cfg.tcl 
Execute       gen_rtl update -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ino-s1910023/final/single/final/solution_final/syn/systemc/kerneldl_update -synmodules exp_generic<double> generic_tanh<double> backward gradient update updateb forward predict kerneldl 
Execute       gen_rtl update -style xilinx -f -lang vhdl -o /home/ino-s1910023/final/single/final/solution_final/syn/vhdl/kerneldl_update 
Execute       gen_rtl update -style xilinx -f -lang vlog -o /home/ino-s1910023/final/single/final/solution_final/syn/verilog/kerneldl_update 
Execute       syn_report -csynth -model update -o /home/ino-s1910023/final/single/final/solution_final/syn/report/update_csynth.rpt 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model update -o /home/ino-s1910023/final/single/final/solution_final/syn/report/update_csynth.xml 
Execute       syn_report -verbosereport -model update -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/update.verbose.rpt 
Command       syn_report done; 0.4 sec.
Execute       db_write -model update -f -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/update.adb 
Command       db_write done; 0.37 sec.
Execute       gen_tb_info update -p /home/ino-s1910023/final/single/final/solution_final/.autopilot/db -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/update 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model updateb -module_prefix kerneldl_ -vendor xilinx -mg_file /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/updateb.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kerneldl_dsqrt_64ns_64ns_64_30_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fpext_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_mul_13ns_16s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_mul_23s_16s_39_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_mul_7ns_16s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_sdiv_36s_16s_36_40_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateb'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 753.801 MB.
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.rtl_wrap.cfg.tcl 
Execute       gen_rtl updateb -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ino-s1910023/final/single/final/solution_final/syn/systemc/kerneldl_updateb -synmodules exp_generic<double> generic_tanh<double> backward gradient update updateb forward predict kerneldl 
Execute       gen_rtl updateb -style xilinx -f -lang vhdl -o /home/ino-s1910023/final/single/final/solution_final/syn/vhdl/kerneldl_updateb 
Execute       gen_rtl updateb -style xilinx -f -lang vlog -o /home/ino-s1910023/final/single/final/solution_final/syn/verilog/kerneldl_updateb 
Execute       syn_report -csynth -model updateb -o /home/ino-s1910023/final/single/final/solution_final/syn/report/updateb_csynth.rpt 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model updateb -o /home/ino-s1910023/final/single/final/solution_final/syn/report/updateb_csynth.xml 
Execute       syn_report -verbosereport -model updateb -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/updateb.verbose.rpt 
Command       syn_report done; 0.4 sec.
Execute       db_write -model updateb -f -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/updateb.adb 
Command       db_write done; 0.41 sec.
Execute       gen_tb_info updateb -p /home/ino-s1910023/final/single/final/solution_final/.autopilot/db -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/updateb 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model forward -module_prefix kerneldl_ -vendor xilinx -mg_file /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/forward.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'forward' is 5055 from HDL expression: ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))
INFO: [RTGEN 206-100] Generating core module 'kerneldl_dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_ddiv_64ns_64ns_64_31_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_dexp_64ns_64ns_64_30_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fpext_32ns_64_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_mul_16s_16s_32_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 772.931 MB.
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.rtl_wrap.cfg.tcl 
Execute       gen_rtl forward -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ino-s1910023/final/single/final/solution_final/syn/systemc/kerneldl_forward -synmodules exp_generic<double> generic_tanh<double> backward gradient update updateb forward predict kerneldl 
Execute       gen_rtl forward -style xilinx -f -lang vhdl -o /home/ino-s1910023/final/single/final/solution_final/syn/vhdl/kerneldl_forward 
Execute       gen_rtl forward -style xilinx -f -lang vlog -o /home/ino-s1910023/final/single/final/solution_final/syn/verilog/kerneldl_forward 
Execute       syn_report -csynth -model forward -o /home/ino-s1910023/final/single/final/solution_final/syn/report/forward_csynth.rpt 
Command       syn_report done; 0.53 sec.
Execute       syn_report -rtlxml -model forward -o /home/ino-s1910023/final/single/final/solution_final/syn/report/forward_csynth.xml 
Command       syn_report done; 0.26 sec.
Execute       syn_report -verbosereport -model forward -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/forward.verbose.rpt 
Command       syn_report done; 2.18 sec.
Execute       db_write -model forward -f -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/forward.adb 
Command       db_write done; 1.39 sec.
Execute       gen_tb_info forward -p /home/ino-s1910023/final/single/final/solution_final/.autopilot/db -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/forward 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model predict -module_prefix kerneldl_ -vendor xilinx -mg_file /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/predict.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 4.71 seconds; current allocated memory: 805.606 MB.
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.rtl_wrap.cfg.tcl 
Execute       gen_rtl predict -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ino-s1910023/final/single/final/solution_final/syn/systemc/kerneldl_predict -synmodules exp_generic<double> generic_tanh<double> backward gradient update updateb forward predict kerneldl 
Execute       gen_rtl predict -style xilinx -f -lang vhdl -o /home/ino-s1910023/final/single/final/solution_final/syn/vhdl/kerneldl_predict 
Execute       gen_rtl predict -style xilinx -f -lang vlog -o /home/ino-s1910023/final/single/final/solution_final/syn/verilog/kerneldl_predict 
Execute       syn_report -csynth -model predict -o /home/ino-s1910023/final/single/final/solution_final/syn/report/predict_csynth.rpt 
Execute       syn_report -rtlxml -model predict -o /home/ino-s1910023/final/single/final/solution_final/syn/report/predict_csynth.xml 
Execute       syn_report -verbosereport -model predict -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/predict.verbose.rpt 
Command       syn_report done; 0.87 sec.
Execute       db_write -model predict -f -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/predict.adb 
Command       db_write done; 0.43 sec.
Execute       gen_tb_info predict -p /home/ino-s1910023/final/single/final/solution_final/.autopilot/db -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/predict 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kerneldl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kerneldl -module_prefix kerneldl_ -vendor xilinx -mg_file /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/datax' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/datay' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/buffer_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/model' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/wxf_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/wxg_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/wxi_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/wxo_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/whf_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/whg_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/whi_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/who_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/wxf2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/wxg2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/wxi2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/wxo2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/whf2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/whg2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/whi2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/who2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/bf_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/bg_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/bi_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/bo_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/bf2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/bg2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/bi2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/bo2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_wxf_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_wxg_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_wxi_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_wxo_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_whf_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_whg_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_whi_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_who_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_wxf2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_wxg2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_wxi2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_wxo2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_whf2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_whg2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_whi2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_who2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_bf_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_bg_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_bi_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_bo_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_bf2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_bg2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_bi2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/h_bo2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kerneldl' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'datax', 'datay', 'dout', 'buffer_output', 'model', 'wxf_V', 'wxg_V', 'wxi_V', 'whf_V', 'whg_V', 'whi_V', 'who_V', 'wxf2_V', 'wxg2_V', 'wxi2_V', 'wxo2_V', 'whf2_V', 'whg2_V', 'whi2_V', 'who2_V', 'bf_V', 'bg_V', 'bi_V', 'bo_V', 'bf2_V', 'bg2_V', 'bi2_V', 'bo2_V', 'h_wxf_V', 'h_wxg_V', 'h_wxi_V', 'h_wxo_V', 'h_whf_V', 'h_whg_V', 'h_whi_V', 'h_who_V', 'h_wxf2_V', 'h_wxg2_V', 'h_wxi2_V', 'h_wxo2_V', 'h_whf2_V', 'h_whg2_V', 'h_whi2_V', 'h_who2_V', 'h_bf_V', 'h_bg_V', 'h_bi_V', 'h_bo_V', 'h_bf2_V', 'h_bg2_V', 'h_bi2_V', 'h_bo2_V' and 'count' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fpext_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kerneldl'.
Command       create_rtl_model done; 3.7 sec.
INFO: [HLS 200-111]  Elapsed time: 5.09 seconds; current allocated memory: 840.342 MB.
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.rtl_wrap.cfg.tcl 
Execute       gen_rtl kerneldl -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ino-s1910023/final/single/final/solution_final/syn/systemc/kerneldl_kerneldl -synmodules exp_generic<double> generic_tanh<double> backward gradient update updateb forward predict kerneldl 
Execute       gen_rtl kerneldl -istop -style xilinx -f -lang vhdl -o /home/ino-s1910023/final/single/final/solution_final/syn/vhdl/kerneldl_kerneldl 
Command       gen_rtl done; 1.09 sec.
Execute       gen_rtl kerneldl -istop -style xilinx -f -lang vlog -o /home/ino-s1910023/final/single/final/solution_final/syn/verilog/kerneldl_kerneldl 
Command       gen_rtl done; 0.57 sec.
Execute       syn_report -csynth -model kerneldl -o /home/ino-s1910023/final/single/final/solution_final/syn/report/kerneldl_csynth.rpt 
Command       syn_report done; 0.57 sec.
Execute       syn_report -rtlxml -model kerneldl -o /home/ino-s1910023/final/single/final/solution_final/syn/report/kerneldl_csynth.xml 
Command       syn_report done; 0.52 sec.
Execute       syn_report -verbosereport -model kerneldl -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.verbose.rpt 
Command       syn_report done; 8.25 sec.
Execute       db_write -model kerneldl -f -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.adb 
Command       db_write done; 2.34 sec.
Execute       gen_tb_info kerneldl -p /home/ino-s1910023/final/single/final/solution_final/.autopilot/db -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl 
Execute       export_constraint_db -f -tool general -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.constraint.tcl 
Execute       syn_report -designview -model kerneldl -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.design.xml 
Command       syn_report done; 2.35 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model kerneldl -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model kerneldl -o /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks kerneldl 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain kerneldl 
INFO-FLOW: Model list for RTL component generation: exp_generic<double> generic_tanh<double> backward gradient update updateb forward predict kerneldl
INFO-FLOW: Handling components in module [exp_generic_double_s] ... 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO-FLOW: Found component kerneldl_kerneldl_mul_72ns_13s_84_5_1.
INFO-FLOW: Append model kerneldl_kerneldl_mul_72ns_13s_84_5_1
INFO-FLOW: Found component kerneldl_kerneldl_mul_36ns_43ns_79_4_1.
INFO-FLOW: Append model kerneldl_kerneldl_mul_36ns_43ns_79_4_1
INFO-FLOW: Found component kerneldl_kerneldl_mul_44ns_49ns_93_5_1.
INFO-FLOW: Append model kerneldl_kerneldl_mul_44ns_49ns_93_5_1
INFO-FLOW: Found component kerneldl_kerneldl_mul_50ns_50ns_100_5_1.
INFO-FLOW: Append model kerneldl_kerneldl_mul_50ns_50ns_100_5_1
INFO-FLOW: Found component kerneldl_kerneldl_mac_muladd_16ns_16s_19s_31_4_1.
INFO-FLOW: Append model kerneldl_kerneldl_mac_muladd_16ns_16s_19s_31_4_1
INFO-FLOW: Found component kerneldl_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.
INFO-FLOW: Append model kerneldl_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
INFO-FLOW: Found component kerneldl_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.
INFO-FLOW: Append model kerneldl_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
INFO-FLOW: Found component kerneldl_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.
INFO-FLOW: Append model kerneldl_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
INFO-FLOW: Handling components in module [generic_tanh_double_s] ... 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/generic_tanh_double_s.compgen.tcl 
INFO-FLOW: Found component kerneldl_kerneldl_dadd_64ns_64ns_64_8_full_dsp_1.
INFO-FLOW: Append model kerneldl_kerneldl_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: Found component kerneldl_kerneldl_dsub_64ns_64ns_64_8_full_dsp_1.
INFO-FLOW: Append model kerneldl_kerneldl_dsub_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: Found component kerneldl_kerneldl_dmul_64ns_64ns_64_8_max_dsp_1.
INFO-FLOW: Append model kerneldl_kerneldl_dmul_64ns_64ns_64_8_max_dsp_1
INFO-FLOW: Found component kerneldl_kerneldl_ddiv_64ns_64ns_64_31_1.
INFO-FLOW: Append model kerneldl_kerneldl_ddiv_64ns_64ns_64_31_1
INFO-FLOW: Found component kerneldl_kerneldl_dcmp_64ns_64ns_1_2_1.
INFO-FLOW: Append model kerneldl_kerneldl_dcmp_64ns_64ns_1_2_1
INFO-FLOW: Handling components in module [backward] ... 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/backward.compgen.tcl 
INFO-FLOW: Found component kerneldl_kerneldl_fpext_32ns_64_2_1.
INFO-FLOW: Append model kerneldl_kerneldl_fpext_32ns_64_2_1
INFO-FLOW: Found component kerneldl_kerneldl_mul_32s_32s_62_4_1.
INFO-FLOW: Append model kerneldl_kerneldl_mul_32s_32s_62_4_1
INFO-FLOW: Found component kerneldl_kerneldl_mul_16s_32s_48_4_1.
INFO-FLOW: Append model kerneldl_kerneldl_mul_16s_32s_48_4_1
INFO-FLOW: Found component kerneldl_kerneldl_mul_17s_48s_62_5_1.
INFO-FLOW: Append model kerneldl_kerneldl_mul_17s_48s_62_5_1
INFO-FLOW: Found component kerneldl_kerneldl_mul_mul_16s_16s_32_4_1.
INFO-FLOW: Append model kerneldl_kerneldl_mul_mul_16s_16s_32_4_1
INFO-FLOW: Found component kerneldl_kerneldl_mac_mulsub_16s_16s_26ns_32_4_1.
INFO-FLOW: Append model kerneldl_kerneldl_mac_mulsub_16s_16s_26ns_32_4_1
INFO-FLOW: Found component kerneldl_backward_di_V.
INFO-FLOW: Append model kerneldl_backward_di_V
INFO-FLOW: Handling components in module [gradient] ... 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/gradient.compgen.tcl 
INFO-FLOW: Found component kerneldl_gradient_dh_V.
INFO-FLOW: Append model kerneldl_gradient_dh_V
INFO-FLOW: Found component kerneldl_gradient_dc_V.
INFO-FLOW: Append model kerneldl_gradient_dc_V
INFO-FLOW: Handling components in module [update] ... 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/update.compgen.tcl 
INFO-FLOW: Found component kerneldl_kerneldl_dsqrt_64ns_64ns_64_30_1.
INFO-FLOW: Append model kerneldl_kerneldl_dsqrt_64ns_64ns_64_30_1
INFO-FLOW: Found component kerneldl_kerneldl_sdiv_36s_16s_36_40_1.
INFO-FLOW: Append model kerneldl_kerneldl_sdiv_36s_16s_36_40_1
INFO-FLOW: Found component kerneldl_kerneldl_mul_mul_7ns_16s_23_4_1.
INFO-FLOW: Append model kerneldl_kerneldl_mul_mul_7ns_16s_23_4_1
INFO-FLOW: Found component kerneldl_kerneldl_mul_mul_13ns_16s_29_4_1.
INFO-FLOW: Append model kerneldl_kerneldl_mul_mul_13ns_16s_29_4_1
INFO-FLOW: Found component kerneldl_kerneldl_mul_mul_23s_16s_39_4_1.
INFO-FLOW: Append model kerneldl_kerneldl_mul_mul_23s_16s_39_4_1
INFO-FLOW: Handling components in module [updateb] ... 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/updateb.compgen.tcl 
INFO-FLOW: Handling components in module [forward] ... 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/forward.compgen.tcl 
INFO-FLOW: Found component kerneldl_kerneldl_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model kerneldl_kerneldl_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component kerneldl_kerneldl_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model kerneldl_kerneldl_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component kerneldl_kerneldl_fdiv_32ns_32ns_32_12_1.
INFO-FLOW: Append model kerneldl_kerneldl_fdiv_32ns_32ns_32_12_1
INFO-FLOW: Found component kerneldl_kerneldl_fptrunc_64ns_32_2_1.
INFO-FLOW: Append model kerneldl_kerneldl_fptrunc_64ns_32_2_1
INFO-FLOW: Found component kerneldl_kerneldl_dexp_64ns_64ns_64_30_full_dsp_1.
INFO-FLOW: Append model kerneldl_kerneldl_dexp_64ns_64ns_64_30_full_dsp_1
INFO-FLOW: Handling components in module [predict] ... 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/predict.compgen.tcl 
INFO-FLOW: Handling components in module [kerneldl] ... 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.compgen.tcl 
INFO-FLOW: Found component kerneldl_kerneldl_z_gradswxf_V.
INFO-FLOW: Append model kerneldl_kerneldl_z_gradswxf_V
INFO-FLOW: Found component kerneldl_kerneldl_z_hs_V.
INFO-FLOW: Append model kerneldl_kerneldl_z_hs_V
INFO-FLOW: Found component kerneldl_kerneldl_z_lstm_f_V.
INFO-FLOW: Append model kerneldl_kerneldl_z_lstm_f_V
INFO-FLOW: Found component kerneldl_kerneldl_z_lstm_o_V.
INFO-FLOW: Append model kerneldl_kerneldl_z_lstm_o_V
INFO-FLOW: Found component kerneldl_kerneldl_z_lstm_cache_V.
INFO-FLOW: Append model kerneldl_kerneldl_z_lstm_cache_V
INFO-FLOW: Found component kerneldl_kerneldl_h_wxf_V_92.
INFO-FLOW: Append model kerneldl_kerneldl_h_wxf_V_92
INFO-FLOW: Found component kerneldl_kerneldl_bufferx_V.
INFO-FLOW: Append model kerneldl_kerneldl_bufferx_V
INFO-FLOW: Found component kerneldl_kerneldl_control_s_axi.
INFO-FLOW: Append model kerneldl_kerneldl_control_s_axi
INFO-FLOW: Found component kerneldl_kerneldl_gmem_m_axi.
INFO-FLOW: Append model kerneldl_kerneldl_gmem_m_axi
INFO-FLOW: Append model exp_generic_double_s
INFO-FLOW: Append model generic_tanh_double_s
INFO-FLOW: Append model backward
INFO-FLOW: Append model gradient
INFO-FLOW: Append model update
INFO-FLOW: Append model updateb
INFO-FLOW: Append model forward
INFO-FLOW: Append model predict
INFO-FLOW: Append model kerneldl
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kerneldl_kerneldl_mul_72ns_13s_84_5_1 kerneldl_kerneldl_mul_36ns_43ns_79_4_1 kerneldl_kerneldl_mul_44ns_49ns_93_5_1 kerneldl_kerneldl_mul_50ns_50ns_100_5_1 kerneldl_kerneldl_mac_muladd_16ns_16s_19s_31_4_1 kerneldl_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb kerneldl_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud kerneldl_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe kerneldl_kerneldl_dadd_64ns_64ns_64_8_full_dsp_1 kerneldl_kerneldl_dsub_64ns_64ns_64_8_full_dsp_1 kerneldl_kerneldl_dmul_64ns_64ns_64_8_max_dsp_1 kerneldl_kerneldl_ddiv_64ns_64ns_64_31_1 kerneldl_kerneldl_dcmp_64ns_64ns_1_2_1 kerneldl_kerneldl_fpext_32ns_64_2_1 kerneldl_kerneldl_mul_32s_32s_62_4_1 kerneldl_kerneldl_mul_16s_32s_48_4_1 kerneldl_kerneldl_mul_17s_48s_62_5_1 kerneldl_kerneldl_mul_mul_16s_16s_32_4_1 kerneldl_kerneldl_mac_mulsub_16s_16s_26ns_32_4_1 kerneldl_backward_di_V kerneldl_gradient_dh_V kerneldl_gradient_dc_V kerneldl_kerneldl_dsqrt_64ns_64ns_64_30_1 kerneldl_kerneldl_sdiv_36s_16s_36_40_1 kerneldl_kerneldl_mul_mul_7ns_16s_23_4_1 kerneldl_kerneldl_mul_mul_13ns_16s_29_4_1 kerneldl_kerneldl_mul_mul_23s_16s_39_4_1 kerneldl_kerneldl_fadd_32ns_32ns_32_7_full_dsp_1 kerneldl_kerneldl_fmul_32ns_32ns_32_4_max_dsp_1 kerneldl_kerneldl_fdiv_32ns_32ns_32_12_1 kerneldl_kerneldl_fptrunc_64ns_32_2_1 kerneldl_kerneldl_dexp_64ns_64ns_64_30_full_dsp_1 kerneldl_kerneldl_z_gradswxf_V kerneldl_kerneldl_z_hs_V kerneldl_kerneldl_z_lstm_f_V kerneldl_kerneldl_z_lstm_o_V kerneldl_kerneldl_z_lstm_cache_V kerneldl_kerneldl_h_wxf_V_92 kerneldl_kerneldl_bufferx_V kerneldl_kerneldl_control_s_axi kerneldl_kerneldl_gmem_m_axi exp_generic_double_s generic_tanh_double_s backward gradient update updateb forward predict kerneldl
INFO-FLOW: To file: write model kerneldl_kerneldl_mul_72ns_13s_84_5_1
INFO-FLOW: To file: write model kerneldl_kerneldl_mul_36ns_43ns_79_4_1
INFO-FLOW: To file: write model kerneldl_kerneldl_mul_44ns_49ns_93_5_1
INFO-FLOW: To file: write model kerneldl_kerneldl_mul_50ns_50ns_100_5_1
INFO-FLOW: To file: write model kerneldl_kerneldl_mac_muladd_16ns_16s_19s_31_4_1
INFO-FLOW: To file: write model kerneldl_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
INFO-FLOW: To file: write model kerneldl_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
INFO-FLOW: To file: write model kerneldl_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
INFO-FLOW: To file: write model kerneldl_kerneldl_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: To file: write model kerneldl_kerneldl_dsub_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: To file: write model kerneldl_kerneldl_dmul_64ns_64ns_64_8_max_dsp_1
INFO-FLOW: To file: write model kerneldl_kerneldl_ddiv_64ns_64ns_64_31_1
INFO-FLOW: To file: write model kerneldl_kerneldl_dcmp_64ns_64ns_1_2_1
INFO-FLOW: To file: write model kerneldl_kerneldl_fpext_32ns_64_2_1
INFO-FLOW: To file: write model kerneldl_kerneldl_mul_32s_32s_62_4_1
INFO-FLOW: To file: write model kerneldl_kerneldl_mul_16s_32s_48_4_1
INFO-FLOW: To file: write model kerneldl_kerneldl_mul_17s_48s_62_5_1
INFO-FLOW: To file: write model kerneldl_kerneldl_mul_mul_16s_16s_32_4_1
INFO-FLOW: To file: write model kerneldl_kerneldl_mac_mulsub_16s_16s_26ns_32_4_1
INFO-FLOW: To file: write model kerneldl_backward_di_V
INFO-FLOW: To file: write model kerneldl_gradient_dh_V
INFO-FLOW: To file: write model kerneldl_gradient_dc_V
INFO-FLOW: To file: write model kerneldl_kerneldl_dsqrt_64ns_64ns_64_30_1
INFO-FLOW: To file: write model kerneldl_kerneldl_sdiv_36s_16s_36_40_1
INFO-FLOW: To file: write model kerneldl_kerneldl_mul_mul_7ns_16s_23_4_1
INFO-FLOW: To file: write model kerneldl_kerneldl_mul_mul_13ns_16s_29_4_1
INFO-FLOW: To file: write model kerneldl_kerneldl_mul_mul_23s_16s_39_4_1
INFO-FLOW: To file: write model kerneldl_kerneldl_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model kerneldl_kerneldl_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model kerneldl_kerneldl_fdiv_32ns_32ns_32_12_1
INFO-FLOW: To file: write model kerneldl_kerneldl_fptrunc_64ns_32_2_1
INFO-FLOW: To file: write model kerneldl_kerneldl_dexp_64ns_64ns_64_30_full_dsp_1
INFO-FLOW: To file: write model kerneldl_kerneldl_z_gradswxf_V
INFO-FLOW: To file: write model kerneldl_kerneldl_z_hs_V
INFO-FLOW: To file: write model kerneldl_kerneldl_z_lstm_f_V
INFO-FLOW: To file: write model kerneldl_kerneldl_z_lstm_o_V
INFO-FLOW: To file: write model kerneldl_kerneldl_z_lstm_cache_V
INFO-FLOW: To file: write model kerneldl_kerneldl_h_wxf_V_92
INFO-FLOW: To file: write model kerneldl_kerneldl_bufferx_V
INFO-FLOW: To file: write model kerneldl_kerneldl_control_s_axi
INFO-FLOW: To file: write model kerneldl_kerneldl_gmem_m_axi
INFO-FLOW: To file: write model exp_generic_double_s
INFO-FLOW: To file: write model generic_tanh_double_s
INFO-FLOW: To file: write model backward
INFO-FLOW: To file: write model gradient
INFO-FLOW: To file: write model update
INFO-FLOW: To file: write model updateb
INFO-FLOW: To file: write model forward
INFO-FLOW: To file: write model predict
INFO-FLOW: To file: write model kerneldl
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model kerneldl -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.35 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/ino-s1910023/final/single/final/solution_final
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl 
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.330 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'kerneldl_kerneldl_mul_72ns_13s_84_5_1_MulnS_0'
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'kerneldl_kerneldl_mul_36ns_43ns_79_4_1_Mul4S_0'
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'kerneldl_kerneldl_mul_44ns_49ns_93_5_1_MulnS_1'
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'kerneldl_kerneldl_mul_50ns_50ns_100_5_1_MulnS_2'
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'kerneldl_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb_rom' using auto ROMs.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'kerneldl_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud_rom' using auto ROMs.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'kerneldl_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe_rom' using auto ROMs.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Command       ap_source done; 0.31 sec.
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/generic_tanh_double_s.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Command       ap_source done; 0.13 sec.
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/backward.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'kerneldl_kerneldl_mul_32s_32s_62_4_1_Mul4S_1'
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'kerneldl_kerneldl_mul_16s_32s_48_4_1_Mul4S_2'
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'kerneldl_kerneldl_mul_17s_48s_62_5_1_MulnS_3'
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO: [RTMG 210-278] Implementing memory 'kerneldl_backward_di_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Command       ap_source done; 0.16 sec.
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/gradient.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'kerneldl_gradient_dh_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'kerneldl_gradient_dc_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/update.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'kerneldl_kerneldl_sdiv_36s_16s_36_40_1_div'
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/updateb.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/forward.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Command       ap_source done; 0.13 sec.
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/predict.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'kerneldl_kerneldl_z_gradswxf_V_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'kerneldl_kerneldl_z_hs_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'kerneldl_kerneldl_z_lstm_f_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'kerneldl_kerneldl_z_lstm_o_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'kerneldl_kerneldl_z_lstm_cache_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'kerneldl_kerneldl_h_wxf_V_92_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'kerneldl_kerneldl_bufferx_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Command       ap_source done; 0.22 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/ino-s1910023/final/single/final/solution_final
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl 
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kerneldl xml_exists=0
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.rtl_wrap.cfg.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.rtl_wrap.cfg.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.rtl_wrap.cfg.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.tbgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/generic_tanh_double_s.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/backward.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/gradient.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/update.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/updateb.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/forward.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/predict.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/generic_tanh_double_s.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/backward.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/gradient.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/update.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/updateb.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/forward.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/predict.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/generic_tanh_double_s.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/backward.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/gradient.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/update.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/updateb.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/forward.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/predict.compgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.compgen.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.constraint.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=55
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=50 #gSsdmPorts=0
Execute       source /home/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.tbgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.compgen.dataonly.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.compgen.dataonly.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.tbgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.rtl_wrap.cfg.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.compgen.dataonly.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.constraint.tcl 
Execute       sc_get_clocks kerneldl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/ino-s1910023/final/single/final/solution_final/impl/misc/kerneldl_kerneldl_ap_dadd_6_full_dsp_64_ip.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/impl/misc/kerneldl_kerneldl_ap_dcmp_0_no_dsp_64_ip.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/impl/misc/kerneldl_kerneldl_ap_ddiv_29_no_dsp_64_ip.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/impl/misc/kerneldl_kerneldl_ap_dexp_28_full_dsp_64_ip.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/impl/misc/kerneldl_kerneldl_ap_dmul_6_max_dsp_64_ip.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/impl/misc/kerneldl_kerneldl_ap_dsqrt_28_no_dsp_64_ip.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/impl/misc/kerneldl_kerneldl_ap_dsub_6_full_dsp_64_ip.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/impl/misc/kerneldl_kerneldl_ap_fadd_5_full_dsp_32_ip.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/impl/misc/kerneldl_kerneldl_ap_fdiv_10_no_dsp_32_ip.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/impl/misc/kerneldl_kerneldl_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/impl/misc/kerneldl_kerneldl_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/impl/misc/kerneldl_kerneldl_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/generic_tanh_double_s.tbgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/backward.tbgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/gradient.tbgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/update.tbgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/updateb.tbgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/forward.tbgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/predict.tbgen.tcl 
Execute       source /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kerneldl.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/ino-s1910023/final/single/final/solution_final/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:06 ; elapsed = 00:03:17 . Memory (MB): peak = 1762.430 ; gain = 1332.254 ; free physical = 20932 ; free virtual = 76149
INFO: [VHDL 208-304] Generating VHDL RTL for kerneldl with prefix kerneldl_.
INFO: [VLOG 209-307] Generating Verilog RTL for kerneldl with prefix kerneldl_.
Command     autosyn done; 82.48 sec.
Command   csynth_design done; 195.12 sec.
Command ap_source done; 196.64 sec.
Execute cleanup_all 
Command cleanup_all done; 0.13 sec.
