0.6
2018.3
Dec  7 2018
00:33:28
D:/xlinx-projects/block_ram/block_ram.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/xlinx-projects/block_ram/block_ram.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1605113504,verilog,,,,blk_mem_gen_0,,,,,,,,
D:/xlinx-projects/block_ram/block_ram.srcs/sources_1/new/user_logic.vhd,1606119741,vhdl,,,,user_logic,,,,,,,,
