verilog work "netgen/translate/div_translate.v"
verilog work "div_tb.v"
