--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o
glib_gbt_example_design.twr glib_gbt_example_design.pcf

Design file:              glib_gbt_example_design.ncd
Physical constraint file: glib_gbt_example_design.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "usr/dtc_top/mgtTxReset_from_gbtBankRst" MAXDELAY = 3 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.379ns.
--------------------------------------------------------------------------------
Slack:                  0.621ns usr/dtc_top/mgtTxReset_from_gbtBankRst
Report:    2.379ns delay meets   3.000ns timing constraint by 0.621ns
From                              To                                Delay(ns)
SLICE_X99Y70.D                    GTXE1_X0Y2.GTXTXRESET                 2.379  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "usr/dtc_top/mgtRxReset_from_gbtBankRst" MAXDELAY = 3 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  2.469ns usr/dtc_top/mgtRxReset_from_gbtBankRst
Report:    0.531ns delay meets   3.000ns timing constraint by 2.469ns
From                              To                                Delay(ns)
SLICE_X98Y64.B                    SLICE_X98Y57.SR                       0.531  
SLICE_X98Y64.B                    SLICE_X98Y58.SR                       0.524  
SLICE_X98Y64.B                    SLICE_X99Y57.SR                       0.531  
SLICE_X98Y64.B                    SLICE_X99Y58.SR                       0.524  
SLICE_X98Y64.B                    SLICE_X105Y62.SR                      0.498  
SLICE_X98Y64.B                    SLICE_X105Y64.SR                      0.373  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP "XPOINT1_CLK1_P" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP "XPOINT1_CLK1_P" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X20Y94.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X20Y94.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/pri_clk_BUFG/I0
  Logical resource: system/pri_clk_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" 
TS_XPOINT1_CLK1_P PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2334 paths analyzed, 225 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.058ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_6 (SLICE_X35Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_6 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.016ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.910 - 0.917)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y94.D       Treg                  1.574   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X21Y94.A4      net (fanout=1)        0.286   system/rst/rst_powerup_b
    SLICE_X21Y94.A       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X35Y109.SR     net (fanout=5)        1.667   system/rst/rst_from_orGate
    SLICE_X35Y109.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_12
                                                       system/rst/dlyRstCtrl.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      4.016ns (2.063ns logic, 1.953ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_8 (SLICE_X35Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_8 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.016ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.910 - 0.917)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y94.D       Treg                  1.574   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X21Y94.A4      net (fanout=1)        0.286   system/rst/rst_powerup_b
    SLICE_X21Y94.A       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X35Y109.SR     net (fanout=5)        1.667   system/rst/rst_from_orGate
    SLICE_X35Y109.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_12
                                                       system/rst/dlyRstCtrl.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      4.016ns (2.063ns logic, 1.953ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_11 (SLICE_X35Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.016ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.910 - 0.917)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y94.D       Treg                  1.574   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X21Y94.A4      net (fanout=1)        0.286   system/rst/rst_powerup_b
    SLICE_X21Y94.A       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X35Y109.SR     net (fanout=5)        1.667   system/rst/rst_from_orGate
    SLICE_X35Y109.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_12
                                                       system/rst/dlyRstCtrl.timer_11
    -------------------------------------------------  ---------------------------
    Total                                      4.016ns (2.063ns logic, 1.953ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdceSync/cdce_control.state_FSM_FFd2 (SLICE_X42Y105.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdceSync/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdceSync/cdce_control.state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdceSync/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdceSync/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdceSync/cdce_control.state_FSM_FFd1 to system/cdceSync/cdce_control.state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y105.AQ     Tcko                  0.098   system/cdceSync/cdce_control.state_FSM_FFd1
                                                       system/cdceSync/cdce_control.state_FSM_FFd1
    SLICE_X42Y105.A5     net (fanout=4)        0.084   system/cdceSync/cdce_control.state_FSM_FFd1
    SLICE_X42Y105.CLK    Tah         (-Th)     0.082   system/cdceSync/cdce_control.state_FSM_FFd1
                                                       system/cdceSync/cdce_control.state_FSM_FFd2-In1
                                                       system/cdceSync/cdce_control.state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.100ns (0.016ns logic, 0.084ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_19 (SLICE_X32Y112.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_19 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_19 to system/rst/dlyRstCtrl.timer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.CQ     Tcko                  0.115   system/rst/dlyRstCtrl.timer_20
                                                       system/rst/dlyRstCtrl.timer_19
    SLICE_X32Y112.C5     net (fanout=4)        0.077   system/rst/dlyRstCtrl.timer_19
    SLICE_X32Y112.CLK    Tah         (-Th)     0.076   system/rst/dlyRstCtrl.timer_20
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT111
                                                       system/rst/dlyRstCtrl.timer_19
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_22 (SLICE_X32Y113.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_22 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_22 to system/rst/dlyRstCtrl.timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y113.AQ     Tcko                  0.115   system/rst/dlyRstCtrl.timer_25
                                                       system/rst/dlyRstCtrl.timer_22
    SLICE_X32Y113.A5     net (fanout=4)        0.077   system/rst/dlyRstCtrl.timer_22
    SLICE_X32Y113.CLK    Tah         (-Th)     0.076   system/rst/dlyRstCtrl.timer_25
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT151
                                                       system/rst/dlyRstCtrl.timer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X20Y94.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X20Y94.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/pri_clk_BUFG/I0
  Logical resource: system/pri_clk_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP "XPOINT1_CLK3_P" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP "XPOINT1_CLK3_P" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y0.CLKOUT1
  Clock network: usr/clkDiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP "XPOINT1_CLK3_N" 
TS_XPOINT1_CLK3_P PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP "XPOINT1_CLK3_N" TS_XPOINT1_CLK3_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y0.CLKOUT1
  Clock network: usr/clkDiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.MGTREFCLKRX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p 
PHASE 2.0833 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1194 paths analyzed, 239 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.959ns.
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseshift_r0 (SLICE_X55Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseshift_r0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.277ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (1.596 - 1.699)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Maximum Data Path at Slow Process Corner: usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG to usr/txpll/mmc_ctrl_inst/phaseshift_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y69.AQ      Tcko                  0.337   usr/sync_from_vio<12>
                                                       usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG
    SLICE_X55Y61.AX      net (fanout=1)        1.906   usr/sync_from_vio<12>
    SLICE_X55Y61.CLK     Tdick                 0.034   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseshift_r0
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (0.371ns logic, 1.906ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X54Y61.B1), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_7 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.836ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.081 - 0.108)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_7 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y67.DQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<7>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_7
    SLICE_X54Y70.B2      net (fanout=2)        0.876   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<7>
    SLICE_X54Y70.COUT    Topcyb                0.404   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut<1>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y71.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y71.CMUX    Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y61.B1      net (fanout=1)        0.892   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y61.CLK     Tas                   0.070   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.836ns (1.068ns logic, 1.768ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_5 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.081 - 0.108)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_5 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y67.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<7>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_5
    SLICE_X54Y70.A2      net (fanout=2)        0.856   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<5>
    SLICE_X54Y70.COUT    Topcya                0.409   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut<0>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y71.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y71.CMUX    Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y61.B1      net (fanout=1)        0.892   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y61.CLK     Tas                   0.070   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (1.073ns logic, 1.748ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_7 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.802ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.081 - 0.108)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_7 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y67.DQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<7>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_7
    SLICE_X54Y70.B2      net (fanout=2)        0.876   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<7>
    SLICE_X54Y70.COUT    Topcyb                0.370   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lutdi1
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y71.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X54Y71.CMUX    Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y61.B1      net (fanout=1)        0.892   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y61.CLK     Tas                   0.070   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (1.034ns logic, 1.768ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmcm_inst/pll/mmcm_adv_inst (MMCM_ADV_X0Y1.PSEN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Destination:          usr/txpll/mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Requirement:          4.166ns
  Data Path Delay:      2.788ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (1.536 - 1.500)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM to usr/txpll/mmcm_inst/pll/mmcm_adv_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y61.AMUX    Tshcko                0.422   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    MMCM_ADV_X0Y1.PSEN   net (fanout=2)        1.326   usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    MMCM_ADV_X0Y1.PSCLK  Tmmcmdck_PSEN         1.040   usr/txpll/mmcm_inst/pll/mmcm_adv_inst
                                                       usr/txpll/mmcm_inst/pll/mmcm_adv_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.788ns (1.462ns logic, 1.326ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (SLICE_X54Y61.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.095ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 to usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y61.AQ      Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X54Y61.A5      net (fanout=3)        0.079   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X54Y61.CLK     Tah         (-Th)     0.082   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM_rstpot
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    -------------------------------------------------  ---------------------------
    Total                                      0.095ns (0.016ns logic, 0.079ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (SLICE_X54Y61.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y61.AQ      Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X54Y61.A5      net (fanout=3)        0.079   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X54Y61.CLK     Tah         (-Th)     0.055   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.043ns logic, 0.079ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X54Y61.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseshift_r1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.052 - 0.043)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseshift_r1 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y61.BQ      Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseshift_r1
    SLICE_X54Y61.B6      net (fanout=1)        0.094   usr/txpll/mmc_ctrl_inst/phaseshift_r1
    SLICE_X54Y61.CLK     Tah         (-Th)     0.057   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.041ns logic, 0.094ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.MGTREFCLKRX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP "usr_clkDiv_clkout1" 
TS_XPOINT1_CLK3_P         / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP "usr_clkDiv_clkout1" TS_XPOINT1_CLK3_P
        / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y17.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y13.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X1Y12.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP "usr_clkDiv_clkout0" 
TS_XPOINT1_CLK3_P         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP "usr_clkDiv_clkout0" TS_XPOINT1_CLK3_P
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout1_buf/I0
  Logical resource: usr/clkDiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: usr/clkDiv/clkout0
--------------------------------------------------------------------------------
Slack: 23.592ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: ILOGIC_X1Y38.CLK
  Clock network: usr/clk_40
--------------------------------------------------------------------------------
Slack: 23.592ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.704ns (Tispwh)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: ILOGIC_X1Y38.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout1_0"         TS_XPOINT1_CLK3_N / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8158 paths analyzed, 5626 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.438ns.
--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X30Y91.CIN), 320 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.148ns (Levels of Logic = 21)
  Clock Path Skew:      -0.210ns (1.377 - 1.587)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y71.BMUX    Tshcko                0.420   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<7>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X30Y71.C2      net (fanout=2)        0.836   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<4>
    SLICE_X30Y71.COUT    Topcyc                0.340   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y72.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y72.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y73.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y73.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y74.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y74.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y75.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y75.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y76.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y76.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y77.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y77.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y78.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y78.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y79.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y79.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y80.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y80.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y81.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y81.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y82.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y82.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y83.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y83.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y84.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y84.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y85.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y85.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y86.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y86.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y87.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y87.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y88.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y88.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y89.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y89.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y90.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y90.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y91.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y91.CLK     Tcinck                0.070   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/DOUT_tmp
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (2.312ns logic, 0.836ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.031ns (Levels of Logic = 21)
  Clock Path Skew:      -0.205ns (1.377 - 1.582)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.AQ      Tcko                  0.337   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X30Y71.A2      net (fanout=2)        0.732   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<0>
    SLICE_X30Y71.COUT    Topcya                0.410   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y72.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y72.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y73.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y73.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y74.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y74.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y75.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y75.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y76.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y76.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y77.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y77.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y78.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y78.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y79.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y79.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y80.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y80.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y81.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y81.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y82.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y82.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y83.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y83.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y84.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y84.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y85.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y85.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y86.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y86.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y87.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y87.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y88.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y88.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y89.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y89.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y90.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y90.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y91.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y91.CLK     Tcinck                0.070   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/DOUT_tmp
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      3.031ns (2.299ns logic, 0.732ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.014ns (Levels of Logic = 21)
  Clock Path Skew:      -0.205ns (1.377 - 1.582)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y71.CQ      Tcko                  0.337   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X30Y71.B2      net (fanout=2)        0.719   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<2>
    SLICE_X30Y71.COUT    Topcyb                0.406   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y72.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y72.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y73.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y73.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y74.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y74.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y75.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y75.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y76.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y76.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y77.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y77.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y78.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y78.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y79.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y79.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y80.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y80.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y81.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y81.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y82.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y82.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y83.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y83.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y84.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y84.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y85.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y85.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y86.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y86.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y87.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y87.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y88.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y88.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y89.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y89.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y90.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y90.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X30Y91.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X30Y91.CLK     Tcinck                0.070   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/DOUT_tmp
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (2.295ns logic, 0.719ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X40Y83.CIN), 320 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.096ns (Levels of Logic = 21)
  Clock Path Skew:      -0.200ns (1.414 - 1.614)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 to usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y63.AMUX    Tshcko                0.422   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<23>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    SLICE_X40Y63.A3      net (fanout=1)        0.712   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<0>
    SLICE_X40Y63.COUT    Topcya                0.410   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y64.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y64.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y65.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y65.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y66.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y67.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y68.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y69.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y70.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y71.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y72.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y73.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y74.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y75.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y76.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y77.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y78.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y78.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y79.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y79.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y80.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y80.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y81.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y81.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y82.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y82.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y83.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y83.CLK     Tcinck                0.070   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/DOUT_tmp
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (2.384ns logic, 0.712ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.076ns (Levels of Logic = 21)
  Clock Path Skew:      -0.200ns (1.414 - 1.614)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 to usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y63.CMUX    Tshcko                0.420   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<23>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    SLICE_X40Y63.B3      net (fanout=1)        0.698   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<2>
    SLICE_X40Y63.COUT    Topcyb                0.406   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y64.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y64.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y65.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y65.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y66.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y67.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y68.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y69.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y70.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y71.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y72.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y73.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y74.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y75.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y76.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y77.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y78.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y78.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y79.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y79.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y80.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y80.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y81.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y81.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y82.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y82.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y83.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y83.CLK     Tcinck                0.070   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/DOUT_tmp
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      3.076ns (2.378ns logic, 0.698ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.946ns (Levels of Logic = 20)
  Clock Path Skew:      -0.200ns (1.414 - 1.614)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y63.CMUX    Tshcko                0.420   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<2>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X40Y64.D2      net (fanout=2)        0.733   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<14>
    SLICE_X40Y64.COUT    Topcyd                0.319   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y65.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y65.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y66.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y67.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y68.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y69.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y70.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y71.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y72.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y73.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y74.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y75.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y76.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y77.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y78.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y78.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y79.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y79.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y80.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y80.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y81.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y81.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y82.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y82.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X40Y83.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X40Y83.CLK     Tcinck                0.070   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/DOUT_tmp
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (2.213ns logic, 0.733ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X20Y77.CIN), 320 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.174ns (Levels of Logic = 21)
  Clock Path Skew:      -0.046ns (0.866 - 0.912)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y57.BMUX    Tshcko                0.420   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X20Y57.C2      net (fanout=2)        0.839   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<4>
    SLICE_X20Y57.COUT    Topcyc                0.340   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y58.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y58.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y59.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y59.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y60.CIN     net (fanout=1)        0.023   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y60.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y61.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y61.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y62.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y62.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y63.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y63.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y64.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y64.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y65.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y65.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y66.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y66.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y67.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y67.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y68.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y68.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y69.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y69.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y70.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y70.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y71.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y71.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y72.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y72.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y73.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y73.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y74.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y74.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y75.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y75.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y76.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y76.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y77.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y77.CLK     Tcinck                0.070   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/DOUT_tmp
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      3.174ns (2.312ns logic, 0.862ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.110ns (Levels of Logic = 20)
  Clock Path Skew:      -0.048ns (0.866 - 0.914)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y56.AMUX    Tshcko                0.422   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<0>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X20Y58.C2      net (fanout=2)        0.851   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<12>
    SLICE_X20Y58.COUT    Topcyc                0.340   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y59.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y59.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y60.CIN     net (fanout=1)        0.023   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y60.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y61.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y61.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y62.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y62.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y63.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y63.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y64.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y64.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y65.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y65.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y66.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y66.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y67.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y67.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y68.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y68.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y69.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y69.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y70.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y70.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y71.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y71.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y72.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y72.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y73.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y73.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y74.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y74.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y75.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y75.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y76.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y76.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y77.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y77.CLK     Tcinck                0.070   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/DOUT_tmp
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (2.236ns logic, 0.874ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.073ns (Levels of Logic = 20)
  Clock Path Skew:      -0.046ns (0.866 - 0.912)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y57.AMUX    Tshcko                0.422   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X20Y58.A2      net (fanout=2)        0.744   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<8>
    SLICE_X20Y58.COUT    Topcya                0.410   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y59.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y59.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y60.CIN     net (fanout=1)        0.023   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y60.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y61.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y61.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y62.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y62.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y63.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y63.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y64.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y64.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y65.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y65.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y66.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y66.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y67.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y67.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y68.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y68.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y69.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y69.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y70.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y70.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y71.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y71.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y72.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y72.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y73.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y73.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y74.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y74.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y75.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y75.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y76.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y76.COUT    Tbyp                  0.078   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y77.CIN     net (fanout=1)        0.000   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y77.CLK     Tcinck                0.070   usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/DOUT_tmp
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      3.073ns (2.306ns logic, 0.767ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP "usr_clkDiv_clkout1_0"
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 (RAMB36_X5Y15.DIBDI30), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[806].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.228ns (0.830 - 0.602)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[806].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X80Y81.CQ         Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<805>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[806].I_SRLT_NE_0.FF
    RAMB36_X5Y15.DIBDI30    net (fanout=1)        0.321   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<806>
    RAMB36_X5Y15.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.238ns (-0.083ns logic, 0.321ns route)
                                                          (-34.9% logic, 134.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X2Y18.DIBDI27), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[623].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.560 - 0.412)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[623].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y88.BQ         Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<621>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[623].I_SRLT_NE_0.FF
    RAMB36_X2Y18.DIBDI27    net (fanout=1)        0.246   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<623>
    RAMB36_X2Y18.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.163ns (-0.083ns logic, 0.246ns route)
                                                          (-50.9% logic, 150.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X2Y16.DIBDI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (0.565 - 0.421)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X32Y82.DMUX       Tshcko                0.146   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<12>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF
    RAMB36_X2Y16.DIBDI8     net (fanout=1)        0.211   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<8>
    RAMB36_X2Y16.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.159ns (-0.052ns logic, 0.211ns route)
                                                          (-32.7% logic, 132.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP "usr_clkDiv_clkout1_0"
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y17.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y13.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.903ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X1Y12.CLKBWRCLKL
  Clock network: usr/clk_320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout0_0"         TS_XPOINT1_CLK3_N HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP "usr_clkDiv_clkout0_0"
        TS_XPOINT1_CLK3_N HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout1_buf/I0
  Logical resource: usr/clkDiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: usr/clkDiv/clkout0
--------------------------------------------------------------------------------
Slack: 23.592ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: ILOGIC_X1Y38.CLK
  Clock network: usr/clk_40
--------------------------------------------------------------------------------
Slack: 23.592ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.704ns (Tispwh)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: ILOGIC_X1Y38.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP         
"usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/txpll/mmcm_inst/pll/clkout1_buf/I0
  Logical resource: usr/txpll/mmcm_inst/pll/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: usr/txpll/mmcm_inst/pll/clkout0
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/iDIN<1>/SR
  Logical resource: usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0/SR
  Location pin: SLICE_X72Y67.SR
  Clock network: usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/iCLR
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/iDIN<1>/SR
  Logical resource: usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1/SR
  Location pin: SLICE_X72Y67.SR
  Clock network: usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/iCLR
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP        
 "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4960 paths analyzed, 799 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.095ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm (SLICE_X99Y69.D2), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25 (FF)
  Destination:          usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.014ns (Levels of Logic = 4)
  Clock Path Skew:      0.024ns (1.490 - 1.466)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25 to usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y94.CQ     Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<26>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25
    SLICE_X102Y92.A1     net (fanout=2)        0.739   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<25>
    SLICE_X102Y92.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A3     net (fanout=1)        0.467   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X100Y87.C2     net (fanout=2)        0.857   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X100Y87.C      Tilo                  0.068   usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X99Y69.D2      net (fanout=30)       1.340   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X99Y69.CLK     Tas                   0.070   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm_rstpot
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.014ns (0.611ns logic, 3.403ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_17 (FF)
  Destination:          usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.876ns (Levels of Logic = 4)
  Clock Path Skew:      0.022ns (1.490 - 1.468)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_17 to usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y92.CQ     Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<18>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_17
    SLICE_X102Y92.A2     net (fanout=2)        0.601   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<17>
    SLICE_X102Y92.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A3     net (fanout=1)        0.467   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X100Y87.C2     net (fanout=2)        0.857   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X100Y87.C      Tilo                  0.068   usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X99Y69.D2      net (fanout=30)       1.340   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X99Y69.CLK     Tas                   0.070   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm_rstpot
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      3.876ns (0.611ns logic, 3.265ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_21 (FF)
  Destination:          usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.760ns (Levels of Logic = 4)
  Clock Path Skew:      0.023ns (1.490 - 1.467)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_21 to usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y93.CQ     Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<22>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_21
    SLICE_X102Y92.A3     net (fanout=2)        0.485   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<21>
    SLICE_X102Y92.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A3     net (fanout=1)        0.467   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X100Y87.C2     net (fanout=2)        0.857   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X100Y87.C      Tilo                  0.068   usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X99Y69.D2      net (fanout=30)       1.340   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X99Y69.CLK     Tas                   0.070   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm_rstpot
                                                       usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      3.760ns (0.611ns logic, 3.149ns route)
                                                       (16.3% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBankRst/mgtResetTx_from_generalRstFsm (SLICE_X99Y69.D2), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25 (FF)
  Destination:          usr/dtc_top/gbtBankRst/mgtResetTx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.986ns (Levels of Logic = 4)
  Clock Path Skew:      0.024ns (1.490 - 1.466)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25 to usr/dtc_top/gbtBankRst/mgtResetTx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y94.CQ     Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<26>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25
    SLICE_X102Y92.A1     net (fanout=2)        0.739   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<25>
    SLICE_X102Y92.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A3     net (fanout=1)        0.467   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X100Y87.C2     net (fanout=2)        0.857   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X100Y87.C      Tilo                  0.068   usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X99Y69.D2      net (fanout=30)       1.340   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X99Y69.CLK     Tas                   0.042   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/mgtResetTx_from_generalRstFsm_rstpot
                                                       usr/dtc_top/gbtBankRst/mgtResetTx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      3.986ns (0.583ns logic, 3.403ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_17 (FF)
  Destination:          usr/dtc_top/gbtBankRst/mgtResetTx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.848ns (Levels of Logic = 4)
  Clock Path Skew:      0.022ns (1.490 - 1.468)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_17 to usr/dtc_top/gbtBankRst/mgtResetTx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y92.CQ     Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<18>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_17
    SLICE_X102Y92.A2     net (fanout=2)        0.601   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<17>
    SLICE_X102Y92.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A3     net (fanout=1)        0.467   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X100Y87.C2     net (fanout=2)        0.857   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X100Y87.C      Tilo                  0.068   usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X99Y69.D2      net (fanout=30)       1.340   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X99Y69.CLK     Tas                   0.042   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/mgtResetTx_from_generalRstFsm_rstpot
                                                       usr/dtc_top/gbtBankRst/mgtResetTx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      3.848ns (0.583ns logic, 3.265ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_21 (FF)
  Destination:          usr/dtc_top/gbtBankRst/mgtResetTx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.732ns (Levels of Logic = 4)
  Clock Path Skew:      0.023ns (1.490 - 1.467)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_21 to usr/dtc_top/gbtBankRst/mgtResetTx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y93.CQ     Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<22>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_21
    SLICE_X102Y92.A3     net (fanout=2)        0.485   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<21>
    SLICE_X102Y92.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A3     net (fanout=1)        0.467   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X100Y87.C2     net (fanout=2)        0.857   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X100Y87.C      Tilo                  0.068   usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X99Y69.D2      net (fanout=30)       1.340   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X99Y69.CLK     Tas                   0.042   usr/dtc_top/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/mgtResetTx_from_generalRstFsm_rstpot
                                                       usr/dtc_top/gbtBankRst/mgtResetTx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (0.583ns logic, 3.149ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_26 (SLICE_X101Y94.D1), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25 (FF)
  Destination:          usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_26 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.714ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25 to usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y94.CQ     Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<26>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_25
    SLICE_X102Y92.A1     net (fanout=2)        0.739   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<25>
    SLICE_X102Y92.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A3     net (fanout=1)        0.467   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X100Y87.C2     net (fanout=2)        0.857   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X100Y87.C      Tilo                  0.068   usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X101Y94.D1     net (fanout=30)       1.040   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X101Y94.CLK    Tas                   0.070   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<26>
                                                       usr/dtc_top/gbtBankRst/Mmux__n0243191
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_26
    -------------------------------------------------  ---------------------------
    Total                                      3.714ns (0.611ns logic, 3.103ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_17 (FF)
  Destination:          usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_26 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.576ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.087 - 0.108)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_17 to usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y92.CQ     Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<18>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_17
    SLICE_X102Y92.A2     net (fanout=2)        0.601   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<17>
    SLICE_X102Y92.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A3     net (fanout=1)        0.467   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X100Y87.C2     net (fanout=2)        0.857   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X100Y87.C      Tilo                  0.068   usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X101Y94.D1     net (fanout=30)       1.040   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X101Y94.CLK    Tas                   0.070   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<26>
                                                       usr/dtc_top/gbtBankRst/Mmux__n0243191
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_26
    -------------------------------------------------  ---------------------------
    Total                                      3.576ns (0.611ns logic, 2.965ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_21 (FF)
  Destination:          usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_26 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.460ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.087 - 0.107)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_21 to usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y93.CQ     Tcko                  0.337   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<22>
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_21
    SLICE_X102Y92.A3     net (fanout=2)        0.485   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<21>
    SLICE_X102Y92.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A3     net (fanout=1)        0.467   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>11
    SLICE_X102Y91.A      Tilo                  0.068   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X100Y87.C2     net (fanout=2)        0.857   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X100Y87.C      Tilo                  0.068   usr/dtc_top/gbtBankRst/mgtResetRx_from_generalRstFsm
                                                       usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X101Y94.D1     net (fanout=30)       1.040   usr/dtc_top/gbtBankRst/GND_57_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X101Y94.CLK    Tas                   0.070   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer<26>
                                                       usr/dtc_top/gbtBankRst/Mmux__n0243191
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.general_timer_26
    -------------------------------------------------  ---------------------------
    Total                                      3.460ns (0.611ns logic, 2.849ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_19 (SLICE_X105Y33.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_0 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_0 to usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y33.AQ     Tcko                  0.098   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_3
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_0
    SLICE_X105Y33.A5     net (fanout=13)       0.066   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_0
    SLICE_X105Y33.CLK    Tah         (-Th)     0.082   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_3
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/Mxor_TX_DATA_I[19]_feedbackRegister[2]_XOR_182_o_xo<0>1
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_19
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_11 (SLICE_X99Y44.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_13 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_13 to usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y44.CQ      Tcko                  0.098   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_16
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_13
    SLICE_X99Y44.C5      net (fanout=13)       0.071   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_13
    SLICE_X99Y44.CLK     Tah         (-Th)     0.082   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_16
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/Mxor_TX_DATA_I[11]_feedbackRegister[13]_XOR_164_o_xo<0>1
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_11
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.016ns logic, 0.071ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBankRst/mgtResetRx_from_rxRstFsm (SLICE_X87Y84.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBankRst/generalRstCtrlFsm.rx_state_FSM_FFd1 (FF)
  Destination:          usr/dtc_top/gbtBankRst/mgtResetRx_from_rxRstFsm (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBankRst/generalRstCtrlFsm.rx_state_FSM_FFd1 to usr/dtc_top/gbtBankRst/mgtResetRx_from_rxRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y84.CQ      Tcko                  0.098   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.rx_state_FSM_FFd1
                                                       usr/dtc_top/gbtBankRst/generalRstCtrlFsm.rx_state_FSM_FFd1
    SLICE_X87Y84.C5      net (fanout=6)        0.075   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.rx_state_FSM_FFd1
    SLICE_X87Y84.CLK     Tah         (-Th)     0.082   usr/dtc_top/gbtBankRst/generalRstCtrlFsm.rx_state_FSM_FFd1
                                                       usr/dtc_top/gbtBankRst/mgtResetRx_from_rxRstFsm_rstpot
                                                       usr/dtc_top/gbtBankRst/mgtResetRx_from_rxRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.016ns logic, 0.075ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/txpll/mmcm_inst/pll/clkout1_buf/I0
  Logical resource: usr/txpll/mmcm_inst/pll/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: usr/txpll/mmcm_inst/pll/clkout0
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/iDIN<1>/SR
  Logical resource: usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0/SR
  Location pin: SLICE_X72Y67.SR
  Clock network: usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/iCLR
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/iDIN<1>/SR
  Logical resource: usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1/SR
  Location pin: SLICE_X72Y67.SR
  Clock network: usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/iCLR
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_XPOINT1_CLK1_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XPOINT1_CLK1_P              |     25.000ns|      1.700ns|      4.058ns|            0|            0|            0|         2334|
| TS_XPOINT1_CLK1_N             |     25.000ns|      4.058ns|          N/A|            0|            0|         2334|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_XPOINT1_CLK3_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XPOINT1_CLK3_P              |     25.000ns|     10.000ns|     27.504ns|            0|            4|            0|         8158|
| TS_XPOINT1_CLK3_N             |     25.000ns|     10.000ns|     27.504ns|            0|            4|            0|         8158|
|  TS_usr_clkDiv_clkout1_0      |      3.125ns|      3.438ns|          N/A|            4|            0|         8158|            0|
|  TS_usr_clkDiv_clkout0_0      |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkDiv_clkout1         |      3.125ns|      2.222ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkDiv_clkout0         |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cdce_out0_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cdce_out0_p                 |      4.167ns|      2.800ns|      2.959ns|            0|            0|            0|         6154|
| TS_cdce_out0_n                |      4.167ns|      2.959ns|      0.683ns|            0|            0|         1194|         4960|
|  TS_usr_txpll_mmcm_inst_pll_cl|     25.000ns|      4.095ns|          N/A|            0|            0|         4960|            0|
|  kout0_0                      |             |             |             |             |             |             |             |
| TS_usr_txpll_mmcm_inst_pll_clk|     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| out0                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CDCE_OUT0_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_N    |    4.095|         |         |         |
CDCE_OUT0_P    |    4.095|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CDCE_OUT0_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_N    |    4.095|         |         |         |
CDCE_OUT0_P    |    4.095|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_N |    4.058|         |         |         |
XPOINT1_CLK1_P |    4.058|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_N |    4.058|         |         |         |
XPOINT1_CLK1_P |    4.058|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK3_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK3_N |    3.438|         |         |         |
XPOINT1_CLK3_P |    3.438|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK3_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK3_N |    3.438|         |         |         |
XPOINT1_CLK3_P |    3.438|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 4  Score: 904  (Setup/Max: 904, Hold: 0)

Constraints cover 16646 paths, 2 nets, and 10073 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)
   Maximum net delay:   2.379ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 21 13:55:40 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 482 MB



