#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 28 19:06:14 2019
# Process ID: 39188
# Current directory: H:/ESE465/Microblaze
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40244 H:\ESE465\Microblaze\Microblaze.xpr
# Log file: H:/ESE465/Microblaze/vivado.log
# Journal file: H:/ESE465/Microblaze\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/ESE465/Microblaze/Microblaze.xpr
update_compile_order -fileset sources_1
open_bd_design {H:/ESE465/Microblaze/Microblaze.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells ila_0]
delete_bd_objs [get_bd_cells Axi4Lite_FIR_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M04_AXI] [get_bd_cells ila_1]
update_compile_order -fileset sources_1
save_bd_design
close_project
open_project H:/ESE465/FIR_Peripheral/FIR_Peripheral.xpr
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_project
open_project H:/ESE465/Microblaze/Microblaze.xpr
update_compile_order -fileset sources_1
close_project
open_project H:/ESE465/FIR_Peripheral/FIR_Peripheral.xpr
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_project
open_project H:/ESE465/Microblaze/Microblaze.xpr
update_compile_order -fileset sources_1
open_bd_design {H:/ESE465/Microblaze/Microblaze.srcs/sources_1/bd/design_1/design_1.bd}
close_project
open_project H:/ESE465/FIR_Peripheral/FIR_Peripheral.xpr
launch_simulation
open_wave_config H:/ESE465/FIR_Peripheral/FIR_Periph_tb_behav.wcfg
source Axi4FIR_Periph_tb.tcl
run 500us
run 500us
save_wave_config {H:/ESE465/FIR_Peripheral/FIR_Periph_tb_behav.wcfg}
relaunch_sim
run 1ms
relaunch_sim
run 500us
relaunch_sim
run 500us
relaunch_sim
run 500us
run 500us
close_sim
close_project
open_project H:/ESE465/Microblaze/Microblaze.xpr
update_compile_order -fileset sources_1
open_bd_design {H:/ESE465/Microblaze/Microblaze.srcs/sources_1/bd/design_1/design_1.bd}
close_project
open_project H:/ESE465/FIR_Peripheral/FIR_Peripheral.xpr
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_2 -jobs 4
wait_on_run impl_2
open_run impl_2
close_design
close_project
open_project H:/ESE465/Microblaze/Microblaze.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files H:/ESE465/FIR_Peripheral/FIR_Peripheral.srcs/sources_1/new/Axi4Lite_Equalizer.v] -no_script -reset -force -quiet
remove_files  H:/ESE465/FIR_Peripheral/FIR_Peripheral.srcs/sources_1/new/Axi4Lite_Equalizer.v
export_ip_user_files -of_objects  [get_files H:/ESE465/FIR_Peripheral/FIR_Peripheral.srcs/sources_1/new/ADC_DAC_Manager.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files H:/ESE465/FIR_Peripheral/FIR_Peripheral.srcs/sources_1/new/FIR_Periph.v] -no_script -reset -force -quiet
remove_files  {H:/ESE465/FIR_Peripheral/FIR_Peripheral.srcs/sources_1/new/ADC_DAC_Manager.v H:/ESE465/FIR_Peripheral/FIR_Peripheral.srcs/sources_1/new/FIR_Periph.v}
add_files -norecurse {H:/ESE465/FIR_Peripheral/FIR_Peripheral.srcs/sources_1/new/ADC_DAC_Manager.v H:/ESE465/FIR_Peripheral/FIR_Peripheral.srcs/sources_1/new/Axi4Lite_Equalizer.v H:/ESE465/FIR_Peripheral/FIR_Peripheral.srcs/sources_1/new/FIR_Periph.v}
update_compile_order -fileset sources_1
open_bd_design {H:/ESE465/Microblaze/Microblaze.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files H:/ESE465/FIR_filter/FIR_filter.srcs/sources_1/new/Axi4Lite_FIR.v] -no_script -reset -force -quiet
remove_files  H:/ESE465/FIR_filter/FIR_filter.srcs/sources_1/new/Axi4Lite_FIR.v
export_ip_user_files -of_objects  [get_files H:/ESE465/FIR_filter/FIR_filter.srcs/sources_1/new/FIR.v] -no_script -reset -force -quiet
remove_files  H:/ESE465/FIR_filter/FIR_filter.srcs/sources_1/new/FIR.v
create_bd_cell -type module -reference Axi4Lite_SPI Axi4Lite_SPI_0
undo
create_bd_cell -type module -reference Axi4Lite_SPI Axi4Lite_SPI_0
undo
create_bd_cell -type module -reference Axi4Lite_Equalizer Axi4Lite_Equalizer_0
set_property location {6 1752 443} [get_bd_cells Axi4Lite_Equalizer_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (30 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (30 MHz)} Master {/microblaze_0 (Periph)} Slave {/Axi4Lite_Equalizer_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Axi4Lite_Equalizer_0/S_AXI]
create_bd_port -dir I ADC_SDO
copy_bd_objs /  [get_bd_ports {ADC_SDO}]
set_property name DAC_SDO [get_bd_ports ADC_SDO1]
create_bd_port -dir O ADC_SCK
copy_bd_objs /  [get_bd_ports {ADC_SCK}]
copy_bd_objs /  [get_bd_ports {ADC_SCK}]
copy_bd_objs /  [get_bd_ports {ADC_SCK}]
copy_bd_objs /  [get_bd_ports {ADC_SCK}]
copy_bd_objs /  [get_bd_ports {ADC_SCK}]
set_property name ADC_SDI [get_bd_ports ADC_SCK1]
set_property name ADC_CS [get_bd_ports ADC_SCK2]
set_property name DAC_SCK [get_bd_ports ADC_SCK3]
set_property name DAC_SDI [get_bd_ports ADC_SCK4]
set_property name DAC_CS [get_bd_ports ADC_SCK5]
startgroup
set_property location {1907 343} [get_bd_ports DAC_SCK]
set_property location {1907 373} [get_bd_ports DAC_SDI]
set_property location {1907 403} [get_bd_ports DAC_CS]
endgroup
startgroup
set_property location {1906 432} [get_bd_ports DAC_SCK]
set_property location {1906 462} [get_bd_ports DAC_SDI]
set_property location {1906 492} [get_bd_ports DAC_CS]
endgroup
set_property location {1927 400} [get_bd_ports ADC_CS]
startgroup
set_property location {1957 337} [get_bd_ports ADC_SCK]
set_property location {1957 367} [get_bd_ports ADC_SDI]
endgroup
startgroup
set_property location {1903 348} [get_bd_ports ADC_SCK]
set_property location {1903 438} [get_bd_ports DAC_SCK]
set_property location {1903 498} [get_bd_ports DAC_CS]
set_property location {1903 408} [get_bd_ports ADC_CS]
set_property location {1903 -32} [get_bd_ports DAC_SDI]
set_property location {1903 -52} [get_bd_ports ADC_SDI]
endgroup
undo
set_property location {1924 462} [get_bd_ports DAC_SDI]
set_property location {1965 377} [get_bd_ports ADC_SDI]
set_property location {1960 364} [get_bd_ports ADC_SDI]
set_property location {1960 348} [get_bd_ports ADC_SDI]
set_property location {1952 405} [get_bd_ports ADC_CS]
set_property location {1961 297} [get_bd_ports ADC_SCK]
connect_bd_net [get_bd_ports ADC_SCK] [get_bd_pins Axi4Lite_Equalizer_0/ADC_SCK]
connect_bd_net [get_bd_ports ADC_SDI] [get_bd_pins Axi4Lite_Equalizer_0/ADC_SDI]
connect_bd_net [get_bd_ports ADC_CS] [get_bd_pins Axi4Lite_Equalizer_0/ADC_CS]
connect_bd_net [get_bd_ports DAC_SCK] [get_bd_pins Axi4Lite_Equalizer_0/DAC_SCK]
connect_bd_net [get_bd_ports DAC_SDI] [get_bd_pins Axi4Lite_Equalizer_0/DAC_SDI]
connect_bd_net [get_bd_ports DAC_CS] [get_bd_pins Axi4Lite_Equalizer_0/DAC_CS]
startgroup
set_property location {2060 526} [get_bd_ports ADC_SDO]
set_property location {2060 556} [get_bd_ports DAC_SDO]
endgroup
connect_bd_net [get_bd_ports ADC_SDO] [get_bd_pins Axi4Lite_Equalizer_0/ADC_SDO]
connect_bd_net [get_bd_ports DAC_SDO] [get_bd_pins Axi4Lite_Equalizer_0/DAC_SDO]
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
add_files -norecurse H:/ESE465/Axi4LiteRegs/Axi4LiteRegs.srcs/sources_1/new/Axi4LiteManager.v
update_module_reference design_1_Axi4Lite_Equalizer_0_0
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_module_reference design_1_Axi4Lite_Equalizer_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_module_reference design_1_Axi4Lite_Equalizer_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file copy -force H:/ESE465/Microblaze/Microblaze.runs/impl_1/design_1_wrapper.sysdef H:/ESE465/Microblaze/Microblaze.sdk/design_1_wrapper.hdf

launch_sdk -workspace H:/ESE465/Microblaze/Microblaze.sdk -hwspec H:/ESE465/Microblaze/Microblaze.sdk/design_1_wrapper.hdf
open_bd_design {H:/ESE465/Microblaze/Microblaze.srcs/sources_1/bd/design_1/design_1.bd}
