$date
	Sat Nov  5 20:48:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 8 ! s_out_sub_synth [7:0] $end
$var wire 8 " s_out_sub_model [7:0] $end
$var wire 1 # s_out_comp_synth $end
$var wire 1 $ s_out_comp_model $end
$var wire 1 % s_carry_out_synth $end
$var wire 1 & s_carry_out_model $end
$var reg 8 ' s_a [7:0] $end
$var reg 8 ( s_b [7:0] $end
$var reg 1 ) s_carry_in $end
$scope module sub_model $end
$var wire 8 * i_a [7:0] $end
$var wire 8 + i_b [7:0] $end
$var wire 1 ) i_carry $end
$var wire 8 , o_out_sub [7:0] $end
$var wire 1 $ o_out_comp $end
$var wire 1 & o_carry $end
$scope module comp_model $end
$var wire 8 - i_a [7:0] $end
$var wire 8 . i_b [7:0] $end
$var reg 1 $ o_out $end
$upscope $end
$scope module sub_model $end
$var wire 8 / i_a [7:0] $end
$var wire 8 0 i_b [7:0] $end
$var wire 1 ) i_carry $end
$var reg 1 & o_carry $end
$var reg 8 1 o_out [7:0] $end
$upscope $end
$upscope $end
$scope module sub_synth $end
$var wire 8 2 i_a [7:0] $end
$var wire 8 3 i_b [7:0] $end
$var wire 1 ) i_carry $end
$var wire 8 4 o_out_sub [7:0] $end
$var wire 1 # o_out_comp $end
$var wire 1 % o_carry $end
$scope module comp_model $end
$var wire 1 5 _000_ $end
$var wire 1 6 _001_ $end
$var wire 1 7 _002_ $end
$var wire 1 8 _003_ $end
$var wire 1 9 _004_ $end
$var wire 1 : _005_ $end
$var wire 1 ; _006_ $end
$var wire 1 < _007_ $end
$var wire 1 = _008_ $end
$var wire 1 > _009_ $end
$var wire 1 ? _010_ $end
$var wire 1 @ _011_ $end
$var wire 1 A _012_ $end
$var wire 1 B _013_ $end
$var wire 1 C _014_ $end
$var wire 1 D _015_ $end
$var wire 1 E _016_ $end
$var wire 1 F _017_ $end
$var wire 1 G _018_ $end
$var wire 1 H _019_ $end
$var wire 1 I _020_ $end
$var wire 1 J _021_ $end
$var wire 1 K _022_ $end
$var wire 1 L _023_ $end
$var wire 1 M _024_ $end
$var wire 1 N _025_ $end
$var wire 1 O _026_ $end
$var wire 1 P _027_ $end
$var wire 1 Q _028_ $end
$var wire 1 R _029_ $end
$var wire 1 S _030_ $end
$var wire 1 T _031_ $end
$var wire 1 U _032_ $end
$var wire 1 V _033_ $end
$var wire 1 W _034_ $end
$var wire 1 X _035_ $end
$var wire 1 Y _036_ $end
$var wire 1 Z _037_ $end
$var wire 1 [ _038_ $end
$var wire 1 \ _039_ $end
$var wire 1 ] _040_ $end
$var wire 1 ^ _041_ $end
$var wire 1 _ _042_ $end
$var wire 1 ` _043_ $end
$var wire 1 a _044_ $end
$var wire 1 b _045_ $end
$var wire 1 c _046_ $end
$var wire 1 d _047_ $end
$var wire 1 e _048_ $end
$var wire 1 f _049_ $end
$var wire 1 g _050_ $end
$var wire 1 h _051_ $end
$var wire 1 i _052_ $end
$var wire 1 j _053_ $end
$var wire 1 k _054_ $end
$var wire 1 l _055_ $end
$var wire 1 m _056_ $end
$var wire 1 n _057_ $end
$var wire 1 o _058_ $end
$var wire 1 p _059_ $end
$var wire 1 q _060_ $end
$var wire 1 r _061_ $end
$var wire 1 s _062_ $end
$var wire 1 t _063_ $end
$var wire 1 u _064_ $end
$var wire 1 v _065_ $end
$var wire 1 w _066_ $end
$var wire 1 x _067_ $end
$var wire 1 y _068_ $end
$var wire 1 z _069_ $end
$var wire 1 { _070_ $end
$var wire 1 | _071_ $end
$var wire 1 } _072_ $end
$var wire 1 ~ _073_ $end
$var wire 1 !" _074_ $end
$var wire 1 "" _075_ $end
$var wire 1 #" _076_ $end
$var wire 1 $" _077_ $end
$var wire 1 %" _078_ $end
$var wire 1 &" _079_ $end
$var wire 8 '" i_a [7:0] $end
$var wire 8 (" i_b [7:0] $end
$var wire 1 # o_out $end
$upscope $end
$scope module sub_model $end
$var wire 1 )" _000_ $end
$var wire 1 *" _001_ $end
$var wire 1 +" _002_ $end
$var wire 1 ," _003_ $end
$var wire 1 -" _004_ $end
$var wire 1 ." _005_ $end
$var wire 1 /" _006_ $end
$var wire 1 0" _007_ $end
$var wire 1 1" _008_ $end
$var wire 1 2" _009_ $end
$var wire 1 3" _010_ $end
$var wire 1 4" _011_ $end
$var wire 1 5" _012_ $end
$var wire 1 6" _013_ $end
$var wire 1 7" _014_ $end
$var wire 1 8" _015_ $end
$var wire 1 9" _016_ $end
$var wire 1 :" _017_ $end
$var wire 1 ;" _018_ $end
$var wire 1 <" _019_ $end
$var wire 1 =" _020_ $end
$var wire 1 >" _021_ $end
$var wire 1 ?" _022_ $end
$var wire 1 @" _023_ $end
$var wire 1 A" _024_ $end
$var wire 1 B" _025_ $end
$var wire 1 C" _026_ $end
$var wire 1 D" _027_ $end
$var wire 1 E" _028_ $end
$var wire 1 F" _029_ $end
$var wire 1 G" _030_ $end
$var wire 1 H" _031_ $end
$var wire 1 I" _032_ $end
$var wire 1 J" _033_ $end
$var wire 1 K" _034_ $end
$var wire 1 L" _035_ $end
$var wire 1 M" _036_ $end
$var wire 1 N" _037_ $end
$var wire 1 O" _038_ $end
$var wire 1 P" _039_ $end
$var wire 1 Q" _040_ $end
$var wire 1 R" _041_ $end
$var wire 1 S" _042_ $end
$var wire 1 T" _043_ $end
$var wire 1 U" _044_ $end
$var wire 1 V" _045_ $end
$var wire 1 W" _046_ $end
$var wire 1 X" _047_ $end
$var wire 1 Y" _048_ $end
$var wire 1 Z" _049_ $end
$var wire 1 [" _050_ $end
$var wire 1 \" _051_ $end
$var wire 1 ]" _052_ $end
$var wire 1 ^" _053_ $end
$var wire 1 _" _054_ $end
$var wire 1 `" _055_ $end
$var wire 1 a" _056_ $end
$var wire 1 b" _057_ $end
$var wire 8 c" i_a [7:0] $end
$var wire 8 d" i_b [7:0] $end
$var wire 1 ) i_carry $end
$var wire 1 % o_carry $end
$var wire 8 e" o_out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 e"
b101 d"
b1010 c"
0b"
0a"
0`"
0_"
1^"
0]"
1\"
0["
0Z"
0Y"
0X"
1W"
1V"
0U"
0T"
0S"
0R"
0Q"
0P"
1O"
1N"
0M"
0L"
1K"
0J"
0I"
0H"
1G"
1F"
0E"
0D"
1C"
1B"
0A"
0@"
0?"
1>"
1="
1<"
1;"
1:"
19"
08"
07"
06"
15"
14"
13"
02"
11"
10"
1/"
1."
1-"
1,"
1+"
0*"
1)"
b101 ("
b1010 '"
0&"
1%"
1$"
0#"
0""
0!"
0~
1}
0|
1{
0z
0y
1x
0w
1v
1u
0t
1s
0r
1q
0p
0o
1n
1m
0l
1k
0j
0i
1h
1g
0f
1e
0d
1c
0b
1a
0`
1_
0^
1]
0\
0[
1Z
1Y
0X
1W
0V
0U
1T
1S
0R
0Q
1P
1O
1N
0M
1L
0K
1J
1I
0H
1G
0F
1E
0D
1C
1B
1A
1@
1?
1>
1=
0<
0;
1:
19
08
07
16
15
b101 4
b101 3
b1010 2
b101 1
b101 0
b1010 /
b101 .
b1010 -
b101 ,
b101 +
b1010 *
0)
b101 (
b1010 '
0&
0%
1$
1#
b101 "
b101 !
$end
#1000
0#
1%
0%"
1a"
0$"
1Z"
0{
1Y"
0x
1R"
0q
1Q"
0n
1z
1J"
0k
1j
1y
1I"
0#"
0_
1^
1p
1A"
0""
0]
1V
0h
1!"
1o
1B"
1@"
0~
0Z
1U
0a
1|
0W
1\
0l
1i
04"
18"
1<"
1?"
0f
06
18
0:
1<
0T
1[
1`
0,"
03"
b11111110 !
b11111110 4
b11111110 e"
17"
0:"
0;"
0>"
1;
0d
1*"
06"
0$
1&
b11111110 "
b11111110 ,
b11111110 1
b1010 (
b1010 +
b1010 .
b1010 0
b1010 3
b1010 ("
b1010 d"
b1000 '
b1000 *
b1000 -
b1000 /
b1000 2
b1000 '"
b1000 c"
#2000
0%
0a"
1#
0Z"
0z
1%"
0Y"
0y
1$"
0R"
0p
1{
0Q"
0o
1x
0J"
0j
1q
0I"
0^
0i
1n
0""
0<"
0A"
0\
1_
1k
0~
08"
0@"
0B"
0Y
0c
1]
1h
0f
01"
05"
09"
13"
b111 !
b111 4
b111 e"
1:
0`
09
0;
0=
1X
1a
1b
0d
0)"
0*"
0+"
12"
16"
1;"
1$
0&
b111 "
b111 ,
b111 1
b1000 (
b1000 +
b1000 .
b1000 0
b1000 3
b1000 ("
b1000 d"
b1111 '
b1111 *
b1111 -
b1111 /
b1111 2
b1111 '"
b1111 c"
#3000
0_
0]
1^
0#
0X
1\
1@"
0%"
1c
11"
03"
b10 !
b10 4
b10 e"
08
0>
0@
0B
1Y
0-"
0."
19"
0;"
05
1=
0?
0A
0C
0D
0M
0b
1)"
0/"
00"
02"
0$
b10 "
b10 ,
b10 1
b11111100 (
b11111100 +
b11111100 .
b11111100 0
b11111100 3
b11111100 ("
b11111100 d"
b11111110 '
b11111110 *
b11111110 -
b11111110 /
b11111110 2
b11111110 '"
b11111110 c"
#4000
1%
1a"
1Z"
1Y"
0$"
1#
1R"
0{
1&"
1Q"
0x
1z
1J"
0q
1y
1I"
0n
1p
0#"
1A"
1B"
0k
1o
0""
b11111110 !
b11111110 4
b11111110 e"
1<"
0h
1j
0~
18"
0a
1i
0f
15"
0:
1`
1;
0d
1*"
06"
1$
1&
b11111110 "
b11111110 ,
b11111110 1
b11111110 (
b11111110 +
b11111110 .
b11111110 0
b11111110 3
b11111110 ("
b11111110 d"
b11111100 '
b11111100 *
b11111100 -
b11111100 /
b11111100 2
b11111100 '"
b11111100 c"
#5000
0%
0a"
0Z"
0Y"
0R"
0Q"
0J"
1$"
0I"
1#"
0A"
0B"
1""
0<"
1~
08"
0`
1f
0g
05"
b0 !
b0 4
b0 e"
0;
1a
1d
0e
0*"
16"
0&
b0 "
b0 ,
b0 1
b11111110 '
b11111110 *
b11111110 -
b11111110 /
b11111110 2
b11111110 '"
b11111110 c"
#6000
