{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652710319545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652710319545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 16:11:59 2022 " "Processing started: Mon May 16 16:11:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652710319545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710319545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off switchtop -c switchtop " "Command: quartus_map --read_settings_files=on --write_settings_files=off switchtop -c switchtop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710319545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652710320067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652710320067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switchtop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switchtop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchtop-switchtop_arc " "Found design unit 1: switchtop-switchtop_arc" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328700 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchtop " "Found entity 1: switchtop" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switch_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switch_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_logic-switch_logic_arc " "Found design unit 1: switch_logic-switch_logic_arc" {  } { { "../src/switch_logic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328703 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_logic " "Found entity 1: switch_logic" {  } { { "../src/switch_logic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/output_handler/roundrobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/output_handler/roundrobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roundrobin-roundrobin_arc " "Found design unit 1: roundrobin-roundrobin_arc" {  } { { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328710 ""} { "Info" "ISGN_ENTITY_NAME" "1 roundrobin " "Found entity 1: roundrobin" {  } { { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_memory-mac_memory_arc " "Found design unit 1: mac_memory-mac_memory_arc" {  } { { "../src/mac_learning/Mac_memory.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328712 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_memory " "Found entity 1: mac_memory" {  } { { "../src/mac_learning/Mac_memory.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_learning.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_learning.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_learning-mac_learning_arc " "Found design unit 1: mac_learning-mac_learning_arc" {  } { { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328715 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_learning " "Found entity 1: mac_learning" {  } { { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/input_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/input_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_handler-input_handler_arc " "Found design unit 1: input_handler-input_handler_arc" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328719 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/crc_parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/crc_parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_parallel-crc_parallel_arc " "Found design unit 1: crc_parallel-crc_parallel_arc" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328723 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_parallel " "Found entity 1: crc_parallel" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer32k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer32k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer32k-SYN " "Found design unit 1: buffer32k-SYN" {  } { { "../src/buffer/buffer32k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32k.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328727 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer32k " "Found entity 1: buffer32k" {  } { { "../src/buffer/buffer32k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32k.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer2k-SYN " "Found design unit 1: buffer2k-SYN" {  } { { "../src/buffer/buffer2k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2k.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328733 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer2k " "Found entity 1: buffer2k" {  } { { "../src/buffer/buffer2k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2k.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer8k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer8k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer8k-SYN " "Found design unit 1: buffer8k-SYN" {  } { { "../src/buffer/buffer8k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer8k.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328737 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer8k " "Found entity 1: buffer8k" {  } { { "../src/buffer/buffer8k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer8k.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer16k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer16k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer16k-SYN " "Found design unit 1: buffer16k-SYN" {  } { { "../src/buffer/buffer16k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer16k.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328740 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer16k " "Found entity 1: buffer16k" {  } { { "../src/buffer/buffer16k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer16k.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "switchtop " "Elaborating entity \"switchtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652710328918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_logic switch_logic:switch " "Elaborating entity \"switch_logic\" for hierarchy \"switch_logic:switch\"" {  } { { "../src/switchtop.vhd" "switch" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710328939 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_1 switch_logic.vhd(99) " "VHDL Signal Declaration warning at switch_logic.vhd(99): used explicit default value for signal \"port_1\" because signal was never assigned a value" {  } { { "../src/switch_logic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 99 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652710328940 "|switchtop|switch_logic:switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_2 switch_logic.vhd(100) " "VHDL Signal Declaration warning at switch_logic.vhd(100): used explicit default value for signal \"port_2\" because signal was never assigned a value" {  } { { "../src/switch_logic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652710328940 "|switchtop|switch_logic:switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_3 switch_logic.vhd(101) " "VHDL Signal Declaration warning at switch_logic.vhd(101): used explicit default value for signal \"port_3\" because signal was never assigned a value" {  } { { "../src/switch_logic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652710328941 "|switchtop|switch_logic:switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_4 switch_logic.vhd(102) " "VHDL Signal Declaration warning at switch_logic.vhd(102): used explicit default value for signal \"port_4\" because signal was never assigned a value" {  } { { "../src/switch_logic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652710328941 "|switchtop|switch_logic:switch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_handler switch_logic:switch\|input_handler:In_1 " "Elaborating entity \"input_handler\" for hierarchy \"switch_logic:switch\|input_handler:In_1\"" {  } { { "../src/switch_logic.vhd" "In_1" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710328984 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[0\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[0\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328989 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[1\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[1\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328989 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[2\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[2\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328989 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[3\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[3\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328989 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[4\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[4\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328990 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[5\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[5\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328990 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[6\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[6\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328990 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[7\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[7\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328990 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[8\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[8\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328990 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[9\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[9\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328990 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[10\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[10\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328990 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[11\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[11\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328990 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[12\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[12\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[13\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[13\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[14\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[14\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[15\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[15\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[16\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[16\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[17\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[17\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[18\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[18\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[19\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[19\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[20\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[20\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[21\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[21\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[22\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[22\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[23\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[23\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328992 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[24\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[24\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328992 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[25\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[25\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328995 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[26\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[26\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328995 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[27\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[27\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328995 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[28\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[28\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328996 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[29\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[29\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328996 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[30\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[30\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328996 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[31\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[31\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328996 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[32\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[32\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328996 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[33\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[33\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328996 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[34\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[34\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328996 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[35\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[35\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328996 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[36\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[36\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329000 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[37\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[37\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329000 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[38\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[38\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329000 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[39\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[39\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329000 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[40\] input_handler.vhd(98) " "Inferred latch for \"src_addr\[40\]\" at input_handler.vhd(98)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329000 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[41\] input_handler.vhd(98) " "Inferred latch for \"src_addr\[41\]\" at input_handler.vhd(98)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329000 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[42\] input_handler.vhd(98) " "Inferred latch for \"src_addr\[42\]\" at input_handler.vhd(98)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[43\] input_handler.vhd(98) " "Inferred latch for \"src_addr\[43\]\" at input_handler.vhd(98)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[44\] input_handler.vhd(98) " "Inferred latch for \"src_addr\[44\]\" at input_handler.vhd(98)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[45\] input_handler.vhd(98) " "Inferred latch for \"src_addr\[45\]\" at input_handler.vhd(98)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[46\] input_handler.vhd(98) " "Inferred latch for \"src_addr\[46\]\" at input_handler.vhd(98)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[47\] input_handler.vhd(98) " "Inferred latch for \"src_addr\[47\]\" at input_handler.vhd(98)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[0\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[0\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[1\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[1\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[2\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[2\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[3\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[3\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[4\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[4\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[5\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[5\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[6\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[6\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329002 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[7\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[7\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329002 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[8\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[8\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329002 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[9\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[9\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329002 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[10\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[10\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329005 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[11\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[11\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329005 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[12\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[12\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329005 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[13\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[13\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329006 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[14\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[14\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329006 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[15\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[15\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329007 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[16\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[16\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329007 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[17\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[17\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329008 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[18\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[18\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329008 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[19\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[19\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329008 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[20\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[20\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329008 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[21\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[21\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329008 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[22\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[22\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329008 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[23\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[23\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329008 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[24\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[24\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329008 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[25\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[25\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[26\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[26\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[27\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[27\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[28\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[28\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[29\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[29\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[30\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[30\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[31\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[31\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[32\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[32\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[33\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[33\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[34\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[34\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[35\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[35\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[36\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[36\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329010 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[37\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[37\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329010 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[38\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[38\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329010 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[39\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[39\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329010 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[40\] input_handler.vhd(91) " "Inferred latch for \"dst_addr\[40\]\" at input_handler.vhd(91)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329014 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[41\] input_handler.vhd(91) " "Inferred latch for \"dst_addr\[41\]\" at input_handler.vhd(91)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329014 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[42\] input_handler.vhd(91) " "Inferred latch for \"dst_addr\[42\]\" at input_handler.vhd(91)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329014 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[43\] input_handler.vhd(91) " "Inferred latch for \"dst_addr\[43\]\" at input_handler.vhd(91)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329015 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[44\] input_handler.vhd(91) " "Inferred latch for \"dst_addr\[44\]\" at input_handler.vhd(91)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329015 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[45\] input_handler.vhd(91) " "Inferred latch for \"dst_addr\[45\]\" at input_handler.vhd(91)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329015 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[46\] input_handler.vhd(91) " "Inferred latch for \"dst_addr\[46\]\" at input_handler.vhd(91)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329015 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[47\] input_handler.vhd(91) " "Inferred latch for \"dst_addr\[47\]\" at input_handler.vhd(91)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329015 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[8\] input_handler.vhd(85) " "Inferred latch for \"dato4\[8\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329016 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[7\] input_handler.vhd(85) " "Inferred latch for \"dato4\[7\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329017 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[6\] input_handler.vhd(85) " "Inferred latch for \"dato4\[6\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[5\] input_handler.vhd(85) " "Inferred latch for \"dato4\[5\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[4\] input_handler.vhd(85) " "Inferred latch for \"dato4\[4\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[3\] input_handler.vhd(85) " "Inferred latch for \"dato4\[3\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[2\] input_handler.vhd(85) " "Inferred latch for \"dato4\[2\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[1\] input_handler.vhd(85) " "Inferred latch for \"dato4\[1\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[0\] input_handler.vhd(85) " "Inferred latch for \"dato4\[0\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[8\] input_handler.vhd(84) " "Inferred latch for \"dato3\[8\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[7\] input_handler.vhd(84) " "Inferred latch for \"dato3\[7\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[6\] input_handler.vhd(84) " "Inferred latch for \"dato3\[6\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[5\] input_handler.vhd(84) " "Inferred latch for \"dato3\[5\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[4\] input_handler.vhd(84) " "Inferred latch for \"dato3\[4\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[3\] input_handler.vhd(84) " "Inferred latch for \"dato3\[3\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[2\] input_handler.vhd(84) " "Inferred latch for \"dato3\[2\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[1\] input_handler.vhd(84) " "Inferred latch for \"dato3\[1\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[0\] input_handler.vhd(84) " "Inferred latch for \"dato3\[0\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[8\] input_handler.vhd(83) " "Inferred latch for \"dato2\[8\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[7\] input_handler.vhd(83) " "Inferred latch for \"dato2\[7\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[6\] input_handler.vhd(83) " "Inferred latch for \"dato2\[6\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[5\] input_handler.vhd(83) " "Inferred latch for \"dato2\[5\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[4\] input_handler.vhd(83) " "Inferred latch for \"dato2\[4\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[3\] input_handler.vhd(83) " "Inferred latch for \"dato2\[3\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[2\] input_handler.vhd(83) " "Inferred latch for \"dato2\[2\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[1\] input_handler.vhd(83) " "Inferred latch for \"dato2\[1\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[0\] input_handler.vhd(83) " "Inferred latch for \"dato2\[0\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[8\] input_handler.vhd(82) " "Inferred latch for \"dato1\[8\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[7\] input_handler.vhd(82) " "Inferred latch for \"dato1\[7\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[6\] input_handler.vhd(82) " "Inferred latch for \"dato1\[6\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[5\] input_handler.vhd(82) " "Inferred latch for \"dato1\[5\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[4\] input_handler.vhd(82) " "Inferred latch for \"dato1\[4\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[3\] input_handler.vhd(82) " "Inferred latch for \"dato1\[3\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[2\] input_handler.vhd(82) " "Inferred latch for \"dato1\[2\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[1\] input_handler.vhd(82) " "Inferred latch for \"dato1\[1\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[0\] input_handler.vhd(82) " "Inferred latch for \"dato1\[0\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_parallel switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC " "Elaborating entity \"crc_parallel\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\"" {  } { { "../src/input_handler/input_handler.vhd" "CRC" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329042 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1652710329047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer2k switch_logic:switch\|input_handler:In_1\|buffer2k:BUF " "Elaborating entity \"buffer2k\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\"" {  } { { "../src/input_handler/input_handler.vhd" "BUF" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\"" {  } { { "../src/buffer/buffer2k.vhd" "scfifo_component" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2k.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\"" {  } { { "../src/buffer/buffer2k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2k.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component " "Instantiated megafunction \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""}  } { { "../src/buffer/buffer2k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2k.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652710329548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8s91 " "Found entity 1: scfifo_8s91" {  } { { "db/scfifo_8s91.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_8s91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710329590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8s91 switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated " "Elaborating entity \"scfifo_8s91\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f2a1 " "Found entity 1: a_dpfifo_f2a1" {  } { { "db/a_dpfifo_f2a1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_f2a1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710329606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f2a1 switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo " "Elaborating entity \"a_dpfifo_f2a1\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\"" {  } { { "db/scfifo_8s91.tdf" "dpfifo" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_8s91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_raf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_raf " "Found entity 1: a_fefifo_raf" {  } { { "db/a_fefifo_raf.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_fefifo_raf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710329622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_raf switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\|a_fefifo_raf:fifo_state " "Elaborating entity \"a_fefifo_raf\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\|a_fefifo_raf:fifo_state\"" {  } { { "db/a_dpfifo_f2a1.tdf" "fifo_state" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_f2a1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329623 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_bi7.tdf C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_bi7.tdf " "Clear box output file C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_bi7.tdf is not compatible with the current compile. Used regenerated output file C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_bi7.tdf for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1652710329671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bi7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bi7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bi7 " "Found entity 1: cntr_bi7" {  } { { "db/cntr_bi7.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_bi7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710329678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bi7 switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\|a_fefifo_raf:fifo_state\|cntr_bi7:count_usedw " "Elaborating entity \"cntr_bi7\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\|a_fefifo_raf:fifo_state\|cntr_bi7:count_usedw\"" {  } { { "db/a_fefifo_raf.tdf" "count_usedw" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_fefifo_raf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_15t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_15t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_15t1 " "Found entity 1: altsyncram_15t1" {  } { { "db/altsyncram_15t1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_15t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710329728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_15t1 switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\|altsyncram_15t1:FIFOram " "Elaborating entity \"altsyncram_15t1\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\|altsyncram_15t1:FIFOram\"" {  } { { "db/a_dpfifo_f2a1.tdf" "FIFOram" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_f2a1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_slb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_slb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_slb " "Found entity 1: cntr_slb" {  } { { "db/cntr_slb.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_slb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710329779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_slb switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\|cntr_slb:rd_ptr_count " "Elaborating entity \"cntr_slb\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\|cntr_slb:rd_ptr_count\"" {  } { { "db/a_dpfifo_f2a1.tdf" "rd_ptr_count" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_f2a1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "roundrobin switch_logic:switch\|roundrobin:Out_1 " "Elaborating entity \"roundrobin\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\"" {  } { { "../src/switch_logic.vhd" "Out_1" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer16k switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1 " "Elaborating entity \"buffer16k\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\"" {  } { { "../src/output_handler/roundrobin.vhd" "buffer1" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\"" {  } { { "../src/buffer/buffer16k.vhd" "scfifo_component" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer16k.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\"" {  } { { "../src/buffer/buffer16k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer16k.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component " "Instantiated megafunction \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""}  } { { "../src/buffer/buffer16k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer16k.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652710330553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a5a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a5a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a5a1 " "Found entity 1: scfifo_a5a1" {  } { { "db/scfifo_a5a1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_a5a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710330594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710330594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a5a1 switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated " "Elaborating entity \"scfifo_a5a1\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hba1 " "Found entity 1: a_dpfifo_hba1" {  } { { "db/a_dpfifo_hba1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_hba1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710330611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710330611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hba1 switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo " "Elaborating entity \"a_dpfifo_hba1\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\"" {  } { { "db/scfifo_a5a1.tdf" "dpfifo" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_a5a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_mcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_mcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_mcf " "Found entity 1: a_fefifo_mcf" {  } { { "db/a_fefifo_mcf.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_fefifo_mcf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710330628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710330628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_mcf switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|a_fefifo_mcf:fifo_state " "Elaborating entity \"a_fefifo_mcf\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|a_fefifo_mcf:fifo_state\"" {  } { { "db/a_dpfifo_hba1.tdf" "fifo_state" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_hba1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330628 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_lp7.tdf C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_lp7.tdf " "Clear box output file C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_lp7.tdf is not compatible with the current compile. Used regenerated output file C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_lp7.tdf for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1652710330681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lp7 " "Found entity 1: cntr_lp7" {  } { { "db/cntr_lp7.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_lp7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710330687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710330687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lp7 switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|a_fefifo_mcf:fifo_state\|cntr_lp7:count_usedw " "Elaborating entity \"cntr_lp7\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|a_fefifo_mcf:fifo_state\|cntr_lp7:count_usedw\"" {  } { { "db/a_fefifo_mcf.tdf" "count_usedw" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_fefifo_mcf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n8t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n8t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n8t1 " "Found entity 1: altsyncram_n8t1" {  } { { "db/altsyncram_n8t1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_n8t1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710330741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710330741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n8t1 switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|altsyncram_n8t1:FIFOram " "Elaborating entity \"altsyncram_n8t1\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|altsyncram_n8t1:FIFOram\"" {  } { { "db/a_dpfifo_hba1.tdf" "FIFOram" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_hba1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_p47.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_p47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_p47 " "Found entity 1: decode_p47" {  } { { "db/decode_p47.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/decode_p47.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710330795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710330795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_p47 switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|altsyncram_n8t1:FIFOram\|decode_p47:decode2 " "Elaborating entity \"decode_p47\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|altsyncram_n8t1:FIFOram\|decode_p47:decode2\"" {  } { { "db/altsyncram_n8t1.tdf" "decode2" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_n8t1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_av7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_av7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_av7 " "Found entity 1: mux_av7" {  } { { "db/mux_av7.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/mux_av7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710330841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710330841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_av7 switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|altsyncram_n8t1:FIFOram\|mux_av7:mux3 " "Elaborating entity \"mux_av7\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|altsyncram_n8t1:FIFOram\|mux_av7:mux3\"" {  } { { "db/altsyncram_n8t1.tdf" "mux3" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_n8t1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vlb " "Found entity 1: cntr_vlb" {  } { { "db/cntr_vlb.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_vlb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710330888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710330888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vlb switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|cntr_vlb:rd_ptr_count " "Elaborating entity \"cntr_vlb\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|cntr_vlb:rd_ptr_count\"" {  } { { "db/a_dpfifo_hba1.tdf" "rd_ptr_count" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_hba1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_learning switch_logic:switch\|mac_learning:MAC " "Elaborating entity \"mac_learning\" for hierarchy \"switch_logic:switch\|mac_learning:MAC\"" {  } { { "../src/switch_logic.vhd" "MAC" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710332768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_memory switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem " "Elaborating entity \"mac_memory\" for hierarchy \"switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\"" {  } { { "../src/mac_learning/Mac_learning.vhd" "mac_mem" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710332819 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|ram_block_rtl_0 " "Inferred RAM node \"switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|ram_block_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1652710335148 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 52 " "Parameter WIDTH_A set to 52" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 52 " "Parameter WIDTH_B set to 52" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/switchtop.ram0_mac_memory_a93df217.hdl.mif " "Parameter INIT_FILE set to db/switchtop.ram0_mac_memory_a93df217.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652710336257 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652710336257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710336403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 52 " "Parameter \"WIDTH_A\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 52 " "Parameter \"WIDTH_B\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/switchtop.ram0_mac_memory_a93df217.hdl.mif " "Parameter \"INIT_FILE\" = \"db/switchtop.ram0_mac_memory_a93df217.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652710336403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fms1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fms1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fms1 " "Found entity 1: altsyncram_fms1" {  } { { "db/altsyncram_fms1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_fms1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710336483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710336483 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.FIN switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.FIN~_emulated switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.FIN~1 " "Register \"switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.FIN\" is converted into an equivalent circuit using register \"switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.FIN~_emulated\" and latch \"switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.FIN~1\"" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652710337473 "|switchtop|switch_logic:switch|input_handler:In_3|crc_parallel:CRC|state.FIN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.RUN switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.RUN~_emulated switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.RUN~1 " "Register \"switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.RUN\" is converted into an equivalent circuit using register \"switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.RUN~_emulated\" and latch \"switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.RUN~1\"" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652710337473 "|switchtop|switch_logic:switch|input_handler:In_3|crc_parallel:CRC|state.RUN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.FIN switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.FIN~_emulated switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.FIN~1 " "Register \"switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.FIN\" is converted into an equivalent circuit using register \"switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.FIN~_emulated\" and latch \"switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.FIN~1\"" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652710337473 "|switchtop|switch_logic:switch|input_handler:In_4|crc_parallel:CRC|state.FIN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.RUN switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.RUN~_emulated switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.RUN~1 " "Register \"switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.RUN\" is converted into an equivalent circuit using register \"switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.RUN~_emulated\" and latch \"switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.RUN~1\"" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652710337473 "|switchtop|switch_logic:switch|input_handler:In_4|crc_parallel:CRC|state.RUN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.FIN switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.FIN~_emulated switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.FIN~1 " "Register \"switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.FIN\" is converted into an equivalent circuit using register \"switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.FIN~_emulated\" and latch \"switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.FIN~1\"" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652710337473 "|switchtop|switch_logic:switch|input_handler:In_2|crc_parallel:CRC|state.FIN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.RUN switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.RUN~_emulated switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.RUN~1 " "Register \"switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.RUN\" is converted into an equivalent circuit using register \"switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.RUN~_emulated\" and latch \"switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.RUN~1\"" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652710337473 "|switchtop|switch_logic:switch|input_handler:In_2|crc_parallel:CRC|state.RUN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.FIN switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.FIN~_emulated switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.FIN~1 " "Register \"switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.FIN\" is converted into an equivalent circuit using register \"switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.FIN~_emulated\" and latch \"switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.FIN~1\"" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652710337473 "|switchtop|switch_logic:switch|input_handler:In_1|crc_parallel:CRC|state.FIN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.RUN switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.RUN~_emulated switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.RUN~1 " "Register \"switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.RUN\" is converted into an equivalent circuit using register \"switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.RUN~_emulated\" and latch \"switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.RUN~1\"" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652710337473 "|switchtop|switch_logic:switch|input_handler:In_1|crc_parallel:CRC|state.RUN"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1652710337473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652710339107 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652710340866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710340866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3103 " "Implemented 3103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652710341232 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652710341232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2725 " "Implemented 2725 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652710341232 ""} { "Info" "ICUT_CUT_TM_RAMS" "304 " "Implemented 304 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652710341232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652710341232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652710341298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 16:12:21 2022 " "Processing ended: Mon May 16 16:12:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652710341298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652710341298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652710341298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710341298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652710342652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652710342653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 16:12:22 2022 " "Processing started: Mon May 16 16:12:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652710342653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652710342653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off switchtop -c switchtop " "Command: quartus_fit --read_settings_files=off --write_settings_files=off switchtop -c switchtop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652710342653 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652710342766 ""}
{ "Info" "0" "" "Project  = switchtop" {  } {  } 0 0 "Project  = switchtop" 0 0 "Fitter" 0 0 1652710342767 ""}
{ "Info" "0" "" "Revision = switchtop" {  } {  } 0 0 "Revision = switchtop" 0 0 "Fitter" 0 0 1652710342767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652710342928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652710342928 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "switchtop EP2AGX45CU17C4 " "Selected device EP2AGX45CU17C4 for design \"switchtop\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652710342978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652710343033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652710343033 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652710343503 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652710343527 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65CU17C4 " "Device EP2AGX65CU17C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652710343783 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652710343783 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ W12 " "Pin ~ALTERA_nCEO~ is reserved at location W12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 16523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652710343793 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652710343793 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652710343796 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1652710343883 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "74 74 " "No exact pin location assignment(s) for 74 pins of 74 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652710344852 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "500 " "The Timing Analyzer is analyzing 500 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1652710345646 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "switchtop.sdc " "Synopsys Design Constraints File file not found: 'switchtop.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652710345652 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652710345653 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "switch\|In_1\|CRC\|state.RUN~7\|combout " "Node \"switch\|In_1\|CRC\|state.RUN~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345703 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_1\|CRC\|state.RUN~6\|datab " "Node \"switch\|In_1\|CRC\|state.RUN~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345703 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_1\|CRC\|state.RUN~6\|combout " "Node \"switch\|In_1\|CRC\|state.RUN~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345703 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_1\|CRC\|state.RUN~2\|datad " "Node \"switch\|In_1\|CRC\|state.RUN~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345703 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_1\|CRC\|state.RUN~2\|combout " "Node \"switch\|In_1\|CRC\|state.RUN~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345703 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_1\|CRC\|state.RUN~7\|datac " "Node \"switch\|In_1\|CRC\|state.RUN~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345703 ""}  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1652710345703 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "switch\|In_2\|CRC\|state.RUN~7\|combout " "Node \"switch\|In_2\|CRC\|state.RUN~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_2\|CRC\|state.RUN~6\|datab " "Node \"switch\|In_2\|CRC\|state.RUN~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_2\|CRC\|state.RUN~6\|combout " "Node \"switch\|In_2\|CRC\|state.RUN~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_2\|CRC\|state.RUN~2\|datad " "Node \"switch\|In_2\|CRC\|state.RUN~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_2\|CRC\|state.RUN~2\|combout " "Node \"switch\|In_2\|CRC\|state.RUN~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_2\|CRC\|state.RUN~7\|datac " "Node \"switch\|In_2\|CRC\|state.RUN~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""}  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1652710345704 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "switch\|In_4\|CRC\|state.RUN~7\|combout " "Node \"switch\|In_4\|CRC\|state.RUN~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_4\|CRC\|state.RUN~6\|datab " "Node \"switch\|In_4\|CRC\|state.RUN~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_4\|CRC\|state.RUN~6\|combout " "Node \"switch\|In_4\|CRC\|state.RUN~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_4\|CRC\|state.RUN~2\|datad " "Node \"switch\|In_4\|CRC\|state.RUN~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_4\|CRC\|state.RUN~2\|combout " "Node \"switch\|In_4\|CRC\|state.RUN~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_4\|CRC\|state.RUN~7\|datac " "Node \"switch\|In_4\|CRC\|state.RUN~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""}  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1652710345704 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "switch\|In_3\|CRC\|state.RUN~7\|combout " "Node \"switch\|In_3\|CRC\|state.RUN~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_3\|CRC\|state.RUN~6\|dataa " "Node \"switch\|In_3\|CRC\|state.RUN~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_3\|CRC\|state.RUN~6\|combout " "Node \"switch\|In_3\|CRC\|state.RUN~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_3\|CRC\|state.RUN~2\|datad " "Node \"switch\|In_3\|CRC\|state.RUN~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_3\|CRC\|state.RUN~2\|combout " "Node \"switch\|In_3\|CRC\|state.RUN~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_3\|CRC\|state.RUN~7\|datac " "Node \"switch\|In_3\|CRC\|state.RUN~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710345704 ""}  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1652710345704 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652710345756 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1652710345761 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652710345764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T10 (CLK6, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN T10 (CLK6, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652710346234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_logic:switch\|input_handler:In_3\|out_state.PUSH " "Destination node switch_logic:switch\|input_handler:In_3\|out_state.PUSH" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 4926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652710346234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_logic:switch\|input_handler:In_4\|out_state.PUSH " "Destination node switch_logic:switch\|input_handler:In_4\|out_state.PUSH" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 4511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652710346234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_logic:switch\|input_handler:In_2\|out_state.PUSH " "Destination node switch_logic:switch\|input_handler:In_2\|out_state.PUSH" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 5341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652710346234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_logic:switch\|input_handler:In_1\|out_state.PUSH " "Destination node switch_logic:switch\|input_handler:In_1\|out_state.PUSH" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652710346234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_logic:switch\|input_handler:In_3\|state.SRC " "Destination node switch_logic:switch\|input_handler:In_3\|state.SRC" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 4945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652710346234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_logic:switch\|input_handler:In_3\|count\[1\] " "Destination node switch_logic:switch\|input_handler:In_3\|count\[1\]" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 4940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652710346234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_logic:switch\|input_handler:In_3\|count\[2\] " "Destination node switch_logic:switch\|input_handler:In_3\|count\[2\]" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 4941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652710346234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_logic:switch\|input_handler:In_3\|count\[3\] " "Destination node switch_logic:switch\|input_handler:In_3\|count\[3\]" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 4942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652710346234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_logic:switch\|input_handler:In_3\|state.DST " "Destination node switch_logic:switch\|input_handler:In_3\|state.DST" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 4946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652710346234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_logic:switch\|input_handler:In_4\|state.SRC " "Destination node switch_logic:switch\|input_handler:In_4\|state.SRC" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 4530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652710346234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1652710346234 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652710346234 ""}  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 16483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652710346234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_logic:switch\|input_handler:In_1\|dato2~0  " "Automatically promoted node switch_logic:switch\|input_handler:In_1\|dato2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652710346234 ""}  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 6127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652710346234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_logic:switch\|input_handler:In_1\|dato3~0  " "Automatically promoted node switch_logic:switch\|input_handler:In_1\|dato3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652710346235 ""}  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 6152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652710346235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_logic:switch\|input_handler:In_1\|dato4~0  " "Automatically promoted node switch_logic:switch\|input_handler:In_1\|dato4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652710346235 ""}  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 6177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652710346235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_logic:switch\|input_handler:In_2\|dato1~0  " "Automatically promoted node switch_logic:switch\|input_handler:In_2\|dato1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652710346235 ""}  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 6099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652710346235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_logic:switch\|input_handler:In_2\|dato3~0  " "Automatically promoted node switch_logic:switch\|input_handler:In_2\|dato3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652710346235 ""}  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 6136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652710346235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_logic:switch\|input_handler:In_2\|dato4~0  " "Automatically promoted node switch_logic:switch\|input_handler:In_2\|dato4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652710346235 ""}  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 6161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652710346235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_logic:switch\|input_handler:In_3\|dato1~0  " "Automatically promoted node switch_logic:switch\|input_handler:In_3\|dato1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652710346235 ""}  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 6077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652710346235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_logic:switch\|input_handler:In_3\|dato2~0  " "Automatically promoted node switch_logic:switch\|input_handler:In_3\|dato2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652710346235 ""}  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 6108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652710346235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_logic:switch\|input_handler:In_3\|dato4~0  " "Automatically promoted node switch_logic:switch\|input_handler:In_3\|dato4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652710346235 ""}  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 6169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652710346235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_logic:switch\|input_handler:In_4\|dato1~0  " "Automatically promoted node switch_logic:switch\|input_handler:In_4\|dato1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652710346235 ""}  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 6088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652710346235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_logic:switch\|input_handler:In_4\|dato2~0  " "Automatically promoted node switch_logic:switch\|input_handler:In_4\|dato2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652710346235 ""}  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 6116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652710346235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_logic:switch\|input_handler:In_4\|dato3~0  " "Automatically promoted node switch_logic:switch\|input_handler:In_4\|dato3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652710346235 ""}  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 6144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652710346235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_logic:switch\|input_handler:In_1\|dst_addr~1  " "Automatically promoted node switch_logic:switch\|input_handler:In_1\|dst_addr~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652710346235 ""}  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 6488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652710346235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_logic:switch\|input_handler:In_1\|dst_addr~2  " "Automatically promoted node switch_logic:switch\|input_handler:In_1\|dst_addr~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652710346235 ""}  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 6542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652710346235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch_logic:switch\|input_handler:In_1\|dst_addr~3  " "Automatically promoted node switch_logic:switch\|input_handler:In_1\|dst_addr~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652710346236 ""}  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 0 { 0 ""} 0 6546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652710346236 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652710346967 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652710346972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652710346972 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652710346978 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652710346985 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652710346992 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652710346992 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652710346996 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652710347305 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652710347311 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652710347311 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "73 unused 2.5V 37 36 0 " "Number of I/O pins in group: 73 (unused VREF, 2.5V VCCIO, 37 input, 36 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1652710347314 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1652710347314 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1652710347314 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652710347315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652710347315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652710347315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 19 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652710347315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 36 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652710347315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 16 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652710347315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 16 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652710347315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 36 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652710347315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 20 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652710347315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 0 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652710347315 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1652710347315 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1652710347315 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652710347607 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652710347617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652710350167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652710351762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652710351970 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652710372105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652710372105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652710373113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.1% " "1e+03 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1652710380120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X12_Y22 X23_Y33 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X12_Y22 to location X23_Y33" {  } { { "loc" "" { Generic "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X12_Y22 to location X23_Y33"} { { 12 { 0 ""} 12 22 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652710381866 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652710381866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652710394409 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652710394409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652710394414 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.59 " "Total time spent on timing analysis during the Fitter is 9.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652710395849 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652710395957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652710396660 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652710396689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652710397395 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652710398908 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/output_files/switchtop.fit.smsg " "Generated suppressed messages file C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/output_files/switchtop.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652710399984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5904 " "Peak virtual memory: 5904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652710401391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 16:13:21 2022 " "Processing ended: Mon May 16 16:13:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652710401391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652710401391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652710401391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652710401391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652710402550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652710402550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 16:13:22 2022 " "Processing started: Mon May 16 16:13:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652710402550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652710402550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off switchtop -c switchtop " "Command: quartus_asm --read_settings_files=off --write_settings_files=off switchtop -c switchtop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652710402550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652710403018 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652710405426 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652710405531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652710406083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 16:13:26 2022 " "Processing ended: Mon May 16 16:13:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652710406083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652710406083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652710406083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652710406083 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652710406893 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652710407493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652710407493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 16:13:27 2022 " "Processing started: Mon May 16 16:13:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652710407493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652710407493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta switchtop -c switchtop " "Command: quartus_sta switchtop -c switchtop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652710407494 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652710407606 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652710407908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652710407909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710407956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710407956 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "500 " "The Timing Analyzer is analyzing 500 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1652710408478 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "switchtop.sdc " "Synopsys Design Constraints File file not found: 'switchtop.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652710408602 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710408602 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_4\|dest1 switch_logic:switch\|input_handler:In_4\|dest1 " "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_4\|dest1 switch_logic:switch\|input_handler:In_4\|dest1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_4\|count\[0\] switch_logic:switch\|input_handler:In_4\|count\[0\] " "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_4\|count\[0\] switch_logic:switch\|input_handler:In_4\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_1\|count\[0\] switch_logic:switch\|input_handler:In_1\|count\[0\] " "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_1\|count\[0\] switch_logic:switch\|input_handler:In_1\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_3\|count\[0\] switch_logic:switch\|input_handler:In_3\|count\[0\] " "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_3\|count\[0\] switch_logic:switch\|input_handler:In_3\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_2\|count\[0\] switch_logic:switch\|input_handler:In_2\|count\[0\] " "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_2\|count\[0\] switch_logic:switch\|input_handler:In_2\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_2\|dest1 switch_logic:switch\|input_handler:In_2\|dest1 " "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_2\|dest1 switch_logic:switch\|input_handler:In_2\|dest1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_1\|dest2 switch_logic:switch\|input_handler:In_1\|dest2 " "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_1\|dest2 switch_logic:switch\|input_handler:In_1\|dest2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_3\|dest2 switch_logic:switch\|input_handler:In_3\|dest2 " "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_3\|dest2 switch_logic:switch\|input_handler:In_3\|dest2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_4\|dest2 switch_logic:switch\|input_handler:In_4\|dest2 " "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_4\|dest2 switch_logic:switch\|input_handler:In_4\|dest2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_3\|dest1 switch_logic:switch\|input_handler:In_3\|dest1 " "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_3\|dest1 switch_logic:switch\|input_handler:In_3\|dest1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_1\|dest3 switch_logic:switch\|input_handler:In_1\|dest3 " "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_1\|dest3 switch_logic:switch\|input_handler:In_1\|dest3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_2\|dest3 switch_logic:switch\|input_handler:In_2\|dest3 " "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_2\|dest3 switch_logic:switch\|input_handler:In_2\|dest3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_4\|dest3 switch_logic:switch\|input_handler:In_4\|dest3 " "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_4\|dest3 switch_logic:switch\|input_handler:In_4\|dest3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_1\|dest4 switch_logic:switch\|input_handler:In_1\|dest4 " "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_1\|dest4 switch_logic:switch\|input_handler:In_1\|dest4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_2\|dest4 switch_logic:switch\|input_handler:In_2\|dest4 " "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_2\|dest4 switch_logic:switch\|input_handler:In_2\|dest4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_3\|dest4 switch_logic:switch\|input_handler:In_3\|dest4 " "create_clock -period 1.000 -name switch_logic:switch\|input_handler:In_3\|dest4 switch_logic:switch\|input_handler:In_3\|dest4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652710408627 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652710408627 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "switch\|In_1\|CRC\|state.RUN~7\|combout " "Node \"switch\|In_1\|CRC\|state.RUN~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408636 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_1\|CRC\|state.RUN~6\|dataf " "Node \"switch\|In_1\|CRC\|state.RUN~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408636 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_1\|CRC\|state.RUN~6\|combout " "Node \"switch\|In_1\|CRC\|state.RUN~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408636 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_1\|CRC\|state.RUN~2\|datac " "Node \"switch\|In_1\|CRC\|state.RUN~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408636 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_1\|CRC\|state.RUN~2\|combout " "Node \"switch\|In_1\|CRC\|state.RUN~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408636 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_1\|CRC\|state.RUN~7\|datac " "Node \"switch\|In_1\|CRC\|state.RUN~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408636 ""}  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1652710408636 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "switch\|In_2\|CRC\|state.RUN~7\|combout " "Node \"switch\|In_2\|CRC\|state.RUN~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408637 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_2\|CRC\|state.RUN~6\|datad " "Node \"switch\|In_2\|CRC\|state.RUN~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408637 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_2\|CRC\|state.RUN~6\|combout " "Node \"switch\|In_2\|CRC\|state.RUN~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408637 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_2\|CRC\|state.RUN~2\|dataa " "Node \"switch\|In_2\|CRC\|state.RUN~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408637 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_2\|CRC\|state.RUN~2\|combout " "Node \"switch\|In_2\|CRC\|state.RUN~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408637 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_2\|CRC\|state.RUN~7\|datac " "Node \"switch\|In_2\|CRC\|state.RUN~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408637 ""}  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1652710408637 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "switch\|In_4\|CRC\|state.RUN~7\|combout " "Node \"switch\|In_4\|CRC\|state.RUN~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408637 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_4\|CRC\|state.RUN~6\|dataf " "Node \"switch\|In_4\|CRC\|state.RUN~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408637 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_4\|CRC\|state.RUN~6\|combout " "Node \"switch\|In_4\|CRC\|state.RUN~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408637 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_4\|CRC\|state.RUN~2\|datac " "Node \"switch\|In_4\|CRC\|state.RUN~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408637 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_4\|CRC\|state.RUN~2\|combout " "Node \"switch\|In_4\|CRC\|state.RUN~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408637 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_4\|CRC\|state.RUN~7\|datad " "Node \"switch\|In_4\|CRC\|state.RUN~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408637 ""}  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1652710408637 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "switch\|In_3\|CRC\|state.RUN~7\|combout " "Node \"switch\|In_3\|CRC\|state.RUN~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408638 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_3\|CRC\|state.RUN~6\|dataf " "Node \"switch\|In_3\|CRC\|state.RUN~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408638 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_3\|CRC\|state.RUN~6\|combout " "Node \"switch\|In_3\|CRC\|state.RUN~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408638 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_3\|CRC\|state.RUN~2\|datad " "Node \"switch\|In_3\|CRC\|state.RUN~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408638 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_3\|CRC\|state.RUN~2\|combout " "Node \"switch\|In_3\|CRC\|state.RUN~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408638 ""} { "Warning" "WSTA_SCC_NODE" "switch\|In_3\|CRC\|state.RUN~7\|datac " "Node \"switch\|In_3\|CRC\|state.RUN~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652710408638 ""}  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1652710408638 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652710408672 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652710408674 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652710408678 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652710408693 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652710408992 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652710408992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.315 " "Worst-case setup slack is -3.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.315           -5023.652 clk  " "   -3.315           -5023.652 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.695            -127.364 switch_logic:switch\|input_handler:In_2\|count\[0\]  " "   -2.695            -127.364 switch_logic:switch\|input_handler:In_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.487            -148.521 switch_logic:switch\|input_handler:In_3\|count\[0\]  " "   -2.487            -148.521 switch_logic:switch\|input_handler:In_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.382            -142.672 switch_logic:switch\|input_handler:In_4\|count\[0\]  " "   -2.382            -142.672 switch_logic:switch\|input_handler:In_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.272             -15.710 switch_logic:switch\|input_handler:In_3\|dest4  " "   -2.272             -15.710 switch_logic:switch\|input_handler:In_3\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.656             -10.077 switch_logic:switch\|input_handler:In_1\|dest4  " "   -1.656             -10.077 switch_logic:switch\|input_handler:In_1\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.635             -11.913 switch_logic:switch\|input_handler:In_4\|dest3  " "   -1.635             -11.913 switch_logic:switch\|input_handler:In_4\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536             -10.930 switch_logic:switch\|input_handler:In_4\|dest2  " "   -1.536             -10.930 switch_logic:switch\|input_handler:In_4\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.448             -10.902 switch_logic:switch\|input_handler:In_4\|dest1  " "   -1.448             -10.902 switch_logic:switch\|input_handler:In_4\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.411              -9.088 switch_logic:switch\|input_handler:In_3\|dest1  " "   -1.411              -9.088 switch_logic:switch\|input_handler:In_3\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.389             -44.672 switch_logic:switch\|input_handler:In_1\|count\[0\]  " "   -1.389             -44.672 switch_logic:switch\|input_handler:In_1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.151              -7.790 switch_logic:switch\|input_handler:In_1\|dest2  " "   -1.151              -7.790 switch_logic:switch\|input_handler:In_1\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.144              -9.131 switch_logic:switch\|input_handler:In_3\|dest2  " "   -1.144              -9.131 switch_logic:switch\|input_handler:In_3\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.115              -8.329 switch_logic:switch\|input_handler:In_1\|dest3  " "   -1.115              -8.329 switch_logic:switch\|input_handler:In_1\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.991              -7.226 switch_logic:switch\|input_handler:In_2\|dest1  " "   -0.991              -7.226 switch_logic:switch\|input_handler:In_2\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824              -6.133 switch_logic:switch\|input_handler:In_2\|dest3  " "   -0.824              -6.133 switch_logic:switch\|input_handler:In_2\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.674              -4.680 switch_logic:switch\|input_handler:In_2\|dest4  " "   -0.674              -4.680 switch_logic:switch\|input_handler:In_2\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710408994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710408994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.075 " "Worst-case hold slack is -1.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.075              -1.075 clk  " "   -1.075              -1.075 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.526              -0.567 switch_logic:switch\|input_handler:In_1\|count\[0\]  " "   -0.526              -0.567 switch_logic:switch\|input_handler:In_1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 switch_logic:switch\|input_handler:In_2\|dest4  " "    0.160               0.000 switch_logic:switch\|input_handler:In_2\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 switch_logic:switch\|input_handler:In_2\|dest3  " "    0.244               0.000 switch_logic:switch\|input_handler:In_2\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 switch_logic:switch\|input_handler:In_2\|dest1  " "    0.299               0.000 switch_logic:switch\|input_handler:In_2\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 switch_logic:switch\|input_handler:In_1\|dest2  " "    0.312               0.000 switch_logic:switch\|input_handler:In_1\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 switch_logic:switch\|input_handler:In_1\|dest3  " "    0.436               0.000 switch_logic:switch\|input_handler:In_1\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 switch_logic:switch\|input_handler:In_3\|dest1  " "    0.499               0.000 switch_logic:switch\|input_handler:In_3\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 switch_logic:switch\|input_handler:In_1\|dest4  " "    0.573               0.000 switch_logic:switch\|input_handler:In_1\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.618               0.000 switch_logic:switch\|input_handler:In_3\|dest2  " "    0.618               0.000 switch_logic:switch\|input_handler:In_3\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 switch_logic:switch\|input_handler:In_4\|dest2  " "    0.657               0.000 switch_logic:switch\|input_handler:In_4\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.690               0.000 switch_logic:switch\|input_handler:In_4\|dest3  " "    0.690               0.000 switch_logic:switch\|input_handler:In_4\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.723               0.000 switch_logic:switch\|input_handler:In_4\|dest1  " "    0.723               0.000 switch_logic:switch\|input_handler:In_4\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 switch_logic:switch\|input_handler:In_2\|count\[0\]  " "    0.746               0.000 switch_logic:switch\|input_handler:In_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.964               0.000 switch_logic:switch\|input_handler:In_4\|count\[0\]  " "    0.964               0.000 switch_logic:switch\|input_handler:In_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 switch_logic:switch\|input_handler:In_3\|count\[0\]  " "    0.974               0.000 switch_logic:switch\|input_handler:In_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.409               0.000 switch_logic:switch\|input_handler:In_3\|dest4  " "    1.409               0.000 switch_logic:switch\|input_handler:In_3\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710409044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.411 " "Worst-case recovery slack is -1.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.411              -9.494 clk  " "   -1.411              -9.494 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710409053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.945 " "Worst-case removal slack is 0.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.945               0.000 clk  " "    0.945               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710409064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846           -4585.972 clk  " "   -2.846           -4585.972 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 switch_logic:switch\|input_handler:In_1\|count\[0\]  " "    0.253               0.000 switch_logic:switch\|input_handler:In_1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 switch_logic:switch\|input_handler:In_1\|dest2  " "    0.298               0.000 switch_logic:switch\|input_handler:In_1\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 switch_logic:switch\|input_handler:In_2\|count\[0\]  " "    0.318               0.000 switch_logic:switch\|input_handler:In_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 switch_logic:switch\|input_handler:In_4\|count\[0\]  " "    0.355               0.000 switch_logic:switch\|input_handler:In_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 switch_logic:switch\|input_handler:In_3\|count\[0\]  " "    0.357               0.000 switch_logic:switch\|input_handler:In_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 switch_logic:switch\|input_handler:In_3\|dest4  " "    0.393               0.000 switch_logic:switch\|input_handler:In_3\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 switch_logic:switch\|input_handler:In_1\|dest4  " "    0.395               0.000 switch_logic:switch\|input_handler:In_1\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 switch_logic:switch\|input_handler:In_4\|dest2  " "    0.408               0.000 switch_logic:switch\|input_handler:In_4\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 switch_logic:switch\|input_handler:In_2\|dest4  " "    0.419               0.000 switch_logic:switch\|input_handler:In_2\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 switch_logic:switch\|input_handler:In_3\|dest2  " "    0.419               0.000 switch_logic:switch\|input_handler:In_3\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 switch_logic:switch\|input_handler:In_4\|dest1  " "    0.441               0.000 switch_logic:switch\|input_handler:In_4\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 switch_logic:switch\|input_handler:In_2\|dest1  " "    0.442               0.000 switch_logic:switch\|input_handler:In_2\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 switch_logic:switch\|input_handler:In_2\|dest3  " "    0.446               0.000 switch_logic:switch\|input_handler:In_2\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 switch_logic:switch\|input_handler:In_3\|dest1  " "    0.447               0.000 switch_logic:switch\|input_handler:In_3\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 switch_logic:switch\|input_handler:In_1\|dest3  " "    0.464               0.000 switch_logic:switch\|input_handler:In_1\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 switch_logic:switch\|input_handler:In_4\|dest3  " "    0.470               0.000 switch_logic:switch\|input_handler:In_4\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710409069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710409069 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652710409162 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652710409210 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652710410079 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652710410485 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652710410559 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652710410559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.106 " "Worst-case setup slack is -3.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.106           -4637.735 clk  " "   -3.106           -4637.735 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.562            -123.115 switch_logic:switch\|input_handler:In_2\|count\[0\]  " "   -2.562            -123.115 switch_logic:switch\|input_handler:In_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.361            -143.559 switch_logic:switch\|input_handler:In_3\|count\[0\]  " "   -2.361            -143.559 switch_logic:switch\|input_handler:In_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.300            -137.520 switch_logic:switch\|input_handler:In_4\|count\[0\]  " "   -2.300            -137.520 switch_logic:switch\|input_handler:In_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.198             -15.410 switch_logic:switch\|input_handler:In_3\|dest4  " "   -2.198             -15.410 switch_logic:switch\|input_handler:In_3\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.596             -10.005 switch_logic:switch\|input_handler:In_1\|dest4  " "   -1.596             -10.005 switch_logic:switch\|input_handler:In_1\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.594             -11.701 switch_logic:switch\|input_handler:In_4\|dest3  " "   -1.594             -11.701 switch_logic:switch\|input_handler:In_4\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.511             -10.925 switch_logic:switch\|input_handler:In_4\|dest2  " "   -1.511             -10.925 switch_logic:switch\|input_handler:In_4\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.445             -11.008 switch_logic:switch\|input_handler:In_4\|dest1  " "   -1.445             -11.008 switch_logic:switch\|input_handler:In_4\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.381             -45.807 switch_logic:switch\|input_handler:In_1\|count\[0\]  " "   -1.381             -45.807 switch_logic:switch\|input_handler:In_1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.378              -9.162 switch_logic:switch\|input_handler:In_3\|dest1  " "   -1.378              -9.162 switch_logic:switch\|input_handler:In_3\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.154              -7.889 switch_logic:switch\|input_handler:In_1\|dest2  " "   -1.154              -7.889 switch_logic:switch\|input_handler:In_1\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.148              -9.159 switch_logic:switch\|input_handler:In_3\|dest2  " "   -1.148              -9.159 switch_logic:switch\|input_handler:In_3\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.106              -8.267 switch_logic:switch\|input_handler:In_1\|dest3  " "   -1.106              -8.267 switch_logic:switch\|input_handler:In_1\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.011              -7.471 switch_logic:switch\|input_handler:In_2\|dest1  " "   -1.011              -7.471 switch_logic:switch\|input_handler:In_2\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.833              -6.314 switch_logic:switch\|input_handler:In_2\|dest3  " "   -0.833              -6.314 switch_logic:switch\|input_handler:In_2\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.704              -5.095 switch_logic:switch\|input_handler:In_2\|dest4  " "   -0.704              -5.095 switch_logic:switch\|input_handler:In_2\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710410561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.065 " "Worst-case hold slack is -1.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.065              -1.065 clk  " "   -1.065              -1.065 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430              -0.464 switch_logic:switch\|input_handler:In_1\|count\[0\]  " "   -0.430              -0.464 switch_logic:switch\|input_handler:In_1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 switch_logic:switch\|input_handler:In_2\|dest4  " "    0.267               0.000 switch_logic:switch\|input_handler:In_2\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 switch_logic:switch\|input_handler:In_2\|dest3  " "    0.333               0.000 switch_logic:switch\|input_handler:In_2\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 switch_logic:switch\|input_handler:In_2\|dest1  " "    0.403               0.000 switch_logic:switch\|input_handler:In_2\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 switch_logic:switch\|input_handler:In_1\|dest2  " "    0.407               0.000 switch_logic:switch\|input_handler:In_1\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 switch_logic:switch\|input_handler:In_1\|dest3  " "    0.500               0.000 switch_logic:switch\|input_handler:In_1\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 switch_logic:switch\|input_handler:In_3\|dest1  " "    0.572               0.000 switch_logic:switch\|input_handler:In_3\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 switch_logic:switch\|input_handler:In_1\|dest4  " "    0.644               0.000 switch_logic:switch\|input_handler:In_1\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.681               0.000 switch_logic:switch\|input_handler:In_3\|dest2  " "    0.681               0.000 switch_logic:switch\|input_handler:In_3\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.735               0.000 switch_logic:switch\|input_handler:In_4\|dest2  " "    0.735               0.000 switch_logic:switch\|input_handler:In_4\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.753               0.000 switch_logic:switch\|input_handler:In_4\|dest3  " "    0.753               0.000 switch_logic:switch\|input_handler:In_4\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780               0.000 switch_logic:switch\|input_handler:In_2\|count\[0\]  " "    0.780               0.000 switch_logic:switch\|input_handler:In_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 switch_logic:switch\|input_handler:In_4\|dest1  " "    0.816               0.000 switch_logic:switch\|input_handler:In_4\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.951               0.000 switch_logic:switch\|input_handler:In_4\|count\[0\]  " "    0.951               0.000 switch_logic:switch\|input_handler:In_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.996               0.000 switch_logic:switch\|input_handler:In_3\|count\[0\]  " "    0.996               0.000 switch_logic:switch\|input_handler:In_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.430               0.000 switch_logic:switch\|input_handler:In_3\|dest4  " "    1.430               0.000 switch_logic:switch\|input_handler:In_3\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710410596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.324 " "Worst-case recovery slack is -1.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324              -8.766 clk  " "   -1.324              -8.766 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710410605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.904 " "Worst-case removal slack is 0.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.904               0.000 clk  " "    0.904               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710410613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846           -4582.133 clk  " "   -2.846           -4582.133 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 switch_logic:switch\|input_handler:In_1\|count\[0\]  " "    0.215               0.000 switch_logic:switch\|input_handler:In_1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 switch_logic:switch\|input_handler:In_1\|dest2  " "    0.276               0.000 switch_logic:switch\|input_handler:In_1\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 switch_logic:switch\|input_handler:In_2\|count\[0\]  " "    0.306               0.000 switch_logic:switch\|input_handler:In_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 switch_logic:switch\|input_handler:In_4\|count\[0\]  " "    0.326               0.000 switch_logic:switch\|input_handler:In_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 switch_logic:switch\|input_handler:In_3\|count\[0\]  " "    0.346               0.000 switch_logic:switch\|input_handler:In_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 switch_logic:switch\|input_handler:In_3\|dest4  " "    0.372               0.000 switch_logic:switch\|input_handler:In_3\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 switch_logic:switch\|input_handler:In_1\|dest4  " "    0.375               0.000 switch_logic:switch\|input_handler:In_1\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 switch_logic:switch\|input_handler:In_4\|dest2  " "    0.379               0.000 switch_logic:switch\|input_handler:In_4\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 switch_logic:switch\|input_handler:In_2\|dest4  " "    0.385               0.000 switch_logic:switch\|input_handler:In_2\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 switch_logic:switch\|input_handler:In_2\|dest1  " "    0.401               0.000 switch_logic:switch\|input_handler:In_2\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 switch_logic:switch\|input_handler:In_3\|dest2  " "    0.404               0.000 switch_logic:switch\|input_handler:In_3\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 switch_logic:switch\|input_handler:In_3\|dest1  " "    0.413               0.000 switch_logic:switch\|input_handler:In_3\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 switch_logic:switch\|input_handler:In_2\|dest3  " "    0.417               0.000 switch_logic:switch\|input_handler:In_2\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 switch_logic:switch\|input_handler:In_4\|dest1  " "    0.417               0.000 switch_logic:switch\|input_handler:In_4\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 switch_logic:switch\|input_handler:In_1\|dest3  " "    0.438               0.000 switch_logic:switch\|input_handler:In_1\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 switch_logic:switch\|input_handler:In_4\|dest3  " "    0.449               0.000 switch_logic:switch\|input_handler:In_4\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710410623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710410623 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652710410714 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652710410990 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652710411026 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652710411026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.643 " "Worst-case setup slack is -1.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.643           -1626.420 clk  " "   -1.643           -1626.420 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.235             -51.568 switch_logic:switch\|input_handler:In_3\|count\[0\]  " "   -1.235             -51.568 switch_logic:switch\|input_handler:In_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.123             -48.441 switch_logic:switch\|input_handler:In_4\|count\[0\]  " "   -1.123             -48.441 switch_logic:switch\|input_handler:In_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.096             -39.531 switch_logic:switch\|input_handler:In_2\|count\[0\]  " "   -1.096             -39.531 switch_logic:switch\|input_handler:In_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.077              -6.906 switch_logic:switch\|input_handler:In_3\|dest4  " "   -1.077              -6.906 switch_logic:switch\|input_handler:In_3\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710              -3.404 switch_logic:switch\|input_handler:In_1\|dest4  " "   -0.710              -3.404 switch_logic:switch\|input_handler:In_1\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.692              -4.563 switch_logic:switch\|input_handler:In_4\|dest3  " "   -0.692              -4.563 switch_logic:switch\|input_handler:In_4\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.627              -3.934 switch_logic:switch\|input_handler:In_4\|dest2  " "   -0.627              -3.934 switch_logic:switch\|input_handler:In_4\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.626              -4.229 switch_logic:switch\|input_handler:In_4\|dest1  " "   -0.626              -4.229 switch_logic:switch\|input_handler:In_4\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555              -2.757 switch_logic:switch\|input_handler:In_3\|dest1  " "   -0.555              -2.757 switch_logic:switch\|input_handler:In_3\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474              -2.015 switch_logic:switch\|input_handler:In_1\|count\[0\]  " "   -0.474              -2.015 switch_logic:switch\|input_handler:In_1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.444              -2.306 switch_logic:switch\|input_handler:In_1\|dest2  " "   -0.444              -2.306 switch_logic:switch\|input_handler:In_1\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.434              -3.163 switch_logic:switch\|input_handler:In_3\|dest2  " "   -0.434              -3.163 switch_logic:switch\|input_handler:In_3\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386              -2.364 switch_logic:switch\|input_handler:In_1\|dest3  " "   -0.386              -2.364 switch_logic:switch\|input_handler:In_1\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.326              -1.900 switch_logic:switch\|input_handler:In_2\|dest1  " "   -0.326              -1.900 switch_logic:switch\|input_handler:In_2\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.245              -1.254 switch_logic:switch\|input_handler:In_2\|dest3  " "   -0.245              -1.254 switch_logic:switch\|input_handler:In_2\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126              -0.344 switch_logic:switch\|input_handler:In_2\|dest4  " "   -0.126              -0.344 switch_logic:switch\|input_handler:In_2\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710411029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.589 " "Worst-case hold slack is -0.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.589              -0.589 clk  " "   -0.589              -0.589 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -0.358 switch_logic:switch\|input_handler:In_1\|count\[0\]  " "   -0.343              -0.358 switch_logic:switch\|input_handler:In_1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 switch_logic:switch\|input_handler:In_2\|dest4  " "    0.295               0.000 switch_logic:switch\|input_handler:In_2\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 switch_logic:switch\|input_handler:In_2\|dest3  " "    0.354               0.000 switch_logic:switch\|input_handler:In_2\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 switch_logic:switch\|input_handler:In_2\|dest1  " "    0.392               0.000 switch_logic:switch\|input_handler:In_2\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 switch_logic:switch\|input_handler:In_2\|count\[0\]  " "    0.393               0.000 switch_logic:switch\|input_handler:In_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 switch_logic:switch\|input_handler:In_1\|dest2  " "    0.403               0.000 switch_logic:switch\|input_handler:In_1\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 switch_logic:switch\|input_handler:In_1\|dest3  " "    0.437               0.000 switch_logic:switch\|input_handler:In_1\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 switch_logic:switch\|input_handler:In_3\|dest1  " "    0.493               0.000 switch_logic:switch\|input_handler:In_3\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 switch_logic:switch\|input_handler:In_1\|dest4  " "    0.523               0.000 switch_logic:switch\|input_handler:In_1\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 switch_logic:switch\|input_handler:In_4\|count\[0\]  " "    0.571               0.000 switch_logic:switch\|input_handler:In_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 switch_logic:switch\|input_handler:In_3\|count\[0\]  " "    0.576               0.000 switch_logic:switch\|input_handler:In_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 switch_logic:switch\|input_handler:In_4\|dest2  " "    0.588               0.000 switch_logic:switch\|input_handler:In_4\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 switch_logic:switch\|input_handler:In_4\|dest3  " "    0.589               0.000 switch_logic:switch\|input_handler:In_4\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 switch_logic:switch\|input_handler:In_3\|dest2  " "    0.598               0.000 switch_logic:switch\|input_handler:In_3\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 switch_logic:switch\|input_handler:In_4\|dest1  " "    0.645               0.000 switch_logic:switch\|input_handler:In_4\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033               0.000 switch_logic:switch\|input_handler:In_3\|dest4  " "    1.033               0.000 switch_logic:switch\|input_handler:In_3\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710411066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.259 " "Worst-case recovery slack is -0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259              -1.196 clk  " "   -0.259              -1.196 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710411074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.507 " "Worst-case removal slack is 0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 clk  " "    0.507               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710411083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.846 " "Worst-case minimum pulse width slack is -2.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846           -3377.670 clk  " "   -2.846           -3377.670 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 switch_logic:switch\|input_handler:In_1\|count\[0\]  " "    0.394               0.000 switch_logic:switch\|input_handler:In_1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 switch_logic:switch\|input_handler:In_1\|dest2  " "    0.422               0.000 switch_logic:switch\|input_handler:In_1\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 switch_logic:switch\|input_handler:In_2\|count\[0\]  " "    0.429               0.000 switch_logic:switch\|input_handler:In_2\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 switch_logic:switch\|input_handler:In_4\|count\[0\]  " "    0.442               0.000 switch_logic:switch\|input_handler:In_4\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 switch_logic:switch\|input_handler:In_4\|dest3  " "    0.446               0.000 switch_logic:switch\|input_handler:In_4\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 switch_logic:switch\|input_handler:In_2\|dest1  " "    0.447               0.000 switch_logic:switch\|input_handler:In_2\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 switch_logic:switch\|input_handler:In_3\|count\[0\]  " "    0.449               0.000 switch_logic:switch\|input_handler:In_3\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 switch_logic:switch\|input_handler:In_3\|dest4  " "    0.450               0.000 switch_logic:switch\|input_handler:In_3\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 switch_logic:switch\|input_handler:In_2\|dest3  " "    0.452               0.000 switch_logic:switch\|input_handler:In_2\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 switch_logic:switch\|input_handler:In_4\|dest2  " "    0.453               0.000 switch_logic:switch\|input_handler:In_4\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 switch_logic:switch\|input_handler:In_3\|dest1  " "    0.456               0.000 switch_logic:switch\|input_handler:In_3\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 switch_logic:switch\|input_handler:In_1\|dest4  " "    0.466               0.000 switch_logic:switch\|input_handler:In_1\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 switch_logic:switch\|input_handler:In_2\|dest4  " "    0.467               0.000 switch_logic:switch\|input_handler:In_2\|dest4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 switch_logic:switch\|input_handler:In_1\|dest3  " "    0.468               0.000 switch_logic:switch\|input_handler:In_1\|dest3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 switch_logic:switch\|input_handler:In_3\|dest2  " "    0.478               0.000 switch_logic:switch\|input_handler:In_3\|dest2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 switch_logic:switch\|input_handler:In_4\|dest1  " "    0.479               0.000 switch_logic:switch\|input_handler:In_4\|dest1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652710411087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710411087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710411858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652710411858 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652710412081 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652710412088 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652710412091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 34 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4984 " "Peak virtual memory: 4984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652710412189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 16:13:32 2022 " "Processing ended: Mon May 16 16:13:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652710412189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652710412189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652710412189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652710412189 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus Prime Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652710412954 ""}
