;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/9/2018 2:48:11 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x0BF8940C  	JMP        _main
0x0004	0x0000940C  	JMP        0
0x0008	0x0000940C  	JMP        0
0x000C	0x0000940C  	JMP        0
0x0010	0x0000940C  	JMP        0
0x0014	0x0000940C  	JMP        0
0x0018	0x0000940C  	JMP        0
0x001C	0x0000940C  	JMP        0
0x0020	0x0000940C  	JMP        0
0x0024	0x0000940C  	JMP        0
0x0028	0x0000940C  	JMP        0
0x002C	0x0000940C  	JMP        0
0x0030	0x0000940C  	JMP        0
0x0034	0x0000940C  	JMP        0
0x0038	0x0000940C  	JMP        0
0x003C	0x0000940C  	JMP        0
0x0040	0x0000940C  	JMP        0
0x0044	0x0000940C  	JMP        0
0x0048	0x0000940C  	JMP        0
0x004C	0x0000940C  	JMP        0
0x0050	0x0000940C  	JMP        0
_main:
0x17F0	0xE5BF    	LDI        R27, 95
0x17F2	0xBFBD    	OUT        SPL+0, R27
0x17F4	0xE0B8    	LDI        R27, 8
0x17F6	0xBFBE    	OUT        SPL+1, R27
0x17F8	0x0C48940E  	CALL       3144
;Click_3D_Hall_3_AVR.c,75 :: 		void main( )
;Click_3D_Hall_3_AVR.c,77 :: 		systemInit( );
0x17FC	0xDF34    	RCALL      _systemInit+0
;Click_3D_Hall_3_AVR.c,78 :: 		applicationInit( );
0x17FE	0xDFD0    	RCALL      _applicationInit+0
;Click_3D_Hall_3_AVR.c,80 :: 		while (1)
L_main6:
;Click_3D_Hall_3_AVR.c,82 :: 		applicationTask( );
0x1800	0xDF73    	RCALL      _applicationTask+0
;Click_3D_Hall_3_AVR.c,83 :: 		}
0x1802	0xCFFE    	RJMP       L_main6
;Click_3D_Hall_3_AVR.c,84 :: 		}
L_end_main:
L__main_end_loop:
0x1804	0xCFFF    	RJMP       L__main_end_loop
; end of _main
_systemInit:
;Click_3D_Hall_3_AVR.c,32 :: 		void systemInit( )
;Click_3D_Hall_3_AVR.c,34 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x1666	0x922F    	PUSH       R2
0x1668	0x923F    	PUSH       R3
0x166A	0x924F    	PUSH       R4
0x166C	0x925F    	PUSH       R5
0x166E	0x926F    	PUSH       R6
0x1670	0x2444    	CLR        R4
0x1672	0xE0B7    	LDI        R27, 7
0x1674	0x2E3B    	MOV        R3, R27
0x1676	0x2422    	CLR        R2
0x1678	0xDF69    	RCALL      _mikrobus_gpioInit+0
;Click_3D_Hall_3_AVR.c,35 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x167A	0xE0B1    	LDI        R27, 1
0x167C	0x2E4B    	MOV        R4, R27
0x167E	0xE0B1    	LDI        R27, 1
0x1680	0x2E3B    	MOV        R3, R27
0x1682	0x2422    	CLR        R2
0x1684	0xDF63    	RCALL      _mikrobus_gpioInit+0
;Click_3D_Hall_3_AVR.c,36 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x1686	0xE0B1    	LDI        R27, 1
0x1688	0x2E4B    	MOV        R4, R27
0x168A	0xE0B2    	LDI        R27, 2
0x168C	0x2E3B    	MOV        R3, R27
0x168E	0x2422    	CLR        R2
0x1690	0xDF5D    	RCALL      _mikrobus_gpioInit+0
;Click_3D_Hall_3_AVR.c,38 :: 		mikrobus_i2cInit( _MIKROBUS1, &_C3DHALL3_I2C_CFG[0] );
0x1692	0xE80B    	LDI        R16, lo_addr(__C3DHALL3_I2C_CFG+0)
0x1694	0xE118    	LDI        R17, hi_addr(__C3DHALL3_I2C_CFG+0)
0x1696	0x2E30    	MOV        R3, R16
0x1698	0x2E41    	MOV        R4, R17
0x169A	0x2422    	CLR        R2
0x169C	0xDF75    	RCALL      _mikrobus_i2cInit+0
;Click_3D_Hall_3_AVR.c,40 :: 		mikrobus_logInit( _LOG_USBUART, 9600 );
0x169E	0xE8B0    	LDI        R27, 128
0x16A0	0x2E3B    	MOV        R3, R27
0x16A2	0xE2B5    	LDI        R27, 37
0x16A4	0x2E4B    	MOV        R4, R27
0x16A6	0xE0B0    	LDI        R27, 0
0x16A8	0x2E5B    	MOV        R5, R27
0x16AA	0x2E6B    	MOV        R6, R27
0x16AC	0xE1B0    	LDI        R27, 16
0x16AE	0x2E2B    	MOV        R2, R27
0x16B0	0xDEB4    	RCALL      _mikrobus_logInit+0
;Click_3D_Hall_3_AVR.c,42 :: 		Delay_ms(100);
0x16B2	0xE025    	LDI        R18, 5
0x16B4	0xE01F    	LDI        R17, 15
0x16B6	0xEF02    	LDI        R16, 242
L_systemInit0:
0x16B8	0x950A    	DEC        R16
0x16BA	0xF7F1    	BRNE       L_systemInit0
0x16BC	0x951A    	DEC        R17
0x16BE	0xF7E1    	BRNE       L_systemInit0
0x16C0	0x952A    	DEC        R18
0x16C2	0xF7D1    	BRNE       L_systemInit0
;Click_3D_Hall_3_AVR.c,44 :: 		mikrobus_logWrite( "  ... system init done ...  ", _LOG_LINE );
0x16C4	0xE0B2    	LDI        R27, 2
0x16C6	0x2E4B    	MOV        R4, R27
0x16C8	0xE9B0    	LDI        R27, lo_addr(?lstr1_Click_3D_Hall_3_AVR+0)
0x16CA	0x2E2B    	MOV        R2, R27
0x16CC	0xE0B0    	LDI        R27, hi_addr(?lstr1_Click_3D_Hall_3_AVR+0)
0x16CE	0x2E3B    	MOV        R3, R27
0x16D0	0xDED7    	RCALL      _mikrobus_logWrite+0
;Click_3D_Hall_3_AVR.c,45 :: 		}
L_end_systemInit:
0x16D2	0x906F    	POP        R6
0x16D4	0x905F    	POP        R5
0x16D6	0x904F    	POP        R4
0x16D8	0x903F    	POP        R3
0x16DA	0x902F    	POP        R2
0x16DC	0x9508    	RET
; end of _systemInit
_mikrobus_gpioInit:
;easyavr_v7_ATMEGA32.c,162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
;easyavr_v7_ATMEGA32.c,164 :: 		switch( bus )
0x154C	0x922F    	PUSH       R2
0x154E	0x923F    	PUSH       R3
0x1550	0xC00E    	RJMP       L_mikrobus_gpioInit82
;easyavr_v7_ATMEGA32.c,167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit84:
0x1552	0x2C23    	MOV        R2, R3
0x1554	0x2C34    	MOV        R3, R4
0x1556	0xDA49    	RCALL      easyavr_v7_ATMEGA32__gpioInit_1+0
0x1558	0xC014    	RJMP       L_end_mikrobus_gpioInit
;easyavr_v7_ATMEGA32.c,170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit85:
0x155A	0x2C23    	MOV        R2, R3
0x155C	0x2C34    	MOV        R3, R4
0x155E	0xDAAD    	RCALL      easyavr_v7_ATMEGA32__gpioInit_2+0
0x1560	0xC010    	RJMP       L_end_mikrobus_gpioInit
;easyavr_v7_ATMEGA32.c,173 :: 		case _MIKROBUS3 : return _gpioInit_3(pin, direction);
L_mikrobus_gpioInit86:
0x1562	0x2C23    	MOV        R2, R3
0x1564	0x2C34    	MOV        R3, R4
0x1566	0xD992    	RCALL      easyavr_v7_ATMEGA32__gpioInit_3+0
0x1568	0xC00C    	RJMP       L_end_mikrobus_gpioInit
;easyavr_v7_ATMEGA32.c,184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit87:
0x156A	0xE001    	LDI        R16, 1
0x156C	0xC00A    	RJMP       L_end_mikrobus_gpioInit
;easyavr_v7_ATMEGA32.c,185 :: 		}
L_mikrobus_gpioInit82:
0x156E	0xE0B0    	LDI        R27, 0
0x1570	0x162B    	CP         R2, R27
0x1572	0xF379    	BREQ       L_mikrobus_gpioInit84
L__mikrobus_gpioInit284:
0x1574	0xE0B1    	LDI        R27, 1
0x1576	0x162B    	CP         R2, R27
0x1578	0xF381    	BREQ       L_mikrobus_gpioInit85
L__mikrobus_gpioInit285:
0x157A	0xE0B2    	LDI        R27, 2
0x157C	0x162B    	CP         R2, R27
0x157E	0xF389    	BREQ       L_mikrobus_gpioInit86
L__mikrobus_gpioInit286:
0x1580	0xCFF4    	RJMP       L_mikrobus_gpioInit87
;easyavr_v7_ATMEGA32.c,187 :: 		}
L_end_mikrobus_gpioInit:
0x1582	0x903F    	POP        R3
0x1584	0x902F    	POP        R2
0x1586	0x9508    	RET
; end of _mikrobus_gpioInit
easyavr_v7_ATMEGA32__gpioInit_1:
;__ea_atmega32_gpio.c,106 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
;__ea_atmega32_gpio.c,108 :: 		switch( pin )
0x09EA	0xC03E    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_10
;__ea_atmega32_gpio.c,110 :: 		case _MIKROBUS_AN_PIN    : DDA7_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_12:
0x09EC	0xFA30    	BST        R3, 0
0x09EE	0xB3BA    	IN         R27, DDA7_bit+0
0x09F0	0xF9B7    	BLD        R27, 7
0x09F2	0xBBBA    	OUT        DDA7_bit+0, R27
0x09F4	0xC060    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_11
;__ea_atmega32_gpio.c,111 :: 		case _MIKROBUS_RST_PIN   : DDA6_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_13:
0x09F6	0xFA30    	BST        R3, 0
0x09F8	0xB3BA    	IN         R27, DDA6_bit+0
0x09FA	0xF9B6    	BLD        R27, 6
0x09FC	0xBBBA    	OUT        DDA6_bit+0, R27
0x09FE	0xC05B    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_11
;__ea_atmega32_gpio.c,112 :: 		case _MIKROBUS_CS_PIN    : DDA5_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_14:
0x0A00	0xFA30    	BST        R3, 0
0x0A02	0xB3BA    	IN         R27, DDA5_bit+0
0x0A04	0xF9B5    	BLD        R27, 5
0x0A06	0xBBBA    	OUT        DDA5_bit+0, R27
0x0A08	0xC056    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_11
;__ea_atmega32_gpio.c,113 :: 		case _MIKROBUS_SCK_PIN   : DDB7_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_15:
0x0A0A	0xFA30    	BST        R3, 0
0x0A0C	0xB3B7    	IN         R27, DDB7_bit+0
0x0A0E	0xF9B7    	BLD        R27, 7
0x0A10	0xBBB7    	OUT        DDB7_bit+0, R27
0x0A12	0xC051    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_11
;__ea_atmega32_gpio.c,114 :: 		case _MIKROBUS_MISO_PIN  : DDB6_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_16:
0x0A14	0xFA30    	BST        R3, 0
0x0A16	0xB3B7    	IN         R27, DDB6_bit+0
0x0A18	0xF9B6    	BLD        R27, 6
0x0A1A	0xBBB7    	OUT        DDB6_bit+0, R27
0x0A1C	0xC04C    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_11
;__ea_atmega32_gpio.c,115 :: 		case _MIKROBUS_MOSI_PIN  : DDB5_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_17:
0x0A1E	0xFA30    	BST        R3, 0
0x0A20	0xB3B7    	IN         R27, DDB5_bit+0
0x0A22	0xF9B5    	BLD        R27, 5
0x0A24	0xBBB7    	OUT        DDB5_bit+0, R27
0x0A26	0xC047    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_11
;__ea_atmega32_gpio.c,116 :: 		case _MIKROBUS_PWM_PIN   : DDD4_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_18:
0x0A28	0xFA30    	BST        R3, 0
0x0A2A	0xB3B1    	IN         R27, DDD4_bit+0
0x0A2C	0xF9B4    	BLD        R27, 4
0x0A2E	0xBBB1    	OUT        DDD4_bit+0, R27
0x0A30	0xC042    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_11
;__ea_atmega32_gpio.c,117 :: 		case _MIKROBUS_INT_PIN   : DDD2_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_19:
0x0A32	0xFA30    	BST        R3, 0
0x0A34	0xB3B1    	IN         R27, DDD2_bit+0
0x0A36	0xF9B2    	BLD        R27, 2
0x0A38	0xBBB1    	OUT        DDD2_bit+0, R27
0x0A3A	0xC03D    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_11
;__ea_atmega32_gpio.c,118 :: 		case _MIKROBUS_RX_PIN    : DDD0_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_110:
0x0A3C	0xFA30    	BST        R3, 0
0x0A3E	0xB3B1    	IN         R27, DDD0_bit+0
0x0A40	0xF9B0    	BLD        R27, 0
0x0A42	0xBBB1    	OUT        DDD0_bit+0, R27
0x0A44	0xC038    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_11
;__ea_atmega32_gpio.c,119 :: 		case _MIKROBUS_TX_PIN    : DDD1_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_111:
0x0A46	0xFA30    	BST        R3, 0
0x0A48	0xB3B1    	IN         R27, DDD1_bit+0
0x0A4A	0xF9B1    	BLD        R27, 1
0x0A4C	0xBBB1    	OUT        DDD1_bit+0, R27
0x0A4E	0xC033    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_11
;__ea_atmega32_gpio.c,120 :: 		case _MIKROBUS_SCL_PIN   : DDC0_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_112:
0x0A50	0xFA30    	BST        R3, 0
0x0A52	0xB3B4    	IN         R27, DDC0_bit+0
0x0A54	0xF9B0    	BLD        R27, 0
0x0A56	0xBBB4    	OUT        DDC0_bit+0, R27
0x0A58	0xC02E    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_11
;__ea_atmega32_gpio.c,121 :: 		case _MIKROBUS_SDA_PIN   : DDC1_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_113:
0x0A5A	0xFA30    	BST        R3, 0
0x0A5C	0xB3B4    	IN         R27, DDC1_bit+0
0x0A5E	0xF9B1    	BLD        R27, 1
0x0A60	0xBBB4    	OUT        DDC1_bit+0, R27
0x0A62	0xC029    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_11
;__ea_atmega32_gpio.c,122 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easyavr_v7_ATMEGA32__gpioInit_114:
0x0A64	0xE001    	LDI        R16, 1
0x0A66	0xC028    	RJMP       L_end__gpioInit_1
;__ea_atmega32_gpio.c,123 :: 		}
L_easyavr_v7_ATMEGA32__gpioInit_10:
0x0A68	0xE0B0    	LDI        R27, 0
0x0A6A	0x162B    	CP         R2, R27
0x0A6C	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__gpioInit_1190
0x0A6E	0xCFBE    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_12
L_easyavr_v7_ATMEGA32__gpioInit_1190:
0x0A70	0xE0B1    	LDI        R27, 1
0x0A72	0x162B    	CP         R2, R27
0x0A74	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__gpioInit_1191
0x0A76	0xCFBF    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_13
L_easyavr_v7_ATMEGA32__gpioInit_1191:
0x0A78	0xE0B2    	LDI        R27, 2
0x0A7A	0x162B    	CP         R2, R27
0x0A7C	0xF209    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_14
L_easyavr_v7_ATMEGA32__gpioInit_1192:
0x0A7E	0xE0B3    	LDI        R27, 3
0x0A80	0x162B    	CP         R2, R27
0x0A82	0xF219    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_15
L_easyavr_v7_ATMEGA32__gpioInit_1193:
0x0A84	0xE0B4    	LDI        R27, 4
0x0A86	0x162B    	CP         R2, R27
0x0A88	0xF229    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_16
L_easyavr_v7_ATMEGA32__gpioInit_1194:
0x0A8A	0xE0B5    	LDI        R27, 5
0x0A8C	0x162B    	CP         R2, R27
0x0A8E	0xF239    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_17
L_easyavr_v7_ATMEGA32__gpioInit_1195:
0x0A90	0xE0B6    	LDI        R27, 6
0x0A92	0x162B    	CP         R2, R27
0x0A94	0xF249    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_18
L_easyavr_v7_ATMEGA32__gpioInit_1196:
0x0A96	0xE0B7    	LDI        R27, 7
0x0A98	0x162B    	CP         R2, R27
0x0A9A	0xF259    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_19
L_easyavr_v7_ATMEGA32__gpioInit_1197:
0x0A9C	0xE0B8    	LDI        R27, 8
0x0A9E	0x162B    	CP         R2, R27
0x0AA0	0xF269    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_110
L_easyavr_v7_ATMEGA32__gpioInit_1198:
0x0AA2	0xE0B9    	LDI        R27, 9
0x0AA4	0x162B    	CP         R2, R27
0x0AA6	0xF279    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_111
L_easyavr_v7_ATMEGA32__gpioInit_1199:
0x0AA8	0xE0BA    	LDI        R27, 10
0x0AAA	0x162B    	CP         R2, R27
0x0AAC	0xF289    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_112
L_easyavr_v7_ATMEGA32__gpioInit_1200:
0x0AAE	0xE0BB    	LDI        R27, 11
0x0AB0	0x162B    	CP         R2, R27
0x0AB2	0xF299    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_113
L_easyavr_v7_ATMEGA32__gpioInit_1201:
0x0AB4	0xCFD7    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_114
L_easyavr_v7_ATMEGA32__gpioInit_11:
;__ea_atmega32_gpio.c,124 :: 		return _MIKROBUS_OK;
0x0AB6	0xE000    	LDI        R16, 0
;__ea_atmega32_gpio.c,125 :: 		}
L_end__gpioInit_1:
0x0AB8	0x9508    	RET
; end of easyavr_v7_ATMEGA32__gpioInit_1
easyavr_v7_ATMEGA32__gpioInit_2:
;__ea_atmega32_gpio.c,127 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
;__ea_atmega32_gpio.c,129 :: 		switch( pin )
0x0ABA	0xC03E    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_215
;__ea_atmega32_gpio.c,131 :: 		case _MIKROBUS_AN_PIN    : DDA0_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_217:
0x0ABC	0xFA30    	BST        R3, 0
0x0ABE	0xB3BA    	IN         R27, DDA0_bit+0
0x0AC0	0xF9B0    	BLD        R27, 0
0x0AC2	0xBBBA    	OUT        DDA0_bit+0, R27
0x0AC4	0xC060    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_216
;__ea_atmega32_gpio.c,132 :: 		case _MIKROBUS_RST_PIN   : DDA1_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_218:
0x0AC6	0xFA30    	BST        R3, 0
0x0AC8	0xB3BA    	IN         R27, DDA1_bit+0
0x0ACA	0xF9B1    	BLD        R27, 1
0x0ACC	0xBBBA    	OUT        DDA1_bit+0, R27
0x0ACE	0xC05B    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_216
;__ea_atmega32_gpio.c,133 :: 		case _MIKROBUS_CS_PIN    : DDA3_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_219:
0x0AD0	0xFA30    	BST        R3, 0
0x0AD2	0xB3BA    	IN         R27, DDA3_bit+0
0x0AD4	0xF9B3    	BLD        R27, 3
0x0AD6	0xBBBA    	OUT        DDA3_bit+0, R27
0x0AD8	0xC056    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_216
;__ea_atmega32_gpio.c,134 :: 		case _MIKROBUS_SCK_PIN   : DDB7_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_220:
0x0ADA	0xFA30    	BST        R3, 0
0x0ADC	0xB3B7    	IN         R27, DDB7_bit+0
0x0ADE	0xF9B7    	BLD        R27, 7
0x0AE0	0xBBB7    	OUT        DDB7_bit+0, R27
0x0AE2	0xC051    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_216
;__ea_atmega32_gpio.c,135 :: 		case _MIKROBUS_MISO_PIN  : DDB6_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_221:
0x0AE4	0xFA30    	BST        R3, 0
0x0AE6	0xB3B7    	IN         R27, DDB6_bit+0
0x0AE8	0xF9B6    	BLD        R27, 6
0x0AEA	0xBBB7    	OUT        DDB6_bit+0, R27
0x0AEC	0xC04C    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_216
;__ea_atmega32_gpio.c,136 :: 		case _MIKROBUS_MOSI_PIN  : DDB5_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_222:
0x0AEE	0xFA30    	BST        R3, 0
0x0AF0	0xB3B7    	IN         R27, DDB5_bit+0
0x0AF2	0xF9B5    	BLD        R27, 5
0x0AF4	0xBBB7    	OUT        DDB5_bit+0, R27
0x0AF6	0xC047    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_216
;__ea_atmega32_gpio.c,137 :: 		case _MIKROBUS_PWM_PIN   : DDD5_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_223:
0x0AF8	0xFA30    	BST        R3, 0
0x0AFA	0xB3B1    	IN         R27, DDD5_bit+0
0x0AFC	0xF9B5    	BLD        R27, 5
0x0AFE	0xBBB1    	OUT        DDD5_bit+0, R27
0x0B00	0xC042    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_216
;__ea_atmega32_gpio.c,138 :: 		case _MIKROBUS_INT_PIN   : DDD3_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_224:
0x0B02	0xFA30    	BST        R3, 0
0x0B04	0xB3B1    	IN         R27, DDD3_bit+0
0x0B06	0xF9B3    	BLD        R27, 3
0x0B08	0xBBB1    	OUT        DDD3_bit+0, R27
0x0B0A	0xC03D    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_216
;__ea_atmega32_gpio.c,139 :: 		case _MIKROBUS_RX_PIN    : DDD0_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_225:
0x0B0C	0xFA30    	BST        R3, 0
0x0B0E	0xB3B1    	IN         R27, DDD0_bit+0
0x0B10	0xF9B0    	BLD        R27, 0
0x0B12	0xBBB1    	OUT        DDD0_bit+0, R27
0x0B14	0xC038    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_216
;__ea_atmega32_gpio.c,140 :: 		case _MIKROBUS_TX_PIN    : DDD1_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_226:
0x0B16	0xFA30    	BST        R3, 0
0x0B18	0xB3B1    	IN         R27, DDD1_bit+0
0x0B1A	0xF9B1    	BLD        R27, 1
0x0B1C	0xBBB1    	OUT        DDD1_bit+0, R27
0x0B1E	0xC033    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_216
;__ea_atmega32_gpio.c,141 :: 		case _MIKROBUS_SCL_PIN   : DDC0_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_227:
0x0B20	0xFA30    	BST        R3, 0
0x0B22	0xB3B4    	IN         R27, DDC0_bit+0
0x0B24	0xF9B0    	BLD        R27, 0
0x0B26	0xBBB4    	OUT        DDC0_bit+0, R27
0x0B28	0xC02E    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_216
;__ea_atmega32_gpio.c,142 :: 		case _MIKROBUS_SDA_PIN   : DDC1_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_228:
0x0B2A	0xFA30    	BST        R3, 0
0x0B2C	0xB3B4    	IN         R27, DDC1_bit+0
0x0B2E	0xF9B1    	BLD        R27, 1
0x0B30	0xBBB4    	OUT        DDC1_bit+0, R27
0x0B32	0xC029    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_216
;__ea_atmega32_gpio.c,143 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easyavr_v7_ATMEGA32__gpioInit_229:
0x0B34	0xE001    	LDI        R16, 1
0x0B36	0xC028    	RJMP       L_end__gpioInit_2
;__ea_atmega32_gpio.c,144 :: 		}
L_easyavr_v7_ATMEGA32__gpioInit_215:
0x0B38	0xE0B0    	LDI        R27, 0
0x0B3A	0x162B    	CP         R2, R27
0x0B3C	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__gpioInit_2203
0x0B3E	0xCFBE    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_217
L_easyavr_v7_ATMEGA32__gpioInit_2203:
0x0B40	0xE0B1    	LDI        R27, 1
0x0B42	0x162B    	CP         R2, R27
0x0B44	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__gpioInit_2204
0x0B46	0xCFBF    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_218
L_easyavr_v7_ATMEGA32__gpioInit_2204:
0x0B48	0xE0B2    	LDI        R27, 2
0x0B4A	0x162B    	CP         R2, R27
0x0B4C	0xF209    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_219
L_easyavr_v7_ATMEGA32__gpioInit_2205:
0x0B4E	0xE0B3    	LDI        R27, 3
0x0B50	0x162B    	CP         R2, R27
0x0B52	0xF219    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_220
L_easyavr_v7_ATMEGA32__gpioInit_2206:
0x0B54	0xE0B4    	LDI        R27, 4
0x0B56	0x162B    	CP         R2, R27
0x0B58	0xF229    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_221
L_easyavr_v7_ATMEGA32__gpioInit_2207:
0x0B5A	0xE0B5    	LDI        R27, 5
0x0B5C	0x162B    	CP         R2, R27
0x0B5E	0xF239    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_222
L_easyavr_v7_ATMEGA32__gpioInit_2208:
0x0B60	0xE0B6    	LDI        R27, 6
0x0B62	0x162B    	CP         R2, R27
0x0B64	0xF249    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_223
L_easyavr_v7_ATMEGA32__gpioInit_2209:
0x0B66	0xE0B7    	LDI        R27, 7
0x0B68	0x162B    	CP         R2, R27
0x0B6A	0xF259    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_224
L_easyavr_v7_ATMEGA32__gpioInit_2210:
0x0B6C	0xE0B8    	LDI        R27, 8
0x0B6E	0x162B    	CP         R2, R27
0x0B70	0xF269    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_225
L_easyavr_v7_ATMEGA32__gpioInit_2211:
0x0B72	0xE0B9    	LDI        R27, 9
0x0B74	0x162B    	CP         R2, R27
0x0B76	0xF279    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_226
L_easyavr_v7_ATMEGA32__gpioInit_2212:
0x0B78	0xE0BA    	LDI        R27, 10
0x0B7A	0x162B    	CP         R2, R27
0x0B7C	0xF289    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_227
L_easyavr_v7_ATMEGA32__gpioInit_2213:
0x0B7E	0xE0BB    	LDI        R27, 11
0x0B80	0x162B    	CP         R2, R27
0x0B82	0xF299    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_228
L_easyavr_v7_ATMEGA32__gpioInit_2214:
0x0B84	0xCFD7    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_229
L_easyavr_v7_ATMEGA32__gpioInit_216:
;__ea_atmega32_gpio.c,145 :: 		return _MIKROBUS_OK;
0x0B86	0xE000    	LDI        R16, 0
;__ea_atmega32_gpio.c,146 :: 		}
L_end__gpioInit_2:
0x0B88	0x9508    	RET
; end of easyavr_v7_ATMEGA32__gpioInit_2
easyavr_v7_ATMEGA32__gpioInit_3:
;__ea_atmega32_gpio.c,148 :: 		static T_mikrobus_ret _gpioInit_3(T_mikrobus_pin pin, T_gpio_dir dir)
;__ea_atmega32_gpio.c,150 :: 		switch( pin )
0x088C	0xC03E    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_330
;__ea_atmega32_gpio.c,152 :: 		case _MIKROBUS_AN_PIN    : DDA4_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_332:
0x088E	0xFA30    	BST        R3, 0
0x0890	0xB3BA    	IN         R27, DDA4_bit+0
0x0892	0xF9B4    	BLD        R27, 4
0x0894	0xBBBA    	OUT        DDA4_bit+0, R27
0x0896	0xC060    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_331
;__ea_atmega32_gpio.c,153 :: 		case _MIKROBUS_RST_PIN   : DDB0_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_333:
0x0898	0xFA30    	BST        R3, 0
0x089A	0xB3B7    	IN         R27, DDB0_bit+0
0x089C	0xF9B0    	BLD        R27, 0
0x089E	0xBBB7    	OUT        DDB0_bit+0, R27
0x08A0	0xC05B    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_331
;__ea_atmega32_gpio.c,154 :: 		case _MIKROBUS_CS_PIN    : DDB4_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_334:
0x08A2	0xFA30    	BST        R3, 0
0x08A4	0xB3B7    	IN         R27, DDB4_bit+0
0x08A6	0xF9B4    	BLD        R27, 4
0x08A8	0xBBB7    	OUT        DDB4_bit+0, R27
0x08AA	0xC056    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_331
;__ea_atmega32_gpio.c,155 :: 		case _MIKROBUS_SCK_PIN   : DDB7_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_335:
0x08AC	0xFA30    	BST        R3, 0
0x08AE	0xB3B7    	IN         R27, DDB7_bit+0
0x08B0	0xF9B7    	BLD        R27, 7
0x08B2	0xBBB7    	OUT        DDB7_bit+0, R27
0x08B4	0xC051    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_331
;__ea_atmega32_gpio.c,156 :: 		case _MIKROBUS_MISO_PIN  : DDB6_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_336:
0x08B6	0xFA30    	BST        R3, 0
0x08B8	0xB3B7    	IN         R27, DDB6_bit+0
0x08BA	0xF9B6    	BLD        R27, 6
0x08BC	0xBBB7    	OUT        DDB6_bit+0, R27
0x08BE	0xC04C    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_331
;__ea_atmega32_gpio.c,157 :: 		case _MIKROBUS_MOSI_PIN  : DDB5_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_337:
0x08C0	0xFA30    	BST        R3, 0
0x08C2	0xB3B7    	IN         R27, DDB5_bit+0
0x08C4	0xF9B5    	BLD        R27, 5
0x08C6	0xBBB7    	OUT        DDB5_bit+0, R27
0x08C8	0xC047    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_331
;__ea_atmega32_gpio.c,158 :: 		case _MIKROBUS_PWM_PIN   : DDB3_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_338:
0x08CA	0xFA30    	BST        R3, 0
0x08CC	0xB3B7    	IN         R27, DDB3_bit+0
0x08CE	0xF9B3    	BLD        R27, 3
0x08D0	0xBBB7    	OUT        DDB3_bit+0, R27
0x08D2	0xC042    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_331
;__ea_atmega32_gpio.c,159 :: 		case _MIKROBUS_INT_PIN   : DDB2_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_339:
0x08D4	0xFA30    	BST        R3, 0
0x08D6	0xB3B7    	IN         R27, DDB2_bit+0
0x08D8	0xF9B2    	BLD        R27, 2
0x08DA	0xBBB7    	OUT        DDB2_bit+0, R27
0x08DC	0xC03D    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_331
;__ea_atmega32_gpio.c,160 :: 		case _MIKROBUS_RX_PIN    : DDD2_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_340:
0x08DE	0xFA30    	BST        R3, 0
0x08E0	0xB3B1    	IN         R27, DDD2_bit+0
0x08E2	0xF9B2    	BLD        R27, 2
0x08E4	0xBBB1    	OUT        DDD2_bit+0, R27
0x08E6	0xC038    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_331
;__ea_atmega32_gpio.c,161 :: 		case _MIKROBUS_TX_PIN    : DDD3_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_341:
0x08E8	0xFA30    	BST        R3, 0
0x08EA	0xB3B1    	IN         R27, DDD3_bit+0
0x08EC	0xF9B3    	BLD        R27, 3
0x08EE	0xBBB1    	OUT        DDD3_bit+0, R27
0x08F0	0xC033    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_331
;__ea_atmega32_gpio.c,162 :: 		case _MIKROBUS_SCL_PIN   : DDC0_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_342:
0x08F2	0xFA30    	BST        R3, 0
0x08F4	0xB3B4    	IN         R27, DDC0_bit+0
0x08F6	0xF9B0    	BLD        R27, 0
0x08F8	0xBBB4    	OUT        DDC0_bit+0, R27
0x08FA	0xC02E    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_331
;__ea_atmega32_gpio.c,163 :: 		case _MIKROBUS_SDA_PIN   : DDC1_bit = dir; break;
L_easyavr_v7_ATMEGA32__gpioInit_343:
0x08FC	0xFA30    	BST        R3, 0
0x08FE	0xB3B4    	IN         R27, DDC1_bit+0
0x0900	0xF9B1    	BLD        R27, 1
0x0902	0xBBB4    	OUT        DDC1_bit+0, R27
0x0904	0xC029    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_331
;__ea_atmega32_gpio.c,164 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easyavr_v7_ATMEGA32__gpioInit_344:
0x0906	0xE001    	LDI        R16, 1
0x0908	0xC028    	RJMP       L_end__gpioInit_3
;__ea_atmega32_gpio.c,165 :: 		}
L_easyavr_v7_ATMEGA32__gpioInit_330:
0x090A	0xE0B0    	LDI        R27, 0
0x090C	0x162B    	CP         R2, R27
0x090E	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__gpioInit_3216
0x0910	0xCFBE    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_332
L_easyavr_v7_ATMEGA32__gpioInit_3216:
0x0912	0xE0B1    	LDI        R27, 1
0x0914	0x162B    	CP         R2, R27
0x0916	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__gpioInit_3217
0x0918	0xCFBF    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_333
L_easyavr_v7_ATMEGA32__gpioInit_3217:
0x091A	0xE0B2    	LDI        R27, 2
0x091C	0x162B    	CP         R2, R27
0x091E	0xF209    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_334
L_easyavr_v7_ATMEGA32__gpioInit_3218:
0x0920	0xE0B3    	LDI        R27, 3
0x0922	0x162B    	CP         R2, R27
0x0924	0xF219    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_335
L_easyavr_v7_ATMEGA32__gpioInit_3219:
0x0926	0xE0B4    	LDI        R27, 4
0x0928	0x162B    	CP         R2, R27
0x092A	0xF229    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_336
L_easyavr_v7_ATMEGA32__gpioInit_3220:
0x092C	0xE0B5    	LDI        R27, 5
0x092E	0x162B    	CP         R2, R27
0x0930	0xF239    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_337
L_easyavr_v7_ATMEGA32__gpioInit_3221:
0x0932	0xE0B6    	LDI        R27, 6
0x0934	0x162B    	CP         R2, R27
0x0936	0xF249    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_338
L_easyavr_v7_ATMEGA32__gpioInit_3222:
0x0938	0xE0B7    	LDI        R27, 7
0x093A	0x162B    	CP         R2, R27
0x093C	0xF259    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_339
L_easyavr_v7_ATMEGA32__gpioInit_3223:
0x093E	0xE0B8    	LDI        R27, 8
0x0940	0x162B    	CP         R2, R27
0x0942	0xF269    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_340
L_easyavr_v7_ATMEGA32__gpioInit_3224:
0x0944	0xE0B9    	LDI        R27, 9
0x0946	0x162B    	CP         R2, R27
0x0948	0xF279    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_341
L_easyavr_v7_ATMEGA32__gpioInit_3225:
0x094A	0xE0BA    	LDI        R27, 10
0x094C	0x162B    	CP         R2, R27
0x094E	0xF289    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_342
L_easyavr_v7_ATMEGA32__gpioInit_3226:
0x0950	0xE0BB    	LDI        R27, 11
0x0952	0x162B    	CP         R2, R27
0x0954	0xF299    	BREQ       L_easyavr_v7_ATMEGA32__gpioInit_343
L_easyavr_v7_ATMEGA32__gpioInit_3227:
0x0956	0xCFD7    	RJMP       L_easyavr_v7_ATMEGA32__gpioInit_344
L_easyavr_v7_ATMEGA32__gpioInit_331:
;__ea_atmega32_gpio.c,166 :: 		return _MIKROBUS_OK;
0x0958	0xE000    	LDI        R16, 0
;__ea_atmega32_gpio.c,167 :: 		}
L_end__gpioInit_3:
0x095A	0x9508    	RET
; end of easyavr_v7_ATMEGA32__gpioInit_3
_mikrobus_i2cInit:
;easyavr_v7_ATMEGA32.c,222 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
;easyavr_v7_ATMEGA32.c,224 :: 		switch( bus )
0x1588	0x922F    	PUSH       R2
0x158A	0x923F    	PUSH       R3
0x158C	0x924F    	PUSH       R4
0x158E	0xC00E    	RJMP       L_mikrobus_i2cInit94
;easyavr_v7_ATMEGA32.c,227 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit96:
0x1590	0x2C23    	MOV        R2, R3
0x1592	0x2C34    	MOV        R3, R4
0x1594	0xD9E3    	RCALL      easyavr_v7_ATMEGA32__i2cInit_1+0
0x1596	0xC014    	RJMP       L_end_mikrobus_i2cInit
;easyavr_v7_ATMEGA32.c,230 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit97:
0x1598	0x2C23    	MOV        R2, R3
0x159A	0x2C34    	MOV        R3, R4
0x159C	0xDD0C    	RCALL      easyavr_v7_ATMEGA32__i2cInit_2+0
0x159E	0xC010    	RJMP       L_end_mikrobus_i2cInit
;easyavr_v7_ATMEGA32.c,233 :: 		case _MIKROBUS3 : return _i2cInit_3( cfg );
L_mikrobus_i2cInit98:
0x15A0	0x2C23    	MOV        R2, R3
0x15A2	0x2C34    	MOV        R3, R4
0x15A4	0xDD06    	RCALL      easyavr_v7_ATMEGA32__i2cInit_3+0
0x15A6	0xC00C    	RJMP       L_end_mikrobus_i2cInit
;easyavr_v7_ATMEGA32.c,244 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit99:
0x15A8	0xE001    	LDI        R16, 1
0x15AA	0xC00A    	RJMP       L_end_mikrobus_i2cInit
;easyavr_v7_ATMEGA32.c,245 :: 		}
L_mikrobus_i2cInit94:
0x15AC	0xE0B0    	LDI        R27, 0
0x15AE	0x162B    	CP         R2, R27
0x15B0	0xF379    	BREQ       L_mikrobus_i2cInit96
L__mikrobus_i2cInit292:
0x15B2	0xE0B1    	LDI        R27, 1
0x15B4	0x162B    	CP         R2, R27
0x15B6	0xF381    	BREQ       L_mikrobus_i2cInit97
L__mikrobus_i2cInit293:
0x15B8	0xE0B2    	LDI        R27, 2
0x15BA	0x162B    	CP         R2, R27
0x15BC	0xF389    	BREQ       L_mikrobus_i2cInit98
L__mikrobus_i2cInit294:
0x15BE	0xCFF4    	RJMP       L_mikrobus_i2cInit99
;easyavr_v7_ATMEGA32.c,248 :: 		}
L_end_mikrobus_i2cInit:
0x15C0	0x904F    	POP        R4
0x15C2	0x903F    	POP        R3
0x15C4	0x902F    	POP        R2
0x15C6	0x9508    	RET
; end of _mikrobus_i2cInit
easyavr_v7_ATMEGA32__i2cInit_1:
0x095C	0x93CF    	PUSH       R28
0x095E	0x93DF    	PUSH       R29
0x0960	0xB7CD    	IN         R28, SPL+0
0x0962	0xB7DE    	IN         R29, SPL+1
0x0964	0x9722    	SBIW       R28, 2
0x0966	0xBFCD    	OUT        SPL+0, R28
0x0968	0xBFDE    	OUT        SPL+1, R29
0x096A	0x9621    	ADIW       R28, 1
;__ea_atmega32_i2c.c,36 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
;__ea_atmega32_i2c.c,38 :: 		switch( cfg[0] )
0x096C	0x922F    	PUSH       R2
0x096E	0x923F    	PUSH       R3
0x0970	0x0181    	MOVW       R16, R2
0x0972	0x8308    	STD        Y+0, R16
0x0974	0x8319    	STD        Y+1, R17
0x0976	0xC013    	RJMP       L_easyavr_v7_ATMEGA32__i2cInit_145
;__ea_atmega32_i2c.c,40 :: 		case 100000 : TWI_Init( 100000 ); break;
L_easyavr_v7_ATMEGA32__i2cInit_147:
0x0978	0xB1B1    	IN         R27, TWPS0_bit+0
0x097A	0x7FBE    	CBR        R27, 1
0x097C	0xB9B1    	OUT        TWPS0_bit+0, R27
0x097E	0xB1B1    	IN         R27, TWPS1_bit+0
0x0980	0x7FBD    	CBR        R27, 2
0x0982	0xB9B1    	OUT        TWPS1_bit+0, R27
0x0984	0xE2B0    	LDI        R27, 32
0x0986	0xB9B0    	OUT        TWBR+0, R27
0x0988	0xDD2A    	RCALL      _TWI_Init+0
0x098A	0xC026    	RJMP       L_easyavr_v7_ATMEGA32__i2cInit_146
;__ea_atmega32_i2c.c,42 :: 		case 0 : { TWI_Start(  ); TWI_Write(0x00); TWI_Read(0x00); TWI_Stop(  ); break; }
L_easyavr_v7_ATMEGA32__i2cInit_148:
0x098C	0xDD2D    	RCALL      _TWI_Start+0
0x098E	0x2422    	CLR        R2
0x0990	0xDCCE    	RCALL      _TWI_Write+0
0x0992	0x2422    	CLR        R2
0x0994	0xDD88    	RCALL      _TWI_Read+0
0x0996	0xDDC1    	RCALL      _TWI_Stop+0
0x0998	0xC01F    	RJMP       L_easyavr_v7_ATMEGA32__i2cInit_146
;__ea_atmega32_i2c.c,43 :: 		default     : return _MIKROBUS_ERR_I2C;
L_easyavr_v7_ATMEGA32__i2cInit_149:
0x099A	0xE004    	LDI        R16, 4
0x099C	0xC01E    	RJMP       L_end__i2cInit_1
;__ea_atmega32_i2c.c,44 :: 		}
L_easyavr_v7_ATMEGA32__i2cInit_145:
0x099E	0x8148    	LDD        R20, Y+0
0x09A0	0x8159    	LDD        R21, Y+1
0x09A2	0x01FA    	MOVW       R30, R20
0x09A4	0x9105    	LPM        R16, Z+
0x09A6	0x9115    	LPM        R17, Z+
0x09A8	0x9125    	LPM        R18, Z+
0x09AA	0x9135    	LPM        R19, Z+
0x09AC	0x3030    	CPI        R19, 0
0x09AE	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__i2cInit_1232
0x09B0	0x3021    	CPI        R18, 1
0x09B2	0xF419    	BRNE       L_easyavr_v7_ATMEGA32__i2cInit_1232
0x09B4	0x3816    	CPI        R17, 134
0x09B6	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__i2cInit_1232
0x09B8	0x3A00    	CPI        R16, 160
L_easyavr_v7_ATMEGA32__i2cInit_1232:
0x09BA	0xF2F1    	BREQ       L_easyavr_v7_ATMEGA32__i2cInit_147
L_easyavr_v7_ATMEGA32__i2cInit_1233:
0x09BC	0x01FA    	MOVW       R30, R20
0x09BE	0x9105    	LPM        R16, Z+
0x09C0	0x9115    	LPM        R17, Z+
0x09C2	0x9125    	LPM        R18, Z+
0x09C4	0x9135    	LPM        R19, Z+
0x09C6	0x3030    	CPI        R19, 0
0x09C8	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__i2cInit_1234
0x09CA	0x3020    	CPI        R18, 0
0x09CC	0xF419    	BRNE       L_easyavr_v7_ATMEGA32__i2cInit_1234
0x09CE	0x3010    	CPI        R17, 0
0x09D0	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__i2cInit_1234
0x09D2	0x3000    	CPI        R16, 0
L_easyavr_v7_ATMEGA32__i2cInit_1234:
0x09D4	0xF2D9    	BREQ       L_easyavr_v7_ATMEGA32__i2cInit_148
L_easyavr_v7_ATMEGA32__i2cInit_1235:
0x09D6	0xCFE1    	RJMP       L_easyavr_v7_ATMEGA32__i2cInit_149
L_easyavr_v7_ATMEGA32__i2cInit_146:
;__ea_atmega32_i2c.c,45 :: 		return _MIKROBUS_OK;
0x09D8	0xE000    	LDI        R16, 0
;__ea_atmega32_i2c.c,46 :: 		}
;__ea_atmega32_i2c.c,45 :: 		return _MIKROBUS_OK;
;__ea_atmega32_i2c.c,46 :: 		}
L_end__i2cInit_1:
0x09DA	0x903F    	POP        R3
0x09DC	0x902F    	POP        R2
0x09DE	0x9621    	ADIW       R28, 1
0x09E0	0xBFCD    	OUT        SPL+0, R28
0x09E2	0xBFDE    	OUT        SPL+1, R29
0x09E4	0x91DF    	POP        R29
0x09E6	0x91CF    	POP        R28
0x09E8	0x9508    	RET
; end of easyavr_v7_ATMEGA32__i2cInit_1
_TWI_Start:
;__Lib_TWI.c,95 :: 		
;__Lib_TWI.c,98 :: 		
0x03E8	0x922F    	PUSH       R2
; timeout start address is: 20 (R20)
0x03EA	0x00609140  	LDS        R20, __Lib_TWI__TWI_TIMEOUT+0
0x03EE	0x00619150  	LDS        R21, __Lib_TWI__TWI_TIMEOUT+1
0x03F2	0x00629160  	LDS        R22, __Lib_TWI__TWI_TIMEOUT+2
0x03F6	0x00639170  	LDS        R23, __Lib_TWI__TWI_TIMEOUT+3
;__Lib_TWI.c,100 :: 		
0x03FA	0xEAB4    	LDI        R27, 164
0x03FC	0xBFB6    	OUT        TWCR+0, R27
; timeout end address is: 20 (R20)
;__Lib_TWI.c,101 :: 		
L_TWI_Start0:
; timeout start address is: 20 (R20)
0x03FE	0xB7B6    	IN         R27, TWINT_bit+0
0x0400	0xFDB7    	SBRC       R27, 7
0x0402	0xC025    	RJMP       L_TWI_Start1
;__Lib_TWI.c,103 :: 		
0x0404	0x00609100  	LDS        R16, __Lib_TWI__TWI_TIMEOUT+0
0x0408	0x00619110  	LDS        R17, __Lib_TWI__TWI_TIMEOUT+1
0x040C	0x00629120  	LDS        R18, __Lib_TWI__TWI_TIMEOUT+2
0x0410	0x00639130  	LDS        R19, __Lib_TWI__TWI_TIMEOUT+3
0x0414	0x2FB0    	MOV        R27, R16
0x0416	0x2BB1    	OR         R27, R17
0x0418	0x2BB2    	OR         R27, R18
0x041A	0x2BB3    	OR         R27, R19
0x041C	0xF0B9    	BREQ       L__TWI_Start12
L__TWI_Start22:
;__Lib_TWI.c,105 :: 		
0x041E	0x2FB4    	MOV        R27, R20
0x0420	0x2BB5    	OR         R27, R21
0x0422	0x2BB6    	OR         R27, R22
0x0424	0x2BB7    	OR         R27, R23
0x0426	0xF449    	BRNE       L_TWI_Start3
L__TWI_Start23:
; timeout end address is: 20 (R20)
;__Lib_TWI.c,107 :: 		
0x0428	0xE0B5    	LDI        R27, 5
0x042A	0x2E2B    	MOV        R2, R27
0x042C	0x00BC91E0  	LDS        R30, _TWI_Timeout_Ptr+0
0x0430	0x00BD91F0  	LDS        R31, _TWI_Timeout_Ptr+1
0x0434	0x9509    	ICALL
;__Lib_TWI.c,108 :: 		
0x0436	0xE001    	LDI        R16, 1
0x0438	0xC010    	RJMP       L_end_TWI_Start
;__Lib_TWI.c,109 :: 		
L_TWI_Start3:
;__Lib_TWI.c,110 :: 		
; timeout start address is: 20 (R20)
0x043A	0x018A    	MOVW       R16, R20
0x043C	0x019B    	MOVW       R18, R22
0x043E	0x5001    	SUBI       R16, 1
0x0440	0x4010    	SBCI       R17, 0
0x0442	0x4020    	SBCI       R18, 0
0x0444	0x4030    	SBCI       R19, 0
0x0446	0x01A8    	MOVW       R20, R16
0x0448	0x01B9    	MOVW       R22, R18
; timeout end address is: 20 (R20)
;__Lib_TWI.c,111 :: 		
0x044A	0xC000    	RJMP       L_TWI_Start2
L__TWI_Start12:
;__Lib_TWI.c,103 :: 		
;__Lib_TWI.c,111 :: 		
L_TWI_Start2:
;__Lib_TWI.c,112 :: 		
; timeout start address is: 20 (R20)
; timeout end address is: 20 (R20)
0x044C	0xCFD8    	RJMP       L_TWI_Start0
L_TWI_Start1:
;__Lib_TWI.c,113 :: 		
0x044E	0xDFA4    	RCALL      _TWI_Status+0
0x0450	0x3008    	CPI        R16, 8
0x0452	0xE0B0    	LDI        R27, 0
0x0454	0xF009    	BREQ       L__TWI_Start24
0x0456	0xE0B1    	LDI        R27, 1
L__TWI_Start24:
0x0458	0x2F0B    	MOV        R16, R27
;__Lib_TWI.c,114 :: 		
;__Lib_TWI.c,113 :: 		
;__Lib_TWI.c,114 :: 		
L_end_TWI_Start:
0x045A	0x902F    	POP        R2
0x045C	0x9508    	RET
; end of _TWI_Start
_SPI1_Write:
;__Lib_SPI_b7654_x2.c,67 :: 		
;__Lib_SPI_b7654_x2.c,68 :: 		
0x03AC	0xB82F    	OUT        SPDR+0, R2
;__Lib_SPI_b7654_x2.c,69 :: 		
L_SPI1_Write0:
0x03AE	0xB1BE    	IN         R27, SPSR+0
0x03B0	0xFDB7    	SBRC       R27, 7
0x03B2	0xC001    	RJMP       L_SPI1_Write1
0x03B4	0xCFFC    	RJMP       L_SPI1_Write0
L_SPI1_Write1:
;__Lib_SPI_b7654_x2.c,70 :: 		
L_end_SPI1_Write:
0x03B6	0x9508    	RET
; end of _SPI1_Write
_UART1_Write:
;__Lib_UART_d01_ursel.c,58 :: 		
;__Lib_UART_d01_ursel.c,59 :: 		
L_UART1_Write0:
0x03B8	0xB1BB    	IN         R27, UDRE0_bit+0
0x03BA	0xFDB5    	SBRC       R27, 5
0x03BC	0xC001    	RJMP       L_UART1_Write1
;__Lib_UART_d01_ursel.c,60 :: 		
0x03BE	0xCFFC    	RJMP       L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_d01_ursel.c,61 :: 		
0x03C0	0xB1BB    	IN         R27, TXC0_bit+0
0x03C2	0xFFB6    	SBRS       R27, 6
0x03C4	0xC003    	RJMP       L_UART1_Write2
;__Lib_UART_d01_ursel.c,62 :: 		
0x03C6	0xB1BB    	IN         R27, TXC0_bit+0
0x03C8	0x64B0    	SBR        R27, 64
0x03CA	0xB9BB    	OUT        TXC0_bit+0, R27
L_UART1_Write2:
;__Lib_UART_d01_ursel.c,63 :: 		
0x03CC	0xB82C    	OUT        UDR0+0, R2
;__Lib_UART_d01_ursel.c,64 :: 		
L_end_UART1_Write:
0x03CE	0x9508    	RET
; end of _UART1_Write
_TWI_Write:
;__Lib_TWI.c,120 :: 		
;__Lib_TWI.c,123 :: 		
0x032E	0x922F    	PUSH       R2
; timeout start address is: 20 (R20)
0x0330	0x00609140  	LDS        R20, __Lib_TWI__TWI_TIMEOUT+0
0x0334	0x00619150  	LDS        R21, __Lib_TWI__TWI_TIMEOUT+1
0x0338	0x00629160  	LDS        R22, __Lib_TWI__TWI_TIMEOUT+2
0x033C	0x00639170  	LDS        R23, __Lib_TWI__TWI_TIMEOUT+3
;__Lib_TWI.c,125 :: 		
0x0340	0xB823    	OUT        TWDR+0, R2
;__Lib_TWI.c,126 :: 		
0x0342	0xE8B4    	LDI        R27, 132
0x0344	0xBFB6    	OUT        TWCR+0, R27
; timeout end address is: 20 (R20)
;__Lib_TWI.c,127 :: 		
L_TWI_Write4:
; timeout start address is: 20 (R20)
0x0346	0xB7B6    	IN         R27, TWINT_bit+0
0x0348	0xFDB7    	SBRC       R27, 7
0x034A	0xC024    	RJMP       L_TWI_Write5
;__Lib_TWI.c,129 :: 		
0x034C	0x00609100  	LDS        R16, __Lib_TWI__TWI_TIMEOUT+0
0x0350	0x00619110  	LDS        R17, __Lib_TWI__TWI_TIMEOUT+1
0x0354	0x00629120  	LDS        R18, __Lib_TWI__TWI_TIMEOUT+2
0x0358	0x00639130  	LDS        R19, __Lib_TWI__TWI_TIMEOUT+3
0x035C	0x2FB0    	MOV        R27, R16
0x035E	0x2BB1    	OR         R27, R17
0x0360	0x2BB2    	OR         R27, R18
0x0362	0x2BB3    	OR         R27, R19
0x0364	0xF0B1    	BREQ       L__TWI_Write13
L__TWI_Write27:
;__Lib_TWI.c,131 :: 		
0x0366	0x2FB4    	MOV        R27, R20
0x0368	0x2BB5    	OR         R27, R21
0x036A	0x2BB6    	OR         R27, R22
0x036C	0x2BB7    	OR         R27, R23
0x036E	0xF441    	BRNE       L_TWI_Write7
L__TWI_Write28:
; timeout end address is: 20 (R20)
;__Lib_TWI.c,133 :: 		
0x0370	0xE0B4    	LDI        R27, 4
0x0372	0x2E2B    	MOV        R2, R27
0x0374	0x00BC91E0  	LDS        R30, _TWI_Timeout_Ptr+0
0x0378	0x00BD91F0  	LDS        R31, _TWI_Timeout_Ptr+1
0x037C	0x9509    	ICALL
;__Lib_TWI.c,134 :: 		
0x037E	0xC00A    	RJMP       L_end_TWI_Write
;__Lib_TWI.c,135 :: 		
L_TWI_Write7:
;__Lib_TWI.c,136 :: 		
; timeout start address is: 20 (R20)
0x0380	0x018A    	MOVW       R16, R20
0x0382	0x019B    	MOVW       R18, R22
0x0384	0x5001    	SUBI       R16, 1
0x0386	0x4010    	SBCI       R17, 0
0x0388	0x4020    	SBCI       R18, 0
0x038A	0x4030    	SBCI       R19, 0
0x038C	0x01A8    	MOVW       R20, R16
0x038E	0x01B9    	MOVW       R22, R18
; timeout end address is: 20 (R20)
;__Lib_TWI.c,137 :: 		
0x0390	0xC000    	RJMP       L_TWI_Write6
L__TWI_Write13:
;__Lib_TWI.c,129 :: 		
;__Lib_TWI.c,137 :: 		
L_TWI_Write6:
;__Lib_TWI.c,138 :: 		
; timeout start address is: 20 (R20)
; timeout end address is: 20 (R20)
0x0392	0xCFD9    	RJMP       L_TWI_Write4
L_TWI_Write5:
;__Lib_TWI.c,139 :: 		
L_end_TWI_Write:
0x0394	0x902F    	POP        R2
0x0396	0x9508    	RET
; end of _TWI_Write
easyavr_v7_ATMEGA32__setAN_1:
;__ea_atmega32_gpio.c,43 :: 		static void _setAN_1  (uint8_t value) 	{ PORTA7_bit = value; }
0x0162	0xFA20    	BST        R2, 0
0x0164	0xB3BB    	IN         R27, PORTA7_bit+0
0x0166	0xF9B7    	BLD        R27, 7
0x0168	0xBBBB    	OUT        PORTA7_bit+0, R27
L_end__setAN_1:
0x016A	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setAN_1
easyavr_v7_ATMEGA32__setRST_1:
;__ea_atmega32_gpio.c,44 :: 		static void _setRST_1 (uint8_t value) 	{ PORTA6_bit = value; }
0x016C	0xFA20    	BST        R2, 0
0x016E	0xB3BB    	IN         R27, PORTA6_bit+0
0x0170	0xF9B6    	BLD        R27, 6
0x0172	0xBBBB    	OUT        PORTA6_bit+0, R27
L_end__setRST_1:
0x0174	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setRST_1
easyavr_v7_ATMEGA32__setCS_1:
;__ea_atmega32_gpio.c,45 :: 		static void _setCS_1  (uint8_t value) 	{ PORTA5_bit = value; }
0x0176	0xFA20    	BST        R2, 0
0x0178	0xB3BB    	IN         R27, PORTA5_bit+0
0x017A	0xF9B5    	BLD        R27, 5
0x017C	0xBBBB    	OUT        PORTA5_bit+0, R27
L_end__setCS_1:
0x017E	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setCS_1
easyavr_v7_ATMEGA32__setSCK_1:
;__ea_atmega32_gpio.c,46 :: 		static void _setSCK_1 (uint8_t value) 	{ PORTB7_bit = value; }
0x0144	0xFA20    	BST        R2, 0
0x0146	0xB3B8    	IN         R27, PORTB7_bit+0
0x0148	0xF9B7    	BLD        R27, 7
0x014A	0xBBB8    	OUT        PORTB7_bit+0, R27
L_end__setSCK_1:
0x014C	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSCK_1
easyavr_v7_ATMEGA32__setMISO_1:
;__ea_atmega32_gpio.c,47 :: 		static void _setMISO_1(uint8_t value) 	{ PORTB6_bit = value; }
0x014E	0xFA20    	BST        R2, 0
0x0150	0xB3B8    	IN         R27, PORTB6_bit+0
0x0152	0xF9B6    	BLD        R27, 6
0x0154	0xBBB8    	OUT        PORTB6_bit+0, R27
L_end__setMISO_1:
0x0156	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setMISO_1
easyavr_v7_ATMEGA32__setMOSI_1:
;__ea_atmega32_gpio.c,48 :: 		static void _setMOSI_1(uint8_t value) 	{ PORTB5_bit = value; }
0x0158	0xFA20    	BST        R2, 0
0x015A	0xB3B8    	IN         R27, PORTB5_bit+0
0x015C	0xF9B5    	BLD        R27, 5
0x015E	0xBBB8    	OUT        PORTB5_bit+0, R27
L_end__setMOSI_1:
0x0160	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setMOSI_1
easyavr_v7_ATMEGA32__setPWM_1:
;__ea_atmega32_gpio.c,49 :: 		static void _setPWM_1 (uint8_t value) 	{ PORTD4_bit = value; }
0x019E	0xFA20    	BST        R2, 0
0x01A0	0xB3B2    	IN         R27, PORTD4_bit+0
0x01A2	0xF9B4    	BLD        R27, 4
0x01A4	0xBBB2    	OUT        PORTD4_bit+0, R27
L_end__setPWM_1:
0x01A6	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setPWM_1
easyavr_v7_ATMEGA32__setINT_1:
;__ea_atmega32_gpio.c,50 :: 		static void _setINT_1 (uint8_t value) 	{ PORTD2_bit = value; }
0x01A8	0xFA20    	BST        R2, 0
0x01AA	0xB3B2    	IN         R27, PORTD2_bit+0
0x01AC	0xF9B2    	BLD        R27, 2
0x01AE	0xBBB2    	OUT        PORTD2_bit+0, R27
L_end__setINT_1:
0x01B0	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setINT_1
easyavr_v7_ATMEGA32__setRX_1:
;__ea_atmega32_gpio.c,51 :: 		static void _setRX_1  (uint8_t value) 	{ PORTD0_bit = value; }
0x01B2	0xFA20    	BST        R2, 0
0x01B4	0xB3B2    	IN         R27, PORTD0_bit+0
0x01B6	0xF9B0    	BLD        R27, 0
0x01B8	0xBBB2    	OUT        PORTD0_bit+0, R27
L_end__setRX_1:
0x01BA	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setRX_1
easyavr_v7_ATMEGA32__setTX_1:
;__ea_atmega32_gpio.c,52 :: 		static void _setTX_1  (uint8_t value) 	{ PORTD1_bit = value; }
0x0180	0xFA20    	BST        R2, 0
0x0182	0xB3B2    	IN         R27, PORTD1_bit+0
0x0184	0xF9B1    	BLD        R27, 1
0x0186	0xBBB2    	OUT        PORTD1_bit+0, R27
L_end__setTX_1:
0x0188	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setTX_1
easyavr_v7_ATMEGA32__setSCL_1:
;__ea_atmega32_gpio.c,53 :: 		static void _setSCL_1 (uint8_t value) 	{ PORTC0_bit = value; }
0x018A	0xFA20    	BST        R2, 0
0x018C	0xB3B5    	IN         R27, PORTC0_bit+0
0x018E	0xF9B0    	BLD        R27, 0
0x0190	0xBBB5    	OUT        PORTC0_bit+0, R27
L_end__setSCL_1:
0x0192	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSCL_1
easyavr_v7_ATMEGA32__setSDA_1:
;__ea_atmega32_gpio.c,54 :: 		static void _setSDA_1 (uint8_t value) 	{ PORTC1_bit = value; }
0x0194	0xFA20    	BST        R2, 0
0x0196	0xB3B5    	IN         R27, PORTC1_bit+0
0x0198	0xF9B1    	BLD        R27, 1
0x019A	0xBBB5    	OUT        PORTC1_bit+0, R27
L_end__setSDA_1:
0x019C	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSDA_1
easyavr_v7_ATMEGA32__setAN_2:
;__ea_atmega32_gpio.c,68 :: 		static void _setAN_2  (uint8_t value)   { PORTA0_bit = value; }
0x00A4	0xFA20    	BST        R2, 0
0x00A6	0xB3BB    	IN         R27, PORTA0_bit+0
0x00A8	0xF9B0    	BLD        R27, 0
0x00AA	0xBBBB    	OUT        PORTA0_bit+0, R27
L_end__setAN_2:
0x00AC	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setAN_2
easyavr_v7_ATMEGA32__setRST_2:
;__ea_atmega32_gpio.c,69 :: 		static void _setRST_2 (uint8_t value)   { PORTA1_bit = value; }
0x009A	0xFA20    	BST        R2, 0
0x009C	0xB3BB    	IN         R27, PORTA1_bit+0
0x009E	0xF9B1    	BLD        R27, 1
0x00A0	0xBBBB    	OUT        PORTA1_bit+0, R27
L_end__setRST_2:
0x00A2	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setRST_2
easyavr_v7_ATMEGA32__setCS_2:
;__ea_atmega32_gpio.c,70 :: 		static void _setCS_2  (uint8_t value)   { PORTA3_bit = value; }
0x0090	0xFA20    	BST        R2, 0
0x0092	0xB3BB    	IN         R27, PORTA3_bit+0
0x0094	0xF9B3    	BLD        R27, 3
0x0096	0xBBBB    	OUT        PORTA3_bit+0, R27
L_end__setCS_2:
0x0098	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setCS_2
easyavr_v7_ATMEGA32__setSCK_2:
;__ea_atmega32_gpio.c,71 :: 		static void _setSCK_2 (uint8_t value)   { PORTB7_bit = value; }
0x00C2	0xFA20    	BST        R2, 0
0x00C4	0xB3B8    	IN         R27, PORTB7_bit+0
0x00C6	0xF9B7    	BLD        R27, 7
0x00C8	0xBBB8    	OUT        PORTB7_bit+0, R27
L_end__setSCK_2:
0x00CA	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSCK_2
easyavr_v7_ATMEGA32__setMISO_2:
;__ea_atmega32_gpio.c,72 :: 		static void _setMISO_2(uint8_t value)   { PORTB6_bit = value; }
0x00B8	0xFA20    	BST        R2, 0
0x00BA	0xB3B8    	IN         R27, PORTB6_bit+0
0x00BC	0xF9B6    	BLD        R27, 6
0x00BE	0xBBB8    	OUT        PORTB6_bit+0, R27
L_end__setMISO_2:
0x00C0	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setMISO_2
easyavr_v7_ATMEGA32__setMOSI_2:
;__ea_atmega32_gpio.c,73 :: 		static void _setMOSI_2(uint8_t value)   { PORTB5_bit = value; }
0x00AE	0xFA20    	BST        R2, 0
0x00B0	0xB3B8    	IN         R27, PORTB5_bit+0
0x00B2	0xF9B5    	BLD        R27, 5
0x00B4	0xBBB8    	OUT        PORTB5_bit+0, R27
L_end__setMOSI_2:
0x00B6	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setMOSI_2
easyavr_v7_ATMEGA32__setPWM_2:
;__ea_atmega32_gpio.c,74 :: 		static void _setPWM_2 (uint8_t value)   { PORTD5_bit = value; }
0x0068	0xFA20    	BST        R2, 0
0x006A	0xB3B2    	IN         R27, PORTD5_bit+0
0x006C	0xF9B5    	BLD        R27, 5
0x006E	0xBBB2    	OUT        PORTD5_bit+0, R27
L_end__setPWM_2:
0x0070	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setPWM_2
easyavr_v7_ATMEGA32__setINT_2:
;__ea_atmega32_gpio.c,75 :: 		static void _setINT_2 (uint8_t value)   { PORTD3_bit = value; }
0x005E	0xFA20    	BST        R2, 0
0x0060	0xB3B2    	IN         R27, PORTD3_bit+0
0x0062	0xF9B3    	BLD        R27, 3
0x0064	0xBBB2    	OUT        PORTD3_bit+0, R27
L_end__setINT_2:
0x0066	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setINT_2
easyavr_v7_ATMEGA32__setRX_2:
;__ea_atmega32_gpio.c,76 :: 		static void _setRX_2  (uint8_t value)   { PORTD0_bit = value; }
0x0054	0xFA20    	BST        R2, 0
0x0056	0xB3B2    	IN         R27, PORTD0_bit+0
0x0058	0xF9B0    	BLD        R27, 0
0x005A	0xBBB2    	OUT        PORTD0_bit+0, R27
L_end__setRX_2:
0x005C	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setRX_2
easyavr_v7_ATMEGA32__setTX_2:
;__ea_atmega32_gpio.c,77 :: 		static void _setTX_2  (uint8_t value)   { PORTD1_bit = value; }
0x0086	0xFA20    	BST        R2, 0
0x0088	0xB3B2    	IN         R27, PORTD1_bit+0
0x008A	0xF9B1    	BLD        R27, 1
0x008C	0xBBB2    	OUT        PORTD1_bit+0, R27
L_end__setTX_2:
0x008E	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setTX_2
easyavr_v7_ATMEGA32__setSCL_2:
;__ea_atmega32_gpio.c,78 :: 		static void _setSCL_2 (uint8_t value)   { PORTC0_bit = value; }
0x007C	0xFA20    	BST        R2, 0
0x007E	0xB3B5    	IN         R27, PORTC0_bit+0
0x0080	0xF9B0    	BLD        R27, 0
0x0082	0xBBB5    	OUT        PORTC0_bit+0, R27
L_end__setSCL_2:
0x0084	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSCL_2
easyavr_v7_ATMEGA32__setSDA_2:
;__ea_atmega32_gpio.c,79 :: 		static void _setSDA_2 (uint8_t value)   { PORTC1_bit = value; }
0x0072	0xFA20    	BST        R2, 0
0x0074	0xB3B5    	IN         R27, PORTC1_bit+0
0x0076	0xF9B1    	BLD        R27, 1
0x0078	0xBBB5    	OUT        PORTC1_bit+0, R27
L_end__setSDA_2:
0x007A	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSDA_2
easyavr_v7_ATMEGA32__setAN_3:
;__ea_atmega32_gpio.c,93 :: 		static void _setAN_3  (uint8_t value)   { PORTA4_bit = value; }
0x011C	0xFA20    	BST        R2, 0
0x011E	0xB3BB    	IN         R27, PORTA4_bit+0
0x0120	0xF9B4    	BLD        R27, 4
0x0122	0xBBBB    	OUT        PORTA4_bit+0, R27
L_end__setAN_3:
0x0124	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setAN_3
easyavr_v7_ATMEGA32__setRST_3:
;__ea_atmega32_gpio.c,94 :: 		static void _setRST_3 (uint8_t value)   { PORTB0_bit = value; }
0x0112	0xFA20    	BST        R2, 0
0x0114	0xB3B8    	IN         R27, PORTB0_bit+0
0x0116	0xF9B0    	BLD        R27, 0
0x0118	0xBBB8    	OUT        PORTB0_bit+0, R27
L_end__setRST_3:
0x011A	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setRST_3
easyavr_v7_ATMEGA32__setCS_3:
;__ea_atmega32_gpio.c,95 :: 		static void _setCS_3  (uint8_t value)   { PORTB4_bit = value; }
0x0108	0xFA20    	BST        R2, 0
0x010A	0xB3B8    	IN         R27, PORTB4_bit+0
0x010C	0xF9B4    	BLD        R27, 4
0x010E	0xBBB8    	OUT        PORTB4_bit+0, R27
L_end__setCS_3:
0x0110	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setCS_3
easyavr_v7_ATMEGA32__setSCK_3:
;__ea_atmega32_gpio.c,96 :: 		static void _setSCK_3 (uint8_t value)   { PORTB7_bit = value; }
0x013A	0xFA20    	BST        R2, 0
0x013C	0xB3B8    	IN         R27, PORTB7_bit+0
0x013E	0xF9B7    	BLD        R27, 7
0x0140	0xBBB8    	OUT        PORTB7_bit+0, R27
L_end__setSCK_3:
0x0142	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSCK_3
easyavr_v7_ATMEGA32__setMISO_3:
;__ea_atmega32_gpio.c,97 :: 		static void _setMISO_3(uint8_t value)   { PORTB6_bit = value; }
0x0130	0xFA20    	BST        R2, 0
0x0132	0xB3B8    	IN         R27, PORTB6_bit+0
0x0134	0xF9B6    	BLD        R27, 6
0x0136	0xBBB8    	OUT        PORTB6_bit+0, R27
L_end__setMISO_3:
0x0138	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setMISO_3
easyavr_v7_ATMEGA32__setMOSI_3:
;__ea_atmega32_gpio.c,98 :: 		static void _setMOSI_3(uint8_t value)   { PORTB5_bit = value; }
0x0126	0xFA20    	BST        R2, 0
0x0128	0xB3B8    	IN         R27, PORTB5_bit+0
0x012A	0xF9B5    	BLD        R27, 5
0x012C	0xBBB8    	OUT        PORTB5_bit+0, R27
L_end__setMOSI_3:
0x012E	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setMOSI_3
easyavr_v7_ATMEGA32__setPWM_3:
;__ea_atmega32_gpio.c,99 :: 		static void _setPWM_3 (uint8_t value)   { PORTB3_bit = value; }
0x00E0	0xFA20    	BST        R2, 0
0x00E2	0xB3B8    	IN         R27, PORTB3_bit+0
0x00E4	0xF9B3    	BLD        R27, 3
0x00E6	0xBBB8    	OUT        PORTB3_bit+0, R27
L_end__setPWM_3:
0x00E8	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setPWM_3
easyavr_v7_ATMEGA32__setINT_3:
;__ea_atmega32_gpio.c,100 :: 		static void _setINT_3 (uint8_t value)   { PORTB2_bit = value; }
0x00D6	0xFA20    	BST        R2, 0
0x00D8	0xB3B8    	IN         R27, PORTB2_bit+0
0x00DA	0xF9B2    	BLD        R27, 2
0x00DC	0xBBB8    	OUT        PORTB2_bit+0, R27
L_end__setINT_3:
0x00DE	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setINT_3
easyavr_v7_ATMEGA32__setRX_3:
;__ea_atmega32_gpio.c,101 :: 		static void _setRX_3  (uint8_t value)   { PORTD2_bit = value; }
0x00CC	0xFA20    	BST        R2, 0
0x00CE	0xB3B2    	IN         R27, PORTD2_bit+0
0x00D0	0xF9B2    	BLD        R27, 2
0x00D2	0xBBB2    	OUT        PORTD2_bit+0, R27
L_end__setRX_3:
0x00D4	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setRX_3
easyavr_v7_ATMEGA32__setTX_3:
;__ea_atmega32_gpio.c,102 :: 		static void _setTX_3  (uint8_t value)   { PORTD3_bit = value; }
0x00FE	0xFA20    	BST        R2, 0
0x0100	0xB3B2    	IN         R27, PORTD3_bit+0
0x0102	0xF9B3    	BLD        R27, 3
0x0104	0xBBB2    	OUT        PORTD3_bit+0, R27
L_end__setTX_3:
0x0106	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setTX_3
easyavr_v7_ATMEGA32__setSCL_3:
;__ea_atmega32_gpio.c,103 :: 		static void _setSCL_3 (uint8_t value)   { PORTC0_bit = value; }
0x00F4	0xFA20    	BST        R2, 0
0x00F6	0xB3B5    	IN         R27, PORTC0_bit+0
0x00F8	0xF9B0    	BLD        R27, 0
0x00FA	0xBBB5    	OUT        PORTC0_bit+0, R27
L_end__setSCL_3:
0x00FC	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSCL_3
easyavr_v7_ATMEGA32__setSDA_3:
;__ea_atmega32_gpio.c,104 :: 		static void _setSDA_3 (uint8_t value)   { PORTC1_bit = value; }
0x00EA	0xFA20    	BST        R2, 0
0x00EC	0xB3B5    	IN         R27, PORTC1_bit+0
0x00EE	0xF9B1    	BLD        R27, 1
0x00F0	0xBBB5    	OUT        PORTC1_bit+0, R27
L_end__setSDA_3:
0x00F2	0x9508    	RET
; end of easyavr_v7_ATMEGA32__setSDA_3
_TWI_Status:
;__Lib_TWI.c,89 :: 		
;__Lib_TWI.c,90 :: 		
0x0398	0xB101    	IN         R16, TWSR+0
0x039A	0x7F08    	ANDI       R16, 248
;__Lib_TWI.c,93 :: 		
L_end_TWI_Status:
0x039C	0x9508    	RET
; end of _TWI_Status
_TWI_Read:
;__Lib_TWI.c,141 :: 		
;__Lib_TWI.c,144 :: 		
0x04A6	0x922F    	PUSH       R2
; timeout start address is: 20 (R20)
0x04A8	0x00609140  	LDS        R20, __Lib_TWI__TWI_TIMEOUT+0
0x04AC	0x00619150  	LDS        R21, __Lib_TWI__TWI_TIMEOUT+1
0x04B0	0x00629160  	LDS        R22, __Lib_TWI__TWI_TIMEOUT+2
0x04B4	0x00639170  	LDS        R23, __Lib_TWI__TWI_TIMEOUT+3
;__Lib_TWI.c,146 :: 		
0x04B8	0xE8B4    	LDI        R27, 132
0x04BA	0xBFB6    	OUT        TWCR+0, R27
;__Lib_TWI.c,147 :: 		
0x04BC	0xFA20    	BST        R2, 0
0x04BE	0xB7B6    	IN         R27, TWEA_bit+0
0x04C0	0xF9B6    	BLD        R27, 6
0x04C2	0xBFB6    	OUT        TWEA_bit+0, R27
; timeout end address is: 20 (R20)
;__Lib_TWI.c,148 :: 		
L_TWI_Read8:
; timeout start address is: 20 (R20)
0x04C4	0xB7B6    	IN         R27, TWINT_bit+0
0x04C6	0xFDB7    	SBRC       R27, 7
0x04C8	0xC025    	RJMP       L_TWI_Read9
;__Lib_TWI.c,150 :: 		
0x04CA	0x00609100  	LDS        R16, __Lib_TWI__TWI_TIMEOUT+0
0x04CE	0x00619110  	LDS        R17, __Lib_TWI__TWI_TIMEOUT+1
0x04D2	0x00629120  	LDS        R18, __Lib_TWI__TWI_TIMEOUT+2
0x04D6	0x00639130  	LDS        R19, __Lib_TWI__TWI_TIMEOUT+3
0x04DA	0x2FB0    	MOV        R27, R16
0x04DC	0x2BB1    	OR         R27, R17
0x04DE	0x2BB2    	OR         R27, R18
0x04E0	0x2BB3    	OR         R27, R19
0x04E2	0xF0B9    	BREQ       L__TWI_Read14
L__TWI_Read30:
;__Lib_TWI.c,152 :: 		
0x04E4	0x2FB4    	MOV        R27, R20
0x04E6	0x2BB5    	OR         R27, R21
0x04E8	0x2BB6    	OR         R27, R22
0x04EA	0x2BB7    	OR         R27, R23
0x04EC	0xF449    	BRNE       L_TWI_Read11
L__TWI_Read31:
; timeout end address is: 20 (R20)
;__Lib_TWI.c,154 :: 		
0x04EE	0xE0B3    	LDI        R27, 3
0x04F0	0x2E2B    	MOV        R2, R27
0x04F2	0x00BC91E0  	LDS        R30, _TWI_Timeout_Ptr+0
0x04F6	0x00BD91F0  	LDS        R31, _TWI_Timeout_Ptr+1
0x04FA	0x9509    	ICALL
;__Lib_TWI.c,155 :: 		
0x04FC	0xE001    	LDI        R16, 1
0x04FE	0xC00B    	RJMP       L_end_TWI_Read
;__Lib_TWI.c,156 :: 		
L_TWI_Read11:
;__Lib_TWI.c,157 :: 		
; timeout start address is: 20 (R20)
0x0500	0x018A    	MOVW       R16, R20
0x0502	0x019B    	MOVW       R18, R22
0x0504	0x5001    	SUBI       R16, 1
0x0506	0x4010    	SBCI       R17, 0
0x0508	0x4020    	SBCI       R18, 0
0x050A	0x4030    	SBCI       R19, 0
0x050C	0x01A8    	MOVW       R20, R16
0x050E	0x01B9    	MOVW       R22, R18
; timeout end address is: 20 (R20)
;__Lib_TWI.c,158 :: 		
0x0510	0xC000    	RJMP       L_TWI_Read10
L__TWI_Read14:
;__Lib_TWI.c,150 :: 		
;__Lib_TWI.c,158 :: 		
L_TWI_Read10:
;__Lib_TWI.c,159 :: 		
; timeout start address is: 20 (R20)
; timeout end address is: 20 (R20)
0x0512	0xCFD8    	RJMP       L_TWI_Read8
L_TWI_Read9:
;__Lib_TWI.c,160 :: 		
0x0514	0xB103    	IN         R16, TWDR+0
;__Lib_TWI.c,161 :: 		
;__Lib_TWI.c,160 :: 		
;__Lib_TWI.c,161 :: 		
L_end_TWI_Read:
0x0516	0x902F    	POP        R2
0x0518	0x9508    	RET
; end of _TWI_Read
_TWI_Stop:
;__Lib_TWI.c,116 :: 		
;__Lib_TWI.c,117 :: 		
0x051A	0xE9B4    	LDI        R27, 148
0x051C	0xBFB6    	OUT        TWCR+0, R27
;__Lib_TWI.c,118 :: 		
L_end_TWI_Stop:
0x051E	0x9508    	RET
; end of _TWI_Stop
_TWI_Init:
;__Lib_TWI.c,78 :: 		
;__Lib_TWI.c,79 :: 		
0x03DE	0xE3B0    	LDI        R27, 48
0x03E0	0xB9B1    	OUT        TWSR+0, R27
;__Lib_TWI.c,81 :: 		
0x03E2	0xE0B4    	LDI        R27, 4
0x03E4	0xBFB6    	OUT        TWCR+0, R27
;__Lib_TWI.c,82 :: 		
L_end_TWI_Init:
0x03E6	0x9508    	RET
; end of _TWI_Init
easyavr_v7_ATMEGA32__i2cInit_2:
0x0FB6	0x93CF    	PUSH       R28
0x0FB8	0x93DF    	PUSH       R29
0x0FBA	0xB7CD    	IN         R28, SPL+0
0x0FBC	0xB7DE    	IN         R29, SPL+1
0x0FBE	0x9722    	SBIW       R28, 2
0x0FC0	0xBFCD    	OUT        SPL+0, R28
0x0FC2	0xBFDE    	OUT        SPL+1, R29
0x0FC4	0x9621    	ADIW       R28, 1
;__ea_atmega32_i2c.c,48 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
;__ea_atmega32_i2c.c,50 :: 		switch( cfg[0] )
0x0FC6	0x922F    	PUSH       R2
0x0FC8	0x923F    	PUSH       R3
0x0FCA	0x0181    	MOVW       R16, R2
0x0FCC	0x8308    	STD        Y+0, R16
0x0FCE	0x8319    	STD        Y+1, R17
0x0FD0	0xC013    	RJMP       L_easyavr_v7_ATMEGA32__i2cInit_250
;__ea_atmega32_i2c.c,52 :: 		case 100000 : TWI_Init( 100000 ); break;
L_easyavr_v7_ATMEGA32__i2cInit_252:
0x0FD2	0xB1B1    	IN         R27, TWPS0_bit+0
0x0FD4	0x7FBE    	CBR        R27, 1
0x0FD6	0xB9B1    	OUT        TWPS0_bit+0, R27
0x0FD8	0xB1B1    	IN         R27, TWPS1_bit+0
0x0FDA	0x7FBD    	CBR        R27, 2
0x0FDC	0xB9B1    	OUT        TWPS1_bit+0, R27
0x0FDE	0xE2B0    	LDI        R27, 32
0x0FE0	0xB9B0    	OUT        TWBR+0, R27
0x0FE2	0xD9FD    	RCALL      _TWI_Init+0
0x0FE4	0xC026    	RJMP       L_easyavr_v7_ATMEGA32__i2cInit_251
;__ea_atmega32_i2c.c,54 :: 		case 0 : { TWI_Start(  ); TWI_Write(0x00); TWI_Read(0x00); TWI_Stop(  ); break; }
L_easyavr_v7_ATMEGA32__i2cInit_253:
0x0FE6	0xDA00    	RCALL      _TWI_Start+0
0x0FE8	0x2422    	CLR        R2
0x0FEA	0xD9A1    	RCALL      _TWI_Write+0
0x0FEC	0x2422    	CLR        R2
0x0FEE	0xDA5B    	RCALL      _TWI_Read+0
0x0FF0	0xDA94    	RCALL      _TWI_Stop+0
0x0FF2	0xC01F    	RJMP       L_easyavr_v7_ATMEGA32__i2cInit_251
;__ea_atmega32_i2c.c,55 :: 		default     : return _MIKROBUS_ERR_I2C;
L_easyavr_v7_ATMEGA32__i2cInit_254:
0x0FF4	0xE004    	LDI        R16, 4
0x0FF6	0xC01E    	RJMP       L_end__i2cInit_2
;__ea_atmega32_i2c.c,56 :: 		}
L_easyavr_v7_ATMEGA32__i2cInit_250:
0x0FF8	0x8148    	LDD        R20, Y+0
0x0FFA	0x8159    	LDD        R21, Y+1
0x0FFC	0x01FA    	MOVW       R30, R20
0x0FFE	0x9105    	LPM        R16, Z+
0x1000	0x9115    	LPM        R17, Z+
0x1002	0x9125    	LPM        R18, Z+
0x1004	0x9135    	LPM        R19, Z+
0x1006	0x3030    	CPI        R19, 0
0x1008	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__i2cInit_2237
0x100A	0x3021    	CPI        R18, 1
0x100C	0xF419    	BRNE       L_easyavr_v7_ATMEGA32__i2cInit_2237
0x100E	0x3816    	CPI        R17, 134
0x1010	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__i2cInit_2237
0x1012	0x3A00    	CPI        R16, 160
L_easyavr_v7_ATMEGA32__i2cInit_2237:
0x1014	0xF2F1    	BREQ       L_easyavr_v7_ATMEGA32__i2cInit_252
L_easyavr_v7_ATMEGA32__i2cInit_2238:
0x1016	0x01FA    	MOVW       R30, R20
0x1018	0x9105    	LPM        R16, Z+
0x101A	0x9115    	LPM        R17, Z+
0x101C	0x9125    	LPM        R18, Z+
0x101E	0x9135    	LPM        R19, Z+
0x1020	0x3030    	CPI        R19, 0
0x1022	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__i2cInit_2239
0x1024	0x3020    	CPI        R18, 0
0x1026	0xF419    	BRNE       L_easyavr_v7_ATMEGA32__i2cInit_2239
0x1028	0x3010    	CPI        R17, 0
0x102A	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__i2cInit_2239
0x102C	0x3000    	CPI        R16, 0
L_easyavr_v7_ATMEGA32__i2cInit_2239:
0x102E	0xF2D9    	BREQ       L_easyavr_v7_ATMEGA32__i2cInit_253
L_easyavr_v7_ATMEGA32__i2cInit_2240:
0x1030	0xCFE1    	RJMP       L_easyavr_v7_ATMEGA32__i2cInit_254
L_easyavr_v7_ATMEGA32__i2cInit_251:
;__ea_atmega32_i2c.c,57 :: 		return _MIKROBUS_OK;
0x1032	0xE000    	LDI        R16, 0
;__ea_atmega32_i2c.c,58 :: 		}
;__ea_atmega32_i2c.c,57 :: 		return _MIKROBUS_OK;
;__ea_atmega32_i2c.c,58 :: 		}
L_end__i2cInit_2:
0x1034	0x903F    	POP        R3
0x1036	0x902F    	POP        R2
0x1038	0x9621    	ADIW       R28, 1
0x103A	0xBFCD    	OUT        SPL+0, R28
0x103C	0xBFDE    	OUT        SPL+1, R29
0x103E	0x91DF    	POP        R29
0x1040	0x91CF    	POP        R28
0x1042	0x9508    	RET
; end of easyavr_v7_ATMEGA32__i2cInit_2
easyavr_v7_ATMEGA32__i2cInit_3:
;__ea_atmega32_i2c.c,60 :: 		static T_mikrobus_ret _i2cInit_3(const uint32_t* cfg)
;__ea_atmega32_i2c.c,62 :: 		return _MIKROBUS_ERR_I2C;
0x0FB2	0xE004    	LDI        R16, 4
;__ea_atmega32_i2c.c,63 :: 		}
L_end__i2cInit_3:
0x0FB4	0x9508    	RET
; end of easyavr_v7_ATMEGA32__i2cInit_3
_mikrobus_logInit:
;easyavr_v7_ATMEGA32.c,283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
;easyavr_v7_ATMEGA32.c,285 :: 		switch( port )
0x141A	0x922F    	PUSH       R2
0x141C	0x923F    	PUSH       R3
0x141E	0x924F    	PUSH       R4
0x1420	0x925F    	PUSH       R5
0x1422	0x926F    	PUSH       R6
0x1424	0xC01A    	RJMP       L_mikrobus_logInit100
;easyavr_v7_ATMEGA32.c,288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit102:
0x1426	0x2C23    	MOV        R2, R3
0x1428	0x2C34    	MOV        R3, R4
0x142A	0x2C45    	MOV        R4, R5
0x142C	0x2C56    	MOV        R5, R6
0x142E	0xDD3F    	RCALL      easyavr_v7_ATMEGA32__log_init1+0
0x1430	0xC021    	RJMP       L_end_mikrobus_logInit
;easyavr_v7_ATMEGA32.c,291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit103:
0x1432	0x2C23    	MOV        R2, R3
0x1434	0x2C34    	MOV        R3, R4
0x1436	0x2C45    	MOV        R4, R5
0x1438	0x2C56    	MOV        R5, R6
0x143A	0xDE04    	RCALL      easyavr_v7_ATMEGA32__log_init2+0
0x143C	0xC01B    	RJMP       L_end_mikrobus_logInit
;easyavr_v7_ATMEGA32.c,294 :: 		case _MIKROBUS3: return _log_init3( baud );
L_mikrobus_logInit104:
0x143E	0x2C23    	MOV        R2, R3
0x1440	0x2C34    	MOV        R3, R4
0x1442	0x2C45    	MOV        R4, R5
0x1444	0x2C56    	MOV        R5, R6
0x1446	0xDE80    	RCALL      easyavr_v7_ATMEGA32__log_init3+0
0x1448	0xC015    	RJMP       L_end_mikrobus_logInit
;easyavr_v7_ATMEGA32.c,306 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit105:
0x144A	0x2C23    	MOV        R2, R3
0x144C	0x2C34    	MOV        R3, R4
0x144E	0x2C45    	MOV        R4, R5
0x1450	0x2C56    	MOV        R5, R6
0x1452	0xDE7C    	RCALL      easyavr_v7_ATMEGA32__log_initUart+0
0x1454	0xC00F    	RJMP       L_end_mikrobus_logInit
;easyavr_v7_ATMEGA32.c,314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit106:
0x1456	0xE001    	LDI        R16, 1
0x1458	0xC00D    	RJMP       L_end_mikrobus_logInit
;easyavr_v7_ATMEGA32.c,315 :: 		}
L_mikrobus_logInit100:
0x145A	0xE0B0    	LDI        R27, 0
0x145C	0x162B    	CP         R2, R27
0x145E	0xF319    	BREQ       L_mikrobus_logInit102
L__mikrobus_logInit296:
0x1460	0xE0B1    	LDI        R27, 1
0x1462	0x162B    	CP         R2, R27
0x1464	0xF331    	BREQ       L_mikrobus_logInit103
L__mikrobus_logInit297:
0x1466	0xE0B2    	LDI        R27, 2
0x1468	0x162B    	CP         R2, R27
0x146A	0xF349    	BREQ       L_mikrobus_logInit104
L__mikrobus_logInit298:
0x146C	0xE1B0    	LDI        R27, 16
0x146E	0x162B    	CP         R2, R27
0x1470	0xF361    	BREQ       L_mikrobus_logInit105
L__mikrobus_logInit299:
0x1472	0xCFF1    	RJMP       L_mikrobus_logInit106
;easyavr_v7_ATMEGA32.c,317 :: 		}
L_end_mikrobus_logInit:
0x1474	0x906F    	POP        R6
0x1476	0x905F    	POP        R5
0x1478	0x904F    	POP        R4
0x147A	0x903F    	POP        R3
0x147C	0x902F    	POP        R2
0x147E	0x9508    	RET
; end of _mikrobus_logInit
easyavr_v7_ATMEGA32__log_init1:
;__ea_atmega32_log.c,23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
;__ea_atmega32_log.c,25 :: 		switch( baud )
0x0EAE	0xC02B    	RJMP       L_easyavr_v7_ATMEGA32__log_init155
;__ea_atmega32_log.c,27 :: 		case 4800   : UART1_Init(4800);   break;
L_easyavr_v7_ATMEGA32__log_init157:
0x0EB0	0xE6B7    	LDI        R27, 103
0x0EB2	0xB9B9    	OUT        UBRRL+0, R27
0x0EB4	0xE0B0    	LDI        R27, 0
0x0EB6	0xBDB0    	OUT        UBRRH+0, R27
0x0EB8	0xDAD2    	RCALL      _UART1_Init+0
0x0EBA	0xC073    	RJMP       L_easyavr_v7_ATMEGA32__log_init156
;__ea_atmega32_log.c,28 :: 		case 9600   : UART1_Init(9600);   break;
L_easyavr_v7_ATMEGA32__log_init158:
0x0EBC	0xE3B3    	LDI        R27, 51
0x0EBE	0xB9B9    	OUT        UBRRL+0, R27
0x0EC0	0xE0B0    	LDI        R27, 0
0x0EC2	0xBDB0    	OUT        UBRRH+0, R27
0x0EC4	0xDACC    	RCALL      _UART1_Init+0
0x0EC6	0xC06D    	RJMP       L_easyavr_v7_ATMEGA32__log_init156
;__ea_atmega32_log.c,29 :: 		case 19200  : UART1_Init(19200);  break;
L_easyavr_v7_ATMEGA32__log_init159:
0x0EC8	0xE1B9    	LDI        R27, 25
0x0ECA	0xB9B9    	OUT        UBRRL+0, R27
0x0ECC	0xE0B0    	LDI        R27, 0
0x0ECE	0xBDB0    	OUT        UBRRH+0, R27
0x0ED0	0xDAC6    	RCALL      _UART1_Init+0
0x0ED2	0xC067    	RJMP       L_easyavr_v7_ATMEGA32__log_init156
;__ea_atmega32_log.c,30 :: 		case 38400  : UART1_Init(38400);  break;
L_easyavr_v7_ATMEGA32__log_init160:
0x0ED4	0xE0BC    	LDI        R27, 12
0x0ED6	0xB9B9    	OUT        UBRRL+0, R27
0x0ED8	0xE0B0    	LDI        R27, 0
0x0EDA	0xBDB0    	OUT        UBRRH+0, R27
0x0EDC	0xDAC0    	RCALL      _UART1_Init+0
0x0EDE	0xC061    	RJMP       L_easyavr_v7_ATMEGA32__log_init156
;__ea_atmega32_log.c,31 :: 		case 57600  : UART1_Init(57600);  break;
L_easyavr_v7_ATMEGA32__log_init161:
0x0EE0	0xB1BB    	IN         R27, U2X_bit+0
0x0EE2	0x60B2    	SBR        R27, 2
0x0EE4	0xB9BB    	OUT        U2X_bit+0, R27
0x0EE6	0xE1B0    	LDI        R27, 16
0x0EE8	0xB9B9    	OUT        UBRRL+0, R27
0x0EEA	0xE0B0    	LDI        R27, 0
0x0EEC	0xBDB0    	OUT        UBRRH+0, R27
0x0EEE	0xDAB7    	RCALL      _UART1_Init+0
0x0EF0	0xC058    	RJMP       L_easyavr_v7_ATMEGA32__log_init156
;__ea_atmega32_log.c,32 :: 		case 115200 : UART1_Init(115200); break;
L_easyavr_v7_ATMEGA32__log_init162:
0x0EF2	0xB1BB    	IN         R27, U2X_bit+0
0x0EF4	0x60B2    	SBR        R27, 2
0x0EF6	0xB9BB    	OUT        U2X_bit+0, R27
0x0EF8	0xE0B8    	LDI        R27, 8
0x0EFA	0xB9B9    	OUT        UBRRL+0, R27
0x0EFC	0xE0B0    	LDI        R27, 0
0x0EFE	0xBDB0    	OUT        UBRRH+0, R27
0x0F00	0xDAAE    	RCALL      _UART1_Init+0
0x0F02	0xC04F    	RJMP       L_easyavr_v7_ATMEGA32__log_init156
;__ea_atmega32_log.c,33 :: 		default     : _MIKROBUS_ERR_LOG;
L_easyavr_v7_ATMEGA32__log_init163:
;__ea_atmega32_log.c,34 :: 		}
0x0F04	0xC04E    	RJMP       L_easyavr_v7_ATMEGA32__log_init156
L_easyavr_v7_ATMEGA32__log_init155:
0x0F06	0xE0B0    	LDI        R27, 0
0x0F08	0x165B    	CP         R5, R27
0x0F0A	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init1244
0x0F0C	0xE0B0    	LDI        R27, 0
0x0F0E	0x164B    	CP         R4, R27
0x0F10	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init1244
0x0F12	0xE1B2    	LDI        R27, 18
0x0F14	0x163B    	CP         R3, R27
0x0F16	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init1244
0x0F18	0xECB0    	LDI        R27, 192
0x0F1A	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init1244:
0x0F1C	0xF249    	BREQ       L_easyavr_v7_ATMEGA32__log_init157
L_easyavr_v7_ATMEGA32__log_init1245:
0x0F1E	0xE0B0    	LDI        R27, 0
0x0F20	0x165B    	CP         R5, R27
0x0F22	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init1246
0x0F24	0xE0B0    	LDI        R27, 0
0x0F26	0x164B    	CP         R4, R27
0x0F28	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init1246
0x0F2A	0xE2B5    	LDI        R27, 37
0x0F2C	0x163B    	CP         R3, R27
0x0F2E	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init1246
0x0F30	0xE8B0    	LDI        R27, 128
0x0F32	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init1246:
0x0F34	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init1247
0x0F36	0xCFC2    	RJMP       L_easyavr_v7_ATMEGA32__log_init158
L_easyavr_v7_ATMEGA32__log_init1247:
0x0F38	0xE0B0    	LDI        R27, 0
0x0F3A	0x165B    	CP         R5, R27
0x0F3C	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init1248
0x0F3E	0xE0B0    	LDI        R27, 0
0x0F40	0x164B    	CP         R4, R27
0x0F42	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init1248
0x0F44	0xE4BB    	LDI        R27, 75
0x0F46	0x163B    	CP         R3, R27
0x0F48	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init1248
0x0F4A	0xE0B0    	LDI        R27, 0
0x0F4C	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init1248:
0x0F4E	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init1249
0x0F50	0xCFBB    	RJMP       L_easyavr_v7_ATMEGA32__log_init159
L_easyavr_v7_ATMEGA32__log_init1249:
0x0F52	0xE0B0    	LDI        R27, 0
0x0F54	0x165B    	CP         R5, R27
0x0F56	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init1250
0x0F58	0xE0B0    	LDI        R27, 0
0x0F5A	0x164B    	CP         R4, R27
0x0F5C	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init1250
0x0F5E	0xE9B6    	LDI        R27, 150
0x0F60	0x163B    	CP         R3, R27
0x0F62	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init1250
0x0F64	0xE0B0    	LDI        R27, 0
0x0F66	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init1250:
0x0F68	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init1251
0x0F6A	0xCFB4    	RJMP       L_easyavr_v7_ATMEGA32__log_init160
L_easyavr_v7_ATMEGA32__log_init1251:
0x0F6C	0xE0B0    	LDI        R27, 0
0x0F6E	0x165B    	CP         R5, R27
0x0F70	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init1252
0x0F72	0xE0B0    	LDI        R27, 0
0x0F74	0x164B    	CP         R4, R27
0x0F76	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init1252
0x0F78	0xEEB1    	LDI        R27, 225
0x0F7A	0x163B    	CP         R3, R27
0x0F7C	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init1252
0x0F7E	0xE0B0    	LDI        R27, 0
0x0F80	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init1252:
0x0F82	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init1253
0x0F84	0xCFAD    	RJMP       L_easyavr_v7_ATMEGA32__log_init161
L_easyavr_v7_ATMEGA32__log_init1253:
0x0F86	0xE0B0    	LDI        R27, 0
0x0F88	0x165B    	CP         R5, R27
0x0F8A	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init1254
0x0F8C	0xE0B1    	LDI        R27, 1
0x0F8E	0x164B    	CP         R4, R27
0x0F90	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init1254
0x0F92	0xECB2    	LDI        R27, 194
0x0F94	0x163B    	CP         R3, R27
0x0F96	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init1254
0x0F98	0xE0B0    	LDI        R27, 0
0x0F9A	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init1254:
0x0F9C	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init1255
0x0F9E	0xCFA9    	RJMP       L_easyavr_v7_ATMEGA32__log_init162
L_easyavr_v7_ATMEGA32__log_init1255:
0x0FA0	0xCFB1    	RJMP       L_easyavr_v7_ATMEGA32__log_init163
L_easyavr_v7_ATMEGA32__log_init156:
;__ea_atmega32_log.c,35 :: 		logger = UART1_Write;
0x0FA2	0xEDBC    	LDI        R27, lo_addr(_UART1_Write+0)
0x0FA4	0x010193B0  	STS        _logger+0, R27
0x0FA8	0xE0B1    	LDI        R27, hi_addr(_UART1_Write+0)
0x0FAA	0x010293B0  	STS        _logger+1, R27
;__ea_atmega32_log.c,36 :: 		return 0;
0x0FAE	0xE000    	LDI        R16, 0
;__ea_atmega32_log.c,37 :: 		}
L_end__log_init1:
0x0FB0	0x9508    	RET
; end of easyavr_v7_ATMEGA32__log_init1
_UART1_Init:
;__Lib_UART_d01_ursel.c,31 :: 		
;__Lib_UART_d01_ursel.c,32 :: 		
0x045E	0xEDBC    	LDI        R27, lo_addr(_UART1_Write+0)
0x0460	0x00B493B0  	STS        _UART_Wr_Ptr+0, R27
0x0464	0xE0B1    	LDI        R27, hi_addr(_UART1_Write+0)
0x0466	0x00B593B0  	STS        _UART_Wr_Ptr+1, R27
;__Lib_UART_d01_ursel.c,33 :: 		
0x046A	0xEEB8    	LDI        R27, lo_addr(_UART1_Read+0)
0x046C	0x00B293B0  	STS        _UART_Rd_Ptr+0, R27
0x0470	0xE0B1    	LDI        R27, hi_addr(_UART1_Read+0)
0x0472	0x00B393B0  	STS        _UART_Rd_Ptr+1, R27
;__Lib_UART_d01_ursel.c,34 :: 		
0x0476	0xEEBA    	LDI        R27, lo_addr(_UART1_Data_Ready+0)
0x0478	0x00FD93B0  	STS        _UART_Rdy_Ptr+0, R27
0x047C	0xE0B1    	LDI        R27, hi_addr(_UART1_Data_Ready+0)
0x047E	0x00FE93B0  	STS        _UART_Rdy_Ptr+1, R27
;__Lib_UART_d01_ursel.c,35 :: 		
0x0482	0xE9B2    	LDI        R27, lo_addr(_UART1_Tx_Idle+0)
0x0484	0x00FF93B0  	STS        _UART_Tx_Idle_Ptr+0, R27
0x0488	0xE0B1    	LDI        R27, hi_addr(_UART1_Tx_Idle+0)
0x048A	0x010093B0  	STS        _UART_Tx_Idle_Ptr+1, R27
;__Lib_UART_d01_ursel.c,37 :: 		
0x048E	0xB3B1    	IN         R27, DDRD+0
0x0490	0x7FBE    	CBR        R27, 1
0x0492	0xBBB1    	OUT        DDRD+0, R27
;__Lib_UART_d01_ursel.c,38 :: 		
0x0494	0xB3B1    	IN         R27, DDRD+0
0x0496	0x60B2    	SBR        R27, 2
0x0498	0xBBB1    	OUT        DDRD+0, R27
;__Lib_UART_d01_ursel.c,40 :: 		
0x049A	0xB10A    	IN         R16, UCSR0B+0
0x049C	0x6108    	ORI        R16, 24
0x049E	0xB90A    	OUT        UCSR0B+0, R16
;__Lib_UART_d01_ursel.c,41 :: 		
0x04A0	0xE8B6    	LDI        R27, 134
0x04A2	0xBDB0    	OUT        UCSR0C+0, R27
;__Lib_UART_d01_ursel.c,42 :: 		
L_end_UART1_Init:
0x04A4	0x9508    	RET
; end of _UART1_Init
easyavr_v7_ATMEGA32__log_init2:
;__ea_atmega32_log.c,39 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
;__ea_atmega32_log.c,41 :: 		switch( baud )
0x1044	0xC02B    	RJMP       L_easyavr_v7_ATMEGA32__log_init264
;__ea_atmega32_log.c,43 :: 		case 4800   : UART1_Init(4800);   break;
L_easyavr_v7_ATMEGA32__log_init266:
0x1046	0xE6B7    	LDI        R27, 103
0x1048	0xB9B9    	OUT        UBRRL+0, R27
0x104A	0xE0B0    	LDI        R27, 0
0x104C	0xBDB0    	OUT        UBRRH+0, R27
0x104E	0xDA07    	RCALL      _UART1_Init+0
0x1050	0xC073    	RJMP       L_easyavr_v7_ATMEGA32__log_init265
;__ea_atmega32_log.c,44 :: 		case 9600   : UART1_Init(9600);   break;
L_easyavr_v7_ATMEGA32__log_init267:
0x1052	0xE3B3    	LDI        R27, 51
0x1054	0xB9B9    	OUT        UBRRL+0, R27
0x1056	0xE0B0    	LDI        R27, 0
0x1058	0xBDB0    	OUT        UBRRH+0, R27
0x105A	0xDA01    	RCALL      _UART1_Init+0
0x105C	0xC06D    	RJMP       L_easyavr_v7_ATMEGA32__log_init265
;__ea_atmega32_log.c,45 :: 		case 19200  : UART1_Init(19200);  break;
L_easyavr_v7_ATMEGA32__log_init268:
0x105E	0xE1B9    	LDI        R27, 25
0x1060	0xB9B9    	OUT        UBRRL+0, R27
0x1062	0xE0B0    	LDI        R27, 0
0x1064	0xBDB0    	OUT        UBRRH+0, R27
0x1066	0xD9FB    	RCALL      _UART1_Init+0
0x1068	0xC067    	RJMP       L_easyavr_v7_ATMEGA32__log_init265
;__ea_atmega32_log.c,46 :: 		case 38400  : UART1_Init(38400);  break;
L_easyavr_v7_ATMEGA32__log_init269:
0x106A	0xE0BC    	LDI        R27, 12
0x106C	0xB9B9    	OUT        UBRRL+0, R27
0x106E	0xE0B0    	LDI        R27, 0
0x1070	0xBDB0    	OUT        UBRRH+0, R27
0x1072	0xD9F5    	RCALL      _UART1_Init+0
0x1074	0xC061    	RJMP       L_easyavr_v7_ATMEGA32__log_init265
;__ea_atmega32_log.c,47 :: 		case 57600  : UART1_Init(57600);  break;
L_easyavr_v7_ATMEGA32__log_init270:
0x1076	0xB1BB    	IN         R27, U2X_bit+0
0x1078	0x60B2    	SBR        R27, 2
0x107A	0xB9BB    	OUT        U2X_bit+0, R27
0x107C	0xE1B0    	LDI        R27, 16
0x107E	0xB9B9    	OUT        UBRRL+0, R27
0x1080	0xE0B0    	LDI        R27, 0
0x1082	0xBDB0    	OUT        UBRRH+0, R27
0x1084	0xD9EC    	RCALL      _UART1_Init+0
0x1086	0xC058    	RJMP       L_easyavr_v7_ATMEGA32__log_init265
;__ea_atmega32_log.c,48 :: 		case 115200 : UART1_Init(115200); break;
L_easyavr_v7_ATMEGA32__log_init271:
0x1088	0xB1BB    	IN         R27, U2X_bit+0
0x108A	0x60B2    	SBR        R27, 2
0x108C	0xB9BB    	OUT        U2X_bit+0, R27
0x108E	0xE0B8    	LDI        R27, 8
0x1090	0xB9B9    	OUT        UBRRL+0, R27
0x1092	0xE0B0    	LDI        R27, 0
0x1094	0xBDB0    	OUT        UBRRH+0, R27
0x1096	0xD9E3    	RCALL      _UART1_Init+0
0x1098	0xC04F    	RJMP       L_easyavr_v7_ATMEGA32__log_init265
;__ea_atmega32_log.c,49 :: 		default     : _MIKROBUS_ERR_LOG;
L_easyavr_v7_ATMEGA32__log_init272:
;__ea_atmega32_log.c,50 :: 		}
0x109A	0xC04E    	RJMP       L_easyavr_v7_ATMEGA32__log_init265
L_easyavr_v7_ATMEGA32__log_init264:
0x109C	0xE0B0    	LDI        R27, 0
0x109E	0x165B    	CP         R5, R27
0x10A0	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init2257
0x10A2	0xE0B0    	LDI        R27, 0
0x10A4	0x164B    	CP         R4, R27
0x10A6	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init2257
0x10A8	0xE1B2    	LDI        R27, 18
0x10AA	0x163B    	CP         R3, R27
0x10AC	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init2257
0x10AE	0xECB0    	LDI        R27, 192
0x10B0	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init2257:
0x10B2	0xF249    	BREQ       L_easyavr_v7_ATMEGA32__log_init266
L_easyavr_v7_ATMEGA32__log_init2258:
0x10B4	0xE0B0    	LDI        R27, 0
0x10B6	0x165B    	CP         R5, R27
0x10B8	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init2259
0x10BA	0xE0B0    	LDI        R27, 0
0x10BC	0x164B    	CP         R4, R27
0x10BE	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init2259
0x10C0	0xE2B5    	LDI        R27, 37
0x10C2	0x163B    	CP         R3, R27
0x10C4	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init2259
0x10C6	0xE8B0    	LDI        R27, 128
0x10C8	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init2259:
0x10CA	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init2260
0x10CC	0xCFC2    	RJMP       L_easyavr_v7_ATMEGA32__log_init267
L_easyavr_v7_ATMEGA32__log_init2260:
0x10CE	0xE0B0    	LDI        R27, 0
0x10D0	0x165B    	CP         R5, R27
0x10D2	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init2261
0x10D4	0xE0B0    	LDI        R27, 0
0x10D6	0x164B    	CP         R4, R27
0x10D8	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init2261
0x10DA	0xE4BB    	LDI        R27, 75
0x10DC	0x163B    	CP         R3, R27
0x10DE	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init2261
0x10E0	0xE0B0    	LDI        R27, 0
0x10E2	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init2261:
0x10E4	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init2262
0x10E6	0xCFBB    	RJMP       L_easyavr_v7_ATMEGA32__log_init268
L_easyavr_v7_ATMEGA32__log_init2262:
0x10E8	0xE0B0    	LDI        R27, 0
0x10EA	0x165B    	CP         R5, R27
0x10EC	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init2263
0x10EE	0xE0B0    	LDI        R27, 0
0x10F0	0x164B    	CP         R4, R27
0x10F2	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init2263
0x10F4	0xE9B6    	LDI        R27, 150
0x10F6	0x163B    	CP         R3, R27
0x10F8	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init2263
0x10FA	0xE0B0    	LDI        R27, 0
0x10FC	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init2263:
0x10FE	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init2264
0x1100	0xCFB4    	RJMP       L_easyavr_v7_ATMEGA32__log_init269
L_easyavr_v7_ATMEGA32__log_init2264:
0x1102	0xE0B0    	LDI        R27, 0
0x1104	0x165B    	CP         R5, R27
0x1106	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init2265
0x1108	0xE0B0    	LDI        R27, 0
0x110A	0x164B    	CP         R4, R27
0x110C	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init2265
0x110E	0xEEB1    	LDI        R27, 225
0x1110	0x163B    	CP         R3, R27
0x1112	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init2265
0x1114	0xE0B0    	LDI        R27, 0
0x1116	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init2265:
0x1118	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init2266
0x111A	0xCFAD    	RJMP       L_easyavr_v7_ATMEGA32__log_init270
L_easyavr_v7_ATMEGA32__log_init2266:
0x111C	0xE0B0    	LDI        R27, 0
0x111E	0x165B    	CP         R5, R27
0x1120	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_init2267
0x1122	0xE0B1    	LDI        R27, 1
0x1124	0x164B    	CP         R4, R27
0x1126	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_init2267
0x1128	0xECB2    	LDI        R27, 194
0x112A	0x163B    	CP         R3, R27
0x112C	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_init2267
0x112E	0xE0B0    	LDI        R27, 0
0x1130	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_init2267:
0x1132	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_init2268
0x1134	0xCFA9    	RJMP       L_easyavr_v7_ATMEGA32__log_init271
L_easyavr_v7_ATMEGA32__log_init2268:
0x1136	0xCFB1    	RJMP       L_easyavr_v7_ATMEGA32__log_init272
L_easyavr_v7_ATMEGA32__log_init265:
;__ea_atmega32_log.c,51 :: 		logger = UART1_Write;
0x1138	0xEDBC    	LDI        R27, lo_addr(_UART1_Write+0)
0x113A	0x010193B0  	STS        _logger+0, R27
0x113E	0xE0B1    	LDI        R27, hi_addr(_UART1_Write+0)
0x1140	0x010293B0  	STS        _logger+1, R27
;__ea_atmega32_log.c,52 :: 		return 0;
0x1144	0xE000    	LDI        R16, 0
;__ea_atmega32_log.c,53 :: 		}
L_end__log_init2:
0x1146	0x9508    	RET
; end of easyavr_v7_ATMEGA32__log_init2
easyavr_v7_ATMEGA32__log_init3:
;__ea_atmega32_log.c,55 :: 		static T_mikrobus_ret _log_init3(uint32_t baud)
;__ea_atmega32_log.c,57 :: 		return _MIKROBUS_ERR_LOG;
0x1148	0xE006    	LDI        R16, 6
;__ea_atmega32_log.c,58 :: 		}
L_end__log_init3:
0x114A	0x9508    	RET
; end of easyavr_v7_ATMEGA32__log_init3
easyavr_v7_ATMEGA32__log_initUart:
;__ea_atmega32_log.c,60 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
;__ea_atmega32_log.c,62 :: 		switch( baud )
0x114C	0xC02B    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart73
;__ea_atmega32_log.c,64 :: 		case 4800   : UART1_Init(4800);   break;
L_easyavr_v7_ATMEGA32__log_initUart75:
0x114E	0xE6B7    	LDI        R27, 103
0x1150	0xB9B9    	OUT        UBRRL+0, R27
0x1152	0xE0B0    	LDI        R27, 0
0x1154	0xBDB0    	OUT        UBRRH+0, R27
0x1156	0xD983    	RCALL      _UART1_Init+0
0x1158	0xC073    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart74
;__ea_atmega32_log.c,65 :: 		case 9600   : UART1_Init(9600);   break;
L_easyavr_v7_ATMEGA32__log_initUart76:
0x115A	0xE3B3    	LDI        R27, 51
0x115C	0xB9B9    	OUT        UBRRL+0, R27
0x115E	0xE0B0    	LDI        R27, 0
0x1160	0xBDB0    	OUT        UBRRH+0, R27
0x1162	0xD97D    	RCALL      _UART1_Init+0
0x1164	0xC06D    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart74
;__ea_atmega32_log.c,66 :: 		case 19200  : UART1_Init(19200);  break;
L_easyavr_v7_ATMEGA32__log_initUart77:
0x1166	0xE1B9    	LDI        R27, 25
0x1168	0xB9B9    	OUT        UBRRL+0, R27
0x116A	0xE0B0    	LDI        R27, 0
0x116C	0xBDB0    	OUT        UBRRH+0, R27
0x116E	0xD977    	RCALL      _UART1_Init+0
0x1170	0xC067    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart74
;__ea_atmega32_log.c,67 :: 		case 38400  : UART1_Init(38400);  break;
L_easyavr_v7_ATMEGA32__log_initUart78:
0x1172	0xE0BC    	LDI        R27, 12
0x1174	0xB9B9    	OUT        UBRRL+0, R27
0x1176	0xE0B0    	LDI        R27, 0
0x1178	0xBDB0    	OUT        UBRRH+0, R27
0x117A	0xD971    	RCALL      _UART1_Init+0
0x117C	0xC061    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart74
;__ea_atmega32_log.c,68 :: 		case 57600  : UART1_Init(57600);  break;
L_easyavr_v7_ATMEGA32__log_initUart79:
0x117E	0xB1BB    	IN         R27, U2X_bit+0
0x1180	0x60B2    	SBR        R27, 2
0x1182	0xB9BB    	OUT        U2X_bit+0, R27
0x1184	0xE1B0    	LDI        R27, 16
0x1186	0xB9B9    	OUT        UBRRL+0, R27
0x1188	0xE0B0    	LDI        R27, 0
0x118A	0xBDB0    	OUT        UBRRH+0, R27
0x118C	0xD968    	RCALL      _UART1_Init+0
0x118E	0xC058    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart74
;__ea_atmega32_log.c,69 :: 		case 115200 : UART1_Init(115200); break;
L_easyavr_v7_ATMEGA32__log_initUart80:
0x1190	0xB1BB    	IN         R27, U2X_bit+0
0x1192	0x60B2    	SBR        R27, 2
0x1194	0xB9BB    	OUT        U2X_bit+0, R27
0x1196	0xE0B8    	LDI        R27, 8
0x1198	0xB9B9    	OUT        UBRRL+0, R27
0x119A	0xE0B0    	LDI        R27, 0
0x119C	0xBDB0    	OUT        UBRRH+0, R27
0x119E	0xD95F    	RCALL      _UART1_Init+0
0x11A0	0xC04F    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart74
;__ea_atmega32_log.c,70 :: 		default     : _MIKROBUS_ERR_LOG;
L_easyavr_v7_ATMEGA32__log_initUart81:
;__ea_atmega32_log.c,71 :: 		}
0x11A2	0xC04E    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart74
L_easyavr_v7_ATMEGA32__log_initUart73:
0x11A4	0xE0B0    	LDI        R27, 0
0x11A6	0x165B    	CP         R5, R27
0x11A8	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart271
0x11AA	0xE0B0    	LDI        R27, 0
0x11AC	0x164B    	CP         R4, R27
0x11AE	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart271
0x11B0	0xE1B2    	LDI        R27, 18
0x11B2	0x163B    	CP         R3, R27
0x11B4	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart271
0x11B6	0xECB0    	LDI        R27, 192
0x11B8	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_initUart271:
0x11BA	0xF249    	BREQ       L_easyavr_v7_ATMEGA32__log_initUart75
L_easyavr_v7_ATMEGA32__log_initUart272:
0x11BC	0xE0B0    	LDI        R27, 0
0x11BE	0x165B    	CP         R5, R27
0x11C0	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart273
0x11C2	0xE0B0    	LDI        R27, 0
0x11C4	0x164B    	CP         R4, R27
0x11C6	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart273
0x11C8	0xE2B5    	LDI        R27, 37
0x11CA	0x163B    	CP         R3, R27
0x11CC	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart273
0x11CE	0xE8B0    	LDI        R27, 128
0x11D0	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_initUart273:
0x11D2	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart274
0x11D4	0xCFC2    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart76
L_easyavr_v7_ATMEGA32__log_initUart274:
0x11D6	0xE0B0    	LDI        R27, 0
0x11D8	0x165B    	CP         R5, R27
0x11DA	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart275
0x11DC	0xE0B0    	LDI        R27, 0
0x11DE	0x164B    	CP         R4, R27
0x11E0	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart275
0x11E2	0xE4BB    	LDI        R27, 75
0x11E4	0x163B    	CP         R3, R27
0x11E6	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart275
0x11E8	0xE0B0    	LDI        R27, 0
0x11EA	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_initUart275:
0x11EC	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart276
0x11EE	0xCFBB    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart77
L_easyavr_v7_ATMEGA32__log_initUart276:
0x11F0	0xE0B0    	LDI        R27, 0
0x11F2	0x165B    	CP         R5, R27
0x11F4	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart277
0x11F6	0xE0B0    	LDI        R27, 0
0x11F8	0x164B    	CP         R4, R27
0x11FA	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart277
0x11FC	0xE9B6    	LDI        R27, 150
0x11FE	0x163B    	CP         R3, R27
0x1200	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart277
0x1202	0xE0B0    	LDI        R27, 0
0x1204	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_initUart277:
0x1206	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart278
0x1208	0xCFB4    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart78
L_easyavr_v7_ATMEGA32__log_initUart278:
0x120A	0xE0B0    	LDI        R27, 0
0x120C	0x165B    	CP         R5, R27
0x120E	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart279
0x1210	0xE0B0    	LDI        R27, 0
0x1212	0x164B    	CP         R4, R27
0x1214	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart279
0x1216	0xEEB1    	LDI        R27, 225
0x1218	0x163B    	CP         R3, R27
0x121A	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart279
0x121C	0xE0B0    	LDI        R27, 0
0x121E	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_initUart279:
0x1220	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart280
0x1222	0xCFAD    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart79
L_easyavr_v7_ATMEGA32__log_initUart280:
0x1224	0xE0B0    	LDI        R27, 0
0x1226	0x165B    	CP         R5, R27
0x1228	0xF441    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart281
0x122A	0xE0B1    	LDI        R27, 1
0x122C	0x164B    	CP         R4, R27
0x122E	0xF429    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart281
0x1230	0xECB2    	LDI        R27, 194
0x1232	0x163B    	CP         R3, R27
0x1234	0xF411    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart281
0x1236	0xE0B0    	LDI        R27, 0
0x1238	0x162B    	CP         R2, R27
L_easyavr_v7_ATMEGA32__log_initUart281:
0x123A	0xF409    	BRNE       L_easyavr_v7_ATMEGA32__log_initUart282
0x123C	0xCFA9    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart80
L_easyavr_v7_ATMEGA32__log_initUart282:
0x123E	0xCFB1    	RJMP       L_easyavr_v7_ATMEGA32__log_initUart81
L_easyavr_v7_ATMEGA32__log_initUart74:
;__ea_atmega32_log.c,72 :: 		logger = UART1_Write;
0x1240	0xEDBC    	LDI        R27, lo_addr(_UART1_Write+0)
0x1242	0x010193B0  	STS        _logger+0, R27
0x1246	0xE0B1    	LDI        R27, hi_addr(_UART1_Write+0)
0x1248	0x010293B0  	STS        _logger+1, R27
;__ea_atmega32_log.c,73 :: 		return 0;
0x124C	0xE000    	LDI        R16, 0
;__ea_atmega32_log.c,74 :: 		}
L_end__log_initUart:
0x124E	0x9508    	RET
; end of easyavr_v7_ATMEGA32__log_initUart
_mikrobus_logWrite:
0x1480	0x93CF    	PUSH       R28
0x1482	0x93DF    	PUSH       R29
0x1484	0xB7CD    	IN         R28, SPL+0
0x1486	0xB7DE    	IN         R29, SPL+1
0x1488	0x9722    	SBIW       R28, 2
0x148A	0xBFCD    	OUT        SPL+0, R28
0x148C	0xBFDE    	OUT        SPL+1, R29
0x148E	0x9621    	ADIW       R28, 1
;easyavr_v7_ATMEGA32.c,319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
;easyavr_v7_ATMEGA32.c,321 :: 		uint8_t *ptr = data_;
0x1490	0x922F    	PUSH       R2
0x1492	0x923F    	PUSH       R3
; ptr start address is: 16 (R16)
0x1494	0x0181    	MOVW       R16, R2
;easyavr_v7_ATMEGA32.c,322 :: 		uint8_t row = 13;
0x1496	0xE0BD    	LDI        R27, 13
0x1498	0x83B8    	STD        Y+0, R27
0x149A	0xE0BA    	LDI        R27, 10
0x149C	0x83B9    	STD        Y+1, R27
;easyavr_v7_ATMEGA32.c,323 :: 		uint8_t line = 10;
;easyavr_v7_ATMEGA32.c,324 :: 		switch( format )
0x149E	0xC041    	RJMP       L_mikrobus_logWrite107
;easyavr_v7_ATMEGA32.c,326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite109:
;easyavr_v7_ATMEGA32.c,327 :: 		_log_write( ptr );
0x14A0	0x0118    	MOVW       R2, R16
; ptr end address is: 16 (R16)
0x14A2	0xDC17    	RCALL      easyavr_v7_ATMEGA32__log_write+0
;easyavr_v7_ATMEGA32.c,328 :: 		break;
0x14A4	0xC04A    	RJMP       L_mikrobus_logWrite108
;easyavr_v7_ATMEGA32.c,329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite110:
;easyavr_v7_ATMEGA32.c,330 :: 		while( *ptr )
; ptr start address is: 16 (R16)
0x14A6	0x0198    	MOVW       R18, R16
L_mikrobus_logWrite111:
; ptr end address is: 16 (R16)
; ptr start address is: 18 (R18)
0x14A8	0x01F9    	MOVW       R30, R18
0x14AA	0x8100    	LD         R16, Z
0x14AC	0x2300    	TST        R16
0x14AE	0xF089    	BREQ       L_mikrobus_logWrite112
L__mikrobus_logWrite301:
;easyavr_v7_ATMEGA32.c,332 :: 		_log_write( ptr );
0x14B0	0x933F    	PUSH       R19
0x14B2	0x932F    	PUSH       R18
0x14B4	0x924F    	PUSH       R4
0x14B6	0x923F    	PUSH       R3
0x14B8	0x922F    	PUSH       R2
0x14BA	0x0119    	MOVW       R2, R18
0x14BC	0xDC0A    	RCALL      easyavr_v7_ATMEGA32__log_write+0
0x14BE	0x902F    	POP        R2
0x14C0	0x903F    	POP        R3
0x14C2	0x904F    	POP        R4
0x14C4	0x912F    	POP        R18
0x14C6	0x913F    	POP        R19
;easyavr_v7_ATMEGA32.c,333 :: 		ptr++;
0x14C8	0x0189    	MOVW       R16, R18
0x14CA	0x5F0F    	SUBI       R16, 255
0x14CC	0x4F1F    	SBCI       R17, 255
0x14CE	0x0198    	MOVW       R18, R16
;easyavr_v7_ATMEGA32.c,334 :: 		}
; ptr end address is: 18 (R18)
0x14D0	0xCFEB    	RJMP       L_mikrobus_logWrite111
L_mikrobus_logWrite112:
;easyavr_v7_ATMEGA32.c,335 :: 		break;
0x14D2	0xC033    	RJMP       L_mikrobus_logWrite108
;easyavr_v7_ATMEGA32.c,336 :: 		case _LOG_LINE :
L_mikrobus_logWrite113:
;easyavr_v7_ATMEGA32.c,337 :: 		while( *ptr )
; ptr start address is: 16 (R16)
0x14D4	0x0198    	MOVW       R18, R16
L_mikrobus_logWrite114:
; ptr end address is: 16 (R16)
; ptr start address is: 18 (R18)
0x14D6	0x01F9    	MOVW       R30, R18
0x14D8	0x8100    	LD         R16, Z
0x14DA	0x2300    	TST        R16
0x14DC	0xF089    	BREQ       L_mikrobus_logWrite115
L__mikrobus_logWrite302:
;easyavr_v7_ATMEGA32.c,339 :: 		_log_write( ptr );
0x14DE	0x933F    	PUSH       R19
0x14E0	0x932F    	PUSH       R18
0x14E2	0x924F    	PUSH       R4
0x14E4	0x923F    	PUSH       R3
0x14E6	0x922F    	PUSH       R2
0x14E8	0x0119    	MOVW       R2, R18
0x14EA	0xDBF3    	RCALL      easyavr_v7_ATMEGA32__log_write+0
0x14EC	0x902F    	POP        R2
0x14EE	0x903F    	POP        R3
0x14F0	0x904F    	POP        R4
0x14F2	0x912F    	POP        R18
0x14F4	0x913F    	POP        R19
;easyavr_v7_ATMEGA32.c,340 :: 		ptr++;
0x14F6	0x0189    	MOVW       R16, R18
0x14F8	0x5F0F    	SUBI       R16, 255
0x14FA	0x4F1F    	SBCI       R17, 255
0x14FC	0x0198    	MOVW       R18, R16
;easyavr_v7_ATMEGA32.c,341 :: 		}
; ptr end address is: 18 (R18)
0x14FE	0xCFEB    	RJMP       L_mikrobus_logWrite114
L_mikrobus_logWrite115:
;easyavr_v7_ATMEGA32.c,342 :: 		_log_write( &row );
0x1500	0x018E    	MOVW       R16, R28
0x1502	0x924F    	PUSH       R4
0x1504	0x923F    	PUSH       R3
0x1506	0x922F    	PUSH       R2
0x1508	0x0118    	MOVW       R2, R16
0x150A	0xDBE3    	RCALL      easyavr_v7_ATMEGA32__log_write+0
;easyavr_v7_ATMEGA32.c,343 :: 		_log_write( &line );
0x150C	0x018E    	MOVW       R16, R28
0x150E	0x5F0F    	SUBI       R16, 255
0x1510	0x4F1F    	SBCI       R17, 255
0x1512	0x0118    	MOVW       R2, R16
0x1514	0xDBDE    	RCALL      easyavr_v7_ATMEGA32__log_write+0
0x1516	0x902F    	POP        R2
0x1518	0x903F    	POP        R3
0x151A	0x904F    	POP        R4
;easyavr_v7_ATMEGA32.c,344 :: 		break;
0x151C	0xC00E    	RJMP       L_mikrobus_logWrite108
;easyavr_v7_ATMEGA32.c,345 :: 		default :
L_mikrobus_logWrite116:
;easyavr_v7_ATMEGA32.c,346 :: 		return _MIKROBUS_ERR_LOG;
0x151E	0xE006    	LDI        R16, 6
0x1520	0xC00D    	RJMP       L_end_mikrobus_logWrite
;easyavr_v7_ATMEGA32.c,347 :: 		}
L_mikrobus_logWrite107:
; ptr start address is: 16 (R16)
0x1522	0xE0B0    	LDI        R27, 0
0x1524	0x164B    	CP         R4, R27
0x1526	0xF409    	BRNE       L__mikrobus_logWrite303
0x1528	0xCFBB    	RJMP       L_mikrobus_logWrite109
L__mikrobus_logWrite303:
0x152A	0xE0B1    	LDI        R27, 1
0x152C	0x164B    	CP         R4, R27
0x152E	0xF409    	BRNE       L__mikrobus_logWrite304
0x1530	0xCFBA    	RJMP       L_mikrobus_logWrite110
L__mikrobus_logWrite304:
0x1532	0xE0B2    	LDI        R27, 2
0x1534	0x164B    	CP         R4, R27
0x1536	0xF271    	BREQ       L_mikrobus_logWrite113
L__mikrobus_logWrite305:
; ptr end address is: 16 (R16)
0x1538	0xCFF2    	RJMP       L_mikrobus_logWrite116
L_mikrobus_logWrite108:
;easyavr_v7_ATMEGA32.c,348 :: 		return 0;
0x153A	0xE000    	LDI        R16, 0
;easyavr_v7_ATMEGA32.c,349 :: 		}
;easyavr_v7_ATMEGA32.c,348 :: 		return 0;
;easyavr_v7_ATMEGA32.c,349 :: 		}
L_end_mikrobus_logWrite:
0x153C	0x903F    	POP        R3
0x153E	0x902F    	POP        R2
0x1540	0x9621    	ADIW       R28, 1
0x1542	0xBFCD    	OUT        SPL+0, R28
0x1544	0xBFDE    	OUT        SPL+1, R29
0x1546	0x91DF    	POP        R29
0x1548	0x91CF    	POP        R28
0x154A	0x9508    	RET
; end of _mikrobus_logWrite
easyavr_v7_ATMEGA32__log_write:
;__ea_atmega32_log.c,17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
;__ea_atmega32_log.c,19 :: 		logger( *data_ );
0x0CD2	0x922F    	PUSH       R2
0x0CD4	0x923F    	PUSH       R3
0x0CD6	0x01F1    	MOVW       R30, R2
0x0CD8	0x8100    	LD         R16, Z
0x0CDA	0x2E20    	MOV        R2, R16
0x0CDC	0x010191E0  	LDS        R30, _logger+0
0x0CE0	0x010291F0  	LDS        R31, _logger+1
0x0CE4	0x9509    	ICALL
;__ea_atmega32_log.c,20 :: 		return 0;
0x0CE6	0xE000    	LDI        R16, 0
;__ea_atmega32_log.c,21 :: 		}
;__ea_atmega32_log.c,20 :: 		return 0;
;__ea_atmega32_log.c,21 :: 		}
L_end__log_write:
0x0CE8	0x903F    	POP        R3
0x0CEA	0x902F    	POP        R2
0x0CEC	0x9508    	RET
; end of easyavr_v7_ATMEGA32__log_write
_applicationInit:
;Click_3D_Hall_3_AVR.c,47 :: 		void applicationInit( )
;Click_3D_Hall_3_AVR.c,49 :: 		c3dhall3_i2cDriverInit( (T_C3DHALL3_P)&_MIKROBUS1_GPIO, (T_C3DHALL3_P)&_MIKROBUS1_I2C, 0x1E );
0x17A0	0x922F    	PUSH       R2
0x17A2	0x923F    	PUSH       R3
0x17A4	0x924F    	PUSH       R4
0x17A6	0x925F    	PUSH       R5
0x17A8	0x926F    	PUSH       R6
0x17AA	0xE1BE    	LDI        R27, 30
0x17AC	0x2E6B    	MOV        R6, R27
0x17AE	0xE8B3    	LDI        R27, lo_addr(__MIKROBUS1_I2C+0)
0x17B0	0x2E4B    	MOV        R4, R27
0x17B2	0xE1B8    	LDI        R27, hi_addr(__MIKROBUS1_I2C+0)
0x17B4	0x2E5B    	MOV        R5, R27
0x17B6	0xE5B3    	LDI        R27, lo_addr(__MIKROBUS1_GPIO+0)
0x17B8	0x2E2B    	MOV        R2, R27
0x17BA	0xE1B8    	LDI        R27, hi_addr(__MIKROBUS1_GPIO+0)
0x17BC	0x2E3B    	MOV        R3, R27
0x17BE	0xDF3B    	RCALL      _c3dhall3_i2cDriverInit+0
;Click_3D_Hall_3_AVR.c,51 :: 		Delay_ms(500);
0x17C0	0xE125    	LDI        R18, 21
0x17C2	0xE41B    	LDI        R17, 75
0x17C4	0xEB0F    	LDI        R16, 191
L_applicationInit2:
0x17C6	0x950A    	DEC        R16
0x17C8	0xF7F1    	BRNE       L_applicationInit2
0x17CA	0x951A    	DEC        R17
0x17CC	0xF7E1    	BRNE       L_applicationInit2
0x17CE	0x952A    	DEC        R18
0x17D0	0xF7D1    	BRNE       L_applicationInit2
0x17D2	0x0000    	NOP
;Click_3D_Hall_3_AVR.c,53 :: 		c3dhall3_configuration( );
0x17D4	0xDEF9    	RCALL      _c3dhall3_configuration+0
;Click_3D_Hall_3_AVR.c,55 :: 		mikrobus_logWrite( "... application init done ...  ", _LOG_LINE );
0x17D6	0xE0B2    	LDI        R27, 2
0x17D8	0x2E4B    	MOV        R4, R27
0x17DA	0xE6BC    	LDI        R27, lo_addr(?lstr2_Click_3D_Hall_3_AVR+0)
0x17DC	0x2E2B    	MOV        R2, R27
0x17DE	0xE0B0    	LDI        R27, hi_addr(?lstr2_Click_3D_Hall_3_AVR+0)
0x17E0	0x2E3B    	MOV        R3, R27
0x17E2	0xDE4E    	RCALL      _mikrobus_logWrite+0
;Click_3D_Hall_3_AVR.c,56 :: 		}
L_end_applicationInit:
0x17E4	0x906F    	POP        R6
0x17E6	0x905F    	POP        R5
0x17E8	0x904F    	POP        R4
0x17EA	0x903F    	POP        R3
0x17EC	0x902F    	POP        R2
0x17EE	0x9508    	RET
; end of _applicationInit
_c3dhall3_i2cDriverInit:
;__c3dhall3_Driver.c,113 :: 		void c3dhall3_i2cDriverInit(T_C3DHALL3_P gpioObj, T_C3DHALL3_P i2cObj, uint8_t slave)
;__c3dhall3_Driver.c,115 :: 		_slaveAddress = slave;
0x1636	0x922F    	PUSH       R2
0x1638	0x923F    	PUSH       R3
0x163A	0x00C09260  	STS        __c3dhall3_Driver__slaveAddress+0, R6
;__c3dhall3_Driver.c,116 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x163E	0x923F    	PUSH       R3
0x1640	0x922F    	PUSH       R2
0x1642	0x0112    	MOVW       R2, R4
0x1644	0xDAA2    	RCALL      __c3dhall3_Driver_hal_i2cMap+0
0x1646	0x902F    	POP        R2
0x1648	0x903F    	POP        R3
;__c3dhall3_Driver.c,117 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x164A	0xDC15    	RCALL      __c3dhall3_Driver_hal_gpioMap+0
;__c3dhall3_Driver.c,119 :: 		c3dhall3_communicationType = 1;
0x164C	0xE0B1    	LDI        R27, 1
0x164E	0x00B193B0  	STS        __c3dhall3_Driver_c3dhall3_communicationType+0, R27
;__c3dhall3_Driver.c,121 :: 		hal_gpio_csSet(1);
0x1652	0xE0B1    	LDI        R27, 1
0x1654	0x2E2B    	MOV        R2, R27
0x1656	0x00BE91E0  	LDS        R30, __c3dhall3_Driver_hal_gpio_csSet+0
0x165A	0x00BF91F0  	LDS        R31, __c3dhall3_Driver_hal_gpio_csSet+1
0x165E	0x9509    	ICALL
;__c3dhall3_Driver.c,122 :: 		}
L_end_c3dhall3_i2cDriverInit:
0x1660	0x903F    	POP        R3
0x1662	0x902F    	POP        R2
0x1664	0x9508    	RET
; end of _c3dhall3_i2cDriverInit
__c3dhall3_Driver_hal_i2cMap:
;__hal_avr.c,92 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
;__hal_avr.c,96 :: 		fp_i2cStart    = tmp->i2cStart;
0x0B8A	0x01F1    	MOVW       R30, R2
0x0B8C	0x9105    	LPM        R16, Z+
0x0B8E	0x9115    	LPM        R17, Z+
0x0B90	0x00AF9300  	STS        __c3dhall3_Driver_fp_i2cStart+0, R16
0x0B94	0x00B09310  	STS        __c3dhall3_Driver_fp_i2cStart+1, R17
;__hal_avr.c,97 :: 		fp_i2cStop     = tmp->i2cStop;
0x0B98	0x01F1    	MOVW       R30, R2
0x0B9A	0x9632    	ADIW       R30, 2
0x0B9C	0x9105    	LPM        R16, Z+
0x0B9E	0x9115    	LPM        R17, Z+
0x0BA0	0x00AD9300  	STS        __c3dhall3_Driver_fp_i2cStop+0, R16
0x0BA4	0x00AE9310  	STS        __c3dhall3_Driver_fp_i2cStop+1, R17
;__hal_avr.c,98 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x0BA8	0x01F1    	MOVW       R30, R2
0x0BAA	0x9634    	ADIW       R30, 4
0x0BAC	0x9105    	LPM        R16, Z+
0x0BAE	0x9115    	LPM        R17, Z+
0x0BB0	0x01039300  	STS        __c3dhall3_Driver_fp_i2cWrite+0, R16
0x0BB4	0x01049310  	STS        __c3dhall3_Driver_fp_i2cWrite+1, R17
;__hal_avr.c,99 :: 		fp_i2cRead     = tmp->i2cRead;
0x0BB8	0x01F1    	MOVW       R30, R2
0x0BBA	0x9636    	ADIW       R30, 6
0x0BBC	0x9105    	LPM        R16, Z+
0x0BBE	0x9115    	LPM        R17, Z+
0x0BC0	0x00B69300  	STS        __c3dhall3_Driver_fp_i2cRead+0, R16
0x0BC4	0x00B79310  	STS        __c3dhall3_Driver_fp_i2cRead+1, R17
;__hal_avr.c,100 :: 		}
L_end_hal_i2cMap:
0x0BC8	0x9508    	RET
; end of __c3dhall3_Driver_hal_i2cMap
__c3dhall3_Driver_hal_gpioMap:
;__c3dhall3_hal.c,321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
;__c3dhall3_hal.c,347 :: 		hal_gpio_intGet = tmp->gpioGet[ __INT_PIN_INPUT__ ];
0x0E76	0x0181    	MOVW       R16, R2
0x0E78	0x5E08    	SUBI       R16, 232
0x0E7A	0x4F1F    	SBCI       R17, 255
0x0E7C	0x01F8    	MOVW       R30, R16
0x0E7E	0x963E    	ADIW       R30, 14
0x0E80	0x9105    	LPM        R16, Z+
0x0E82	0x9115    	LPM        R17, Z+
0x0E84	0x00C19300  	STS        __c3dhall3_Driver_hal_gpio_intGet+0, R16
0x0E88	0x00C29310  	STS        __c3dhall3_Driver_hal_gpio_intGet+1, R17
;__c3dhall3_hal.c,365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x0E8C	0x01F1    	MOVW       R30, R2
0x0E8E	0x9634    	ADIW       R30, 4
0x0E90	0x9105    	LPM        R16, Z+
0x0E92	0x9115    	LPM        R17, Z+
0x0E94	0x00BE9300  	STS        __c3dhall3_Driver_hal_gpio_csSet+0, R16
0x0E98	0x00BF9310  	STS        __c3dhall3_Driver_hal_gpio_csSet+1, R17
;__c3dhall3_hal.c,368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x0E9C	0x01F1    	MOVW       R30, R2
0x0E9E	0x9632    	ADIW       R30, 2
0x0EA0	0x9105    	LPM        R16, Z+
0x0EA2	0x9115    	LPM        R17, Z+
0x0EA4	0x00B89300  	STS        __c3dhall3_Driver_hal_gpio_rstSet+0, R16
0x0EA8	0x00B99310  	STS        __c3dhall3_Driver_hal_gpio_rstSet+1, R17
;__c3dhall3_hal.c,397 :: 		}
L_end_hal_gpioMap:
0x0EAC	0x9508    	RET
; end of __c3dhall3_Driver_hal_gpioMap
_c3dhall3_configuration:
0x15C8	0x93CF    	PUSH       R28
0x15CA	0x93DF    	PUSH       R29
0x15CC	0xB7CD    	IN         R28, SPL+0
0x15CE	0xB7DE    	IN         R29, SPL+1
0x15D0	0x9721    	SBIW       R28, 1
0x15D2	0xBFCD    	OUT        SPL+0, R28
0x15D4	0xBFDE    	OUT        SPL+1, R29
0x15D6	0x9621    	ADIW       R28, 1
;__c3dhall3_Driver.c,354 :: 		void c3dhall3_configuration( void )
;__c3dhall3_Driver.c,358 :: 		auxBuffer[0] = _C3DHALL3_CFGA_REBOOT_MEMORY | _C3DHALL3_CFGA_SOFT_RESET | _C3DHALL3_CFGA_MODE_CONTINIOUS;
0x15D8	0x922F    	PUSH       R2
0x15DA	0x923F    	PUSH       R3
0x15DC	0x924F    	PUSH       R4
0x15DE	0x925F    	PUSH       R5
0x15E0	0x01FE    	MOVW       R30, R28
0x15E2	0xE6B0    	LDI        R27, 96
0x15E4	0x83B0    	ST         Z, R27
;__c3dhall3_Driver.c,359 :: 		c3dhall3_writeRegisters( _C3DHALL3_CONFIGURATION_REGISTER_A, auxBuffer, 1 );
0x15E6	0x018E    	MOVW       R16, R28
0x15E8	0xE0B1    	LDI        R27, 1
0x15EA	0x2E5B    	MOV        R5, R27
0x15EC	0x2E30    	MOV        R3, R16
0x15EE	0x2E41    	MOV        R4, R17
0x15F0	0xE6B0    	LDI        R27, 96
0x15F2	0x2E2B    	MOV        R2, R27
0x15F4	0xDB7C    	RCALL      _c3dhall3_writeRegisters+0
;__c3dhall3_Driver.c,361 :: 		Delay_100ms( );
0x15F6	0xDC35    	RCALL      _Delay_100ms+0
;__c3dhall3_Driver.c,363 :: 		auxBuffer[0] = _C3DHALL3_CFGA_TEMPERATURE_COMPENSATION | _C3DHALL3_CFGA_OUTPUT_DATA_RATE_100 | _C3DHALL3_CFGA_MODE_CONTINIOUS;
0x15F8	0x01FE    	MOVW       R30, R28
0x15FA	0xE8BC    	LDI        R27, 140
0x15FC	0x83B0    	ST         Z, R27
;__c3dhall3_Driver.c,364 :: 		c3dhall3_writeRegisters( _C3DHALL3_CONFIGURATION_REGISTER_A, auxBuffer, 1 );
0x15FE	0x018E    	MOVW       R16, R28
0x1600	0xE0B1    	LDI        R27, 1
0x1602	0x2E5B    	MOV        R5, R27
0x1604	0x2E30    	MOV        R3, R16
0x1606	0x2E41    	MOV        R4, R17
0x1608	0xE6B0    	LDI        R27, 96
0x160A	0x2E2B    	MOV        R2, R27
0x160C	0xDB70    	RCALL      _c3dhall3_writeRegisters+0
;__c3dhall3_Driver.c,366 :: 		auxBuffer[0] = _C3DHALL3_CFGC_ASYNC_DATA_READ | _C3DHALL3_CFGC_DATA_READY_ON_INT;
0x160E	0x01FE    	MOVW       R30, R28
0x1610	0xE1B1    	LDI        R27, 17
0x1612	0x83B0    	ST         Z, R27
;__c3dhall3_Driver.c,367 :: 		c3dhall3_writeRegisters( _C3DHALL3_CONFIGURATION_REGISTER_C, auxBuffer, 1 );
0x1614	0x018E    	MOVW       R16, R28
0x1616	0xE0B1    	LDI        R27, 1
0x1618	0x2E5B    	MOV        R5, R27
0x161A	0x2E30    	MOV        R3, R16
0x161C	0x2E41    	MOV        R4, R17
0x161E	0xE6B2    	LDI        R27, 98
0x1620	0x2E2B    	MOV        R2, R27
0x1622	0xDB65    	RCALL      _c3dhall3_writeRegisters+0
;__c3dhall3_Driver.c,368 :: 		}
L_end_c3dhall3_configuration:
0x1624	0x905F    	POP        R5
0x1626	0x904F    	POP        R4
0x1628	0x903F    	POP        R3
0x162A	0x902F    	POP        R2
0x162C	0xBFCD    	OUT        SPL+0, R28
0x162E	0xBFDE    	OUT        SPL+1, R29
0x1630	0x91DF    	POP        R29
0x1632	0x91CF    	POP        R28
0x1634	0x9508    	RET
; end of _c3dhall3_configuration
_c3dhall3_writeRegisters:
0x0CEE	0x93CF    	PUSH       R28
0x0CF0	0x93DF    	PUSH       R29
0x0CF2	0xB7CD    	IN         R28, SPL+0
0x0CF4	0xB7DE    	IN         R29, SPL+1
0x0CF6	0x972E    	SBIW       R28, 14
0x0CF8	0xBFCD    	OUT        SPL+0, R28
0x0CFA	0xBFDE    	OUT        SPL+1, R29
0x0CFC	0x9621    	ADIW       R28, 1
;__c3dhall3_Driver.c,171 :: 		void c3dhall3_writeRegisters( uint8_t registerAddress, uint8_t *registerBuffer, uint8_t nRegisters )
;__c3dhall3_Driver.c,173 :: 		if (c3dhall3_communicationType == 0)
0x0CFE	0x926F    	PUSH       R6
0x0D00	0x927F    	PUSH       R7
0x0D02	0x00B19100  	LDS        R16, __c3dhall3_Driver_c3dhall3_communicationType+0
0x0D06	0x3000    	CPI        R16, 0
0x0D08	0xF009    	BREQ       L__c3dhall3_writeRegisters50
0x0D0A	0xC04B    	RJMP       L_c3dhall3_writeRegisters17
L__c3dhall3_writeRegisters50:
;__c3dhall3_Driver.c,178 :: 		spi_auxBufferIn[0] = registerAddress;
0x0D0C	0x01FE    	MOVW       R30, R28
0x0D0E	0x8220    	ST         Z, R2
;__c3dhall3_Driver.c,180 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
; i start address is: 20 (R20)
0x0D10	0xE040    	LDI        R20, 0
; i end address is: 20 (R20)
L_c3dhall3_writeRegisters18:
; i start address is: 20 (R20)
0x0D12	0x2D25    	MOV        R18, R5
0x0D14	0xE030    	LDI        R19, 0
0x0D16	0x5F2F    	SUBI       R18, 255
0x0D18	0x4F3F    	SBCI       R19, 255
0x0D1A	0x2F04    	MOV        R16, R20
0x0D1C	0xE010    	LDI        R17, 0
0x0D1E	0x1702    	CP         R16, R18
0x0D20	0x0713    	CPC        R17, R19
0x0D22	0xF494    	BRGE       L_c3dhall3_writeRegisters19
L__c3dhall3_writeRegisters51:
;__c3dhall3_Driver.c,182 :: 		spi_auxBufferIn[ i + 1 ] = registerBuffer[ i ];
0x0D24	0x2F24    	MOV        R18, R20
0x0D26	0xE030    	LDI        R19, 0
0x0D28	0x5F2F    	SUBI       R18, 255
0x0D2A	0x4F3F    	SBCI       R19, 255
0x0D2C	0x018E    	MOVW       R16, R28
0x0D2E	0x0F20    	ADD        R18, R16
0x0D30	0x1F31    	ADC        R19, R17
0x0D32	0x2FE4    	MOV        R30, R20
0x0D34	0xE0F0    	LDI        R31, 0
0x0D36	0x0DE3    	ADD        R30, R3
0x0D38	0x1DF4    	ADC        R31, R4
0x0D3A	0x8100    	LD         R16, Z
0x0D3C	0x01F9    	MOVW       R30, R18
0x0D3E	0x8300    	ST         Z, R16
;__c3dhall3_Driver.c,180 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
0x0D40	0x2F04    	MOV        R16, R20
0x0D42	0x5F0F    	SUBI       R16, 255
0x0D44	0x2F40    	MOV        R20, R16
;__c3dhall3_Driver.c,183 :: 		}
; i end address is: 20 (R20)
0x0D46	0xCFE5    	RJMP       L_c3dhall3_writeRegisters18
L_c3dhall3_writeRegisters19:
;__c3dhall3_Driver.c,185 :: 		hal_gpio_rstSet(1);
0x0D48	0x925F    	PUSH       R5
0x0D4A	0x924F    	PUSH       R4
0x0D4C	0x923F    	PUSH       R3
0x0D4E	0x922F    	PUSH       R2
0x0D50	0xE0B1    	LDI        R27, 1
0x0D52	0x2E2B    	MOV        R2, R27
0x0D54	0x00B891E0  	LDS        R30, __c3dhall3_Driver_hal_gpio_rstSet+0
0x0D58	0x00B991F0  	LDS        R31, __c3dhall3_Driver_hal_gpio_rstSet+1
0x0D5C	0x9509    	ICALL
;__c3dhall3_Driver.c,186 :: 		hal_gpio_csSet(0);
0x0D5E	0x2422    	CLR        R2
0x0D60	0x00BE91E0  	LDS        R30, __c3dhall3_Driver_hal_gpio_csSet+0
0x0D64	0x00BF91F0  	LDS        R31, __c3dhall3_Driver_hal_gpio_csSet+1
0x0D68	0x9509    	ICALL
0x0D6A	0x902F    	POP        R2
0x0D6C	0x903F    	POP        R3
0x0D6E	0x904F    	POP        R4
0x0D70	0x905F    	POP        R5
;__c3dhall3_Driver.c,187 :: 		hal_spiWrite( spi_auxBufferIn, nRegisters + 1 );
0x0D72	0x2D25    	MOV        R18, R5
0x0D74	0xE030    	LDI        R19, 0
0x0D76	0x5F2F    	SUBI       R18, 255
0x0D78	0x4F3F    	SBCI       R19, 255
0x0D7A	0x018E    	MOVW       R16, R28
0x0D7C	0x925F    	PUSH       R5
0x0D7E	0x924F    	PUSH       R4
0x0D80	0x923F    	PUSH       R3
0x0D82	0x922F    	PUSH       R2
0x0D84	0x0129    	MOVW       R4, R18
0x0D86	0x0118    	MOVW       R2, R16
0x0D88	0xDBCB    	RCALL      __c3dhall3_Driver_hal_spiWrite+0
;__c3dhall3_Driver.c,188 :: 		hal_gpio_csSet(1);
0x0D8A	0xE0B1    	LDI        R27, 1
0x0D8C	0x2E2B    	MOV        R2, R27
0x0D8E	0x00BE91E0  	LDS        R30, __c3dhall3_Driver_hal_gpio_csSet+0
0x0D92	0x00BF91F0  	LDS        R31, __c3dhall3_Driver_hal_gpio_csSet+1
0x0D96	0x9509    	ICALL
0x0D98	0x902F    	POP        R2
0x0D9A	0x903F    	POP        R3
0x0D9C	0x904F    	POP        R4
0x0D9E	0x905F    	POP        R5
;__c3dhall3_Driver.c,189 :: 		}
0x0DA0	0xC058    	RJMP       L_c3dhall3_writeRegisters21
L_c3dhall3_writeRegisters17:
;__c3dhall3_Driver.c,190 :: 		else if (c3dhall3_communicationType == 1)
0x0DA2	0x00B19100  	LDS        R16, __c3dhall3_Driver_c3dhall3_communicationType+0
0x0DA6	0x3001    	CPI        R16, 1
0x0DA8	0xF009    	BREQ       L__c3dhall3_writeRegisters52
0x0DAA	0xC053    	RJMP       L_c3dhall3_writeRegisters22
L__c3dhall3_writeRegisters52:
;__c3dhall3_Driver.c,195 :: 		i2c_auxBuffer[0] = registerAddress;
0x0DAC	0x01FE    	MOVW       R30, R28
0x0DAE	0x9637    	ADIW       R30, 7
0x0DB0	0x8220    	ST         Z, R2
;__c3dhall3_Driver.c,196 :: 		i2c_auxBuffer[0] |= 0x80;
0x0DB2	0x2F1C    	MOV        R17, R28
0x0DB4	0x2F2D    	MOV        R18, R29
0x0DB6	0x5F19    	SUBI       R17, 249
0x0DB8	0x4F2F    	SBCI       R18, 255
0x0DBA	0x2FE1    	MOV        R30, R17
0x0DBC	0x2FF2    	MOV        R31, R18
0x0DBE	0x8100    	LD         R16, Z
0x0DC0	0x6800    	ORI        R16, 128
0x0DC2	0x2FE1    	MOV        R30, R17
0x0DC4	0x2FF2    	MOV        R31, R18
0x0DC6	0x8300    	ST         Z, R16
;__c3dhall3_Driver.c,198 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
; i start address is: 20 (R20)
0x0DC8	0xE040    	LDI        R20, 0
; i end address is: 20 (R20)
L_c3dhall3_writeRegisters23:
; i start address is: 20 (R20)
0x0DCA	0x2D25    	MOV        R18, R5
0x0DCC	0xE030    	LDI        R19, 0
0x0DCE	0x5F2F    	SUBI       R18, 255
0x0DD0	0x4F3F    	SBCI       R19, 255
0x0DD2	0x2F04    	MOV        R16, R20
0x0DD4	0xE010    	LDI        R17, 0
0x0DD6	0x1702    	CP         R16, R18
0x0DD8	0x0713    	CPC        R17, R19
0x0DDA	0xF4A4    	BRGE       L_c3dhall3_writeRegisters24
L__c3dhall3_writeRegisters53:
;__c3dhall3_Driver.c,200 :: 		i2c_auxBuffer[ i + 1 ] = registerBuffer[ i ];
0x0DDC	0x2F24    	MOV        R18, R20
0x0DDE	0xE030    	LDI        R19, 0
0x0DE0	0x5F2F    	SUBI       R18, 255
0x0DE2	0x4F3F    	SBCI       R19, 255
0x0DE4	0x018E    	MOVW       R16, R28
0x0DE6	0x5F09    	SUBI       R16, 249
0x0DE8	0x4F1F    	SBCI       R17, 255
0x0DEA	0x0F20    	ADD        R18, R16
0x0DEC	0x1F31    	ADC        R19, R17
0x0DEE	0x2FE4    	MOV        R30, R20
0x0DF0	0xE0F0    	LDI        R31, 0
0x0DF2	0x0DE3    	ADD        R30, R3
0x0DF4	0x1DF4    	ADC        R31, R4
0x0DF6	0x8100    	LD         R16, Z
0x0DF8	0x01F9    	MOVW       R30, R18
0x0DFA	0x8300    	ST         Z, R16
;__c3dhall3_Driver.c,198 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
0x0DFC	0x2F04    	MOV        R16, R20
0x0DFE	0x5F0F    	SUBI       R16, 255
0x0E00	0x2F40    	MOV        R20, R16
;__c3dhall3_Driver.c,201 :: 		}
; i end address is: 20 (R20)
0x0E02	0xCFE3    	RJMP       L_c3dhall3_writeRegisters23
L_c3dhall3_writeRegisters24:
;__c3dhall3_Driver.c,203 :: 		hal_gpio_csSet(1);
0x0E04	0x925F    	PUSH       R5
0x0E06	0x924F    	PUSH       R4
0x0E08	0x923F    	PUSH       R3
0x0E0A	0x922F    	PUSH       R2
0x0E0C	0xE0B1    	LDI        R27, 1
0x0E0E	0x2E2B    	MOV        R2, R27
0x0E10	0x00BE91E0  	LDS        R30, __c3dhall3_Driver_hal_gpio_csSet+0
0x0E14	0x00BF91F0  	LDS        R31, __c3dhall3_Driver_hal_gpio_csSet+1
0x0E18	0x9509    	ICALL
;__c3dhall3_Driver.c,205 :: 		hal_i2cStart( );
0x0E1A	0xDC2D    	RCALL      __c3dhall3_Driver_hal_i2cStart+0
0x0E1C	0x902F    	POP        R2
0x0E1E	0x903F    	POP        R3
0x0E20	0x904F    	POP        R4
0x0E22	0x905F    	POP        R5
;__c3dhall3_Driver.c,206 :: 		hal_i2cWrite( _slaveAddress, i2c_auxBuffer, nRegisters + 1, END_MODE_STOP );
0x0E24	0x2D25    	MOV        R18, R5
0x0E26	0xE030    	LDI        R19, 0
0x0E28	0x5F2F    	SUBI       R18, 255
0x0E2A	0x4F3F    	SBCI       R19, 255
0x0E2C	0x018E    	MOVW       R16, R28
0x0E2E	0x5F09    	SUBI       R16, 249
0x0E30	0x4F1F    	SBCI       R17, 255
0x0E32	0x925F    	PUSH       R5
0x0E34	0x924F    	PUSH       R4
0x0E36	0x923F    	PUSH       R3
0x0E38	0x922F    	PUSH       R2
0x0E3A	0x2477    	CLR        R7
0x0E3C	0x2E52    	MOV        R5, R18
0x0E3E	0x2E63    	MOV        R6, R19
0x0E40	0x2E30    	MOV        R3, R16
0x0E42	0x2E41    	MOV        R4, R17
0x0E44	0x00C09020  	LDS        R2, __c3dhall3_Driver__slaveAddress+0
0x0E48	0xDB8E    	RCALL      __c3dhall3_Driver_hal_i2cWrite+0
0x0E4A	0x902F    	POP        R2
0x0E4C	0x903F    	POP        R3
0x0E4E	0x904F    	POP        R4
0x0E50	0x905F    	POP        R5
;__c3dhall3_Driver.c,207 :: 		}
L_c3dhall3_writeRegisters22:
L_c3dhall3_writeRegisters21:
;__c3dhall3_Driver.c,208 :: 		}
L_end_c3dhall3_writeRegisters:
0x0E52	0x907F    	POP        R7
0x0E54	0x906F    	POP        R6
0x0E56	0x962D    	ADIW       R28, 13
0x0E58	0xBFCD    	OUT        SPL+0, R28
0x0E5A	0xBFDE    	OUT        SPL+1, R29
0x0E5C	0x91DF    	POP        R29
0x0E5E	0x91CF    	POP        R28
0x0E60	0x9508    	RET
; end of _c3dhall3_writeRegisters
__c3dhall3_Driver_hal_spiWrite:
;__hal_avr.c,40 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
;__hal_avr.c,42 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 20 (R20)
0x0520	0x01A1    	MOVW       R20, R2
; ptr end address is: 20 (R20)
;__hal_avr.c,43 :: 		while( nBytes-- )
L___c3dhall3_Driver_hal_spiWrite0:
; ptr start address is: 20 (R20)
0x0522	0x0192    	MOVW       R18, R4
0x0524	0x0182    	MOVW       R16, R4
0x0526	0x5001    	SUBI       R16, 1
0x0528	0x4010    	SBCI       R17, 0
0x052A	0x0128    	MOVW       R4, R16
0x052C	0x2FB2    	MOV        R27, R18
0x052E	0x2BB3    	OR         R27, R19
0x0530	0xF0C9    	BREQ       L___c3dhall3_Driver_hal_spiWrite1
L___c3dhall3_Driver_hal_spiWrite29:
;__hal_avr.c,44 :: 		fp_spiWrite( *( ptr++ ) );
0x0532	0x01FA    	MOVW       R30, R20
0x0534	0x8100    	LD         R16, Z
0x0536	0x935F    	PUSH       R21
0x0538	0x934F    	PUSH       R20
0x053A	0x925F    	PUSH       R5
0x053C	0x924F    	PUSH       R4
0x053E	0x923F    	PUSH       R3
0x0540	0x922F    	PUSH       R2
0x0542	0x2E20    	MOV        R2, R16
0x0544	0x00BA91E0  	LDS        R30, __c3dhall3_Driver_fp_spiWrite+0
0x0548	0x00BB91F0  	LDS        R31, __c3dhall3_Driver_fp_spiWrite+1
0x054C	0x9509    	ICALL
0x054E	0x902F    	POP        R2
0x0550	0x903F    	POP        R3
0x0552	0x904F    	POP        R4
0x0554	0x905F    	POP        R5
0x0556	0x914F    	POP        R20
0x0558	0x915F    	POP        R21
0x055A	0x018A    	MOVW       R16, R20
0x055C	0x5F0F    	SUBI       R16, 255
0x055E	0x4F1F    	SBCI       R17, 255
0x0560	0x01A8    	MOVW       R20, R16
; ptr end address is: 20 (R20)
0x0562	0xCFDF    	RJMP       L___c3dhall3_Driver_hal_spiWrite0
L___c3dhall3_Driver_hal_spiWrite1:
;__hal_avr.c,45 :: 		}
L_end_hal_spiWrite:
0x0564	0x9508    	RET
; end of __c3dhall3_Driver_hal_spiWrite
__c3dhall3_Driver_hal_i2cStart:
0x0676	0x93CF    	PUSH       R28
0x0678	0x93DF    	PUSH       R29
0x067A	0xB7CD    	IN         R28, SPL+0
0x067C	0xB7DE    	IN         R29, SPL+1
0x067E	0x9722    	SBIW       R28, 2
0x0680	0xBFCD    	OUT        SPL+0, R28
0x0682	0xBFDE    	OUT        SPL+1, R29
0x0684	0x9621    	ADIW       R28, 1
;__hal_avr.c,102 :: 		static int hal_i2cStart()
;__hal_avr.c,104 :: 		int res = 0;
0x0686	0xE0B0    	LDI        R27, 0
0x0688	0x83B8    	STD        Y+0, R27
0x068A	0x83B9    	STD        Y+1, R27
;__hal_avr.c,105 :: 		res |= fp_i2cStart();
0x068C	0x00AF91E0  	LDS        R30, __c3dhall3_Driver_fp_i2cStart+0
0x0690	0x00B091F0  	LDS        R31, __c3dhall3_Driver_fp_i2cStart+1
0x0694	0x9509    	ICALL
0x0696	0x8128    	LDD        R18, Y+0
0x0698	0x8139    	LDD        R19, Y+1
0x069A	0xE010    	LDI        R17, 0
0x069C	0x2B02    	OR         R16, R18
0x069E	0x2B13    	OR         R17, R19
;__hal_avr.c,106 :: 		return res;
;__hal_avr.c,107 :: 		}
L_end_hal_i2cStart:
0x06A0	0x9621    	ADIW       R28, 1
0x06A2	0xBFCD    	OUT        SPL+0, R28
0x06A4	0xBFDE    	OUT        SPL+1, R29
0x06A6	0x91DF    	POP        R29
0x06A8	0x91CF    	POP        R28
0x06AA	0x9508    	RET
; end of __c3dhall3_Driver_hal_i2cStart
_UART1_Read:
;__Lib_UART_d01_ursel.c,70 :: 		
;__Lib_UART_d01_ursel.c,71 :: 		
0x03D0	0xB10C    	IN         R16, UDR0+0
;__Lib_UART_d01_ursel.c,72 :: 		
L_end_UART1_Read:
0x03D2	0x9508    	RET
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_d01_ursel.c,66 :: 		
;__Lib_UART_d01_ursel.c,67 :: 		
0x03D4	0xB00B    	IN         R0, RXC0_bit+0
0x03D6	0x2700    	CLR        R16
0x03D8	0xFC07    	SBRC       R0, 7
0x03DA	0x9503    	INC        R16
;__Lib_UART_d01_ursel.c,68 :: 		
L_end_UART1_Data_Ready:
0x03DC	0x9508    	RET
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_d01_ursel.c,74 :: 		
;__Lib_UART_d01_ursel.c,75 :: 		
0x0324	0xB00B    	IN         R0, TXC0_bit+0
0x0326	0x2700    	CLR        R16
0x0328	0xFC06    	SBRC       R0, 6
0x032A	0x9503    	INC        R16
;__Lib_UART_d01_ursel.c,76 :: 		
L_end_UART1_Tx_Idle:
0x032C	0x9508    	RET
; end of _UART1_Tx_Idle
easyavr_v7_ATMEGA32__getAN_1:
;__ea_atmega32_gpio.c,31 :: 		static uint8_t _getAN_1  () 			{ return PINA7_bit;   }
0x022A	0xB209    	IN         R0, PINA7_bit+0
0x022C	0x2700    	CLR        R16
0x022E	0xFC07    	SBRC       R0, 7
0x0230	0x9503    	INC        R16
L_end__getAN_1:
0x0232	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getAN_1
easyavr_v7_ATMEGA32__getRST_1:
;__ea_atmega32_gpio.c,32 :: 		static uint8_t _getRST_1 () 			{ return PINA6_bit;   }
0x0234	0xB209    	IN         R0, PINA6_bit+0
0x0236	0x2700    	CLR        R16
0x0238	0xFC06    	SBRC       R0, 6
0x023A	0x9503    	INC        R16
L_end__getRST_1:
0x023C	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getRST_1
easyavr_v7_ATMEGA32__getCS_1:
;__ea_atmega32_gpio.c,33 :: 		static uint8_t _getCS_1  () 			{ return PINA5_bit;   }
0x0216	0xB209    	IN         R0, PINA5_bit+0
0x0218	0x2700    	CLR        R16
0x021A	0xFC05    	SBRC       R0, 5
0x021C	0x9503    	INC        R16
L_end__getCS_1:
0x021E	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getCS_1
easyavr_v7_ATMEGA32__getSCK_1:
;__ea_atmega32_gpio.c,34 :: 		static uint8_t _getSCK_1 () 			{ return PINB7_bit;   }
0x0220	0xB206    	IN         R0, PINB7_bit+0
0x0222	0x2700    	CLR        R16
0x0224	0xFC07    	SBRC       R0, 7
0x0226	0x9503    	INC        R16
L_end__getSCK_1:
0x0228	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSCK_1
easyavr_v7_ATMEGA32__getMISO_1:
;__ea_atmega32_gpio.c,35 :: 		static uint8_t _getMISO_1() 			{ return PINB6_bit;   }
0x023E	0xB206    	IN         R0, PINB6_bit+0
0x0240	0x2700    	CLR        R16
0x0242	0xFC06    	SBRC       R0, 6
0x0244	0x9503    	INC        R16
L_end__getMISO_1:
0x0246	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getMISO_1
easyavr_v7_ATMEGA32__getMOSI_1:
;__ea_atmega32_gpio.c,36 :: 		static uint8_t _getMOSI_1() 			{ return PINB5_bit;   }
0x025C	0xB206    	IN         R0, PINB5_bit+0
0x025E	0x2700    	CLR        R16
0x0260	0xFC05    	SBRC       R0, 5
0x0262	0x9503    	INC        R16
L_end__getMOSI_1:
0x0264	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getMOSI_1
easyavr_v7_ATMEGA32__getPWM_1:
;__ea_atmega32_gpio.c,37 :: 		static uint8_t _getPWM_1 () 			{ return PIND4_bit;   }
0x0266	0xB200    	IN         R0, PIND4_bit+0
0x0268	0x2700    	CLR        R16
0x026A	0xFC04    	SBRC       R0, 4
0x026C	0x9503    	INC        R16
L_end__getPWM_1:
0x026E	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getPWM_1
easyavr_v7_ATMEGA32__getINT_1:
;__ea_atmega32_gpio.c,38 :: 		static uint8_t _getINT_1 () 			{ return PIND2_bit;   }
0x0248	0xB200    	IN         R0, PIND2_bit+0
0x024A	0x2700    	CLR        R16
0x024C	0xFC02    	SBRC       R0, 2
0x024E	0x9503    	INC        R16
L_end__getINT_1:
0x0250	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getINT_1
easyavr_v7_ATMEGA32__getRX_1:
;__ea_atmega32_gpio.c,39 :: 		static uint8_t _getRX_1  () 			{ return PIND0_bit;   }
0x0252	0xB200    	IN         R0, PIND0_bit+0
0x0254	0x2700    	CLR        R16
0x0256	0xFC00    	SBRC       R0, 0
0x0258	0x9503    	INC        R16
L_end__getRX_1:
0x025A	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getRX_1
easyavr_v7_ATMEGA32__getTX_1:
;__ea_atmega32_gpio.c,40 :: 		static uint8_t _getTX_1  () 			{ return PIND1_bit;   }
0x01D0	0xB200    	IN         R0, PIND1_bit+0
0x01D2	0x2700    	CLR        R16
0x01D4	0xFC01    	SBRC       R0, 1
0x01D6	0x9503    	INC        R16
L_end__getTX_1:
0x01D8	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getTX_1
easyavr_v7_ATMEGA32__getSCL_1:
;__ea_atmega32_gpio.c,41 :: 		static uint8_t _getSCL_1 () 			{ return PINC0_bit;   }
0x01DA	0xB203    	IN         R0, PINC0_bit+0
0x01DC	0x2700    	CLR        R16
0x01DE	0xFC00    	SBRC       R0, 0
0x01E0	0x9503    	INC        R16
L_end__getSCL_1:
0x01E2	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSCL_1
easyavr_v7_ATMEGA32__getSDA_1:
;__ea_atmega32_gpio.c,42 :: 		static uint8_t _getSDA_1 () 			{ return PINC1_bit;   }
0x01BC	0xB203    	IN         R0, PINC1_bit+0
0x01BE	0x2700    	CLR        R16
0x01C0	0xFC01    	SBRC       R0, 1
0x01C2	0x9503    	INC        R16
L_end__getSDA_1:
0x01C4	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSDA_1
easyavr_v7_ATMEGA32__getAN_2:
;__ea_atmega32_gpio.c,56 :: 		static uint8_t _getAN_2  ()             { return PINA0_bit;   }
0x01C6	0xB209    	IN         R0, PINA0_bit+0
0x01C8	0x2700    	CLR        R16
0x01CA	0xFC00    	SBRC       R0, 0
0x01CC	0x9503    	INC        R16
L_end__getAN_2:
0x01CE	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getAN_2
easyavr_v7_ATMEGA32__getRST_2:
;__ea_atmega32_gpio.c,57 :: 		static uint8_t _getRST_2 ()             { return PINA1_bit;   }
0x01E4	0xB209    	IN         R0, PINA1_bit+0
0x01E6	0x2700    	CLR        R16
0x01E8	0xFC01    	SBRC       R0, 1
0x01EA	0x9503    	INC        R16
L_end__getRST_2:
0x01EC	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getRST_2
easyavr_v7_ATMEGA32__getCS_2:
;__ea_atmega32_gpio.c,58 :: 		static uint8_t _getCS_2  ()             { return PINA3_bit;   }
0x0202	0xB209    	IN         R0, PINA3_bit+0
0x0204	0x2700    	CLR        R16
0x0206	0xFC03    	SBRC       R0, 3
0x0208	0x9503    	INC        R16
L_end__getCS_2:
0x020A	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getCS_2
easyavr_v7_ATMEGA32__getSCK_2:
;__ea_atmega32_gpio.c,59 :: 		static uint8_t _getSCK_2 ()             { return PINB7_bit;   }
0x020C	0xB206    	IN         R0, PINB7_bit+0
0x020E	0x2700    	CLR        R16
0x0210	0xFC07    	SBRC       R0, 7
0x0212	0x9503    	INC        R16
L_end__getSCK_2:
0x0214	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSCK_2
easyavr_v7_ATMEGA32__getMISO_2:
;__ea_atmega32_gpio.c,60 :: 		static uint8_t _getMISO_2()             { return PINB6_bit;   }
0x01EE	0xB206    	IN         R0, PINB6_bit+0
0x01F0	0x2700    	CLR        R16
0x01F2	0xFC06    	SBRC       R0, 6
0x01F4	0x9503    	INC        R16
L_end__getMISO_2:
0x01F6	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getMISO_2
easyavr_v7_ATMEGA32__getMOSI_2:
;__ea_atmega32_gpio.c,61 :: 		static uint8_t _getMOSI_2()             { return PINB5_bit;   }
0x01F8	0xB206    	IN         R0, PINB5_bit+0
0x01FA	0x2700    	CLR        R16
0x01FC	0xFC05    	SBRC       R0, 5
0x01FE	0x9503    	INC        R16
L_end__getMOSI_2:
0x0200	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getMOSI_2
easyavr_v7_ATMEGA32__getPWM_2:
;__ea_atmega32_gpio.c,62 :: 		static uint8_t _getPWM_2 ()             { return PIND5_bit;   }
0x02DE	0xB200    	IN         R0, PIND5_bit+0
0x02E0	0x2700    	CLR        R16
0x02E2	0xFC05    	SBRC       R0, 5
0x02E4	0x9503    	INC        R16
L_end__getPWM_2:
0x02E6	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getPWM_2
easyavr_v7_ATMEGA32__getINT_2:
;__ea_atmega32_gpio.c,63 :: 		static uint8_t _getINT_2 ()             { return PIND3_bit;   }
0x02E8	0xB200    	IN         R0, PIND3_bit+0
0x02EA	0x2700    	CLR        R16
0x02EC	0xFC03    	SBRC       R0, 3
0x02EE	0x9503    	INC        R16
L_end__getINT_2:
0x02F0	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getINT_2
easyavr_v7_ATMEGA32__getRX_2:
;__ea_atmega32_gpio.c,64 :: 		static uint8_t _getRX_2  ()             { return PIND0_bit;   }
0x02CA	0xB200    	IN         R0, PIND0_bit+0
0x02CC	0x2700    	CLR        R16
0x02CE	0xFC00    	SBRC       R0, 0
0x02D0	0x9503    	INC        R16
L_end__getRX_2:
0x02D2	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getRX_2
easyavr_v7_ATMEGA32__getTX_2:
;__ea_atmega32_gpio.c,65 :: 		static uint8_t _getTX_2  ()             { return PIND1_bit;   }
0x02D4	0xB200    	IN         R0, PIND1_bit+0
0x02D6	0x2700    	CLR        R16
0x02D8	0xFC01    	SBRC       R0, 1
0x02DA	0x9503    	INC        R16
L_end__getTX_2:
0x02DC	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getTX_2
easyavr_v7_ATMEGA32__getSCL_2:
;__ea_atmega32_gpio.c,66 :: 		static uint8_t _getSCL_2 ()             { return PINC0_bit;   }
0x02F2	0xB203    	IN         R0, PINC0_bit+0
0x02F4	0x2700    	CLR        R16
0x02F6	0xFC00    	SBRC       R0, 0
0x02F8	0x9503    	INC        R16
L_end__getSCL_2:
0x02FA	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSCL_2
easyavr_v7_ATMEGA32__getSDA_2:
;__ea_atmega32_gpio.c,67 :: 		static uint8_t _getSDA_2 ()             { return PINC1_bit;   }
0x0310	0xB203    	IN         R0, PINC1_bit+0
0x0312	0x2700    	CLR        R16
0x0314	0xFC01    	SBRC       R0, 1
0x0316	0x9503    	INC        R16
L_end__getSDA_2:
0x0318	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSDA_2
easyavr_v7_ATMEGA32__getAN_3:
;__ea_atmega32_gpio.c,81 :: 		static uint8_t _getAN_3  ()             { return PINA4_bit;   }
0x02AC	0xB209    	IN         R0, PINA4_bit+0
0x02AE	0x2700    	CLR        R16
0x02B0	0xFC04    	SBRC       R0, 4
0x02B2	0x9503    	INC        R16
L_end__getAN_3:
0x02B4	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getAN_3
easyavr_v7_ATMEGA32__getRST_3:
;__ea_atmega32_gpio.c,82 :: 		static uint8_t _getRST_3 ()             { return PINB0_bit;   }
0x02A2	0xB206    	IN         R0, PINB0_bit+0
0x02A4	0x2700    	CLR        R16
0x02A6	0xFC00    	SBRC       R0, 0
0x02A8	0x9503    	INC        R16
L_end__getRST_3:
0x02AA	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getRST_3
easyavr_v7_ATMEGA32__getCS_3:
;__ea_atmega32_gpio.c,83 :: 		static uint8_t _getCS_3  ()             { return PINB4_bit;   }
0x02C0	0xB206    	IN         R0, PINB4_bit+0
0x02C2	0x2700    	CLR        R16
0x02C4	0xFC04    	SBRC       R0, 4
0x02C6	0x9503    	INC        R16
L_end__getCS_3:
0x02C8	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getCS_3
easyavr_v7_ATMEGA32__getSCK_3:
;__ea_atmega32_gpio.c,84 :: 		static uint8_t _getSCK_3 ()             { return PINB7_bit;   }
0x02B6	0xB206    	IN         R0, PINB7_bit+0
0x02B8	0x2700    	CLR        R16
0x02BA	0xFC07    	SBRC       R0, 7
0x02BC	0x9503    	INC        R16
L_end__getSCK_3:
0x02BE	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSCK_3
easyavr_v7_ATMEGA32__getMISO_3:
;__ea_atmega32_gpio.c,85 :: 		static uint8_t _getMISO_3()             { return PINB6_bit;   }
0x0298	0xB206    	IN         R0, PINB6_bit+0
0x029A	0x2700    	CLR        R16
0x029C	0xFC06    	SBRC       R0, 6
0x029E	0x9503    	INC        R16
L_end__getMISO_3:
0x02A0	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getMISO_3
easyavr_v7_ATMEGA32__getMOSI_3:
;__ea_atmega32_gpio.c,86 :: 		static uint8_t _getMOSI_3()             { return PINB5_bit;   }
0x027A	0xB206    	IN         R0, PINB5_bit+0
0x027C	0x2700    	CLR        R16
0x027E	0xFC05    	SBRC       R0, 5
0x0280	0x9503    	INC        R16
L_end__getMOSI_3:
0x0282	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getMOSI_3
easyavr_v7_ATMEGA32__getPWM_3:
;__ea_atmega32_gpio.c,87 :: 		static uint8_t _getPWM_3 ()             { return PINB3_bit;   }
0x0270	0xB206    	IN         R0, PINB3_bit+0
0x0272	0x2700    	CLR        R16
0x0274	0xFC03    	SBRC       R0, 3
0x0276	0x9503    	INC        R16
L_end__getPWM_3:
0x0278	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getPWM_3
easyavr_v7_ATMEGA32__getINT_3:
;__ea_atmega32_gpio.c,88 :: 		static uint8_t _getINT_3 ()             { return PINB2_bit;   }
0x028E	0xB206    	IN         R0, PINB2_bit+0
0x0290	0x2700    	CLR        R16
0x0292	0xFC02    	SBRC       R0, 2
0x0294	0x9503    	INC        R16
L_end__getINT_3:
0x0296	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getINT_3
easyavr_v7_ATMEGA32__getRX_3:
;__ea_atmega32_gpio.c,89 :: 		static uint8_t _getRX_3  ()             { return PIND2_bit;   }
0x0284	0xB200    	IN         R0, PIND2_bit+0
0x0286	0x2700    	CLR        R16
0x0288	0xFC02    	SBRC       R0, 2
0x028A	0x9503    	INC        R16
L_end__getRX_3:
0x028C	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getRX_3
easyavr_v7_ATMEGA32__getTX_3:
;__ea_atmega32_gpio.c,90 :: 		static uint8_t _getTX_3  ()             { return PIND3_bit;   }
0x0306	0xB200    	IN         R0, PIND3_bit+0
0x0308	0x2700    	CLR        R16
0x030A	0xFC03    	SBRC       R0, 3
0x030C	0x9503    	INC        R16
L_end__getTX_3:
0x030E	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getTX_3
easyavr_v7_ATMEGA32__getSCL_3:
;__ea_atmega32_gpio.c,91 :: 		static uint8_t _getSCL_3 ()             { return PINC0_bit;   }
0x02FC	0xB203    	IN         R0, PINC0_bit+0
0x02FE	0x2700    	CLR        R16
0x0300	0xFC00    	SBRC       R0, 0
0x0302	0x9503    	INC        R16
L_end__getSCL_3:
0x0304	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSCL_3
easyavr_v7_ATMEGA32__getSDA_3:
;__ea_atmega32_gpio.c,92 :: 		static uint8_t _getSDA_3 ()             { return PINC1_bit;   }
0x031A	0xB203    	IN         R0, PINC1_bit+0
0x031C	0x2700    	CLR        R16
0x031E	0xFC01    	SBRC       R0, 1
0x0320	0x9503    	INC        R16
L_end__getSDA_3:
0x0322	0x9508    	RET
; end of easyavr_v7_ATMEGA32__getSDA_3
__c3dhall3_Driver_hal_i2cWrite:
0x0566	0x93CF    	PUSH       R28
0x0568	0x93DF    	PUSH       R29
0x056A	0xB7CD    	IN         R28, SPL+0
0x056C	0xB7DE    	IN         R29, SPL+1
0x056E	0x9724    	SBIW       R28, 4
0x0570	0xBFCD    	OUT        SPL+0, R28
0x0572	0xBFDE    	OUT        SPL+1, R29
0x0574	0x9621    	ADIW       R28, 1
;__hal_avr.c,109 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
;__hal_avr.c,111 :: 		int res = 0;
0x0576	0x922F    	PUSH       R2
0x0578	0xE0B0    	LDI        R27, 0
0x057A	0x83BA    	STD        Y+2, R27
0x057C	0x83BB    	STD        Y+3, R27
;__hal_avr.c,112 :: 		uint8_t *ptr = pBuf;
0x057E	0x8238    	STD        Y+0, R3
0x0580	0x8249    	STD        Y+1, R4
;__hal_avr.c,113 :: 		fp_i2cWrite(slaveAddress << 1);
0x0582	0x2D02    	MOV        R16, R2
0x0584	0x0F00    	LSL        R16
0x0586	0x927F    	PUSH       R7
0x0588	0x926F    	PUSH       R6
0x058A	0x925F    	PUSH       R5
0x058C	0x2E20    	MOV        R2, R16
0x058E	0x010391E0  	LDS        R30, __c3dhall3_Driver_fp_i2cWrite+0
0x0592	0x010491F0  	LDS        R31, __c3dhall3_Driver_fp_i2cWrite+1
0x0596	0x9509    	ICALL
0x0598	0x905F    	POP        R5
0x059A	0x906F    	POP        R6
0x059C	0x907F    	POP        R7
;__hal_avr.c,114 :: 		while(nBytes--)
L___c3dhall3_Driver_hal_i2cWrite6:
0x059E	0x2D25    	MOV        R18, R5
0x05A0	0x2D36    	MOV        R19, R6
0x05A2	0x2D05    	MOV        R16, R5
0x05A4	0x2D16    	MOV        R17, R6
0x05A6	0x5001    	SUBI       R16, 1
0x05A8	0x4010    	SBCI       R17, 0
0x05AA	0x2E50    	MOV        R5, R16
0x05AC	0x2E61    	MOV        R6, R17
0x05AE	0x2FB2    	MOV        R27, R18
0x05B0	0x2BB3    	OR         R27, R19
0x05B2	0xF0E1    	BREQ       L___c3dhall3_Driver_hal_i2cWrite7
L___c3dhall3_Driver_hal_i2cWrite37:
;__hal_avr.c,115 :: 		fp_i2cWrite(*( ptr++ ));
0x05B4	0x81E8    	LDD        R30, Y+0
0x05B6	0x81F9    	LDD        R31, Y+1
0x05B8	0x8100    	LD         R16, Z
0x05BA	0x927F    	PUSH       R7
0x05BC	0x926F    	PUSH       R6
0x05BE	0x925F    	PUSH       R5
0x05C0	0x924F    	PUSH       R4
0x05C2	0x923F    	PUSH       R3
0x05C4	0x922F    	PUSH       R2
0x05C6	0x2E20    	MOV        R2, R16
0x05C8	0x010391E0  	LDS        R30, __c3dhall3_Driver_fp_i2cWrite+0
0x05CC	0x010491F0  	LDS        R31, __c3dhall3_Driver_fp_i2cWrite+1
0x05D0	0x9509    	ICALL
0x05D2	0x902F    	POP        R2
0x05D4	0x903F    	POP        R3
0x05D6	0x904F    	POP        R4
0x05D8	0x905F    	POP        R5
0x05DA	0x906F    	POP        R6
0x05DC	0x907F    	POP        R7
0x05DE	0x8108    	LDD        R16, Y+0
0x05E0	0x8119    	LDD        R17, Y+1
0x05E2	0x5F0F    	SUBI       R16, 255
0x05E4	0x4F1F    	SBCI       R17, 255
0x05E6	0x8308    	STD        Y+0, R16
0x05E8	0x8319    	STD        Y+1, R17
0x05EA	0xCFD9    	RJMP       L___c3dhall3_Driver_hal_i2cWrite6
L___c3dhall3_Driver_hal_i2cWrite7:
;__hal_avr.c,116 :: 		if( endMode == END_MODE_STOP )
0x05EC	0xE0B0    	LDI        R27, 0
0x05EE	0x167B    	CP         R7, R27
0x05F0	0xF489    	BRNE       L___c3dhall3_Driver_hal_i2cWrite8
L___c3dhall3_Driver_hal_i2cWrite38:
;__hal_avr.c,117 :: 		fp_i2cStop();
0x05F2	0x927F    	PUSH       R7
0x05F4	0x926F    	PUSH       R6
0x05F6	0x925F    	PUSH       R5
0x05F8	0x924F    	PUSH       R4
0x05FA	0x923F    	PUSH       R3
0x05FC	0x922F    	PUSH       R2
0x05FE	0x00AD91E0  	LDS        R30, __c3dhall3_Driver_fp_i2cStop+0
0x0602	0x00AE91F0  	LDS        R31, __c3dhall3_Driver_fp_i2cStop+1
0x0606	0x9509    	ICALL
0x0608	0x902F    	POP        R2
0x060A	0x903F    	POP        R3
0x060C	0x904F    	POP        R4
0x060E	0x905F    	POP        R5
0x0610	0x906F    	POP        R6
0x0612	0x907F    	POP        R7
L___c3dhall3_Driver_hal_i2cWrite8:
;__hal_avr.c,118 :: 		if( endMode == END_MODE_RESTART )
0x0614	0xE0B1    	LDI        R27, 1
0x0616	0x167B    	CP         R7, R27
0x0618	0xF489    	BRNE       L___c3dhall3_Driver_hal_i2cWrite9
L___c3dhall3_Driver_hal_i2cWrite39:
;__hal_avr.c,119 :: 		fp_i2cStart();
0x061A	0x927F    	PUSH       R7
0x061C	0x926F    	PUSH       R6
0x061E	0x925F    	PUSH       R5
0x0620	0x924F    	PUSH       R4
0x0622	0x923F    	PUSH       R3
0x0624	0x922F    	PUSH       R2
0x0626	0x00AF91E0  	LDS        R30, __c3dhall3_Driver_fp_i2cStart+0
0x062A	0x00B091F0  	LDS        R31, __c3dhall3_Driver_fp_i2cStart+1
0x062E	0x9509    	ICALL
0x0630	0x902F    	POP        R2
0x0632	0x903F    	POP        R3
0x0634	0x904F    	POP        R4
0x0636	0x905F    	POP        R5
0x0638	0x906F    	POP        R6
0x063A	0x907F    	POP        R7
L___c3dhall3_Driver_hal_i2cWrite9:
;__hal_avr.c,120 :: 		return res;
0x063C	0x810A    	LDD        R16, Y+2
0x063E	0x811B    	LDD        R17, Y+3
;__hal_avr.c,121 :: 		}
;__hal_avr.c,120 :: 		return res;
;__hal_avr.c,121 :: 		}
L_end_hal_i2cWrite:
0x0640	0x902F    	POP        R2
0x0642	0x9623    	ADIW       R28, 3
0x0644	0xBFCD    	OUT        SPL+0, R28
0x0646	0xBFDE    	OUT        SPL+1, R29
0x0648	0x91DF    	POP        R29
0x064A	0x91CF    	POP        R28
0x064C	0x9508    	RET
; end of __c3dhall3_Driver_hal_i2cWrite
_Delay_100ms:
;__Lib_Delays.c,46 :: 		void Delay_100ms() {
;__Lib_Delays.c,47 :: 		Delay_ms(100);
0x0E62	0xE025    	LDI        R18, 5
0x0E64	0xE01F    	LDI        R17, 15
0x0E66	0xEF02    	LDI        R16, 242
L_Delay_100ms20:
0x0E68	0x950A    	DEC        R16
0x0E6A	0xF7F1    	BRNE       L_Delay_100ms20
0x0E6C	0x951A    	DEC        R17
0x0E6E	0xF7E1    	BRNE       L_Delay_100ms20
0x0E70	0x952A    	DEC        R18
0x0E72	0xF7D1    	BRNE       L_Delay_100ms20
;__Lib_Delays.c,48 :: 		}
L_end_Delay_100ms:
0x0E74	0x9508    	RET
; end of _Delay_100ms
_applicationTask:
;Click_3D_Hall_3_AVR.c,58 :: 		void applicationTask( )
;Click_3D_Hall_3_AVR.c,60 :: 		c3dhall3_readXYZ( &axes_xyz[0] );
0x16E8	0x922F    	PUSH       R2
0x16EA	0x923F    	PUSH       R3
0x16EC	0x924F    	PUSH       R4
0x16EE	0x925F    	PUSH       R5
0x16F0	0xEFB7    	LDI        R27, lo_addr(_axes_xyz+0)
0x16F2	0x2E2B    	MOV        R2, R27
0x16F4	0xE0B0    	LDI        R27, hi_addr(_axes_xyz+0)
0x16F6	0x2E3B    	MOV        R3, R27
0x16F8	0xDE0B    	RCALL      _c3dhall3_readXYZ+0
;Click_3D_Hall_3_AVR.c,62 :: 		mikrobus_logWrite( " X:", _LOG_TEXT );
0x16FA	0xE0B1    	LDI        R27, 1
0x16FC	0x2E4B    	MOV        R4, R27
0x16FE	0xE8BC    	LDI        R27, lo_addr(?lstr3_Click_3D_Hall_3_AVR+0)
0x1700	0x2E2B    	MOV        R2, R27
0x1702	0xE0B0    	LDI        R27, hi_addr(?lstr3_Click_3D_Hall_3_AVR+0)
0x1704	0x2E3B    	MOV        R3, R27
0x1706	0xDEBC    	RCALL      _mikrobus_logWrite+0
;Click_3D_Hall_3_AVR.c,63 :: 		IntToStr( axes_xyz[0], text );
0x1708	0xECB3    	LDI        R27, lo_addr(_text+0)
0x170A	0x2E4B    	MOV        R4, R27
0x170C	0xE0B0    	LDI        R27, hi_addr(_text+0)
0x170E	0x2E5B    	MOV        R5, R27
0x1710	0x00F79020  	LDS        R2, _axes_xyz+0
0x1714	0x00F89030  	LDS        R3, _axes_xyz+1
0x1718	0xDD9B    	RCALL      _IntToStr+0
;Click_3D_Hall_3_AVR.c,64 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x171A	0xE0B1    	LDI        R27, 1
0x171C	0x2E4B    	MOV        R4, R27
0x171E	0xECB3    	LDI        R27, lo_addr(_text+0)
0x1720	0x2E2B    	MOV        R2, R27
0x1722	0xE0B0    	LDI        R27, hi_addr(_text+0)
0x1724	0x2E3B    	MOV        R3, R27
0x1726	0xDEAC    	RCALL      _mikrobus_logWrite+0
;Click_3D_Hall_3_AVR.c,65 :: 		mikrobus_logWrite( " Y:", _LOG_TEXT );
0x1728	0xE0B1    	LDI        R27, 1
0x172A	0x2E4B    	MOV        R4, R27
0x172C	0xE6B4    	LDI        R27, lo_addr(?lstr4_Click_3D_Hall_3_AVR+0)
0x172E	0x2E2B    	MOV        R2, R27
0x1730	0xE0B0    	LDI        R27, hi_addr(?lstr4_Click_3D_Hall_3_AVR+0)
0x1732	0x2E3B    	MOV        R3, R27
0x1734	0xDEA5    	RCALL      _mikrobus_logWrite+0
;Click_3D_Hall_3_AVR.c,66 :: 		IntToStr( axes_xyz[1], text );
0x1736	0xECB3    	LDI        R27, lo_addr(_text+0)
0x1738	0x2E4B    	MOV        R4, R27
0x173A	0xE0B0    	LDI        R27, hi_addr(_text+0)
0x173C	0x2E5B    	MOV        R5, R27
0x173E	0x00F99020  	LDS        R2, _axes_xyz+2
0x1742	0x00FA9030  	LDS        R3, _axes_xyz+3
0x1746	0xDD84    	RCALL      _IntToStr+0
;Click_3D_Hall_3_AVR.c,67 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x1748	0xE0B1    	LDI        R27, 1
0x174A	0x2E4B    	MOV        R4, R27
0x174C	0xECB3    	LDI        R27, lo_addr(_text+0)
0x174E	0x2E2B    	MOV        R2, R27
0x1750	0xE0B0    	LDI        R27, hi_addr(_text+0)
0x1752	0x2E3B    	MOV        R3, R27
0x1754	0xDE95    	RCALL      _mikrobus_logWrite+0
;Click_3D_Hall_3_AVR.c,68 :: 		mikrobus_logWrite( " Z:", _LOG_TEXT );
0x1756	0xE0B1    	LDI        R27, 1
0x1758	0x2E4B    	MOV        R4, R27
0x175A	0xE6B8    	LDI        R27, lo_addr(?lstr5_Click_3D_Hall_3_AVR+0)
0x175C	0x2E2B    	MOV        R2, R27
0x175E	0xE0B0    	LDI        R27, hi_addr(?lstr5_Click_3D_Hall_3_AVR+0)
0x1760	0x2E3B    	MOV        R3, R27
0x1762	0xDE8E    	RCALL      _mikrobus_logWrite+0
;Click_3D_Hall_3_AVR.c,69 :: 		IntToStr( axes_xyz[2], text );
0x1764	0xECB3    	LDI        R27, lo_addr(_text+0)
0x1766	0x2E4B    	MOV        R4, R27
0x1768	0xE0B0    	LDI        R27, hi_addr(_text+0)
0x176A	0x2E5B    	MOV        R5, R27
0x176C	0x00FB9020  	LDS        R2, _axes_xyz+4
0x1770	0x00FC9030  	LDS        R3, _axes_xyz+5
0x1774	0xDD6D    	RCALL      _IntToStr+0
;Click_3D_Hall_3_AVR.c,70 :: 		mikrobus_logWrite( text, _LOG_LINE );
0x1776	0xE0B2    	LDI        R27, 2
0x1778	0x2E4B    	MOV        R4, R27
0x177A	0xECB3    	LDI        R27, lo_addr(_text+0)
0x177C	0x2E2B    	MOV        R2, R27
0x177E	0xE0B0    	LDI        R27, hi_addr(_text+0)
0x1780	0x2E3B    	MOV        R3, R27
0x1782	0xDE7E    	RCALL      _mikrobus_logWrite+0
;Click_3D_Hall_3_AVR.c,72 :: 		Delay_ms(100);
0x1784	0xE025    	LDI        R18, 5
0x1786	0xE01F    	LDI        R17, 15
0x1788	0xEF02    	LDI        R16, 242
L_applicationTask4:
0x178A	0x950A    	DEC        R16
0x178C	0xF7F1    	BRNE       L_applicationTask4
0x178E	0x951A    	DEC        R17
0x1790	0xF7E1    	BRNE       L_applicationTask4
0x1792	0x952A    	DEC        R18
0x1794	0xF7D1    	BRNE       L_applicationTask4
;Click_3D_Hall_3_AVR.c,73 :: 		}
L_end_applicationTask:
0x1796	0x905F    	POP        R5
0x1798	0x904F    	POP        R4
0x179A	0x903F    	POP        R3
0x179C	0x902F    	POP        R2
0x179E	0x9508    	RET
; end of _applicationTask
_c3dhall3_readXYZ:
0x1310	0x93CF    	PUSH       R28
0x1312	0x93DF    	PUSH       R29
0x1314	0xB7CD    	IN         R28, SPL+0
0x1316	0xB7DE    	IN         R29, SPL+1
0x1318	0x9726    	SBIW       R28, 6
0x131A	0xBFCD    	OUT        SPL+0, R28
0x131C	0xBFDE    	OUT        SPL+1, R29
0x131E	0x9621    	ADIW       R28, 1
;__c3dhall3_Driver.c,261 :: 		void c3dhall3_readXYZ( int16_t *OUT_XYZ )
;__c3dhall3_Driver.c,265 :: 		c3dhall3_readRegisters( _C3DHALL3_OUTX_L, auxBuffer, 6 );
0x1320	0x924F    	PUSH       R4
0x1322	0x925F    	PUSH       R5
0x1324	0x018E    	MOVW       R16, R28
0x1326	0x923F    	PUSH       R3
0x1328	0x922F    	PUSH       R2
0x132A	0xE0B6    	LDI        R27, 6
0x132C	0x2E5B    	MOV        R5, R27
0x132E	0x2E30    	MOV        R3, R16
0x1330	0x2E41    	MOV        R4, R17
0x1332	0xE6B8    	LDI        R27, 104
0x1334	0x2E2B    	MOV        R2, R27
0x1336	0xDC49    	RCALL      _c3dhall3_readRegisters+0
0x1338	0x902F    	POP        R2
0x133A	0x903F    	POP        R3
;__c3dhall3_Driver.c,267 :: 		OUT_XYZ[0] = auxBuffer[1];
0x133C	0x018E    	MOVW       R16, R28
0x133E	0x01F8    	MOVW       R30, R16
0x1340	0x9631    	ADIW       R30, 1
0x1342	0x8100    	LD         R16, Z
0x1344	0x01F1    	MOVW       R30, R2
0x1346	0x9301    	ST         Z+, R16
0x1348	0xE0B0    	LDI        R27, 0
0x134A	0x93B1    	ST         Z+, R27
;__c3dhall3_Driver.c,268 :: 		OUT_XYZ[0] <<= 8;
0x134C	0x01F1    	MOVW       R30, R2
0x134E	0x9101    	LD         R16, Z+
0x1350	0x9111    	LD         R17, Z+
0x1352	0x2F10    	MOV        R17, R16
0x1354	0x2700    	CLR        R16
0x1356	0x01F1    	MOVW       R30, R2
0x1358	0x9301    	ST         Z+, R16
0x135A	0x9311    	ST         Z+, R17
;__c3dhall3_Driver.c,269 :: 		OUT_XYZ[0] |= auxBuffer[0];
0x135C	0x01FE    	MOVW       R30, R28
0x135E	0x8120    	LD         R18, Z
0x1360	0x01F1    	MOVW       R30, R2
0x1362	0x9101    	LD         R16, Z+
0x1364	0x9111    	LD         R17, Z+
0x1366	0x2B02    	OR         R16, R18
0x1368	0x01F1    	MOVW       R30, R2
0x136A	0x9301    	ST         Z+, R16
0x136C	0x9311    	ST         Z+, R17
;__c3dhall3_Driver.c,271 :: 		OUT_XYZ[1] = auxBuffer[3];
0x136E	0x0191    	MOVW       R18, R2
0x1370	0x5F2E    	SUBI       R18, 254
0x1372	0x4F3F    	SBCI       R19, 255
0x1374	0x018E    	MOVW       R16, R28
0x1376	0x01F8    	MOVW       R30, R16
0x1378	0x9633    	ADIW       R30, 3
0x137A	0x8100    	LD         R16, Z
0x137C	0x01F9    	MOVW       R30, R18
0x137E	0x9301    	ST         Z+, R16
0x1380	0xE0B0    	LDI        R27, 0
0x1382	0x93B1    	ST         Z+, R27
;__c3dhall3_Driver.c,272 :: 		OUT_XYZ[1] <<= 8;
0x1384	0x0191    	MOVW       R18, R2
0x1386	0x5F2E    	SUBI       R18, 254
0x1388	0x4F3F    	SBCI       R19, 255
0x138A	0x01F9    	MOVW       R30, R18
0x138C	0x9101    	LD         R16, Z+
0x138E	0x9111    	LD         R17, Z+
0x1390	0x2F10    	MOV        R17, R16
0x1392	0x2700    	CLR        R16
0x1394	0x01F9    	MOVW       R30, R18
0x1396	0x9301    	ST         Z+, R16
0x1398	0x9311    	ST         Z+, R17
;__c3dhall3_Driver.c,273 :: 		OUT_XYZ[1] |= auxBuffer[2];
0x139A	0x2D32    	MOV        R19, R2
0x139C	0x2D43    	MOV        R20, R3
0x139E	0x5F3E    	SUBI       R19, 254
0x13A0	0x4F4F    	SBCI       R20, 255
0x13A2	0x018E    	MOVW       R16, R28
0x13A4	0x01F8    	MOVW       R30, R16
0x13A6	0x9632    	ADIW       R30, 2
0x13A8	0x8120    	LD         R18, Z
0x13AA	0x2FE3    	MOV        R30, R19
0x13AC	0x2FF4    	MOV        R31, R20
0x13AE	0x9101    	LD         R16, Z+
0x13B0	0x9111    	LD         R17, Z+
0x13B2	0x2B02    	OR         R16, R18
0x13B4	0x2FE3    	MOV        R30, R19
0x13B6	0x2FF4    	MOV        R31, R20
0x13B8	0x9301    	ST         Z+, R16
0x13BA	0x9311    	ST         Z+, R17
;__c3dhall3_Driver.c,275 :: 		OUT_XYZ[2] = auxBuffer[5];
0x13BC	0x0191    	MOVW       R18, R2
0x13BE	0x5F2C    	SUBI       R18, 252
0x13C0	0x4F3F    	SBCI       R19, 255
0x13C2	0x018E    	MOVW       R16, R28
0x13C4	0x01F8    	MOVW       R30, R16
0x13C6	0x9635    	ADIW       R30, 5
0x13C8	0x8100    	LD         R16, Z
0x13CA	0x01F9    	MOVW       R30, R18
0x13CC	0x9301    	ST         Z+, R16
0x13CE	0xE0B0    	LDI        R27, 0
0x13D0	0x93B1    	ST         Z+, R27
;__c3dhall3_Driver.c,276 :: 		OUT_XYZ[2] <<= 8;
0x13D2	0x0191    	MOVW       R18, R2
0x13D4	0x5F2C    	SUBI       R18, 252
0x13D6	0x4F3F    	SBCI       R19, 255
0x13D8	0x01F9    	MOVW       R30, R18
0x13DA	0x9101    	LD         R16, Z+
0x13DC	0x9111    	LD         R17, Z+
0x13DE	0x2F10    	MOV        R17, R16
0x13E0	0x2700    	CLR        R16
0x13E2	0x01F9    	MOVW       R30, R18
0x13E4	0x9301    	ST         Z+, R16
0x13E6	0x9311    	ST         Z+, R17
;__c3dhall3_Driver.c,277 :: 		OUT_XYZ[2] |= auxBuffer[4];
0x13E8	0x2D32    	MOV        R19, R2
0x13EA	0x2D43    	MOV        R20, R3
0x13EC	0x5F3C    	SUBI       R19, 252
0x13EE	0x4F4F    	SBCI       R20, 255
0x13F0	0x018E    	MOVW       R16, R28
0x13F2	0x01F8    	MOVW       R30, R16
0x13F4	0x9634    	ADIW       R30, 4
0x13F6	0x8120    	LD         R18, Z
0x13F8	0x2FE3    	MOV        R30, R19
0x13FA	0x2FF4    	MOV        R31, R20
0x13FC	0x9101    	LD         R16, Z+
0x13FE	0x9111    	LD         R17, Z+
0x1400	0x2B02    	OR         R16, R18
0x1402	0x2FE3    	MOV        R30, R19
0x1404	0x2FF4    	MOV        R31, R20
0x1406	0x9301    	ST         Z+, R16
0x1408	0x9311    	ST         Z+, R17
;__c3dhall3_Driver.c,278 :: 		}
L_end_c3dhall3_readXYZ:
0x140A	0x905F    	POP        R5
0x140C	0x904F    	POP        R4
0x140E	0x9625    	ADIW       R28, 5
0x1410	0xBFCD    	OUT        SPL+0, R28
0x1412	0xBFDE    	OUT        SPL+1, R29
0x1414	0x91DF    	POP        R29
0x1416	0x91CF    	POP        R28
0x1418	0x9508    	RET
; end of _c3dhall3_readXYZ
_c3dhall3_readRegisters:
0x0BCA	0x93CF    	PUSH       R28
0x0BCC	0x93DF    	PUSH       R29
0x0BCE	0xB7CD    	IN         R28, SPL+0
0x0BD0	0xB7DE    	IN         R29, SPL+1
0x0BD2	0x9722    	SBIW       R28, 2
0x0BD4	0xBFCD    	OUT        SPL+0, R28
0x0BD6	0xBFDE    	OUT        SPL+1, R29
0x0BD8	0x9621    	ADIW       R28, 1
;__c3dhall3_Driver.c,137 :: 		void c3dhall3_readRegisters( uint8_t registerAddress, uint8_t *registerBuffer, uint8_t nRegisters )
;__c3dhall3_Driver.c,139 :: 		if (c3dhall3_communicationType == 0)
0x0BDA	0x922F    	PUSH       R2
0x0BDC	0x923F    	PUSH       R3
0x0BDE	0x924F    	PUSH       R4
0x0BE0	0x925F    	PUSH       R5
0x0BE2	0x926F    	PUSH       R6
0x0BE4	0x927F    	PUSH       R7
0x0BE6	0x00B19100  	LDS        R16, __c3dhall3_Driver_c3dhall3_communicationType+0
0x0BEA	0x3000    	CPI        R16, 0
0x0BEC	0xF5D1    	BRNE       L_c3dhall3_readRegisters14
L__c3dhall3_readRegisters47:
;__c3dhall3_Driver.c,145 :: 		spi_auxBufferIn[0] = registerAddress;
0x0BEE	0x01FE    	MOVW       R30, R28
0x0BF0	0x8220    	ST         Z, R2
;__c3dhall3_Driver.c,146 :: 		spi_auxBufferIn[0] |= 0x80;
0x0BF2	0x2F1C    	MOV        R17, R28
0x0BF4	0x2F2D    	MOV        R18, R29
0x0BF6	0x2FE1    	MOV        R30, R17
0x0BF8	0x2FF2    	MOV        R31, R18
0x0BFA	0x8100    	LD         R16, Z
0x0BFC	0x6800    	ORI        R16, 128
0x0BFE	0x2FE1    	MOV        R30, R17
0x0C00	0x2FF2    	MOV        R31, R18
0x0C02	0x8300    	ST         Z, R16
;__c3dhall3_Driver.c,148 :: 		hal_gpio_rstSet(1);
0x0C04	0x925F    	PUSH       R5
0x0C06	0x924F    	PUSH       R4
0x0C08	0x923F    	PUSH       R3
0x0C0A	0xE0B1    	LDI        R27, 1
0x0C0C	0x2E2B    	MOV        R2, R27
0x0C0E	0x00B891E0  	LDS        R30, __c3dhall3_Driver_hal_gpio_rstSet+0
0x0C12	0x00B991F0  	LDS        R31, __c3dhall3_Driver_hal_gpio_rstSet+1
0x0C16	0x9509    	ICALL
;__c3dhall3_Driver.c,149 :: 		hal_gpio_csSet(0);
0x0C18	0x2422    	CLR        R2
0x0C1A	0x00BE91E0  	LDS        R30, __c3dhall3_Driver_hal_gpio_csSet+0
0x0C1E	0x00BF91F0  	LDS        R31, __c3dhall3_Driver_hal_gpio_csSet+1
0x0C22	0x9509    	ICALL
;__c3dhall3_Driver.c,150 :: 		hal_spiWrite( spi_auxBufferIn, 1 );
0x0C24	0x018E    	MOVW       R16, R28
0x0C26	0xE0B1    	LDI        R27, 1
0x0C28	0x2E4B    	MOV        R4, R27
0x0C2A	0xE0B0    	LDI        R27, 0
0x0C2C	0x2E5B    	MOV        R5, R27
0x0C2E	0x0118    	MOVW       R2, R16
0x0C30	0xDC77    	RCALL      __c3dhall3_Driver_hal_spiWrite+0
;__c3dhall3_Driver.c,151 :: 		hal_gpio_rstSet(0);
0x0C32	0x2422    	CLR        R2
0x0C34	0x00B891E0  	LDS        R30, __c3dhall3_Driver_hal_gpio_rstSet+0
0x0C38	0x00B991F0  	LDS        R31, __c3dhall3_Driver_hal_gpio_rstSet+1
0x0C3C	0x9509    	ICALL
0x0C3E	0x903F    	POP        R3
0x0C40	0x904F    	POP        R4
0x0C42	0x905F    	POP        R5
;__c3dhall3_Driver.c,152 :: 		hal_spiRead( registerBuffer, nRegisters );
0x0C44	0x2D05    	MOV        R16, R5
0x0C46	0x2C23    	MOV        R2, R3
0x0C48	0x2C34    	MOV        R3, R4
0x0C4A	0x2E40    	MOV        R4, R16
0x0C4C	0xE0B0    	LDI        R27, 0
0x0C4E	0x2E5B    	MOV        R5, R27
0x0C50	0xDD2D    	RCALL      __c3dhall3_Driver_hal_spiRead+0
;__c3dhall3_Driver.c,153 :: 		hal_gpio_csSet(1);
0x0C52	0xE0B1    	LDI        R27, 1
0x0C54	0x2E2B    	MOV        R2, R27
0x0C56	0x00BE91E0  	LDS        R30, __c3dhall3_Driver_hal_gpio_csSet+0
0x0C5A	0x00BF91F0  	LDS        R31, __c3dhall3_Driver_hal_gpio_csSet+1
0x0C5E	0x9509    	ICALL
;__c3dhall3_Driver.c,155 :: 		}
0x0C60	0xC02C    	RJMP       L_c3dhall3_readRegisters15
L_c3dhall3_readRegisters14:
;__c3dhall3_Driver.c,156 :: 		else if (c3dhall3_communicationType == 1)
0x0C62	0x00B19100  	LDS        R16, __c3dhall3_Driver_c3dhall3_communicationType+0
0x0C66	0x3001    	CPI        R16, 1
0x0C68	0xF541    	BRNE       L_c3dhall3_readRegisters16
L__c3dhall3_readRegisters48:
;__c3dhall3_Driver.c,160 :: 		i2c_regAddr = registerAddress;
0x0C6A	0x8229    	STD        Y+1, R2
;__c3dhall3_Driver.c,161 :: 		i2c_regAddr |= 0x80;
0x0C6C	0x2D02    	MOV        R16, R2
0x0C6E	0x6800    	ORI        R16, 128
0x0C70	0x8309    	STD        Y+1, R16
;__c3dhall3_Driver.c,163 :: 		hal_gpio_csSet(1);
0x0C72	0x925F    	PUSH       R5
0x0C74	0x924F    	PUSH       R4
0x0C76	0x923F    	PUSH       R3
0x0C78	0xE0B1    	LDI        R27, 1
0x0C7A	0x2E2B    	MOV        R2, R27
0x0C7C	0x00BE91E0  	LDS        R30, __c3dhall3_Driver_hal_gpio_csSet+0
0x0C80	0x00BF91F0  	LDS        R31, __c3dhall3_Driver_hal_gpio_csSet+1
0x0C84	0x9509    	ICALL
;__c3dhall3_Driver.c,165 :: 		hal_i2cStart( );
0x0C86	0xDCF7    	RCALL      __c3dhall3_Driver_hal_i2cStart+0
;__c3dhall3_Driver.c,166 :: 		hal_i2cWrite( _slaveAddress, &i2c_regAddr, 1, END_MODE_RESTART );
0x0C88	0x018E    	MOVW       R16, R28
0x0C8A	0x5F0F    	SUBI       R16, 255
0x0C8C	0x4F1F    	SBCI       R17, 255
0x0C8E	0xE0B1    	LDI        R27, 1
0x0C90	0x2E7B    	MOV        R7, R27
0x0C92	0xE0B1    	LDI        R27, 1
0x0C94	0x2E5B    	MOV        R5, R27
0x0C96	0xE0B0    	LDI        R27, 0
0x0C98	0x2E6B    	MOV        R6, R27
0x0C9A	0x2E30    	MOV        R3, R16
0x0C9C	0x2E41    	MOV        R4, R17
0x0C9E	0x00C09020  	LDS        R2, __c3dhall3_Driver__slaveAddress+0
0x0CA2	0xDC61    	RCALL      __c3dhall3_Driver_hal_i2cWrite+0
0x0CA4	0x903F    	POP        R3
0x0CA6	0x904F    	POP        R4
0x0CA8	0x905F    	POP        R5
;__c3dhall3_Driver.c,167 :: 		hal_i2cRead( _slaveAddress, registerBuffer, nRegisters, END_MODE_STOP );
0x0CAA	0x2D05    	MOV        R16, R5
0x0CAC	0x2477    	CLR        R7
0x0CAE	0x2E50    	MOV        R5, R16
0x0CB0	0xE0B0    	LDI        R27, 0
0x0CB2	0x2E6B    	MOV        R6, R27
0x0CB4	0x00C09020  	LDS        R2, __c3dhall3_Driver__slaveAddress+0
0x0CB8	0xDD1C    	RCALL      __c3dhall3_Driver_hal_i2cRead+0
;__c3dhall3_Driver.c,168 :: 		}
L_c3dhall3_readRegisters16:
L_c3dhall3_readRegisters15:
;__c3dhall3_Driver.c,169 :: 		}
L_end_c3dhall3_readRegisters:
0x0CBA	0x907F    	POP        R7
0x0CBC	0x906F    	POP        R6
0x0CBE	0x905F    	POP        R5
0x0CC0	0x904F    	POP        R4
0x0CC2	0x903F    	POP        R3
0x0CC4	0x902F    	POP        R2
0x0CC6	0x9621    	ADIW       R28, 1
0x0CC8	0xBFCD    	OUT        SPL+0, R28
0x0CCA	0xBFDE    	OUT        SPL+1, R29
0x0CCC	0x91DF    	POP        R29
0x0CCE	0x91CF    	POP        R28
0x0CD0	0x9508    	RET
; end of _c3dhall3_readRegisters
__c3dhall3_Driver_hal_spiRead:
;__hal_avr.c,47 :: 		static void hal_spiRead(uint8_t *pBuf, uint16_t nBytes)
;__hal_avr.c,49 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 20 (R20)
0x06AC	0x01A1    	MOVW       R20, R2
; ptr end address is: 20 (R20)
;__hal_avr.c,50 :: 		while( nBytes-- )
L___c3dhall3_Driver_hal_spiRead2:
; ptr start address is: 20 (R20)
0x06AE	0x0192    	MOVW       R18, R4
0x06B0	0x0182    	MOVW       R16, R4
0x06B2	0x5001    	SUBI       R16, 1
0x06B4	0x4010    	SBCI       R17, 0
0x06B6	0x0128    	MOVW       R4, R16
0x06B8	0x2FB2    	MOV        R27, R18
0x06BA	0x2BB3    	OR         R27, R19
0x06BC	0xF0C9    	BREQ       L___c3dhall3_Driver_hal_spiRead3
L___c3dhall3_Driver_hal_spiRead31:
;__hal_avr.c,51 :: 		*( ptr++ ) = fp_spiRead( 0x00 );
0x06BE	0x935F    	PUSH       R21
0x06C0	0x934F    	PUSH       R20
0x06C2	0x925F    	PUSH       R5
0x06C4	0x924F    	PUSH       R4
0x06C6	0x923F    	PUSH       R3
0x06C8	0x922F    	PUSH       R2
0x06CA	0x2422    	CLR        R2
0x06CC	0x00F591E0  	LDS        R30, __c3dhall3_Driver_fp_spiRead+0
0x06D0	0x00F691F0  	LDS        R31, __c3dhall3_Driver_fp_spiRead+1
0x06D4	0x9509    	ICALL
0x06D6	0x902F    	POP        R2
0x06D8	0x903F    	POP        R3
0x06DA	0x904F    	POP        R4
0x06DC	0x905F    	POP        R5
0x06DE	0x914F    	POP        R20
0x06E0	0x915F    	POP        R21
0x06E2	0x01FA    	MOVW       R30, R20
0x06E4	0x8300    	ST         Z, R16
0x06E6	0x018A    	MOVW       R16, R20
0x06E8	0x5F0F    	SUBI       R16, 255
0x06EA	0x4F1F    	SBCI       R17, 255
0x06EC	0x01A8    	MOVW       R20, R16
; ptr end address is: 20 (R20)
0x06EE	0xCFDF    	RJMP       L___c3dhall3_Driver_hal_spiRead2
L___c3dhall3_Driver_hal_spiRead3:
;__hal_avr.c,52 :: 		}
L_end_hal_spiRead:
0x06F0	0x9508    	RET
; end of __c3dhall3_Driver_hal_spiRead
_SPI1_Read:
;__Lib_SPI_b7654_x2.c,72 :: 		
;__Lib_SPI_b7654_x2.c,73 :: 		
0x039E	0xB82F    	OUT        SPDR+0, R2
;__Lib_SPI_b7654_x2.c,74 :: 		
L_SPI1_Read2:
0x03A0	0xB1BE    	IN         R27, SPSR+0
0x03A2	0xFDB7    	SBRC       R27, 7
0x03A4	0xC001    	RJMP       L_SPI1_Read3
0x03A6	0xCFFC    	RJMP       L_SPI1_Read2
L_SPI1_Read3:
;__Lib_SPI_b7654_x2.c,76 :: 		
0x03A8	0xB10F    	IN         R16, SPDR+0
;__Lib_SPI_b7654_x2.c,77 :: 		
L_end_SPI1_Read:
0x03AA	0x9508    	RET
; end of _SPI1_Read
__c3dhall3_Driver_hal_i2cRead:
0x06F2	0x93CF    	PUSH       R28
0x06F4	0x93DF    	PUSH       R29
0x06F6	0xB7CD    	IN         R28, SPL+0
0x06F8	0xB7DE    	IN         R29, SPL+1
0x06FA	0x9724    	SBIW       R28, 4
0x06FC	0xBFCD    	OUT        SPL+0, R28
0x06FE	0xBFDE    	OUT        SPL+1, R29
0x0700	0x9621    	ADIW       R28, 1
;__hal_avr.c,123 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
;__hal_avr.c,125 :: 		int res = 0;
0x0702	0x922F    	PUSH       R2
0x0704	0xE0B0    	LDI        R27, 0
0x0706	0x83BA    	STD        Y+2, R27
0x0708	0x83BB    	STD        Y+3, R27
;__hal_avr.c,126 :: 		uint8_t *ptr = pBuf;
0x070A	0x8238    	STD        Y+0, R3
0x070C	0x8249    	STD        Y+1, R4
;__hal_avr.c,127 :: 		fp_i2cWrite((slaveAddress << 1) | 1);
0x070E	0x2D02    	MOV        R16, R2
0x0710	0x0F00    	LSL        R16
0x0712	0x6001    	ORI        R16, 1
0x0714	0x927F    	PUSH       R7
0x0716	0x926F    	PUSH       R6
0x0718	0x925F    	PUSH       R5
0x071A	0x2E20    	MOV        R2, R16
0x071C	0x010391E0  	LDS        R30, __c3dhall3_Driver_fp_i2cWrite+0
0x0720	0x010491F0  	LDS        R31, __c3dhall3_Driver_fp_i2cWrite+1
0x0724	0x9509    	ICALL
0x0726	0x905F    	POP        R5
0x0728	0x906F    	POP        R6
0x072A	0x907F    	POP        R7
;__hal_avr.c,128 :: 		while(--nBytes) *ptr++ =
L___c3dhall3_Driver_hal_i2cRead10:
0x072C	0x2D05    	MOV        R16, R5
0x072E	0x2D16    	MOV        R17, R6
0x0730	0x5001    	SUBI       R16, 1
0x0732	0x4010    	SBCI       R17, 0
0x0734	0x2E50    	MOV        R5, R16
0x0736	0x2E61    	MOV        R6, R17
0x0738	0x2FB0    	MOV        R27, R16
0x073A	0x2BB1    	OR         R27, R17
0x073C	0xF0E9    	BREQ       L___c3dhall3_Driver_hal_i2cRead11
L___c3dhall3_Driver_hal_i2cRead41:
;__hal_avr.c,129 :: 		fp_i2cRead(ACK_BIT);
0x073E	0x927F    	PUSH       R7
0x0740	0x926F    	PUSH       R6
0x0742	0x925F    	PUSH       R5
0x0744	0x924F    	PUSH       R4
0x0746	0x923F    	PUSH       R3
0x0748	0x922F    	PUSH       R2
0x074A	0xE0B1    	LDI        R27, 1
0x074C	0x2E2B    	MOV        R2, R27
0x074E	0x00B691E0  	LDS        R30, __c3dhall3_Driver_fp_i2cRead+0
0x0752	0x00B791F0  	LDS        R31, __c3dhall3_Driver_fp_i2cRead+1
0x0756	0x9509    	ICALL
0x0758	0x902F    	POP        R2
0x075A	0x903F    	POP        R3
0x075C	0x904F    	POP        R4
0x075E	0x905F    	POP        R5
0x0760	0x906F    	POP        R6
0x0762	0x907F    	POP        R7
0x0764	0x81E8    	LDD        R30, Y+0
0x0766	0x81F9    	LDD        R31, Y+1
0x0768	0x8300    	ST         Z, R16
0x076A	0x8108    	LDD        R16, Y+0
0x076C	0x8119    	LDD        R17, Y+1
0x076E	0x5F0F    	SUBI       R16, 255
0x0770	0x4F1F    	SBCI       R17, 255
0x0772	0x8308    	STD        Y+0, R16
0x0774	0x8319    	STD        Y+1, R17
0x0776	0xCFDA    	RJMP       L___c3dhall3_Driver_hal_i2cRead10
L___c3dhall3_Driver_hal_i2cRead11:
;__hal_avr.c,130 :: 		*ptr = fp_i2cRead(NACK_BIT);
0x0778	0x927F    	PUSH       R7
0x077A	0x926F    	PUSH       R6
0x077C	0x925F    	PUSH       R5
0x077E	0x924F    	PUSH       R4
0x0780	0x923F    	PUSH       R3
0x0782	0x922F    	PUSH       R2
0x0784	0x2422    	CLR        R2
0x0786	0x00B691E0  	LDS        R30, __c3dhall3_Driver_fp_i2cRead+0
0x078A	0x00B791F0  	LDS        R31, __c3dhall3_Driver_fp_i2cRead+1
0x078E	0x9509    	ICALL
0x0790	0x902F    	POP        R2
0x0792	0x903F    	POP        R3
0x0794	0x904F    	POP        R4
0x0796	0x905F    	POP        R5
0x0798	0x906F    	POP        R6
0x079A	0x907F    	POP        R7
0x079C	0x81E8    	LDD        R30, Y+0
0x079E	0x81F9    	LDD        R31, Y+1
0x07A0	0x8300    	ST         Z, R16
;__hal_avr.c,131 :: 		if(endMode == END_MODE_STOP)
0x07A2	0xE0B0    	LDI        R27, 0
0x07A4	0x167B    	CP         R7, R27
0x07A6	0xF489    	BRNE       L___c3dhall3_Driver_hal_i2cRead12
L___c3dhall3_Driver_hal_i2cRead42:
;__hal_avr.c,132 :: 		fp_i2cStop();
0x07A8	0x927F    	PUSH       R7
0x07AA	0x926F    	PUSH       R6
0x07AC	0x925F    	PUSH       R5
0x07AE	0x924F    	PUSH       R4
0x07B0	0x923F    	PUSH       R3
0x07B2	0x922F    	PUSH       R2
0x07B4	0x00AD91E0  	LDS        R30, __c3dhall3_Driver_fp_i2cStop+0
0x07B8	0x00AE91F0  	LDS        R31, __c3dhall3_Driver_fp_i2cStop+1
0x07BC	0x9509    	ICALL
0x07BE	0x902F    	POP        R2
0x07C0	0x903F    	POP        R3
0x07C2	0x904F    	POP        R4
0x07C4	0x905F    	POP        R5
0x07C6	0x906F    	POP        R6
0x07C8	0x907F    	POP        R7
L___c3dhall3_Driver_hal_i2cRead12:
;__hal_avr.c,133 :: 		if(endMode == END_MODE_RESTART)
0x07CA	0xE0B1    	LDI        R27, 1
0x07CC	0x167B    	CP         R7, R27
0x07CE	0xF489    	BRNE       L___c3dhall3_Driver_hal_i2cRead13
L___c3dhall3_Driver_hal_i2cRead43:
;__hal_avr.c,134 :: 		fp_i2cStart();
0x07D0	0x927F    	PUSH       R7
0x07D2	0x926F    	PUSH       R6
0x07D4	0x925F    	PUSH       R5
0x07D6	0x924F    	PUSH       R4
0x07D8	0x923F    	PUSH       R3
0x07DA	0x922F    	PUSH       R2
0x07DC	0x00AF91E0  	LDS        R30, __c3dhall3_Driver_fp_i2cStart+0
0x07E0	0x00B091F0  	LDS        R31, __c3dhall3_Driver_fp_i2cStart+1
0x07E4	0x9509    	ICALL
0x07E6	0x902F    	POP        R2
0x07E8	0x903F    	POP        R3
0x07EA	0x904F    	POP        R4
0x07EC	0x905F    	POP        R5
0x07EE	0x906F    	POP        R6
0x07F0	0x907F    	POP        R7
L___c3dhall3_Driver_hal_i2cRead13:
;__hal_avr.c,135 :: 		return res;
0x07F2	0x810A    	LDD        R16, Y+2
0x07F4	0x811B    	LDD        R17, Y+3
;__hal_avr.c,136 :: 		}
;__hal_avr.c,135 :: 		return res;
;__hal_avr.c,136 :: 		}
L_end_hal_i2cRead:
0x07F6	0x902F    	POP        R2
0x07F8	0x9623    	ADIW       R28, 3
0x07FA	0xBFCD    	OUT        SPL+0, R28
0x07FC	0xBFDE    	OUT        SPL+1, R29
0x07FE	0x91DF    	POP        R29
0x0800	0x91CF    	POP        R28
0x0802	0x9508    	RET
; end of __c3dhall3_Driver_hal_i2cRead
_IntToStr:
0x1250	0x93CF    	PUSH       R28
0x1252	0x93DF    	PUSH       R29
0x1254	0xB7CD    	IN         R28, SPL+0
0x1256	0xB7DE    	IN         R29, SPL+1
0x1258	0x9724    	SBIW       R28, 4
0x125A	0xBFCD    	OUT        SPL+0, R28
0x125C	0xBFDE    	OUT        SPL+1, R29
0x125E	0x9621    	ADIW       R28, 1
;__Lib_Conversions.c,146 :: 		
;__Lib_Conversions.c,152 :: 		
0x1260	0x922F    	PUSH       R2
0x1262	0x923F    	PUSH       R3
0x1264	0xE0B0    	LDI        R27, 0
0x1266	0x83B8    	STD        Y+0, R27
0x1268	0x83B9    	STD        Y+1, R27
;__Lib_Conversions.c,153 :: 		
0x126A	0x822A    	STD        Y+2, R2
0x126C	0x823B    	STD        Y+3, R3
;__Lib_Conversions.c,154 :: 		
0x126E	0xE000    	LDI        R16, 0
0x1270	0xE010    	LDI        R17, 0
0x1272	0x1620    	CP         R2, R16
0x1274	0x0631    	CPC        R3, R17
0x1276	0xF454    	BRGE       L_IntToStr23
L__IntToStr134:
;__Lib_Conversions.c,155 :: 		
0x1278	0xE0B1    	LDI        R27, 1
0x127A	0x83B8    	STD        Y+0, R27
0x127C	0xE0B0    	LDI        R27, 0
0x127E	0x83B9    	STD        Y+1, R27
;__Lib_Conversions.c,156 :: 		
0x1280	0xE000    	LDI        R16, 0
0x1282	0xE010    	LDI        R17, 0
0x1284	0x1902    	SUB        R16, R2
0x1286	0x0913    	SBC        R17, R3
0x1288	0x830A    	STD        Y+2, R16
0x128A	0x831B    	STD        Y+3, R17
;__Lib_Conversions.c,157 :: 		
L_IntToStr23:
;__Lib_Conversions.c,158 :: 		
0x128C	0x802A    	LDD        R2, Y+2
0x128E	0x803B    	LDD        R3, Y+3
0x1290	0xDAB9    	RCALL      _WordToStr+0
;__Lib_Conversions.c,160 :: 		
; i start address is: 22 (R22)
0x1292	0xE066    	LDI        R22, 6
0x1294	0xE070    	LDI        R23, 0
; i end address is: 22 (R22)
0x1296	0x01AB    	MOVW       R20, R22
;__Lib_Conversions.c,161 :: 		
L_IntToStr24:
; i start address is: 20 (R20)
0x1298	0xE000    	LDI        R16, 0
0x129A	0xE010    	LDI        R17, 0
0x129C	0x1704    	CP         R16, R20
0x129E	0x0715    	CPC        R17, R21
0x12A0	0xF490    	BRSH       L_IntToStr25
L__IntToStr135:
;__Lib_Conversions.c,162 :: 		
0x12A2	0x019A    	MOVW       R18, R20
0x12A4	0x0D24    	ADD        R18, R4
0x12A6	0x1D35    	ADC        R19, R5
0x12A8	0x018A    	MOVW       R16, R20
0x12AA	0x5001    	SUBI       R16, 1
0x12AC	0x4010    	SBCI       R17, 0
0x12AE	0x01F8    	MOVW       R30, R16
0x12B0	0x0DE4    	ADD        R30, R4
0x12B2	0x1DF5    	ADC        R31, R5
0x12B4	0x8100    	LD         R16, Z
0x12B6	0x01F9    	MOVW       R30, R18
0x12B8	0x8300    	ST         Z, R16
;__Lib_Conversions.c,163 :: 		
0x12BA	0x018A    	MOVW       R16, R20
0x12BC	0x5001    	SUBI       R16, 1
0x12BE	0x4010    	SBCI       R17, 0
; i end address is: 20 (R20)
; i start address is: 22 (R22)
0x12C0	0x01B8    	MOVW       R22, R16
;__Lib_Conversions.c,164 :: 		
0x12C2	0x01AB    	MOVW       R20, R22
; i end address is: 22 (R22)
0x12C4	0xCFE9    	RJMP       L_IntToStr24
L_IntToStr25:
;__Lib_Conversions.c,165 :: 		
0x12C6	0x01F2    	MOVW       R30, R4
0x12C8	0xE2B0    	LDI        R27, 32
0x12CA	0x83B0    	ST         Z, R27
;__Lib_Conversions.c,166 :: 		
0x12CC	0x8108    	LDD        R16, Y+0
0x12CE	0x8119    	LDD        R17, Y+1
0x12D0	0x2FB0    	MOV        R27, R16
0x12D2	0x2BB1    	OR         R27, R17
0x12D4	0xF0A9    	BREQ       L_IntToStr26
L__IntToStr136:
;__Lib_Conversions.c,167 :: 		
; i start address is: 18 (R18)
0x12D6	0xE020    	LDI        R18, 0
0x12D8	0xE030    	LDI        R19, 0
; i end address is: 18 (R18)
;__Lib_Conversions.c,168 :: 		
L_IntToStr27:
; i start address is: 18 (R18)
0x12DA	0x01F9    	MOVW       R30, R18
0x12DC	0x0DE4    	ADD        R30, R4
0x12DE	0x1DF5    	ADC        R31, R5
0x12E0	0x8100    	LD         R16, Z
0x12E2	0x3200    	CPI        R16, 32
0x12E4	0xF429    	BRNE       L_IntToStr28
L__IntToStr137:
0x12E6	0x0189    	MOVW       R16, R18
0x12E8	0x5F0F    	SUBI       R16, 255
0x12EA	0x4F1F    	SBCI       R17, 255
; i end address is: 18 (R18)
; i start address is: 16 (R16)
0x12EC	0x0198    	MOVW       R18, R16
; i end address is: 16 (R16)
0x12EE	0xCFF5    	RJMP       L_IntToStr27
L_IntToStr28:
;__Lib_Conversions.c,169 :: 		
; i start address is: 18 (R18)
0x12F0	0x0189    	MOVW       R16, R18
0x12F2	0x5001    	SUBI       R16, 1
0x12F4	0x4010    	SBCI       R17, 0
; i end address is: 18 (R18)
;__Lib_Conversions.c,170 :: 		
0x12F6	0x01F8    	MOVW       R30, R16
0x12F8	0x0DE4    	ADD        R30, R4
0x12FA	0x1DF5    	ADC        R31, R5
0x12FC	0xE2BD    	LDI        R27, 45
0x12FE	0x83B0    	ST         Z, R27
L_IntToStr26:
;__Lib_Conversions.c,171 :: 		
L_end_IntToStr:
0x1300	0x903F    	POP        R3
0x1302	0x902F    	POP        R2
0x1304	0x9623    	ADIW       R28, 3
0x1306	0xBFCD    	OUT        SPL+0, R28
0x1308	0xBFDE    	OUT        SPL+1, R29
0x130A	0x91DF    	POP        R29
0x130C	0x91CF    	POP        R28
0x130E	0x9508    	RET
; end of _IntToStr
_WordToStr:
0x0804	0x93CF    	PUSH       R28
0x0806	0x93DF    	PUSH       R29
0x0808	0xB7CD    	IN         R28, SPL+0
0x080A	0xB7DE    	IN         R29, SPL+1
0x080C	0x9722    	SBIW       R28, 2
0x080E	0xBFCD    	OUT        SPL+0, R28
0x0810	0xBFDE    	OUT        SPL+1, R29
0x0812	0x9621    	ADIW       R28, 1
;__Lib_Conversions.c,84 :: 		
;__Lib_Conversions.c,89 :: 		
; len start address is: 17 (R17)
0x0814	0xE010    	LDI        R17, 0
; len end address is: 17 (R17)
L_WordToStr6:
; len start address is: 17 (R17)
0x0816	0x3015    	CPI        R17, 5
0x0818	0xF450    	BRSH       L_WordToStr7
L__WordToStr121:
;__Lib_Conversions.c,90 :: 		
0x081A	0x2FE1    	MOV        R30, R17
0x081C	0xE0F0    	LDI        R31, 0
0x081E	0x0DE4    	ADD        R30, R4
0x0820	0x1DF5    	ADC        R31, R5
0x0822	0xE2B0    	LDI        R27, 32
0x0824	0x83B0    	ST         Z, R27
;__Lib_Conversions.c,89 :: 		
0x0826	0x2F01    	MOV        R16, R17
0x0828	0x5F0F    	SUBI       R16, 255
0x082A	0x2F10    	MOV        R17, R16
;__Lib_Conversions.c,90 :: 		
0x082C	0xCFF4    	RJMP       L_WordToStr6
L_WordToStr7:
;__Lib_Conversions.c,91 :: 		
0x082E	0x2FE1    	MOV        R30, R17
0x0830	0xE0F0    	LDI        R31, 0
0x0832	0x0DE4    	ADD        R30, R4
0x0834	0x1DF5    	ADC        R31, R5
0x0836	0xE0B0    	LDI        R27, 0
0x0838	0x83B0    	ST         Z, R27
0x083A	0x2F01    	MOV        R16, R17
0x083C	0x5001    	SUBI       R16, 1
; len end address is: 17 (R17)
; len start address is: 19 (R19)
0x083E	0x2F30    	MOV        R19, R16
; len end address is: 19 (R19)
;__Lib_Conversions.c,93 :: 		
L_WordToStr9:
;__Lib_Conversions.c,94 :: 		
; len start address is: 19 (R19)
0x0840	0x2F03    	MOV        R16, R19
0x0842	0xE010    	LDI        R17, 0
0x0844	0x0D04    	ADD        R16, R4
0x0846	0x1D15    	ADC        R17, R5
0x0848	0x8308    	STD        Y+0, R16
0x084A	0x8319    	STD        Y+1, R17
0x084C	0xE04A    	LDI        R20, 10
0x084E	0xE050    	LDI        R21, 0
0x0850	0x0181    	MOVW       R16, R2
0x0852	0xDEFD    	RCALL      _Div_16x16_U+0
0x0854	0x018D    	MOVW       R16, R26
0x0856	0x2F20    	MOV        R18, R16
0x0858	0x5D20    	SUBI       R18, 208
0x085A	0x8108    	LDD        R16, Y+0
0x085C	0x8119    	LDD        R17, Y+1
0x085E	0x01F8    	MOVW       R30, R16
0x0860	0x8320    	ST         Z, R18
;__Lib_Conversions.c,95 :: 		
0x0862	0xE04A    	LDI        R20, 10
0x0864	0xE050    	LDI        R21, 0
0x0866	0x0181    	MOVW       R16, R2
0x0868	0xDEF2    	RCALL      _Div_16x16_U+0
0x086A	0x018C    	MOVW       R16, R24
0x086C	0x0118    	MOVW       R2, R16
;__Lib_Conversions.c,96 :: 		
0x086E	0x3010    	CPI        R17, 0
0x0870	0xF409    	BRNE       L__WordToStr122
0x0872	0x3000    	CPI        R16, 0
L__WordToStr122:
0x0874	0xF409    	BRNE       L_WordToStr11
L__WordToStr123:
; len end address is: 19 (R19)
;__Lib_Conversions.c,97 :: 		
0x0876	0xC004    	RJMP       L_WordToStr10
L_WordToStr11:
;__Lib_Conversions.c,98 :: 		
; len start address is: 19 (R19)
0x0878	0x2F03    	MOV        R16, R19
0x087A	0x5001    	SUBI       R16, 1
0x087C	0x2F30    	MOV        R19, R16
;__Lib_Conversions.c,99 :: 		
; len end address is: 19 (R19)
0x087E	0xCFE0    	RJMP       L_WordToStr9
L_WordToStr10:
;__Lib_Conversions.c,100 :: 		
L_end_WordToStr:
0x0880	0x9621    	ADIW       R28, 1
0x0882	0xBFCD    	OUT        SPL+0, R28
0x0884	0xBFDE    	OUT        SPL+1, R29
0x0886	0x91DF    	POP        R29
0x0888	0x91CF    	POP        R28
0x088A	0x9508    	RET
; end of _WordToStr
_Div_16x16_U:
;__Lib_Math.c,208 :: 		
;__Lib_Math.c,211 :: 		
0x064E	0x01C8    	MOVW       R24, R16
;__Lib_Math.c,212 :: 		
0x0650	0x01BA    	MOVW       R22, R20
;__Lib_Math.c,214 :: 		
0x0652	0x1BAA    	SUB        R26, R26
;__Lib_Math.c,215 :: 		
0x0654	0x1BBB    	SUB        R27, R27
;__Lib_Math.c,216 :: 		
0x0656	0xE151    	LDI        R21, 17
;__Lib_Math.c,217 :: 		
0x0658	0xC007    	RJMP       Div_16x16_U_L2
;__Lib_Math.c,218 :: 		
Div_16x16_U_L1:
;__Lib_Math.c,219 :: 		
0x065A	0x1FAA    	ROL        R26
;__Lib_Math.c,220 :: 		
0x065C	0x1FBB    	ROL        R27
;__Lib_Math.c,221 :: 		
0x065E	0x17A6    	CP         R26, R22
;__Lib_Math.c,222 :: 		
0x0660	0x07B7    	CPC        R27, R23
;__Lib_Math.c,223 :: 		
0x0662	0xF010    	BRCS       Div_16x16_U_L2
;__Lib_Math.c,224 :: 		
0x0664	0x1BA6    	SUB        R26, R22
;__Lib_Math.c,225 :: 		
0x0666	0x0BB7    	SBC        R27, R23
;__Lib_Math.c,226 :: 		
Div_16x16_U_L2:
;__Lib_Math.c,227 :: 		
0x0668	0x1F88    	ROL        R24
;__Lib_Math.c,228 :: 		
0x066A	0x1F99    	ROL        R25
;__Lib_Math.c,229 :: 		
0x066C	0x955A    	DEC        R21
;__Lib_Math.c,230 :: 		
0x066E	0xF7A9    	BRNE       Div_16x16_U_L1
;__Lib_Math.c,231 :: 		
0x0670	0x9580    	COM        R24
;__Lib_Math.c,232 :: 		
0x0672	0x9590    	COM        R25
;__Lib_Math.c,235 :: 		
L_end_Div_16x16_U:
0x0674	0x9508    	RET
; end of _Div_16x16_U
___CC2DW:
;__Lib_System.c,25 :: 		
;__Lib_System.c,27 :: 		
L_loopDW:
;__Lib_System.c,28 :: 		
0x16DE	0x9005    	LPM        R0, Z+
;__Lib_System.c,29 :: 		
0x16E0	0x920D    	ST         X+, R0
;__Lib_System.c,30 :: 		
0x16E2	0x9701    	SBIW       R24, 1
;__Lib_System.c,31 :: 		
0x16E4	0xF7E1    	BRNE       L_loopDW
;__Lib_System.c,33 :: 		
L_end___CC2DW:
0x16E6	0x9508    	RET
; end of ___CC2DW
0x1890	0xE6A0    	LDI        R26, 96
0x1892	0xE0B0    	LDI        R27, 0
0x1894	0xE0E6    	LDI        R30, 6
0x1896	0xE1F8    	LDI        R31, 24
0x1898	0xE48D    	LDI        R24, 77
0x189A	0xE090    	LDI        R25, 0
0x189C	0x0B6F940E  	CALL       ___CC2DW
0x18A0	0x9508    	RET
;easyavr_v7_ATMEGA32.c,47 :: __MIKROBUS1_GPIO
0x1853	0x00B1 ;__MIKROBUS1_GPIO+0
0x1855	0x00B6 ;__MIKROBUS1_GPIO+2
0x1857	0x00BB ;__MIKROBUS1_GPIO+4
0x1859	0x00A2 ;__MIKROBUS1_GPIO+6
0x185B	0x00A7 ;__MIKROBUS1_GPIO+8
0x185D	0x00AC ;__MIKROBUS1_GPIO+10
0x185F	0x00CF ;__MIKROBUS1_GPIO+12
0x1861	0x00D4 ;__MIKROBUS1_GPIO+14
0x1863	0x00D9 ;__MIKROBUS1_GPIO+16
0x1865	0x00C0 ;__MIKROBUS1_GPIO+18
0x1867	0x00C5 ;__MIKROBUS1_GPIO+20
0x1869	0x00CA ;__MIKROBUS1_GPIO+22
0x186B	0x0115 ;__MIKROBUS1_GPIO+24
0x186D	0x011A ;__MIKROBUS1_GPIO+26
0x186F	0x010B ;__MIKROBUS1_GPIO+28
0x1871	0x0110 ;__MIKROBUS1_GPIO+30
0x1873	0x011F ;__MIKROBUS1_GPIO+32
0x1875	0x012E ;__MIKROBUS1_GPIO+34
0x1877	0x0133 ;__MIKROBUS1_GPIO+36
0x1879	0x0124 ;__MIKROBUS1_GPIO+38
0x187B	0x0129 ;__MIKROBUS1_GPIO+40
0x187D	0x00E8 ;__MIKROBUS1_GPIO+42
0x187F	0x00ED ;__MIKROBUS1_GPIO+44
0x1881	0x00DE ;__MIKROBUS1_GPIO+46
; end of __MIKROBUS1_GPIO
;easyavr_v7_ATMEGA32.c,15 :: __MIKROBUS1_I2C
0x1883	0x01F4 ;__MIKROBUS1_I2C+0
0x1885	0x028D ;__MIKROBUS1_I2C+2
0x1887	0x0197 ;__MIKROBUS1_I2C+4
0x1889	0x0253 ;__MIKROBUS1_I2C+6
; end of __MIKROBUS1_I2C
;Click_3D_Hall_3_AVR.c,13 :: __C3DHALL3_I2C_CFG
0x188B	0x86A0 ;__C3DHALL3_I2C_CFG+0
0x188D	0x0001 ;__C3DHALL3_I2C_CFG+2
; end of __C3DHALL3_I2C_CFG
;__Lib_TWI.c,0 :: ?ICS__Lib_TWI__TWI_TIMEOUT
0x1806	0x0000 ;?ICS__Lib_TWI__TWI_TIMEOUT+0
0x1808	0x0000 ;?ICS__Lib_TWI__TWI_TIMEOUT+2
; end of ?ICS__Lib_TWI__TWI_TIMEOUT
;Click_3D_Hall_3_AVR.c,0 :: ?ICS?lstr4_Click_3D_Hall_3_AVR
0x180A	0x5920 ;?ICS?lstr4_Click_3D_Hall_3_AVR+0
0x180C	0x003A ;?ICS?lstr4_Click_3D_Hall_3_AVR+2
; end of ?ICS?lstr4_Click_3D_Hall_3_AVR
;Click_3D_Hall_3_AVR.c,0 :: ?ICS?lstr5_Click_3D_Hall_3_AVR
0x180E	0x5A20 ;?ICS?lstr5_Click_3D_Hall_3_AVR+0
0x1810	0x003A ;?ICS?lstr5_Click_3D_Hall_3_AVR+2
; end of ?ICS?lstr5_Click_3D_Hall_3_AVR
;Click_3D_Hall_3_AVR.c,0 :: ?ICS?lstr2_Click_3D_Hall_3_AVR
0x1812	0x2E2E ;?ICS?lstr2_Click_3D_Hall_3_AVR+0
0x1814	0x202E ;?ICS?lstr2_Click_3D_Hall_3_AVR+2
0x1816	0x7061 ;?ICS?lstr2_Click_3D_Hall_3_AVR+4
0x1818	0x6C70 ;?ICS?lstr2_Click_3D_Hall_3_AVR+6
0x181A	0x6369 ;?ICS?lstr2_Click_3D_Hall_3_AVR+8
0x181C	0x7461 ;?ICS?lstr2_Click_3D_Hall_3_AVR+10
0x181E	0x6F69 ;?ICS?lstr2_Click_3D_Hall_3_AVR+12
0x1820	0x206E ;?ICS?lstr2_Click_3D_Hall_3_AVR+14
0x1822	0x6E69 ;?ICS?lstr2_Click_3D_Hall_3_AVR+16
0x1824	0x7469 ;?ICS?lstr2_Click_3D_Hall_3_AVR+18
0x1826	0x6420 ;?ICS?lstr2_Click_3D_Hall_3_AVR+20
0x1828	0x6E6F ;?ICS?lstr2_Click_3D_Hall_3_AVR+22
0x182A	0x2065 ;?ICS?lstr2_Click_3D_Hall_3_AVR+24
0x182C	0x2E2E ;?ICS?lstr2_Click_3D_Hall_3_AVR+26
0x182E	0x202E ;?ICS?lstr2_Click_3D_Hall_3_AVR+28
0x1830	0x0020 ;?ICS?lstr2_Click_3D_Hall_3_AVR+30
; end of ?ICS?lstr2_Click_3D_Hall_3_AVR
;Click_3D_Hall_3_AVR.c,0 :: ?ICS?lstr3_Click_3D_Hall_3_AVR
0x1832	0x5820 ;?ICS?lstr3_Click_3D_Hall_3_AVR+0
0x1834	0x003A ;?ICS?lstr3_Click_3D_Hall_3_AVR+2
; end of ?ICS?lstr3_Click_3D_Hall_3_AVR
;Click_3D_Hall_3_AVR.c,0 :: ?ICS?lstr1_Click_3D_Hall_3_AVR
0x1836	0x2020 ;?ICS?lstr1_Click_3D_Hall_3_AVR+0
0x1838	0x2E2E ;?ICS?lstr1_Click_3D_Hall_3_AVR+2
0x183A	0x202E ;?ICS?lstr1_Click_3D_Hall_3_AVR+4
0x183C	0x7973 ;?ICS?lstr1_Click_3D_Hall_3_AVR+6
0x183E	0x7473 ;?ICS?lstr1_Click_3D_Hall_3_AVR+8
0x1840	0x6D65 ;?ICS?lstr1_Click_3D_Hall_3_AVR+10
0x1842	0x6920 ;?ICS?lstr1_Click_3D_Hall_3_AVR+12
0x1844	0x696E ;?ICS?lstr1_Click_3D_Hall_3_AVR+14
0x1846	0x2074 ;?ICS?lstr1_Click_3D_Hall_3_AVR+16
0x1848	0x6F64 ;?ICS?lstr1_Click_3D_Hall_3_AVR+18
0x184A	0x656E ;?ICS?lstr1_Click_3D_Hall_3_AVR+20
0x184C	0x2E20 ;?ICS?lstr1_Click_3D_Hall_3_AVR+22
0x184E	0x2E2E ;?ICS?lstr1_Click_3D_Hall_3_AVR+24
0x1850	0x2020 ;?ICS?lstr1_Click_3D_Hall_3_AVR+26
0x1852	0x00 ;?ICS?lstr1_Click_3D_Hall_3_AVR+28
; end of ?ICS?lstr1_Click_3D_Hall_3_AVR
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x002A       [5]    easyavr_v7_ATMEGA32__setRX_2
0x002F       [5]    easyavr_v7_ATMEGA32__setINT_2
0x0034       [5]    easyavr_v7_ATMEGA32__setPWM_2
0x0039       [5]    easyavr_v7_ATMEGA32__setSDA_2
0x003E       [5]    easyavr_v7_ATMEGA32__setSCL_2
0x0043       [5]    easyavr_v7_ATMEGA32__setTX_2
0x0048       [5]    easyavr_v7_ATMEGA32__setCS_2
0x004D       [5]    easyavr_v7_ATMEGA32__setRST_2
0x0052       [5]    easyavr_v7_ATMEGA32__setAN_2
0x0057       [5]    easyavr_v7_ATMEGA32__setMOSI_2
0x005C       [5]    easyavr_v7_ATMEGA32__setMISO_2
0x0061       [5]    easyavr_v7_ATMEGA32__setSCK_2
0x0066       [5]    easyavr_v7_ATMEGA32__setRX_3
0x006B       [5]    easyavr_v7_ATMEGA32__setINT_3
0x0070       [5]    easyavr_v7_ATMEGA32__setPWM_3
0x0075       [5]    easyavr_v7_ATMEGA32__setSDA_3
0x007A       [5]    easyavr_v7_ATMEGA32__setSCL_3
0x007F       [5]    easyavr_v7_ATMEGA32__setTX_3
0x0084       [5]    easyavr_v7_ATMEGA32__setCS_3
0x0089       [5]    easyavr_v7_ATMEGA32__setRST_3
0x008E       [5]    easyavr_v7_ATMEGA32__setAN_3
0x0093       [5]    easyavr_v7_ATMEGA32__setMOSI_3
0x0098       [5]    easyavr_v7_ATMEGA32__setMISO_3
0x009D       [5]    easyavr_v7_ATMEGA32__setSCK_3
0x00A2       [5]    easyavr_v7_ATMEGA32__setSCK_1
0x00A7       [5]    easyavr_v7_ATMEGA32__setMISO_1
0x00AC       [5]    easyavr_v7_ATMEGA32__setMOSI_1
0x00B1       [5]    easyavr_v7_ATMEGA32__setAN_1
0x00B6       [5]    easyavr_v7_ATMEGA32__setRST_1
0x00BB       [5]    easyavr_v7_ATMEGA32__setCS_1
0x00C0       [5]    easyavr_v7_ATMEGA32__setTX_1
0x00C5       [5]    easyavr_v7_ATMEGA32__setSCL_1
0x00CA       [5]    easyavr_v7_ATMEGA32__setSDA_1
0x00CF       [5]    easyavr_v7_ATMEGA32__setPWM_1
0x00D4       [5]    easyavr_v7_ATMEGA32__setINT_1
0x00D9       [5]    easyavr_v7_ATMEGA32__setRX_1
0x00DE       [5]    easyavr_v7_ATMEGA32__getSDA_1
0x00E3       [5]    easyavr_v7_ATMEGA32__getAN_2
0x00E8       [5]    easyavr_v7_ATMEGA32__getTX_1
0x00ED       [5]    easyavr_v7_ATMEGA32__getSCL_1
0x00F2       [5]    easyavr_v7_ATMEGA32__getRST_2
0x00F7       [5]    easyavr_v7_ATMEGA32__getMISO_2
0x00FC       [5]    easyavr_v7_ATMEGA32__getMOSI_2
0x0101       [5]    easyavr_v7_ATMEGA32__getCS_2
0x0106       [5]    easyavr_v7_ATMEGA32__getSCK_2
0x010B       [5]    easyavr_v7_ATMEGA32__getCS_1
0x0110       [5]    easyavr_v7_ATMEGA32__getSCK_1
0x0115       [5]    easyavr_v7_ATMEGA32__getAN_1
0x011A       [5]    easyavr_v7_ATMEGA32__getRST_1
0x011F       [5]    easyavr_v7_ATMEGA32__getMISO_1
0x0124       [5]    easyavr_v7_ATMEGA32__getINT_1
0x0129       [5]    easyavr_v7_ATMEGA32__getRX_1
0x012E       [5]    easyavr_v7_ATMEGA32__getMOSI_1
0x0133       [5]    easyavr_v7_ATMEGA32__getPWM_1
0x0138       [5]    easyavr_v7_ATMEGA32__getPWM_3
0x013D       [5]    easyavr_v7_ATMEGA32__getMOSI_3
0x0142       [5]    easyavr_v7_ATMEGA32__getRX_3
0x0147       [5]    easyavr_v7_ATMEGA32__getINT_3
0x014C       [5]    easyavr_v7_ATMEGA32__getMISO_3
0x0151       [5]    easyavr_v7_ATMEGA32__getRST_3
0x0156       [5]    easyavr_v7_ATMEGA32__getAN_3
0x015B       [5]    easyavr_v7_ATMEGA32__getSCK_3
0x0160       [5]    easyavr_v7_ATMEGA32__getCS_3
0x0165       [5]    easyavr_v7_ATMEGA32__getRX_2
0x016A       [5]    easyavr_v7_ATMEGA32__getTX_2
0x016F       [5]    easyavr_v7_ATMEGA32__getPWM_2
0x0174       [5]    easyavr_v7_ATMEGA32__getINT_2
0x0179       [5]    easyavr_v7_ATMEGA32__getSCL_2
0x017E       [5]    easyavr_v7_ATMEGA32__getSCL_3
0x0183       [5]    easyavr_v7_ATMEGA32__getTX_3
0x0188       [5]    easyavr_v7_ATMEGA32__getSDA_2
0x018D       [5]    easyavr_v7_ATMEGA32__getSDA_3
0x0192       [5]    _UART1_Tx_Idle
0x0197      [53]    _TWI_Write
0x01CC       [3]    _TWI_Status
0x01CF       [7]    _SPI1_Read
0x01D6       [6]    _SPI1_Write
0x01DC      [12]    _UART1_Write
0x01E8       [2]    _UART1_Read
0x01EA       [5]    _UART1_Data_Ready
0x01EF       [5]    _TWI_Init
0x01F4      [59]    _TWI_Start
0x022F      [36]    _UART1_Init
0x0253      [58]    _TWI_Read
0x028D       [3]    _TWI_Stop
0x0290      [35]    __c3dhall3_Driver_hal_spiWrite
0x02B3     [116]    __c3dhall3_Driver_hal_i2cWrite
0x0327      [20]    _Div_16x16_U
0x033B      [27]    __c3dhall3_Driver_hal_i2cStart
0x0356      [35]    __c3dhall3_Driver_hal_spiRead
0x0379     [137]    __c3dhall3_Driver_hal_i2cRead
0x0402      [68]    _WordToStr
0x0446     [104]    easyavr_v7_ATMEGA32__gpioInit_3
0x04AE      [71]    easyavr_v7_ATMEGA32__i2cInit_1
0x04F5     [104]    easyavr_v7_ATMEGA32__gpioInit_1
0x055D     [104]    easyavr_v7_ATMEGA32__gpioInit_2
0x05C5      [32]    __c3dhall3_Driver_hal_i2cMap
0x05E5     [132]    _c3dhall3_readRegisters
0x0669      [14]    easyavr_v7_ATMEGA32__log_write
0x0677     [186]    _c3dhall3_writeRegisters
0x0731      [10]    _Delay_100ms
0x073B      [28]    __c3dhall3_Driver_hal_gpioMap
0x0757     [130]    easyavr_v7_ATMEGA32__log_init1
0x07D9       [2]    easyavr_v7_ATMEGA32__i2cInit_3
0x07DB      [71]    easyavr_v7_ATMEGA32__i2cInit_2
0x0822     [130]    easyavr_v7_ATMEGA32__log_init2
0x08A4       [2]    easyavr_v7_ATMEGA32__log_init3
0x08A6     [130]    easyavr_v7_ATMEGA32__log_initUart
0x0928      [96]    _IntToStr
0x0988     [133]    _c3dhall3_readXYZ
0x0A0D      [51]    _mikrobus_logInit
0x0A40     [102]    _mikrobus_logWrite
0x0AA6      [30]    _mikrobus_gpioInit
0x0AC4      [32]    _mikrobus_i2cInit
0x0AE4      [55]    _c3dhall3_configuration
0x0B1B      [24]    _c3dhall3_i2cDriverInit
0x0B33      [60]    _systemInit
0x0B6F       [5]    ___CC2DW
0x0B74      [92]    _applicationTask
0x0BD0      [40]    _applicationInit
0x0BF8      [11]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0000       [1]    Delay_Cyc_loc_L0
0x0001       [1]    R1
0x0002       [1]    FARG_ByteToStr_input
0x0002       [4]    FARG_LongIntToHex_input
0x0002       [2]    FARG_WordToStrWithZeros_input
0x0002       [2]    FARG_WordToStr_input
0x0002       [2]    FARG_WordToHex_input
0x0002       [1]    FARG_ShortToHex_input
0x0002       [4]    FARG_LongWordToHex_input
0x0002       [2]    FARG_IntToHex_input
0x0002       [4]    FARG_LongWordToStr_input
0x0002       [2]    FARG_IntToStrWithZeros_input
0x0002       [4]    FARG_LongWordToStrWithZeros_input
0x0002       [2]    FARG_UART_Write_Text_uart_text
0x0002       [1]    FARG_ShortToStr_input
0x0002       [2]    FARG_easyavr_v7_ATMEGA32__i2cInit_1_cfg
0x0002       [2]    FARG_IntToStr_input
0x0002       [2]    FARG_UART_Read_Text_Output
0x0002       [2]    FARG_strncpy_to
0x0002       [2]    FARG_strncat_to
0x0002       [2]    FARG_strcspn_s1
0x0002       [2]    FARG_strspn_str1
0x0002       [2]    FARG_strcmp_s1
0x0002       [2]    FARG_strchr_ptr
0x0002       [2]    FARG_strlen_s
0x0002       [2]    FARG_strcpy_to
0x0002       [2]    FARG_strstr_s1
0x0002       [2]    FARG_strrchr_ptr
0x0002       [1]    FARG_ByteToHex_input
0x0002       [2]    FARG_strcat_to
0x0002       [2]    FARG_strncmp_s1
0x0002       [2]    FARG_strtok_s1
0x0002       [2]    FARG_strpbrk_s1
0x0002       [2]    FARG_easyavr_v7_ATMEGA32__spiInit_3_cfg
0x0002       [1]    FARG_UART_Write__data
0x0002       [2]    FARG_UART1_Write_Text_uart_text
0x0002       [4]    FARG_FloatToStr_fnum
0x0002       [4]    FARG_UART1_Init_Advanced_bps
0x0002       [1]    FARG_UART1_Write_data_
0x0002       [2]    FARG_mikrobus_logWrite_data_
0x0002       [1]    FARG_mikrobus_logInit_port
0x0002       [2]    FARG_UART1_Read_Text_Output
0x0002       [2]    FARG_Ltrim_string
0x0002       [1]    FARG_SPI1_Init_Advanced_mode
0x0002       [1]    FARG_TWI_Read_ack
0x0002       [1]    FARG_SPI_Write_data_out
0x0002       [4]    FARG_TWI_SetTimeoutCallback_timeout
0x0002       [1]    FARG_TWI_Write_data_
0x0002       [1]    FARG_SPI1_Read_data_out
0x0002       [1]    FARG_SPI1_Write_data_out
0x0002       [1]    FARG_SPI_Read_buffer
0x0002       [2]    FARG_SPI_Set_Active_read_ptr
0x0002       [1]    FARG_mikrobus_i2cInit_bus
0x0002       [2]    FARG_easyavr_v7_ATMEGA32__i2cInit_3_cfg
0x0002       [1]    FARG_Dec2Bcd_decnum
0x0002       [4]    FARG_easyavr_v7_ATMEGA32__log_init1_baud
0x0002       [2]    FARG_easyavr_v7_ATMEGA32__log_write_data_
0x0002       [2]    FARG_easyavr_v7_ATMEGA32__i2cInit_2_cfg
0x0002       [4]    FARG_LongToStr_input
0x0002       [2]    FARG_UART_Set_Active_read_ptr
0x0002       [4]    FARG_LongIntToStrWithZeros_input
0x0002       [1]    FARG_Bcd2Dec_bcdnum
0x0002       [2]    FARG_Dec2Bcd16_decnum
0x0002       [1]    FARG_mikrobus_gpioInit_bus
0x0002       [2]    FARG_Rtrim_string
0x0002       [1]    FARG_mikrobus_spiInit_bus
0x0002       [4]    FARG_easyavr_v7_ATMEGA32__log_init3_baud
0x0002       [4]    FARG_easyavr_v7_ATMEGA32__log_init2_baud
0x0002       [2]    FARG_Bcd2Dec16_bcdnum
0x0002       [4]    FARG_easyavr_v7_ATMEGA32__log_initUart_baud
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSCL_3_value
0x0002       [2]    FARG_c3dhall3_writeOffsetX_offsetX
0x0002       [2]    FARG_c3dhall3_readXYZ_OUT_XYZ
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setMISO_2_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setTX_3_value
0x0002       [2]    FARG_c3dhall3_writeOffsetY_offsetY
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setMOSI_2_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setPWM_2_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSCK_2_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSCL_1_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSDA_1_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setRX_1_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setTX_1_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setCS_2_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSDA_3_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setAN_2_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setRST_2_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setRST_3_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setMOSI_3_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setAN_3_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setPWM_3_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSCK_3_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setMISO_3_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setCS_3_value
0x0002       [2]    FARG_c3dhall3_interruptThreshold_threshold
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSDA_2_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setRX_3_value
0x0002       [2]    FARG_c3dhall3_writeOffsetZ_offsetZ
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setINT_2_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setRX_2_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setINT_3_value
0x0002       [2]    FARG_c3dhall3_writeOffsetXYZ_offsetX
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setTX_2_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSCL_2_value
0x0002       [2]    FARG___c3dhall3_Driver_hal_spiRead_pBuf
0x0002       [2]    FARG_VDelay_Advanced_ms_Time_ms
0x0002       [2]    FARG_memchr_p
0x0002       [2]    FARG_easyavr_v7_ATMEGA32__spiInit_1_cfg
0x0002       [1]    FARG_Delay_Cyc_cycles_div_by_10
0x0002       [2]    FARG___c3dhall3_Driver_hal_i2cMap_i2cObj
0x0002       [2]    FARG___c3dhall3_Driver_hal_spiTransfer_pIn
0x0002       [2]    FARG_VDelay_ms_Time_ms
0x0002       [2]    FARG___c3dhall3_Driver_hal_spiWrite_pBuf
0x0002       [2]    FARG_memcpy_d1
0x0002       [2]    FARG_memcmp_s1
0x0002       [2]    FARG_memset_p1
0x0002       [2]    FARG_memmove_to
0x0002       [2]    FARG___c3dhall3_Driver_hal_spiMap_spiObj
0x0002       [1]    R2
0x0002       [2]    FARG_easyavr_v7_ATMEGA32__spiInit_2_cfg
0x0002       [2]    FARG___c3dhall3_Driver_hal_gpioMap_gpioObj
0x0002       [2]    FARG_c3dhall3_i2cDriverInit_gpioObj
0x0002       [1]    FARG_c3dhall3_readRegisters_registerAddress
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__gpioInit_2_pin
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setMOSI_1_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setPWM_1_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setINT_1_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__gpioInit_1_pin
0x0002       [1]    FARG_c3dhall3_writeRegisters_registerAddress
0x0002       [2]    FARG_c3dhall3_spiDriverInit_gpioObj
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setAN_1_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setRST_1_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__gpioInit_3_pin
0x0002       [1]    FARG___c3dhall3_Driver_hal_i2cWrite_slaveAddress
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setSCK_1_value
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setMISO_1_value
0x0002       [1]    FARG___c3dhall3_Driver_hal_i2cRead_slaveAddress
0x0002       [1]    FARG_easyavr_v7_ATMEGA32__setCS_1_value
0x0003       [2]    FARG_c3dhall3_readRegisters_registerBuffer
0x0003       [1]    FARG_easyavr_v7_ATMEGA32__gpioInit_1_dir
0x0003       [2]    FARG_c3dhall3_writeRegisters_registerBuffer
0x0003       [1]    FARG_SPI1_Init_Advanced_fcy_div
0x0003       [2]    FARG_ByteToStr_output
0x0003       [2]    FARG_ShortToHex_output
0x0003       [2]    FARG___c3dhall3_Driver_hal_i2cWrite_pBuf
0x0003       [1]    FARG_easyavr_v7_ATMEGA32__gpioInit_3_dir
0x0003       [1]    FARG_easyavr_v7_ATMEGA32__gpioInit_2_dir
0x0003       [2]    FARG_ByteToHex_output
0x0003       [2]    FARG___c3dhall3_Driver_hal_i2cRead_pBuf
0x0003       [2]    FARG_mikrobus_i2cInit_cfg
0x0003       [2]    FARG_ShortToStr_output
0x0003       [2]    FARG_mikrobus_spiInit_cfg
0x0003       [1]    R3
0x0003       [4]    FARG_mikrobus_logInit_baud
0x0003       [1]    FARG_mikrobus_gpioInit_pin
0x0004       [1]    FARG_strrchr_chr
0x0004       [2]    FARG_strncmp_s2
0x0004       [2]    FARG___c3dhall3_Driver_hal_spiWrite_nBytes
0x0004       [2]    FARG_IntToStrWithZeros_output
0x0004       [2]    FARG_strpbrk_s2
0x0004       [2]    FARG_IntToStr_output
0x0004       [2]    FARG_WordToHex_output
0x0004       [2]    FARG_IntToHex_output
0x0004       [2]    FARG_WordToStr_output
0x0004       [2]    FARG_strstr_s2
0x0004       [2]    FARG_UART_Read_Text_Delimiter
0x0004       [2]    FARG_WordToStrWithZeros_output
0x0004       [2]    FARG___c3dhall3_Driver_hal_spiRead_nBytes
0x0004       [2]    FARG_memmove_from
0x0004       [1]    R4
0x0004       [1]    FARG_memset_character
0x0004       [1]    FARG_strchr_chr
0x0004       [2]    FARG_strcat_from
0x0004       [1]    FARG_memchr_n
0x0004       [2]    FARG_VDelay_Advanced_ms_Current_Fosc_kHz
0x0004       [2]    FARG_memcmp_s2
0x0004       [2]    FARG_c3dhall3_writeOffsetXYZ_offsetY
0x0004       [2]    FARG_memcpy_s1
0x0004       [2]    FARG_strspn_str2
0x0004       [2]    FARG_strncpy_from
0x0004       [2]    FARG_strcspn_s2
0x0004       [2]    FARG_strtok_s2
0x0004       [2]    FARG___c3dhall3_Driver_hal_spiTransfer_pOut
0x0004       [2]    FARG_strcpy_from
0x0004       [2]    FARG_strcmp_s2
0x0004       [2]    FARG_strncat_from
0x0004       [2]    FARG_c3dhall3_spiDriverInit_spiObj
0x0004       [2]    FARG_c3dhall3_i2cDriverInit_i2cObj
0x0004       [1]    FARG_mikrobus_gpioInit_direction
0x0004       [2]    FARG_SPI_Set_Active_write_ptr
0x0004       [1]    FARG_SPI1_Init_Advanced_clock_and_edge
0x0004       [2]    FARG_UART_Set_Active_write_ptr
0x0004       [1]    FARG_mikrobus_logWrite_format
0x0004       [2]    FARG_UART1_Read_Text_Delimiter
0x0005       [1]    FARG_c3dhall3_writeRegisters_nRegisters
0x0005       [1]    FARG_c3dhall3_readRegisters_nRegisters
0x0005       [2]    FARG___c3dhall3_Driver_hal_i2cWrite_nBytes
0x0005       [2]    FARG___c3dhall3_Driver_hal_i2cRead_nBytes
0x0005       [2]    FARG_memset_n
0x0005       [1]    R5
0x0005       [2]    FARG_memchr_v
0x0006       [2]    FARG_memcmp_n
0x0006       [1]    FARG_strncmp_len
0x0006       [1]    FARG_UART1_Read_Text_Attempts
0x0006       [2]    FARG___c3dhall3_Driver_hal_spiTransfer_nBytes
0x0006       [2]    FARG_LongToStr_output
0x0006       [2]    FARG_LongWordToHex_output
0x0006       [2]    FARG_LongIntToStrWithZeros_output
0x0006       [2]    FARG_UART_Set_Active_tx_idle_ptr
0x0006       [2]    FARG_TWI_SetTimeoutCallback_TWI_timeout
0x0006       [2]    FARG_strncat_size
0x0006       [2]    FARG_memmove_n
0x0006       [1]    R6
0x0006       [1]    FARG_UART1_Init_Advanced_parity
0x0006       [1]    FARG_c3dhall3_i2cDriverInit_slave
0x0006       [2]    FARG_strncpy_size
0x0006       [2]    FARG_memcpy_n
0x0006       [2]    FARG_FloatToStr_str
0x0006       [2]    FARG_c3dhall3_writeOffsetXYZ_offsetZ
0x0006       [2]    FARG_LongWordToStr_output
0x0006       [2]    FARG_LongIntToHex_output
0x0006       [2]    FARG_LongWordToStrWithZeros_output
0x0006       [1]    FARG_UART_Read_Text_Attempts
0x0007       [1]    FARG___c3dhall3_Driver_hal_i2cRead_endMode
0x0007       [1]    FARG_UART1_Init_Advanced_stop_bits
0x0007       [1]    FARG___c3dhall3_Driver_hal_i2cWrite_endMode
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [1]    R21
0x0016       [1]    R22
0x0017       [1]    R23
0x0018       [1]    R24
0x0019       [1]    R25
0x001A       [1]    XL
0x001A       [2]    X
0x001A       [1]    R26
0x001B       [1]    XH
0x001B       [1]    R27
0x001C       [2]    Y
0x001C       [1]    R28
0x001C       [1]    YL
0x001D       [1]    R29
0x001D       [1]    YH
0x001E       [2]    Z
0x001E       [1]    ZL
0x001E       [1]    R30
0x001F       [1]    R31
0x001F       [1]    ZH
0x0020       [0]    TWBR5_bit
0x0020       [0]    TWBR4_bit
0x0020       [0]    TWBR0_bit
0x0020       [1]    TWBR
0x0020       [0]    TWBR1_bit
0x0020       [0]    TWBR3_bit
0x0020       [0]    TWBR2_bit
0x0020       [0]    TWBR6_bit
0x0020       [0]    TWBR7_bit
0x0021       [1]    TWSR
0x0021       [0]    TWPS1_bit
0x0021       [0]    TWS7_bit
0x0021       [0]    TWS5_bit
0x0021       [0]    TWS4_bit
0x0021       [0]    TWS6_bit
0x0021       [0]    TWPS0_bit
0x0021       [0]    TWS3_bit
0x0022       [1]    TWAR
0x0022       [0]    TWA3_bit
0x0022       [0]    TWA4_bit
0x0022       [0]    TWA1_bit
0x0022       [0]    TWA6_bit
0x0022       [0]    TWA2_bit
0x0022       [0]    TWA5_bit
0x0022       [0]    TWGCE_bit
0x0022       [0]    TWA0_bit
0x0023       [0]    TWD0_bit
0x0023       [0]    TWD5_bit
0x0023       [0]    TWD3_bit
0x0023       [0]    TWD4_bit
0x0023       [0]    TWD6_bit
0x0023       [0]    TWD2_bit
0x0023       [0]    TWD7_bit
0x0023       [1]    TWDR
0x0023       [0]    TWD1_bit
0x0024       [0]    ADCL6_bit
0x0024       [0]    ADCL5_bit
0x0024       [0]    ADCL4_bit
0x0024       [0]    ADCL1_bit
0x0024       [0]    ADCL3_bit
0x0024       [0]    ADCL2_bit
0x0024       [1]    ADCL
0x0024       [0]    ADCL7_bit
0x0024       [0]    ADCL0_bit
0x0025       [0]    ADCH6_bit
0x0025       [0]    ADCH5_bit
0x0025       [0]    ADCH7_bit
0x0025       [0]    ADCH0_bit
0x0025       [0]    ADCH2_bit
0x0025       [0]    ADCH1_bit
0x0025       [0]    ADCH4_bit
0x0025       [0]    ADCH3_bit
0x0025       [1]    ADCH
0x0026       [1]    ADCSRA
0x0026       [0]    ADIE_bit
0x0026       [0]    ADSC_bit
0x0026       [0]    ADEN_bit
0x0026       [0]    ADPS2_bit
0x0026       [0]    ADATE_bit
0x0026       [0]    ADPS0_bit
0x0026       [0]    ADPS1_bit
0x0026       [0]    ADIF_bit
0x0027       [0]    ADLAR_bit
0x0027       [0]    MUX4_bit
0x0027       [0]    REFS1_bit
0x0027       [0]    REFS0_bit
0x0027       [0]    MUX3_bit
0x0027       [0]    MUX0_bit
0x0027       [1]    ADMUX
0x0027       [0]    MUX2_bit
0x0027       [0]    MUX1_bit
0x0028       [0]    ACIC_bit
0x0028       [0]    ACIE_bit
0x0028       [0]    ACIS0_bit
0x0028       [0]    ACIS1_bit
0x0028       [0]    ACBG_bit
0x0028       [0]    ACD_bit
0x0028       [0]    ACI_bit
0x0028       [0]    ACO_bit
0x0028       [1]    ACSR
0x0029       [0]    UBRR2_bit
0x0029       [0]    UBRR7_bit
0x0029       [0]    UBRR6_bit
0x0029       [0]    UBRR5_bit
0x0029       [0]    UBRR4_bit
0x0029       [0]    UBRR3_bit
0x0029       [0]    UBRR0_bit
0x0029       [0]    UBRR1_bit
0x0029       [1]    UBRRL
0x002A       [0]    TXB8_bit
0x002A       [1]    UCSRB
0x002A       [1]    UCSR0B
0x002A       [0]    TXEN_bit
0x002A       [0]    RXEN_bit
0x002A       [0]    UDRIE_bit
0x002A       [0]    TXCIE_bit
0x002A       [0]    RXB8_bit
0x002A       [0]    RXCIE_bit
0x002A       [0]    UCSZ2_bit
0x002B       [0]    FE_bit
0x002B       [0]    UDRE_bit
0x002B       [0]    UDRE0_bit
0x002B       [0]    DOR_bit
0x002B       [0]    MPCM_bit
0x002B       [1]    UCSRA
0x002B       [0]    UPE_bit
0x002B       [0]    U2X_bit
0x002B       [0]    TXC_bit
0x002B       [0]    TXC0_bit
0x002B       [0]    RXC_bit
0x002B       [0]    RXC0_bit
0x002C       [1]    UDR
0x002C       [0]    UDR5_bit
0x002C       [0]    UDR6_bit
0x002C       [1]    UDR0
0x002C       [0]    UDR7_bit
0x002C       [0]    UDR3_bit
0x002C       [0]    UDR2_bit
0x002C       [0]    UDR1_bit
0x002C       [0]    UDR0__bit
0x002C       [0]    UDR4_bit
0x002D       [0]    DORD_bit
0x002D       [0]    SPR0_bit
0x002D       [0]    MSTR_bit
0x002D       [0]    CPOL_bit
0x002D       [1]    SPCR
0x002D       [0]    CPHA_bit
0x002D       [0]    SPIE_bit
0x002D       [0]    SPE_bit
0x002D       [0]    SPR1_bit
0x002E       [0]    SPI2X_bit
0x002E       [1]    SPSR
0x002E       [0]    SPIF_bit
0x002E       [0]    WCOL_bit
0x002F       [0]    SPDR6_bit
0x002F       [0]    SPDR7_bit
0x002F       [0]    SPDR5_bit
0x002F       [0]    SPDR1_bit
0x002F       [0]    SPDR0_bit
0x002F       [1]    SPDR
0x002F       [0]    SPDR4_bit
0x002F       [0]    SPDR3_bit
0x002F       [0]    SPDR2_bit
0x0030       [0]    PIND1_bit
0x0030       [0]    PIND2_bit
0x0030       [1]    PIND
0x0030       [0]    PIND0_bit
0x0030       [0]    PIND3_bit
0x0030       [0]    PIND5_bit
0x0030       [0]    PIND6_bit
0x0030       [0]    PIND4_bit
0x0030       [0]    PIND7_bit
0x0031       [0]    DDD4_bit
0x0031       [0]    DDD3_bit
0x0031       [0]    DDD5_bit
0x0031       [0]    DDD7_bit
0x0031       [0]    DDD6_bit
0x0031       [0]    DDD2_bit
0x0031       [0]    DDD1_bit
0x0031       [0]    DDD0_bit
0x0031       [1]    DDRD
0x0032       [0]    PORTD7_bit
0x0032       [0]    PORTD1_bit
0x0032       [0]    PORTD2_bit
0x0032       [0]    PORTD4_bit
0x0032       [0]    PORTD3_bit
0x0032       [0]    PORTD6_bit
0x0032       [0]    PORTD5_bit
0x0032       [0]    PORTD0_bit
0x0032       [1]    PORTD
0x0033       [0]    PINC3_bit
0x0033       [0]    PINC6_bit
0x0033       [0]    PINC5_bit
0x0033       [0]    PINC4_bit
0x0033       [0]    PINC2_bit
0x0033       [0]    PINC1_bit
0x0033       [0]    PINC0_bit
0x0033       [1]    PINC
0x0033       [0]    PINC7_bit
0x0034       [0]    DDC5_bit
0x0034       [0]    DDC4_bit
0x0034       [0]    DDC6_bit
0x0034       [0]    DDC7_bit
0x0034       [0]    DDC0_bit
0x0034       [1]    DDRC
0x0034       [0]    DDC1_bit
0x0034       [0]    DDC3_bit
0x0034       [0]    DDC2_bit
0x0035       [0]    PORTC0_bit
0x0035       [0]    PORTC7_bit
0x0035       [0]    PORTC4_bit
0x0035       [0]    PORTC6_bit
0x0035       [1]    PORTC
0x0035       [0]    PORTC5_bit
0x0035       [0]    PORTC1_bit
0x0035       [0]    PORTC3_bit
0x0035       [0]    PORTC2_bit
0x0036       [0]    PINB6_bit
0x0036       [0]    PINB1_bit
0x0036       [0]    PINB7_bit
0x0036       [0]    PINB0_bit
0x0036       [0]    PINB5_bit
0x0036       [0]    PINB3_bit
0x0036       [1]    PINB
0x0036       [0]    PINB2_bit
0x0036       [0]    PINB4_bit
0x0037       [0]    DDB7_bit
0x0037       [0]    DDB3_bit
0x0037       [0]    DDB1_bit
0x0037       [0]    DDB2_bit
0x0037       [0]    DDB0_bit
0x0037       [0]    DDB6_bit
0x0037       [1]    DDRB
0x0037       [0]    DDB4_bit
0x0037       [0]    DDB5_bit
0x0038       [0]    PORTB7_bit
0x0038       [0]    PORTB2_bit
0x0038       [0]    PORTB5_bit
0x0038       [0]    PORTB6_bit
0x0038       [0]    PORTB3_bit
0x0038       [0]    PORTB4_bit
0x0038       [0]    PORTB0_bit
0x0038       [1]    PORTB
0x0038       [0]    PORTB1_bit
0x0039       [0]    PINA0_bit
0x0039       [0]    PINA7_bit
0x0039       [1]    PINA
0x0039       [0]    PINA6_bit
0x0039       [0]    PINA2_bit
0x0039       [0]    PINA3_bit
0x0039       [0]    PINA4_bit
0x0039       [0]    PINA5_bit
0x0039       [0]    PINA1_bit
0x003A       [0]    DDA7_bit
0x003A       [0]    DDA6_bit
0x003A       [0]    DDA0_bit
0x003A       [0]    DDA4_bit
0x003A       [1]    DDRA
0x003A       [0]    DDA3_bit
0x003A       [0]    DDA2_bit
0x003A       [0]    DDA1_bit
0x003A       [0]    DDA5_bit
0x003B       [0]    PORTA6_bit
0x003B       [0]    PORTA1_bit
0x003B       [0]    PORTA5_bit
0x003B       [0]    PORTA2_bit
0x003B       [0]    PORTA3_bit
0x003B       [1]    PORTA
0x003B       [0]    PORTA0_bit
0x003B       [0]    PORTA7_bit
0x003B       [0]    PORTA4_bit
0x003C       [0]    EEWE_bit
0x003C       [0]    EEMWE_bit
0x003C       [0]    EERIE_bit
0x003C       [1]    EECR
0x003C       [0]    EERE_bit
0x003D       [0]    EEDR4_bit
0x003D       [0]    EEDR2_bit
0x003D       [0]    EEDR5_bit
0x003D       [0]    EEDR3_bit
0x003D       [0]    EEDR1_bit
0x003D       [1]    EEDR
0x003D       [0]    EEDR6_bit
0x003D       [0]    EEDR0_bit
0x003D       [0]    EEDR7_bit
0x003E       [0]    EEAR4_bit
0x003E       [0]    EEAR2_bit
0x003E       [0]    EEAR5_bit
0x003E       [1]    EEARL
0x003E       [0]    EEAR3_bit
0x003E       [0]    EEAR00_bit
0x003E       [0]    EEAR7_bit
0x003E       [0]    EEAR6_bit
0x003E       [0]    EEAR1_bit
0x003F       [0]    EEAR9_bit
0x003F       [0]    EEAR8_bit
0x003F       [1]    EEARH
0x0040       [0]    UPM1_bit
0x0040       [0]    URSEL_bit
0x0040       [0]    UMSEL_bit
0x0040       [0]    UPM0_bit
0x0040       [0]    UBRR10_bit
0x0040       [0]    UBRR11_bit
0x0040       [0]    UBRR9_bit
0x0040       [1]    UBRRH
0x0040       [0]    UBRR8_bit
0x0040       [1]    UCSR0C
0x0040       [0]    USBS_bit
0x0040       [0]    UCSZ1_bit
0x0040       [0]    UCSZ0_bit
0x0040       [1]    UCSRC
0x0040       [0]    UCPOL_bit
0x0041       [0]    WDTOE_bit
0x0041       [0]    WDE_bit
0x0041       [1]    WDTCR
0x0041       [0]    WDP2_bit
0x0041       [0]    WDP1_bit
0x0041       [0]    WDP0_bit
0x0042       [0]    AS2_bit
0x0042       [0]    TCR2UB_bit
0x0042       [1]    ASSR
0x0042       [0]    TCN2UB_bit
0x0042       [0]    OCR2UB_bit
0x0043       [0]    OCR2_4_bit
0x0043       [0]    OCR2_3_bit
0x0043       [0]    OCR2_2_bit
0x0043       [0]    OCR2_5_bit
0x0043       [0]    OCR2_7_bit
0x0043       [0]    OCR2_6_bit
0x0043       [0]    OCR2_0_bit
0x0043       [0]    OCR2_1_bit
0x0043       [1]    OCR2
0x0044       [0]    TCNT2_3_bit
0x0044       [0]    TCNT2_2_bit
0x0044       [0]    TCNT2_1_bit
0x0044       [0]    TCNT2_7_bit
0x0044       [1]    TCNT2
0x0044       [0]    TCNT2_6_bit
0x0044       [0]    TCNT2_5_bit
0x0044       [0]    TCNT2_4_bit
0x0044       [0]    TCNT2_0_bit
0x0045       [0]    COM21_bit
0x0045       [0]    FOC2_bit
0x0045       [0]    WGM20_bit
0x0045       [0]    CS21_bit
0x0045       [0]    WGM21_bit
0x0045       [0]    CS22_bit
0x0045       [0]    COM20_bit
0x0045       [1]    TCCR2
0x0045       [0]    CS20_bit
0x0046       [0]    ICR1L7_bit
0x0046       [0]    ICR1L6_bit
0x0046       [0]    ICR1L1_bit
0x0046       [0]    ICR1L0_bit
0x0046       [1]    ICR1L
0x0046       [0]    ICR1L2_bit
0x0046       [0]    ICR1L5_bit
0x0046       [0]    ICR1L4_bit
0x0046       [0]    ICR1L3_bit
0x0047       [0]    ICR1H3_bit
0x0047       [0]    ICR1H5_bit
0x0047       [0]    ICR1H0_bit
0x0047       [0]    ICR1H4_bit
0x0047       [1]    ICR1H
0x0047       [0]    ICR1H1_bit
0x0047       [0]    ICR1H7_bit
0x0047       [0]    ICR1H6_bit
0x0047       [0]    ICR1H2_bit
0x0048       [0]    OCR1BL0_bit
0x0048       [1]    OCR1BL
0x0048       [0]    OCR1BL3_bit
0x0048       [0]    OCR1BL4_bit
0x0048       [0]    OCR1BL1_bit
0x0048       [0]    OCR1BL2_bit
0x0048       [0]    OCR1BL5_bit
0x0048       [0]    OCR1BL6_bit
0x0048       [0]    OCR1BL7_bit
0x0049       [0]    OCR1BH7_bit
0x0049       [0]    OCR1BH5_bit
0x0049       [0]    OCR1BH6_bit
0x0049       [0]    OCR1BH4_bit
0x0049       [0]    OCR1BH3_bit
0x0049       [1]    OCR1BH
0x0049       [0]    OCR1BH1_bit
0x0049       [0]    OCR1BH0_bit
0x0049       [0]    OCR1BH2_bit
0x004A       [0]    OCR1AL6_bit
0x004A       [0]    OCR1AL5_bit
0x004A       [0]    OCR1AL4_bit
0x004A       [0]    OCR1AL7_bit
0x004A       [0]    OCR1AL1_bit
0x004A       [0]    OCR1AL0_bit
0x004A       [1]    OCR1AL
0x004A       [0]    OCR1AL3_bit
0x004A       [0]    OCR1AL2_bit
0x004B       [0]    OCR1AH0_bit
0x004B       [1]    OCR1AH
0x004B       [0]    OCR1AH7_bit
0x004B       [0]    OCR1AH5_bit
0x004B       [0]    OCR1AH6_bit
0x004B       [0]    OCR1AH4_bit
0x004B       [0]    OCR1AH2_bit
0x004B       [0]    OCR1AH1_bit
0x004B       [0]    OCR1AH3_bit
0x004C       [0]    TCNT1L1_bit
0x004C       [1]    TCNT1L
0x004C       [0]    TCNT1L0_bit
0x004C       [0]    TCNT1L2_bit
0x004C       [0]    TCNT1L6_bit
0x004C       [0]    TCNT1L7_bit
0x004C       [0]    TCNT1L5_bit
0x004C       [0]    TCNT1L3_bit
0x004C       [0]    TCNT1L4_bit
0x004D       [0]    TCNT1H1_bit
0x004D       [0]    TCNT1H2_bit
0x004D       [1]    TCNT1H
0x004D       [0]    TCNT1H0_bit
0x004D       [0]    TCNT1H6_bit
0x004D       [0]    TCNT1H7_bit
0x004D       [0]    TCNT1H5_bit
0x004D       [0]    TCNT1H3_bit
0x004D       [0]    TCNT1H4_bit
0x004E       [0]    CS11_bit
0x004E       [0]    CS12_bit
0x004E       [1]    TCCR1B
0x004E       [0]    CS10_bit
0x004E       [0]    ICES1_bit
0x004E       [0]    ICNC1_bit
0x004E       [0]    WGM12_bit
0x004E       [0]    WGM13_bit
0x004F       [0]    WGM11_bit
0x004F       [0]    FOC1B_bit
0x004F       [1]    TCCR1A
0x004F       [0]    WGM10_bit
0x004F       [0]    FOC1A_bit
0x004F       [0]    COM1A0_bit
0x004F       [0]    COM1A1_bit
0x004F       [0]    COM1B0_bit
0x004F       [0]    COM1B1_bit
0x0050       [0]    ADTS0_bit
0x0050       [0]    ADTS1_bit
0x0050       [1]    SFIOR
0x0050       [0]    ACME_bit
0x0050       [0]    PSR2_bit
0x0050       [0]    PUD_bit
0x0050       [0]    ADTS2_bit
0x0050       [0]    PSR10_bit
0x0051       [0]    CAL2_bit
0x0051       [0]    CAL3_bit
0x0051       [0]    CAL1_bit
0x0051       [1]    OSCCAL
0x0051       [0]    CAL0_bit
0x0051       [0]    CAL7_bit
0x0051       [1]    OCDR
0x0051       [0]    CAL6_bit
0x0051       [0]    CAL4_bit
0x0051       [0]    CAL5_bit
0x0052       [0]    TCNT0_2_bit
0x0052       [0]    TCNT0_3_bit
0x0052       [0]    TCNT0_1_bit
0x0052       [1]    TCNT0
0x0052       [0]    TCNT0_0_bit
0x0052       [0]    TCNT0_6_bit
0x0052       [0]    TCNT0_7_bit
0x0052       [0]    TCNT0_4_bit
0x0052       [0]    TCNT0_5_bit
0x0053       [0]    CS01_bit
0x0053       [0]    CS02_bit
0x0053       [1]    TCCR0
0x0053       [0]    CS00_bit
0x0053       [0]    WGM01_bit
0x0053       [0]    WGM00_bit
0x0053       [0]    FOC0_bit
0x0053       [0]    COM00_bit
0x0053       [0]    COM01_bit
0x0054       [0]    ISC2_bit
0x0054       [0]    PORF_bit
0x0054       [1]    MCUCSR
0x0054       [0]    JTD_bit
0x0054       [0]    BORF_bit
0x0054       [0]    WDRF_bit
0x0054       [0]    EXTRF_bit
0x0054       [0]    JTRF_bit
0x0055       [0]    ISC01_bit
0x0055       [0]    ISC10_bit
0x0055       [1]    MCUCR
0x0055       [0]    ISC00_bit
0x0055       [0]    ISC11_bit
0x0055       [0]    SM2_bit
0x0055       [0]    SE_bit
0x0055       [0]    SM0_bit
0x0055       [0]    SM1_bit
0x0056       [0]    TWEN_bit
0x0056       [0]    TWWC_bit
0x0056       [1]    TWCR
0x0056       [0]    TWIE_bit
0x0056       [0]    TWEA_bit
0x0056       [0]    TWINT_bit
0x0056       [0]    TWSTO_bit
0x0056       [0]    TWSTA_bit
0x0057       [0]    SPMEN_bit
0x0057       [0]    PGERS_bit
0x0057       [1]    SPMCSR
0x0057       [1]    SPMCR
0x0057       [0]    PGWRT_bit
0x0057       [0]    RWWSB_bit
0x0057       [0]    SPMIE_bit
0x0057       [0]    BLBSET_bit
0x0057       [0]    RWWSRE_bit
0x0058       [0]    TOV2_bit
0x0058       [0]    OCF2_bit
0x0058       [1]    TIFR
0x0058       [0]    TOV0_bit
0x0058       [0]    OCF0_bit
0x0058       [0]    OCF1A_bit
0x0058       [0]    ICF1_bit
0x0058       [0]    OCF1B_bit
0x0058       [0]    TOV1_bit
0x0059       [0]    TOIE2_bit
0x0059       [0]    OCIE2_bit
0x0059       [0]    OCIE0_bit
0x0059       [1]    TIMSK
0x0059       [0]    TOIE0_bit
0x0059       [0]    OCIE1A_bit
0x0059       [0]    TICIE1_bit
0x0059       [0]    TOIE1_bit
0x0059       [0]    OCIE1B_bit
0x005A       [0]    INTF2_bit
0x005A       [1]    GIFR
0x005A       [0]    INTF0_bit
0x005A       [0]    INTF1_bit
0x005B       [0]    IVSEL_bit
0x005B       [0]    INT2_bit
0x005B       [1]    GICR
0x005B       [0]    IVCE_bit
0x005B       [0]    INT1_bit
0x005B       [0]    INT0_bit
0x005C       [1]    OCR0
0x005C       [0]    OCR0_4_bit
0x005C       [0]    OCR0_3_bit
0x005C       [0]    OCR0_2_bit
0x005C       [0]    OCR0_5_bit
0x005C       [0]    OCR0_0_bit
0x005C       [0]    OCR0_1_bit
0x005C       [0]    OCR0_6_bit
0x005C       [0]    OCR0_7_bit
0x005D       [0]    SP6_bit
0x005D       [0]    SP5_bit
0x005D       [0]    SP1_bit
0x005D       [0]    SP7_bit
0x005D       [0]    SP4_bit
0x005D       [0]    SP3_bit
0x005D       [0]    SP2_bit
0x005D       [0]    SP0_bit
0x005D       [1]    SPL
0x005E       [1]    SPH
0x005E       [0]    SP8_bit
0x005E       [0]    SP9_bit
0x005E       [0]    SP10_bit
0x005E       [0]    SP11_bit
0x005F       [0]    SREG_Z_bit
0x005F       [0]    SREG_T_bit
0x005F       [0]    SREG_V_bit
0x005F       [0]    SREG_H_bit
0x005F       [1]    SREG
0x005F       [0]    SREG_S_bit
0x005F       [0]    SREG_I_bit
0x005F       [0]    SREG_N_bit
0x005F       [0]    SREG_C_bit
0x0060       [4]    __Lib_TWI__TWI_TIMEOUT
0x0064       [4]    ?lstr4_Click_3D_Hall_3_AVR
0x0068       [4]    ?lstr5_Click_3D_Hall_3_AVR
0x006C      [32]    ?lstr2_Click_3D_Hall_3_AVR
0x008C       [4]    ?lstr3_Click_3D_Hall_3_AVR
0x0090      [29]    ?lstr1_Click_3D_Hall_3_AVR
0x00AD       [2]    __c3dhall3_Driver_fp_i2cStop
0x00AF       [2]    __c3dhall3_Driver_fp_i2cStart
0x00B1       [1]    __c3dhall3_Driver_c3dhall3_communicationType
0x00B2       [2]    _UART_Rd_Ptr
0x00B4       [2]    _UART_Wr_Ptr
0x00B6       [2]    __c3dhall3_Driver_fp_i2cRead
0x00B8       [2]    __c3dhall3_Driver_hal_gpio_rstSet
0x00BA       [2]    __c3dhall3_Driver_fp_spiWrite
0x00BC       [2]    _TWI_Timeout_Ptr
0x00BE       [2]    __c3dhall3_Driver_hal_gpio_csSet
0x00C0       [1]    __c3dhall3_Driver__slaveAddress
0x00C1       [2]    __c3dhall3_Driver_hal_gpio_intGet
0x00C3      [50]    _text
0x00F5       [2]    __c3dhall3_Driver_fp_spiRead
0x00F7       [6]    _axes_xyz
0x00FD       [2]    _UART_Rdy_Ptr
0x00FF       [2]    _UART_Tx_Idle_Ptr
0x0101       [2]    _logger
0x0103       [2]    __c3dhall3_Driver_fp_i2cWrite
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1806       [4]    ?ICS__Lib_TWI__TWI_TIMEOUT
0x180A       [4]    ?ICS?lstr4_Click_3D_Hall_3_AVR
0x180E       [4]    ?ICS?lstr5_Click_3D_Hall_3_AVR
0x1812      [32]    ?ICS?lstr2_Click_3D_Hall_3_AVR
0x1832       [4]    ?ICS?lstr3_Click_3D_Hall_3_AVR
0x1836      [29]    ?ICS?lstr1_Click_3D_Hall_3_AVR
0x1853      [48]    __MIKROBUS1_GPIO
0x1883       [8]    __MIKROBUS1_I2C
0x188B       [4]    __C3DHALL3_I2C_CFG
