# This is an STM32 eval board with a single STM32F107VCT chip on it.
# http://www.st.com/mcu/contentid-100-110-STM3210C_EVAL.html

# increase working area for faster flash programming

set WORKAREASIZE 32768

source [find target/stm32f1x.cfg]

proc mt_flash {IMGFILE} {
	mt_internal_rc
	stm32f1x mass_erase 0
#	flash write_image erase $IMGFILE
	flash write_image $IMGFILE
	verify_image $IMGFILE
	reset run
	shutdown 
}

proc mt_flash_bin {IMGFILE OFFSET}  {
	mt_internal_rc
	stm32f1x mass_erase 0
#	flash write_image erase $IMGFILE $OFFSET bin
	flash write_image $IMGFILE $OFFSET bin
	verify_image $IMGFILE $OFFSET 
	reset run
	shutdown 
}

proc mt_flash_hex {IMGFILE}  {
	mt_internal_rc
	stm32f1x mass_erase 0
#	flash write_image erase $IMGFILE 0 ihex
	flash write_image $IMGFILE 0 ihex
	verify_image $IMGFILE 0
	reset run
	shutdown 
}

proc eraser {} {
	stm32f1x mass_erase 0
	reset run
	shutdown 
}

proc mt_internal_rc {} {
	# RCC_CR reset value: 0x??83
	# RCC_CR -> RCC_CR_HSEON
	mww 0x40021000 0x10083
	sleep 10

	# FLASH_ACR reset value: 0x30
	# FLASH_ACR -> FLASH_ACR_PRFTBE, FLASH_ACR_LATENCY_2
	mww 0x40022000 0x32
	
	# RCC_CFGR reset value: 0x0
	# RCC_CFGR -> RCC_CFGR_HPRE_DIV1, RCC_CFGR_PPRE2_DIV1, RCC_CFGR_PPRE1_DIV2
	mww 0x40021004 0x400
	
	# RCC_CFGR2 reset value: 0x0
	# RCC_CFGR2 -> RCC_CFGR2_PREDIV2_DIV5, RCC_CFGR2_PLL2MUL8,
	#              RCC_CFGR2_PREDIV1SRC_PLL2, RCC_CFGR2_PREDIV1_DIV5
	mww 0x4002102c 0x10644
	
	# RCC_CR -> RCC_CR_PLL2ON
	mww 0x40021000 0x4010083
	sleep 10
	
	# RCC_CFGR -> PLLCLK = PREDIV1 * 9 = 72 MHz
	mww 0x40021004 0x1d0400
	
	# RCC_CR -> RCC_CR_PLLON
	mww 0x40021000 0x5010083
	sleep 10

	# RCC_CR -> RCC_CFGR_SW_PLL
	mww 0x40021004 0x1d0402
	sleep 10

	# increase JTAG Clock
	set CCLK 72000
	adapter_khz [expr $CCLK / 8]
}

#debug_level 3
verify_ircapture disable
init
reset init
