
Aquarium.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012590  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000de14  08012740  08012740  00022740  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020554  08020554  0004029c  2**0
                  CONTENTS
  4 .ARM          00000008  08020554  08020554  00030554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802055c  0802055c  0004029c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802055c  0802055c  0003055c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08020560  08020560  00030560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000029c  20000000  08020564  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000cc0c  200002c0  08020800  000402c0  2**6
                  ALLOC
 10 ._user_heap_stack 00000604  2000cecc  08020800  0004cecc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0004029c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002036a  00000000  00000000  000402cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005cba  00000000  00000000  00060636  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ed0  00000000  00000000  000662f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ba0  00000000  00000000  000681c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000219eb  00000000  00000000  00069d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ec27  00000000  00000000  0008b74b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f3b4  00000000  00000000  000ba372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00159726  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000091f4  00000000  00000000  00159778  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002c0 	.word	0x200002c0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08012718 	.word	0x08012718

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002c4 	.word	0x200002c4
 80001dc:	08012718 	.word	0x08012718

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9aa 	b.w	8001024 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	468e      	mov	lr, r1
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d14d      	bne.n	8000dfe <__udivmoddi4+0xaa>
 8000d62:	428a      	cmp	r2, r1
 8000d64:	4694      	mov	ip, r2
 8000d66:	d969      	bls.n	8000e3c <__udivmoddi4+0xe8>
 8000d68:	fab2 f282 	clz	r2, r2
 8000d6c:	b152      	cbz	r2, 8000d84 <__udivmoddi4+0x30>
 8000d6e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d72:	f1c2 0120 	rsb	r1, r2, #32
 8000d76:	fa20 f101 	lsr.w	r1, r0, r1
 8000d7a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d7e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d82:	4094      	lsls	r4, r2
 8000d84:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d88:	0c21      	lsrs	r1, r4, #16
 8000d8a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d8e:	fa1f f78c 	uxth.w	r7, ip
 8000d92:	fb08 e316 	mls	r3, r8, r6, lr
 8000d96:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d9a:	fb06 f107 	mul.w	r1, r6, r7
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x64>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000daa:	f080 811f 	bcs.w	8000fec <__udivmoddi4+0x298>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 811c 	bls.w	8000fec <__udivmoddi4+0x298>
 8000db4:	3e02      	subs	r6, #2
 8000db6:	4463      	add	r3, ip
 8000db8:	1a5b      	subs	r3, r3, r1
 8000dba:	b2a4      	uxth	r4, r4
 8000dbc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc8:	fb00 f707 	mul.w	r7, r0, r7
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	d90a      	bls.n	8000de6 <__udivmoddi4+0x92>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd8:	f080 810a 	bcs.w	8000ff0 <__udivmoddi4+0x29c>
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	f240 8107 	bls.w	8000ff0 <__udivmoddi4+0x29c>
 8000de2:	4464      	add	r4, ip
 8000de4:	3802      	subs	r0, #2
 8000de6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dea:	1be4      	subs	r4, r4, r7
 8000dec:	2600      	movs	r6, #0
 8000dee:	b11d      	cbz	r5, 8000df8 <__udivmoddi4+0xa4>
 8000df0:	40d4      	lsrs	r4, r2
 8000df2:	2300      	movs	r3, #0
 8000df4:	e9c5 4300 	strd	r4, r3, [r5]
 8000df8:	4631      	mov	r1, r6
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d909      	bls.n	8000e16 <__udivmoddi4+0xc2>
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	f000 80ef 	beq.w	8000fe6 <__udivmoddi4+0x292>
 8000e08:	2600      	movs	r6, #0
 8000e0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e0e:	4630      	mov	r0, r6
 8000e10:	4631      	mov	r1, r6
 8000e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e16:	fab3 f683 	clz	r6, r3
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	d14a      	bne.n	8000eb4 <__udivmoddi4+0x160>
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d302      	bcc.n	8000e28 <__udivmoddi4+0xd4>
 8000e22:	4282      	cmp	r2, r0
 8000e24:	f200 80f9 	bhi.w	800101a <__udivmoddi4+0x2c6>
 8000e28:	1a84      	subs	r4, r0, r2
 8000e2a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e2e:	2001      	movs	r0, #1
 8000e30:	469e      	mov	lr, r3
 8000e32:	2d00      	cmp	r5, #0
 8000e34:	d0e0      	beq.n	8000df8 <__udivmoddi4+0xa4>
 8000e36:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e3a:	e7dd      	b.n	8000df8 <__udivmoddi4+0xa4>
 8000e3c:	b902      	cbnz	r2, 8000e40 <__udivmoddi4+0xec>
 8000e3e:	deff      	udf	#255	; 0xff
 8000e40:	fab2 f282 	clz	r2, r2
 8000e44:	2a00      	cmp	r2, #0
 8000e46:	f040 8092 	bne.w	8000f6e <__udivmoddi4+0x21a>
 8000e4a:	eba1 010c 	sub.w	r1, r1, ip
 8000e4e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e52:	fa1f fe8c 	uxth.w	lr, ip
 8000e56:	2601      	movs	r6, #1
 8000e58:	0c20      	lsrs	r0, r4, #16
 8000e5a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e5e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e62:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e66:	fb0e f003 	mul.w	r0, lr, r3
 8000e6a:	4288      	cmp	r0, r1
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x12c>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x12a>
 8000e78:	4288      	cmp	r0, r1
 8000e7a:	f200 80cb 	bhi.w	8001014 <__udivmoddi4+0x2c0>
 8000e7e:	4643      	mov	r3, r8
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e88:	fb07 1110 	mls	r1, r7, r0, r1
 8000e8c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e90:	fb0e fe00 	mul.w	lr, lr, r0
 8000e94:	45a6      	cmp	lr, r4
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x156>
 8000e98:	eb1c 0404 	adds.w	r4, ip, r4
 8000e9c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ea0:	d202      	bcs.n	8000ea8 <__udivmoddi4+0x154>
 8000ea2:	45a6      	cmp	lr, r4
 8000ea4:	f200 80bb 	bhi.w	800101e <__udivmoddi4+0x2ca>
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	eba4 040e 	sub.w	r4, r4, lr
 8000eae:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000eb2:	e79c      	b.n	8000dee <__udivmoddi4+0x9a>
 8000eb4:	f1c6 0720 	rsb	r7, r6, #32
 8000eb8:	40b3      	lsls	r3, r6
 8000eba:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ebe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ec2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ec6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eca:	431c      	orrs	r4, r3
 8000ecc:	40f9      	lsrs	r1, r7
 8000ece:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ed6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eda:	0c20      	lsrs	r0, r4, #16
 8000edc:	fa1f fe8c 	uxth.w	lr, ip
 8000ee0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ee4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ee8:	fb08 f00e 	mul.w	r0, r8, lr
 8000eec:	4288      	cmp	r0, r1
 8000eee:	fa02 f206 	lsl.w	r2, r2, r6
 8000ef2:	d90b      	bls.n	8000f0c <__udivmoddi4+0x1b8>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000efc:	f080 8088 	bcs.w	8001010 <__udivmoddi4+0x2bc>
 8000f00:	4288      	cmp	r0, r1
 8000f02:	f240 8085 	bls.w	8001010 <__udivmoddi4+0x2bc>
 8000f06:	f1a8 0802 	sub.w	r8, r8, #2
 8000f0a:	4461      	add	r1, ip
 8000f0c:	1a09      	subs	r1, r1, r0
 8000f0e:	b2a4      	uxth	r4, r4
 8000f10:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f14:	fb09 1110 	mls	r1, r9, r0, r1
 8000f18:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f1c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f20:	458e      	cmp	lr, r1
 8000f22:	d908      	bls.n	8000f36 <__udivmoddi4+0x1e2>
 8000f24:	eb1c 0101 	adds.w	r1, ip, r1
 8000f28:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f2c:	d26c      	bcs.n	8001008 <__udivmoddi4+0x2b4>
 8000f2e:	458e      	cmp	lr, r1
 8000f30:	d96a      	bls.n	8001008 <__udivmoddi4+0x2b4>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4461      	add	r1, ip
 8000f36:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f3a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f3e:	eba1 010e 	sub.w	r1, r1, lr
 8000f42:	42a1      	cmp	r1, r4
 8000f44:	46c8      	mov	r8, r9
 8000f46:	46a6      	mov	lr, r4
 8000f48:	d356      	bcc.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f4a:	d053      	beq.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f4c:	b15d      	cbz	r5, 8000f66 <__udivmoddi4+0x212>
 8000f4e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f52:	eb61 010e 	sbc.w	r1, r1, lr
 8000f56:	fa01 f707 	lsl.w	r7, r1, r7
 8000f5a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f5e:	40f1      	lsrs	r1, r6
 8000f60:	431f      	orrs	r7, r3
 8000f62:	e9c5 7100 	strd	r7, r1, [r5]
 8000f66:	2600      	movs	r6, #0
 8000f68:	4631      	mov	r1, r6
 8000f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f6e:	f1c2 0320 	rsb	r3, r2, #32
 8000f72:	40d8      	lsrs	r0, r3
 8000f74:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f78:	fa21 f303 	lsr.w	r3, r1, r3
 8000f7c:	4091      	lsls	r1, r2
 8000f7e:	4301      	orrs	r1, r0
 8000f80:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f84:	fa1f fe8c 	uxth.w	lr, ip
 8000f88:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f8c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f90:	0c0b      	lsrs	r3, r1, #16
 8000f92:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f96:	fb00 f60e 	mul.w	r6, r0, lr
 8000f9a:	429e      	cmp	r6, r3
 8000f9c:	fa04 f402 	lsl.w	r4, r4, r2
 8000fa0:	d908      	bls.n	8000fb4 <__udivmoddi4+0x260>
 8000fa2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000faa:	d22f      	bcs.n	800100c <__udivmoddi4+0x2b8>
 8000fac:	429e      	cmp	r6, r3
 8000fae:	d92d      	bls.n	800100c <__udivmoddi4+0x2b8>
 8000fb0:	3802      	subs	r0, #2
 8000fb2:	4463      	add	r3, ip
 8000fb4:	1b9b      	subs	r3, r3, r6
 8000fb6:	b289      	uxth	r1, r1
 8000fb8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fbc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fc4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fc8:	428b      	cmp	r3, r1
 8000fca:	d908      	bls.n	8000fde <__udivmoddi4+0x28a>
 8000fcc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fd0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fd4:	d216      	bcs.n	8001004 <__udivmoddi4+0x2b0>
 8000fd6:	428b      	cmp	r3, r1
 8000fd8:	d914      	bls.n	8001004 <__udivmoddi4+0x2b0>
 8000fda:	3e02      	subs	r6, #2
 8000fdc:	4461      	add	r1, ip
 8000fde:	1ac9      	subs	r1, r1, r3
 8000fe0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fe4:	e738      	b.n	8000e58 <__udivmoddi4+0x104>
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e705      	b.n	8000df8 <__udivmoddi4+0xa4>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e3      	b.n	8000db8 <__udivmoddi4+0x64>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6f8      	b.n	8000de6 <__udivmoddi4+0x92>
 8000ff4:	454b      	cmp	r3, r9
 8000ff6:	d2a9      	bcs.n	8000f4c <__udivmoddi4+0x1f8>
 8000ff8:	ebb9 0802 	subs.w	r8, r9, r2
 8000ffc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001000:	3801      	subs	r0, #1
 8001002:	e7a3      	b.n	8000f4c <__udivmoddi4+0x1f8>
 8001004:	4646      	mov	r6, r8
 8001006:	e7ea      	b.n	8000fde <__udivmoddi4+0x28a>
 8001008:	4620      	mov	r0, r4
 800100a:	e794      	b.n	8000f36 <__udivmoddi4+0x1e2>
 800100c:	4640      	mov	r0, r8
 800100e:	e7d1      	b.n	8000fb4 <__udivmoddi4+0x260>
 8001010:	46d0      	mov	r8, sl
 8001012:	e77b      	b.n	8000f0c <__udivmoddi4+0x1b8>
 8001014:	3b02      	subs	r3, #2
 8001016:	4461      	add	r1, ip
 8001018:	e732      	b.n	8000e80 <__udivmoddi4+0x12c>
 800101a:	4630      	mov	r0, r6
 800101c:	e709      	b.n	8000e32 <__udivmoddi4+0xde>
 800101e:	4464      	add	r4, ip
 8001020:	3802      	subs	r0, #2
 8001022:	e742      	b.n	8000eaa <__udivmoddi4+0x156>

08001024 <__aeabi_idiv0>:
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop

08001028 <apInit>:

uint8_t button_status;


void apInit(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
	//cliOpen(_DEF_UART1, 57600);
	uartOpen(_DEF_UART1, 57600);
 800102c:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8001030:	2000      	movs	r0, #0
 8001032:	f004 f9d9 	bl	80053e8 <uartOpen>
	menuSetCallBack(lcdMain);
 8001036:	4802      	ldr	r0, [pc, #8]	; (8001040 <apInit+0x18>)
 8001038:	f002 f89e 	bl	8003178 <menuSetCallBack>
}
 800103c:	bf00      	nop
 800103e:	bd80      	pop	{r7, pc}
 8001040:	08001089 	.word	0x08001089

08001044 <apMain>:

void apMain(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  pre_time = millis();
 800104a:	f000 f950 	bl	80012ee <millis>
 800104e:	6078      	str	r0, [r7, #4]
  while(1)
  {
    if (millis()-pre_time >= 1000)
 8001050:	f000 f94d 	bl	80012ee <millis>
 8001054:	4602      	mov	r2, r0
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800105e:	d302      	bcc.n	8001066 <apMain+0x22>
    {
      pre_time = millis();
 8001060:	f000 f945 	bl	80012ee <millis>
 8001064:	6078      	str	r0, [r7, #4]

    }

    sensorMain();
 8001066:	f000 f805 	bl	8001074 <sensorMain>
    //cliMain();
    menuMain();
 800106a:	f002 f8e9 	bl	8003240 <menuMain>
    SerialCom();
 800106e:	f003 ffc3 	bl	8004ff8 <SerialCom>
    if (millis()-pre_time >= 1000)
 8001072:	e7ed      	b.n	8001050 <apMain+0xc>

08001074 <sensorMain>:
  }
}

void sensorMain(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
    Ds18b20_ManualConvert();
 8001078:	f000 fd82 	bl	8001b80 <Ds18b20_ManualConvert>
    Sonar_measure();
 800107c:	f003 f87c 	bl	8004178 <Sonar_measure>
    tds_measure();
 8001080:	f003 fd42 	bl	8004b08 <tds_measure>
}
 8001084:	bf00      	nop
 8001086:	bd80      	pop	{r7, pc}

08001088 <lcdMain>:

void lcdMain(uint8_t layer)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af02      	add	r7, sp, #8
 800108e:	4603      	mov	r3, r0
 8001090:	71fb      	strb	r3, [r7, #7]
  static bool blink = 0;

  if (lcdIsInit() != true)
 8001092:	f001 fa0b 	bl	80024ac <lcdIsInit>
 8001096:	4603      	mov	r3, r0
 8001098:	f083 0301 	eor.w	r3, r3, #1
 800109c:	b2db      	uxtb	r3, r3
 800109e:	2b00      	cmp	r3, #0
 80010a0:	f040 80d6 	bne.w	8001250 <lcdMain+0x1c8>
  {
    return;
  }


  if (lcdDrawAvailable() == true)
 80010a4:	f001 fc14 	bl	80028d0 <lcdDrawAvailable>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	f000 80d1 	beq.w	8001252 <lcdMain+0x1ca>
  {
      lcdClearBuffer(black);
 80010b0:	2000      	movs	r0, #0
 80010b2:	f001 fa39 	bl	8002528 <lcdClearBuffer>
      lcdSetFont(LCD_FONT_HAN);
 80010b6:	2003      	movs	r0, #3
 80010b8:	f001 ffe8 	bl	800308c <lcdSetFont>
      lcdPrintf(0,16*0, green, "[삼둥이 아쿠아리움]");
 80010bc:	4b66      	ldr	r3, [pc, #408]	; (8001258 <lcdMain+0x1d0>)
 80010be:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80010c2:	2100      	movs	r1, #0
 80010c4:	2000      	movs	r0, #0
 80010c6:	f001 fe11 	bl	8002cec <lcdPrintf>

      lcdSetFont(LCD_FONT_HAN);
 80010ca:	2003      	movs	r0, #3
 80010cc:	f001 ffde 	bl	800308c <lcdSetFont>
      lcdPrintf(0,16*1, white, "물온도 : %3.1f 도" , ds18b20[0].Temperature);
 80010d0:	4b62      	ldr	r3, [pc, #392]	; (800125c <lcdMain+0x1d4>)
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff fa4f 	bl	8000578 <__aeabi_f2d>
 80010da:	4602      	mov	r2, r0
 80010dc:	460b      	mov	r3, r1
 80010de:	e9cd 2300 	strd	r2, r3, [sp]
 80010e2:	4b5f      	ldr	r3, [pc, #380]	; (8001260 <lcdMain+0x1d8>)
 80010e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010e8:	2110      	movs	r1, #16
 80010ea:	2000      	movs	r0, #0
 80010ec:	f001 fdfe 	bl	8002cec <lcdPrintf>
      lcdPrintf(0,16*2, white, "물높이 : %3d cm" , sonar_tbl[0].filter_distance_cm/10);
 80010f0:	4b5c      	ldr	r3, [pc, #368]	; (8001264 <lcdMain+0x1dc>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a5c      	ldr	r2, [pc, #368]	; (8001268 <lcdMain+0x1e0>)
 80010f6:	fba2 2303 	umull	r2, r3, r2, r3
 80010fa:	08db      	lsrs	r3, r3, #3
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	4b5b      	ldr	r3, [pc, #364]	; (800126c <lcdMain+0x1e4>)
 8001100:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001104:	2120      	movs	r1, #32
 8001106:	2000      	movs	r0, #0
 8001108:	f001 fdf0 	bl	8002cec <lcdPrintf>
      lcdPrintf(0,16*3, white, "TDS : %4.1f ppm" , tds_tbl[0].filter_tdsValue);
 800110c:	4b58      	ldr	r3, [pc, #352]	; (8001270 <lcdMain+0x1e8>)
 800110e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff fa31 	bl	8000578 <__aeabi_f2d>
 8001116:	4602      	mov	r2, r0
 8001118:	460b      	mov	r3, r1
 800111a:	e9cd 2300 	strd	r2, r3, [sp]
 800111e:	4b55      	ldr	r3, [pc, #340]	; (8001274 <lcdMain+0x1ec>)
 8001120:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001124:	2130      	movs	r1, #48	; 0x30
 8001126:	2000      	movs	r0, #0
 8001128:	f001 fde0 	bl	8002cec <lcdPrintf>
      //lcdDrawBufferImage(50, 20, 50, 50, TEST);

      blink = get_blink();
 800112c:	f004 fc64 	bl	80059f8 <get_blink>
 8001130:	4603      	mov	r3, r0
 8001132:	461a      	mov	r2, r3
 8001134:	4b50      	ldr	r3, [pc, #320]	; (8001278 <lcdMain+0x1f0>)
 8001136:	701a      	strb	r2, [r3, #0]
      draw_fan_status(0, 16*4, blink);
 8001138:	4b4f      	ldr	r3, [pc, #316]	; (8001278 <lcdMain+0x1f0>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	461a      	mov	r2, r3
 800113e:	2140      	movs	r1, #64	; 0x40
 8001140:	2000      	movs	r0, #0
 8001142:	f004 fc0f 	bl	8005964 <draw_fan_status>

      switch(buttonMain())
 8001146:	f000 fc17 	bl	8001978 <buttonMain>
 800114a:	4603      	mov	r3, r0
 800114c:	3b01      	subs	r3, #1
 800114e:	2b0f      	cmp	r3, #15
 8001150:	d83b      	bhi.n	80011ca <lcdMain+0x142>
 8001152:	a201      	add	r2, pc, #4	; (adr r2, 8001158 <lcdMain+0xd0>)
 8001154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001158:	08001199 	.word	0x08001199
 800115c:	080011a3 	.word	0x080011a3
 8001160:	080011cb 	.word	0x080011cb
 8001164:	080011ad 	.word	0x080011ad
 8001168:	080011cb 	.word	0x080011cb
 800116c:	080011cb 	.word	0x080011cb
 8001170:	080011cb 	.word	0x080011cb
 8001174:	080011b7 	.word	0x080011b7
 8001178:	080011cb 	.word	0x080011cb
 800117c:	080011cb 	.word	0x080011cb
 8001180:	080011cb 	.word	0x080011cb
 8001184:	080011cb 	.word	0x080011cb
 8001188:	080011cb 	.word	0x080011cb
 800118c:	080011cb 	.word	0x080011cb
 8001190:	080011cb 	.word	0x080011cb
 8001194:	080011c1 	.word	0x080011c1
      {
      	case(USER_BTN):
  				{
  					gpioPinWrite(BUZZER, true);
 8001198:	2101      	movs	r1, #1
 800119a:	2008      	movs	r0, #8
 800119c:	f001 f878 	bl	8002290 <gpioPinWrite>
  				}
      	break;
 80011a0:	e053      	b.n	800124a <lcdMain+0x1c2>

      	case(MENU_BTN):
  				{
  					gpioPinWrite(Relay1, true);
 80011a2:	2101      	movs	r1, #1
 80011a4:	2009      	movs	r0, #9
 80011a6:	f001 f873 	bl	8002290 <gpioPinWrite>
  				}
      	break;
 80011aa:	e04e      	b.n	800124a <lcdMain+0x1c2>

      	case(UP_BTN):
  				{
  					gpioPinWrite(Relay2, true);
 80011ac:	2101      	movs	r1, #1
 80011ae:	200a      	movs	r0, #10
 80011b0:	f001 f86e 	bl	8002290 <gpioPinWrite>
  				}
      	break;
 80011b4:	e049      	b.n	800124a <lcdMain+0x1c2>

      	case(DOWN_BTN):
  				{
  					gpioPinWrite(Relay3, true);
 80011b6:	2101      	movs	r1, #1
 80011b8:	200b      	movs	r0, #11
 80011ba:	f001 f869 	bl	8002290 <gpioPinWrite>
  				}
      	break;
 80011be:	e044      	b.n	800124a <lcdMain+0x1c2>

      	case(SEL_BTN):
  				{
  					gpioPinWrite(Relay4, true);
 80011c0:	2101      	movs	r1, #1
 80011c2:	200c      	movs	r0, #12
 80011c4:	f001 f864 	bl	8002290 <gpioPinWrite>
  				}
      	break;
 80011c8:	e03f      	b.n	800124a <lcdMain+0x1c2>

      	default:
      	{
          lcdDrawRoundRect(0, 0+110,  35, 17, 5, white);
 80011ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011ce:	9301      	str	r3, [sp, #4]
 80011d0:	2305      	movs	r3, #5
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	2311      	movs	r3, #17
 80011d6:	2223      	movs	r2, #35	; 0x23
 80011d8:	216e      	movs	r1, #110	; 0x6e
 80011da:	2000      	movs	r0, #0
 80011dc:	f001 fa4c 	bl	8002678 <lcdDrawRoundRect>
          lcdDrawFillRoundRect(1, 1+110, 33, 15, 5, red);
 80011e0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80011e4:	9301      	str	r3, [sp, #4]
 80011e6:	2305      	movs	r3, #5
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	230f      	movs	r3, #15
 80011ec:	2221      	movs	r2, #33	; 0x21
 80011ee:	216f      	movs	r1, #111	; 0x6f
 80011f0:	2001      	movs	r0, #1
 80011f2:	f001 fb3b 	bl	800286c <lcdDrawFillRoundRect>
          lcdSetFont(LCD_FONT_07x10);
 80011f6:	2000      	movs	r0, #0
 80011f8:	f001 ff48 	bl	800308c <lcdSetFont>
          lcdPrintf(5,5+110, white, "FAN");
 80011fc:	4b1f      	ldr	r3, [pc, #124]	; (800127c <lcdMain+0x1f4>)
 80011fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001202:	2173      	movs	r1, #115	; 0x73
 8001204:	2005      	movs	r0, #5
 8001206:	f001 fd71 	bl	8002cec <lcdPrintf>

          lcdDrawRoundRect(0+40, 0+110,  35, 17, 5, white);
 800120a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800120e:	9301      	str	r3, [sp, #4]
 8001210:	2305      	movs	r3, #5
 8001212:	9300      	str	r3, [sp, #0]
 8001214:	2311      	movs	r3, #17
 8001216:	2223      	movs	r2, #35	; 0x23
 8001218:	216e      	movs	r1, #110	; 0x6e
 800121a:	2028      	movs	r0, #40	; 0x28
 800121c:	f001 fa2c 	bl	8002678 <lcdDrawRoundRect>
          lcdDrawFillRoundRect(1+40, 1+110, 33, 15, 5, red);
 8001220:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001224:	9301      	str	r3, [sp, #4]
 8001226:	2305      	movs	r3, #5
 8001228:	9300      	str	r3, [sp, #0]
 800122a:	230f      	movs	r3, #15
 800122c:	2221      	movs	r2, #33	; 0x21
 800122e:	216f      	movs	r1, #111	; 0x6f
 8001230:	2029      	movs	r0, #41	; 0x29
 8001232:	f001 fb1b 	bl	800286c <lcdDrawFillRoundRect>
          lcdSetFont(LCD_FONT_07x10);
 8001236:	2000      	movs	r0, #0
 8001238:	f001 ff28 	bl	800308c <lcdSetFont>
          lcdPrintf(5+40,5+110, white, "PUMP");
 800123c:	4b10      	ldr	r3, [pc, #64]	; (8001280 <lcdMain+0x1f8>)
 800123e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001242:	2173      	movs	r1, #115	; 0x73
 8001244:	202d      	movs	r0, #45	; 0x2d
 8001246:	f001 fd51 	bl	8002cec <lcdPrintf>
//      		gpioPinWrite(Relay4, false);
      	}

      }

      lcdRequestDraw();
 800124a:	f001 fb57 	bl	80028fc <lcdRequestDraw>
 800124e:	e000      	b.n	8001252 <lcdMain+0x1ca>
    return;
 8001250:	bf00      	nop
  }

}
 8001252:	3708      	adds	r7, #8
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	08012740 	.word	0x08012740
 800125c:	200002e4 	.word	0x200002e4
 8001260:	0801275c 	.word	0x0801275c
 8001264:	2000c7a8 	.word	0x2000c7a8
 8001268:	cccccccd 	.word	0xcccccccd
 800126c:	08012774 	.word	0x08012774
 8001270:	2000c95c 	.word	0x2000c95c
 8001274:	08012788 	.word	0x08012788
 8001278:	200002dc 	.word	0x200002dc
 800127c:	08012798 	.word	0x08012798
 8001280:	0801279c 	.word	0x0801279c

08001284 <bspInit>:


void SystemClock_Config(void);

void bspInit(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
  HAL_Init();
 800128a:	f005 ffa3 	bl	80071d4 <HAL_Init>
  SystemClock_Config();
 800128e:	f000 f835 	bl	80012fc <SystemClock_Config>

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	607b      	str	r3, [r7, #4]
 8001296:	4b0f      	ldr	r3, [pc, #60]	; (80012d4 <bspInit+0x50>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	4a0e      	ldr	r2, [pc, #56]	; (80012d4 <bspInit+0x50>)
 800129c:	f043 0304 	orr.w	r3, r3, #4
 80012a0:	6313      	str	r3, [r2, #48]	; 0x30
 80012a2:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <bspInit+0x50>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	f003 0304 	and.w	r3, r3, #4
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	603b      	str	r3, [r7, #0]
 80012b2:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <bspInit+0x50>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b6:	4a07      	ldr	r2, [pc, #28]	; (80012d4 <bspInit+0x50>)
 80012b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012bc:	6313      	str	r3, [r2, #48]	; 0x30
 80012be:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <bspInit+0x50>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012c6:	603b      	str	r3, [r7, #0]
 80012c8:	683b      	ldr	r3, [r7, #0]
}
 80012ca:	bf00      	nop
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40023800 	.word	0x40023800

080012d8 <delay>:

void delay(uint32_t ms)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  else
  {
    HAL_Delay(ms);
  }
#else
  HAL_Delay(ms);
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f005 ffe9 	bl	80072b8 <HAL_Delay>
#endif
}
 80012e6:	bf00      	nop
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <millis>:

uint32_t millis(void)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80012f2:	f005 ffd5 	bl	80072a0 <HAL_GetTick>
 80012f6:	4603      	mov	r3, r0
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	bd80      	pop	{r7, pc}

080012fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b09a      	sub	sp, #104	; 0x68
 8001300:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001302:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001306:	2230      	movs	r2, #48	; 0x30
 8001308:	2100      	movs	r1, #0
 800130a:	4618      	mov	r0, r3
 800130c:	f00c ff38 	bl	800e180 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001310:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001320:	f107 030c 	add.w	r3, r7, #12
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	60da      	str	r2, [r3, #12]
 800132e:	611a      	str	r2, [r3, #16]
 8001330:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001332:	2300      	movs	r3, #0
 8001334:	60bb      	str	r3, [r7, #8]
 8001336:	4b30      	ldr	r3, [pc, #192]	; (80013f8 <SystemClock_Config+0xfc>)
 8001338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133a:	4a2f      	ldr	r2, [pc, #188]	; (80013f8 <SystemClock_Config+0xfc>)
 800133c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001340:	6413      	str	r3, [r2, #64]	; 0x40
 8001342:	4b2d      	ldr	r3, [pc, #180]	; (80013f8 <SystemClock_Config+0xfc>)
 8001344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001346:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800134a:	60bb      	str	r3, [r7, #8]
 800134c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800134e:	2300      	movs	r3, #0
 8001350:	607b      	str	r3, [r7, #4]
 8001352:	4b2a      	ldr	r3, [pc, #168]	; (80013fc <SystemClock_Config+0x100>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a29      	ldr	r2, [pc, #164]	; (80013fc <SystemClock_Config+0x100>)
 8001358:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800135c:	6013      	str	r3, [r2, #0]
 800135e:	4b27      	ldr	r3, [pc, #156]	; (80013fc <SystemClock_Config+0x100>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001366:	607b      	str	r3, [r7, #4]
 8001368:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800136a:	2309      	movs	r3, #9
 800136c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800136e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001372:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001374:	2301      	movs	r3, #1
 8001376:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001378:	2302      	movs	r3, #2
 800137a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800137c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001380:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001382:	2319      	movs	r3, #25
 8001384:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001386:	23c0      	movs	r3, #192	; 0xc0
 8001388:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800138a:	2302      	movs	r3, #2
 800138c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800138e:	2304      	movs	r3, #4
 8001390:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001392:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001396:	4618      	mov	r0, r3
 8001398:	f007 fcc6 	bl	8008d28 <HAL_RCC_OscConfig>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80013a2:	f000 f82d 	bl	8001400 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013a6:	230f      	movs	r3, #15
 80013a8:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013aa:	2302      	movs	r3, #2
 80013ac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ae:	2300      	movs	r3, #0
 80013b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013b6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013b8:	2300      	movs	r3, #0
 80013ba:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80013bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013c0:	2103      	movs	r1, #3
 80013c2:	4618      	mov	r0, r3
 80013c4:	f007 ff1e 	bl	8009204 <HAL_RCC_ClockConfig>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 80013ce:	f000 f817 	bl	8001400 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80013d2:	2302      	movs	r3, #2
 80013d4:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80013d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013da:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013dc:	f107 030c 	add.w	r3, r7, #12
 80013e0:	4618      	mov	r0, r3
 80013e2:	f008 f8ef 	bl	80095c4 <HAL_RCCEx_PeriphCLKConfig>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80013ec:	f000 f808 	bl	8001400 <Error_Handler>
  }
}
 80013f0:	bf00      	nop
 80013f2:	3768      	adds	r7, #104	; 0x68
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40023800 	.word	0x40023800
 80013fc:	40007000 	.word	0x40007000

08001400 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001404:	b672      	cpsid	i
}
 8001406:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001408:	e7fe      	b.n	8001408 <Error_Handler+0x8>
	...

0800140c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	607b      	str	r3, [r7, #4]
 8001416:	4b10      	ldr	r3, [pc, #64]	; (8001458 <HAL_MspInit+0x4c>)
 8001418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800141a:	4a0f      	ldr	r2, [pc, #60]	; (8001458 <HAL_MspInit+0x4c>)
 800141c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001420:	6453      	str	r3, [r2, #68]	; 0x44
 8001422:	4b0d      	ldr	r3, [pc, #52]	; (8001458 <HAL_MspInit+0x4c>)
 8001424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001426:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	603b      	str	r3, [r7, #0]
 8001432:	4b09      	ldr	r3, [pc, #36]	; (8001458 <HAL_MspInit+0x4c>)
 8001434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001436:	4a08      	ldr	r2, [pc, #32]	; (8001458 <HAL_MspInit+0x4c>)
 8001438:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800143c:	6413      	str	r3, [r2, #64]	; 0x40
 800143e:	4b06      	ldr	r3, [pc, #24]	; (8001458 <HAL_MspInit+0x4c>)
 8001440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001446:	603b      	str	r3, [r7, #0]
 8001448:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	40023800 	.word	0x40023800

0800145c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001460:	e7fe      	b.n	8001460 <NMI_Handler+0x4>

08001462 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001462:	b480      	push	{r7}
 8001464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001466:	e7fe      	b.n	8001466 <HardFault_Handler+0x4>

08001468 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800146c:	e7fe      	b.n	800146c <MemManage_Handler+0x4>

0800146e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800146e:	b480      	push	{r7}
 8001470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001472:	e7fe      	b.n	8001472 <BusFault_Handler+0x4>

08001474 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001478:	e7fe      	b.n	8001478 <UsageFault_Handler+0x4>

0800147a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800147a:	b480      	push	{r7}
 800147c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800147e:	bf00      	nop
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr

08001496 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001496:	b480      	push	{r7}
 8001498:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014a8:	f005 fee6 	bl	8007278 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014ac:	bf00      	nop
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80014b4:	4802      	ldr	r0, [pc, #8]	; (80014c0 <ADC_IRQHandler+0x10>)
 80014b6:	f005 ff66 	bl	8007386 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	2000c8b4 	.word	0x2000c8b4

080014c4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80014c8:	4802      	ldr	r0, [pc, #8]	; (80014d4 <TIM3_IRQHandler+0x10>)
 80014ca:	f00a fa63 	bl	800b994 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	2000c768 	.word	0x2000c768

080014d8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80014dc:	4802      	ldr	r0, [pc, #8]	; (80014e8 <SPI1_IRQHandler+0x10>)
 80014de:	f009 ff45 	bl	800b36c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	2000c7fc 	.word	0x2000c7fc

080014ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80014f0:	4802      	ldr	r0, [pc, #8]	; (80014fc <USART1_IRQHandler+0x10>)
 80014f2:	f00b f8fd 	bl	800c6f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	2000cd54 	.word	0x2000cd54

08001500 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001504:	4802      	ldr	r0, [pc, #8]	; (8001510 <SDIO_IRQHandler+0x10>)
 8001506:	f008 fbb7 	bl	8009c78 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	2000c624 	.word	0x2000c624

08001514 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001518:	4802      	ldr	r0, [pc, #8]	; (8001524 <DMA2_Stream0_IRQHandler+0x10>)
 800151a:	f006 fef5 	bl	8008308 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	2000c8fc 	.word	0x2000c8fc

08001528 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800152c:	4802      	ldr	r0, [pc, #8]	; (8001538 <DMA2_Stream2_IRQHandler+0x10>)
 800152e:	f006 feeb 	bl	8008308 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	2000cdf4 	.word	0x2000cdf4

0800153c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8001540:	4802      	ldr	r0, [pc, #8]	; (800154c <DMA2_Stream3_IRQHandler+0x10>)
 8001542:	f006 fee1 	bl	8008308 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	2000c708 	.word	0x2000c708

08001550 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001554:	4802      	ldr	r0, [pc, #8]	; (8001560 <DMA2_Stream5_IRQHandler+0x10>)
 8001556:	f006 fed7 	bl	8008308 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	2000c854 	.word	0x2000c854

08001564 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8001568:	4802      	ldr	r0, [pc, #8]	; (8001574 <DMA2_Stream6_IRQHandler+0x10>)
 800156a:	f006 fecd 	bl	8008308 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800156e:	bf00      	nop
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	2000c6a8 	.word	0x2000c6a8

08001578 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800157c:	4802      	ldr	r0, [pc, #8]	; (8001588 <DMA2_Stream7_IRQHandler+0x10>)
 800157e:	f006 fec3 	bl	8008308 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	2000cd94 	.word	0x2000cd94

0800158c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
	return 1;
 8001590:	2301      	movs	r3, #1
}
 8001592:	4618      	mov	r0, r3
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <_kill>:

int _kill(int pid, int sig)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80015a6:	f00c fdb9 	bl	800e11c <__errno>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2216      	movs	r2, #22
 80015ae:	601a      	str	r2, [r3, #0]
	return -1;
 80015b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}

080015bc <_exit>:

void _exit (int status)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80015c4:	f04f 31ff 	mov.w	r1, #4294967295
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f7ff ffe7 	bl	800159c <_kill>
	while (1) {}		/* Make sure we hang here */
 80015ce:	e7fe      	b.n	80015ce <_exit+0x12>

080015d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015dc:	2300      	movs	r3, #0
 80015de:	617b      	str	r3, [r7, #20]
 80015e0:	e00a      	b.n	80015f8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80015e2:	f3af 8000 	nop.w
 80015e6:	4601      	mov	r1, r0
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	1c5a      	adds	r2, r3, #1
 80015ec:	60ba      	str	r2, [r7, #8]
 80015ee:	b2ca      	uxtb	r2, r1
 80015f0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	3301      	adds	r3, #1
 80015f6:	617b      	str	r3, [r7, #20]
 80015f8:	697a      	ldr	r2, [r7, #20]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	dbf0      	blt.n	80015e2 <_read+0x12>
	}

return len;
 8001600:	687b      	ldr	r3, [r7, #4]
}
 8001602:	4618      	mov	r0, r3
 8001604:	3718      	adds	r7, #24
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}

0800160a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	b086      	sub	sp, #24
 800160e:	af00      	add	r7, sp, #0
 8001610:	60f8      	str	r0, [r7, #12]
 8001612:	60b9      	str	r1, [r7, #8]
 8001614:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001616:	2300      	movs	r3, #0
 8001618:	617b      	str	r3, [r7, #20]
 800161a:	e009      	b.n	8001630 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	1c5a      	adds	r2, r3, #1
 8001620:	60ba      	str	r2, [r7, #8]
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	4618      	mov	r0, r3
 8001626:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	3301      	adds	r3, #1
 800162e:	617b      	str	r3, [r7, #20]
 8001630:	697a      	ldr	r2, [r7, #20]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	429a      	cmp	r2, r3
 8001636:	dbf1      	blt.n	800161c <_write+0x12>
	}
	return len;
 8001638:	687b      	ldr	r3, [r7, #4]
}
 800163a:	4618      	mov	r0, r3
 800163c:	3718      	adds	r7, #24
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <_close>:

int _close(int file)
{
 8001642:	b480      	push	{r7}
 8001644:	b083      	sub	sp, #12
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
	return -1;
 800164a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800164e:	4618      	mov	r0, r3
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800165a:	b480      	push	{r7}
 800165c:	b083      	sub	sp, #12
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
 8001662:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800166a:	605a      	str	r2, [r3, #4]
	return 0;
 800166c:	2300      	movs	r3, #0
}
 800166e:	4618      	mov	r0, r3
 8001670:	370c      	adds	r7, #12
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr

0800167a <_isatty>:

int _isatty(int file)
{
 800167a:	b480      	push	{r7}
 800167c:	b083      	sub	sp, #12
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
	return 1;
 8001682:	2301      	movs	r3, #1
}
 8001684:	4618      	mov	r0, r3
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr

08001690 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	60f8      	str	r0, [r7, #12]
 8001698:	60b9      	str	r1, [r7, #8]
 800169a:	607a      	str	r2, [r7, #4]
	return 0;
 800169c:	2300      	movs	r3, #0
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3714      	adds	r7, #20
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
	...

080016ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016b4:	4a14      	ldr	r2, [pc, #80]	; (8001708 <_sbrk+0x5c>)
 80016b6:	4b15      	ldr	r3, [pc, #84]	; (800170c <_sbrk+0x60>)
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016c0:	4b13      	ldr	r3, [pc, #76]	; (8001710 <_sbrk+0x64>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d102      	bne.n	80016ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016c8:	4b11      	ldr	r3, [pc, #68]	; (8001710 <_sbrk+0x64>)
 80016ca:	4a12      	ldr	r2, [pc, #72]	; (8001714 <_sbrk+0x68>)
 80016cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ce:	4b10      	ldr	r3, [pc, #64]	; (8001710 <_sbrk+0x64>)
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4413      	add	r3, r2
 80016d6:	693a      	ldr	r2, [r7, #16]
 80016d8:	429a      	cmp	r2, r3
 80016da:	d207      	bcs.n	80016ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016dc:	f00c fd1e 	bl	800e11c <__errno>
 80016e0:	4603      	mov	r3, r0
 80016e2:	220c      	movs	r2, #12
 80016e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016e6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ea:	e009      	b.n	8001700 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016ec:	4b08      	ldr	r3, [pc, #32]	; (8001710 <_sbrk+0x64>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016f2:	4b07      	ldr	r3, [pc, #28]	; (8001710 <_sbrk+0x64>)
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4413      	add	r3, r2
 80016fa:	4a05      	ldr	r2, [pc, #20]	; (8001710 <_sbrk+0x64>)
 80016fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016fe:	68fb      	ldr	r3, [r7, #12]
}
 8001700:	4618      	mov	r0, r3
 8001702:	3718      	adds	r7, #24
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	20020000 	.word	0x20020000
 800170c:	00000400 	.word	0x00000400
 8001710:	200002e0 	.word	0x200002e0
 8001714:	2000ced0 	.word	0x2000ced0

08001718 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800171c:	4b08      	ldr	r3, [pc, #32]	; (8001740 <SystemInit+0x28>)
 800171e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001722:	4a07      	ldr	r2, [pc, #28]	; (8001740 <SystemInit+0x28>)
 8001724:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001728:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800172c:	4b04      	ldr	r3, [pc, #16]	; (8001740 <SystemInit+0x28>)
 800172e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001732:	609a      	str	r2, [r3, #8]
#endif
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	e000ed00 	.word	0xe000ed00

08001744 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001744:	f8df d034 	ldr.w	sp, [pc, #52]	; 800177c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001748:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800174a:	e003      	b.n	8001754 <LoopCopyDataInit>

0800174c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800174c:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800174e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001750:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001752:	3104      	adds	r1, #4

08001754 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001754:	480b      	ldr	r0, [pc, #44]	; (8001784 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001756:	4b0c      	ldr	r3, [pc, #48]	; (8001788 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001758:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800175a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800175c:	d3f6      	bcc.n	800174c <CopyDataInit>
  ldr  r2, =_sbss
 800175e:	4a0b      	ldr	r2, [pc, #44]	; (800178c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001760:	e002      	b.n	8001768 <LoopFillZerobss>

08001762 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001762:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001764:	f842 3b04 	str.w	r3, [r2], #4

08001768 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001768:	4b09      	ldr	r3, [pc, #36]	; (8001790 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800176a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800176c:	d3f9      	bcc.n	8001762 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800176e:	f7ff ffd3 	bl	8001718 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001772:	f00c fcd9 	bl	800e128 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001776:	f00c fcc5 	bl	800e104 <main>
  bx  lr    
 800177a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800177c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001780:	08020564 	.word	0x08020564
  ldr  r0, =_sdata
 8001784:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001788:	2000029c 	.word	0x2000029c
  ldr  r2, =_sbss
 800178c:	200002c0 	.word	0x200002c0
  ldr  r3, = _ebss
 8001790:	2000cecc 	.word	0x2000cecc

08001794 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001794:	e7fe      	b.n	8001794 <DMA1_Stream0_IRQHandler>

08001796 <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8001796:	b480      	push	{r7}
 8001798:	b087      	sub	sp, #28
 800179a:	af00      	add	r7, sp, #0
 800179c:	60f8      	str	r0, [r7, #12]
 800179e:	60b9      	str	r1, [r7, #8]
 80017a0:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80017a2:	2301      	movs	r3, #1
 80017a4:	75fb      	strb	r3, [r7, #23]

  p_node->in    = 0;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
  p_node->out   = 0;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	2200      	movs	r2, #0
 80017b0:	605a      	str	r2, [r3, #4]
  p_node->len   = length;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	687a      	ldr	r2, [r7, #4]
 80017b6:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	68ba      	ldr	r2, [r7, #8]
 80017bc:	60da      	str	r2, [r3, #12]

  return ret;
 80017be:	7dfb      	ldrb	r3, [r7, #23]
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	371c      	adds	r7, #28
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr

080017cc <qbufferRead>:

  return ret;
}

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b087      	sub	sp, #28
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80017d8:	2301      	movs	r3, #1
 80017da:	75fb      	strb	r3, [r7, #23]


  for (int i=0; i<length; i++)
 80017dc:	2300      	movs	r3, #0
 80017de:	613b      	str	r3, [r7, #16]
 80017e0:	e026      	b.n	8001830 <qbufferRead+0x64>
  {
    if (p_node->p_buf != NULL)
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d009      	beq.n	80017fe <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->out];
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	68da      	ldr	r2, [r3, #12]
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	441a      	add	r2, r3
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	68b9      	ldr	r1, [r7, #8]
 80017f8:	440b      	add	r3, r1
 80017fa:	7812      	ldrb	r2, [r2, #0]
 80017fc:	701a      	strb	r2, [r3, #0]
    }

    if (p_node->out != p_node->in)
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	685a      	ldr	r2, [r3, #4]
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	429a      	cmp	r2, r3
 8001808:	d00c      	beq.n	8001824 <qbufferRead+0x58>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	3301      	adds	r3, #1
 8001810:	68fa      	ldr	r2, [r7, #12]
 8001812:	6892      	ldr	r2, [r2, #8]
 8001814:	fbb3 f1f2 	udiv	r1, r3, r2
 8001818:	fb01 f202 	mul.w	r2, r1, r2
 800181c:	1a9a      	subs	r2, r3, r2
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	e002      	b.n	800182a <qbufferRead+0x5e>
    }
    else
    {
      ret = false;
 8001824:	2300      	movs	r3, #0
 8001826:	75fb      	strb	r3, [r7, #23]
      break;
 8001828:	e006      	b.n	8001838 <qbufferRead+0x6c>
  for (int i=0; i<length; i++)
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	3301      	adds	r3, #1
 800182e:	613b      	str	r3, [r7, #16]
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	429a      	cmp	r2, r3
 8001836:	d8d4      	bhi.n	80017e2 <qbufferRead+0x16>
    }
  }

  return ret;
 8001838:	7dfb      	ldrb	r3, [r7, #23]
}
 800183a:	4618      	mov	r0, r3
 800183c:	371c      	adds	r7, #28
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8001846:	b480      	push	{r7}
 8001848:	b085      	sub	sp, #20
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
  uint32_t ret;


  ret = (p_node->in - p_node->out) % p_node->len;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	6892      	ldr	r2, [r2, #8]
 800185c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001860:	fb01 f202 	mul.w	r2, r1, r2
 8001864:	1a9b      	subs	r3, r3, r2
 8001866:	60fb      	str	r3, [r7, #12]

  return ret;
 8001868:	68fb      	ldr	r3, [r7, #12]
}
 800186a:	4618      	mov	r0, r3
 800186c:	3714      	adds	r7, #20
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
	...

08001878 <DWT_Delay_Init>:
 *  Created on: 2021. 8. 16.
 *      Author: WANG
 */
#include "user_delay.h"

uint32_t DWT_Delay_Init(void) {
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 800187c:	4b14      	ldr	r3, [pc, #80]	; (80018d0 <DWT_Delay_Init+0x58>)
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	4a13      	ldr	r2, [pc, #76]	; (80018d0 <DWT_Delay_Init+0x58>)
 8001882:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001886:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001888:	4b11      	ldr	r3, [pc, #68]	; (80018d0 <DWT_Delay_Init+0x58>)
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	4a10      	ldr	r2, [pc, #64]	; (80018d0 <DWT_Delay_Init+0x58>)
 800188e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001892:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001894:	4b0f      	ldr	r3, [pc, #60]	; (80018d4 <DWT_Delay_Init+0x5c>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a0e      	ldr	r2, [pc, #56]	; (80018d4 <DWT_Delay_Init+0x5c>)
 800189a:	f023 0301 	bic.w	r3, r3, #1
 800189e:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80018a0:	4b0c      	ldr	r3, [pc, #48]	; (80018d4 <DWT_Delay_Init+0x5c>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a0b      	ldr	r2, [pc, #44]	; (80018d4 <DWT_Delay_Init+0x5c>)
 80018a6:	f043 0301 	orr.w	r3, r3, #1
 80018aa:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80018ac:	4b09      	ldr	r3, [pc, #36]	; (80018d4 <DWT_Delay_Init+0x5c>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 80018b2:	bf00      	nop
     __ASM volatile ("NOP");
 80018b4:	bf00      	nop
     __ASM volatile ("NOP");
 80018b6:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 80018b8:	4b06      	ldr	r3, [pc, #24]	; (80018d4 <DWT_Delay_Init+0x5c>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 80018c0:	2300      	movs	r3, #0
 80018c2:	e000      	b.n	80018c6 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 80018c4:	2301      	movs	r3, #1
  }
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	e000edf0 	.word	0xe000edf0
 80018d4:	e0001000 	.word	0xe0001000

080018d8 <buttonInit>:
static void cliButton(cli_args_t *args);
#endif


bool buttonInit(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b088      	sub	sp, #32
 80018dc:	af00      	add	r7, sp, #0
  bool ret = true;
 80018de:	2301      	movs	r3, #1
 80018e0:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e2:	1d3b      	adds	r3, r7, #4
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]


  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f0:	2300      	movs	r3, #0
 80018f2:	603b      	str	r3, [r7, #0]
 80018f4:	4b1e      	ldr	r3, [pc, #120]	; (8001970 <buttonInit+0x98>)
 80018f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f8:	4a1d      	ldr	r2, [pc, #116]	; (8001970 <buttonInit+0x98>)
 80018fa:	f043 0301 	orr.w	r3, r3, #1
 80018fe:	6313      	str	r3, [r2, #48]	; 0x30
 8001900:	4b1b      	ldr	r3, [pc, #108]	; (8001970 <buttonInit+0x98>)
 8001902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001904:	f003 0301 	and.w	r3, r3, #1
 8001908:	603b      	str	r3, [r7, #0]
 800190a:	683b      	ldr	r3, [r7, #0]


  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800190c:	2300      	movs	r3, #0
 800190e:	60bb      	str	r3, [r7, #8]

  for (int i=0; i<BUTTON_MAX_CH; i++)
 8001910:	2300      	movs	r3, #0
 8001912:	61fb      	str	r3, [r7, #28]
 8001914:	e023      	b.n	800195e <buttonInit+0x86>
  {
    GPIO_InitStruct.Pin = button_tbl[i].pin;
 8001916:	4917      	ldr	r1, [pc, #92]	; (8001974 <buttonInit+0x9c>)
 8001918:	69fa      	ldr	r2, [r7, #28]
 800191a:	4613      	mov	r3, r2
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	4413      	add	r3, r2
 8001920:	00db      	lsls	r3, r3, #3
 8001922:	440b      	add	r3, r1
 8001924:	3304      	adds	r3, #4
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = button_tbl[i].pull;
 800192a:	4912      	ldr	r1, [pc, #72]	; (8001974 <buttonInit+0x9c>)
 800192c:	69fa      	ldr	r2, [r7, #28]
 800192e:	4613      	mov	r3, r2
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	4413      	add	r3, r2
 8001934:	00db      	lsls	r3, r3, #3
 8001936:	440b      	add	r3, r1
 8001938:	3308      	adds	r3, #8
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(button_tbl[i].port, &GPIO_InitStruct);
 800193e:	490d      	ldr	r1, [pc, #52]	; (8001974 <buttonInit+0x9c>)
 8001940:	69fa      	ldr	r2, [r7, #28]
 8001942:	4613      	mov	r3, r2
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	4413      	add	r3, r2
 8001948:	00db      	lsls	r3, r3, #3
 800194a:	440b      	add	r3, r1
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	1d3a      	adds	r2, r7, #4
 8001950:	4611      	mov	r1, r2
 8001952:	4618      	mov	r0, r3
 8001954:	f006 ff4e 	bl	80087f4 <HAL_GPIO_Init>
  for (int i=0; i<BUTTON_MAX_CH; i++)
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	3301      	adds	r3, #1
 800195c:	61fb      	str	r3, [r7, #28]
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	2b04      	cmp	r3, #4
 8001962:	ddd8      	ble.n	8001916 <buttonInit+0x3e>

#ifdef _USE_HW_CLI
  cliAdd("button", cliButton);
#endif

  return ret;
 8001964:	7efb      	ldrb	r3, [r7, #27]
}
 8001966:	4618      	mov	r0, r3
 8001968:	3720      	adds	r7, #32
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40023800 	.word	0x40023800
 8001974:	20000004 	.word	0x20000004

08001978 <buttonMain>:
  }
  return ret;
}

uint8_t buttonMain(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 800197e:	2300      	movs	r3, #0
 8001980:	73fb      	strb	r3, [r7, #15]
	uint8_t temp = 0;
 8001982:	2300      	movs	r3, #0
 8001984:	71fb      	strb	r3, [r7, #7]
	button_tbl_t *button;

	for (int i=0; i<BUTTON_MAX_CH; i++)
 8001986:	2300      	movs	r3, #0
 8001988:	60bb      	str	r3, [r7, #8]
 800198a:	e06f      	b.n	8001a6c <buttonMain+0xf4>
	{
		temp = 0x1;
 800198c:	2301      	movs	r3, #1
 800198e:	71fb      	strb	r3, [r7, #7]
		button = &button_tbl[i];
 8001990:	68ba      	ldr	r2, [r7, #8]
 8001992:	4613      	mov	r3, r2
 8001994:	005b      	lsls	r3, r3, #1
 8001996:	4413      	add	r3, r2
 8001998:	00db      	lsls	r3, r3, #3
 800199a:	4a38      	ldr	r2, [pc, #224]	; (8001a7c <buttonMain+0x104>)
 800199c:	4413      	add	r3, r2
 800199e:	603b      	str	r3, [r7, #0]
	  if (i >= BUTTON_MAX_CH)
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	2b04      	cmp	r3, #4
 80019a4:	dd01      	ble.n	80019aa <buttonMain+0x32>
	  {
	   	return false;
 80019a6:	2300      	movs	r3, #0
 80019a8:	e064      	b.n	8001a74 <buttonMain+0xfc>
	  }

	  switch(button->State)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	7b9b      	ldrb	r3, [r3, #14]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d002      	beq.n	80019b8 <buttonMain+0x40>
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d018      	beq.n	80019e8 <buttonMain+0x70>
 80019b6:	e056      	b.n	8001a66 <buttonMain+0xee>
	  {
	  	case BUTTON_IDLE:
	   		if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	4619      	mov	r1, r3
 80019c4:	4610      	mov	r0, r2
 80019c6:	f007 f97d 	bl	8008cc4 <HAL_GPIO_ReadPin>
 80019ca:	4603      	mov	r3, r0
 80019cc:	461a      	mov	r2, r3
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	7b1b      	ldrb	r3, [r3, #12]
 80019d2:	429a      	cmp	r2, r3
 80019d4:	d144      	bne.n	8001a60 <buttonMain+0xe8>
	    	{
	    		button->lastDebounceTime = millis();
 80019d6:	f7ff fc8a 	bl	80012ee <millis>
 80019da:	4602      	mov	r2, r0
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	615a      	str	r2, [r3, #20]
	    		button->State = BUTTON_Pressed;
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	2201      	movs	r2, #1
 80019e4:	739a      	strb	r2, [r3, #14]
	    	}
	    	break;
 80019e6:	e03b      	b.n	8001a60 <buttonMain+0xe8>

	    case BUTTON_Pressed:
	    	if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	4619      	mov	r1, r3
 80019f4:	4610      	mov	r0, r2
 80019f6:	f007 f965 	bl	8008cc4 <HAL_GPIO_ReadPin>
 80019fa:	4603      	mov	r3, r0
 80019fc:	461a      	mov	r2, r3
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	7b1b      	ldrb	r3, [r3, #12]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d116      	bne.n	8001a34 <buttonMain+0xbc>
	    	{
	    		if ((millis() - button->lastDebounceTime) > button->debounceDelay)
 8001a06:	f7ff fc72 	bl	80012ee <millis>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	695b      	ldr	r3, [r3, #20]
 8001a10:	1ad2      	subs	r2, r2, r3
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	691b      	ldr	r3, [r3, #16]
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d924      	bls.n	8001a64 <buttonMain+0xec>
	    		{
	    			button->PinState = GPIO_PIN_SET;
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	735a      	strb	r2, [r3, #13]
	    			temp <<= i;
 8001a20:	79fa      	ldrb	r2, [r7, #7]
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	fa02 f303 	lsl.w	r3, r2, r3
 8001a28:	71fb      	strb	r3, [r7, #7]
	    			status |= temp;
 8001a2a:	7bfa      	ldrb	r2, [r7, #15]
 8001a2c:	79fb      	ldrb	r3, [r7, #7]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	73fb      	strb	r3, [r7, #15]
	    		button->PinState = GPIO_PIN_RESET;
	    		temp <<= i;
	    		temp ^= 0x11111111;
	    		status &= temp;
	    	}
	    	break;
 8001a32:	e017      	b.n	8001a64 <buttonMain+0xec>
	    		button->State = BUTTON_IDLE;
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	2200      	movs	r2, #0
 8001a38:	739a      	strb	r2, [r3, #14]
	    		button->PinState = GPIO_PIN_RESET;
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	735a      	strb	r2, [r3, #13]
	    		temp <<= i;
 8001a40:	79fa      	ldrb	r2, [r7, #7]
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	fa02 f303 	lsl.w	r3, r2, r3
 8001a48:	71fb      	strb	r3, [r7, #7]
	    		temp ^= 0x11111111;
 8001a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4e:	f083 0311 	eor.w	r3, r3, #17
 8001a52:	b25b      	sxtb	r3, r3
 8001a54:	71fb      	strb	r3, [r7, #7]
	    		status &= temp;
 8001a56:	7bfa      	ldrb	r2, [r7, #15]
 8001a58:	79fb      	ldrb	r3, [r7, #7]
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	73fb      	strb	r3, [r7, #15]
	    	break;
 8001a5e:	e001      	b.n	8001a64 <buttonMain+0xec>
	    	break;
 8001a60:	bf00      	nop
 8001a62:	e000      	b.n	8001a66 <buttonMain+0xee>
	    	break;
 8001a64:	bf00      	nop
	for (int i=0; i<BUTTON_MAX_CH; i++)
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	60bb      	str	r3, [r7, #8]
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	2b04      	cmp	r3, #4
 8001a70:	dd8c      	ble.n	800198c <buttonMain+0x14>
	    }
	}
	  return status;
 8001a72:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3710      	adds	r7, #16
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	20000004 	.word	0x20000004

08001a80 <Ds18b20_Init>:
	osThreadDef(myTask_Ds18b20, Task_Ds18b20, Priority, 0, 128);
  Ds18b20Handle = osThreadCreate(osThread(myTask_Ds18b20), NULL);
}
#else
bool	Ds18b20_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
	uint8_t	Ds18b20TryToFind=5;
 8001a86:	2305      	movs	r3, #5
 8001a88:	71fb      	strb	r3, [r7, #7]
	do
	{
		OneWire_Init(&OneWire, HW_DS18B20_GPIOX , HW_DS18B20_PINX);
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	4937      	ldr	r1, [pc, #220]	; (8001b6c <Ds18b20_Init+0xec>)
 8001a8e:	4838      	ldr	r0, [pc, #224]	; (8001b70 <Ds18b20_Init+0xf0>)
 8001a90:	f001 fdc3 	bl	800361a <OneWire_Init>
		TempSensorCount = 0;
 8001a94:	4b37      	ldr	r3, [pc, #220]	; (8001b74 <Ds18b20_Init+0xf4>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	701a      	strb	r2, [r3, #0]
		while(HAL_GetTick() < 3000)
 8001a9a:	e002      	b.n	8001aa2 <Ds18b20_Init+0x22>
			HAL_Delay(100);
 8001a9c:	2064      	movs	r0, #100	; 0x64
 8001a9e:	f005 fc0b 	bl	80072b8 <HAL_Delay>
		while(HAL_GetTick() < 3000)
 8001aa2:	f005 fbfd 	bl	80072a0 <HAL_GetTick>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d9f5      	bls.n	8001a9c <Ds18b20_Init+0x1c>
		OneWireDevices = OneWire_First(&OneWire);
 8001ab0:	482f      	ldr	r0, [pc, #188]	; (8001b70 <Ds18b20_Init+0xf0>)
 8001ab2:	f001 fea0 	bl	80037f6 <OneWire_First>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	461a      	mov	r2, r3
 8001aba:	4b2f      	ldr	r3, [pc, #188]	; (8001b78 <Ds18b20_Init+0xf8>)
 8001abc:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 8001abe:	e019      	b.n	8001af4 <Ds18b20_Init+0x74>
		{
			HAL_Delay(100);
 8001ac0:	2064      	movs	r0, #100	; 0x64
 8001ac2:	f005 fbf9 	bl	80072b8 <HAL_Delay>
			TempSensorCount++;
 8001ac6:	4b2b      	ldr	r3, [pc, #172]	; (8001b74 <Ds18b20_Init+0xf4>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	3301      	adds	r3, #1
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	4b29      	ldr	r3, [pc, #164]	; (8001b74 <Ds18b20_Init+0xf4>)
 8001ad0:	701a      	strb	r2, [r3, #0]
			OneWire_GetFullROM(&OneWire, ds18b20[TempSensorCount-1].Address);
 8001ad2:	4b28      	ldr	r3, [pc, #160]	; (8001b74 <Ds18b20_Init+0xf4>)
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	011b      	lsls	r3, r3, #4
 8001ada:	4a28      	ldr	r2, [pc, #160]	; (8001b7c <Ds18b20_Init+0xfc>)
 8001adc:	4413      	add	r3, r2
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4823      	ldr	r0, [pc, #140]	; (8001b70 <Ds18b20_Init+0xf0>)
 8001ae2:	f001 ff9d 	bl	8003a20 <OneWire_GetFullROM>
			OneWireDevices = OneWire_Next(&OneWire);
 8001ae6:	4822      	ldr	r0, [pc, #136]	; (8001b70 <Ds18b20_Init+0xf0>)
 8001ae8:	f001 fe95 	bl	8003816 <OneWire_Next>
 8001aec:	4603      	mov	r3, r0
 8001aee:	461a      	mov	r2, r3
 8001af0:	4b21      	ldr	r3, [pc, #132]	; (8001b78 <Ds18b20_Init+0xf8>)
 8001af2:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 8001af4:	4b20      	ldr	r3, [pc, #128]	; (8001b78 <Ds18b20_Init+0xf8>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d1e1      	bne.n	8001ac0 <Ds18b20_Init+0x40>
		}
		if(TempSensorCount>0)
 8001afc:	4b1d      	ldr	r3, [pc, #116]	; (8001b74 <Ds18b20_Init+0xf4>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d106      	bne.n	8001b12 <Ds18b20_Init+0x92>
			break;
		Ds18b20TryToFind--;
 8001b04:	79fb      	ldrb	r3, [r7, #7]
 8001b06:	3b01      	subs	r3, #1
 8001b08:	71fb      	strb	r3, [r7, #7]
	}while(Ds18b20TryToFind>0);
 8001b0a:	79fb      	ldrb	r3, [r7, #7]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d1bc      	bne.n	8001a8a <Ds18b20_Init+0xa>
 8001b10:	e000      	b.n	8001b14 <Ds18b20_Init+0x94>
			break;
 8001b12:	bf00      	nop
	if(Ds18b20TryToFind==0)
 8001b14:	79fb      	ldrb	r3, [r7, #7]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d101      	bne.n	8001b1e <Ds18b20_Init+0x9e>
		return false;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	e022      	b.n	8001b64 <Ds18b20_Init+0xe4>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 8001b1e:	2300      	movs	r3, #0
 8001b20:	71bb      	strb	r3, [r7, #6]
 8001b22:	e019      	b.n	8001b58 <Ds18b20_Init+0xd8>
	{
		HAL_Delay(50);
 8001b24:	2032      	movs	r0, #50	; 0x32
 8001b26:	f005 fbc7 	bl	80072b8 <HAL_Delay>
		DS18B20_SetResolution(&OneWire, ds18b20[i].Address, DS18B20_Resolution_12bits);
 8001b2a:	79bb      	ldrb	r3, [r7, #6]
 8001b2c:	011b      	lsls	r3, r3, #4
 8001b2e:	4a13      	ldr	r2, [pc, #76]	; (8001b7c <Ds18b20_Init+0xfc>)
 8001b30:	4413      	add	r3, r2
 8001b32:	220c      	movs	r2, #12
 8001b34:	4619      	mov	r1, r3
 8001b36:	480e      	ldr	r0, [pc, #56]	; (8001b70 <Ds18b20_Init+0xf0>)
 8001b38:	f000 f9c4 	bl	8001ec4 <DS18B20_SetResolution>
		HAL_Delay(50);
 8001b3c:	2032      	movs	r0, #50	; 0x32
 8001b3e:	f005 fbbb 	bl	80072b8 <HAL_Delay>
		DS18B20_DisableAlarmTemperature(&OneWire,  ds18b20[i].Address);
 8001b42:	79bb      	ldrb	r3, [r7, #6]
 8001b44:	011b      	lsls	r3, r3, #4
 8001b46:	4a0d      	ldr	r2, [pc, #52]	; (8001b7c <Ds18b20_Init+0xfc>)
 8001b48:	4413      	add	r3, r2
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4808      	ldr	r0, [pc, #32]	; (8001b70 <Ds18b20_Init+0xf0>)
 8001b4e:	f000 fa52 	bl	8001ff6 <DS18B20_DisableAlarmTemperature>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 8001b52:	79bb      	ldrb	r3, [r7, #6]
 8001b54:	3301      	adds	r3, #1
 8001b56:	71bb      	strb	r3, [r7, #6]
 8001b58:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <Ds18b20_Init+0xf4>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	79ba      	ldrb	r2, [r7, #6]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d3e0      	bcc.n	8001b24 <Ds18b20_Init+0xa4>

	#ifdef _USE_HW_CLI
	cliAdd("DS18B20", cliDS18B20);
	#endif

	return true;
 8001b62:	2301      	movs	r3, #1
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3708      	adds	r7, #8
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	40020400 	.word	0x40020400
 8001b70:	200002f4 	.word	0x200002f4
 8001b74:	20000309 	.word	0x20000309
 8001b78:	20000308 	.word	0x20000308
 8001b7c:	200002e4 	.word	0x200002e4

08001b80 <Ds18b20_ManualConvert>:
#endif
//###########################################################################################
bool Ds18b20_ManualConvert(void)
{
 8001b80:	b590      	push	{r4, r7, lr}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
	if(Ds18b20Timeout==0)
		return false;
	else
		return true;
	#else
	  switch(state)
 8001b86:	4b3f      	ldr	r3, [pc, #252]	; (8001c84 <Ds18b20_ManualConvert+0x104>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d002      	beq.n	8001b94 <Ds18b20_ManualConvert+0x14>
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d013      	beq.n	8001bba <Ds18b20_ManualConvert+0x3a>
 8001b92:	e072      	b.n	8001c7a <Ds18b20_ManualConvert+0xfa>
	  {
	  	  case 0:
	  		  Ds18b20Timeout = HW_DS18B20_CONVERT_TIMEOUT_MS/10;
 8001b94:	4b3c      	ldr	r3, [pc, #240]	; (8001c88 <Ds18b20_ManualConvert+0x108>)
 8001b96:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001b9a:	801a      	strh	r2, [r3, #0]
	  		  DS18B20_StartAll(&OneWire);
 8001b9c:	483b      	ldr	r0, [pc, #236]	; (8001c8c <Ds18b20_ManualConvert+0x10c>)
 8001b9e:	f000 f87d 	bl	8001c9c <DS18B20_StartAll>
	  		  pre_time = millis();
 8001ba2:	f7ff fba4 	bl	80012ee <millis>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	4a39      	ldr	r2, [pc, #228]	; (8001c90 <Ds18b20_ManualConvert+0x110>)
 8001baa:	6013      	str	r3, [r2, #0]
	  		  state++;
 8001bac:	4b35      	ldr	r3, [pc, #212]	; (8001c84 <Ds18b20_ManualConvert+0x104>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	b2da      	uxtb	r2, r3
 8001bb4:	4b33      	ldr	r3, [pc, #204]	; (8001c84 <Ds18b20_ManualConvert+0x104>)
 8001bb6:	701a      	strb	r2, [r3, #0]
	  		  break;
 8001bb8:	e05f      	b.n	8001c7a <Ds18b20_ManualConvert+0xfa>

	  	  case 1:
	  		  if(millis() - pre_time >= 10)
 8001bba:	f7ff fb98 	bl	80012ee <millis>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	4b33      	ldr	r3, [pc, #204]	; (8001c90 <Ds18b20_ManualConvert+0x110>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b09      	cmp	r3, #9
 8001bc8:	d956      	bls.n	8001c78 <Ds18b20_ManualConvert+0xf8>
	  		  {
	  			  if(!DS18B20_AllDone(&OneWire))
 8001bca:	4830      	ldr	r0, [pc, #192]	; (8001c8c <Ds18b20_ManualConvert+0x10c>)
 8001bcc:	f000 fa6e 	bl	80020ac <DS18B20_AllDone>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d112      	bne.n	8001bfc <Ds18b20_ManualConvert+0x7c>
				  {
	  		  		pre_time = millis();
 8001bd6:	f7ff fb8a 	bl	80012ee <millis>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	4a2c      	ldr	r2, [pc, #176]	; (8001c90 <Ds18b20_ManualConvert+0x110>)
 8001bde:	6013      	str	r3, [r2, #0]
					Ds18b20Timeout-=1;
 8001be0:	4b29      	ldr	r3, [pc, #164]	; (8001c88 <Ds18b20_ManualConvert+0x108>)
 8001be2:	881b      	ldrh	r3, [r3, #0]
 8001be4:	3b01      	subs	r3, #1
 8001be6:	b29a      	uxth	r2, r3
 8001be8:	4b27      	ldr	r3, [pc, #156]	; (8001c88 <Ds18b20_ManualConvert+0x108>)
 8001bea:	801a      	strh	r2, [r3, #0]
					if(Ds18b20Timeout==0)
 8001bec:	4b26      	ldr	r3, [pc, #152]	; (8001c88 <Ds18b20_ManualConvert+0x108>)
 8001bee:	881b      	ldrh	r3, [r3, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d141      	bne.n	8001c78 <Ds18b20_ManualConvert+0xf8>
					{
						state = 0;
 8001bf4:	4b23      	ldr	r3, [pc, #140]	; (8001c84 <Ds18b20_ManualConvert+0x104>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	701a      	strb	r2, [r3, #0]
						break;
 8001bfa:	e03e      	b.n	8001c7a <Ds18b20_ManualConvert+0xfa>
					}
				  }
	  			  else
	  			  {
	  				  if(Ds18b20Timeout>0)
 8001bfc:	4b22      	ldr	r3, [pc, #136]	; (8001c88 <Ds18b20_ManualConvert+0x108>)
 8001bfe:	881b      	ldrh	r3, [r3, #0]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d024      	beq.n	8001c4e <Ds18b20_ManualConvert+0xce>
	  				  {
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8001c04:	2300      	movs	r3, #0
 8001c06:	71fb      	strb	r3, [r7, #7]
 8001c08:	e01b      	b.n	8001c42 <Ds18b20_ManualConvert+0xc2>
	  					{
	  						ds18b20[i].DataIsValid = DS18B20_Read(&OneWire, ds18b20[i].Address, &ds18b20[i].Temperature);
 8001c0a:	79fb      	ldrb	r3, [r7, #7]
 8001c0c:	011b      	lsls	r3, r3, #4
 8001c0e:	4a21      	ldr	r2, [pc, #132]	; (8001c94 <Ds18b20_ManualConvert+0x114>)
 8001c10:	1899      	adds	r1, r3, r2
 8001c12:	79fb      	ldrb	r3, [r7, #7]
 8001c14:	011b      	lsls	r3, r3, #4
 8001c16:	3308      	adds	r3, #8
 8001c18:	4a1e      	ldr	r2, [pc, #120]	; (8001c94 <Ds18b20_ManualConvert+0x114>)
 8001c1a:	4413      	add	r3, r2
 8001c1c:	79fc      	ldrb	r4, [r7, #7]
 8001c1e:	461a      	mov	r2, r3
 8001c20:	481a      	ldr	r0, [pc, #104]	; (8001c8c <Ds18b20_ManualConvert+0x10c>)
 8001c22:	f000 f84f 	bl	8001cc4 <DS18B20_Read>
 8001c26:	4603      	mov	r3, r0
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4a1a      	ldr	r2, [pc, #104]	; (8001c94 <Ds18b20_ManualConvert+0x114>)
 8001c2c:	0123      	lsls	r3, r4, #4
 8001c2e:	4413      	add	r3, r2
 8001c30:	330c      	adds	r3, #12
 8001c32:	460a      	mov	r2, r1
 8001c34:	701a      	strb	r2, [r3, #0]
	  						state = 0;
 8001c36:	4b13      	ldr	r3, [pc, #76]	; (8001c84 <Ds18b20_ManualConvert+0x104>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	701a      	strb	r2, [r3, #0]
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8001c3c:	79fb      	ldrb	r3, [r7, #7]
 8001c3e:	3301      	adds	r3, #1
 8001c40:	71fb      	strb	r3, [r7, #7]
 8001c42:	4b15      	ldr	r3, [pc, #84]	; (8001c98 <Ds18b20_ManualConvert+0x118>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	79fa      	ldrb	r2, [r7, #7]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d3de      	bcc.n	8001c0a <Ds18b20_ManualConvert+0x8a>
	  						state = 0;
	  					}
	  				  }
	  			  }
	  		  }
			  break;
 8001c4c:	e014      	b.n	8001c78 <Ds18b20_ManualConvert+0xf8>
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8001c4e:	2300      	movs	r3, #0
 8001c50:	71bb      	strb	r3, [r7, #6]
 8001c52:	e00c      	b.n	8001c6e <Ds18b20_ManualConvert+0xee>
	  						ds18b20[i].DataIsValid = false;
 8001c54:	79bb      	ldrb	r3, [r7, #6]
 8001c56:	4a0f      	ldr	r2, [pc, #60]	; (8001c94 <Ds18b20_ManualConvert+0x114>)
 8001c58:	011b      	lsls	r3, r3, #4
 8001c5a:	4413      	add	r3, r2
 8001c5c:	330c      	adds	r3, #12
 8001c5e:	2200      	movs	r2, #0
 8001c60:	701a      	strb	r2, [r3, #0]
	  						state = 0;
 8001c62:	4b08      	ldr	r3, [pc, #32]	; (8001c84 <Ds18b20_ManualConvert+0x104>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	701a      	strb	r2, [r3, #0]
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8001c68:	79bb      	ldrb	r3, [r7, #6]
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	71bb      	strb	r3, [r7, #6]
 8001c6e:	4b0a      	ldr	r3, [pc, #40]	; (8001c98 <Ds18b20_ManualConvert+0x118>)
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	79ba      	ldrb	r2, [r7, #6]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d3ed      	bcc.n	8001c54 <Ds18b20_ManualConvert+0xd4>
			  break;
 8001c78:	bf00      	nop
	  }
	#endif
	  return true;
 8001c7a:	2301      	movs	r3, #1
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	370c      	adds	r7, #12
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd90      	pop	{r4, r7, pc}
 8001c84:	2000030c 	.word	0x2000030c
 8001c88:	2000030a 	.word	0x2000030a
 8001c8c:	200002f4 	.word	0x200002f4
 8001c90:	20000310 	.word	0x20000310
 8001c94:	200002e4 	.word	0x200002e4
 8001c98:	20000309 	.word	0x20000309

08001c9c <DS18B20_StartAll>:

	return 1;
}

void DS18B20_StartAll(OneWire_t* OneWire)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
	/* Reset pulse */
	OneWire_Reset(OneWire);
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f001 fce1 	bl	800366c <OneWire_Reset>
	/* Skip rom */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_SKIPROM);
 8001caa:	21cc      	movs	r1, #204	; 0xcc
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f001 fd63 	bl	8003778 <OneWire_WriteByte>
	/* Start conversion on all connected devices */
	OneWire_WriteByte(OneWire, DS18B20_CMD_CONVERTTEMP);
 8001cb2:	2144      	movs	r1, #68	; 0x44
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f001 fd5f 	bl	8003778 <OneWire_WriteByte>
}
 8001cba:	bf00      	nop
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
	...

08001cc4 <DS18B20_Read>:

bool DS18B20_Read(OneWire_t* OneWire, uint8_t *ROM, float *destination)
{
 8001cc4:	b590      	push	{r4, r7, lr}
 8001cc6:	b08b      	sub	sp, #44	; 0x2c
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
	uint16_t temperature;
	uint8_t resolution;
	int8_t digit, minus = 0;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	float decimal;
	uint8_t i = 0;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	77fb      	strb	r3, [r7, #31]
	uint8_t data[9];
	uint8_t crc;

	/* Check if device is DS18B20 */
	if (!DS18B20_Is(ROM)) {
 8001cda:	68b8      	ldr	r0, [r7, #8]
 8001cdc:	f000 f97a 	bl	8001fd4 <DS18B20_Is>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <DS18B20_Read+0x26>
		return false;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	e0e1      	b.n	8001eae <DS18B20_Read+0x1ea>
	}

	/* Check if line is released, if it is, then conversion is complete */
	if (!OneWire_ReadBit(OneWire))
 8001cea:	68f8      	ldr	r0, [r7, #12]
 8001cec:	f001 fd1a 	bl	8003724 <OneWire_ReadBit>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d101      	bne.n	8001cfa <DS18B20_Read+0x36>
	{
		/* Conversion is not finished yet */
		return false;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	e0d9      	b.n	8001eae <DS18B20_Read+0x1ea>
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 8001cfa:	68f8      	ldr	r0, [r7, #12]
 8001cfc:	f001 fcb6 	bl	800366c <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8001d00:	68b9      	ldr	r1, [r7, #8]
 8001d02:	68f8      	ldr	r0, [r7, #12]
 8001d04:	f001 fe6d 	bl	80039e2 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8001d08:	21be      	movs	r1, #190	; 0xbe
 8001d0a:	68f8      	ldr	r0, [r7, #12]
 8001d0c:	f001 fd34 	bl	8003778 <OneWire_WriteByte>

	/* Get data */
	for (i = 0; i < 9; i++)
 8001d10:	2300      	movs	r3, #0
 8001d12:	77fb      	strb	r3, [r7, #31]
 8001d14:	e00d      	b.n	8001d32 <DS18B20_Read+0x6e>
	{
		/* Read byte by byte */
		data[i] = OneWire_ReadByte(OneWire);
 8001d16:	7ffc      	ldrb	r4, [r7, #31]
 8001d18:	68f8      	ldr	r0, [r7, #12]
 8001d1a:	f001 fd4b 	bl	80037b4 <OneWire_ReadByte>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	461a      	mov	r2, r3
 8001d22:	f104 0328 	add.w	r3, r4, #40	; 0x28
 8001d26:	443b      	add	r3, r7
 8001d28:	f803 2c14 	strb.w	r2, [r3, #-20]
	for (i = 0; i < 9; i++)
 8001d2c:	7ffb      	ldrb	r3, [r7, #31]
 8001d2e:	3301      	adds	r3, #1
 8001d30:	77fb      	strb	r3, [r7, #31]
 8001d32:	7ffb      	ldrb	r3, [r7, #31]
 8001d34:	2b08      	cmp	r3, #8
 8001d36:	d9ee      	bls.n	8001d16 <DS18B20_Read+0x52>
	}

	/* Calculate CRC */
	crc = OneWire_CRC8(data, 8);
 8001d38:	f107 0314 	add.w	r3, r7, #20
 8001d3c:	2108      	movs	r1, #8
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f001 fe8b 	bl	8003a5a <OneWire_CRC8>
 8001d44:	4603      	mov	r3, r0
 8001d46:	77bb      	strb	r3, [r7, #30]

	/* Check if CRC is ok */
	if (crc != data[8])
 8001d48:	7f3b      	ldrb	r3, [r7, #28]
 8001d4a:	7fba      	ldrb	r2, [r7, #30]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d001      	beq.n	8001d54 <DS18B20_Read+0x90>
		/* CRC invalid */
		return 0;
 8001d50:	2300      	movs	r3, #0
 8001d52:	e0ac      	b.n	8001eae <DS18B20_Read+0x1ea>


	/* First two bytes of scratchpad are temperature values */
	temperature = data[0] | (data[1] << 8);
 8001d54:	7d3b      	ldrb	r3, [r7, #20]
 8001d56:	b21a      	sxth	r2, r3
 8001d58:	7d7b      	ldrb	r3, [r7, #21]
 8001d5a:	021b      	lsls	r3, r3, #8
 8001d5c:	b21b      	sxth	r3, r3
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	b21b      	sxth	r3, r3
 8001d62:	84fb      	strh	r3, [r7, #38]	; 0x26

	/* Reset line */
	OneWire_Reset(OneWire);
 8001d64:	68f8      	ldr	r0, [r7, #12]
 8001d66:	f001 fc81 	bl	800366c <OneWire_Reset>

	/* Check if temperature is negative */
	if (temperature & 0x8000)
 8001d6a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	da05      	bge.n	8001d7e <DS18B20_Read+0xba>
	{
		/* Two's complement, temperature is negative */
		temperature = ~temperature + 1;
 8001d72:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d74:	425b      	negs	r3, r3
 8001d76:	84fb      	strh	r3, [r7, #38]	; 0x26
		minus = 1;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	}


	/* Get sensor resolution */
	resolution = ((data[4] & 0x60) >> 5) + 9;
 8001d7e:	7e3b      	ldrb	r3, [r7, #24]
 8001d80:	115b      	asrs	r3, r3, #5
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	f003 0303 	and.w	r3, r3, #3
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	3309      	adds	r3, #9
 8001d8c:	777b      	strb	r3, [r7, #29]


	/* Store temperature integer digits and decimal digits */
	digit = temperature >> 4;
 8001d8e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d90:	091b      	lsrs	r3, r3, #4
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	digit |= ((temperature >> 8) & 0x7) << 4;
 8001d98:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d9a:	0a1b      	lsrs	r3, r3, #8
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	011b      	lsls	r3, r3, #4
 8001da0:	b25b      	sxtb	r3, r3
 8001da2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001da6:	b25a      	sxtb	r2, r3
 8001da8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001dac:	4313      	orrs	r3, r2
 8001dae:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	/* Store decimal digits */
	switch (resolution)
 8001db2:	7f7b      	ldrb	r3, [r7, #29]
 8001db4:	3b09      	subs	r3, #9
 8001db6:	2b03      	cmp	r3, #3
 8001db8:	d858      	bhi.n	8001e6c <DS18B20_Read+0x1a8>
 8001dba:	a201      	add	r2, pc, #4	; (adr r2, 8001dc0 <DS18B20_Read+0xfc>)
 8001dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dc0:	08001dd1 	.word	0x08001dd1
 8001dc4:	08001df9 	.word	0x08001df9
 8001dc8:	08001e21 	.word	0x08001e21
 8001dcc:	08001e49 	.word	0x08001e49
	{
		case 9:
			decimal = (temperature >> 3) & 0x01;
 8001dd0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001dd2:	08db      	lsrs	r3, r3, #3
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	f003 0301 	and.w	r3, r3, #1
 8001dda:	ee07 3a90 	vmov	s15, r3
 8001dde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001de2:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_9BIT;
 8001de6:	edd7 7a08 	vldr	s15, [r7, #32]
 8001dea:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001dee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001df2:	edc7 7a08 	vstr	s15, [r7, #32]
		break;
 8001df6:	e03e      	b.n	8001e76 <DS18B20_Read+0x1b2>
		case 10:
			decimal = (temperature >> 2) & 0x03;
 8001df8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001dfa:	089b      	lsrs	r3, r3, #2
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	ee07 3a90 	vmov	s15, r3
 8001e06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e0a:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_10BIT;
 8001e0e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e12:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8001e16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e1a:	edc7 7a08 	vstr	s15, [r7, #32]
		 break;
 8001e1e:	e02a      	b.n	8001e76 <DS18B20_Read+0x1b2>
		case 11:
			decimal = (temperature >> 1) & 0x07;
 8001e20:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001e22:	085b      	lsrs	r3, r3, #1
 8001e24:	b29b      	uxth	r3, r3
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	ee07 3a90 	vmov	s15, r3
 8001e2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e32:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_11BIT;
 8001e36:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e3a:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8001e3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e42:	edc7 7a08 	vstr	s15, [r7, #32]
		break;
 8001e46:	e016      	b.n	8001e76 <DS18B20_Read+0x1b2>
		case 12:
			decimal = temperature & 0x0F;
 8001e48:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001e4a:	f003 030f 	and.w	r3, r3, #15
 8001e4e:	ee07 3a90 	vmov	s15, r3
 8001e52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e56:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_12BIT;
 8001e5a:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e5e:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001eb8 <DS18B20_Read+0x1f4>
 8001e62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e66:	edc7 7a08 	vstr	s15, [r7, #32]
		 break;
 8001e6a:	e004      	b.n	8001e76 <DS18B20_Read+0x1b2>
		default:
			decimal = 0xFF;
 8001e6c:	4b13      	ldr	r3, [pc, #76]	; (8001ebc <DS18B20_Read+0x1f8>)
 8001e6e:	623b      	str	r3, [r7, #32]
			digit = 0;
 8001e70:	2300      	movs	r3, #0
 8001e72:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	}

	/* Check for negative part */
	decimal = digit + decimal;
 8001e76:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8001e7a:	ee07 3a90 	vmov	s15, r3
 8001e7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e82:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e8a:	edc7 7a08 	vstr	s15, [r7, #32]
	if (minus)
 8001e8e:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d007      	beq.n	8001ea6 <DS18B20_Read+0x1e2>
		decimal = 0 - decimal;
 8001e96:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001ec0 <DS18B20_Read+0x1fc>
 8001e9a:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ea2:	edc7 7a08 	vstr	s15, [r7, #32]


	/* Set to pointer */
	*destination = decimal;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a3a      	ldr	r2, [r7, #32]
 8001eaa:	601a      	str	r2, [r3, #0]

	/* Return 1, temperature valid */
	return true;
 8001eac:	2301      	movs	r3, #1
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	372c      	adds	r7, #44	; 0x2c
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd90      	pop	{r4, r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	3d800000 	.word	0x3d800000
 8001ebc:	437f0000 	.word	0x437f0000
 8001ec0:	00000000 	.word	0x00000000

08001ec4 <DS18B20_SetResolution>:
	/* Return 9 - 12 value according to number of bits */
	return ((conf & 0x60) >> 5) + 9;
}

uint8_t DS18B20_SetResolution(OneWire_t* OneWire, uint8_t *ROM, DS18B20_Resolution_t resolution)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	60f8      	str	r0, [r7, #12]
 8001ecc:	60b9      	str	r1, [r7, #8]
 8001ece:	4613      	mov	r3, r2
 8001ed0:	71fb      	strb	r3, [r7, #7]
	uint8_t th, tl, conf;
	if (!DS18B20_Is(ROM))
 8001ed2:	68b8      	ldr	r0, [r7, #8]
 8001ed4:	f000 f87e 	bl	8001fd4 <DS18B20_Is>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d101      	bne.n	8001ee2 <DS18B20_SetResolution+0x1e>
		return 0;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	e074      	b.n	8001fcc <DS18B20_SetResolution+0x108>


	/* Reset line */
	OneWire_Reset(OneWire);
 8001ee2:	68f8      	ldr	r0, [r7, #12]
 8001ee4:	f001 fbc2 	bl	800366c <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8001ee8:	68b9      	ldr	r1, [r7, #8]
 8001eea:	68f8      	ldr	r0, [r7, #12]
 8001eec:	f001 fd79 	bl	80039e2 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8001ef0:	21be      	movs	r1, #190	; 0xbe
 8001ef2:	68f8      	ldr	r0, [r7, #12]
 8001ef4:	f001 fc40 	bl	8003778 <OneWire_WriteByte>

	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 8001ef8:	68f8      	ldr	r0, [r7, #12]
 8001efa:	f001 fc5b 	bl	80037b4 <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 8001efe:	68f8      	ldr	r0, [r7, #12]
 8001f00:	f001 fc58 	bl	80037b4 <OneWire_ReadByte>

	th = OneWire_ReadByte(OneWire);
 8001f04:	68f8      	ldr	r0, [r7, #12]
 8001f06:	f001 fc55 	bl	80037b4 <OneWire_ReadByte>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	75bb      	strb	r3, [r7, #22]
	tl = OneWire_ReadByte(OneWire);
 8001f0e:	68f8      	ldr	r0, [r7, #12]
 8001f10:	f001 fc50 	bl	80037b4 <OneWire_ReadByte>
 8001f14:	4603      	mov	r3, r0
 8001f16:	757b      	strb	r3, [r7, #21]
	conf = OneWire_ReadByte(OneWire);
 8001f18:	68f8      	ldr	r0, [r7, #12]
 8001f1a:	f001 fc4b 	bl	80037b4 <OneWire_ReadByte>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	75fb      	strb	r3, [r7, #23]

	if (resolution == DS18B20_Resolution_9bits)
 8001f22:	79fb      	ldrb	r3, [r7, #7]
 8001f24:	2b09      	cmp	r3, #9
 8001f26:	d108      	bne.n	8001f3a <DS18B20_SetResolution+0x76>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8001f28:	7dfb      	ldrb	r3, [r7, #23]
 8001f2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001f2e:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8001f30:	7dfb      	ldrb	r3, [r7, #23]
 8001f32:	f023 0320 	bic.w	r3, r3, #32
 8001f36:	75fb      	strb	r3, [r7, #23]
 8001f38:	e022      	b.n	8001f80 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_10bits)
 8001f3a:	79fb      	ldrb	r3, [r7, #7]
 8001f3c:	2b0a      	cmp	r3, #10
 8001f3e:	d108      	bne.n	8001f52 <DS18B20_SetResolution+0x8e>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8001f40:	7dfb      	ldrb	r3, [r7, #23]
 8001f42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001f46:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8001f48:	7dfb      	ldrb	r3, [r7, #23]
 8001f4a:	f043 0320 	orr.w	r3, r3, #32
 8001f4e:	75fb      	strb	r3, [r7, #23]
 8001f50:	e016      	b.n	8001f80 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 8001f52:	79fb      	ldrb	r3, [r7, #7]
 8001f54:	2b0b      	cmp	r3, #11
 8001f56:	d108      	bne.n	8001f6a <DS18B20_SetResolution+0xa6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8001f58:	7dfb      	ldrb	r3, [r7, #23]
 8001f5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f5e:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8001f60:	7dfb      	ldrb	r3, [r7, #23]
 8001f62:	f023 0320 	bic.w	r3, r3, #32
 8001f66:	75fb      	strb	r3, [r7, #23]
 8001f68:	e00a      	b.n	8001f80 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 8001f6a:	79fb      	ldrb	r3, [r7, #7]
 8001f6c:	2b0c      	cmp	r3, #12
 8001f6e:	d107      	bne.n	8001f80 <DS18B20_SetResolution+0xbc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8001f70:	7dfb      	ldrb	r3, [r7, #23]
 8001f72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f76:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8001f78:	7dfb      	ldrb	r3, [r7, #23]
 8001f7a:	f043 0320 	orr.w	r3, r3, #32
 8001f7e:	75fb      	strb	r3, [r7, #23]
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 8001f80:	68f8      	ldr	r0, [r7, #12]
 8001f82:	f001 fb73 	bl	800366c <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8001f86:	68b9      	ldr	r1, [r7, #8]
 8001f88:	68f8      	ldr	r0, [r7, #12]
 8001f8a:	f001 fd2a 	bl	80039e2 <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8001f8e:	214e      	movs	r1, #78	; 0x4e
 8001f90:	68f8      	ldr	r0, [r7, #12]
 8001f92:	f001 fbf1 	bl	8003778 <OneWire_WriteByte>

	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8001f96:	7dbb      	ldrb	r3, [r7, #22]
 8001f98:	4619      	mov	r1, r3
 8001f9a:	68f8      	ldr	r0, [r7, #12]
 8001f9c:	f001 fbec 	bl	8003778 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8001fa0:	7d7b      	ldrb	r3, [r7, #21]
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	68f8      	ldr	r0, [r7, #12]
 8001fa6:	f001 fbe7 	bl	8003778 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8001faa:	7dfb      	ldrb	r3, [r7, #23]
 8001fac:	4619      	mov	r1, r3
 8001fae:	68f8      	ldr	r0, [r7, #12]
 8001fb0:	f001 fbe2 	bl	8003778 <OneWire_WriteByte>

	/* Reset line */
	OneWire_Reset(OneWire);
 8001fb4:	68f8      	ldr	r0, [r7, #12]
 8001fb6:	f001 fb59 	bl	800366c <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8001fba:	68b9      	ldr	r1, [r7, #8]
 8001fbc:	68f8      	ldr	r0, [r7, #12]
 8001fbe:	f001 fd10 	bl	80039e2 <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8001fc2:	2148      	movs	r1, #72	; 0x48
 8001fc4:	68f8      	ldr	r0, [r7, #12]
 8001fc6:	f001 fbd7 	bl	8003778 <OneWire_WriteByte>

	return 1;
 8001fca:	2301      	movs	r3, #1
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3718      	adds	r7, #24
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t *ROM)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
	/* Checks if first byte is equal to DS18B20's family code */
	if (*ROM == DS18B20_FAMILY_CODE)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	2b28      	cmp	r3, #40	; 0x28
 8001fe2:	d101      	bne.n	8001fe8 <DS18B20_Is+0x14>
		return 1;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e000      	b.n	8001fea <DS18B20_Is+0x16>

	return 0;
 8001fe8:	2300      	movs	r3, #0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr

08001ff6 <DS18B20_DisableAlarmTemperature>:

	return 1;
}

uint8_t DS18B20_DisableAlarmTemperature(OneWire_t* OneWire, uint8_t *ROM)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b084      	sub	sp, #16
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
 8001ffe:	6039      	str	r1, [r7, #0]
	uint8_t tl, th, conf;
	if (!DS18B20_Is(ROM))
 8002000:	6838      	ldr	r0, [r7, #0]
 8002002:	f7ff ffe7 	bl	8001fd4 <DS18B20_Is>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <DS18B20_DisableAlarmTemperature+0x1a>
		return 0;
 800200c:	2300      	movs	r3, #0
 800200e:	e049      	b.n	80020a4 <DS18B20_DisableAlarmTemperature+0xae>

	/* Reset line */
	OneWire_Reset(OneWire);
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f001 fb2b 	bl	800366c <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002016:	6839      	ldr	r1, [r7, #0]
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f001 fce2 	bl	80039e2 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 800201e:	21be      	movs	r1, #190	; 0xbe
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	f001 fba9 	bl	8003778 <OneWire_WriteByte>

	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f001 fbc4 	bl	80037b4 <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f001 fbc1 	bl	80037b4 <OneWire_ReadByte>

	th = OneWire_ReadByte(OneWire);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f001 fbbe 	bl	80037b4 <OneWire_ReadByte>
 8002038:	4603      	mov	r3, r0
 800203a:	73fb      	strb	r3, [r7, #15]
	tl = OneWire_ReadByte(OneWire);
 800203c:	6878      	ldr	r0, [r7, #4]
 800203e:	f001 fbb9 	bl	80037b4 <OneWire_ReadByte>
 8002042:	4603      	mov	r3, r0
 8002044:	73bb      	strb	r3, [r7, #14]
	conf = OneWire_ReadByte(OneWire);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f001 fbb4 	bl	80037b4 <OneWire_ReadByte>
 800204c:	4603      	mov	r3, r0
 800204e:	737b      	strb	r3, [r7, #13]

	th = 125;
 8002050:	237d      	movs	r3, #125	; 0x7d
 8002052:	73fb      	strb	r3, [r7, #15]
	tl = (uint8_t)-55;
 8002054:	23c9      	movs	r3, #201	; 0xc9
 8002056:	73bb      	strb	r3, [r7, #14]

	/* Reset line */
	OneWire_Reset(OneWire);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f001 fb07 	bl	800366c <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 800205e:	6839      	ldr	r1, [r7, #0]
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f001 fcbe 	bl	80039e2 <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8002066:	214e      	movs	r1, #78	; 0x4e
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	f001 fb85 	bl	8003778 <OneWire_WriteByte>

	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 800206e:	7bfb      	ldrb	r3, [r7, #15]
 8002070:	4619      	mov	r1, r3
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f001 fb80 	bl	8003778 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8002078:	7bbb      	ldrb	r3, [r7, #14]
 800207a:	4619      	mov	r1, r3
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f001 fb7b 	bl	8003778 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8002082:	7b7b      	ldrb	r3, [r7, #13]
 8002084:	4619      	mov	r1, r3
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f001 fb76 	bl	8003778 <OneWire_WriteByte>

	/* Reset line */
	OneWire_Reset(OneWire);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f001 faed 	bl	800366c <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002092:	6839      	ldr	r1, [r7, #0]
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f001 fca4 	bl	80039e2 <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 800209a:	2148      	movs	r1, #72	; 0x48
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f001 fb6b 	bl	8003778 <OneWire_WriteByte>

	return 1;
 80020a2:	2301      	movs	r3, #1
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3710      	adds	r7, #16
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <DS18B20_AllDone>:
	/* Start alarm search */
	return OneWire_Search(OneWire, DS18B20_CMD_ALARMSEARCH);
}

uint8_t DS18B20_AllDone(OneWire_t* OneWire)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
	/* If read bit is low, then device is not finished yet with calculation temperature */
	return OneWire_ReadBit(OneWire);
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f001 fb35 	bl	8003724 <OneWire_ReadBit>
 80020ba:	4603      	mov	r3, r0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <fatfsInit>:
#ifdef _USE_HW_CLI
static void cliFatfs(cli_args_t *args);
#endif

bool fatfsInit(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
  bool ret = true;
 80020ca:	2301      	movs	r3, #1
 80020cc:	71fb      	strb	r3, [r7, #7]


  if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)
 80020ce:	490b      	ldr	r1, [pc, #44]	; (80020fc <fatfsInit+0x38>)
 80020d0:	480b      	ldr	r0, [pc, #44]	; (8002100 <fatfsInit+0x3c>)
 80020d2:	f005 f86f 	bl	80071b4 <FATFS_LinkDriver>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d10a      	bne.n	80020f2 <fatfsInit+0x2e>
  {
    if(f_mount(&SDFatFs, (TCHAR const*)SDPath, 0) == FR_OK)
 80020dc:	2200      	movs	r2, #0
 80020de:	4907      	ldr	r1, [pc, #28]	; (80020fc <fatfsInit+0x38>)
 80020e0:	4808      	ldr	r0, [pc, #32]	; (8002104 <fatfsInit+0x40>)
 80020e2:	f004 ffd5 	bl	8007090 <f_mount>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d102      	bne.n	80020f2 <fatfsInit+0x2e>
    {
      is_init = true;
 80020ec:	4b06      	ldr	r3, [pc, #24]	; (8002108 <fatfsInit+0x44>)
 80020ee:	2201      	movs	r2, #1
 80020f0:	701a      	strb	r2, [r3, #0]

#ifdef _USE_HW_CLI
  cliAdd("fatfs", cliFatfs);
#endif

  return ret;
 80020f2:	79fb      	ldrb	r3, [r7, #7]
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3708      	adds	r7, #8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	2000054c 	.word	0x2000054c
 8002100:	08012868 	.word	0x08012868
 8002104:	20000318 	.word	0x20000318
 8002108:	20000314 	.word	0x20000314

0800210c <gpioInit>:
#endif



bool gpioInit(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
  bool ret = true;
 8002112:	2301      	movs	r3, #1
 8002114:	72fb      	strb	r3, [r7, #11]


  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	607b      	str	r3, [r7, #4]
 800211a:	4b22      	ldr	r3, [pc, #136]	; (80021a4 <gpioInit+0x98>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211e:	4a21      	ldr	r2, [pc, #132]	; (80021a4 <gpioInit+0x98>)
 8002120:	f043 0301 	orr.w	r3, r3, #1
 8002124:	6313      	str	r3, [r2, #48]	; 0x30
 8002126:	4b1f      	ldr	r3, [pc, #124]	; (80021a4 <gpioInit+0x98>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	607b      	str	r3, [r7, #4]
 8002130:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	603b      	str	r3, [r7, #0]
 8002136:	4b1b      	ldr	r3, [pc, #108]	; (80021a4 <gpioInit+0x98>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213a:	4a1a      	ldr	r2, [pc, #104]	; (80021a4 <gpioInit+0x98>)
 800213c:	f043 0302 	orr.w	r3, r3, #2
 8002140:	6313      	str	r3, [r2, #48]	; 0x30
 8002142:	4b18      	ldr	r3, [pc, #96]	; (80021a4 <gpioInit+0x98>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	603b      	str	r3, [r7, #0]
 800214c:	683b      	ldr	r3, [r7, #0]

  for (int i=0; i<GPIO_MAX_CH; i++)
 800214e:	2300      	movs	r3, #0
 8002150:	60fb      	str	r3, [r7, #12]
 8002152:	e01e      	b.n	8002192 <gpioInit+0x86>
  {
    gpioPinMode(i, gpio_tbl[i].mode);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	b2d8      	uxtb	r0, r3
 8002158:	4913      	ldr	r1, [pc, #76]	; (80021a8 <gpioInit+0x9c>)
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	4613      	mov	r3, r2
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	4413      	add	r3, r2
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	440b      	add	r3, r1
 8002166:	3308      	adds	r3, #8
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	4619      	mov	r1, r3
 800216c:	f000 f81e 	bl	80021ac <gpioPinMode>
    gpioPinWrite(i, gpio_tbl[i].init_value);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	b2d8      	uxtb	r0, r3
 8002174:	490c      	ldr	r1, [pc, #48]	; (80021a8 <gpioInit+0x9c>)
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	4613      	mov	r3, r2
 800217a:	005b      	lsls	r3, r3, #1
 800217c:	4413      	add	r3, r2
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	440b      	add	r3, r1
 8002182:	330b      	adds	r3, #11
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	4619      	mov	r1, r3
 8002188:	f000 f882 	bl	8002290 <gpioPinWrite>
  for (int i=0; i<GPIO_MAX_CH; i++)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	3301      	adds	r3, #1
 8002190:	60fb      	str	r3, [r7, #12]
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2b0c      	cmp	r3, #12
 8002196:	dddd      	ble.n	8002154 <gpioInit+0x48>

#ifdef _USE_HW_CLI
  cliAdd("gpio", cliGpio);
#endif

  return ret;
 8002198:	7afb      	ldrb	r3, [r7, #11]
}
 800219a:	4618      	mov	r0, r3
 800219c:	3710      	adds	r7, #16
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40023800 	.word	0x40023800
 80021a8:	080127cc 	.word	0x080127cc

080021ac <gpioPinMode>:

bool gpioPinMode(uint8_t ch, uint8_t mode)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b088      	sub	sp, #32
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	4603      	mov	r3, r0
 80021b4:	460a      	mov	r2, r1
 80021b6:	71fb      	strb	r3, [r7, #7]
 80021b8:	4613      	mov	r3, r2
 80021ba:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 80021bc:	2301      	movs	r3, #1
 80021be:	77fb      	strb	r3, [r7, #31]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c0:	f107 0308 	add.w	r3, r7, #8
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	605a      	str	r2, [r3, #4]
 80021ca:	609a      	str	r2, [r3, #8]
 80021cc:	60da      	str	r2, [r3, #12]
 80021ce:	611a      	str	r2, [r3, #16]


  if (ch >= GPIO_MAX_CH)
 80021d0:	79fb      	ldrb	r3, [r7, #7]
 80021d2:	2b0c      	cmp	r3, #12
 80021d4:	d901      	bls.n	80021da <gpioPinMode+0x2e>
  {
    return false;
 80021d6:	2300      	movs	r3, #0
 80021d8:	e054      	b.n	8002284 <gpioPinMode+0xd8>
  }

  switch(mode)
 80021da:	79bb      	ldrb	r3, [r7, #6]
 80021dc:	2b06      	cmp	r3, #6
 80021de:	d838      	bhi.n	8002252 <gpioPinMode+0xa6>
 80021e0:	a201      	add	r2, pc, #4	; (adr r2, 80021e8 <gpioPinMode+0x3c>)
 80021e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e6:	bf00      	nop
 80021e8:	08002205 	.word	0x08002205
 80021ec:	0800220f 	.word	0x0800220f
 80021f0:	08002219 	.word	0x08002219
 80021f4:	08002223 	.word	0x08002223
 80021f8:	0800222d 	.word	0x0800222d
 80021fc:	08002237 	.word	0x08002237
 8002200:	08002241 	.word	0x08002241
  {
    case _DEF_INPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002204:	2300      	movs	r3, #0
 8002206:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002208:	2300      	movs	r3, #0
 800220a:	613b      	str	r3, [r7, #16]
      break;
 800220c:	e021      	b.n	8002252 <gpioPinMode+0xa6>

    case _DEF_INPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800220e:	2300      	movs	r3, #0
 8002210:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002212:	2301      	movs	r3, #1
 8002214:	613b      	str	r3, [r7, #16]
      break;
 8002216:	e01c      	b.n	8002252 <gpioPinMode+0xa6>

    case _DEF_INPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002218:	2300      	movs	r3, #0
 800221a:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800221c:	2302      	movs	r3, #2
 800221e:	613b      	str	r3, [r7, #16]
      break;
 8002220:	e017      	b.n	8002252 <gpioPinMode+0xa6>

    case _DEF_OUTPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002222:	2301      	movs	r3, #1
 8002224:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002226:	2300      	movs	r3, #0
 8002228:	613b      	str	r3, [r7, #16]
      break;
 800222a:	e012      	b.n	8002252 <gpioPinMode+0xa6>

    case _DEF_OUTPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800222c:	2301      	movs	r3, #1
 800222e:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002230:	2301      	movs	r3, #1
 8002232:	613b      	str	r3, [r7, #16]
      break;
 8002234:	e00d      	b.n	8002252 <gpioPinMode+0xa6>

    case _DEF_OUTPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002236:	2301      	movs	r3, #1
 8002238:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800223a:	2302      	movs	r3, #2
 800223c:	613b      	str	r3, [r7, #16]
      break;
 800223e:	e008      	b.n	8002252 <gpioPinMode+0xa6>

    case _DEF_INPUT_AF_PP:
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002240:	2302      	movs	r3, #2
 8002242:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002244:	2300      	movs	r3, #0
 8002246:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800224c:	2302      	movs	r3, #2
 800224e:	61bb      	str	r3, [r7, #24]
      break;
 8002250:	bf00      	nop
  }

  GPIO_InitStruct.Pin = gpio_tbl[ch].pin;
 8002252:	79fa      	ldrb	r2, [r7, #7]
 8002254:	490d      	ldr	r1, [pc, #52]	; (800228c <gpioPinMode+0xe0>)
 8002256:	4613      	mov	r3, r2
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	4413      	add	r3, r2
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	440b      	add	r3, r1
 8002260:	3304      	adds	r3, #4
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(gpio_tbl[ch].port, &GPIO_InitStruct);
 8002266:	79fa      	ldrb	r2, [r7, #7]
 8002268:	4908      	ldr	r1, [pc, #32]	; (800228c <gpioPinMode+0xe0>)
 800226a:	4613      	mov	r3, r2
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	4413      	add	r3, r2
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	440b      	add	r3, r1
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f107 0208 	add.w	r2, r7, #8
 800227a:	4611      	mov	r1, r2
 800227c:	4618      	mov	r0, r3
 800227e:	f006 fab9 	bl	80087f4 <HAL_GPIO_Init>

  return ret;
 8002282:	7ffb      	ldrb	r3, [r7, #31]
}
 8002284:	4618      	mov	r0, r3
 8002286:	3720      	adds	r7, #32
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	080127cc 	.word	0x080127cc

08002290 <gpioPinWrite>:

void gpioPinWrite(uint8_t ch, bool value)
{
 8002290:	b590      	push	{r4, r7, lr}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	4603      	mov	r3, r0
 8002298:	460a      	mov	r2, r1
 800229a:	71fb      	strb	r3, [r7, #7]
 800229c:	4613      	mov	r3, r2
 800229e:	71bb      	strb	r3, [r7, #6]
  if (ch >= GPIO_MAX_CH)
 80022a0:	79fb      	ldrb	r3, [r7, #7]
 80022a2:	2b0c      	cmp	r3, #12
 80022a4:	d840      	bhi.n	8002328 <gpioPinWrite+0x98>
  {
    return;
  }

  if (value)
 80022a6:	79bb      	ldrb	r3, [r7, #6]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d01e      	beq.n	80022ea <gpioPinWrite+0x5a>
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].on_state);
 80022ac:	79fa      	ldrb	r2, [r7, #7]
 80022ae:	4920      	ldr	r1, [pc, #128]	; (8002330 <gpioPinWrite+0xa0>)
 80022b0:	4613      	mov	r3, r2
 80022b2:	005b      	lsls	r3, r3, #1
 80022b4:	4413      	add	r3, r2
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	440b      	add	r3, r1
 80022ba:	6818      	ldr	r0, [r3, #0]
 80022bc:	79fa      	ldrb	r2, [r7, #7]
 80022be:	491c      	ldr	r1, [pc, #112]	; (8002330 <gpioPinWrite+0xa0>)
 80022c0:	4613      	mov	r3, r2
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	4413      	add	r3, r2
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	440b      	add	r3, r1
 80022ca:	3304      	adds	r3, #4
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	b299      	uxth	r1, r3
 80022d0:	79fa      	ldrb	r2, [r7, #7]
 80022d2:	4c17      	ldr	r4, [pc, #92]	; (8002330 <gpioPinWrite+0xa0>)
 80022d4:	4613      	mov	r3, r2
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	4413      	add	r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	4423      	add	r3, r4
 80022de:	3309      	adds	r3, #9
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	461a      	mov	r2, r3
 80022e4:	f006 fd06 	bl	8008cf4 <HAL_GPIO_WritePin>
 80022e8:	e01f      	b.n	800232a <gpioPinWrite+0x9a>
  }
  else
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].off_state);
 80022ea:	79fa      	ldrb	r2, [r7, #7]
 80022ec:	4910      	ldr	r1, [pc, #64]	; (8002330 <gpioPinWrite+0xa0>)
 80022ee:	4613      	mov	r3, r2
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	4413      	add	r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	440b      	add	r3, r1
 80022f8:	6818      	ldr	r0, [r3, #0]
 80022fa:	79fa      	ldrb	r2, [r7, #7]
 80022fc:	490c      	ldr	r1, [pc, #48]	; (8002330 <gpioPinWrite+0xa0>)
 80022fe:	4613      	mov	r3, r2
 8002300:	005b      	lsls	r3, r3, #1
 8002302:	4413      	add	r3, r2
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	440b      	add	r3, r1
 8002308:	3304      	adds	r3, #4
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	b299      	uxth	r1, r3
 800230e:	79fa      	ldrb	r2, [r7, #7]
 8002310:	4c07      	ldr	r4, [pc, #28]	; (8002330 <gpioPinWrite+0xa0>)
 8002312:	4613      	mov	r3, r2
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	4413      	add	r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	4423      	add	r3, r4
 800231c:	330a      	adds	r3, #10
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	461a      	mov	r2, r3
 8002322:	f006 fce7 	bl	8008cf4 <HAL_GPIO_WritePin>
 8002326:	e000      	b.n	800232a <gpioPinWrite+0x9a>
    return;
 8002328:	bf00      	nop
  }
}
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	bd90      	pop	{r4, r7, pc}
 8002330:	080127cc 	.word	0x080127cc

08002334 <gpioPinRead>:

bool gpioPinRead(uint8_t ch)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	4603      	mov	r3, r0
 800233c:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 800233e:	2300      	movs	r3, #0
 8002340:	73fb      	strb	r3, [r7, #15]

  if (ch >= GPIO_MAX_CH)
 8002342:	79fb      	ldrb	r3, [r7, #7]
 8002344:	2b0c      	cmp	r3, #12
 8002346:	d901      	bls.n	800234c <gpioPinRead+0x18>
  {
    return false;
 8002348:	2300      	movs	r3, #0
 800234a:	e024      	b.n	8002396 <gpioPinRead+0x62>
  }

  if (HAL_GPIO_ReadPin(gpio_tbl[ch].port, gpio_tbl[ch].pin) == gpio_tbl[ch].on_state)
 800234c:	79fa      	ldrb	r2, [r7, #7]
 800234e:	4914      	ldr	r1, [pc, #80]	; (80023a0 <gpioPinRead+0x6c>)
 8002350:	4613      	mov	r3, r2
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	4413      	add	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	440b      	add	r3, r1
 800235a:	6818      	ldr	r0, [r3, #0]
 800235c:	79fa      	ldrb	r2, [r7, #7]
 800235e:	4910      	ldr	r1, [pc, #64]	; (80023a0 <gpioPinRead+0x6c>)
 8002360:	4613      	mov	r3, r2
 8002362:	005b      	lsls	r3, r3, #1
 8002364:	4413      	add	r3, r2
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	440b      	add	r3, r1
 800236a:	3304      	adds	r3, #4
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	b29b      	uxth	r3, r3
 8002370:	4619      	mov	r1, r3
 8002372:	f006 fca7 	bl	8008cc4 <HAL_GPIO_ReadPin>
 8002376:	4603      	mov	r3, r0
 8002378:	4618      	mov	r0, r3
 800237a:	79fa      	ldrb	r2, [r7, #7]
 800237c:	4908      	ldr	r1, [pc, #32]	; (80023a0 <gpioPinRead+0x6c>)
 800237e:	4613      	mov	r3, r2
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	4413      	add	r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	440b      	add	r3, r1
 8002388:	3309      	adds	r3, #9
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	4298      	cmp	r0, r3
 800238e:	d101      	bne.n	8002394 <gpioPinRead+0x60>
  {
    ret = true;
 8002390:	2301      	movs	r3, #1
 8002392:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002394:	7bfb      	ldrb	r3, [r7, #15]
}
 8002396:	4618      	mov	r0, r3
 8002398:	3710      	adds	r7, #16
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	080127cc 	.word	0x080127cc

080023a4 <TransferDoneISR>:
#ifdef _USE_HW_CLI
static void cliLcd(cli_args_t *args);
#endif

void TransferDoneISR(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  fps_time = millis() - fps_pre_time;
 80023a8:	f7fe ffa1 	bl	80012ee <millis>
 80023ac:	4602      	mov	r2, r0
 80023ae:	4b0d      	ldr	r3, [pc, #52]	; (80023e4 <TransferDoneISR+0x40>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	4a0c      	ldr	r2, [pc, #48]	; (80023e8 <TransferDoneISR+0x44>)
 80023b6:	6013      	str	r3, [r2, #0]
  fps_pre_time = millis();
 80023b8:	f7fe ff99 	bl	80012ee <millis>
 80023bc:	4603      	mov	r3, r0
 80023be:	4a09      	ldr	r2, [pc, #36]	; (80023e4 <TransferDoneISR+0x40>)
 80023c0:	6013      	str	r3, [r2, #0]

  if (fps_time > 0)
 80023c2:	4b09      	ldr	r3, [pc, #36]	; (80023e8 <TransferDoneISR+0x44>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d007      	beq.n	80023da <TransferDoneISR+0x36>
  {
    fps_count = 1000 / fps_time;
 80023ca:	4b07      	ldr	r3, [pc, #28]	; (80023e8 <TransferDoneISR+0x44>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80023d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d6:	4a05      	ldr	r2, [pc, #20]	; (80023ec <TransferDoneISR+0x48>)
 80023d8:	6013      	str	r3, [r2, #0]
  }

  lcd_request_draw = false;
 80023da:	4b05      	ldr	r3, [pc, #20]	; (80023f0 <TransferDoneISR+0x4c>)
 80023dc:	2200      	movs	r2, #0
 80023de:	701a      	strb	r2, [r3, #0]
}
 80023e0:	bf00      	nop
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	20000570 	.word	0x20000570
 80023e8:	20000574 	.word	0x20000574
 80023ec:	20000578 	.word	0x20000578
 80023f0:	2000056e 	.word	0x2000056e

080023f4 <lcdInit>:


bool lcdInit(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af02      	add	r7, sp, #8
  backlight_value = 100;
 80023fa:	4b25      	ldr	r3, [pc, #148]	; (8002490 <lcdInit+0x9c>)
 80023fc:	2264      	movs	r2, #100	; 0x64
 80023fe:	701a      	strb	r2, [r3, #0]


#ifdef _USE_HW_ST7735
  is_init = st7735Init();
 8002400:	f003 ff12 	bl	8006228 <st7735Init>
 8002404:	4603      	mov	r3, r0
 8002406:	461a      	mov	r2, r3
 8002408:	4b22      	ldr	r3, [pc, #136]	; (8002494 <lcdInit+0xa0>)
 800240a:	701a      	strb	r2, [r3, #0]
  st7735InitDriver(&lcd);
 800240c:	4822      	ldr	r0, [pc, #136]	; (8002498 <lcdInit+0xa4>)
 800240e:	f003 ff17 	bl	8006240 <st7735InitDriver>
#ifdef _USE_HW_SSD1306
  is_init = ssd1306Init();
  ssd1306InitDriver(&lcd);
#endif

  lcd.setCallBack(TransferDoneISR);
 8002412:	4b21      	ldr	r3, [pc, #132]	; (8002498 <lcdInit+0xa4>)
 8002414:	695b      	ldr	r3, [r3, #20]
 8002416:	4821      	ldr	r0, [pc, #132]	; (800249c <lcdInit+0xa8>)
 8002418:	4798      	blx	r3


  for (int i=0; i<LCD_WIDTH*LCD_HEIGHT; i++)
 800241a:	2300      	movs	r3, #0
 800241c:	607b      	str	r3, [r7, #4]
 800241e:	e007      	b.n	8002430 <lcdInit+0x3c>
  {
    frame_buffer[0][i] = black;
 8002420:	4a1f      	ldr	r2, [pc, #124]	; (80024a0 <lcdInit+0xac>)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2100      	movs	r1, #0
 8002426:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i=0; i<LCD_WIDTH*LCD_HEIGHT; i++)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	3301      	adds	r3, #1
 800242e:	607b      	str	r3, [r7, #4]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8002436:	dbf3      	blt.n	8002420 <lcdInit+0x2c>
  }
  memset(frame_buffer, 0x00, sizeof(frame_buffer));
 8002438:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 800243c:	2100      	movs	r1, #0
 800243e:	4818      	ldr	r0, [pc, #96]	; (80024a0 <lcdInit+0xac>)
 8002440:	f00b fe9e 	bl	800e180 <memset>

  p_draw_frame_buf = frame_buffer[frame_index];
 8002444:	4b17      	ldr	r3, [pc, #92]	; (80024a4 <lcdInit+0xb0>)
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	461a      	mov	r2, r3
 800244a:	4613      	mov	r3, r2
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	4413      	add	r3, r2
 8002450:	035b      	lsls	r3, r3, #13
 8002452:	4a13      	ldr	r2, [pc, #76]	; (80024a0 <lcdInit+0xac>)
 8002454:	4413      	add	r3, r2
 8002456:	4a14      	ldr	r2, [pc, #80]	; (80024a8 <lcdInit+0xb4>)
 8002458:	6013      	str	r3, [r2, #0]


  lcdDrawFillRect(0, 0, LCD_WIDTH, LCD_HEIGHT, black);
 800245a:	2300      	movs	r3, #0
 800245c:	9300      	str	r3, [sp, #0]
 800245e:	2380      	movs	r3, #128	; 0x80
 8002460:	22a0      	movs	r2, #160	; 0xa0
 8002462:	2100      	movs	r1, #0
 8002464:	2000      	movs	r0, #0
 8002466:	f000 fbbb 	bl	8002be0 <lcdDrawFillRect>
  lcdUpdateDraw();
 800246a:	f000 fa7f 	bl	800296c <lcdUpdateDraw>

  lcdSetBackLight(100);
 800246e:	2064      	movs	r0, #100	; 0x64
 8002470:	f000 f828 	bl	80024c4 <lcdSetBackLight>


  if (is_init != true)
 8002474:	4b07      	ldr	r3, [pc, #28]	; (8002494 <lcdInit+0xa0>)
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	f083 0301 	eor.w	r3, r3, #1
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <lcdInit+0x92>
  {
    return false;
 8002482:	2300      	movs	r3, #0
 8002484:	e000      	b.n	8002488 <lcdInit+0x94>

#ifdef _USE_HW_CLI
  cliAdd("lcd", cliLcd);
#endif

  return true;
 8002486:	2301      	movs	r3, #1
}
 8002488:	4618      	mov	r0, r3
 800248a:	3708      	adds	r7, #8
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	2000007c 	.word	0x2000007c
 8002494:	2000056c 	.word	0x2000056c
 8002498:	20000550 	.word	0x20000550
 800249c:	080023a5 	.word	0x080023a5
 80024a0:	20000580 	.word	0x20000580
 80024a4:	2000056d 	.word	0x2000056d
 80024a8:	2000057c 	.word	0x2000057c

080024ac <lcdIsInit>:
{
  return draw_frame_time;
}

bool lcdIsInit(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  return is_init;
 80024b0:	4b03      	ldr	r3, [pc, #12]	; (80024c0 <lcdIsInit+0x14>)
 80024b2:	781b      	ldrb	r3, [r3, #0]
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	2000056c 	.word	0x2000056c

080024c4 <lcdSetBackLight>:
{
  return backlight_value;
}

void lcdSetBackLight(uint8_t value)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	4603      	mov	r3, r0
 80024cc:	71fb      	strb	r3, [r7, #7]
  value = constrain(value, 0, 100);
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	2b64      	cmp	r3, #100	; 0x64
 80024d2:	bf28      	it	cs
 80024d4:	2364      	movcs	r3, #100	; 0x64
 80024d6:	71fb      	strb	r3, [r7, #7]

  if (value != backlight_value)
 80024d8:	4b0c      	ldr	r3, [pc, #48]	; (800250c <lcdSetBackLight+0x48>)
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	79fa      	ldrb	r2, [r7, #7]
 80024de:	429a      	cmp	r2, r3
 80024e0:	d002      	beq.n	80024e8 <lcdSetBackLight+0x24>
  {
    backlight_value = value;
 80024e2:	4a0a      	ldr	r2, [pc, #40]	; (800250c <lcdSetBackLight+0x48>)
 80024e4:	79fb      	ldrb	r3, [r7, #7]
 80024e6:	7013      	strb	r3, [r2, #0]
  }

  if (backlight_value > 0)
 80024e8:	4b08      	ldr	r3, [pc, #32]	; (800250c <lcdSetBackLight+0x48>)
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d004      	beq.n	80024fa <lcdSetBackLight+0x36>
  {
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_HIGH);
 80024f0:	2101      	movs	r1, #1
 80024f2:	2001      	movs	r0, #1
 80024f4:	f7ff fecc 	bl	8002290 <gpioPinWrite>
  }
  else
  {
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_LOW);
  }
}
 80024f8:	e003      	b.n	8002502 <lcdSetBackLight+0x3e>
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_LOW);
 80024fa:	2100      	movs	r1, #0
 80024fc:	2001      	movs	r0, #1
 80024fe:	f7ff fec7 	bl	8002290 <gpioPinWrite>
}
 8002502:	bf00      	nop
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	2000007c 	.word	0x2000007c

08002510 <lcdDrawPixel>:
  return p_draw_frame_buf[y_pos * LCD_WIDTH + x_pos];
}

LCD_OPT_DEF void lcdDrawPixel(uint16_t x_pos, uint16_t y_pos, uint32_t rgb_code)
{
  p_draw_frame_buf[y_pos * LCD_WIDTH + x_pos] = rgb_code;
 8002510:	4b04      	ldr	r3, [pc, #16]	; (8002524 <lcdDrawPixel+0x14>)
 8002512:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 800251c:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
}
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	2000057c 	.word	0x2000057c

08002528 <lcdClearBuffer>:

  lcdUpdateDraw();
}

LCD_OPT_DEF void lcdClearBuffer(uint32_t rgb_code)
{
 8002528:	b510      	push	{r4, lr}
 800252a:	4604      	mov	r4, r0
  uint16_t *p_buf = lcdGetFrameBuffer();
 800252c:	f000 fa4a 	bl	80029c4 <lcdGetFrameBuffer>
 8002530:	f500 411f 	add.w	r1, r0, #40704	; 0x9f00

  for (int i=0; i<LCD_WIDTH * LCD_HEIGHT; i++)
  {
    p_buf[i] = rgb_code;
 8002534:	b2a2      	uxth	r2, r4
 8002536:	1e83      	subs	r3, r0, #2
 8002538:	31fe      	adds	r1, #254	; 0xfe
 800253a:	f823 2f02 	strh.w	r2, [r3, #2]!
  for (int i=0; i<LCD_WIDTH * LCD_HEIGHT; i++)
 800253e:	428b      	cmp	r3, r1
 8002540:	d1fb      	bne.n	800253a <lcdClearBuffer+0x12>
  }
}
 8002542:	bd10      	pop	{r4, pc}

08002544 <lcdDrawCircleHelper>:
    lcdDrawHLine(x0 - x, y0 - r, 2 * x+1, color);
  }
}

LCD_OPT_DEF void lcdDrawCircleHelper( int32_t x0, int32_t y0, int32_t r, uint8_t cornername, uint32_t color)
{
 8002544:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8002548:	4616      	mov	r6, r2
 800254a:	b086      	sub	sp, #24
  int32_t f     = 1 - r;
  int32_t ddF_x = 1;
  int32_t ddF_y = -2 * r;
  int32_t x     = 0;

  while (x < r)
 800254c:	2e00      	cmp	r6, #0
{
 800254e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  int32_t ddF_y = -2 * r;
 8002550:	ebc6 7bc6 	rsb	fp, r6, r6, lsl #31
  while (x < r)
 8002554:	f340 808d 	ble.w	8002672 <lcdDrawCircleHelper+0x12e>
    x++;
    ddF_x += 2;
    f     += ddF_x;
    if (cornername & 0x4)
    {
      lcdDrawPixel(x0 + x, y0 + r, color);
 8002558:	fa1f f981 	uxth.w	r9, r1
 800255c:	f003 0104 	and.w	r1, r3, #4
 8002560:	9103      	str	r1, [sp, #12]
 8002562:	f003 0102 	and.w	r1, r3, #2
 8002566:	9101      	str	r1, [sp, #4]
 8002568:	f003 0108 	and.w	r1, r3, #8
 800256c:	f003 0301 	and.w	r3, r3, #1
 8002570:	f1c6 0401 	rsb	r4, r6, #1
 8002574:	ea4f 0b4b 	mov.w	fp, fp, lsl #1
 8002578:	fa1f f880 	uxth.w	r8, r0
 800257c:	9102      	str	r1, [sp, #8]
 800257e:	9304      	str	r3, [sp, #16]
  int32_t x     = 0;
 8002580:	2500      	movs	r5, #0
 8002582:	e00a      	b.n	800259a <lcdDrawCircleHelper+0x56>
      lcdDrawPixel(x0 + r, y0 + x, color);
    }
    if (cornername & 0x2)
 8002584:	9b01      	ldr	r3, [sp, #4]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d12c      	bne.n	80025e4 <lcdDrawCircleHelper+0xa0>
    {
      lcdDrawPixel(x0 + x, y0 - r, color);
      lcdDrawPixel(x0 + r, y0 - x, color);
    }
    if (cornername & 0x8)
 800258a:	9b02      	ldr	r3, [sp, #8]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d141      	bne.n	8002614 <lcdDrawCircleHelper+0xd0>
    {
      lcdDrawPixel(x0 - r, y0 + x, color);
      lcdDrawPixel(x0 - x, y0 + r, color);
    }
    if (cornername & 0x1)
 8002590:	9b04      	ldr	r3, [sp, #16]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d156      	bne.n	8002644 <lcdDrawCircleHelper+0x100>
  while (x < r)
 8002596:	42ae      	cmp	r6, r5
 8002598:	dd6b      	ble.n	8002672 <lcdDrawCircleHelper+0x12e>
    if (f >= 0)
 800259a:	2c00      	cmp	r4, #0
 800259c:	db03      	blt.n	80025a6 <lcdDrawCircleHelper+0x62>
      ddF_y += 2;
 800259e:	f10b 0b02 	add.w	fp, fp, #2
      r--;
 80025a2:	3e01      	subs	r6, #1
      f     += ddF_y;
 80025a4:	445c      	add	r4, fp
    x++;
 80025a6:	3501      	adds	r5, #1
    if (cornername & 0x4)
 80025a8:	9b03      	ldr	r3, [sp, #12]
    f     += ddF_x;
 80025aa:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 80025ae:	3401      	adds	r4, #1
    if (cornername & 0x4)
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d0e7      	beq.n	8002584 <lcdDrawCircleHelper+0x40>
      lcdDrawPixel(x0 + x, y0 + r, color);
 80025b4:	b2b3      	uxth	r3, r6
 80025b6:	fa1f fa85 	uxth.w	sl, r5
 80025ba:	eb09 0103 	add.w	r1, r9, r3
 80025be:	eb08 000a 	add.w	r0, r8, sl
 80025c2:	b289      	uxth	r1, r1
 80025c4:	b280      	uxth	r0, r0
 80025c6:	9305      	str	r3, [sp, #20]
 80025c8:	f7ff ffa2 	bl	8002510 <lcdDrawPixel>
      lcdDrawPixel(x0 + r, y0 + x, color);
 80025cc:	9b05      	ldr	r3, [sp, #20]
 80025ce:	eb09 010a 	add.w	r1, r9, sl
 80025d2:	eb08 0003 	add.w	r0, r8, r3
 80025d6:	b289      	uxth	r1, r1
 80025d8:	b280      	uxth	r0, r0
 80025da:	f7ff ff99 	bl	8002510 <lcdDrawPixel>
    if (cornername & 0x2)
 80025de:	9b01      	ldr	r3, [sp, #4]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d0d2      	beq.n	800258a <lcdDrawCircleHelper+0x46>
      lcdDrawPixel(x0 + x, y0 - r, color);
 80025e4:	b2b3      	uxth	r3, r6
 80025e6:	fa1f fa85 	uxth.w	sl, r5
 80025ea:	eba9 0103 	sub.w	r1, r9, r3
 80025ee:	eb08 000a 	add.w	r0, r8, sl
 80025f2:	b289      	uxth	r1, r1
 80025f4:	b280      	uxth	r0, r0
 80025f6:	9305      	str	r3, [sp, #20]
 80025f8:	f7ff ff8a 	bl	8002510 <lcdDrawPixel>
      lcdDrawPixel(x0 + r, y0 - x, color);
 80025fc:	9b05      	ldr	r3, [sp, #20]
 80025fe:	eba9 010a 	sub.w	r1, r9, sl
 8002602:	eb08 0003 	add.w	r0, r8, r3
 8002606:	b289      	uxth	r1, r1
 8002608:	b280      	uxth	r0, r0
 800260a:	f7ff ff81 	bl	8002510 <lcdDrawPixel>
    if (cornername & 0x8)
 800260e:	9b02      	ldr	r3, [sp, #8]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d0bd      	beq.n	8002590 <lcdDrawCircleHelper+0x4c>
 8002614:	b2ab      	uxth	r3, r5
      lcdDrawPixel(x0 - r, y0 + x, color);
 8002616:	fa1f fa86 	uxth.w	sl, r6
 800261a:	eb09 0103 	add.w	r1, r9, r3
 800261e:	eba8 000a 	sub.w	r0, r8, sl
 8002622:	b289      	uxth	r1, r1
 8002624:	b280      	uxth	r0, r0
 8002626:	9305      	str	r3, [sp, #20]
 8002628:	f7ff ff72 	bl	8002510 <lcdDrawPixel>
      lcdDrawPixel(x0 - x, y0 + r, color);
 800262c:	9b05      	ldr	r3, [sp, #20]
 800262e:	eb0a 0109 	add.w	r1, sl, r9
 8002632:	eba8 0003 	sub.w	r0, r8, r3
 8002636:	b289      	uxth	r1, r1
 8002638:	b280      	uxth	r0, r0
 800263a:	f7ff ff69 	bl	8002510 <lcdDrawPixel>
    if (cornername & 0x1)
 800263e:	9b04      	ldr	r3, [sp, #16]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d0a8      	beq.n	8002596 <lcdDrawCircleHelper+0x52>
 8002644:	b2ab      	uxth	r3, r5
    {
      lcdDrawPixel(x0 - r, y0 - x, color);
 8002646:	fa1f fa86 	uxth.w	sl, r6
 800264a:	eba9 0103 	sub.w	r1, r9, r3
 800264e:	eba8 000a 	sub.w	r0, r8, sl
 8002652:	b289      	uxth	r1, r1
 8002654:	b280      	uxth	r0, r0
 8002656:	9305      	str	r3, [sp, #20]
 8002658:	f7ff ff5a 	bl	8002510 <lcdDrawPixel>
      lcdDrawPixel(x0 - x, y0 - r, color);
 800265c:	9b05      	ldr	r3, [sp, #20]
 800265e:	eba9 010a 	sub.w	r1, r9, sl
 8002662:	eba8 0003 	sub.w	r0, r8, r3
 8002666:	b289      	uxth	r1, r1
 8002668:	b280      	uxth	r0, r0
 800266a:	f7ff ff51 	bl	8002510 <lcdDrawPixel>
  while (x < r)
 800266e:	42ae      	cmp	r6, r5
 8002670:	dc93      	bgt.n	800259a <lcdDrawCircleHelper+0x56>
    }
  }
}
 8002672:	b006      	add	sp, #24
 8002674:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

08002678 <lcdDrawRoundRect>:

LCD_OPT_DEF void lcdDrawRoundRect(int32_t x, int32_t y, int32_t w, int32_t h, int32_t r, uint32_t color)
{
 8002678:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 800267c:	b08a      	sub	sp, #40	; 0x28
 800267e:	4694      	mov	ip, r2
 8002680:	9e12      	ldr	r6, [sp, #72]	; 0x48
  // smarter version
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8002682:	f8cd c00c 	str.w	ip, [sp, #12]
 8002686:	fa1f f886 	uxth.w	r8, r6
 800268a:	ea4f 0248 	mov.w	r2, r8, lsl #1
{
 800268e:	460c      	mov	r4, r1
 8002690:	b291      	uxth	r1, r2
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8002692:	f8bd 200c 	ldrh.w	r2, [sp, #12]
{
 8002696:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800269a:	4605      	mov	r5, r0
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 800269c:	b280      	uxth	r0, r0
 800269e:	e9cd 2106 	strd	r2, r1, [sp, #24]
 80026a2:	9005      	str	r0, [sp, #20]
 80026a4:	1a52      	subs	r2, r2, r1
 80026a6:	4440      	add	r0, r8
{
 80026a8:	4699      	mov	r9, r3
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 80026aa:	b200      	sxth	r0, r0
 80026ac:	fa1f f38a 	uxth.w	r3, sl
 80026b0:	b212      	sxth	r2, r2
 80026b2:	b221      	sxth	r1, r4
 80026b4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80026b8:	9004      	str	r0, [sp, #16]
 80026ba:	f000 fa6b 	bl	8002b94 <lcdDrawHLine>
  lcdDrawHLine(x + r    , y + h - 1, w - r - r, color); // Bottom
 80026be:	9804      	ldr	r0, [sp, #16]
 80026c0:	f8cd 9010 	str.w	r9, [sp, #16]
 80026c4:	f8bd 9010 	ldrh.w	r9, [sp, #16]
 80026c8:	9a08      	ldr	r2, [sp, #32]
 80026ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80026cc:	9308      	str	r3, [sp, #32]
 80026ce:	fa1f fb84 	uxth.w	fp, r4
 80026d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80026d6:	4459      	add	r1, fp
 80026d8:	b209      	sxth	r1, r1
 80026da:	f000 fa5b 	bl	8002b94 <lcdDrawHLine>
  lcdDrawVLine(x        , y + r    , h - r - r, color); // Left
 80026de:	9b07      	ldr	r3, [sp, #28]
 80026e0:	eb08 010b 	add.w	r1, r8, fp
 80026e4:	eba9 0203 	sub.w	r2, r9, r3
 80026e8:	9b08      	ldr	r3, [sp, #32]
 80026ea:	b209      	sxth	r1, r1
 80026ec:	b212      	sxth	r2, r2
 80026ee:	b228      	sxth	r0, r5
 80026f0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80026f4:	9107      	str	r1, [sp, #28]
 80026f6:	f000 fa27 	bl	8002b48 <lcdDrawVLine>
  lcdDrawVLine(x + w - 1, y + r    , h - r - r, color); // Right
 80026fa:	9a06      	ldr	r2, [sp, #24]
 80026fc:	9b05      	ldr	r3, [sp, #20]
 80026fe:	9907      	ldr	r1, [sp, #28]
 8002700:	1e50      	subs	r0, r2, #1
 8002702:	4418      	add	r0, r3

  // draw four corners
  lcdDrawCircleHelper(x + r        , y + r        , r, 1, color);
 8002704:	eb05 0806 	add.w	r8, r5, r6
  lcdDrawVLine(x + w - 1, y + r    , h - r - r, color); // Right
 8002708:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800270c:	b200      	sxth	r0, r0
 800270e:	f000 fa1b 	bl	8002b48 <lcdDrawVLine>
  lcdDrawCircleHelper(x + r        , y + r        , r, 1, color);
 8002712:	1931      	adds	r1, r6, r4
 8002714:	4632      	mov	r2, r6
 8002716:	4640      	mov	r0, r8
 8002718:	f8cd a000 	str.w	sl, [sp]
 800271c:	2301      	movs	r3, #1
 800271e:	9105      	str	r1, [sp, #20]
 8002720:	f7ff ff10 	bl	8002544 <lcdDrawCircleHelper>
  lcdDrawCircleHelper(x + w - r - 1, y + r        , r, 2, color);
 8002724:	9803      	ldr	r0, [sp, #12]
 8002726:	9905      	ldr	r1, [sp, #20]
 8002728:	f8cd a000 	str.w	sl, [sp]
 800272c:	4428      	add	r0, r5
 800272e:	1b80      	subs	r0, r0, r6
 8002730:	3801      	subs	r0, #1
 8002732:	4632      	mov	r2, r6
 8002734:	2302      	movs	r3, #2
 8002736:	9003      	str	r0, [sp, #12]
 8002738:	f7ff ff04 	bl	8002544 <lcdDrawCircleHelper>
  lcdDrawCircleHelper(x + w - r - 1, y + h - r - 1, r, 4, color);
 800273c:	9904      	ldr	r1, [sp, #16]
 800273e:	9803      	ldr	r0, [sp, #12]
 8002740:	f8cd a000 	str.w	sl, [sp]
 8002744:	4421      	add	r1, r4
 8002746:	1b89      	subs	r1, r1, r6
 8002748:	3901      	subs	r1, #1
 800274a:	4632      	mov	r2, r6
 800274c:	2304      	movs	r3, #4
 800274e:	9103      	str	r1, [sp, #12]
 8002750:	f7ff fef8 	bl	8002544 <lcdDrawCircleHelper>
  lcdDrawCircleHelper(x + r        , y + h - r - 1, r, 8, color);
 8002754:	9903      	ldr	r1, [sp, #12]
 8002756:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
 800275a:	2308      	movs	r3, #8
 800275c:	4632      	mov	r2, r6
 800275e:	4640      	mov	r0, r8
}
 8002760:	b00a      	add	sp, #40	; 0x28
 8002762:	e8bd 4f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  lcdDrawCircleHelper(x + r        , y + h - r - 1, r, 8, color);
 8002766:	f7ff beed 	b.w	8002544 <lcdDrawCircleHelper>
 800276a:	bf00      	nop

0800276c <lcdDrawFillCircleHelper>:

LCD_OPT_DEF void lcdDrawFillCircleHelper(int32_t x0, int32_t y0, int32_t r, uint8_t cornername, int32_t delta, uint32_t color)
{
 800276c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8002770:	4690      	mov	r8, r2
 8002772:	b086      	sub	sp, #24
  int32_t f     = 1 - r;
  int32_t ddF_x = 1;
  int32_t ddF_y = -r - r;
 8002774:	f1c8 0a00 	rsb	sl, r8, #0
  int32_t y     = 0;

  delta++;

  while (y < r)
 8002778:	f1b8 0f00 	cmp.w	r8, #0
{
 800277c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  int32_t ddF_y = -r - r;
 800277e:	ebaa 0a08 	sub.w	sl, sl, r8
  while (y < r)
 8002782:	dd6f      	ble.n	8002864 <lcdDrawFillCircleHelper+0xf8>
 8002784:	3201      	adds	r2, #1
 8002786:	b292      	uxth	r2, r2
 8002788:	1c95      	adds	r5, r2, #2
 800278a:	9204      	str	r2, [sp, #16]
 800278c:	f003 0201 	and.w	r2, r3, #1
 8002790:	f003 0302 	and.w	r3, r3, #2
 8002794:	9302      	str	r3, [sp, #8]
    ddF_x += 2;
    f     += ddF_x;

    if (cornername & 0x1)
    {
      lcdDrawHLine(x0 - r, y0 + y, r + r + delta, color);
 8002796:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002798:	9203      	str	r2, [sp, #12]
 800279a:	b280      	uxth	r0, r0
 800279c:	b289      	uxth	r1, r1
 800279e:	f1c8 0401 	rsb	r4, r8, #1
 80027a2:	9000      	str	r0, [sp, #0]
 80027a4:	9101      	str	r1, [sp, #4]
 80027a6:	b2ad      	uxth	r5, r5
  int32_t y     = 0;
 80027a8:	2600      	movs	r6, #0
      lcdDrawHLine(x0 - r, y0 + y, r + r + delta, color);
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	e006      	b.n	80027bc <lcdDrawFillCircleHelper+0x50>
      lcdDrawHLine(x0 - y, y0 + r, y + y + delta, color);
    }
    if (cornername & 0x2)
 80027ae:	9a02      	ldr	r2, [sp, #8]
 80027b0:	2a00      	cmp	r2, #0
 80027b2:	d133      	bne.n	800281c <lcdDrawFillCircleHelper+0xb0>
  while (y < r)
 80027b4:	3502      	adds	r5, #2
 80027b6:	45b0      	cmp	r8, r6
 80027b8:	b2ad      	uxth	r5, r5
 80027ba:	dd53      	ble.n	8002864 <lcdDrawFillCircleHelper+0xf8>
    if (f >= 0)
 80027bc:	2c00      	cmp	r4, #0
    y++;
 80027be:	f106 0601 	add.w	r6, r6, #1
    if (f >= 0)
 80027c2:	db04      	blt.n	80027ce <lcdDrawFillCircleHelper+0x62>
      ddF_y += 2;
 80027c4:	f10a 0a02 	add.w	sl, sl, #2
      r--;
 80027c8:	f108 38ff 	add.w	r8, r8, #4294967295
      f     += ddF_y;
 80027cc:	4454      	add	r4, sl
    if (cornername & 0x1)
 80027ce:	9a03      	ldr	r2, [sp, #12]
    f     += ddF_x;
 80027d0:	eb04 0446 	add.w	r4, r4, r6, lsl #1
 80027d4:	3401      	adds	r4, #1
    if (cornername & 0x1)
 80027d6:	2a00      	cmp	r2, #0
 80027d8:	d0e9      	beq.n	80027ae <lcdDrawFillCircleHelper+0x42>
      lcdDrawHLine(x0 - r, y0 + y, r + r + delta, color);
 80027da:	9a04      	ldr	r2, [sp, #16]
 80027dc:	9901      	ldr	r1, [sp, #4]
 80027de:	9800      	ldr	r0, [sp, #0]
 80027e0:	9305      	str	r3, [sp, #20]
 80027e2:	fa1f f988 	uxth.w	r9, r8
 80027e6:	fa1f fb86 	uxth.w	fp, r6
 80027ea:	eb02 0249 	add.w	r2, r2, r9, lsl #1
 80027ee:	4459      	add	r1, fp
 80027f0:	eba0 0009 	sub.w	r0, r0, r9
 80027f4:	b212      	sxth	r2, r2
 80027f6:	b209      	sxth	r1, r1
 80027f8:	b200      	sxth	r0, r0
 80027fa:	f000 f9cb 	bl	8002b94 <lcdDrawHLine>
      lcdDrawHLine(x0 - y, y0 + r, y + y + delta, color);
 80027fe:	9901      	ldr	r1, [sp, #4]
 8002800:	9800      	ldr	r0, [sp, #0]
 8002802:	9b05      	ldr	r3, [sp, #20]
 8002804:	4449      	add	r1, r9
 8002806:	eba0 000b 	sub.w	r0, r0, fp
 800280a:	b22a      	sxth	r2, r5
 800280c:	b209      	sxth	r1, r1
 800280e:	b200      	sxth	r0, r0
 8002810:	f000 f9c0 	bl	8002b94 <lcdDrawHLine>
    if (cornername & 0x2)
 8002814:	9a02      	ldr	r2, [sp, #8]
      lcdDrawHLine(x0 - y, y0 + r, y + y + delta, color);
 8002816:	9b05      	ldr	r3, [sp, #20]
    if (cornername & 0x2)
 8002818:	2a00      	cmp	r2, #0
 800281a:	d0cb      	beq.n	80027b4 <lcdDrawFillCircleHelper+0x48>
    {
      lcdDrawHLine(x0 - r, y0 - y, r + r + delta, color); // 11995, 1090
 800281c:	9a04      	ldr	r2, [sp, #16]
 800281e:	9901      	ldr	r1, [sp, #4]
 8002820:	9800      	ldr	r0, [sp, #0]
 8002822:	9305      	str	r3, [sp, #20]
 8002824:	fa1f f988 	uxth.w	r9, r8
 8002828:	fa1f fb86 	uxth.w	fp, r6
 800282c:	eb02 0249 	add.w	r2, r2, r9, lsl #1
 8002830:	eba1 010b 	sub.w	r1, r1, fp
 8002834:	eba0 0009 	sub.w	r0, r0, r9
 8002838:	b212      	sxth	r2, r2
 800283a:	b209      	sxth	r1, r1
 800283c:	b200      	sxth	r0, r0
 800283e:	f000 f9a9 	bl	8002b94 <lcdDrawHLine>
      lcdDrawHLine(x0 - y, y0 - r, y + y + delta, color);
 8002842:	9901      	ldr	r1, [sp, #4]
 8002844:	9800      	ldr	r0, [sp, #0]
 8002846:	9b05      	ldr	r3, [sp, #20]
 8002848:	eba1 0109 	sub.w	r1, r1, r9
 800284c:	eba0 000b 	sub.w	r0, r0, fp
 8002850:	b22a      	sxth	r2, r5
 8002852:	b209      	sxth	r1, r1
 8002854:	b200      	sxth	r0, r0
 8002856:	f000 f99d 	bl	8002b94 <lcdDrawHLine>
  while (y < r)
 800285a:	3502      	adds	r5, #2
 800285c:	45b0      	cmp	r8, r6
      lcdDrawHLine(x0 - y, y0 - r, y + y + delta, color);
 800285e:	9b05      	ldr	r3, [sp, #20]
  while (y < r)
 8002860:	b2ad      	uxth	r5, r5
 8002862:	dcab      	bgt.n	80027bc <lcdDrawFillCircleHelper+0x50>
    }
  }
}
 8002864:	b006      	add	sp, #24
 8002866:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
 800286a:	bf00      	nop

0800286c <lcdDrawFillRoundRect>:

LCD_OPT_DEF void lcdDrawFillRoundRect(int32_t x, int32_t y, int32_t w, int32_t h, int32_t r, uint32_t color)
{
 800286c:	e92d 4770 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, lr}
 8002870:	b085      	sub	sp, #20
 8002872:	e9dd 690c 	ldrd	r6, r9, [sp, #48]	; 0x30
 8002876:	4688      	mov	r8, r1
 8002878:	4614      	mov	r4, r2
  // smarter version
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 800287a:	b2b1      	uxth	r1, r6
 800287c:	fa1f f289 	uxth.w	r2, r9
{
 8002880:	461d      	mov	r5, r3
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 8002882:	9200      	str	r2, [sp, #0]
 8002884:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8002888:	b222      	sxth	r2, r4
 800288a:	4441      	add	r1, r8

  // draw four corners
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 800288c:	eba4 0446 	sub.w	r4, r4, r6, lsl #1
 8002890:	4445      	add	r5, r8
{
 8002892:	4682      	mov	sl, r0
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 8002894:	3c01      	subs	r4, #1
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 8002896:	b21b      	sxth	r3, r3
 8002898:	b209      	sxth	r1, r1
 800289a:	b200      	sxth	r0, r0
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 800289c:	1bad      	subs	r5, r5, r6
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 800289e:	f000 f99f 	bl	8002be0 <lcdDrawFillRect>
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 80028a2:	eb0a 0006 	add.w	r0, sl, r6
 80028a6:	1e69      	subs	r1, r5, #1
 80028a8:	4632      	mov	r2, r6
 80028aa:	e9cd 4900 	strd	r4, r9, [sp]
 80028ae:	2301      	movs	r3, #1
 80028b0:	9003      	str	r0, [sp, #12]
 80028b2:	f7ff ff5b 	bl	800276c <lcdDrawFillCircleHelper>
  lcdDrawFillCircleHelper(x + r, y + r        , r, 2, w - r - r - 1, color);
 80028b6:	9803      	ldr	r0, [sp, #12]
 80028b8:	2302      	movs	r3, #2
 80028ba:	4632      	mov	r2, r6
 80028bc:	eb08 0106 	add.w	r1, r8, r6
 80028c0:	e9cd 490c 	strd	r4, r9, [sp, #48]	; 0x30
}
 80028c4:	b005      	add	sp, #20
 80028c6:	e8bd 4770 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, lr}
  lcdDrawFillCircleHelper(x + r, y + r        , r, 2, w - r - r - 1, color);
 80028ca:	f7ff bf4f 	b.w	800276c <lcdDrawFillCircleHelper>
 80028ce:	bf00      	nop

080028d0 <lcdDrawAvailable>:
{
  return fps_time;
}

bool lcdDrawAvailable(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  return !lcd_request_draw;
 80028d4:	4b08      	ldr	r3, [pc, #32]	; (80028f8 <lcdDrawAvailable+0x28>)
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	bf14      	ite	ne
 80028dc:	2301      	movne	r3, #1
 80028de:	2300      	moveq	r3, #0
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	f083 0301 	eor.w	r3, r3, #1
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	f003 0301 	and.w	r3, r3, #1
 80028ec:	b2db      	uxtb	r3, r3
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr
 80028f8:	2000056e 	.word	0x2000056e

080028fc <lcdRequestDraw>:

bool lcdRequestDraw(void)
{
 80028fc:	b598      	push	{r3, r4, r7, lr}
 80028fe:	af00      	add	r7, sp, #0
  if (is_init != true)
 8002900:	4b15      	ldr	r3, [pc, #84]	; (8002958 <lcdRequestDraw+0x5c>)
 8002902:	781b      	ldrb	r3, [r3, #0]
 8002904:	f083 0301 	eor.w	r3, r3, #1
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <lcdRequestDraw+0x16>
  {
    return false;
 800290e:	2300      	movs	r3, #0
 8002910:	e020      	b.n	8002954 <lcdRequestDraw+0x58>
  }
  if (lcd_request_draw == true)
 8002912:	4b12      	ldr	r3, [pc, #72]	; (800295c <lcdRequestDraw+0x60>)
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <lcdRequestDraw+0x22>
  {
    return false;
 800291a:	2300      	movs	r3, #0
 800291c:	e01a      	b.n	8002954 <lcdRequestDraw+0x58>
  }

  lcd.setWindow(0, 0, LCD_WIDTH-1, LCD_HEIGHT-1);
 800291e:	4b10      	ldr	r3, [pc, #64]	; (8002960 <lcdRequestDraw+0x64>)
 8002920:	689c      	ldr	r4, [r3, #8]
 8002922:	237f      	movs	r3, #127	; 0x7f
 8002924:	229f      	movs	r2, #159	; 0x9f
 8002926:	2100      	movs	r1, #0
 8002928:	2000      	movs	r0, #0
 800292a:	47a0      	blx	r4

  lcd_request_draw = true;
 800292c:	4b0b      	ldr	r3, [pc, #44]	; (800295c <lcdRequestDraw+0x60>)
 800292e:	2201      	movs	r2, #1
 8002930:	701a      	strb	r2, [r3, #0]
  lcd.sendBuffer((uint8_t *)frame_buffer[frame_index], LCD_WIDTH * LCD_HEIGHT, 0);
 8002932:	4b0b      	ldr	r3, [pc, #44]	; (8002960 <lcdRequestDraw+0x64>)
 8002934:	699c      	ldr	r4, [r3, #24]
 8002936:	4b0b      	ldr	r3, [pc, #44]	; (8002964 <lcdRequestDraw+0x68>)
 8002938:	781b      	ldrb	r3, [r3, #0]
 800293a:	461a      	mov	r2, r3
 800293c:	4613      	mov	r3, r2
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	4413      	add	r3, r2
 8002942:	035b      	lsls	r3, r3, #13
 8002944:	4a08      	ldr	r2, [pc, #32]	; (8002968 <lcdRequestDraw+0x6c>)
 8002946:	4413      	add	r3, r2
 8002948:	2200      	movs	r2, #0
 800294a:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 800294e:	4618      	mov	r0, r3
 8002950:	47a0      	blx	r4

  return true;
 8002952:	2301      	movs	r3, #1
}
 8002954:	4618      	mov	r0, r3
 8002956:	bd98      	pop	{r3, r4, r7, pc}
 8002958:	2000056c 	.word	0x2000056c
 800295c:	2000056e 	.word	0x2000056e
 8002960:	20000550 	.word	0x20000550
 8002964:	2000056d 	.word	0x2000056d
 8002968:	20000580 	.word	0x20000580

0800296c <lcdUpdateDraw>:

void lcdUpdateDraw(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  if (is_init != true)
 8002972:	4b13      	ldr	r3, [pc, #76]	; (80029c0 <lcdUpdateDraw+0x54>)
 8002974:	781b      	ldrb	r3, [r3, #0]
 8002976:	f083 0301 	eor.w	r3, r3, #1
 800297a:	b2db      	uxtb	r3, r3
 800297c:	2b00      	cmp	r3, #0
 800297e:	d118      	bne.n	80029b2 <lcdUpdateDraw+0x46>
  {
    return;
  }

  lcdRequestDraw();
 8002980:	f7ff ffbc 	bl	80028fc <lcdRequestDraw>

  pre_time = millis();
 8002984:	f7fe fcb3 	bl	80012ee <millis>
 8002988:	6078      	str	r0, [r7, #4]
  while(lcdDrawAvailable() != true)
 800298a:	e009      	b.n	80029a0 <lcdUpdateDraw+0x34>
  {
    delay(1);
 800298c:	2001      	movs	r0, #1
 800298e:	f7fe fca3 	bl	80012d8 <delay>
    if (millis()-pre_time >= 100)
 8002992:	f7fe fcac 	bl	80012ee <millis>
 8002996:	4602      	mov	r2, r0
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	2b63      	cmp	r3, #99	; 0x63
 800299e:	d80a      	bhi.n	80029b6 <lcdUpdateDraw+0x4a>
  while(lcdDrawAvailable() != true)
 80029a0:	f7ff ff96 	bl	80028d0 <lcdDrawAvailable>
 80029a4:	4603      	mov	r3, r0
 80029a6:	f083 0301 	eor.w	r3, r3, #1
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d1ed      	bne.n	800298c <lcdUpdateDraw+0x20>
 80029b0:	e002      	b.n	80029b8 <lcdUpdateDraw+0x4c>
    return;
 80029b2:	bf00      	nop
 80029b4:	e000      	b.n	80029b8 <lcdUpdateDraw+0x4c>
    {
      break;
 80029b6:	bf00      	nop
    }
  }
}
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	2000056c 	.word	0x2000056c

080029c4 <lcdGetFrameBuffer>:

  lcd.setWindow(x, y, w, h);
}

uint16_t *lcdGetFrameBuffer(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  return (uint16_t *)p_draw_frame_buf;
 80029c8:	4b03      	ldr	r3, [pc, #12]	; (80029d8 <lcdGetFrameBuffer+0x14>)
 80029ca:	681b      	ldr	r3, [r3, #0]
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	2000057c 	.word	0x2000057c

080029dc <lcdDrawLine>:
  return LCD_HEIGHT;
}


void lcdDrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 80029dc:	b590      	push	{r4, r7, lr}
 80029de:	b089      	sub	sp, #36	; 0x24
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	4604      	mov	r4, r0
 80029e4:	4608      	mov	r0, r1
 80029e6:	4611      	mov	r1, r2
 80029e8:	461a      	mov	r2, r3
 80029ea:	4623      	mov	r3, r4
 80029ec:	80fb      	strh	r3, [r7, #6]
 80029ee:	4603      	mov	r3, r0
 80029f0:	80bb      	strh	r3, [r7, #4]
 80029f2:	460b      	mov	r3, r1
 80029f4:	807b      	strh	r3, [r7, #2]
 80029f6:	4613      	mov	r3, r2
 80029f8:	803b      	strh	r3, [r7, #0]
  int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 80029fa:	f9b7 2000 	ldrsh.w	r2, [r7]
 80029fe:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002a08:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002a0c:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8002a10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a14:	1acb      	subs	r3, r1, r3
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	bfb8      	it	lt
 8002a1a:	425b      	neglt	r3, r3
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	bfcc      	ite	gt
 8002a20:	2301      	movgt	r3, #1
 8002a22:	2300      	movle	r3, #0
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	837b      	strh	r3, [r7, #26]

  if (x0 < 0) x0 = 0;
 8002a28:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	da01      	bge.n	8002a34 <lcdDrawLine+0x58>
 8002a30:	2300      	movs	r3, #0
 8002a32:	80fb      	strh	r3, [r7, #6]
  if (y0 < 0) y0 = 0;
 8002a34:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	da01      	bge.n	8002a40 <lcdDrawLine+0x64>
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	80bb      	strh	r3, [r7, #4]
  if (x1 < 0) x1 = 0;
 8002a40:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	da01      	bge.n	8002a4c <lcdDrawLine+0x70>
 8002a48:	2300      	movs	r3, #0
 8002a4a:	807b      	strh	r3, [r7, #2]
  if (y1 < 0) y1 = 0;
 8002a4c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	da01      	bge.n	8002a58 <lcdDrawLine+0x7c>
 8002a54:	2300      	movs	r3, #0
 8002a56:	803b      	strh	r3, [r7, #0]


  if (steep)
 8002a58:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d00b      	beq.n	8002a78 <lcdDrawLine+0x9c>
  {
    _swap_int16_t(x0, y0);
 8002a60:	88fb      	ldrh	r3, [r7, #6]
 8002a62:	833b      	strh	r3, [r7, #24]
 8002a64:	88bb      	ldrh	r3, [r7, #4]
 8002a66:	80fb      	strh	r3, [r7, #6]
 8002a68:	8b3b      	ldrh	r3, [r7, #24]
 8002a6a:	80bb      	strh	r3, [r7, #4]
    _swap_int16_t(x1, y1);
 8002a6c:	887b      	ldrh	r3, [r7, #2]
 8002a6e:	82fb      	strh	r3, [r7, #22]
 8002a70:	883b      	ldrh	r3, [r7, #0]
 8002a72:	807b      	strh	r3, [r7, #2]
 8002a74:	8afb      	ldrh	r3, [r7, #22]
 8002a76:	803b      	strh	r3, [r7, #0]
  }

  if (x0 > x1)
 8002a78:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002a7c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	dd0b      	ble.n	8002a9c <lcdDrawLine+0xc0>
  {
    _swap_int16_t(x0, x1);
 8002a84:	88fb      	ldrh	r3, [r7, #6]
 8002a86:	82bb      	strh	r3, [r7, #20]
 8002a88:	887b      	ldrh	r3, [r7, #2]
 8002a8a:	80fb      	strh	r3, [r7, #6]
 8002a8c:	8abb      	ldrh	r3, [r7, #20]
 8002a8e:	807b      	strh	r3, [r7, #2]
    _swap_int16_t(y0, y1);
 8002a90:	88bb      	ldrh	r3, [r7, #4]
 8002a92:	827b      	strh	r3, [r7, #18]
 8002a94:	883b      	ldrh	r3, [r7, #0]
 8002a96:	80bb      	strh	r3, [r7, #4]
 8002a98:	8a7b      	ldrh	r3, [r7, #18]
 8002a9a:	803b      	strh	r3, [r7, #0]
  }

  int16_t dx, dy;
  dx = x1 - x0;
 8002a9c:	887a      	ldrh	r2, [r7, #2]
 8002a9e:	88fb      	ldrh	r3, [r7, #6]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	823b      	strh	r3, [r7, #16]
  dy = abs(y1 - y0);
 8002aa6:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002aaa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	bfb8      	it	lt
 8002ab4:	425b      	neglt	r3, r3
 8002ab6:	81fb      	strh	r3, [r7, #14]

  int16_t err = dx / 2;
 8002ab8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002abc:	0fda      	lsrs	r2, r3, #31
 8002abe:	4413      	add	r3, r2
 8002ac0:	105b      	asrs	r3, r3, #1
 8002ac2:	83fb      	strh	r3, [r7, #30]
  int16_t ystep;

  if (y0 < y1)
 8002ac4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002ac8:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	da02      	bge.n	8002ad6 <lcdDrawLine+0xfa>
  {
    ystep = 1;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	83bb      	strh	r3, [r7, #28]
 8002ad4:	e02d      	b.n	8002b32 <lcdDrawLine+0x156>
  } else {
    ystep = -1;
 8002ad6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ada:	83bb      	strh	r3, [r7, #28]
  }

  for (; x0<=x1; x0++)
 8002adc:	e029      	b.n	8002b32 <lcdDrawLine+0x156>
  {
    if (steep)
 8002ade:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d006      	beq.n	8002af4 <lcdDrawLine+0x118>
    {
      lcdDrawPixel(y0, x0, color);
 8002ae6:	88bb      	ldrh	r3, [r7, #4]
 8002ae8:	88f9      	ldrh	r1, [r7, #6]
 8002aea:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7ff fd0f 	bl	8002510 <lcdDrawPixel>
 8002af2:	e005      	b.n	8002b00 <lcdDrawLine+0x124>
    } else
    {
      lcdDrawPixel(x0, y0, color);
 8002af4:	88fb      	ldrh	r3, [r7, #6]
 8002af6:	88b9      	ldrh	r1, [r7, #4]
 8002af8:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7ff fd08 	bl	8002510 <lcdDrawPixel>
    }
    err -= dy;
 8002b00:	8bfa      	ldrh	r2, [r7, #30]
 8002b02:	89fb      	ldrh	r3, [r7, #14]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	83fb      	strh	r3, [r7, #30]
    if (err < 0)
 8002b0a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	da09      	bge.n	8002b26 <lcdDrawLine+0x14a>
    {
      y0 += ystep;
 8002b12:	88ba      	ldrh	r2, [r7, #4]
 8002b14:	8bbb      	ldrh	r3, [r7, #28]
 8002b16:	4413      	add	r3, r2
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	80bb      	strh	r3, [r7, #4]
      err += dx;
 8002b1c:	8bfa      	ldrh	r2, [r7, #30]
 8002b1e:	8a3b      	ldrh	r3, [r7, #16]
 8002b20:	4413      	add	r3, r2
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	83fb      	strh	r3, [r7, #30]
  for (; x0<=x1; x0++)
 8002b26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	80fb      	strh	r3, [r7, #6]
 8002b32:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002b36:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	ddcf      	ble.n	8002ade <lcdDrawLine+0x102>
    }
  }
}
 8002b3e:	bf00      	nop
 8002b40:	bf00      	nop
 8002b42:	3724      	adds	r7, #36	; 0x24
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd90      	pop	{r4, r7, pc}

08002b48 <lcdDrawVLine>:
    }
  }
}

void lcdDrawVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8002b48:	b590      	push	{r4, r7, lr}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af02      	add	r7, sp, #8
 8002b4e:	4604      	mov	r4, r0
 8002b50:	4608      	mov	r0, r1
 8002b52:	4611      	mov	r1, r2
 8002b54:	461a      	mov	r2, r3
 8002b56:	4623      	mov	r3, r4
 8002b58:	80fb      	strh	r3, [r7, #6]
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	80bb      	strh	r3, [r7, #4]
 8002b5e:	460b      	mov	r3, r1
 8002b60:	807b      	strh	r3, [r7, #2]
 8002b62:	4613      	mov	r3, r2
 8002b64:	803b      	strh	r3, [r7, #0]
  lcdDrawLine(x, y, x, y+h-1, color);
 8002b66:	88ba      	ldrh	r2, [r7, #4]
 8002b68:	887b      	ldrh	r3, [r7, #2]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	b21c      	sxth	r4, r3
 8002b74:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002b78:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002b7c:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8002b80:	883b      	ldrh	r3, [r7, #0]
 8002b82:	9300      	str	r3, [sp, #0]
 8002b84:	4623      	mov	r3, r4
 8002b86:	f7ff ff29 	bl	80029dc <lcdDrawLine>
}
 8002b8a:	bf00      	nop
 8002b8c:	370c      	adds	r7, #12
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd90      	pop	{r4, r7, pc}
 8002b92:	bf00      	nop

08002b94 <lcdDrawHLine>:

void lcdDrawHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 8002b94:	b590      	push	{r4, r7, lr}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af02      	add	r7, sp, #8
 8002b9a:	4604      	mov	r4, r0
 8002b9c:	4608      	mov	r0, r1
 8002b9e:	4611      	mov	r1, r2
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	4623      	mov	r3, r4
 8002ba4:	80fb      	strh	r3, [r7, #6]
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	80bb      	strh	r3, [r7, #4]
 8002baa:	460b      	mov	r3, r1
 8002bac:	807b      	strh	r3, [r7, #2]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	803b      	strh	r3, [r7, #0]
  lcdDrawLine(x, y, x+w-1, y, color);
 8002bb2:	88fa      	ldrh	r2, [r7, #6]
 8002bb4:	887b      	ldrh	r3, [r7, #2]
 8002bb6:	4413      	add	r3, r2
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	3b01      	subs	r3, #1
 8002bbc:	b29b      	uxth	r3, r3
 8002bbe:	b21a      	sxth	r2, r3
 8002bc0:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8002bc4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002bc8:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8002bcc:	883b      	ldrh	r3, [r7, #0]
 8002bce:	9300      	str	r3, [sp, #0]
 8002bd0:	4623      	mov	r3, r4
 8002bd2:	f7ff ff03 	bl	80029dc <lcdDrawLine>
}
 8002bd6:	bf00      	nop
 8002bd8:	370c      	adds	r7, #12
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd90      	pop	{r4, r7, pc}
 8002bde:	bf00      	nop

08002be0 <lcdDrawFillRect>:

void lcdDrawFillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8002be0:	b590      	push	{r4, r7, lr}
 8002be2:	b085      	sub	sp, #20
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	4604      	mov	r4, r0
 8002be8:	4608      	mov	r0, r1
 8002bea:	4611      	mov	r1, r2
 8002bec:	461a      	mov	r2, r3
 8002bee:	4623      	mov	r3, r4
 8002bf0:	80fb      	strh	r3, [r7, #6]
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	80bb      	strh	r3, [r7, #4]
 8002bf6:	460b      	mov	r3, r1
 8002bf8:	807b      	strh	r3, [r7, #2]
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	803b      	strh	r3, [r7, #0]
  for (int16_t i=x; i<x+w; i++)
 8002bfe:	88fb      	ldrh	r3, [r7, #6]
 8002c00:	81fb      	strh	r3, [r7, #14]
 8002c02:	e00e      	b.n	8002c22 <lcdDrawFillRect+0x42>
  {
    lcdDrawVLine(i, y, h, color);
 8002c04:	8c3b      	ldrh	r3, [r7, #32]
 8002c06:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002c0a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002c0e:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8002c12:	f7ff ff99 	bl	8002b48 <lcdDrawVLine>
  for (int16_t i=x; i<x+w; i++)
 8002c16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	81fb      	strh	r3, [r7, #14]
 8002c22:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002c26:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8002c2a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002c2e:	440b      	add	r3, r1
 8002c30:	429a      	cmp	r2, r3
 8002c32:	dbe7      	blt.n	8002c04 <lcdDrawFillRect+0x24>
  }
}
 8002c34:	bf00      	nop
 8002c36:	bf00      	nop
 8002c38:	3714      	adds	r7, #20
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd90      	pop	{r4, r7, pc}
 8002c3e:	bf00      	nop

08002c40 <lcdDrawBufferImage>:
    if((y + h - 1) >= LCD_HEIGHT) return;

    lcd.setWindow(x, y, x+w-1, y+h-1);
    lcd.sendBuffer((uint8_t *)data, sizeof(uint16_t)*w*h, 10);
}
void lcdDrawBufferImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 8002c40:	b590      	push	{r4, r7, lr}
 8002c42:	b085      	sub	sp, #20
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	4604      	mov	r4, r0
 8002c48:	4608      	mov	r0, r1
 8002c4a:	4611      	mov	r1, r2
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	4623      	mov	r3, r4
 8002c50:	80fb      	strh	r3, [r7, #6]
 8002c52:	4603      	mov	r3, r0
 8002c54:	80bb      	strh	r3, [r7, #4]
 8002c56:	460b      	mov	r3, r1
 8002c58:	807b      	strh	r3, [r7, #2]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	803b      	strh	r3, [r7, #0]
    if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;
 8002c5e:	88fb      	ldrh	r3, [r7, #6]
 8002c60:	2b9f      	cmp	r3, #159	; 0x9f
 8002c62:	d83b      	bhi.n	8002cdc <lcdDrawBufferImage+0x9c>
 8002c64:	88bb      	ldrh	r3, [r7, #4]
 8002c66:	2b7f      	cmp	r3, #127	; 0x7f
 8002c68:	d838      	bhi.n	8002cdc <lcdDrawBufferImage+0x9c>
    if((x + w - 1) >= LCD_WIDTH) return;
 8002c6a:	88fa      	ldrh	r2, [r7, #6]
 8002c6c:	887b      	ldrh	r3, [r7, #2]
 8002c6e:	4413      	add	r3, r2
 8002c70:	2ba0      	cmp	r3, #160	; 0xa0
 8002c72:	dc35      	bgt.n	8002ce0 <lcdDrawBufferImage+0xa0>
    if((y + h - 1) >= LCD_HEIGHT) return;
 8002c74:	88ba      	ldrh	r2, [r7, #4]
 8002c76:	883b      	ldrh	r3, [r7, #0]
 8002c78:	4413      	add	r3, r2
 8002c7a:	2b80      	cmp	r3, #128	; 0x80
 8002c7c:	dc32      	bgt.n	8002ce4 <lcdDrawBufferImage+0xa4>

    uint16_t pixel_cnt = 0;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	81fb      	strh	r3, [r7, #14]

    for (int16_t i=y; i<y+h; i++)
 8002c82:	88bb      	ldrh	r3, [r7, #4]
 8002c84:	81bb      	strh	r3, [r7, #12]
 8002c86:	e021      	b.n	8002ccc <lcdDrawBufferImage+0x8c>
    {
		for (int16_t j=x; j<x+w; j++)
 8002c88:	88fb      	ldrh	r3, [r7, #6]
 8002c8a:	817b      	strh	r3, [r7, #10]
 8002c8c:	e011      	b.n	8002cb2 <lcdDrawBufferImage+0x72>
		{
			lcdDrawPixel(j, i, data[pixel_cnt++]);
 8002c8e:	8978      	ldrh	r0, [r7, #10]
 8002c90:	89b9      	ldrh	r1, [r7, #12]
 8002c92:	89fb      	ldrh	r3, [r7, #14]
 8002c94:	1c5a      	adds	r2, r3, #1
 8002c96:	81fa      	strh	r2, [r7, #14]
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	6a3a      	ldr	r2, [r7, #32]
 8002c9c:	4413      	add	r3, r2
 8002c9e:	881b      	ldrh	r3, [r3, #0]
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	f7ff fc35 	bl	8002510 <lcdDrawPixel>
		for (int16_t j=x; j<x+w; j++)
 8002ca6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	3301      	adds	r3, #1
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	817b      	strh	r3, [r7, #10]
 8002cb2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002cb6:	88f9      	ldrh	r1, [r7, #6]
 8002cb8:	887b      	ldrh	r3, [r7, #2]
 8002cba:	440b      	add	r3, r1
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	dbe6      	blt.n	8002c8e <lcdDrawBufferImage+0x4e>
    for (int16_t i=y; i<y+h; i++)
 8002cc0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	b29b      	uxth	r3, r3
 8002cca:	81bb      	strh	r3, [r7, #12]
 8002ccc:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002cd0:	88b9      	ldrh	r1, [r7, #4]
 8002cd2:	883b      	ldrh	r3, [r7, #0]
 8002cd4:	440b      	add	r3, r1
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	dbd6      	blt.n	8002c88 <lcdDrawBufferImage+0x48>
 8002cda:	e004      	b.n	8002ce6 <lcdDrawBufferImage+0xa6>
    if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;
 8002cdc:	bf00      	nop
 8002cde:	e002      	b.n	8002ce6 <lcdDrawBufferImage+0xa6>
    if((x + w - 1) >= LCD_WIDTH) return;
 8002ce0:	bf00      	nop
 8002ce2:	e000      	b.n	8002ce6 <lcdDrawBufferImage+0xa6>
    if((y + h - 1) >= LCD_HEIGHT) return;
 8002ce4:	bf00      	nop
		}
    }
}
 8002ce6:	3714      	adds	r7, #20
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd90      	pop	{r4, r7, pc}

08002cec <lcdPrintf>:
{
  lcdDrawFillRect(0, 0, HW_LCD_WIDTH, HW_LCD_HEIGHT, color);
}

void lcdPrintf(int x, int y, uint16_t color,  const char *fmt, ...)
{
 8002cec:	b408      	push	{r3}
 8002cee:	b590      	push	{r4, r7, lr}
 8002cf0:	b0d8      	sub	sp, #352	; 0x160
 8002cf2:	af02      	add	r7, sp, #8
 8002cf4:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002cf8:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002cfc:	6018      	str	r0, [r3, #0]
 8002cfe:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002d02:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002d06:	6019      	str	r1, [r3, #0]
 8002d08:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002d0c:	f5a3 73a9 	sub.w	r3, r3, #338	; 0x152
 8002d10:	801a      	strh	r2, [r3, #0]
  va_list arg;
  va_start (arg, fmt);
 8002d12:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8002d16:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  int32_t len;
  char print_buffer[256];
  int Size_Char;
  int i, x_Pre = x;
 8002d1a:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002d1e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
  han_font_t FontBuf;
  uint8_t font_width;
  uint8_t font_height;


  len = vsnprintf(print_buffer, 255, fmt, arg);
 8002d28:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8002d2c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002d30:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 8002d34:	21ff      	movs	r1, #255	; 0xff
 8002d36:	f00c feb5 	bl	800faa4 <vsniprintf>
 8002d3a:	f8c7 0148 	str.w	r0, [r7, #328]	; 0x148
  va_end (arg);

  if (font_tbl[lcd_font]->data != NULL)
 8002d3e:	4b80      	ldr	r3, [pc, #512]	; (8002f40 <lcdPrintf+0x254>)
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	461a      	mov	r2, r3
 8002d44:	4b7f      	ldr	r3, [pc, #508]	; (8002f44 <lcdPrintf+0x258>)
 8002d46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d072      	beq.n	8002e36 <lcdPrintf+0x14a>
  {
    for( i=0; i<len; i+=Size_Char )
 8002d50:	2300      	movs	r3, #0
 8002d52:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002d56:	e067      	b.n	8002e28 <lcdPrintf+0x13c>
    {
      disEngFont(x, y, print_buffer[i], font_tbl[lcd_font], color);
 8002d58:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002d5c:	f5a3 728e 	sub.w	r2, r3, #284	; 0x11c
 8002d60:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002d64:	4413      	add	r3, r2
 8002d66:	781a      	ldrb	r2, [r3, #0]
 8002d68:	4b75      	ldr	r3, [pc, #468]	; (8002f40 <lcdPrintf+0x254>)
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	4b75      	ldr	r3, [pc, #468]	; (8002f44 <lcdPrintf+0x258>)
 8002d70:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
 8002d74:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002d78:	f5a3 71a8 	sub.w	r1, r3, #336	; 0x150
 8002d7c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002d80:	f5a3 70a6 	sub.w	r0, r3, #332	; 0x14c
 8002d84:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002d88:	f5a3 73a9 	sub.w	r3, r3, #338	; 0x152
 8002d8c:	881b      	ldrh	r3, [r3, #0]
 8002d8e:	9300      	str	r3, [sp, #0]
 8002d90:	4623      	mov	r3, r4
 8002d92:	6809      	ldr	r1, [r1, #0]
 8002d94:	6800      	ldr	r0, [r0, #0]
 8002d96:	f000 f92d 	bl	8002ff4 <disEngFont>

      Size_Char = 1;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
      font_width = font_tbl[lcd_font]->width;
 8002da0:	4b67      	ldr	r3, [pc, #412]	; (8002f40 <lcdPrintf+0x254>)
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	461a      	mov	r2, r3
 8002da6:	4b67      	ldr	r3, [pc, #412]	; (8002f44 <lcdPrintf+0x258>)
 8002da8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
      font_height = font_tbl[lcd_font]->height;
 8002db2:	4b63      	ldr	r3, [pc, #396]	; (8002f40 <lcdPrintf+0x254>)
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	461a      	mov	r2, r3
 8002db8:	4b62      	ldr	r3, [pc, #392]	; (8002f44 <lcdPrintf+0x258>)
 8002dba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dbe:	785b      	ldrb	r3, [r3, #1]
 8002dc0:	f887 3143 	strb.w	r3, [r7, #323]	; 0x143
      x += font_width;
 8002dc4:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 8002dc8:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002dcc:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002dd0:	f507 71ac 	add.w	r1, r7, #344	; 0x158
 8002dd4:	f5a1 71a6 	sub.w	r1, r1, #332	; 0x14c
 8002dd8:	6809      	ldr	r1, [r1, #0]
 8002dda:	440a      	add	r2, r1
 8002ddc:	601a      	str	r2, [r3, #0]

      if ((x+font_width) > HW_LCD_WIDTH)
 8002dde:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 8002de2:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002de6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4413      	add	r3, r2
 8002dee:	2ba0      	cmp	r3, #160	; 0xa0
 8002df0:	dd13      	ble.n	8002e1a <lcdPrintf+0x12e>
      {
        x  = x_Pre;
 8002df2:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002df6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002dfa:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002dfe:	601a      	str	r2, [r3, #0]
        y += font_height;
 8002e00:	f897 2143 	ldrb.w	r2, [r7, #323]	; 0x143
 8002e04:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002e08:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002e0c:	f507 71ac 	add.w	r1, r7, #344	; 0x158
 8002e10:	f5a1 71a8 	sub.w	r1, r1, #336	; 0x150
 8002e14:	6809      	ldr	r1, [r1, #0]
 8002e16:	440a      	add	r2, r1
 8002e18:	601a      	str	r2, [r3, #0]
    for( i=0; i<len; i+=Size_Char )
 8002e1a:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8002e1e:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002e22:	4413      	add	r3, r2
 8002e24:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002e28:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8002e2c:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8002e30:	429a      	cmp	r2, r3
 8002e32:	db91      	blt.n	8002d58 <lcdPrintf+0x6c>
      }

      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
    }
  }
}
 8002e34:	e07b      	b.n	8002f2e <lcdPrintf+0x242>
    for( i=0; i<len; i+=Size_Char )
 8002e36:	2300      	movs	r3, #0
 8002e38:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002e3c:	e06f      	b.n	8002f1e <lcdPrintf+0x232>
      hanFontLoad( &print_buffer[i], &FontBuf );
 8002e3e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002e42:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002e46:	4413      	add	r3, r2
 8002e48:	f107 0214 	add.w	r2, r7, #20
 8002e4c:	4611      	mov	r1, r2
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f002 fef8 	bl	8005c44 <hanFontLoad>
      disHanFont( x, y, &FontBuf, color);
 8002e54:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002e58:	f5a3 73a9 	sub.w	r3, r3, #338	; 0x152
 8002e5c:	881b      	ldrh	r3, [r3, #0]
 8002e5e:	f107 0214 	add.w	r2, r7, #20
 8002e62:	f507 71ac 	add.w	r1, r7, #344	; 0x158
 8002e66:	f5a1 71a8 	sub.w	r1, r1, #336	; 0x150
 8002e6a:	f507 70ac 	add.w	r0, r7, #344	; 0x158
 8002e6e:	f5a0 70a6 	sub.w	r0, r0, #332	; 0x14c
 8002e72:	6809      	ldr	r1, [r1, #0]
 8002e74:	6800      	ldr	r0, [r0, #0]
 8002e76:	f000 f867 	bl	8002f48 <disHanFont>
      Size_Char = FontBuf.Size_Char;
 8002e7a:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002e7e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002e82:	885b      	ldrh	r3, [r3, #2]
 8002e84:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
      if (Size_Char >= 2)
 8002e88:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	dd0e      	ble.n	8002eae <lcdPrintf+0x1c2>
        font_width = 16;
 8002e90:	2310      	movs	r3, #16
 8002e92:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
        x += 2*8;
 8002e96:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002e9a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002e9e:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 8002ea2:	f5a2 72a6 	sub.w	r2, r2, #332	; 0x14c
 8002ea6:	6812      	ldr	r2, [r2, #0]
 8002ea8:	3210      	adds	r2, #16
 8002eaa:	601a      	str	r2, [r3, #0]
 8002eac:	e00d      	b.n	8002eca <lcdPrintf+0x1de>
        font_width = 8;
 8002eae:	2308      	movs	r3, #8
 8002eb0:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
        x += 1*8;
 8002eb4:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002eb8:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002ebc:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 8002ec0:	f5a2 72a6 	sub.w	r2, r2, #332	; 0x14c
 8002ec4:	6812      	ldr	r2, [r2, #0]
 8002ec6:	3208      	adds	r2, #8
 8002ec8:	601a      	str	r2, [r3, #0]
      if ((x+font_width) > HW_LCD_WIDTH)
 8002eca:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 8002ece:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002ed2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4413      	add	r3, r2
 8002eda:	2ba0      	cmp	r3, #160	; 0xa0
 8002edc:	dd11      	ble.n	8002f02 <lcdPrintf+0x216>
        x  = x_Pre;
 8002ede:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002ee2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002ee6:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002eea:	601a      	str	r2, [r3, #0]
        y += 16;
 8002eec:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002ef0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002ef4:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 8002ef8:	f5a2 72a8 	sub.w	r2, r2, #336	; 0x150
 8002efc:	6812      	ldr	r2, [r2, #0]
 8002efe:	3210      	adds	r2, #16
 8002f00:	601a      	str	r2, [r3, #0]
      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
 8002f02:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002f06:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002f0a:	889b      	ldrh	r3, [r3, #4]
 8002f0c:	2b04      	cmp	r3, #4
 8002f0e:	d00d      	beq.n	8002f2c <lcdPrintf+0x240>
    for( i=0; i<len; i+=Size_Char )
 8002f10:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8002f14:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002f18:	4413      	add	r3, r2
 8002f1a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002f1e:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8002f22:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8002f26:	429a      	cmp	r2, r3
 8002f28:	db89      	blt.n	8002e3e <lcdPrintf+0x152>
}
 8002f2a:	e000      	b.n	8002f2e <lcdPrintf+0x242>
      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
 8002f2c:	bf00      	nop
}
 8002f2e:	bf00      	nop
 8002f30:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 8002f34:	46bd      	mov	sp, r7
 8002f36:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002f3a:	b001      	add	sp, #4
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	2000007d 	.word	0x2000007d
 8002f44:	20000080 	.word	0x20000080

08002f48 <disHanFont>:

  return str_len;
}

void disHanFont(int x, int y, han_font_t *FontPtr, uint16_t textcolor)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b088      	sub	sp, #32
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	60b9      	str	r1, [r7, #8]
 8002f52:	607a      	str	r2, [r7, #4]
 8002f54:	807b      	strh	r3, [r7, #2]
  uint16_t    i, j, Loop;
  uint16_t  FontSize = FontPtr->Size_Char;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	885b      	ldrh	r3, [r3, #2]
 8002f5a:	833b      	strh	r3, [r7, #24]
  uint16_t index_x;

  if (FontSize > 2)
 8002f5c:	8b3b      	ldrh	r3, [r7, #24]
 8002f5e:	2b02      	cmp	r3, #2
 8002f60:	d901      	bls.n	8002f66 <disHanFont+0x1e>
  {
    FontSize = 2;
 8002f62:	2302      	movs	r3, #2
 8002f64:	833b      	strh	r3, [r7, #24]
  }

  for ( i = 0 ; i < 16 ; i++ )        // 16 Lines per Font/Char
 8002f66:	2300      	movs	r3, #0
 8002f68:	83fb      	strh	r3, [r7, #30]
 8002f6a:	e03a      	b.n	8002fe2 <disHanFont+0x9a>
  {
    index_x = 0;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	82fb      	strh	r3, [r7, #22]
    for ( j = 0 ; j < FontSize ; j++ )      // 16 x 16 (2 Bytes)
 8002f70:	2300      	movs	r3, #0
 8002f72:	83bb      	strh	r3, [r7, #28]
 8002f74:	e02e      	b.n	8002fd4 <disHanFont+0x8c>
    {
      uint8_t font_data;

      font_data = FontPtr->FontBuffer[i*FontSize +j];
 8002f76:	8bfb      	ldrh	r3, [r7, #30]
 8002f78:	8b3a      	ldrh	r2, [r7, #24]
 8002f7a:	fb03 f202 	mul.w	r2, r3, r2
 8002f7e:	8bbb      	ldrh	r3, [r7, #28]
 8002f80:	4413      	add	r3, r2
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	4413      	add	r3, r2
 8002f86:	799b      	ldrb	r3, [r3, #6]
 8002f88:	757b      	strb	r3, [r7, #21]

      for( Loop=0; Loop<8; Loop++ )
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	837b      	strh	r3, [r7, #26]
 8002f8e:	e01b      	b.n	8002fc8 <disHanFont+0x80>
      {
        if( (font_data<<Loop) & (0x80))
 8002f90:	7d7a      	ldrb	r2, [r7, #21]
 8002f92:	8b7b      	ldrh	r3, [r7, #26]
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00d      	beq.n	8002fbc <disHanFont+0x74>
        {
          lcdDrawPixel(x + index_x, y + i, textcolor);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	8afb      	ldrh	r3, [r7, #22]
 8002fa6:	4413      	add	r3, r2
 8002fa8:	b298      	uxth	r0, r3
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	8bfb      	ldrh	r3, [r7, #30]
 8002fb0:	4413      	add	r3, r2
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	887a      	ldrh	r2, [r7, #2]
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	f7ff faaa 	bl	8002510 <lcdDrawPixel>
        }
        index_x++;
 8002fbc:	8afb      	ldrh	r3, [r7, #22]
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	82fb      	strh	r3, [r7, #22]
      for( Loop=0; Loop<8; Loop++ )
 8002fc2:	8b7b      	ldrh	r3, [r7, #26]
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	837b      	strh	r3, [r7, #26]
 8002fc8:	8b7b      	ldrh	r3, [r7, #26]
 8002fca:	2b07      	cmp	r3, #7
 8002fcc:	d9e0      	bls.n	8002f90 <disHanFont+0x48>
    for ( j = 0 ; j < FontSize ; j++ )      // 16 x 16 (2 Bytes)
 8002fce:	8bbb      	ldrh	r3, [r7, #28]
 8002fd0:	3301      	adds	r3, #1
 8002fd2:	83bb      	strh	r3, [r7, #28]
 8002fd4:	8bba      	ldrh	r2, [r7, #28]
 8002fd6:	8b3b      	ldrh	r3, [r7, #24]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d3cc      	bcc.n	8002f76 <disHanFont+0x2e>
  for ( i = 0 ; i < 16 ; i++ )        // 16 Lines per Font/Char
 8002fdc:	8bfb      	ldrh	r3, [r7, #30]
 8002fde:	3301      	adds	r3, #1
 8002fe0:	83fb      	strh	r3, [r7, #30]
 8002fe2:	8bfb      	ldrh	r3, [r7, #30]
 8002fe4:	2b0f      	cmp	r3, #15
 8002fe6:	d9c1      	bls.n	8002f6c <disHanFont+0x24>
      }
    }
  }
}
 8002fe8:	bf00      	nop
 8002fea:	bf00      	nop
 8002fec:	3720      	adds	r7, #32
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop

08002ff4 <disEngFont>:

void disEngFont(int x, int y, char ch, lcd_font_t *font, uint16_t textcolor)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b088      	sub	sp, #32
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	603b      	str	r3, [r7, #0]
 8003000:	4613      	mov	r3, r2
 8003002:	71fb      	strb	r3, [r7, #7]
  uint32_t i, b, j;


  // We gaan door het font
  for (i = 0; i < font->height; i++)
 8003004:	2300      	movs	r3, #0
 8003006:	61fb      	str	r3, [r7, #28]
 8003008:	e035      	b.n	8003076 <disEngFont+0x82>
  {
    b = font->data[(ch - 32) * font->height + i];
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685a      	ldr	r2, [r3, #4]
 800300e:	79fb      	ldrb	r3, [r7, #7]
 8003010:	3b20      	subs	r3, #32
 8003012:	6839      	ldr	r1, [r7, #0]
 8003014:	7849      	ldrb	r1, [r1, #1]
 8003016:	fb01 f303 	mul.w	r3, r1, r3
 800301a:	4619      	mov	r1, r3
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	440b      	add	r3, r1
 8003020:	005b      	lsls	r3, r3, #1
 8003022:	4413      	add	r3, r2
 8003024:	881b      	ldrh	r3, [r3, #0]
 8003026:	617b      	str	r3, [r7, #20]
    for (j = 0; j < font->width; j++)
 8003028:	2300      	movs	r3, #0
 800302a:	61bb      	str	r3, [r7, #24]
 800302c:	e01a      	b.n	8003064 <disEngFont+0x70>
    {
      if ((b << j) & 0x8000)
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	fa02 f303 	lsl.w	r3, r2, r3
 8003036:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d00f      	beq.n	800305e <disEngFont+0x6a>
      {
        lcdDrawPixel(x + j, (y + i), textcolor);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	b29a      	uxth	r2, r3
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	b29b      	uxth	r3, r3
 8003046:	4413      	add	r3, r2
 8003048:	b298      	uxth	r0, r3
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	b29a      	uxth	r2, r3
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	b29b      	uxth	r3, r3
 8003052:	4413      	add	r3, r2
 8003054:	b29b      	uxth	r3, r3
 8003056:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003058:	4619      	mov	r1, r3
 800305a:	f7ff fa59 	bl	8002510 <lcdDrawPixel>
    for (j = 0; j < font->width; j++)
 800305e:	69bb      	ldr	r3, [r7, #24]
 8003060:	3301      	adds	r3, #1
 8003062:	61bb      	str	r3, [r7, #24]
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	461a      	mov	r2, r3
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	4293      	cmp	r3, r2
 800306e:	d3de      	bcc.n	800302e <disEngFont+0x3a>
  for (i = 0; i < font->height; i++)
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	3301      	adds	r3, #1
 8003074:	61fb      	str	r3, [r7, #28]
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	785b      	ldrb	r3, [r3, #1]
 800307a:	461a      	mov	r2, r3
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	4293      	cmp	r3, r2
 8003080:	d3c3      	bcc.n	800300a <disEngFont+0x16>
      }
    }
  }
}
 8003082:	bf00      	nop
 8003084:	bf00      	nop
 8003086:	3720      	adds	r7, #32
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <lcdSetFont>:

void lcdSetFont(LcdFont font)
{
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	4603      	mov	r3, r0
 8003094:	71fb      	strb	r3, [r7, #7]
  lcd_font = font;
 8003096:	4a04      	ldr	r2, [pc, #16]	; (80030a8 <lcdSetFont+0x1c>)
 8003098:	79fb      	ldrb	r3, [r7, #7]
 800309a:	7013      	strb	r3, [r2, #0]
}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	2000007d 	.word	0x2000007d

080030ac <ledInit>:
static void cliLed(cli_args_t *args);
#endif


bool ledInit(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b088      	sub	sp, #32
 80030b0:	af00      	add	r7, sp, #0
  bool ret = true;
 80030b2:	2301      	movs	r3, #1
 80030b4:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030b6:	1d3b      	adds	r3, r7, #4
 80030b8:	2200      	movs	r2, #0
 80030ba:	601a      	str	r2, [r3, #0]
 80030bc:	605a      	str	r2, [r3, #4]
 80030be:	609a      	str	r2, [r3, #8]
 80030c0:	60da      	str	r2, [r3, #12]
 80030c2:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030c4:	2300      	movs	r3, #0
 80030c6:	603b      	str	r3, [r7, #0]
 80030c8:	4b19      	ldr	r3, [pc, #100]	; (8003130 <ledInit+0x84>)
 80030ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030cc:	4a18      	ldr	r2, [pc, #96]	; (8003130 <ledInit+0x84>)
 80030ce:	f043 0304 	orr.w	r3, r3, #4
 80030d2:	6313      	str	r3, [r2, #48]	; 0x30
 80030d4:	4b16      	ldr	r3, [pc, #88]	; (8003130 <ledInit+0x84>)
 80030d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d8:	f003 0304 	and.w	r3, r3, #4
 80030dc:	603b      	str	r3, [r7, #0]
 80030de:	683b      	ldr	r3, [r7, #0]


  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030e0:	2301      	movs	r3, #1
 80030e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e4:	2300      	movs	r3, #0
 80030e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e8:	2300      	movs	r3, #0
 80030ea:	613b      	str	r3, [r7, #16]

  for (int i=0; i<LED_MAX_CH; i++)
 80030ec:	2300      	movs	r3, #0
 80030ee:	61fb      	str	r3, [r7, #28]
 80030f0:	e016      	b.n	8003120 <ledInit+0x74>
  {
    GPIO_InitStruct.Pin = led_tbl[i].pin;
 80030f2:	4a10      	ldr	r2, [pc, #64]	; (8003134 <ledInit+0x88>)
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	00db      	lsls	r3, r3, #3
 80030f8:	4413      	add	r3, r2
 80030fa:	889b      	ldrh	r3, [r3, #4]
 80030fc:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 80030fe:	4a0d      	ldr	r2, [pc, #52]	; (8003134 <ledInit+0x88>)
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003106:	1d3a      	adds	r2, r7, #4
 8003108:	4611      	mov	r1, r2
 800310a:	4618      	mov	r0, r3
 800310c:	f005 fb72 	bl	80087f4 <HAL_GPIO_Init>

    ledOff(i);
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	b2db      	uxtb	r3, r3
 8003114:	4618      	mov	r0, r3
 8003116:	f000 f80f 	bl	8003138 <ledOff>
  for (int i=0; i<LED_MAX_CH; i++)
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	3301      	adds	r3, #1
 800311e:	61fb      	str	r3, [r7, #28]
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	2b00      	cmp	r3, #0
 8003124:	dde5      	ble.n	80030f2 <ledInit+0x46>

#ifdef _USE_HW_CLI
  cliAdd("led", cliLed);
#endif

  return ret;
 8003126:	7efb      	ldrb	r3, [r7, #27]
}
 8003128:	4618      	mov	r0, r3
 800312a:	3720      	adds	r7, #32
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}
 8003130:	40023800 	.word	0x40023800
 8003134:	20000090 	.word	0x20000090

08003138 <ledOff>:

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}

void ledOff(uint8_t ch)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	4603      	mov	r3, r0
 8003140:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8003142:	79fb      	ldrb	r3, [r7, #7]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d111      	bne.n	800316c <ledOff+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8003148:	79fb      	ldrb	r3, [r7, #7]
 800314a:	4a0a      	ldr	r2, [pc, #40]	; (8003174 <ledOff+0x3c>)
 800314c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8003150:	79fb      	ldrb	r3, [r7, #7]
 8003152:	4a08      	ldr	r2, [pc, #32]	; (8003174 <ledOff+0x3c>)
 8003154:	00db      	lsls	r3, r3, #3
 8003156:	4413      	add	r3, r2
 8003158:	8899      	ldrh	r1, [r3, #4]
 800315a:	79fb      	ldrb	r3, [r7, #7]
 800315c:	4a05      	ldr	r2, [pc, #20]	; (8003174 <ledOff+0x3c>)
 800315e:	00db      	lsls	r3, r3, #3
 8003160:	4413      	add	r3, r2
 8003162:	79db      	ldrb	r3, [r3, #7]
 8003164:	461a      	mov	r2, r3
 8003166:	f005 fdc5 	bl	8008cf4 <HAL_GPIO_WritePin>
 800316a:	e000      	b.n	800316e <ledOff+0x36>
  if (ch >= LED_MAX_CH) return;
 800316c:	bf00      	nop
}
 800316e:	3708      	adds	r7, #8
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	20000090 	.word	0x20000090

08003178 <menuSetCallBack>:
#ifdef _USE_HW_CLI
static void cliMenu(cli_args_t *args);
#endif

void menuSetCallBack(void (*callback)(uint8_t layer))
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
	menu_node.callback = callback;
 8003180:	4b06      	ldr	r3, [pc, #24]	; (800319c <menuSetCallBack+0x24>)
 8003182:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8003186:	461a      	mov	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
}
 800318e:	bf00      	nop
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	2000a580 	.word	0x2000a580

080031a0 <menuInit>:

bool menuInit(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	af00      	add	r7, sp, #0
	menu_node.node = 1;
 80031a4:	4b1d      	ldr	r3, [pc, #116]	; (800321c <menuInit+0x7c>)
 80031a6:	2201      	movs	r2, #1
 80031a8:	701a      	strb	r2, [r3, #0]
	menu_node.main = 0;
 80031aa:	4b1c      	ldr	r3, [pc, #112]	; (800321c <menuInit+0x7c>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	705a      	strb	r2, [r3, #1]
	menu_node.layer = 0;
 80031b0:	4b1a      	ldr	r3, [pc, #104]	; (800321c <menuInit+0x7c>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	709a      	strb	r2, [r3, #2]
	menu_node.menu_count = 0;
 80031b6:	4b19      	ldr	r3, [pc, #100]	; (800321c <menuInit+0x7c>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	70da      	strb	r2, [r3, #3]
	menu_node.menu_args.getData  = menuArgsGetData;
 80031bc:	4b17      	ldr	r3, [pc, #92]	; (800321c <menuInit+0x7c>)
 80031be:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80031c2:	461a      	mov	r2, r3
 80031c4:	4b16      	ldr	r3, [pc, #88]	; (8003220 <menuInit+0x80>)
 80031c6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
	menu_node.menu_args.getFloat = menuArgsGetFloat;
 80031ca:	4b14      	ldr	r3, [pc, #80]	; (800321c <menuInit+0x7c>)
 80031cc:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80031d0:	461a      	mov	r2, r3
 80031d2:	4b14      	ldr	r3, [pc, #80]	; (8003224 <menuInit+0x84>)
 80031d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	menu_node.menu_args.getStr   = menuArgsGetStr;
 80031d8:	4b10      	ldr	r3, [pc, #64]	; (800321c <menuInit+0x7c>)
 80031da:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80031de:	461a      	mov	r2, r3
 80031e0:	4b11      	ldr	r3, [pc, #68]	; (8003228 <menuInit+0x88>)
 80031e2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	menu_node.menu_args.isStr    = menuArgsIsStr;
 80031e6:	4b0d      	ldr	r3, [pc, #52]	; (800321c <menuInit+0x7c>)
 80031e8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80031ec:	461a      	mov	r2, r3
 80031ee:	4b0f      	ldr	r3, [pc, #60]	; (800322c <menuInit+0x8c>)
 80031f0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

	menu_node.callback = NULL;
 80031f4:	4b09      	ldr	r3, [pc, #36]	; (800321c <menuInit+0x7c>)
 80031f6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80031fa:	461a      	mov	r2, r3
 80031fc:	2300      	movs	r3, #0
 80031fe:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

	menuAdd("Relay1", 0, menu_relay1);
 8003202:	4a0b      	ldr	r2, [pc, #44]	; (8003230 <menuInit+0x90>)
 8003204:	2100      	movs	r1, #0
 8003206:	480b      	ldr	r0, [pc, #44]	; (8003234 <menuInit+0x94>)
 8003208:	f000 f930 	bl	800346c <menuAdd>
	menuAdd("Relay2", 0, menu_relay2);
 800320c:	4a0a      	ldr	r2, [pc, #40]	; (8003238 <menuInit+0x98>)
 800320e:	2100      	movs	r1, #0
 8003210:	480a      	ldr	r0, [pc, #40]	; (800323c <menuInit+0x9c>)
 8003212:	f000 f92b 	bl	800346c <menuAdd>

#ifdef _USE_HW_CLI
  cliAdd("menu", cliMenu);
#endif

	return true;
 8003216:	2301      	movs	r3, #1
}
 8003218:	4618      	mov	r0, r3
 800321a:	bd80      	pop	{r7, pc}
 800321c:	2000a580 	.word	0x2000a580
 8003220:	08003309 	.word	0x08003309
 8003224:	08003361 	.word	0x08003361
 8003228:	080033c1 	.word	0x080033c1
 800322c:	08003411 	.word	0x08003411
 8003230:	080034f9 	.word	0x080034f9
 8003234:	080127a4 	.word	0x080127a4
 8003238:	08003515 	.word	0x08003515
 800323c:	080127ac 	.word	0x080127ac

08003240 <menuMain>:

bool menuMain(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  if (menu_node.node == 0)
 8003244:	4b07      	ldr	r3, [pc, #28]	; (8003264 <menuMain+0x24>)
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d101      	bne.n	8003250 <menuMain+0x10>
  {
    return false;
 800324c:	2300      	movs	r3, #0
 800324e:	e007      	b.n	8003260 <menuMain+0x20>
  }

  if (menu_node.node >= 1)
 8003250:	4b04      	ldr	r3, [pc, #16]	; (8003264 <menuMain+0x24>)
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d002      	beq.n	800325e <menuMain+0x1e>
  {
    menuUpdate(&menu_node);
 8003258:	4802      	ldr	r0, [pc, #8]	; (8003264 <menuMain+0x24>)
 800325a:	f000 f805 	bl	8003268 <menuUpdate>
  }

  return true;
 800325e:	2301      	movs	r3, #1
}
 8003260:	4618      	mov	r0, r3
 8003262:	bd80      	pop	{r7, pc}
 8003264:	2000a580 	.word	0x2000a580

08003268 <menuUpdate>:

bool menuUpdate(menu_t *p_menu)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8003270:	2300      	movs	r3, #0
 8003272:	73fb      	strb	r3, [r7, #15]

  if(p_menu->callback != NULL)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800327a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800327e:	2b00      	cmp	r3, #0
 8003280:	d008      	beq.n	8003294 <menuUpdate+0x2c>
  {
	  (*p_menu->callback)(p_menu->layer);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8003288:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	7892      	ldrb	r2, [r2, #2]
 8003290:	4610      	mov	r0, r2
 8003292:	4798      	blx	r3
  }

  return ret;
 8003294:	7bfb      	ldrb	r3, [r7, #15]
}
 8003296:	4618      	mov	r0, r3
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <menu_strToUpper>:

void menu_strToUpper(char *str)
{
 800329e:	b480      	push	{r7}
 80032a0:	b085      	sub	sp, #20
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<MENU_NAME_MAX; i++)
 80032a6:	2300      	movs	r3, #0
 80032a8:	81fb      	strh	r3, [r7, #14]
 80032aa:	e018      	b.n	80032de <menu_strToUpper+0x40>
  {
    str_ch = str[i];
 80032ac:	89fb      	ldrh	r3, [r7, #14]
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	4413      	add	r3, r2
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 80032b6:	7b7b      	ldrb	r3, [r7, #13]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d014      	beq.n	80032e6 <menu_strToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 80032bc:	7b7b      	ldrb	r3, [r7, #13]
 80032be:	2b60      	cmp	r3, #96	; 0x60
 80032c0:	d905      	bls.n	80032ce <menu_strToUpper+0x30>
 80032c2:	7b7b      	ldrb	r3, [r7, #13]
 80032c4:	2b7a      	cmp	r3, #122	; 0x7a
 80032c6:	d802      	bhi.n	80032ce <menu_strToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 80032c8:	7b7b      	ldrb	r3, [r7, #13]
 80032ca:	3b20      	subs	r3, #32
 80032cc:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 80032ce:	89fb      	ldrh	r3, [r7, #14]
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	4413      	add	r3, r2
 80032d4:	7b7a      	ldrb	r2, [r7, #13]
 80032d6:	701a      	strb	r2, [r3, #0]
  for (i=0; i<MENU_NAME_MAX; i++)
 80032d8:	89fb      	ldrh	r3, [r7, #14]
 80032da:	3301      	adds	r3, #1
 80032dc:	81fb      	strh	r3, [r7, #14]
 80032de:	89fb      	ldrh	r3, [r7, #14]
 80032e0:	2bff      	cmp	r3, #255	; 0xff
 80032e2:	d9e3      	bls.n	80032ac <menu_strToUpper+0xe>
 80032e4:	e000      	b.n	80032e8 <menu_strToUpper+0x4a>
      break;
 80032e6:	bf00      	nop
  }

  if (i == MENU_NAME_MAX)
 80032e8:	89fb      	ldrh	r3, [r7, #14]
 80032ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032ee:	d105      	bne.n	80032fc <menu_strToUpper+0x5e>
  {
    str[i-1] = 0;
 80032f0:	89fb      	ldrh	r3, [r7, #14]
 80032f2:	3b01      	subs	r3, #1
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	4413      	add	r3, r2
 80032f8:	2200      	movs	r2, #0
 80032fa:	701a      	strb	r2, [r3, #0]
  }
}
 80032fc:	bf00      	nop
 80032fe:	3714      	adds	r7, #20
 8003300:	46bd      	mov	sp, r7
 8003302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003306:	4770      	bx	lr

08003308 <menuArgsGetData>:


int32_t menuArgsGetData(uint8_t index)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	4603      	mov	r3, r0
 8003310:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 8003312:	2300      	movs	r3, #0
 8003314:	60fb      	str	r3, [r7, #12]
  menu_t *p_menu = &menu_node;
 8003316:	4b11      	ldr	r3, [pc, #68]	; (800335c <menuArgsGetData+0x54>)
 8003318:	60bb      	str	r3, [r7, #8]


  if (index >= p_menu->menu_args.argc)
 800331a:	79fb      	ldrb	r3, [r7, #7]
 800331c:	b29a      	uxth	r2, r3
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8003324:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8003328:	429a      	cmp	r2, r3
 800332a:	d301      	bcc.n	8003330 <menuArgsGetData+0x28>
  {
    return 0;
 800332c:	2300      	movs	r3, #0
 800332e:	e010      	b.n	8003352 <menuArgsGetData+0x4a>
  }

  ret = (int32_t)strtoul((const char * ) p_menu->menu_args.argv[index], (char **)NULL, (int) 0);
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8003336:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800333a:	79fb      	ldrb	r3, [r7, #7]
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	4413      	add	r3, r2
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2200      	movs	r2, #0
 8003344:	2100      	movs	r1, #0
 8003346:	4618      	mov	r0, r3
 8003348:	f00c fb76 	bl	800fa38 <strtoul>
 800334c:	4603      	mov	r3, r0
 800334e:	60fb      	str	r3, [r7, #12]

  return ret;
 8003350:	68fb      	ldr	r3, [r7, #12]
}
 8003352:	4618      	mov	r0, r3
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	2000a580 	.word	0x2000a580

08003360 <menuArgsGetFloat>:

float menuArgsGetFloat(uint8_t index)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
 8003366:	4603      	mov	r3, r0
 8003368:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 800336a:	f04f 0300 	mov.w	r3, #0
 800336e:	60fb      	str	r3, [r7, #12]
  menu_t *p_menu = &menu_node;
 8003370:	4b12      	ldr	r3, [pc, #72]	; (80033bc <menuArgsGetFloat+0x5c>)
 8003372:	60bb      	str	r3, [r7, #8]


  if (index >= p_menu->menu_args.argc)
 8003374:	79fb      	ldrb	r3, [r7, #7]
 8003376:	b29a      	uxth	r2, r3
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800337e:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8003382:	429a      	cmp	r2, r3
 8003384:	d302      	bcc.n	800338c <menuArgsGetFloat+0x2c>
  {
    return 0;
 8003386:	f04f 0300 	mov.w	r3, #0
 800338a:	e00f      	b.n	80033ac <menuArgsGetFloat+0x4c>
  }

  ret = (float)strtof((const char * ) p_menu->menu_args.argv[index], (char **)NULL);
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8003392:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003396:	79fb      	ldrb	r3, [r7, #7]
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	4413      	add	r3, r2
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	2100      	movs	r1, #0
 80033a0:	4618      	mov	r0, r3
 80033a2:	f00c fa7b 	bl	800f89c <strtof>
 80033a6:	ed87 0a03 	vstr	s0, [r7, #12]

  return ret;
 80033aa:	68fb      	ldr	r3, [r7, #12]
}
 80033ac:	ee07 3a90 	vmov	s15, r3
 80033b0:	eeb0 0a67 	vmov.f32	s0, s15
 80033b4:	3710      	adds	r7, #16
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	2000a580 	.word	0x2000a580

080033c0 <menuArgsGetStr>:

char *menuArgsGetStr(uint8_t index)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b085      	sub	sp, #20
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	4603      	mov	r3, r0
 80033c8:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 80033ca:	2300      	movs	r3, #0
 80033cc:	60fb      	str	r3, [r7, #12]
  menu_t *p_menu = &menu_node;
 80033ce:	4b0f      	ldr	r3, [pc, #60]	; (800340c <menuArgsGetStr+0x4c>)
 80033d0:	60bb      	str	r3, [r7, #8]


  if (index >= p_menu->menu_args.argc)
 80033d2:	79fb      	ldrb	r3, [r7, #7]
 80033d4:	b29a      	uxth	r2, r3
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80033dc:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d301      	bcc.n	80033e8 <menuArgsGetStr+0x28>
  {
    return 0;
 80033e4:	2300      	movs	r3, #0
 80033e6:	e00a      	b.n	80033fe <menuArgsGetStr+0x3e>
  }

  ret = p_menu->menu_args.argv[index];
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80033ee:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80033f2:	79fb      	ldrb	r3, [r7, #7]
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	4413      	add	r3, r2
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	60fb      	str	r3, [r7, #12]

  return ret;
 80033fc:	68fb      	ldr	r3, [r7, #12]
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3714      	adds	r7, #20
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	2000a580 	.word	0x2000a580

08003410 <menuArgsIsStr>:

bool menuArgsIsStr(uint8_t index, char *p_str)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	4603      	mov	r3, r0
 8003418:	6039      	str	r1, [r7, #0]
 800341a:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 800341c:	2300      	movs	r3, #0
 800341e:	73fb      	strb	r3, [r7, #15]
  menu_t *p_menu = &menu_node;
 8003420:	4b11      	ldr	r3, [pc, #68]	; (8003468 <menuArgsIsStr+0x58>)
 8003422:	60bb      	str	r3, [r7, #8]


  if (index >= p_menu->menu_args.argc)
 8003424:	79fb      	ldrb	r3, [r7, #7]
 8003426:	b29a      	uxth	r2, r3
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800342e:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8003432:	429a      	cmp	r2, r3
 8003434:	d301      	bcc.n	800343a <menuArgsIsStr+0x2a>
  {
    return 0;
 8003436:	2300      	movs	r3, #0
 8003438:	e012      	b.n	8003460 <menuArgsIsStr+0x50>
  }

  if(strcmp(p_str, p_menu->menu_args.argv[index]) == 0)
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8003440:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003444:	79fb      	ldrb	r3, [r7, #7]
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	4413      	add	r3, r2
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4619      	mov	r1, r3
 800344e:	6838      	ldr	r0, [r7, #0]
 8003450:	f7fc fec6 	bl	80001e0 <strcmp>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d101      	bne.n	800345e <menuArgsIsStr+0x4e>
  {
    ret = true;
 800345a:	2301      	movs	r3, #1
 800345c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800345e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003460:	4618      	mov	r0, r3
 8003462:	3710      	adds	r7, #16
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}
 8003468:	2000a580 	.word	0x2000a580

0800346c <menuAdd>:

bool menuAdd(const char *menu_str, uint8_t layer, void (*p_func)(menu_args_t *))
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b088      	sub	sp, #32
 8003470:	af00      	add	r7, sp, #0
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	460b      	mov	r3, r1
 8003476:	607a      	str	r2, [r7, #4]
 8003478:	72fb      	strb	r3, [r7, #11]
  bool ret = true;
 800347a:	2301      	movs	r3, #1
 800347c:	77fb      	strb	r3, [r7, #31]
  menu_t *p_menu = &menu_node;
 800347e:	4b1d      	ldr	r3, [pc, #116]	; (80034f4 <menuAdd+0x88>)
 8003480:	61bb      	str	r3, [r7, #24]
  uint16_t index;

  if (p_menu->menu_count >= MENU_LIST_MAX)
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	78db      	ldrb	r3, [r3, #3]
 8003486:	2b1f      	cmp	r3, #31
 8003488:	d901      	bls.n	800348e <menuAdd+0x22>
  {
    return false;
 800348a:	2300      	movs	r3, #0
 800348c:	e02e      	b.n	80034ec <menuAdd+0x80>
  }

  index = p_menu->menu_count;
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	78db      	ldrb	r3, [r3, #3]
 8003492:	82fb      	strh	r3, [r7, #22]
  p_menu->layer = layer;
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	7afa      	ldrb	r2, [r7, #11]
 8003498:	709a      	strb	r2, [r3, #2]

  strcpy(p_menu->menu_list[index].menu_str, menu_str);
 800349a:	8afa      	ldrh	r2, [r7, #22]
 800349c:	4613      	mov	r3, r2
 800349e:	019b      	lsls	r3, r3, #6
 80034a0:	4413      	add	r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	4413      	add	r3, r2
 80034a8:	3304      	adds	r3, #4
 80034aa:	68f9      	ldr	r1, [r7, #12]
 80034ac:	4618      	mov	r0, r3
 80034ae:	f00b fbc9 	bl	800ec44 <strcpy>
  p_menu->menu_list[index].menu_func = p_func;
 80034b2:	8afa      	ldrh	r2, [r7, #22]
 80034b4:	69b9      	ldr	r1, [r7, #24]
 80034b6:	4613      	mov	r3, r2
 80034b8:	019b      	lsls	r3, r3, #6
 80034ba:	4413      	add	r3, r2
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	440b      	add	r3, r1
 80034c0:	f503 7382 	add.w	r3, r3, #260	; 0x104
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	601a      	str	r2, [r3, #0]

  menu_strToUpper(p_menu->menu_list[index].menu_str);
 80034c8:	8afa      	ldrh	r2, [r7, #22]
 80034ca:	4613      	mov	r3, r2
 80034cc:	019b      	lsls	r3, r3, #6
 80034ce:	4413      	add	r3, r2
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	69ba      	ldr	r2, [r7, #24]
 80034d4:	4413      	add	r3, r2
 80034d6:	3304      	adds	r3, #4
 80034d8:	4618      	mov	r0, r3
 80034da:	f7ff fee0 	bl	800329e <menu_strToUpper>

  p_menu->menu_count++;
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	78db      	ldrb	r3, [r3, #3]
 80034e2:	3301      	adds	r3, #1
 80034e4:	b2da      	uxtb	r2, r3
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	70da      	strb	r2, [r3, #3]

  return ret;
 80034ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3720      	adds	r7, #32
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	2000a580 	.word	0x2000a580

080034f8 <menu_relay1>:

void menu_relay1(menu_args_t *args)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
	menu_t *p_menu = &menu_node;
 8003500:	4b03      	ldr	r3, [pc, #12]	; (8003510 <menu_relay1+0x18>)
 8003502:	60fb      	str	r3, [r7, #12]

}
 8003504:	bf00      	nop
 8003506:	3714      	adds	r7, #20
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr
 8003510:	2000a580 	.word	0x2000a580

08003514 <menu_relay2>:

void menu_relay2(menu_args_t *args)
{
 8003514:	b480      	push	{r7}
 8003516:	b085      	sub	sp, #20
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
	menu_t *p_menu = &menu_node;
 800351c:	4b03      	ldr	r3, [pc, #12]	; (800352c <menu_relay2+0x18>)
 800351e:	60fb      	str	r3, [r7, #12]

}
 8003520:	bf00      	nop
 8003522:	3714      	adds	r7, #20
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr
 800352c:	2000a580 	.word	0x2000a580

08003530 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8003538:	4b0d      	ldr	r3, [pc, #52]	; (8003570 <DWT_Delay_us+0x40>)
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 800353e:	f006 f80d 	bl	800955c <HAL_RCC_GetHCLKFreq>
 8003542:	4603      	mov	r3, r0
 8003544:	4a0b      	ldr	r2, [pc, #44]	; (8003574 <DWT_Delay_us+0x44>)
 8003546:	fba2 2303 	umull	r2, r3, r2, r3
 800354a:	0c9b      	lsrs	r3, r3, #18
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	fb02 f303 	mul.w	r3, r2, r3
 8003552:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8003554:	bf00      	nop
 8003556:	4b06      	ldr	r3, [pc, #24]	; (8003570 <DWT_Delay_us+0x40>)
 8003558:	685a      	ldr	r2, [r3, #4]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	1ad2      	subs	r2, r2, r3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	429a      	cmp	r2, r3
 8003562:	d3f8      	bcc.n	8003556 <DWT_Delay_us+0x26>
}
 8003564:	bf00      	nop
 8003566:	bf00      	nop
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	e0001000 	.word	0xe0001000
 8003574:	431bde83 	.word	0x431bde83

08003578 <ONEWIRE_LOW>:
#include "user_delay.h"
#include "gpio.h"


void ONEWIRE_LOW(OneWire_t *gp)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin<<16;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	889b      	ldrh	r3, [r3, #4]
 8003584:	041a      	lsls	r2, r3, #16
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	619a      	str	r2, [r3, #24]
}
 800358c:	bf00      	nop
 800358e:	370c      	adds	r7, #12
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr

08003598 <ONEWIRE_HIGH>:
void ONEWIRE_HIGH(OneWire_t *gp)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	889a      	ldrh	r2, [r3, #4]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	619a      	str	r2, [r3, #24]
}
 80035aa:	bf00      	nop
 80035ac:	370c      	adds	r7, #12
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr

080035b6 <ONEWIRE_INPUT>:
void ONEWIRE_INPUT(OneWire_t *gp)
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b088      	sub	sp, #32
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_INPUT;
 80035be:	2300      	movs	r3, #0
 80035c0:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 80035c2:	2300      	movs	r3, #0
 80035c4:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 80035c6:	2302      	movs	r3, #2
 80035c8:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	889b      	ldrh	r3, [r3, #4]
 80035ce:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f107 020c 	add.w	r2, r7, #12
 80035d8:	4611      	mov	r1, r2
 80035da:	4618      	mov	r0, r3
 80035dc:	f005 f90a 	bl	80087f4 <HAL_GPIO_Init>
}
 80035e0:	bf00      	nop
 80035e2:	3720      	adds	r7, #32
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <ONEWIRE_OUTPUT>:
void ONEWIRE_OUTPUT(OneWire_t *gp)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b088      	sub	sp, #32
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_OUTPUT_OD;
 80035f0:	2311      	movs	r3, #17
 80035f2:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 80035f4:	2300      	movs	r3, #0
 80035f6:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 80035f8:	2302      	movs	r3, #2
 80035fa:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	889b      	ldrh	r3, [r3, #4]
 8003600:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f107 020c 	add.w	r2, r7, #12
 800360a:	4611      	mov	r1, r2
 800360c:	4618      	mov	r0, r3
 800360e:	f005 f8f1 	bl	80087f4 <HAL_GPIO_Init>

}
 8003612:	bf00      	nop
 8003614:	3720      	adds	r7, #32
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <OneWire_Init>:
void OneWire_Init(OneWire_t* OneWireStruct, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b084      	sub	sp, #16
 800361e:	af00      	add	r7, sp, #0
 8003620:	60f8      	str	r0, [r7, #12]
 8003622:	60b9      	str	r1, [r7, #8]
 8003624:	4613      	mov	r3, r2
 8003626:	80fb      	strh	r3, [r7, #6]
	OneWireStruct->GPIOx = GPIOx;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	68ba      	ldr	r2, [r7, #8]
 800362c:	601a      	str	r2, [r3, #0]
	OneWireStruct->GPIO_Pin = GPIO_Pin;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	88fa      	ldrh	r2, [r7, #6]
 8003632:	809a      	strh	r2, [r3, #4]
	ONEWIRE_OUTPUT(OneWireStruct);
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f7ff ffd7 	bl	80035e8 <ONEWIRE_OUTPUT>
	ONEWIRE_HIGH(OneWireStruct);
 800363a:	68f8      	ldr	r0, [r7, #12]
 800363c:	f7ff ffac 	bl	8003598 <ONEWIRE_HIGH>
	DWT_Delay_us(1000);
 8003640:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003644:	f7ff ff74 	bl	8003530 <DWT_Delay_us>
	ONEWIRE_LOW(OneWireStruct);
 8003648:	68f8      	ldr	r0, [r7, #12]
 800364a:	f7ff ff95 	bl	8003578 <ONEWIRE_LOW>
	DWT_Delay_us(1000);
 800364e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003652:	f7ff ff6d 	bl	8003530 <DWT_Delay_us>
	ONEWIRE_HIGH(OneWireStruct);
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f7ff ff9e 	bl	8003598 <ONEWIRE_HIGH>
	DWT_Delay_us(2000);
 800365c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003660:	f7ff ff66 	bl	8003530 <DWT_Delay_us>
}
 8003664:	bf00      	nop
 8003666:	3710      	adds	r7, #16
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <OneWire_Reset>:

inline uint8_t OneWire_Reset(OneWire_t* OneWireStruct)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
	uint8_t i;

	/* Line low, and wait 480us */
	ONEWIRE_LOW(OneWireStruct);
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	f7ff ff7f 	bl	8003578 <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f7ff ffb4 	bl	80035e8 <ONEWIRE_OUTPUT>
	DWT_Delay_us(480);
 8003680:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8003684:	f7ff ff54 	bl	8003530 <DWT_Delay_us>
	DWT_Delay_us(20);
 8003688:	2014      	movs	r0, #20
 800368a:	f7ff ff51 	bl	8003530 <DWT_Delay_us>
	/* Release line and wait for 70us */
	ONEWIRE_INPUT(OneWireStruct);
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f7ff ff91 	bl	80035b6 <ONEWIRE_INPUT>
	DWT_Delay_us(70);
 8003694:	2046      	movs	r0, #70	; 0x46
 8003696:	f7ff ff4b 	bl	8003530 <DWT_Delay_us>
	/* Check bit value */
	i = HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	889b      	ldrh	r3, [r3, #4]
 80036a2:	4619      	mov	r1, r3
 80036a4:	4610      	mov	r0, r2
 80036a6:	f005 fb0d 	bl	8008cc4 <HAL_GPIO_ReadPin>
 80036aa:	4603      	mov	r3, r0
 80036ac:	73fb      	strb	r3, [r7, #15]

	/* Delay for 410 us */
	DWT_Delay_us(410);
 80036ae:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 80036b2:	f7ff ff3d 	bl	8003530 <DWT_Delay_us>
	/* Return value of presence pulse, 0 = OK, 1 = ERROR */
	return i;
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3710      	adds	r7, #16
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <OneWire_WriteBit>:

inline void OneWire_WriteBit(OneWire_t* OneWireStruct, uint8_t bit)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	460b      	mov	r3, r1
 80036ca:	70fb      	strb	r3, [r7, #3]
	if (bit)
 80036cc:	78fb      	ldrb	r3, [r7, #3]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d012      	beq.n	80036f8 <OneWire_WriteBit+0x38>
	{
		/* Set line low */
		ONEWIRE_LOW(OneWireStruct);
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f7ff ff50 	bl	8003578 <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f7ff ff85 	bl	80035e8 <ONEWIRE_OUTPUT>
		DWT_Delay_us(10);
 80036de:	200a      	movs	r0, #10
 80036e0:	f7ff ff26 	bl	8003530 <DWT_Delay_us>

		/* Bit high */
		ONEWIRE_INPUT(OneWireStruct);
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f7ff ff66 	bl	80035b6 <ONEWIRE_INPUT>

		/* Wait for 55 us and release the line */
		DWT_Delay_us(55);
 80036ea:	2037      	movs	r0, #55	; 0x37
 80036ec:	f7ff ff20 	bl	8003530 <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	f7ff ff60 	bl	80035b6 <ONEWIRE_INPUT>
		/* Wait for 5 us and release the line */
		DWT_Delay_us(5);
		ONEWIRE_INPUT(OneWireStruct);
	}

}
 80036f6:	e011      	b.n	800371c <OneWire_WriteBit+0x5c>
		ONEWIRE_LOW(OneWireStruct);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f7ff ff3d 	bl	8003578 <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f7ff ff72 	bl	80035e8 <ONEWIRE_OUTPUT>
		DWT_Delay_us(65);
 8003704:	2041      	movs	r0, #65	; 0x41
 8003706:	f7ff ff13 	bl	8003530 <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 800370a:	6878      	ldr	r0, [r7, #4]
 800370c:	f7ff ff53 	bl	80035b6 <ONEWIRE_INPUT>
		DWT_Delay_us(5);
 8003710:	2005      	movs	r0, #5
 8003712:	f7ff ff0d 	bl	8003530 <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f7ff ff4d 	bl	80035b6 <ONEWIRE_INPUT>
}
 800371c:	bf00      	nop
 800371e:	3708      	adds	r7, #8
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <OneWire_ReadBit>:

inline uint8_t OneWire_ReadBit(OneWire_t* OneWireStruct)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0;
 800372c:	2300      	movs	r3, #0
 800372e:	73fb      	strb	r3, [r7, #15]

	/* Line low */
	ONEWIRE_LOW(OneWireStruct);
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f7ff ff21 	bl	8003578 <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f7ff ff56 	bl	80035e8 <ONEWIRE_OUTPUT>
	DWT_Delay_us(2);
 800373c:	2002      	movs	r0, #2
 800373e:	f7ff fef7 	bl	8003530 <DWT_Delay_us>

	/* Release line */
	ONEWIRE_INPUT(OneWireStruct);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f7ff ff37 	bl	80035b6 <ONEWIRE_INPUT>
	DWT_Delay_us(10);
 8003748:	200a      	movs	r0, #10
 800374a:	f7ff fef1 	bl	8003530 <DWT_Delay_us>

	/* Read line value */
	if (HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin)) {
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	889b      	ldrh	r3, [r3, #4]
 8003756:	4619      	mov	r1, r3
 8003758:	4610      	mov	r0, r2
 800375a:	f005 fab3 	bl	8008cc4 <HAL_GPIO_ReadPin>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d001      	beq.n	8003768 <OneWire_ReadBit+0x44>
		/* Bit is HIGH */
		bit = 1;
 8003764:	2301      	movs	r3, #1
 8003766:	73fb      	strb	r3, [r7, #15]
	}

	/* Wait 50us to complete 60us period */
	DWT_Delay_us(50);
 8003768:	2032      	movs	r0, #50	; 0x32
 800376a:	f7ff fee1 	bl	8003530 <DWT_Delay_us>

	/* Return bit value */
	return bit;
 800376e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003770:	4618      	mov	r0, r3
 8003772:	3710      	adds	r7, #16
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* OneWireStruct, uint8_t byte) {
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	460b      	mov	r3, r1
 8003782:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 8003784:	2308      	movs	r3, #8
 8003786:	73fb      	strb	r3, [r7, #15]
	/* Write 8 bits */
	while (i--) {
 8003788:	e00a      	b.n	80037a0 <OneWire_WriteByte+0x28>
		/* LSB bit is first */
		OneWire_WriteBit(OneWireStruct, byte & 0x01);
 800378a:	78fb      	ldrb	r3, [r7, #3]
 800378c:	f003 0301 	and.w	r3, r3, #1
 8003790:	b2db      	uxtb	r3, r3
 8003792:	4619      	mov	r1, r3
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f7ff ff93 	bl	80036c0 <OneWire_WriteBit>
		byte >>= 1;
 800379a:	78fb      	ldrb	r3, [r7, #3]
 800379c:	085b      	lsrs	r3, r3, #1
 800379e:	70fb      	strb	r3, [r7, #3]
	while (i--) {
 80037a0:	7bfb      	ldrb	r3, [r7, #15]
 80037a2:	1e5a      	subs	r2, r3, #1
 80037a4:	73fa      	strb	r2, [r7, #15]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1ef      	bne.n	800378a <OneWire_WriteByte+0x12>
	}
}
 80037aa:	bf00      	nop
 80037ac:	bf00      	nop
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* OneWireStruct) {
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 80037bc:	2308      	movs	r3, #8
 80037be:	73fb      	strb	r3, [r7, #15]
 80037c0:	2300      	movs	r3, #0
 80037c2:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 80037c4:	e00d      	b.n	80037e2 <OneWire_ReadByte+0x2e>
		byte >>= 1;
 80037c6:	7bbb      	ldrb	r3, [r7, #14]
 80037c8:	085b      	lsrs	r3, r3, #1
 80037ca:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(OneWireStruct) << 7);
 80037cc:	6878      	ldr	r0, [r7, #4]
 80037ce:	f7ff ffa9 	bl	8003724 <OneWire_ReadBit>
 80037d2:	4603      	mov	r3, r0
 80037d4:	01db      	lsls	r3, r3, #7
 80037d6:	b25a      	sxtb	r2, r3
 80037d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80037dc:	4313      	orrs	r3, r2
 80037de:	b25b      	sxtb	r3, r3
 80037e0:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 80037e2:	7bfb      	ldrb	r3, [r7, #15]
 80037e4:	1e5a      	subs	r2, r3, #1
 80037e6:	73fa      	strb	r2, [r7, #15]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1ec      	bne.n	80037c6 <OneWire_ReadByte+0x12>
	}

	return byte;
 80037ec:	7bbb      	ldrb	r3, [r7, #14]
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3710      	adds	r7, #16
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <OneWire_First>:

uint8_t OneWire_First(OneWire_t* OneWireStruct) {
 80037f6:	b580      	push	{r7, lr}
 80037f8:	b082      	sub	sp, #8
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
	/* Reset search values */
	OneWire_ResetSearch(OneWireStruct);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 f816 	bl	8003830 <OneWire_ResetSearch>

	/* Start with searching */
	return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 8003804:	21f0      	movs	r1, #240	; 0xf0
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f000 f825 	bl	8003856 <OneWire_Search>
 800380c:	4603      	mov	r3, r0
}
 800380e:	4618      	mov	r0, r3
 8003810:	3708      	adds	r7, #8
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}

08003816 <OneWire_Next>:

uint8_t OneWire_Next(OneWire_t* OneWireStruct) {
 8003816:	b580      	push	{r7, lr}
 8003818:	b082      	sub	sp, #8
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 800381e:	21f0      	movs	r1, #240	; 0xf0
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f000 f818 	bl	8003856 <OneWire_Search>
 8003826:	4603      	mov	r3, r0
}
 8003828:	4618      	mov	r0, r3
 800382a:	3708      	adds	r7, #8
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <OneWire_ResetSearch>:

void OneWire_ResetSearch(OneWire_t* OneWireStruct) {
 8003830:	b480      	push	{r7}
 8003832:	b083      	sub	sp, #12
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
	/* Reset the search state */
	OneWireStruct->LastDiscrepancy = 0;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	719a      	strb	r2, [r3, #6]
	OneWireStruct->LastDeviceFlag = 0;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	721a      	strb	r2, [r3, #8]
	OneWireStruct->LastFamilyDiscrepancy = 0;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	71da      	strb	r2, [r3, #7]
}
 800384a:	bf00      	nop
 800384c:	370c      	adds	r7, #12
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr

08003856 <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* OneWireStruct, uint8_t command) {
 8003856:	b580      	push	{r7, lr}
 8003858:	b084      	sub	sp, #16
 800385a:	af00      	add	r7, sp, #0
 800385c:	6078      	str	r0, [r7, #4]
 800385e:	460b      	mov	r3, r1
 8003860:	70fb      	strb	r3, [r7, #3]
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	/* Initialize for search */
	id_bit_number = 1;
 8003862:	2301      	movs	r3, #1
 8003864:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 8003866:	2300      	movs	r3, #0
 8003868:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 800386a:	2300      	movs	r3, #0
 800386c:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 800386e:	2301      	movs	r3, #1
 8003870:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 8003872:	2300      	movs	r3, #0
 8003874:	733b      	strb	r3, [r7, #12]

	// if the last call was not the last one
	if (!OneWireStruct->LastDeviceFlag)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	7a1b      	ldrb	r3, [r3, #8]
 800387a:	2b00      	cmp	r3, #0
 800387c:	f040 809a 	bne.w	80039b4 <OneWire_Search+0x15e>
	{
		// 1-Wire reset
		if (OneWire_Reset(OneWireStruct))
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f7ff fef3 	bl	800366c <OneWire_Reset>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00a      	beq.n	80038a2 <OneWire_Search+0x4c>
		{
			/* Reset the search */
			OneWireStruct->LastDiscrepancy = 0;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	719a      	strb	r2, [r3, #6]
			OneWireStruct->LastDeviceFlag = 0;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	721a      	strb	r2, [r3, #8]
			OneWireStruct->LastFamilyDiscrepancy = 0;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	71da      	strb	r2, [r3, #7]
			return 0;
 800389e:	2300      	movs	r3, #0
 80038a0:	e09b      	b.n	80039da <OneWire_Search+0x184>
		}

		// issue the search command
		OneWire_WriteByte(OneWireStruct, command);
 80038a2:	78fb      	ldrb	r3, [r7, #3]
 80038a4:	4619      	mov	r1, r3
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f7ff ff66 	bl	8003778 <OneWire_WriteByte>

		// loop to do the search
		do {
			// read a bit and its complement
			id_bit = OneWire_ReadBit(OneWireStruct);
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f7ff ff39 	bl	8003724 <OneWire_ReadBit>
 80038b2:	4603      	mov	r3, r0
 80038b4:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(OneWireStruct);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f7ff ff34 	bl	8003724 <OneWire_ReadBit>
 80038bc:	4603      	mov	r3, r0
 80038be:	723b      	strb	r3, [r7, #8]

			// check for no devices on 1-wire
			if ((id_bit == 1) && (cmp_id_bit == 1)) {
 80038c0:	7a7b      	ldrb	r3, [r7, #9]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d102      	bne.n	80038cc <OneWire_Search+0x76>
 80038c6:	7a3b      	ldrb	r3, [r7, #8]
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d064      	beq.n	8003996 <OneWire_Search+0x140>
				break;
			} else {
				// all devices coupled have 0 or 1
				if (id_bit != cmp_id_bit) {
 80038cc:	7a7a      	ldrb	r2, [r7, #9]
 80038ce:	7a3b      	ldrb	r3, [r7, #8]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d002      	beq.n	80038da <OneWire_Search+0x84>
					search_direction = id_bit;  // bit write value for search
 80038d4:	7a7b      	ldrb	r3, [r7, #9]
 80038d6:	72bb      	strb	r3, [r7, #10]
 80038d8:	e026      	b.n	8003928 <OneWire_Search+0xd2>
				} else {
					// if this discrepancy if before the Last Discrepancy
					// on a previous next then pick the same as last time
					if (id_bit_number < OneWireStruct->LastDiscrepancy) {
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	799b      	ldrb	r3, [r3, #6]
 80038de:	7bfa      	ldrb	r2, [r7, #15]
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d20d      	bcs.n	8003900 <OneWire_Search+0xaa>
						search_direction = ((OneWireStruct->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 80038e4:	7b7b      	ldrb	r3, [r7, #13]
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	4413      	add	r3, r2
 80038ea:	7a5a      	ldrb	r2, [r3, #9]
 80038ec:	7afb      	ldrb	r3, [r7, #11]
 80038ee:	4013      	ands	r3, r2
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	bf14      	ite	ne
 80038f6:	2301      	movne	r3, #1
 80038f8:	2300      	moveq	r3, #0
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	72bb      	strb	r3, [r7, #10]
 80038fe:	e008      	b.n	8003912 <OneWire_Search+0xbc>
					} else {
						// if equal to last pick 1, if not then pick 0
						search_direction = (id_bit_number == OneWireStruct->LastDiscrepancy);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	799b      	ldrb	r3, [r3, #6]
 8003904:	7bfa      	ldrb	r2, [r7, #15]
 8003906:	429a      	cmp	r2, r3
 8003908:	bf0c      	ite	eq
 800390a:	2301      	moveq	r3, #1
 800390c:	2300      	movne	r3, #0
 800390e:	b2db      	uxtb	r3, r3
 8003910:	72bb      	strb	r3, [r7, #10]
					}

					// if 0 was picked then record its position in LastZero
					if (search_direction == 0) {
 8003912:	7abb      	ldrb	r3, [r7, #10]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d107      	bne.n	8003928 <OneWire_Search+0xd2>
						last_zero = id_bit_number;
 8003918:	7bfb      	ldrb	r3, [r7, #15]
 800391a:	73bb      	strb	r3, [r7, #14]

						// check for Last discrepancy in family
						if (last_zero < 9) {
 800391c:	7bbb      	ldrb	r3, [r7, #14]
 800391e:	2b08      	cmp	r3, #8
 8003920:	d802      	bhi.n	8003928 <OneWire_Search+0xd2>
							OneWireStruct->LastFamilyDiscrepancy = last_zero;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	7bba      	ldrb	r2, [r7, #14]
 8003926:	71da      	strb	r2, [r3, #7]
					}
				}

				// set or clear the bit in the ROM byte rom_byte_number
				// with mask rom_byte_mask
				if (search_direction == 1) {
 8003928:	7abb      	ldrb	r3, [r7, #10]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d10c      	bne.n	8003948 <OneWire_Search+0xf2>
					OneWireStruct->ROM_NO[rom_byte_number] |= rom_byte_mask;
 800392e:	7b7b      	ldrb	r3, [r7, #13]
 8003930:	687a      	ldr	r2, [r7, #4]
 8003932:	4413      	add	r3, r2
 8003934:	7a59      	ldrb	r1, [r3, #9]
 8003936:	7b7b      	ldrb	r3, [r7, #13]
 8003938:	7afa      	ldrb	r2, [r7, #11]
 800393a:	430a      	orrs	r2, r1
 800393c:	b2d1      	uxtb	r1, r2
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	4413      	add	r3, r2
 8003942:	460a      	mov	r2, r1
 8003944:	725a      	strb	r2, [r3, #9]
 8003946:	e010      	b.n	800396a <OneWire_Search+0x114>
				} else {
					OneWireStruct->ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 8003948:	7b7b      	ldrb	r3, [r7, #13]
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	4413      	add	r3, r2
 800394e:	7a5b      	ldrb	r3, [r3, #9]
 8003950:	b25a      	sxtb	r2, r3
 8003952:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003956:	43db      	mvns	r3, r3
 8003958:	b25b      	sxtb	r3, r3
 800395a:	4013      	ands	r3, r2
 800395c:	b25a      	sxtb	r2, r3
 800395e:	7b7b      	ldrb	r3, [r7, #13]
 8003960:	b2d1      	uxtb	r1, r2
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	4413      	add	r3, r2
 8003966:	460a      	mov	r2, r1
 8003968:	725a      	strb	r2, [r3, #9]
				}

				// serial number search direction write bit
				OneWire_WriteBit(OneWireStruct, search_direction);
 800396a:	7abb      	ldrb	r3, [r7, #10]
 800396c:	4619      	mov	r1, r3
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f7ff fea6 	bl	80036c0 <OneWire_WriteBit>

				// increment the byte counter id_bit_number
				// and shift the mask rom_byte_mask
				id_bit_number++;
 8003974:	7bfb      	ldrb	r3, [r7, #15]
 8003976:	3301      	adds	r3, #1
 8003978:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1;
 800397a:	7afb      	ldrb	r3, [r7, #11]
 800397c:	005b      	lsls	r3, r3, #1
 800397e:	72fb      	strb	r3, [r7, #11]

				// if the mask is 0 then go to new SerialNum byte rom_byte_number and reset mask
				if (rom_byte_mask == 0) {
 8003980:	7afb      	ldrb	r3, [r7, #11]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d104      	bne.n	8003990 <OneWire_Search+0x13a>
					//docrc8(ROM_NO[rom_byte_number]);  // accumulate the CRC
					rom_byte_number++;
 8003986:	7b7b      	ldrb	r3, [r7, #13]
 8003988:	3301      	adds	r3, #1
 800398a:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1;
 800398c:	2301      	movs	r3, #1
 800398e:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while (rom_byte_number < 8);  // loop until through all ROM bytes 0-7
 8003990:	7b7b      	ldrb	r3, [r7, #13]
 8003992:	2b07      	cmp	r3, #7
 8003994:	d98a      	bls.n	80038ac <OneWire_Search+0x56>

		// if the search was successful then
		if (!(id_bit_number < 65)) {
 8003996:	7bfb      	ldrb	r3, [r7, #15]
 8003998:	2b40      	cmp	r3, #64	; 0x40
 800399a:	d90b      	bls.n	80039b4 <OneWire_Search+0x15e>
			// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
			OneWireStruct->LastDiscrepancy = last_zero;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	7bba      	ldrb	r2, [r7, #14]
 80039a0:	719a      	strb	r2, [r3, #6]

			// check for last device
			if (OneWireStruct->LastDiscrepancy == 0) {
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	799b      	ldrb	r3, [r3, #6]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d102      	bne.n	80039b0 <OneWire_Search+0x15a>
				OneWireStruct->LastDeviceFlag = 1;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2201      	movs	r2, #1
 80039ae:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1;
 80039b0:	2301      	movs	r3, #1
 80039b2:	733b      	strb	r3, [r7, #12]
		}
	}

	// if no device found then reset counters so next 'search' will be like a first
	if (!search_result || !OneWireStruct->ROM_NO[0]) {
 80039b4:	7b3b      	ldrb	r3, [r7, #12]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d003      	beq.n	80039c2 <OneWire_Search+0x16c>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	7a5b      	ldrb	r3, [r3, #9]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d10a      	bne.n	80039d8 <OneWire_Search+0x182>
		OneWireStruct->LastDiscrepancy = 0;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	719a      	strb	r2, [r3, #6]
		OneWireStruct->LastDeviceFlag = 0;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	721a      	strb	r2, [r3, #8]
		OneWireStruct->LastFamilyDiscrepancy = 0;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 80039d4:	2300      	movs	r3, #0
 80039d6:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 80039d8:	7b3b      	ldrb	r3, [r7, #12]
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3710      	adds	r7, #16
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}

080039e2 <OneWire_SelectWithPointer>:
	for (i = 0; i < 8; i++) {
		OneWire_WriteByte(OneWireStruct, *(addr + i));
	}
}

void OneWire_SelectWithPointer(OneWire_t* OneWireStruct, uint8_t *ROM) {
 80039e2:	b580      	push	{r7, lr}
 80039e4:	b084      	sub	sp, #16
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
 80039ea:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(OneWireStruct, ONEWIRE_CMD_MATCHROM);
 80039ec:	2155      	movs	r1, #85	; 0x55
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f7ff fec2 	bl	8003778 <OneWire_WriteByte>

	for (i = 0; i < 8; i++) {
 80039f4:	2300      	movs	r3, #0
 80039f6:	73fb      	strb	r3, [r7, #15]
 80039f8:	e00a      	b.n	8003a10 <OneWire_SelectWithPointer+0x2e>
		OneWire_WriteByte(OneWireStruct, *(ROM + i));
 80039fa:	7bfb      	ldrb	r3, [r7, #15]
 80039fc:	683a      	ldr	r2, [r7, #0]
 80039fe:	4413      	add	r3, r2
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	4619      	mov	r1, r3
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f7ff feb7 	bl	8003778 <OneWire_WriteByte>
	for (i = 0; i < 8; i++) {
 8003a0a:	7bfb      	ldrb	r3, [r7, #15]
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	73fb      	strb	r3, [r7, #15]
 8003a10:	7bfb      	ldrb	r3, [r7, #15]
 8003a12:	2b07      	cmp	r3, #7
 8003a14:	d9f1      	bls.n	80039fa <OneWire_SelectWithPointer+0x18>
	}
}
 8003a16:	bf00      	nop
 8003a18:	bf00      	nop
 8003a1a:	3710      	adds	r7, #16
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <OneWire_GetFullROM>:

void OneWire_GetFullROM(OneWire_t* OneWireStruct, uint8_t *firstIndex) {
 8003a20:	b480      	push	{r7}
 8003a22:	b085      	sub	sp, #20
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	73fb      	strb	r3, [r7, #15]
 8003a2e:	e00a      	b.n	8003a46 <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = OneWireStruct->ROM_NO[i];
 8003a30:	7bfa      	ldrb	r2, [r7, #15]
 8003a32:	7bfb      	ldrb	r3, [r7, #15]
 8003a34:	6839      	ldr	r1, [r7, #0]
 8003a36:	440b      	add	r3, r1
 8003a38:	6879      	ldr	r1, [r7, #4]
 8003a3a:	440a      	add	r2, r1
 8003a3c:	7a52      	ldrb	r2, [r2, #9]
 8003a3e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8003a40:	7bfb      	ldrb	r3, [r7, #15]
 8003a42:	3301      	adds	r3, #1
 8003a44:	73fb      	strb	r3, [r7, #15]
 8003a46:	7bfb      	ldrb	r3, [r7, #15]
 8003a48:	2b07      	cmp	r3, #7
 8003a4a:	d9f1      	bls.n	8003a30 <OneWire_GetFullROM+0x10>
	}
}
 8003a4c:	bf00      	nop
 8003a4e:	bf00      	nop
 8003a50:	3714      	adds	r7, #20
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr

08003a5a <OneWire_CRC8>:

uint8_t OneWire_CRC8(uint8_t *addr, uint8_t len) {
 8003a5a:	b480      	push	{r7}
 8003a5c:	b085      	sub	sp, #20
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	6078      	str	r0, [r7, #4]
 8003a62:	460b      	mov	r3, r1
 8003a64:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0, inbyte, i, mix;
 8003a66:	2300      	movs	r3, #0
 8003a68:	73fb      	strb	r3, [r7, #15]

	while (len--) {
 8003a6a:	e022      	b.n	8003ab2 <OneWire_CRC8+0x58>
		inbyte = *addr++;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	1c5a      	adds	r2, r3, #1
 8003a70:	607a      	str	r2, [r7, #4]
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 8003a76:	2308      	movs	r3, #8
 8003a78:	737b      	strb	r3, [r7, #13]
 8003a7a:	e017      	b.n	8003aac <OneWire_CRC8+0x52>
			mix = (crc ^ inbyte) & 0x01;
 8003a7c:	7bfa      	ldrb	r2, [r7, #15]
 8003a7e:	7bbb      	ldrb	r3, [r7, #14]
 8003a80:	4053      	eors	r3, r2
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	f003 0301 	and.w	r3, r3, #1
 8003a88:	733b      	strb	r3, [r7, #12]
			crc >>= 1;
 8003a8a:	7bfb      	ldrb	r3, [r7, #15]
 8003a8c:	085b      	lsrs	r3, r3, #1
 8003a8e:	73fb      	strb	r3, [r7, #15]
			if (mix) {
 8003a90:	7b3b      	ldrb	r3, [r7, #12]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d004      	beq.n	8003aa0 <OneWire_CRC8+0x46>
				crc ^= 0x8C;
 8003a96:	7bfb      	ldrb	r3, [r7, #15]
 8003a98:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 8003a9c:	43db      	mvns	r3, r3
 8003a9e:	73fb      	strb	r3, [r7, #15]
			}
			inbyte >>= 1;
 8003aa0:	7bbb      	ldrb	r3, [r7, #14]
 8003aa2:	085b      	lsrs	r3, r3, #1
 8003aa4:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 8003aa6:	7b7b      	ldrb	r3, [r7, #13]
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	737b      	strb	r3, [r7, #13]
 8003aac:	7b7b      	ldrb	r3, [r7, #13]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1e4      	bne.n	8003a7c <OneWire_CRC8+0x22>
	while (len--) {
 8003ab2:	78fb      	ldrb	r3, [r7, #3]
 8003ab4:	1e5a      	subs	r2, r3, #1
 8003ab6:	70fa      	strb	r2, [r7, #3]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d1d7      	bne.n	8003a6c <OneWire_CRC8+0x12>
		}
	}

	/* Return calculated CRC */
	return crc;
 8003abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3714      	adds	r7, #20
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
	...

08003acc <sdInit>:
static void cliSd(cli_args_t *args);
#endif


bool sdInit(void)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b082      	sub	sp, #8
 8003ad0:	af00      	add	r7, sp, #0
  bool ret = false;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	71fb      	strb	r3, [r7, #7]


  hsd.Instance            = SDIO;
 8003ad6:	4b1b      	ldr	r3, [pc, #108]	; (8003b44 <sdInit+0x78>)
 8003ad8:	4a1b      	ldr	r2, [pc, #108]	; (8003b48 <sdInit+0x7c>)
 8003ada:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge      = SDIO_CLOCK_EDGE_RISING;
 8003adc:	4b19      	ldr	r3, [pc, #100]	; (8003b44 <sdInit+0x78>)
 8003ade:	2200      	movs	r2, #0
 8003ae0:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass    = SDIO_CLOCK_BYPASS_DISABLE;
 8003ae2:	4b18      	ldr	r3, [pc, #96]	; (8003b44 <sdInit+0x78>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003ae8:	4b16      	ldr	r3, [pc, #88]	; (8003b44 <sdInit+0x78>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide        = SDIO_BUS_WIDE_1B;
 8003aee:	4b15      	ldr	r3, [pc, #84]	; (8003b44 <sdInit+0x78>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003af4:	4b13      	ldr	r3, [pc, #76]	; (8003b44 <sdInit+0x78>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv       = SDIO_TRANSFER_CLK_DIV;
 8003afa:	4b12      	ldr	r3, [pc, #72]	; (8003b44 <sdInit+0x78>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	619a      	str	r2, [r3, #24]


  is_detected = false;
 8003b00:	4b12      	ldr	r3, [pc, #72]	; (8003b4c <sdInit+0x80>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	701a      	strb	r2, [r3, #0]
  if (true)//if (gpioPinRead(_PIN_GPIO_SDCARD_DETECT) == true)
  {
    is_detected = true;
 8003b06:	4b11      	ldr	r3, [pc, #68]	; (8003b4c <sdInit+0x80>)
 8003b08:	2201      	movs	r2, #1
 8003b0a:	701a      	strb	r2, [r3, #0]
  }

  if (is_detected == true)
 8003b0c:	4b0f      	ldr	r3, [pc, #60]	; (8003b4c <sdInit+0x80>)
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00f      	beq.n	8003b34 <sdInit+0x68>
  {
    if (HAL_SD_Init(&hsd) == HAL_OK)
 8003b14:	480b      	ldr	r0, [pc, #44]	; (8003b44 <sdInit+0x78>)
 8003b16:	f005 fe45 	bl	80097a4 <HAL_SD_Init>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d109      	bne.n	8003b34 <sdInit+0x68>
    {
      if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) == HAL_OK)
 8003b20:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003b24:	4807      	ldr	r0, [pc, #28]	; (8003b44 <sdInit+0x78>)
 8003b26:	f006 fc11 	bl	800a34c <HAL_SD_ConfigWideBusOperation>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d101      	bne.n	8003b34 <sdInit+0x68>
      {
        ret = true;
 8003b30:	2301      	movs	r3, #1
 8003b32:	71fb      	strb	r3, [r7, #7]
      }
    }
  }

  is_init = ret;
 8003b34:	4a06      	ldr	r2, [pc, #24]	; (8003b50 <sdInit+0x84>)
 8003b36:	79fb      	ldrb	r3, [r7, #7]
 8003b38:	7013      	strb	r3, [r2, #0]

#ifdef _USE_HW_CLI
  cliAdd("sd", cliSd);
#endif

  return ret;
 8003b3a:	79fb      	ldrb	r3, [r7, #7]
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3708      	adds	r7, #8
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	2000c624 	.word	0x2000c624
 8003b48:	40012c00 	.word	0x40012c00
 8003b4c:	2000c621 	.word	0x2000c621
 8003b50:	2000c620 	.word	0x2000c620

08003b54 <sdIsInit>:

  return ret;
}

bool sdIsInit(void)
{
 8003b54:	b480      	push	{r7}
 8003b56:	af00      	add	r7, sp, #0
  return is_init;
 8003b58:	4b03      	ldr	r3, [pc, #12]	; (8003b68 <sdIsInit+0x14>)
 8003b5a:	781b      	ldrb	r3, [r3, #0]
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	2000c620 	.word	0x2000c620

08003b6c <sdIsDetected>:

bool sdIsDetected(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
  if (gpioPinRead(_PIN_GPIO_SDCARD_DETECT) == true)
 8003b70:	2000      	movs	r0, #0
 8003b72:	f7fe fbdf 	bl	8002334 <gpioPinRead>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d003      	beq.n	8003b84 <sdIsDetected+0x18>
  {
    is_detected = true;
 8003b7c:	4b05      	ldr	r3, [pc, #20]	; (8003b94 <sdIsDetected+0x28>)
 8003b7e:	2201      	movs	r2, #1
 8003b80:	701a      	strb	r2, [r3, #0]
 8003b82:	e002      	b.n	8003b8a <sdIsDetected+0x1e>
  }
  else
  {
    is_detected = false;
 8003b84:	4b03      	ldr	r3, [pc, #12]	; (8003b94 <sdIsDetected+0x28>)
 8003b86:	2200      	movs	r2, #0
 8003b88:	701a      	strb	r2, [r3, #0]
  }

  return is_detected;
 8003b8a:	4b02      	ldr	r3, [pc, #8]	; (8003b94 <sdIsDetected+0x28>)
 8003b8c:	781b      	ldrb	r3, [r3, #0]
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	2000c621 	.word	0x2000c621

08003b98 <sdGetInfo>:

bool sdGetInfo(sd_info_t *p_info)
{
 8003b98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b9c:	b08c      	sub	sp, #48	; 0x30
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  sd_info_t *p_sd_info = (sd_info_t *)p_info;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	62bb      	str	r3, [r7, #40]	; 0x28

  HAL_SD_CardInfoTypeDef card_info;


  if (is_init == true)
 8003bac:	4b24      	ldr	r3, [pc, #144]	; (8003c40 <sdGetInfo+0xa8>)
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d03d      	beq.n	8003c30 <sdGetInfo+0x98>
  {
    HAL_SD_GetCardInfo(&hsd, &card_info);
 8003bb4:	f107 0308 	add.w	r3, r7, #8
 8003bb8:	4619      	mov	r1, r3
 8003bba:	4822      	ldr	r0, [pc, #136]	; (8003c44 <sdGetInfo+0xac>)
 8003bbc:	f006 fb9a 	bl	800a2f4 <HAL_SD_GetCardInfo>

    p_sd_info->card_type          = card_info.CardType;
 8003bc0:	68ba      	ldr	r2, [r7, #8]
 8003bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bc4:	601a      	str	r2, [r3, #0]
    p_sd_info->card_version       = card_info.CardVersion;
 8003bc6:	68fa      	ldr	r2, [r7, #12]
 8003bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bca:	605a      	str	r2, [r3, #4]
    p_sd_info->card_class         = card_info.Class;
 8003bcc:	693a      	ldr	r2, [r7, #16]
 8003bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd0:	609a      	str	r2, [r3, #8]
    p_sd_info->rel_card_Add       = card_info.RelCardAdd;
 8003bd2:	697a      	ldr	r2, [r7, #20]
 8003bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd6:	60da      	str	r2, [r3, #12]
    p_sd_info->block_numbers      = card_info.BlockNbr;
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bdc:	611a      	str	r2, [r3, #16]
    p_sd_info->block_size         = card_info.BlockSize;
 8003bde:	69fa      	ldr	r2, [r7, #28]
 8003be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003be2:	615a      	str	r2, [r3, #20]
    p_sd_info->log_block_numbers  = card_info.LogBlockNbr;
 8003be4:	6a3a      	ldr	r2, [r7, #32]
 8003be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003be8:	619a      	str	r2, [r3, #24]
    p_sd_info->log_block_size     = card_info.LogBlockSize;
 8003bea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bee:	61da      	str	r2, [r3, #28]
    p_sd_info->card_size          =  (uint32_t)((uint64_t)p_sd_info->block_numbers * (uint64_t)p_sd_info->block_size / (uint64_t)1024 / (uint64_t)1024);
 8003bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bf2:	691b      	ldr	r3, [r3, #16]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	469a      	mov	sl, r3
 8003bf8:	4693      	mov	fp, r2
 8003bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	4698      	mov	r8, r3
 8003c02:	4691      	mov	r9, r2
 8003c04:	fb08 f20b 	mul.w	r2, r8, fp
 8003c08:	fb0a f309 	mul.w	r3, sl, r9
 8003c0c:	4413      	add	r3, r2
 8003c0e:	fbaa 4508 	umull	r4, r5, sl, r8
 8003c12:	442b      	add	r3, r5
 8003c14:	461d      	mov	r5, r3
 8003c16:	f04f 0200 	mov.w	r2, #0
 8003c1a:	f04f 0300 	mov.w	r3, #0
 8003c1e:	0d22      	lsrs	r2, r4, #20
 8003c20:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
 8003c24:	0d2b      	lsrs	r3, r5, #20
 8003c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c28:	621a      	str	r2, [r3, #32]
    ret = true;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return ret;
 8003c30:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3730      	adds	r7, #48	; 0x30
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c3e:	bf00      	nop
 8003c40:	2000c620 	.word	0x2000c620
 8003c44:	2000c624 	.word	0x2000c624

08003c48 <sdIsBusy>:

bool sdIsBusy(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b082      	sub	sp, #8
 8003c4c:	af00      	add	r7, sp, #0
  bool is_busy;


  if (HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER )
 8003c4e:	4808      	ldr	r0, [pc, #32]	; (8003c70 <sdIsBusy+0x28>)
 8003c50:	f006 fbf8 	bl	800a444 <HAL_SD_GetCardState>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b04      	cmp	r3, #4
 8003c58:	d102      	bne.n	8003c60 <sdIsBusy+0x18>
  {
    is_busy = false;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	71fb      	strb	r3, [r7, #7]
 8003c5e:	e001      	b.n	8003c64 <sdIsBusy+0x1c>
  }
  else
  {
    is_busy = true;
 8003c60:	2301      	movs	r3, #1
 8003c62:	71fb      	strb	r3, [r7, #7]
  }

  return is_busy;
 8003c64:	79fb      	ldrb	r3, [r7, #7]
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3708      	adds	r7, #8
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	2000c624 	.word	0x2000c624

08003c74 <sdIsReady>:

bool sdIsReady(uint32_t timeout)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  uint32_t pre_time;

  pre_time = millis();
 8003c7c:	f7fd fb37 	bl	80012ee <millis>
 8003c80:	60f8      	str	r0, [r7, #12]

  while(millis() - pre_time < timeout)
 8003c82:	e009      	b.n	8003c98 <sdIsReady+0x24>
  {
    if (sdIsBusy() == false)
 8003c84:	f7ff ffe0 	bl	8003c48 <sdIsBusy>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	f083 0301 	eor.w	r3, r3, #1
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <sdIsReady+0x24>
    {
      return true;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e008      	b.n	8003caa <sdIsReady+0x36>
  while(millis() - pre_time < timeout)
 8003c98:	f7fd fb29 	bl	80012ee <millis>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d8ed      	bhi.n	8003c84 <sdIsReady+0x10>
    }
  }

  return false;
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
	...

08003cb4 <sdReadBlocks>:

bool sdReadBlocks(uint32_t block_addr, uint8_t *p_data, uint32_t num_of_blocks, uint32_t timeout_ms)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b086      	sub	sp, #24
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	60f8      	str	r0, [r7, #12]
 8003cbc:	60b9      	str	r1, [r7, #8]
 8003cbe:	607a      	str	r2, [r7, #4]
 8003cc0:	603b      	str	r3, [r7, #0]
  bool ret = false;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	75fb      	strb	r3, [r7, #23]
  uint32_t pre_time;


  is_rx_done = false;
 8003cc6:	4b1e      	ldr	r3, [pc, #120]	; (8003d40 <sdReadBlocks+0x8c>)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	701a      	strb	r2, [r3, #0]
  if(HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)p_data, block_addr, num_of_blocks) == HAL_OK)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	68fa      	ldr	r2, [r7, #12]
 8003cd0:	68b9      	ldr	r1, [r7, #8]
 8003cd2:	481c      	ldr	r0, [pc, #112]	; (8003d44 <sdReadBlocks+0x90>)
 8003cd4:	f005 fdf6 	bl	80098c4 <HAL_SD_ReadBlocks_DMA>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d12a      	bne.n	8003d34 <sdReadBlocks+0x80>
  {

    pre_time = millis();
 8003cde:	f7fd fb06 	bl	80012ee <millis>
 8003ce2:	6138      	str	r0, [r7, #16]
    while(is_rx_done == false)
 8003ce4:	e007      	b.n	8003cf6 <sdReadBlocks+0x42>
    {
      if (millis()-pre_time >= timeout_ms)
 8003ce6:	f7fd fb02 	bl	80012ee <millis>
 8003cea:	4602      	mov	r2, r0
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	683a      	ldr	r2, [r7, #0]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d908      	bls.n	8003d08 <sdReadBlocks+0x54>
    while(is_rx_done == false)
 8003cf6:	4b12      	ldr	r3, [pc, #72]	; (8003d40 <sdReadBlocks+0x8c>)
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	f083 0301 	eor.w	r3, r3, #1
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1ef      	bne.n	8003ce6 <sdReadBlocks+0x32>
 8003d06:	e00d      	b.n	8003d24 <sdReadBlocks+0x70>
      {
        break;
 8003d08:	bf00      	nop
      }
    }
    while(sdIsBusy() == true)
 8003d0a:	e00b      	b.n	8003d24 <sdReadBlocks+0x70>
    {
      if (millis()-pre_time >= timeout_ms)
 8003d0c:	f7fd faef 	bl	80012ee <millis>
 8003d10:	4602      	mov	r2, r0
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	683a      	ldr	r2, [r7, #0]
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d803      	bhi.n	8003d24 <sdReadBlocks+0x70>
      {
        is_rx_done = false;
 8003d1c:	4b08      	ldr	r3, [pc, #32]	; (8003d40 <sdReadBlocks+0x8c>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	701a      	strb	r2, [r3, #0]
        break;
 8003d22:	e004      	b.n	8003d2e <sdReadBlocks+0x7a>
    while(sdIsBusy() == true)
 8003d24:	f7ff ff90 	bl	8003c48 <sdIsBusy>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d1ee      	bne.n	8003d0c <sdReadBlocks+0x58>
      }
    }
    ret = is_rx_done;
 8003d2e:	4b04      	ldr	r3, [pc, #16]	; (8003d40 <sdReadBlocks+0x8c>)
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8003d34:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3718      	adds	r7, #24
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	2000c622 	.word	0x2000c622
 8003d44:	2000c624 	.word	0x2000c624

08003d48 <sdWriteBlocks>:

bool sdWriteBlocks(uint32_t block_addr, uint8_t *p_data, uint32_t num_of_blocks, uint32_t timeout_ms)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b086      	sub	sp, #24
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	60f8      	str	r0, [r7, #12]
 8003d50:	60b9      	str	r1, [r7, #8]
 8003d52:	607a      	str	r2, [r7, #4]
 8003d54:	603b      	str	r3, [r7, #0]
  bool ret = false;
 8003d56:	2300      	movs	r3, #0
 8003d58:	75fb      	strb	r3, [r7, #23]
  uint32_t pre_time;


  is_tx_done = false;
 8003d5a:	4b1f      	ldr	r3, [pc, #124]	; (8003dd8 <sdWriteBlocks+0x90>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	701a      	strb	r2, [r3, #0]
  if(HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)p_data, block_addr, num_of_blocks) == HAL_OK)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	68fa      	ldr	r2, [r7, #12]
 8003d64:	68b9      	ldr	r1, [r7, #8]
 8003d66:	481d      	ldr	r0, [pc, #116]	; (8003ddc <sdWriteBlocks+0x94>)
 8003d68:	f005 fe96 	bl	8009a98 <HAL_SD_WriteBlocks_DMA>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d12d      	bne.n	8003dce <sdWriteBlocks+0x86>
  {
    pre_time = millis();
 8003d72:	f7fd fabc 	bl	80012ee <millis>
 8003d76:	6138      	str	r0, [r7, #16]
    while(is_tx_done == false)
 8003d78:	e007      	b.n	8003d8a <sdWriteBlocks+0x42>
    {
      if (millis()-pre_time >= timeout_ms)
 8003d7a:	f7fd fab8 	bl	80012ee <millis>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	683a      	ldr	r2, [r7, #0]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d908      	bls.n	8003d9c <sdWriteBlocks+0x54>
    while(is_tx_done == false)
 8003d8a:	4b13      	ldr	r3, [pc, #76]	; (8003dd8 <sdWriteBlocks+0x90>)
 8003d8c:	781b      	ldrb	r3, [r3, #0]
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	f083 0301 	eor.w	r3, r3, #1
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d1ef      	bne.n	8003d7a <sdWriteBlocks+0x32>
 8003d9a:	e000      	b.n	8003d9e <sdWriteBlocks+0x56>
      {
        break;
 8003d9c:	bf00      	nop
      }
    }
    pre_time = millis();
 8003d9e:	f7fd faa6 	bl	80012ee <millis>
 8003da2:	6138      	str	r0, [r7, #16]
    while(sdIsBusy() == true)
 8003da4:	e00b      	b.n	8003dbe <sdWriteBlocks+0x76>
    {
      if (millis()-pre_time >= timeout_ms)
 8003da6:	f7fd faa2 	bl	80012ee <millis>
 8003daa:	4602      	mov	r2, r0
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	683a      	ldr	r2, [r7, #0]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d803      	bhi.n	8003dbe <sdWriteBlocks+0x76>
      {
        is_tx_done = false;
 8003db6:	4b08      	ldr	r3, [pc, #32]	; (8003dd8 <sdWriteBlocks+0x90>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	701a      	strb	r2, [r3, #0]
        break;
 8003dbc:	e004      	b.n	8003dc8 <sdWriteBlocks+0x80>
    while(sdIsBusy() == true)
 8003dbe:	f7ff ff43 	bl	8003c48 <sdIsBusy>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1ee      	bne.n	8003da6 <sdWriteBlocks+0x5e>
      }
    }
    ret = is_tx_done;
 8003dc8:	4b03      	ldr	r3, [pc, #12]	; (8003dd8 <sdWriteBlocks+0x90>)
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8003dce:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3718      	adds	r7, #24
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	2000c623 	.word	0x2000c623
 8003ddc:	2000c624 	.word	0x2000c624

08003de0 <HAL_SD_RxCpltCallback>:




void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  is_rx_done = true;
 8003de8:	4b04      	ldr	r3, [pc, #16]	; (8003dfc <HAL_SD_RxCpltCallback+0x1c>)
 8003dea:	2201      	movs	r2, #1
 8003dec:	701a      	strb	r2, [r3, #0]
}
 8003dee:	bf00      	nop
 8003df0:	370c      	adds	r7, #12
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop
 8003dfc:	2000c622 	.word	0x2000c622

08003e00 <HAL_SD_TxCpltCallback>:

void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  is_tx_done = true;
 8003e08:	4b04      	ldr	r3, [pc, #16]	; (8003e1c <HAL_SD_TxCpltCallback+0x1c>)
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	701a      	strb	r2, [r3, #0]
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	2000c623 	.word	0x2000c623

08003e20 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b08c      	sub	sp, #48	; 0x30
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e28:	f107 031c 	add.w	r3, r7, #28
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	601a      	str	r2, [r3, #0]
 8003e30:	605a      	str	r2, [r3, #4]
 8003e32:	609a      	str	r2, [r3, #8]
 8003e34:	60da      	str	r2, [r3, #12]
 8003e36:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a77      	ldr	r2, [pc, #476]	; (800401c <HAL_SD_MspInit+0x1fc>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	f040 80e8 	bne.w	8004014 <HAL_SD_MspInit+0x1f4>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */
    __HAL_RCC_DMA2_CLK_ENABLE();
 8003e44:	2300      	movs	r3, #0
 8003e46:	61bb      	str	r3, [r7, #24]
 8003e48:	4b75      	ldr	r3, [pc, #468]	; (8004020 <HAL_SD_MspInit+0x200>)
 8003e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e4c:	4a74      	ldr	r2, [pc, #464]	; (8004020 <HAL_SD_MspInit+0x200>)
 8003e4e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003e52:	6313      	str	r3, [r2, #48]	; 0x30
 8003e54:	4b72      	ldr	r3, [pc, #456]	; (8004020 <HAL_SD_MspInit+0x200>)
 8003e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e58:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e5c:	61bb      	str	r3, [r7, #24]
 8003e5e:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8003e60:	2300      	movs	r3, #0
 8003e62:	617b      	str	r3, [r7, #20]
 8003e64:	4b6e      	ldr	r3, [pc, #440]	; (8004020 <HAL_SD_MspInit+0x200>)
 8003e66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e68:	4a6d      	ldr	r2, [pc, #436]	; (8004020 <HAL_SD_MspInit+0x200>)
 8003e6a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003e6e:	6453      	str	r3, [r2, #68]	; 0x44
 8003e70:	4b6b      	ldr	r3, [pc, #428]	; (8004020 <HAL_SD_MspInit+0x200>)
 8003e72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e78:	617b      	str	r3, [r7, #20]
 8003e7a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	613b      	str	r3, [r7, #16]
 8003e80:	4b67      	ldr	r3, [pc, #412]	; (8004020 <HAL_SD_MspInit+0x200>)
 8003e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e84:	4a66      	ldr	r2, [pc, #408]	; (8004020 <HAL_SD_MspInit+0x200>)
 8003e86:	f043 0301 	orr.w	r3, r3, #1
 8003e8a:	6313      	str	r3, [r2, #48]	; 0x30
 8003e8c:	4b64      	ldr	r3, [pc, #400]	; (8004020 <HAL_SD_MspInit+0x200>)
 8003e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	613b      	str	r3, [r7, #16]
 8003e96:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e98:	2300      	movs	r3, #0
 8003e9a:	60fb      	str	r3, [r7, #12]
 8003e9c:	4b60      	ldr	r3, [pc, #384]	; (8004020 <HAL_SD_MspInit+0x200>)
 8003e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea0:	4a5f      	ldr	r2, [pc, #380]	; (8004020 <HAL_SD_MspInit+0x200>)
 8003ea2:	f043 0302 	orr.w	r3, r3, #2
 8003ea6:	6313      	str	r3, [r2, #48]	; 0x30
 8003ea8:	4b5d      	ldr	r3, [pc, #372]	; (8004020 <HAL_SD_MspInit+0x200>)
 8003eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eac:	f003 0302 	and.w	r3, r3, #2
 8003eb0:	60fb      	str	r3, [r7, #12]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> SDIO_D1
    PA9     ------> SDIO_D2
    PB5     ------> SDIO_D3
    PB7     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8003eb4:	f44f 7350 	mov.w	r3, #832	; 0x340
 8003eb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eba:	2302      	movs	r3, #2
 8003ebc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003ec6:	230c      	movs	r3, #12
 8003ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eca:	f107 031c 	add.w	r3, r7, #28
 8003ece:	4619      	mov	r1, r3
 8003ed0:	4854      	ldr	r0, [pc, #336]	; (8004024 <HAL_SD_MspInit+0x204>)
 8003ed2:	f004 fc8f 	bl	80087f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_7;
 8003ed6:	f248 03a0 	movw	r3, #32928	; 0x80a0
 8003eda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003edc:	2302      	movs	r3, #2
 8003ede:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003ee8:	230c      	movs	r3, #12
 8003eea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003eec:	f107 031c 	add.w	r3, r7, #28
 8003ef0:	4619      	mov	r1, r3
 8003ef2:	484d      	ldr	r0, [pc, #308]	; (8004028 <HAL_SD_MspInit+0x208>)
 8003ef4:	f004 fc7e 	bl	80087f4 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 8003ef8:	4b4c      	ldr	r3, [pc, #304]	; (800402c <HAL_SD_MspInit+0x20c>)
 8003efa:	4a4d      	ldr	r2, [pc, #308]	; (8004030 <HAL_SD_MspInit+0x210>)
 8003efc:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8003efe:	4b4b      	ldr	r3, [pc, #300]	; (800402c <HAL_SD_MspInit+0x20c>)
 8003f00:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003f04:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003f06:	4b49      	ldr	r3, [pc, #292]	; (800402c <HAL_SD_MspInit+0x20c>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f0c:	4b47      	ldr	r3, [pc, #284]	; (800402c <HAL_SD_MspInit+0x20c>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003f12:	4b46      	ldr	r3, [pc, #280]	; (800402c <HAL_SD_MspInit+0x20c>)
 8003f14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003f18:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003f1a:	4b44      	ldr	r3, [pc, #272]	; (800402c <HAL_SD_MspInit+0x20c>)
 8003f1c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003f20:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003f22:	4b42      	ldr	r3, [pc, #264]	; (800402c <HAL_SD_MspInit+0x20c>)
 8003f24:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003f28:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8003f2a:	4b40      	ldr	r3, [pc, #256]	; (800402c <HAL_SD_MspInit+0x20c>)
 8003f2c:	2220      	movs	r2, #32
 8003f2e:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003f30:	4b3e      	ldr	r3, [pc, #248]	; (800402c <HAL_SD_MspInit+0x20c>)
 8003f32:	2200      	movs	r2, #0
 8003f34:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003f36:	4b3d      	ldr	r3, [pc, #244]	; (800402c <HAL_SD_MspInit+0x20c>)
 8003f38:	2204      	movs	r2, #4
 8003f3a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003f3c:	4b3b      	ldr	r3, [pc, #236]	; (800402c <HAL_SD_MspInit+0x20c>)
 8003f3e:	2203      	movs	r2, #3
 8003f40:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8003f42:	4b3a      	ldr	r3, [pc, #232]	; (800402c <HAL_SD_MspInit+0x20c>)
 8003f44:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003f48:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003f4a:	4b38      	ldr	r3, [pc, #224]	; (800402c <HAL_SD_MspInit+0x20c>)
 8003f4c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003f50:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8003f52:	4836      	ldr	r0, [pc, #216]	; (800402c <HAL_SD_MspInit+0x20c>)
 8003f54:	f004 f852 	bl	8007ffc <HAL_DMA_Init>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <HAL_SD_MspInit+0x142>
    {
      Error_Handler();
 8003f5e:	f7fd fa4f 	bl	8001400 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a31      	ldr	r2, [pc, #196]	; (800402c <HAL_SD_MspInit+0x20c>)
 8003f66:	641a      	str	r2, [r3, #64]	; 0x40
 8003f68:	4a30      	ldr	r2, [pc, #192]	; (800402c <HAL_SD_MspInit+0x20c>)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 8003f6e:	4b31      	ldr	r3, [pc, #196]	; (8004034 <HAL_SD_MspInit+0x214>)
 8003f70:	4a31      	ldr	r2, [pc, #196]	; (8004038 <HAL_SD_MspInit+0x218>)
 8003f72:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8003f74:	4b2f      	ldr	r3, [pc, #188]	; (8004034 <HAL_SD_MspInit+0x214>)
 8003f76:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003f7a:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003f7c:	4b2d      	ldr	r3, [pc, #180]	; (8004034 <HAL_SD_MspInit+0x214>)
 8003f7e:	2240      	movs	r2, #64	; 0x40
 8003f80:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f82:	4b2c      	ldr	r3, [pc, #176]	; (8004034 <HAL_SD_MspInit+0x214>)
 8003f84:	2200      	movs	r2, #0
 8003f86:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003f88:	4b2a      	ldr	r3, [pc, #168]	; (8004034 <HAL_SD_MspInit+0x214>)
 8003f8a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003f8e:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003f90:	4b28      	ldr	r3, [pc, #160]	; (8004034 <HAL_SD_MspInit+0x214>)
 8003f92:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003f96:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003f98:	4b26      	ldr	r3, [pc, #152]	; (8004034 <HAL_SD_MspInit+0x214>)
 8003f9a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003f9e:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8003fa0:	4b24      	ldr	r3, [pc, #144]	; (8004034 <HAL_SD_MspInit+0x214>)
 8003fa2:	2220      	movs	r2, #32
 8003fa4:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003fa6:	4b23      	ldr	r3, [pc, #140]	; (8004034 <HAL_SD_MspInit+0x214>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003fac:	4b21      	ldr	r3, [pc, #132]	; (8004034 <HAL_SD_MspInit+0x214>)
 8003fae:	2204      	movs	r2, #4
 8003fb0:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003fb2:	4b20      	ldr	r3, [pc, #128]	; (8004034 <HAL_SD_MspInit+0x214>)
 8003fb4:	2203      	movs	r2, #3
 8003fb6:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8003fb8:	4b1e      	ldr	r3, [pc, #120]	; (8004034 <HAL_SD_MspInit+0x214>)
 8003fba:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003fbe:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003fc0:	4b1c      	ldr	r3, [pc, #112]	; (8004034 <HAL_SD_MspInit+0x214>)
 8003fc2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003fc6:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8003fc8:	481a      	ldr	r0, [pc, #104]	; (8004034 <HAL_SD_MspInit+0x214>)
 8003fca:	f004 f817 	bl	8007ffc <HAL_DMA_Init>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d001      	beq.n	8003fd8 <HAL_SD_MspInit+0x1b8>
    {
      Error_Handler();
 8003fd4:	f7fd fa14 	bl	8001400 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	4a16      	ldr	r2, [pc, #88]	; (8004034 <HAL_SD_MspInit+0x214>)
 8003fdc:	63da      	str	r2, [r3, #60]	; 0x3c
 8003fde:	4a15      	ldr	r2, [pc, #84]	; (8004034 <HAL_SD_MspInit+0x214>)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 3, 0);
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	2103      	movs	r1, #3
 8003fe8:	2031      	movs	r0, #49	; 0x31
 8003fea:	f003 ffc2 	bl	8007f72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8003fee:	2031      	movs	r0, #49	; 0x31
 8003ff0:	f003 ffdb 	bl	8007faa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

    /* DMA interrupt init */
    /* DMA2_Stream3_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 3, 0);
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	2103      	movs	r1, #3
 8003ff8:	203b      	movs	r0, #59	; 0x3b
 8003ffa:	f003 ffba 	bl	8007f72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8003ffe:	203b      	movs	r0, #59	; 0x3b
 8004000:	f003 ffd3 	bl	8007faa <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream6_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 3, 0);
 8004004:	2200      	movs	r2, #0
 8004006:	2103      	movs	r1, #3
 8004008:	2045      	movs	r0, #69	; 0x45
 800400a:	f003 ffb2 	bl	8007f72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800400e:	2045      	movs	r0, #69	; 0x45
 8004010:	f003 ffcb 	bl	8007faa <HAL_NVIC_EnableIRQ>

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8004014:	bf00      	nop
 8004016:	3730      	adds	r7, #48	; 0x30
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}
 800401c:	40012c00 	.word	0x40012c00
 8004020:	40023800 	.word	0x40023800
 8004024:	40020000 	.word	0x40020000
 8004028:	40020400 	.word	0x40020400
 800402c:	2000c6a8 	.word	0x2000c6a8
 8004030:	400264a0 	.word	0x400264a0
 8004034:	2000c708 	.word	0x2000c708
 8004038:	40026458 	.word	0x40026458

0800403c <DWT_Delay_us>:
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8004044:	4b0d      	ldr	r3, [pc, #52]	; (800407c <DWT_Delay_us+0x40>)
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	60fb      	str	r3, [r7, #12]
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 800404a:	f005 fa87 	bl	800955c <HAL_RCC_GetHCLKFreq>
 800404e:	4603      	mov	r3, r0
 8004050:	4a0b      	ldr	r2, [pc, #44]	; (8004080 <DWT_Delay_us+0x44>)
 8004052:	fba2 2303 	umull	r2, r3, r2, r3
 8004056:	0c9b      	lsrs	r3, r3, #18
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	fb02 f303 	mul.w	r3, r2, r3
 800405e:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8004060:	bf00      	nop
 8004062:	4b06      	ldr	r3, [pc, #24]	; (800407c <DWT_Delay_us+0x40>)
 8004064:	685a      	ldr	r2, [r3, #4]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	1ad2      	subs	r2, r2, r3
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	429a      	cmp	r2, r3
 800406e:	d3f8      	bcc.n	8004062 <DWT_Delay_us+0x26>
}
 8004070:	bf00      	nop
 8004072:	bf00      	nop
 8004074:	3710      	adds	r7, #16
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	e0001000 	.word	0xe0001000
 8004080:	431bde83 	.word	0x431bde83

08004084 <sonarInit>:
    {
        {0, 0, 0, 0, 0, 0, 0, 0}
    };

bool sonarInit(void)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b08c      	sub	sp, #48	; 0x30
 8004088:	af00      	add	r7, sp, #0
	bool ret = false;
 800408a:	2300      	movs	r3, #0
 800408c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004090:	f107 031c 	add.w	r3, r7, #28
 8004094:	2200      	movs	r2, #0
 8004096:	601a      	str	r2, [r3, #0]
 8004098:	605a      	str	r2, [r3, #4]
 800409a:	609a      	str	r2, [r3, #8]
 800409c:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800409e:	f107 0314 	add.w	r3, r7, #20
 80040a2:	2200      	movs	r2, #0
 80040a4:	601a      	str	r2, [r3, #0]
 80040a6:	605a      	str	r2, [r3, #4]
	  TIM_IC_InitTypeDef sConfigIC = {0};
 80040a8:	1d3b      	adds	r3, r7, #4
 80040aa:	2200      	movs	r2, #0
 80040ac:	601a      	str	r2, [r3, #0]
 80040ae:	605a      	str	r2, [r3, #4]
 80040b0:	609a      	str	r2, [r3, #8]
 80040b2:	60da      	str	r2, [r3, #12]

	  htim3.Instance = TIM3;
 80040b4:	4b2e      	ldr	r3, [pc, #184]	; (8004170 <sonarInit+0xec>)
 80040b6:	4a2f      	ldr	r2, [pc, #188]	; (8004174 <sonarInit+0xf0>)
 80040b8:	601a      	str	r2, [r3, #0]
	  htim3.Init.Prescaler = 96-1;
 80040ba:	4b2d      	ldr	r3, [pc, #180]	; (8004170 <sonarInit+0xec>)
 80040bc:	225f      	movs	r2, #95	; 0x5f
 80040be:	605a      	str	r2, [r3, #4]
	  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040c0:	4b2b      	ldr	r3, [pc, #172]	; (8004170 <sonarInit+0xec>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	609a      	str	r2, [r3, #8]
	  htim3.Init.Period = 65535;
 80040c6:	4b2a      	ldr	r3, [pc, #168]	; (8004170 <sonarInit+0xec>)
 80040c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80040cc:	60da      	str	r2, [r3, #12]
	  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040ce:	4b28      	ldr	r3, [pc, #160]	; (8004170 <sonarInit+0xec>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	611a      	str	r2, [r3, #16]
	  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040d4:	4b26      	ldr	r3, [pc, #152]	; (8004170 <sonarInit+0xec>)
 80040d6:	2200      	movs	r2, #0
 80040d8:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80040da:	4825      	ldr	r0, [pc, #148]	; (8004170 <sonarInit+0xec>)
 80040dc:	f007 fb92 	bl	800b804 <HAL_TIM_Base_Init>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d001      	beq.n	80040ea <sonarInit+0x66>
	  {
	    Error_Handler();
 80040e6:	f7fd f98b 	bl	8001400 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80040ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040ee:	61fb      	str	r3, [r7, #28]
	  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80040f0:	f107 031c 	add.w	r3, r7, #28
 80040f4:	4619      	mov	r1, r3
 80040f6:	481e      	ldr	r0, [pc, #120]	; (8004170 <sonarInit+0xec>)
 80040f8:	f007 fdf0 	bl	800bcdc <HAL_TIM_ConfigClockSource>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d001      	beq.n	8004106 <sonarInit+0x82>
	  {
	    Error_Handler();
 8004102:	f7fd f97d 	bl	8001400 <Error_Handler>
	  }
	  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8004106:	481a      	ldr	r0, [pc, #104]	; (8004170 <sonarInit+0xec>)
 8004108:	f007 fba7 	bl	800b85a <HAL_TIM_IC_Init>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d001      	beq.n	8004116 <sonarInit+0x92>
	  {
	    Error_Handler();
 8004112:	f7fd f975 	bl	8001400 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004116:	2300      	movs	r3, #0
 8004118:	617b      	str	r3, [r7, #20]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800411a:	2300      	movs	r3, #0
 800411c:	61bb      	str	r3, [r7, #24]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800411e:	f107 0314 	add.w	r3, r7, #20
 8004122:	4619      	mov	r1, r3
 8004124:	4812      	ldr	r0, [pc, #72]	; (8004170 <sonarInit+0xec>)
 8004126:	f008 f923 	bl	800c370 <HAL_TIMEx_MasterConfigSynchronization>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	d001      	beq.n	8004134 <sonarInit+0xb0>
	  {
	    Error_Handler();
 8004130:	f7fd f966 	bl	8001400 <Error_Handler>
	  }
	  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004134:	2300      	movs	r3, #0
 8004136:	607b      	str	r3, [r7, #4]
	  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004138:	2301      	movs	r3, #1
 800413a:	60bb      	str	r3, [r7, #8]
	  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800413c:	2300      	movs	r3, #0
 800413e:	60fb      	str	r3, [r7, #12]
	  sConfigIC.ICFilter = 0;
 8004140:	2300      	movs	r3, #0
 8004142:	613b      	str	r3, [r7, #16]
	  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8004144:	1d3b      	adds	r3, r7, #4
 8004146:	220c      	movs	r2, #12
 8004148:	4619      	mov	r1, r3
 800414a:	4809      	ldr	r0, [pc, #36]	; (8004170 <sonarInit+0xec>)
 800414c:	f007 fd2a 	bl	800bba4 <HAL_TIM_IC_ConfigChannel>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d001      	beq.n	800415a <sonarInit+0xd6>
	  {
	    Error_Handler();
 8004156:	f7fd f953 	bl	8001400 <Error_Handler>
	  }

	  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4);
 800415a:	210c      	movs	r1, #12
 800415c:	4804      	ldr	r0, [pc, #16]	; (8004170 <sonarInit+0xec>)
 800415e:	f007 fbb1 	bl	800b8c4 <HAL_TIM_IC_Start_IT>

	return ret;
 8004162:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8004166:	4618      	mov	r0, r3
 8004168:	3730      	adds	r7, #48	; 0x30
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	2000c768 	.word	0x2000c768
 8004174:	40000400 	.word	0x40000400

08004178 <Sonar_measure>:

bool Sonar_measure(void)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
	bool ret = false;
 800417e:	2300      	movs	r3, #0
 8004180:	71fb      	strb	r3, [r7, #7]

	static int16_t sonarHistTab[11];
	static int sonarHistIdx = 0;
	static uint32_t sonarDistanceSum = 0;

	switch(sonar_tbl[0].state)
 8004182:	4b5d      	ldr	r3, [pc, #372]	; (80042f8 <Sonar_measure+0x180>)
 8004184:	785b      	ldrb	r3, [r3, #1]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d002      	beq.n	8004190 <Sonar_measure+0x18>
 800418a:	2b01      	cmp	r3, #1
 800418c:	d022      	beq.n	80041d4 <Sonar_measure+0x5c>
 800418e:	e0a9      	b.n	80042e4 <Sonar_measure+0x16c>
	{
		case 0:
			gpioPinMode(SONAR_DATA, _DEF_OUTPUT);
 8004190:	2103      	movs	r1, #3
 8004192:	2007      	movs	r0, #7
 8004194:	f7fe f80a 	bl	80021ac <gpioPinMode>
			gpioPinWrite(SONAR_DATA, GPIO_PIN_SET);
 8004198:	2101      	movs	r1, #1
 800419a:	2007      	movs	r0, #7
 800419c:	f7fe f878 	bl	8002290 <gpioPinWrite>
			DWT_Delay_us(5);
 80041a0:	2005      	movs	r0, #5
 80041a2:	f7ff ff4b 	bl	800403c <DWT_Delay_us>
			gpioPinWrite(SONAR_DATA, GPIO_PIN_RESET);
 80041a6:	2100      	movs	r1, #0
 80041a8:	2007      	movs	r0, #7
 80041aa:	f7fe f871 	bl	8002290 <gpioPinWrite>
			gpioPinMode(SONAR_DATA, _DEF_INPUT_AF_PP);
 80041ae:	2106      	movs	r1, #6
 80041b0:	2007      	movs	r0, #7
 80041b2:	f7fd fffb 	bl	80021ac <gpioPinMode>
			sonar_tbl[0].wait_flag = true;
 80041b6:	4b50      	ldr	r3, [pc, #320]	; (80042f8 <Sonar_measure+0x180>)
 80041b8:	2201      	movs	r2, #1
 80041ba:	701a      	strb	r2, [r3, #0]
			sonar_tbl[0].state++;
 80041bc:	4b4e      	ldr	r3, [pc, #312]	; (80042f8 <Sonar_measure+0x180>)
 80041be:	785b      	ldrb	r3, [r3, #1]
 80041c0:	3301      	adds	r3, #1
 80041c2:	b2da      	uxtb	r2, r3
 80041c4:	4b4c      	ldr	r3, [pc, #304]	; (80042f8 <Sonar_measure+0x180>)
 80041c6:	705a      	strb	r2, [r3, #1]
			pre_time = millis();
 80041c8:	f7fd f891 	bl	80012ee <millis>
 80041cc:	4603      	mov	r3, r0
 80041ce:	4a4b      	ldr	r2, [pc, #300]	; (80042fc <Sonar_measure+0x184>)
 80041d0:	6013      	str	r3, [r2, #0]
			break;
 80041d2:	e087      	b.n	80042e4 <Sonar_measure+0x16c>

		case 1:
			if(sonar_tbl[0].wait_flag == false)
 80041d4:	4b48      	ldr	r3, [pc, #288]	; (80042f8 <Sonar_measure+0x180>)
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	f083 0301 	eor.w	r3, r3, #1
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d06a      	beq.n	80042b8 <Sonar_measure+0x140>
			{
				if(sonar_tbl[0].falling_time > sonar_tbl[0].rising_time)
 80041e2:	4b45      	ldr	r3, [pc, #276]	; (80042f8 <Sonar_measure+0x180>)
 80041e4:	689a      	ldr	r2, [r3, #8]
 80041e6:	4b44      	ldr	r3, [pc, #272]	; (80042f8 <Sonar_measure+0x180>)
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d907      	bls.n	80041fe <Sonar_measure+0x86>
				{
					sonar_tbl[0].duty_time = sonar_tbl[0].falling_time - sonar_tbl[0].rising_time;
 80041ee:	4b42      	ldr	r3, [pc, #264]	; (80042f8 <Sonar_measure+0x180>)
 80041f0:	689a      	ldr	r2, [r3, #8]
 80041f2:	4b41      	ldr	r3, [pc, #260]	; (80042f8 <Sonar_measure+0x180>)
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	4a3f      	ldr	r2, [pc, #252]	; (80042f8 <Sonar_measure+0x180>)
 80041fa:	60d3      	str	r3, [r2, #12]
 80041fc:	e00e      	b.n	800421c <Sonar_measure+0xa4>
				}
				else if(sonar_tbl[0].falling_time < sonar_tbl[0].rising_time)
 80041fe:	4b3e      	ldr	r3, [pc, #248]	; (80042f8 <Sonar_measure+0x180>)
 8004200:	689a      	ldr	r2, [r3, #8]
 8004202:	4b3d      	ldr	r3, [pc, #244]	; (80042f8 <Sonar_measure+0x180>)
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	429a      	cmp	r2, r3
 8004208:	d208      	bcs.n	800421c <Sonar_measure+0xa4>
				{
					sonar_tbl[0].duty_time = 65536 - sonar_tbl[0].rising_time + sonar_tbl[0].falling_time;
 800420a:	4b3b      	ldr	r3, [pc, #236]	; (80042f8 <Sonar_measure+0x180>)
 800420c:	689a      	ldr	r2, [r3, #8]
 800420e:	4b3a      	ldr	r3, [pc, #232]	; (80042f8 <Sonar_measure+0x180>)
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8004218:	4a37      	ldr	r2, [pc, #220]	; (80042f8 <Sonar_measure+0x180>)
 800421a:	60d3      	str	r3, [r2, #12]
				}

				sonar_tbl[0].distance_cm = (sonar_tbl[0].duty_time * 10) * 0.0172;
 800421c:	4b36      	ldr	r3, [pc, #216]	; (80042f8 <Sonar_measure+0x180>)
 800421e:	68da      	ldr	r2, [r3, #12]
 8004220:	4613      	mov	r3, r2
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	4413      	add	r3, r2
 8004226:	005b      	lsls	r3, r3, #1
 8004228:	4618      	mov	r0, r3
 800422a:	f7fc f983 	bl	8000534 <__aeabi_ui2d>
 800422e:	a330      	add	r3, pc, #192	; (adr r3, 80042f0 <Sonar_measure+0x178>)
 8004230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004234:	f7fc f9f8 	bl	8000628 <__aeabi_dmul>
 8004238:	4602      	mov	r2, r0
 800423a:	460b      	mov	r3, r1
 800423c:	4610      	mov	r0, r2
 800423e:	4619      	mov	r1, r3
 8004240:	f7fc fcca 	bl	8000bd8 <__aeabi_d2uiz>
 8004244:	4603      	mov	r3, r0
 8004246:	4a2c      	ldr	r2, [pc, #176]	; (80042f8 <Sonar_measure+0x180>)
 8004248:	6153      	str	r3, [r2, #20]

				uint8_t indexplus1 = (sonarHistIdx + 1);
 800424a:	4b2d      	ldr	r3, [pc, #180]	; (8004300 <Sonar_measure+0x188>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	b2db      	uxtb	r3, r3
 8004250:	3301      	adds	r3, #1
 8004252:	71bb      	strb	r3, [r7, #6]
				if (indexplus1 == 11) indexplus1 = 0;
 8004254:	79bb      	ldrb	r3, [r7, #6]
 8004256:	2b0b      	cmp	r3, #11
 8004258:	d101      	bne.n	800425e <Sonar_measure+0xe6>
 800425a:	2300      	movs	r3, #0
 800425c:	71bb      	strb	r3, [r7, #6]
				sonarHistTab[sonarHistIdx] = sonar_tbl[0].distance_cm;
 800425e:	4b26      	ldr	r3, [pc, #152]	; (80042f8 <Sonar_measure+0x180>)
 8004260:	695a      	ldr	r2, [r3, #20]
 8004262:	4b27      	ldr	r3, [pc, #156]	; (8004300 <Sonar_measure+0x188>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	b211      	sxth	r1, r2
 8004268:	4a26      	ldr	r2, [pc, #152]	; (8004304 <Sonar_measure+0x18c>)
 800426a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				sonarDistanceSum += sonarHistTab[sonarHistIdx];
 800426e:	4b24      	ldr	r3, [pc, #144]	; (8004300 <Sonar_measure+0x188>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a24      	ldr	r2, [pc, #144]	; (8004304 <Sonar_measure+0x18c>)
 8004274:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8004278:	461a      	mov	r2, r3
 800427a:	4b23      	ldr	r3, [pc, #140]	; (8004308 <Sonar_measure+0x190>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4413      	add	r3, r2
 8004280:	4a21      	ldr	r2, [pc, #132]	; (8004308 <Sonar_measure+0x190>)
 8004282:	6013      	str	r3, [r2, #0]
				sonarDistanceSum -= sonarHistTab[indexplus1];
 8004284:	4b20      	ldr	r3, [pc, #128]	; (8004308 <Sonar_measure+0x190>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	79ba      	ldrb	r2, [r7, #6]
 800428a:	491e      	ldr	r1, [pc, #120]	; (8004304 <Sonar_measure+0x18c>)
 800428c:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8004290:	1a9b      	subs	r3, r3, r2
 8004292:	4a1d      	ldr	r2, [pc, #116]	; (8004308 <Sonar_measure+0x190>)
 8004294:	6013      	str	r3, [r2, #0]
				sonarHistIdx = indexplus1;
 8004296:	79bb      	ldrb	r3, [r7, #6]
 8004298:	4a19      	ldr	r2, [pc, #100]	; (8004300 <Sonar_measure+0x188>)
 800429a:	6013      	str	r3, [r2, #0]
				sonar_tbl[0].filter_distance_cm = sonarDistanceSum / 10;
 800429c:	4b1a      	ldr	r3, [pc, #104]	; (8004308 <Sonar_measure+0x190>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a1a      	ldr	r2, [pc, #104]	; (800430c <Sonar_measure+0x194>)
 80042a2:	fba2 2303 	umull	r2, r3, r2, r3
 80042a6:	08db      	lsrs	r3, r3, #3
 80042a8:	4a13      	ldr	r2, [pc, #76]	; (80042f8 <Sonar_measure+0x180>)
 80042aa:	6193      	str	r3, [r2, #24]

				sonar_tbl[0].state = 0;
 80042ac:	4b12      	ldr	r3, [pc, #72]	; (80042f8 <Sonar_measure+0x180>)
 80042ae:	2200      	movs	r2, #0
 80042b0:	705a      	strb	r2, [r3, #1]
				ret = true;
 80042b2:	2301      	movs	r3, #1
 80042b4:	71fb      	strb	r3, [r7, #7]
					sonar_tbl[0].wait_flag = false;
					sonar_tbl[0].state = 0;
					ret = false;
				}
			}
			break;
 80042b6:	e014      	b.n	80042e2 <Sonar_measure+0x16a>
				if(millis()-pre_time >= 25)
 80042b8:	f7fd f819 	bl	80012ee <millis>
 80042bc:	4602      	mov	r2, r0
 80042be:	4b0f      	ldr	r3, [pc, #60]	; (80042fc <Sonar_measure+0x184>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	2b18      	cmp	r3, #24
 80042c6:	d90c      	bls.n	80042e2 <Sonar_measure+0x16a>
					sonar_tbl[0].time_out_cnt++;
 80042c8:	4b0b      	ldr	r3, [pc, #44]	; (80042f8 <Sonar_measure+0x180>)
 80042ca:	691b      	ldr	r3, [r3, #16]
 80042cc:	3301      	adds	r3, #1
 80042ce:	4a0a      	ldr	r2, [pc, #40]	; (80042f8 <Sonar_measure+0x180>)
 80042d0:	6113      	str	r3, [r2, #16]
					sonar_tbl[0].wait_flag = false;
 80042d2:	4b09      	ldr	r3, [pc, #36]	; (80042f8 <Sonar_measure+0x180>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	701a      	strb	r2, [r3, #0]
					sonar_tbl[0].state = 0;
 80042d8:	4b07      	ldr	r3, [pc, #28]	; (80042f8 <Sonar_measure+0x180>)
 80042da:	2200      	movs	r2, #0
 80042dc:	705a      	strb	r2, [r3, #1]
					ret = false;
 80042de:	2300      	movs	r3, #0
 80042e0:	71fb      	strb	r3, [r7, #7]
			break;
 80042e2:	bf00      	nop
	}
	return ret;
 80042e4:	79fb      	ldrb	r3, [r7, #7]
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3708      	adds	r7, #8
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	75f6fd22 	.word	0x75f6fd22
 80042f4:	3f919ce0 	.word	0x3f919ce0
 80042f8:	2000c7a8 	.word	0x2000c7a8
 80042fc:	2000c7c4 	.word	0x2000c7c4
 8004300:	2000c7c8 	.word	0x2000c7c8
 8004304:	2000c7cc 	.word	0x2000c7cc
 8004308:	2000c7e4 	.word	0x2000c7e4
 800430c:	cccccccd 	.word	0xcccccccd

08004310 <HAL_TIM_Base_MspInit>:


void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b08a      	sub	sp, #40	; 0x28
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004318:	f107 0314 	add.w	r3, r7, #20
 800431c:	2200      	movs	r2, #0
 800431e:	601a      	str	r2, [r3, #0]
 8004320:	605a      	str	r2, [r3, #4]
 8004322:	609a      	str	r2, [r3, #8]
 8004324:	60da      	str	r2, [r3, #12]
 8004326:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a1d      	ldr	r2, [pc, #116]	; (80043a4 <HAL_TIM_Base_MspInit+0x94>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d133      	bne.n	800439a <HAL_TIM_Base_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004332:	2300      	movs	r3, #0
 8004334:	613b      	str	r3, [r7, #16]
 8004336:	4b1c      	ldr	r3, [pc, #112]	; (80043a8 <HAL_TIM_Base_MspInit+0x98>)
 8004338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433a:	4a1b      	ldr	r2, [pc, #108]	; (80043a8 <HAL_TIM_Base_MspInit+0x98>)
 800433c:	f043 0302 	orr.w	r3, r3, #2
 8004340:	6413      	str	r3, [r2, #64]	; 0x40
 8004342:	4b19      	ldr	r3, [pc, #100]	; (80043a8 <HAL_TIM_Base_MspInit+0x98>)
 8004344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004346:	f003 0302 	and.w	r3, r3, #2
 800434a:	613b      	str	r3, [r7, #16]
 800434c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800434e:	2300      	movs	r3, #0
 8004350:	60fb      	str	r3, [r7, #12]
 8004352:	4b15      	ldr	r3, [pc, #84]	; (80043a8 <HAL_TIM_Base_MspInit+0x98>)
 8004354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004356:	4a14      	ldr	r2, [pc, #80]	; (80043a8 <HAL_TIM_Base_MspInit+0x98>)
 8004358:	f043 0302 	orr.w	r3, r3, #2
 800435c:	6313      	str	r3, [r2, #48]	; 0x30
 800435e:	4b12      	ldr	r3, [pc, #72]	; (80043a8 <HAL_TIM_Base_MspInit+0x98>)
 8004360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004362:	f003 0302 	and.w	r3, r3, #2
 8004366:	60fb      	str	r3, [r7, #12]
 8004368:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800436a:	2302      	movs	r3, #2
 800436c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800436e:	2302      	movs	r3, #2
 8004370:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004372:	2300      	movs	r3, #0
 8004374:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004376:	2300      	movs	r3, #0
 8004378:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800437a:	2302      	movs	r3, #2
 800437c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800437e:	f107 0314 	add.w	r3, r7, #20
 8004382:	4619      	mov	r1, r3
 8004384:	4809      	ldr	r0, [pc, #36]	; (80043ac <HAL_TIM_Base_MspInit+0x9c>)
 8004386:	f004 fa35 	bl	80087f4 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 800438a:	2200      	movs	r2, #0
 800438c:	2101      	movs	r1, #1
 800438e:	201d      	movs	r0, #29
 8004390:	f003 fdef 	bl	8007f72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004394:	201d      	movs	r0, #29
 8004396:	f003 fe08 	bl	8007faa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800439a:	bf00      	nop
 800439c:	3728      	adds	r7, #40	; 0x28
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	40000400 	.word	0x40000400
 80043a8:	40023800 	.word	0x40023800
 80043ac:	40020400 	.word	0x40020400

080043b0 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 1 */

/* USER CODE END 1 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b083      	sub	sp, #12
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4 && htim->Instance == TIM3 && sonar_tbl[0].wait_flag == true)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	7f1b      	ldrb	r3, [r3, #28]
 80043bc:	2b08      	cmp	r3, #8
 80043be:	d129      	bne.n	8004414 <HAL_TIM_IC_CaptureCallback+0x64>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a16      	ldr	r2, [pc, #88]	; (8004420 <HAL_TIM_IC_CaptureCallback+0x70>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d124      	bne.n	8004414 <HAL_TIM_IC_CaptureCallback+0x64>
 80043ca:	4b16      	ldr	r3, [pc, #88]	; (8004424 <HAL_TIM_IC_CaptureCallback+0x74>)
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d020      	beq.n	8004414 <HAL_TIM_IC_CaptureCallback+0x64>
	{
		if(Ch1_PIN) //(TIM3->CCER & TIM_CCER_CC4P) == 0
 80043d2:	4b15      	ldr	r3, [pc, #84]	; (8004428 <HAL_TIM_IC_CaptureCallback+0x78>)
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	f003 0302 	and.w	r3, r3, #2
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00d      	beq.n	80043fa <HAL_TIM_IC_CaptureCallback+0x4a>
		{  // Timer2 Ch1 pin(PA0) is High
			TIM3->CCR4 = 0;
 80043de:	4b10      	ldr	r3, [pc, #64]	; (8004420 <HAL_TIM_IC_CaptureCallback+0x70>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	641a      	str	r2, [r3, #64]	; 0x40
			sonar_tbl[0].rising_time = TIM3->CCR4; // read capture data
 80043e4:	4b0e      	ldr	r3, [pc, #56]	; (8004420 <HAL_TIM_IC_CaptureCallback+0x70>)
 80043e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e8:	4a0e      	ldr	r2, [pc, #56]	; (8004424 <HAL_TIM_IC_CaptureCallback+0x74>)
 80043ea:	6053      	str	r3, [r2, #4]
			Ch1_POL_FALLING;  // to falling edge
 80043ec:	4b0c      	ldr	r3, [pc, #48]	; (8004420 <HAL_TIM_IC_CaptureCallback+0x70>)
 80043ee:	6a1b      	ldr	r3, [r3, #32]
 80043f0:	4a0b      	ldr	r2, [pc, #44]	; (8004420 <HAL_TIM_IC_CaptureCallback+0x70>)
 80043f2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80043f6:	6213      	str	r3, [r2, #32]
			sonar_tbl[0].falling_time = TIM3->CCR4; // read capture data
			Ch1_POL_RISING;   // to rising edge
			sonar_tbl[0].wait_flag = false;
		}
	}
}
 80043f8:	e00c      	b.n	8004414 <HAL_TIM_IC_CaptureCallback+0x64>
			sonar_tbl[0].falling_time = TIM3->CCR4; // read capture data
 80043fa:	4b09      	ldr	r3, [pc, #36]	; (8004420 <HAL_TIM_IC_CaptureCallback+0x70>)
 80043fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fe:	4a09      	ldr	r2, [pc, #36]	; (8004424 <HAL_TIM_IC_CaptureCallback+0x74>)
 8004400:	6093      	str	r3, [r2, #8]
			Ch1_POL_RISING;   // to rising edge
 8004402:	4b07      	ldr	r3, [pc, #28]	; (8004420 <HAL_TIM_IC_CaptureCallback+0x70>)
 8004404:	6a1b      	ldr	r3, [r3, #32]
 8004406:	4a06      	ldr	r2, [pc, #24]	; (8004420 <HAL_TIM_IC_CaptureCallback+0x70>)
 8004408:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800440c:	6213      	str	r3, [r2, #32]
			sonar_tbl[0].wait_flag = false;
 800440e:	4b05      	ldr	r3, [pc, #20]	; (8004424 <HAL_TIM_IC_CaptureCallback+0x74>)
 8004410:	2200      	movs	r2, #0
 8004412:	701a      	strb	r2, [r3, #0]
}
 8004414:	bf00      	nop
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr
 8004420:	40000400 	.word	0x40000400
 8004424:	2000c7a8 	.word	0x2000c7a8
 8004428:	40020400 	.word	0x40020400

0800442c <spiInit>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;


bool spiInit(void)
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
  bool ret = true;
 8004432:	2301      	movs	r3, #1
 8004434:	70fb      	strb	r3, [r7, #3]


  for (int i=0; i<SPI_MAX_CH; i++)
 8004436:	2300      	movs	r3, #0
 8004438:	607b      	str	r3, [r7, #4]
 800443a:	e03d      	b.n	80044b8 <spiInit+0x8c>
  {
    spi_tbl[i].is_open = false;
 800443c:	4923      	ldr	r1, [pc, #140]	; (80044cc <spiInit+0xa0>)
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	4613      	mov	r3, r2
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	4413      	add	r3, r2
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	440b      	add	r3, r1
 800444a:	2200      	movs	r2, #0
 800444c:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].is_tx_done = true;
 800444e:	491f      	ldr	r1, [pc, #124]	; (80044cc <spiInit+0xa0>)
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	4613      	mov	r3, r2
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	4413      	add	r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	440b      	add	r3, r1
 800445c:	3301      	adds	r3, #1
 800445e:	2201      	movs	r2, #1
 8004460:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].is_error = false;
 8004462:	491a      	ldr	r1, [pc, #104]	; (80044cc <spiInit+0xa0>)
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	4613      	mov	r3, r2
 8004468:	009b      	lsls	r3, r3, #2
 800446a:	4413      	add	r3, r2
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	440b      	add	r3, r1
 8004470:	3302      	adds	r3, #2
 8004472:	2200      	movs	r2, #0
 8004474:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].func_tx = NULL;
 8004476:	4915      	ldr	r1, [pc, #84]	; (80044cc <spiInit+0xa0>)
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	4613      	mov	r3, r2
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	4413      	add	r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	440b      	add	r3, r1
 8004484:	3304      	adds	r3, #4
 8004486:	2200      	movs	r2, #0
 8004488:	601a      	str	r2, [r3, #0]
    spi_tbl[i].h_dma_rx = NULL;
 800448a:	4910      	ldr	r1, [pc, #64]	; (80044cc <spiInit+0xa0>)
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	4613      	mov	r3, r2
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	4413      	add	r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	440b      	add	r3, r1
 8004498:	3310      	adds	r3, #16
 800449a:	2200      	movs	r2, #0
 800449c:	601a      	str	r2, [r3, #0]
    spi_tbl[i].h_dma_tx = NULL;
 800449e:	490b      	ldr	r1, [pc, #44]	; (80044cc <spiInit+0xa0>)
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	4613      	mov	r3, r2
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	4413      	add	r3, r2
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	440b      	add	r3, r1
 80044ac:	330c      	adds	r3, #12
 80044ae:	2200      	movs	r2, #0
 80044b0:	601a      	str	r2, [r3, #0]
  for (int i=0; i<SPI_MAX_CH; i++)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	3301      	adds	r3, #1
 80044b6:	607b      	str	r3, [r7, #4]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	ddbe      	ble.n	800443c <spiInit+0x10>
  }

  return ret;
 80044be:	78fb      	ldrb	r3, [r7, #3]
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	370c      	adds	r7, #12
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr
 80044cc:	2000c7e8 	.word	0x2000c7e8

080044d0 <spiBegin>:

bool spiBegin(uint8_t ch)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	4603      	mov	r3, r0
 80044d8:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80044da:	2300      	movs	r3, #0
 80044dc:	73fb      	strb	r3, [r7, #15]
  spi_t *p_spi = &spi_tbl[ch];
 80044de:	79fa      	ldrb	r2, [r7, #7]
 80044e0:	4613      	mov	r3, r2
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	4413      	add	r3, r2
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	4a23      	ldr	r2, [pc, #140]	; (8004578 <spiBegin+0xa8>)
 80044ea:	4413      	add	r3, r2
 80044ec:	60bb      	str	r3, [r7, #8]

  switch(ch)
 80044ee:	79fb      	ldrb	r3, [r7, #7]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d001      	beq.n	80044f8 <spiBegin+0x28>
 80044f4:	2b01      	cmp	r3, #1
        ret = true;
      }
      break;

    case _DEF_SPI2:
      break;
 80044f6:	e03a      	b.n	800456e <spiBegin+0x9e>
      p_spi->h_spi = &hspi1;
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	4a20      	ldr	r2, [pc, #128]	; (800457c <spiBegin+0xac>)
 80044fc:	609a      	str	r2, [r3, #8]
      p_spi->h_dma_tx = &hdma_spi1_tx;
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	4a1f      	ldr	r2, [pc, #124]	; (8004580 <spiBegin+0xb0>)
 8004502:	60da      	str	r2, [r3, #12]
      hspi1.Instance = SPI1;
 8004504:	4b1d      	ldr	r3, [pc, #116]	; (800457c <spiBegin+0xac>)
 8004506:	4a1f      	ldr	r2, [pc, #124]	; (8004584 <spiBegin+0xb4>)
 8004508:	601a      	str	r2, [r3, #0]
      hspi1.Init.Mode = SPI_MODE_MASTER;
 800450a:	4b1c      	ldr	r3, [pc, #112]	; (800457c <spiBegin+0xac>)
 800450c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004510:	605a      	str	r2, [r3, #4]
      hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004512:	4b1a      	ldr	r3, [pc, #104]	; (800457c <spiBegin+0xac>)
 8004514:	2200      	movs	r2, #0
 8004516:	609a      	str	r2, [r3, #8]
      hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004518:	4b18      	ldr	r3, [pc, #96]	; (800457c <spiBegin+0xac>)
 800451a:	2200      	movs	r2, #0
 800451c:	60da      	str	r2, [r3, #12]
      hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800451e:	4b17      	ldr	r3, [pc, #92]	; (800457c <spiBegin+0xac>)
 8004520:	2200      	movs	r2, #0
 8004522:	611a      	str	r2, [r3, #16]
      hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004524:	4b15      	ldr	r3, [pc, #84]	; (800457c <spiBegin+0xac>)
 8004526:	2200      	movs	r2, #0
 8004528:	615a      	str	r2, [r3, #20]
      hspi1.Init.NSS = SPI_NSS_SOFT;
 800452a:	4b14      	ldr	r3, [pc, #80]	; (800457c <spiBegin+0xac>)
 800452c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004530:	619a      	str	r2, [r3, #24]
      hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004532:	4b12      	ldr	r3, [pc, #72]	; (800457c <spiBegin+0xac>)
 8004534:	2200      	movs	r2, #0
 8004536:	61da      	str	r2, [r3, #28]
      hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004538:	4b10      	ldr	r3, [pc, #64]	; (800457c <spiBegin+0xac>)
 800453a:	2200      	movs	r2, #0
 800453c:	621a      	str	r2, [r3, #32]
      hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800453e:	4b0f      	ldr	r3, [pc, #60]	; (800457c <spiBegin+0xac>)
 8004540:	2200      	movs	r2, #0
 8004542:	625a      	str	r2, [r3, #36]	; 0x24
      hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004544:	4b0d      	ldr	r3, [pc, #52]	; (800457c <spiBegin+0xac>)
 8004546:	2200      	movs	r2, #0
 8004548:	629a      	str	r2, [r3, #40]	; 0x28
      hspi1.Init.CRCPolynomial = 10;
 800454a:	4b0c      	ldr	r3, [pc, #48]	; (800457c <spiBegin+0xac>)
 800454c:	220a      	movs	r2, #10
 800454e:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SPI_DeInit(&hspi1);
 8004550:	480a      	ldr	r0, [pc, #40]	; (800457c <spiBegin+0xac>)
 8004552:	f006 fc93 	bl	800ae7c <HAL_SPI_DeInit>
      if (HAL_SPI_Init(&hspi1) == HAL_OK)
 8004556:	4809      	ldr	r0, [pc, #36]	; (800457c <spiBegin+0xac>)
 8004558:	f006 fc2c 	bl	800adb4 <HAL_SPI_Init>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d104      	bne.n	800456c <spiBegin+0x9c>
        p_spi->is_open = true;
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	2201      	movs	r2, #1
 8004566:	701a      	strb	r2, [r3, #0]
        ret = true;
 8004568:	2301      	movs	r3, #1
 800456a:	73fb      	strb	r3, [r7, #15]
      break;
 800456c:	bf00      	nop
  }

  return ret;
 800456e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004570:	4618      	mov	r0, r3
 8004572:	3710      	adds	r7, #16
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	2000c7e8 	.word	0x2000c7e8
 800457c:	2000c7fc 	.word	0x2000c7fc
 8004580:	2000c854 	.word	0x2000c854
 8004584:	40013000 	.word	0x40013000

08004588 <spiSetDataMode>:

void spiSetDataMode(uint8_t ch, uint8_t dataMode)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	4603      	mov	r3, r0
 8004590:	460a      	mov	r2, r1
 8004592:	71fb      	strb	r3, [r7, #7]
 8004594:	4613      	mov	r3, r2
 8004596:	71bb      	strb	r3, [r7, #6]
  spi_t  *p_spi = &spi_tbl[ch];
 8004598:	79fa      	ldrb	r2, [r7, #7]
 800459a:	4613      	mov	r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	4413      	add	r3, r2
 80045a0:	009b      	lsls	r3, r3, #2
 80045a2:	4a2a      	ldr	r2, [pc, #168]	; (800464c <spiSetDataMode+0xc4>)
 80045a4:	4413      	add	r3, r2
 80045a6:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false) return;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	f083 0301 	eor.w	r3, r3, #1
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d146      	bne.n	8004644 <spiSetDataMode+0xbc>


  switch( dataMode )
 80045b6:	79bb      	ldrb	r3, [r7, #6]
 80045b8:	2b03      	cmp	r3, #3
 80045ba:	d844      	bhi.n	8004646 <spiSetDataMode+0xbe>
 80045bc:	a201      	add	r2, pc, #4	; (adr r2, 80045c4 <spiSetDataMode+0x3c>)
 80045be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c2:	bf00      	nop
 80045c4:	080045d5 	.word	0x080045d5
 80045c8:	080045f1 	.word	0x080045f1
 80045cc:	0800460d 	.word	0x0800460d
 80045d0:	08004629 	.word	0x08004629
  {
    // CPOL=0, CPHA=0
    case SPI_MODE0:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	2200      	movs	r2, #0
 80045da:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	2200      	movs	r2, #0
 80045e2:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	4618      	mov	r0, r3
 80045ea:	f006 fbe3 	bl	800adb4 <HAL_SPI_Init>
      break;
 80045ee:	e02a      	b.n	8004646 <spiSetDataMode+0xbe>

    // CPOL=0, CPHA=1
    case SPI_MODE1:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	2200      	movs	r2, #0
 80045f6:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_2EDGE;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	2201      	movs	r2, #1
 80045fe:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	4618      	mov	r0, r3
 8004606:	f006 fbd5 	bl	800adb4 <HAL_SPI_Init>
      break;
 800460a:	e01c      	b.n	8004646 <spiSetDataMode+0xbe>

    // CPOL=1, CPHA=0
    case SPI_MODE2:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_HIGH;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	2202      	movs	r2, #2
 8004612:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	2200      	movs	r2, #0
 800461a:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	4618      	mov	r0, r3
 8004622:	f006 fbc7 	bl	800adb4 <HAL_SPI_Init>
      break;
 8004626:	e00e      	b.n	8004646 <spiSetDataMode+0xbe>

    // CPOL=1, CPHA=1
    case SPI_MODE3:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	2202      	movs	r2, #2
 800462e:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_2EDGE;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	2201      	movs	r2, #1
 8004636:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	4618      	mov	r0, r3
 800463e:	f006 fbb9 	bl	800adb4 <HAL_SPI_Init>
      break;
 8004642:	e000      	b.n	8004646 <spiSetDataMode+0xbe>
  if (p_spi->is_open == false) return;
 8004644:	bf00      	nop
  }
}
 8004646:	3710      	adds	r7, #16
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}
 800464c:	2000c7e8 	.word	0x2000c7e8

08004650 <spiSetBitWidth>:

void spiSetBitWidth(uint8_t ch, uint8_t bit_width)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b084      	sub	sp, #16
 8004654:	af00      	add	r7, sp, #0
 8004656:	4603      	mov	r3, r0
 8004658:	460a      	mov	r2, r1
 800465a:	71fb      	strb	r3, [r7, #7]
 800465c:	4613      	mov	r3, r2
 800465e:	71bb      	strb	r3, [r7, #6]
  spi_t  *p_spi = &spi_tbl[ch];
 8004660:	79fa      	ldrb	r2, [r7, #7]
 8004662:	4613      	mov	r3, r2
 8004664:	009b      	lsls	r3, r3, #2
 8004666:	4413      	add	r3, r2
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	4a10      	ldr	r2, [pc, #64]	; (80046ac <spiSetBitWidth+0x5c>)
 800466c:	4413      	add	r3, r2
 800466e:	60fb      	str	r3, [r7, #12]

  if (p_spi->is_open == false) return;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	781b      	ldrb	r3, [r3, #0]
 8004674:	f083 0301 	eor.w	r3, r3, #1
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b00      	cmp	r3, #0
 800467c:	d111      	bne.n	80046a2 <spiSetBitWidth+0x52>

  p_spi->h_spi->Init.DataSize = SPI_DATASIZE_8BIT;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	2200      	movs	r2, #0
 8004684:	60da      	str	r2, [r3, #12]

  if (bit_width == 16)
 8004686:	79bb      	ldrb	r3, [r7, #6]
 8004688:	2b10      	cmp	r3, #16
 800468a:	d104      	bne.n	8004696 <spiSetBitWidth+0x46>
  {
    p_spi->h_spi->Init.DataSize = SPI_DATASIZE_16BIT;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004694:	60da      	str	r2, [r3, #12]
  }
  HAL_SPI_Init(p_spi->h_spi);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	4618      	mov	r0, r3
 800469c:	f006 fb8a 	bl	800adb4 <HAL_SPI_Init>
 80046a0:	e000      	b.n	80046a4 <spiSetBitWidth+0x54>
  if (p_spi->is_open == false) return;
 80046a2:	bf00      	nop
}
 80046a4:	3710      	adds	r7, #16
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
 80046aa:	bf00      	nop
 80046ac:	2000c7e8 	.word	0x2000c7e8

080046b0 <spiTransfer8>:

uint8_t spiTransfer8(uint8_t ch, uint8_t data)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b086      	sub	sp, #24
 80046b4:	af02      	add	r7, sp, #8
 80046b6:	4603      	mov	r3, r0
 80046b8:	460a      	mov	r2, r1
 80046ba:	71fb      	strb	r3, [r7, #7]
 80046bc:	4613      	mov	r3, r2
 80046be:	71bb      	strb	r3, [r7, #6]
  uint8_t ret;
  spi_t  *p_spi = &spi_tbl[ch];
 80046c0:	79fa      	ldrb	r2, [r7, #7]
 80046c2:	4613      	mov	r3, r2
 80046c4:	009b      	lsls	r3, r3, #2
 80046c6:	4413      	add	r3, r2
 80046c8:	009b      	lsls	r3, r3, #2
 80046ca:	4a0d      	ldr	r2, [pc, #52]	; (8004700 <spiTransfer8+0x50>)
 80046cc:	4413      	add	r3, r2
 80046ce:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false) return 0;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	f083 0301 	eor.w	r3, r3, #1
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d001      	beq.n	80046e2 <spiTransfer8+0x32>
 80046de:	2300      	movs	r3, #0
 80046e0:	e00a      	b.n	80046f8 <spiTransfer8+0x48>

  HAL_SPI_TransmitReceive(p_spi->h_spi, &data, &ret, 1, 10);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6898      	ldr	r0, [r3, #8]
 80046e6:	f107 020b 	add.w	r2, r7, #11
 80046ea:	1db9      	adds	r1, r7, #6
 80046ec:	230a      	movs	r3, #10
 80046ee:	9300      	str	r3, [sp, #0]
 80046f0:	2301      	movs	r3, #1
 80046f2:	f006 fbeb 	bl	800aecc <HAL_SPI_TransmitReceive>

  return ret;
 80046f6:	7afb      	ldrb	r3, [r7, #11]
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3710      	adds	r7, #16
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	2000c7e8 	.word	0x2000c7e8

08004704 <spiDmaTxStart>:

  return ret;
}

void spiDmaTxStart(uint8_t spi_ch, uint8_t *p_buf, uint32_t length)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af00      	add	r7, sp, #0
 800470a:	4603      	mov	r3, r0
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	607a      	str	r2, [r7, #4]
 8004710:	73fb      	strb	r3, [r7, #15]
  spi_t  *p_spi = &spi_tbl[spi_ch];
 8004712:	7bfa      	ldrb	r2, [r7, #15]
 8004714:	4613      	mov	r3, r2
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	4413      	add	r3, r2
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	4a0c      	ldr	r2, [pc, #48]	; (8004750 <spiDmaTxStart+0x4c>)
 800471e:	4413      	add	r3, r2
 8004720:	617b      	str	r3, [r7, #20]

  if (p_spi->is_open == false) return;
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	781b      	ldrb	r3, [r3, #0]
 8004726:	f083 0301 	eor.w	r3, r3, #1
 800472a:	b2db      	uxtb	r3, r3
 800472c:	2b00      	cmp	r3, #0
 800472e:	d10b      	bne.n	8004748 <spiDmaTxStart+0x44>

  p_spi->is_tx_done = false;
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	2200      	movs	r2, #0
 8004734:	705a      	strb	r2, [r3, #1]
  HAL_SPI_Transmit_DMA(p_spi->h_spi, p_buf, length);
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	b292      	uxth	r2, r2
 800473e:	68b9      	ldr	r1, [r7, #8]
 8004740:	4618      	mov	r0, r3
 8004742:	f006 fd65 	bl	800b210 <HAL_SPI_Transmit_DMA>
 8004746:	e000      	b.n	800474a <spiDmaTxStart+0x46>
  if (p_spi->is_open == false) return;
 8004748:	bf00      	nop
}
 800474a:	3718      	adds	r7, #24
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}
 8004750:	2000c7e8 	.word	0x2000c7e8

08004754 <spiDmaTxTransfer>:

bool spiDmaTxTransfer(uint8_t ch, void *buf, uint32_t length, uint32_t timeout)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b086      	sub	sp, #24
 8004758:	af00      	add	r7, sp, #0
 800475a:	60b9      	str	r1, [r7, #8]
 800475c:	607a      	str	r2, [r7, #4]
 800475e:	603b      	str	r3, [r7, #0]
 8004760:	4603      	mov	r3, r0
 8004762:	73fb      	strb	r3, [r7, #15]
  bool ret = true;
 8004764:	2301      	movs	r3, #1
 8004766:	75fb      	strb	r3, [r7, #23]
  uint32_t t_time;


  spiDmaTxStart(ch, (uint8_t *)buf, length);
 8004768:	7bfb      	ldrb	r3, [r7, #15]
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	68b9      	ldr	r1, [r7, #8]
 800476e:	4618      	mov	r0, r3
 8004770:	f7ff ffc8 	bl	8004704 <spiDmaTxStart>

  t_time = millis();
 8004774:	f7fc fdbb 	bl	80012ee <millis>
 8004778:	6138      	str	r0, [r7, #16]

  if (timeout == 0) return true;
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d101      	bne.n	8004784 <spiDmaTxTransfer+0x30>
 8004780:	2301      	movs	r3, #1
 8004782:	e013      	b.n	80047ac <spiDmaTxTransfer+0x58>

  while(1)
  {
    if(spiDmaTxIsDone(ch))
 8004784:	7bfb      	ldrb	r3, [r7, #15]
 8004786:	4618      	mov	r0, r3
 8004788:	f000 f814 	bl	80047b4 <spiDmaTxIsDone>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d10a      	bne.n	80047a8 <spiDmaTxTransfer+0x54>
    {
      break;
    }
    if((millis()-t_time) > timeout)
 8004792:	f7fc fdac 	bl	80012ee <millis>
 8004796:	4602      	mov	r2, r0
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	683a      	ldr	r2, [r7, #0]
 800479e:	429a      	cmp	r2, r3
 80047a0:	d2f0      	bcs.n	8004784 <spiDmaTxTransfer+0x30>
    {
      ret = false;
 80047a2:	2300      	movs	r3, #0
 80047a4:	75fb      	strb	r3, [r7, #23]
      break;
 80047a6:	e000      	b.n	80047aa <spiDmaTxTransfer+0x56>
      break;
 80047a8:	bf00      	nop
    }
  }

  return ret;
 80047aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3718      	adds	r7, #24
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <spiDmaTxIsDone>:

bool spiDmaTxIsDone(uint8_t ch)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b085      	sub	sp, #20
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	4603      	mov	r3, r0
 80047bc:	71fb      	strb	r3, [r7, #7]
  spi_t  *p_spi = &spi_tbl[ch];
 80047be:	79fa      	ldrb	r2, [r7, #7]
 80047c0:	4613      	mov	r3, r2
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	4413      	add	r3, r2
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	4a09      	ldr	r2, [pc, #36]	; (80047f0 <spiDmaTxIsDone+0x3c>)
 80047ca:	4413      	add	r3, r2
 80047cc:	60fb      	str	r3, [r7, #12]

  if (p_spi->is_open == false)     return true;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	781b      	ldrb	r3, [r3, #0]
 80047d2:	f083 0301 	eor.w	r3, r3, #1
 80047d6:	b2db      	uxtb	r3, r3
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d001      	beq.n	80047e0 <spiDmaTxIsDone+0x2c>
 80047dc:	2301      	movs	r3, #1
 80047de:	e001      	b.n	80047e4 <spiDmaTxIsDone+0x30>

  return p_spi->is_tx_done;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	785b      	ldrb	r3, [r3, #1]
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3714      	adds	r7, #20
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr
 80047f0:	2000c7e8 	.word	0x2000c7e8

080047f4 <spiAttachTxInterrupt>:

void spiAttachTxInterrupt(uint8_t ch, void (*func)())
{
 80047f4:	b480      	push	{r7}
 80047f6:	b085      	sub	sp, #20
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	4603      	mov	r3, r0
 80047fc:	6039      	str	r1, [r7, #0]
 80047fe:	71fb      	strb	r3, [r7, #7]
  spi_t  *p_spi = &spi_tbl[ch];
 8004800:	79fa      	ldrb	r2, [r7, #7]
 8004802:	4613      	mov	r3, r2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	4413      	add	r3, r2
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	4a0a      	ldr	r2, [pc, #40]	; (8004834 <spiAttachTxInterrupt+0x40>)
 800480c:	4413      	add	r3, r2
 800480e:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false)     return;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	781b      	ldrb	r3, [r3, #0]
 8004814:	f083 0301 	eor.w	r3, r3, #1
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	d103      	bne.n	8004826 <spiAttachTxInterrupt+0x32>

  p_spi->func_tx = func;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	683a      	ldr	r2, [r7, #0]
 8004822:	605a      	str	r2, [r3, #4]
 8004824:	e000      	b.n	8004828 <spiAttachTxInterrupt+0x34>
  if (p_spi->is_open == false)     return;
 8004826:	bf00      	nop
}
 8004828:	3714      	adds	r7, #20
 800482a:	46bd      	mov	sp, r7
 800482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004830:	4770      	bx	lr
 8004832:	bf00      	nop
 8004834:	2000c7e8 	.word	0x2000c7e8

08004838 <HAL_SPI_ErrorCallback>:



void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  if (hspi->Instance == spi_tbl[_DEF_SPI1].h_spi->Instance)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	4b06      	ldr	r3, [pc, #24]	; (8004860 <HAL_SPI_ErrorCallback+0x28>)
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	429a      	cmp	r2, r3
 800484c:	d102      	bne.n	8004854 <HAL_SPI_ErrorCallback+0x1c>
  {
    spi_tbl[_DEF_SPI1].is_error = true;
 800484e:	4b04      	ldr	r3, [pc, #16]	; (8004860 <HAL_SPI_ErrorCallback+0x28>)
 8004850:	2201      	movs	r2, #1
 8004852:	709a      	strb	r2, [r3, #2]
  }
}
 8004854:	bf00      	nop
 8004856:	370c      	adds	r7, #12
 8004858:	46bd      	mov	sp, r7
 800485a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485e:	4770      	bx	lr
 8004860:	2000c7e8 	.word	0x2000c7e8

08004864 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  spi_t  *p_spi;

  if (hspi->Instance == spi_tbl[_DEF_SPI1].h_spi->Instance)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	4b0a      	ldr	r3, [pc, #40]	; (800489c <HAL_SPI_TxCpltCallback+0x38>)
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	429a      	cmp	r2, r3
 8004878:	d10b      	bne.n	8004892 <HAL_SPI_TxCpltCallback+0x2e>
  {
    p_spi = &spi_tbl[_DEF_SPI1];
 800487a:	4b08      	ldr	r3, [pc, #32]	; (800489c <HAL_SPI_TxCpltCallback+0x38>)
 800487c:	60fb      	str	r3, [r7, #12]

    p_spi->is_tx_done = true;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2201      	movs	r2, #1
 8004882:	705a      	strb	r2, [r3, #1]

    if (p_spi->func_tx != NULL)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d002      	beq.n	8004892 <HAL_SPI_TxCpltCallback+0x2e>
    {
      (*p_spi->func_tx)();
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	4798      	blx	r3
    }
  }
}
 8004892:	bf00      	nop
 8004894:	3710      	adds	r7, #16
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	2000c7e8 	.word	0x2000c7e8

080048a0 <HAL_SPI_MspInit>:
    }
  }
}

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b08a      	sub	sp, #40	; 0x28
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]

	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048a8:	f107 0314 	add.w	r3, r7, #20
 80048ac:	2200      	movs	r2, #0
 80048ae:	601a      	str	r2, [r3, #0]
 80048b0:	605a      	str	r2, [r3, #4]
 80048b2:	609a      	str	r2, [r3, #8]
 80048b4:	60da      	str	r2, [r3, #12]
 80048b6:	611a      	str	r2, [r3, #16]
	  if(spiHandle->Instance==SPI1)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a40      	ldr	r2, [pc, #256]	; (80049c0 <HAL_SPI_MspInit+0x120>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d179      	bne.n	80049b6 <HAL_SPI_MspInit+0x116>
	  {
	  /* USER CODE BEGIN SPI1_MspInit 0 */
		  __HAL_RCC_DMA2_CLK_ENABLE();
 80048c2:	2300      	movs	r3, #0
 80048c4:	613b      	str	r3, [r7, #16]
 80048c6:	4b3f      	ldr	r3, [pc, #252]	; (80049c4 <HAL_SPI_MspInit+0x124>)
 80048c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ca:	4a3e      	ldr	r2, [pc, #248]	; (80049c4 <HAL_SPI_MspInit+0x124>)
 80048cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80048d0:	6313      	str	r3, [r2, #48]	; 0x30
 80048d2:	4b3c      	ldr	r3, [pc, #240]	; (80049c4 <HAL_SPI_MspInit+0x124>)
 80048d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048da:	613b      	str	r3, [r7, #16]
 80048dc:	693b      	ldr	r3, [r7, #16]
	  /* USER CODE END SPI1_MspInit 0 */
	    /* SPI1 clock enable */
	    __HAL_RCC_SPI1_CLK_ENABLE();
 80048de:	2300      	movs	r3, #0
 80048e0:	60fb      	str	r3, [r7, #12]
 80048e2:	4b38      	ldr	r3, [pc, #224]	; (80049c4 <HAL_SPI_MspInit+0x124>)
 80048e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e6:	4a37      	ldr	r2, [pc, #220]	; (80049c4 <HAL_SPI_MspInit+0x124>)
 80048e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80048ec:	6453      	str	r3, [r2, #68]	; 0x44
 80048ee:	4b35      	ldr	r3, [pc, #212]	; (80049c4 <HAL_SPI_MspInit+0x124>)
 80048f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048f6:	60fb      	str	r3, [r7, #12]
 80048f8:	68fb      	ldr	r3, [r7, #12]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048fa:	2300      	movs	r3, #0
 80048fc:	60bb      	str	r3, [r7, #8]
 80048fe:	4b31      	ldr	r3, [pc, #196]	; (80049c4 <HAL_SPI_MspInit+0x124>)
 8004900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004902:	4a30      	ldr	r2, [pc, #192]	; (80049c4 <HAL_SPI_MspInit+0x124>)
 8004904:	f043 0301 	orr.w	r3, r3, #1
 8004908:	6313      	str	r3, [r2, #48]	; 0x30
 800490a:	4b2e      	ldr	r3, [pc, #184]	; (80049c4 <HAL_SPI_MspInit+0x124>)
 800490c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490e:	f003 0301 	and.w	r3, r3, #1
 8004912:	60bb      	str	r3, [r7, #8]
 8004914:	68bb      	ldr	r3, [r7, #8]
	    /**SPI1 GPIO Configuration
	    PA5     ------> SPI1_SCK
	    PA7     ------> SPI1_MOSI
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8004916:	23a0      	movs	r3, #160	; 0xa0
 8004918:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800491a:	2302      	movs	r3, #2
 800491c:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800491e:	2300      	movs	r3, #0
 8004920:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004922:	2303      	movs	r3, #3
 8004924:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004926:	2305      	movs	r3, #5
 8004928:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800492a:	f107 0314 	add.w	r3, r7, #20
 800492e:	4619      	mov	r1, r3
 8004930:	4825      	ldr	r0, [pc, #148]	; (80049c8 <HAL_SPI_MspInit+0x128>)
 8004932:	f003 ff5f 	bl	80087f4 <HAL_GPIO_Init>

	    /* SPI1 DMA Init */
	    /* SPI1_TX Init */
	    hdma_spi1_tx.Instance = DMA2_Stream5;
 8004936:	4b25      	ldr	r3, [pc, #148]	; (80049cc <HAL_SPI_MspInit+0x12c>)
 8004938:	4a25      	ldr	r2, [pc, #148]	; (80049d0 <HAL_SPI_MspInit+0x130>)
 800493a:	601a      	str	r2, [r3, #0]
	    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800493c:	4b23      	ldr	r3, [pc, #140]	; (80049cc <HAL_SPI_MspInit+0x12c>)
 800493e:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8004942:	605a      	str	r2, [r3, #4]
	    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004944:	4b21      	ldr	r3, [pc, #132]	; (80049cc <HAL_SPI_MspInit+0x12c>)
 8004946:	2240      	movs	r2, #64	; 0x40
 8004948:	609a      	str	r2, [r3, #8]
	    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800494a:	4b20      	ldr	r3, [pc, #128]	; (80049cc <HAL_SPI_MspInit+0x12c>)
 800494c:	2200      	movs	r2, #0
 800494e:	60da      	str	r2, [r3, #12]
	    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004950:	4b1e      	ldr	r3, [pc, #120]	; (80049cc <HAL_SPI_MspInit+0x12c>)
 8004952:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004956:	611a      	str	r2, [r3, #16]
	    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004958:	4b1c      	ldr	r3, [pc, #112]	; (80049cc <HAL_SPI_MspInit+0x12c>)
 800495a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800495e:	615a      	str	r2, [r3, #20]
	    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004960:	4b1a      	ldr	r3, [pc, #104]	; (80049cc <HAL_SPI_MspInit+0x12c>)
 8004962:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004966:	619a      	str	r2, [r3, #24]
	    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8004968:	4b18      	ldr	r3, [pc, #96]	; (80049cc <HAL_SPI_MspInit+0x12c>)
 800496a:	2200      	movs	r2, #0
 800496c:	61da      	str	r2, [r3, #28]
	    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800496e:	4b17      	ldr	r3, [pc, #92]	; (80049cc <HAL_SPI_MspInit+0x12c>)
 8004970:	2200      	movs	r2, #0
 8004972:	621a      	str	r2, [r3, #32]
	    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004974:	4b15      	ldr	r3, [pc, #84]	; (80049cc <HAL_SPI_MspInit+0x12c>)
 8004976:	2200      	movs	r2, #0
 8004978:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800497a:	4814      	ldr	r0, [pc, #80]	; (80049cc <HAL_SPI_MspInit+0x12c>)
 800497c:	f003 fb3e 	bl	8007ffc <HAL_DMA_Init>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d001      	beq.n	800498a <HAL_SPI_MspInit+0xea>
	    {
	      Error_Handler();
 8004986:	f7fc fd3b 	bl	8001400 <Error_Handler>
	    }

	    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a0f      	ldr	r2, [pc, #60]	; (80049cc <HAL_SPI_MspInit+0x12c>)
 800498e:	649a      	str	r2, [r3, #72]	; 0x48
 8004990:	4a0e      	ldr	r2, [pc, #56]	; (80049cc <HAL_SPI_MspInit+0x12c>)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6393      	str	r3, [r2, #56]	; 0x38

	    /* SPI1 interrupt Init */
	    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004996:	2200      	movs	r2, #0
 8004998:	2100      	movs	r1, #0
 800499a:	2023      	movs	r0, #35	; 0x23
 800499c:	f003 fae9 	bl	8007f72 <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80049a0:	2023      	movs	r0, #35	; 0x23
 80049a2:	f003 fb02 	bl	8007faa <HAL_NVIC_EnableIRQ>
	  /* USER CODE BEGIN SPI1_MspInit 1 */
	    /* DMA2_Stream3_IRQn interrupt configuration */
	    HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 80049a6:	2200      	movs	r2, #0
 80049a8:	2105      	movs	r1, #5
 80049aa:	2044      	movs	r0, #68	; 0x44
 80049ac:	f003 fae1 	bl	8007f72 <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80049b0:	2044      	movs	r0, #68	; 0x44
 80049b2:	f003 fafa 	bl	8007faa <HAL_NVIC_EnableIRQ>
	  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80049b6:	bf00      	nop
 80049b8:	3728      	adds	r7, #40	; 0x28
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	40013000 	.word	0x40013000
 80049c4:	40023800 	.word	0x40023800
 80049c8:	40020000 	.word	0x40020000
 80049cc:	2000c854 	.word	0x2000c854
 80049d0:	40026488 	.word	0x40026488

080049d4 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]

	  if(spiHandle->Instance==SPI1)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a0c      	ldr	r2, [pc, #48]	; (8004a14 <HAL_SPI_MspDeInit+0x40>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d111      	bne.n	8004a0a <HAL_SPI_MspDeInit+0x36>
	  {
	  /* USER CODE BEGIN SPI1_MspDeInit 0 */

	  /* USER CODE END SPI1_MspDeInit 0 */
	    /* Peripheral clock disable */
	    __HAL_RCC_SPI1_CLK_DISABLE();
 80049e6:	4b0c      	ldr	r3, [pc, #48]	; (8004a18 <HAL_SPI_MspDeInit+0x44>)
 80049e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ea:	4a0b      	ldr	r2, [pc, #44]	; (8004a18 <HAL_SPI_MspDeInit+0x44>)
 80049ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049f0:	6453      	str	r3, [r2, #68]	; 0x44

	    /**SPI1 GPIO Configuration
	    PA5     ------> SPI1_SCK
	    PA7     ------> SPI1_MOSI
	    */
	    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 80049f2:	21a0      	movs	r1, #160	; 0xa0
 80049f4:	4809      	ldr	r0, [pc, #36]	; (8004a1c <HAL_SPI_MspDeInit+0x48>)
 80049f6:	f004 f881 	bl	8008afc <HAL_GPIO_DeInit>

	    /* SPI1 DMA DeInit */
	    HAL_DMA_DeInit(spiHandle->hdmatx);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049fe:	4618      	mov	r0, r3
 8004a00:	f003 fbaa 	bl	8008158 <HAL_DMA_DeInit>

	    /* SPI1 interrupt Deinit */
	    HAL_NVIC_DisableIRQ(SPI1_IRQn);
 8004a04:	2023      	movs	r0, #35	; 0x23
 8004a06:	f003 fade 	bl	8007fc6 <HAL_NVIC_DisableIRQ>
	  /* USER CODE BEGIN SPI1_MspDeInit 1 */

	  /* USER CODE END SPI1_MspDeInit 1 */
	  }
}
 8004a0a:	bf00      	nop
 8004a0c:	3708      	adds	r7, #8
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	40013000 	.word	0x40013000
 8004a18:	40023800 	.word	0x40023800
 8004a1c:	40020000 	.word	0x40020000

08004a20 <tdsInit>:

tds_tbl_t tds_tbl[HW_TDS_MAX_CH];


bool tdsInit(void)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b086      	sub	sp, #24
 8004a24:	af00      	add	r7, sp, #0
	bool ret = true;
 8004a26:	2301      	movs	r3, #1
 8004a28:	75fb      	strb	r3, [r7, #23]
	tds_tbl[0].aref = 3.3;
 8004a2a:	4b31      	ldr	r3, [pc, #196]	; (8004af0 <tdsInit+0xd0>)
 8004a2c:	2203      	movs	r2, #3
 8004a2e:	701a      	strb	r2, [r3, #0]
	tds_tbl[0].temperature = 25.0;
 8004a30:	4b2f      	ldr	r3, [pc, #188]	; (8004af0 <tdsInit+0xd0>)
 8004a32:	4a30      	ldr	r2, [pc, #192]	; (8004af4 <tdsInit+0xd4>)
 8004a34:	609a      	str	r2, [r3, #8]
	tds_tbl[0].adcRange = 4096.0;
 8004a36:	4b2e      	ldr	r3, [pc, #184]	; (8004af0 <tdsInit+0xd0>)
 8004a38:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8004a3c:	60da      	str	r2, [r3, #12]
	tds_tbl[0].kValue = 1.0;
 8004a3e:	4b2c      	ldr	r3, [pc, #176]	; (8004af0 <tdsInit+0xd0>)
 8004a40:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004a44:	605a      	str	r2, [r3, #4]

	  ADC_ChannelConfTypeDef sConfig = {0};
 8004a46:	1d3b      	adds	r3, r7, #4
 8004a48:	2200      	movs	r2, #0
 8004a4a:	601a      	str	r2, [r3, #0]
 8004a4c:	605a      	str	r2, [r3, #4]
 8004a4e:	609a      	str	r2, [r3, #8]
 8004a50:	60da      	str	r2, [r3, #12]

	  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	  */
	  hadc1.Instance = ADC1;
 8004a52:	4b29      	ldr	r3, [pc, #164]	; (8004af8 <tdsInit+0xd8>)
 8004a54:	4a29      	ldr	r2, [pc, #164]	; (8004afc <tdsInit+0xdc>)
 8004a56:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004a58:	4b27      	ldr	r3, [pc, #156]	; (8004af8 <tdsInit+0xd8>)
 8004a5a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004a5e:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004a60:	4b25      	ldr	r3, [pc, #148]	; (8004af8 <tdsInit+0xd8>)
 8004a62:	2200      	movs	r2, #0
 8004a64:	609a      	str	r2, [r3, #8]
	  hadc1.Init.ScanConvMode = ENABLE;
 8004a66:	4b24      	ldr	r3, [pc, #144]	; (8004af8 <tdsInit+0xd8>)
 8004a68:	2201      	movs	r2, #1
 8004a6a:	611a      	str	r2, [r3, #16]
	  hadc1.Init.ContinuousConvMode = ENABLE;
 8004a6c:	4b22      	ldr	r3, [pc, #136]	; (8004af8 <tdsInit+0xd8>)
 8004a6e:	2201      	movs	r2, #1
 8004a70:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004a72:	4b21      	ldr	r3, [pc, #132]	; (8004af8 <tdsInit+0xd8>)
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004a7a:	4b1f      	ldr	r3, [pc, #124]	; (8004af8 <tdsInit+0xd8>)
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	62da      	str	r2, [r3, #44]	; 0x2c
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004a80:	4b1d      	ldr	r3, [pc, #116]	; (8004af8 <tdsInit+0xd8>)
 8004a82:	4a1f      	ldr	r2, [pc, #124]	; (8004b00 <tdsInit+0xe0>)
 8004a84:	629a      	str	r2, [r3, #40]	; 0x28
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004a86:	4b1c      	ldr	r3, [pc, #112]	; (8004af8 <tdsInit+0xd8>)
 8004a88:	2200      	movs	r2, #0
 8004a8a:	60da      	str	r2, [r3, #12]
	  hadc1.Init.NbrOfConversion = 1;
 8004a8c:	4b1a      	ldr	r3, [pc, #104]	; (8004af8 <tdsInit+0xd8>)
 8004a8e:	2201      	movs	r2, #1
 8004a90:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004a92:	4b19      	ldr	r3, [pc, #100]	; (8004af8 <tdsInit+0xd8>)
 8004a94:	2201      	movs	r2, #1
 8004a96:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004a9a:	4b17      	ldr	r3, [pc, #92]	; (8004af8 <tdsInit+0xd8>)
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	615a      	str	r2, [r3, #20]
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004aa0:	4815      	ldr	r0, [pc, #84]	; (8004af8 <tdsInit+0xd8>)
 8004aa2:	f002 fc2d 	bl	8007300 <HAL_ADC_Init>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d001      	beq.n	8004ab0 <tdsInit+0x90>
	  {
	    Error_Handler();
 8004aac:	f7fc fca8 	bl	8001400 <Error_Handler>
	  }
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8004ab8:	2307      	movs	r3, #7
 8004aba:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004abc:	1d3b      	adds	r3, r7, #4
 8004abe:	4619      	mov	r1, r3
 8004ac0:	480d      	ldr	r0, [pc, #52]	; (8004af8 <tdsInit+0xd8>)
 8004ac2:	f002 fe9d 	bl	8007800 <HAL_ADC_ConfigChannel>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d001      	beq.n	8004ad0 <tdsInit+0xb0>
	  {
	    Error_Handler();
 8004acc:	f7fc fc98 	bl	8001400 <Error_Handler>
	  }
	if (HAL_ADC_Start_DMA(&hadc1, &tds_tbl[0].analogValue, 1) != HAL_OK)
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	490c      	ldr	r1, [pc, #48]	; (8004b04 <tdsInit+0xe4>)
 8004ad4:	4808      	ldr	r0, [pc, #32]	; (8004af8 <tdsInit+0xd8>)
 8004ad6:	f002 fd97 	bl	8007608 <HAL_ADC_Start_DMA>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d001      	beq.n	8004ae4 <tdsInit+0xc4>
	{
		Error_Handler();
 8004ae0:	f7fc fc8e 	bl	8001400 <Error_Handler>
	}

	return ret;
 8004ae4:	7dfb      	ldrb	r3, [r7, #23]

}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3718      	adds	r7, #24
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}
 8004aee:	bf00      	nop
 8004af0:	2000c95c 	.word	0x2000c95c
 8004af4:	41c80000 	.word	0x41c80000
 8004af8:	2000c8b4 	.word	0x2000c8b4
 8004afc:	40012000 	.word	0x40012000
 8004b00:	0f000001 	.word	0x0f000001
 8004b04:	2000c96c 	.word	0x2000c96c

08004b08 <tds_measure>:
bool tds_measure(void)
{
 8004b08:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004b0c:	b082      	sub	sp, #8
 8004b0e:	af00      	add	r7, sp, #0
	bool ret = true;
 8004b10:	2301      	movs	r3, #1
 8004b12:	71bb      	strb	r3, [r7, #6]
	static int16_t tdsHistTab[11];
	static int tdsHistIdx = 0;
	static uint32_t tdsValueSum = 0;

	tds_tbl_t *tds = &tds_tbl[0];
 8004b14:	4b8e      	ldr	r3, [pc, #568]	; (8004d50 <tds_measure+0x248>)
 8004b16:	603b      	str	r3, [r7, #0]

	tds->voltage = tds->analogValue/tds->adcRange*tds->aref;
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	ee07 3a90 	vmov	s15, r3
 8004b20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	edd3 7a03 	vldr	s15, [r3, #12]
 8004b2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	ee07 3a90 	vmov	s15, r3
 8004b36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	edc3 7a05 	vstr	s15, [r3, #20]
	tds->ecValue=(133.42*tds->voltage*tds->voltage*tds->voltage - 255.86*tds->voltage*tds->voltage + 857.39*tds->voltage)*tds->kValue;
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	695b      	ldr	r3, [r3, #20]
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f7fb fd15 	bl	8000578 <__aeabi_f2d>
 8004b4e:	a378      	add	r3, pc, #480	; (adr r3, 8004d30 <tds_measure+0x228>)
 8004b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b54:	f7fb fd68 	bl	8000628 <__aeabi_dmul>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	4614      	mov	r4, r2
 8004b5e:	461d      	mov	r5, r3
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	695b      	ldr	r3, [r3, #20]
 8004b64:	4618      	mov	r0, r3
 8004b66:	f7fb fd07 	bl	8000578 <__aeabi_f2d>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	4620      	mov	r0, r4
 8004b70:	4629      	mov	r1, r5
 8004b72:	f7fb fd59 	bl	8000628 <__aeabi_dmul>
 8004b76:	4602      	mov	r2, r0
 8004b78:	460b      	mov	r3, r1
 8004b7a:	4614      	mov	r4, r2
 8004b7c:	461d      	mov	r5, r3
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	695b      	ldr	r3, [r3, #20]
 8004b82:	4618      	mov	r0, r3
 8004b84:	f7fb fcf8 	bl	8000578 <__aeabi_f2d>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	4620      	mov	r0, r4
 8004b8e:	4629      	mov	r1, r5
 8004b90:	f7fb fd4a 	bl	8000628 <__aeabi_dmul>
 8004b94:	4602      	mov	r2, r0
 8004b96:	460b      	mov	r3, r1
 8004b98:	4614      	mov	r4, r2
 8004b9a:	461d      	mov	r5, r3
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	695b      	ldr	r3, [r3, #20]
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f7fb fce9 	bl	8000578 <__aeabi_f2d>
 8004ba6:	a364      	add	r3, pc, #400	; (adr r3, 8004d38 <tds_measure+0x230>)
 8004ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bac:	f7fb fd3c 	bl	8000628 <__aeabi_dmul>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	460b      	mov	r3, r1
 8004bb4:	4690      	mov	r8, r2
 8004bb6:	4699      	mov	r9, r3
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	695b      	ldr	r3, [r3, #20]
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f7fb fcdb 	bl	8000578 <__aeabi_f2d>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	4640      	mov	r0, r8
 8004bc8:	4649      	mov	r1, r9
 8004bca:	f7fb fd2d 	bl	8000628 <__aeabi_dmul>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	4620      	mov	r0, r4
 8004bd4:	4629      	mov	r1, r5
 8004bd6:	f7fb fb6f 	bl	80002b8 <__aeabi_dsub>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	460b      	mov	r3, r1
 8004bde:	4614      	mov	r4, r2
 8004be0:	461d      	mov	r5, r3
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	695b      	ldr	r3, [r3, #20]
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7fb fcc6 	bl	8000578 <__aeabi_f2d>
 8004bec:	a354      	add	r3, pc, #336	; (adr r3, 8004d40 <tds_measure+0x238>)
 8004bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bf2:	f7fb fd19 	bl	8000628 <__aeabi_dmul>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	4620      	mov	r0, r4
 8004bfc:	4629      	mov	r1, r5
 8004bfe:	f7fb fb5d 	bl	80002bc <__adddf3>
 8004c02:	4602      	mov	r2, r0
 8004c04:	460b      	mov	r3, r1
 8004c06:	4614      	mov	r4, r2
 8004c08:	461d      	mov	r5, r3
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7fb fcb2 	bl	8000578 <__aeabi_f2d>
 8004c14:	4602      	mov	r2, r0
 8004c16:	460b      	mov	r3, r1
 8004c18:	4620      	mov	r0, r4
 8004c1a:	4629      	mov	r1, r5
 8004c1c:	f7fb fd04 	bl	8000628 <__aeabi_dmul>
 8004c20:	4602      	mov	r2, r0
 8004c22:	460b      	mov	r3, r1
 8004c24:	4610      	mov	r0, r2
 8004c26:	4619      	mov	r1, r3
 8004c28:	f7fb fff6 	bl	8000c18 <__aeabi_d2f>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	619a      	str	r2, [r3, #24]
	tds->ecValue25  =  tds->ecValue / (1.0+0.02*(tds->temperature-25.0));  //temperature compensation
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	699b      	ldr	r3, [r3, #24]
 8004c36:	4618      	mov	r0, r3
 8004c38:	f7fb fc9e 	bl	8000578 <__aeabi_f2d>
 8004c3c:	4604      	mov	r4, r0
 8004c3e:	460d      	mov	r5, r1
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	4618      	mov	r0, r3
 8004c46:	f7fb fc97 	bl	8000578 <__aeabi_f2d>
 8004c4a:	f04f 0200 	mov.w	r2, #0
 8004c4e:	4b41      	ldr	r3, [pc, #260]	; (8004d54 <tds_measure+0x24c>)
 8004c50:	f7fb fb32 	bl	80002b8 <__aeabi_dsub>
 8004c54:	4602      	mov	r2, r0
 8004c56:	460b      	mov	r3, r1
 8004c58:	4610      	mov	r0, r2
 8004c5a:	4619      	mov	r1, r3
 8004c5c:	a33a      	add	r3, pc, #232	; (adr r3, 8004d48 <tds_measure+0x240>)
 8004c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c62:	f7fb fce1 	bl	8000628 <__aeabi_dmul>
 8004c66:	4602      	mov	r2, r0
 8004c68:	460b      	mov	r3, r1
 8004c6a:	4610      	mov	r0, r2
 8004c6c:	4619      	mov	r1, r3
 8004c6e:	f04f 0200 	mov.w	r2, #0
 8004c72:	4b39      	ldr	r3, [pc, #228]	; (8004d58 <tds_measure+0x250>)
 8004c74:	f7fb fb22 	bl	80002bc <__adddf3>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	4620      	mov	r0, r4
 8004c7e:	4629      	mov	r1, r5
 8004c80:	f7fb fdfc 	bl	800087c <__aeabi_ddiv>
 8004c84:	4602      	mov	r2, r0
 8004c86:	460b      	mov	r3, r1
 8004c88:	4610      	mov	r0, r2
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	f7fb ffc4 	bl	8000c18 <__aeabi_d2f>
 8004c90:	4602      	mov	r2, r0
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	61da      	str	r2, [r3, #28]
	tds->tdsValue = tds->ecValue25 * TdsFactor;
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	edd3 7a07 	vldr	s15, [r3, #28]
 8004c9c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004ca0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	edc3 7a08 	vstr	s15, [r3, #32]

	uint8_t indexplus1 = (tdsHistIdx + 1);
 8004caa:	4b2c      	ldr	r3, [pc, #176]	; (8004d5c <tds_measure+0x254>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	3301      	adds	r3, #1
 8004cb2:	71fb      	strb	r3, [r7, #7]
	if (indexplus1 == 11) indexplus1 = 0;
 8004cb4:	79fb      	ldrb	r3, [r7, #7]
 8004cb6:	2b0b      	cmp	r3, #11
 8004cb8:	d101      	bne.n	8004cbe <tds_measure+0x1b6>
 8004cba:	2300      	movs	r3, #0
 8004cbc:	71fb      	strb	r3, [r7, #7]
	tdsHistTab[tdsHistIdx] = tds->tdsValue;
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	edd3 7a08 	vldr	s15, [r3, #32]
 8004cc4:	4b25      	ldr	r3, [pc, #148]	; (8004d5c <tds_measure+0x254>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004ccc:	ee17 2a90 	vmov	r2, s15
 8004cd0:	b211      	sxth	r1, r2
 8004cd2:	4a23      	ldr	r2, [pc, #140]	; (8004d60 <tds_measure+0x258>)
 8004cd4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	tdsValueSum += tdsHistTab[tdsHistIdx];
 8004cd8:	4b20      	ldr	r3, [pc, #128]	; (8004d5c <tds_measure+0x254>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a20      	ldr	r2, [pc, #128]	; (8004d60 <tds_measure+0x258>)
 8004cde:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	4b1f      	ldr	r3, [pc, #124]	; (8004d64 <tds_measure+0x25c>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4413      	add	r3, r2
 8004cea:	4a1e      	ldr	r2, [pc, #120]	; (8004d64 <tds_measure+0x25c>)
 8004cec:	6013      	str	r3, [r2, #0]
	tdsValueSum -= tdsHistTab[indexplus1];
 8004cee:	4b1d      	ldr	r3, [pc, #116]	; (8004d64 <tds_measure+0x25c>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	79fa      	ldrb	r2, [r7, #7]
 8004cf4:	491a      	ldr	r1, [pc, #104]	; (8004d60 <tds_measure+0x258>)
 8004cf6:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8004cfa:	1a9b      	subs	r3, r3, r2
 8004cfc:	4a19      	ldr	r2, [pc, #100]	; (8004d64 <tds_measure+0x25c>)
 8004cfe:	6013      	str	r3, [r2, #0]
	tdsHistIdx = indexplus1;
 8004d00:	79fb      	ldrb	r3, [r7, #7]
 8004d02:	4a16      	ldr	r2, [pc, #88]	; (8004d5c <tds_measure+0x254>)
 8004d04:	6013      	str	r3, [r2, #0]
	tds->filter_tdsValue = tdsValueSum / 10;
 8004d06:	4b17      	ldr	r3, [pc, #92]	; (8004d64 <tds_measure+0x25c>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a17      	ldr	r2, [pc, #92]	; (8004d68 <tds_measure+0x260>)
 8004d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d10:	08db      	lsrs	r3, r3, #3
 8004d12:	ee07 3a90 	vmov	s15, r3
 8004d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	return ret;
 8004d20:	79bb      	ldrb	r3, [r7, #6]
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3708      	adds	r7, #8
 8004d26:	46bd      	mov	sp, r7
 8004d28:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004d2c:	f3af 8000 	nop.w
 8004d30:	a3d70a3d 	.word	0xa3d70a3d
 8004d34:	4060ad70 	.word	0x4060ad70
 8004d38:	1eb851ec 	.word	0x1eb851ec
 8004d3c:	406ffb85 	.word	0x406ffb85
 8004d40:	b851eb85 	.word	0xb851eb85
 8004d44:	408acb1e 	.word	0x408acb1e
 8004d48:	47ae147b 	.word	0x47ae147b
 8004d4c:	3f947ae1 	.word	0x3f947ae1
 8004d50:	2000c95c 	.word	0x2000c95c
 8004d54:	40390000 	.word	0x40390000
 8004d58:	3ff00000 	.word	0x3ff00000
 8004d5c:	2000c984 	.word	0x2000c984
 8004d60:	2000c988 	.word	0x2000c988
 8004d64:	2000c9a0 	.word	0x2000c9a0
 8004d68:	cccccccd 	.word	0xcccccccd

08004d6c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b08a      	sub	sp, #40	; 0x28
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d74:	f107 0314 	add.w	r3, r7, #20
 8004d78:	2200      	movs	r2, #0
 8004d7a:	601a      	str	r2, [r3, #0]
 8004d7c:	605a      	str	r2, [r3, #4]
 8004d7e:	609a      	str	r2, [r3, #8]
 8004d80:	60da      	str	r2, [r3, #12]
 8004d82:	611a      	str	r2, [r3, #16]
	  if(adcHandle->Instance==ADC1)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a3e      	ldr	r2, [pc, #248]	; (8004e84 <HAL_ADC_MspInit+0x118>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d175      	bne.n	8004e7a <HAL_ADC_MspInit+0x10e>
	  {
	  /* USER CODE BEGIN ADC1_MspInit 0 */
		  /* DMA controller clock enable */
		  __HAL_RCC_DMA2_CLK_ENABLE();
 8004d8e:	2300      	movs	r3, #0
 8004d90:	613b      	str	r3, [r7, #16]
 8004d92:	4b3d      	ldr	r3, [pc, #244]	; (8004e88 <HAL_ADC_MspInit+0x11c>)
 8004d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d96:	4a3c      	ldr	r2, [pc, #240]	; (8004e88 <HAL_ADC_MspInit+0x11c>)
 8004d98:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8004d9e:	4b3a      	ldr	r3, [pc, #232]	; (8004e88 <HAL_ADC_MspInit+0x11c>)
 8004da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004da6:	613b      	str	r3, [r7, #16]
 8004da8:	693b      	ldr	r3, [r7, #16]
	  /* USER CODE END ADC1_MspInit 0 */
	    /* ADC1 clock enable */
	    __HAL_RCC_ADC1_CLK_ENABLE();
 8004daa:	2300      	movs	r3, #0
 8004dac:	60fb      	str	r3, [r7, #12]
 8004dae:	4b36      	ldr	r3, [pc, #216]	; (8004e88 <HAL_ADC_MspInit+0x11c>)
 8004db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004db2:	4a35      	ldr	r2, [pc, #212]	; (8004e88 <HAL_ADC_MspInit+0x11c>)
 8004db4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004db8:	6453      	str	r3, [r2, #68]	; 0x44
 8004dba:	4b33      	ldr	r3, [pc, #204]	; (8004e88 <HAL_ADC_MspInit+0x11c>)
 8004dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dc2:	60fb      	str	r3, [r7, #12]
 8004dc4:	68fb      	ldr	r3, [r7, #12]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	60bb      	str	r3, [r7, #8]
 8004dca:	4b2f      	ldr	r3, [pc, #188]	; (8004e88 <HAL_ADC_MspInit+0x11c>)
 8004dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dce:	4a2e      	ldr	r2, [pc, #184]	; (8004e88 <HAL_ADC_MspInit+0x11c>)
 8004dd0:	f043 0301 	orr.w	r3, r3, #1
 8004dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8004dd6:	4b2c      	ldr	r3, [pc, #176]	; (8004e88 <HAL_ADC_MspInit+0x11c>)
 8004dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dda:	f003 0301 	and.w	r3, r3, #1
 8004dde:	60bb      	str	r3, [r7, #8]
 8004de0:	68bb      	ldr	r3, [r7, #8]
	    /**ADC1 GPIO Configuration
	    PA1     ------> ADC1_IN1
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004de2:	2302      	movs	r3, #2
 8004de4:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004de6:	2303      	movs	r3, #3
 8004de8:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dea:	2300      	movs	r3, #0
 8004dec:	61fb      	str	r3, [r7, #28]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dee:	f107 0314 	add.w	r3, r7, #20
 8004df2:	4619      	mov	r1, r3
 8004df4:	4825      	ldr	r0, [pc, #148]	; (8004e8c <HAL_ADC_MspInit+0x120>)
 8004df6:	f003 fcfd 	bl	80087f4 <HAL_GPIO_Init>

	    /* ADC1 DMA Init */
	    /* ADC1 Init */
	    hdma_adc1.Instance = DMA2_Stream0;
 8004dfa:	4b25      	ldr	r3, [pc, #148]	; (8004e90 <HAL_ADC_MspInit+0x124>)
 8004dfc:	4a25      	ldr	r2, [pc, #148]	; (8004e94 <HAL_ADC_MspInit+0x128>)
 8004dfe:	601a      	str	r2, [r3, #0]
	    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004e00:	4b23      	ldr	r3, [pc, #140]	; (8004e90 <HAL_ADC_MspInit+0x124>)
 8004e02:	2200      	movs	r2, #0
 8004e04:	605a      	str	r2, [r3, #4]
	    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004e06:	4b22      	ldr	r3, [pc, #136]	; (8004e90 <HAL_ADC_MspInit+0x124>)
 8004e08:	2200      	movs	r2, #0
 8004e0a:	609a      	str	r2, [r3, #8]
	    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e0c:	4b20      	ldr	r3, [pc, #128]	; (8004e90 <HAL_ADC_MspInit+0x124>)
 8004e0e:	2200      	movs	r2, #0
 8004e10:	60da      	str	r2, [r3, #12]
	    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004e12:	4b1f      	ldr	r3, [pc, #124]	; (8004e90 <HAL_ADC_MspInit+0x124>)
 8004e14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e18:	611a      	str	r2, [r3, #16]
	    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004e1a:	4b1d      	ldr	r3, [pc, #116]	; (8004e90 <HAL_ADC_MspInit+0x124>)
 8004e1c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004e20:	615a      	str	r2, [r3, #20]
	    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004e22:	4b1b      	ldr	r3, [pc, #108]	; (8004e90 <HAL_ADC_MspInit+0x124>)
 8004e24:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004e28:	619a      	str	r2, [r3, #24]
	    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004e2a:	4b19      	ldr	r3, [pc, #100]	; (8004e90 <HAL_ADC_MspInit+0x124>)
 8004e2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004e30:	61da      	str	r2, [r3, #28]
	    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004e32:	4b17      	ldr	r3, [pc, #92]	; (8004e90 <HAL_ADC_MspInit+0x124>)
 8004e34:	2200      	movs	r2, #0
 8004e36:	621a      	str	r2, [r3, #32]
	    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e38:	4b15      	ldr	r3, [pc, #84]	; (8004e90 <HAL_ADC_MspInit+0x124>)
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004e3e:	4814      	ldr	r0, [pc, #80]	; (8004e90 <HAL_ADC_MspInit+0x124>)
 8004e40:	f003 f8dc 	bl	8007ffc <HAL_DMA_Init>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d001      	beq.n	8004e4e <HAL_ADC_MspInit+0xe2>
	    {
	      Error_Handler();
 8004e4a:	f7fc fad9 	bl	8001400 <Error_Handler>
	    }

	    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a0f      	ldr	r2, [pc, #60]	; (8004e90 <HAL_ADC_MspInit+0x124>)
 8004e52:	639a      	str	r2, [r3, #56]	; 0x38
 8004e54:	4a0e      	ldr	r2, [pc, #56]	; (8004e90 <HAL_ADC_MspInit+0x124>)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6393      	str	r3, [r2, #56]	; 0x38

	    /* ADC1 interrupt Init */
	    HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	2106      	movs	r1, #6
 8004e5e:	2012      	movs	r0, #18
 8004e60:	f003 f887 	bl	8007f72 <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8004e64:	2012      	movs	r0, #18
 8004e66:	f003 f8a0 	bl	8007faa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN ADC1_MspInit 1 */
    /* DMA2_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 6, 0);
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	2106      	movs	r1, #6
 8004e6e:	2038      	movs	r0, #56	; 0x38
 8004e70:	f003 f87f 	bl	8007f72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004e74:	2038      	movs	r0, #56	; 0x38
 8004e76:	f003 f898 	bl	8007faa <HAL_NVIC_EnableIRQ>
  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004e7a:	bf00      	nop
 8004e7c:	3728      	adds	r7, #40	; 0x28
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	40012000 	.word	0x40012000
 8004e88:	40023800 	.word	0x40023800
 8004e8c:	40020000 	.word	0x40020000
 8004e90:	2000c8fc 	.word	0x2000c8fc
 8004e94:	40026410 	.word	0x40026410

08004e98 <serialize8>:
static void s_struct_partial(uint8_t *cb,uint8_t siz);
//static void s_struct(uint8_t *cb,uint8_t siz);


void serialize8(uint8_t a)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	71fb      	strb	r3, [r7, #7]
	SerialSerialize(CURRENTPORT,a);
 8004ea2:	4b0a      	ldr	r3, [pc, #40]	; (8004ecc <serialize8+0x34>)
 8004ea4:	781b      	ldrb	r3, [r3, #0]
 8004ea6:	79fa      	ldrb	r2, [r7, #7]
 8004ea8:	4611      	mov	r1, r2
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f000 f9d6 	bl	800525c <SerialSerialize>
	currentPortState->checksum ^= (a & 0xFF);
 8004eb0:	4b07      	ldr	r3, [pc, #28]	; (8004ed0 <serialize8+0x38>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	7819      	ldrb	r1, [r3, #0]
 8004eb6:	4b06      	ldr	r3, [pc, #24]	; (8004ed0 <serialize8+0x38>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	79fa      	ldrb	r2, [r7, #7]
 8004ebc:	404a      	eors	r2, r1
 8004ebe:	b2d2      	uxtb	r2, r2
 8004ec0:	701a      	strb	r2, [r3, #0]
}
 8004ec2:	bf00      	nop
 8004ec4:	3708      	adds	r7, #8
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	bf00      	nop
 8004ecc:	2000cb32 	.word	0x2000cb32
 8004ed0:	20000098 	.word	0x20000098

08004ed4 <read8>:
	serialize8((a>>16) & 0xFF);
	serialize8((a>>24) & 0xFF);
}

uint8_t read8(void)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	af00      	add	r7, sp, #0
	return currentPortState->inBuf[currentPortState->indRX++] & 0xff;
 8004ed8:	4b07      	ldr	r3, [pc, #28]	; (8004ef8 <read8+0x24>)
 8004eda:	6819      	ldr	r1, [r3, #0]
 8004edc:	4b06      	ldr	r3, [pc, #24]	; (8004ef8 <read8+0x24>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	785a      	ldrb	r2, [r3, #1]
 8004ee2:	1c50      	adds	r0, r2, #1
 8004ee4:	b2c0      	uxtb	r0, r0
 8004ee6:	7058      	strb	r0, [r3, #1]
 8004ee8:	4613      	mov	r3, r2
 8004eea:	440b      	add	r3, r1
 8004eec:	789b      	ldrb	r3, [r3, #2]
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr
 8004ef8:	20000098 	.word	0x20000098

08004efc <headSerialResponse>:
{
	headSerial(0, s, cmdMSP);
}

void headSerialResponse(uint8_t err, uint8_t s)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b082      	sub	sp, #8
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	4603      	mov	r3, r0
 8004f04:	460a      	mov	r2, r1
 8004f06:	71fb      	strb	r3, [r7, #7]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	71bb      	strb	r3, [r7, #6]
	serialize8('$');
 8004f0c:	2024      	movs	r0, #36	; 0x24
 8004f0e:	f7ff ffc3 	bl	8004e98 <serialize8>
	serialize8('M');
 8004f12:	204d      	movs	r0, #77	; 0x4d
 8004f14:	f7ff ffc0 	bl	8004e98 <serialize8>
	serialize8(err ? '!' : '>');
 8004f18:	79fb      	ldrb	r3, [r7, #7]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <headSerialResponse+0x26>
 8004f1e:	2321      	movs	r3, #33	; 0x21
 8004f20:	e000      	b.n	8004f24 <headSerialResponse+0x28>
 8004f22:	233e      	movs	r3, #62	; 0x3e
 8004f24:	4618      	mov	r0, r3
 8004f26:	f7ff ffb7 	bl	8004e98 <serialize8>
	currentPortState->checksum = 0;               // start calculating a new checksum
 8004f2a:	4b09      	ldr	r3, [pc, #36]	; (8004f50 <headSerialResponse+0x54>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	701a      	strb	r2, [r3, #0]
	serialize8(s);
 8004f32:	79bb      	ldrb	r3, [r7, #6]
 8004f34:	4618      	mov	r0, r3
 8004f36:	f7ff ffaf 	bl	8004e98 <serialize8>
	serialize8(currentPortState->cmdMSP);
 8004f3a:	4b05      	ldr	r3, [pc, #20]	; (8004f50 <headSerialResponse+0x54>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8004f42:	4618      	mov	r0, r3
 8004f44:	f7ff ffa8 	bl	8004e98 <serialize8>
}
 8004f48:	bf00      	nop
 8004f4a:	3708      	adds	r7, #8
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	20000098 	.word	0x20000098

08004f54 <headSerialReply>:

void headSerialReply(uint8_t s)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	71fb      	strb	r3, [r7, #7]
	headSerialResponse(0, s);
 8004f5e:	79fb      	ldrb	r3, [r7, #7]
 8004f60:	4619      	mov	r1, r3
 8004f62:	2000      	movs	r0, #0
 8004f64:	f7ff ffca 	bl	8004efc <headSerialResponse>
}
 8004f68:	bf00      	nop
 8004f6a:	3708      	adds	r7, #8
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}

08004f70 <tailSerialReply>:
{
	headSerialResponse(1, s);
}

void tailSerialReply(void)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	af00      	add	r7, sp, #0
	SerialSerialize(CURRENTPORT,currentPortState->checksum);
 8004f74:	4b07      	ldr	r3, [pc, #28]	; (8004f94 <tailSerialReply+0x24>)
 8004f76:	781a      	ldrb	r2, [r3, #0]
 8004f78:	4b07      	ldr	r3, [pc, #28]	; (8004f98 <tailSerialReply+0x28>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	781b      	ldrb	r3, [r3, #0]
 8004f7e:	4619      	mov	r1, r3
 8004f80:	4610      	mov	r0, r2
 8004f82:	f000 f96b 	bl	800525c <SerialSerialize>
	UartSendData(CURRENTPORT);
 8004f86:	4b03      	ldr	r3, [pc, #12]	; (8004f94 <tailSerialReply+0x24>)
 8004f88:	781b      	ldrb	r3, [r3, #0]
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f000 f990 	bl	80052b0 <UartSendData>
	//serialize8(currentPortState->checksum);
}
 8004f90:	bf00      	nop
 8004f92:	bd80      	pop	{r7, pc}
 8004f94:	2000cb32 	.word	0x2000cb32
 8004f98:	20000098 	.word	0x20000098

08004f9c <s_struct_partial>:

void s_struct_partial(uint8_t *cb,uint8_t siz)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b082      	sub	sp, #8
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	460b      	mov	r3, r1
 8004fa6:	70fb      	strb	r3, [r7, #3]
	while(siz--) serialize8(*cb++);
 8004fa8:	e006      	b.n	8004fb8 <s_struct_partial+0x1c>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	1c5a      	adds	r2, r3, #1
 8004fae:	607a      	str	r2, [r7, #4]
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f7ff ff70 	bl	8004e98 <serialize8>
 8004fb8:	78fb      	ldrb	r3, [r7, #3]
 8004fba:	1e5a      	subs	r2, r3, #1
 8004fbc:	70fa      	strb	r2, [r7, #3]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d1f3      	bne.n	8004faa <s_struct_partial+0xe>
}
 8004fc2:	bf00      	nop
 8004fc4:	bf00      	nop
 8004fc6:	3708      	adds	r7, #8
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <s_struct>:

void s_struct(uint8_t *cb,uint8_t siz)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	460b      	mov	r3, r1
 8004fd6:	70fb      	strb	r3, [r7, #3]
	headSerialReply(siz);
 8004fd8:	78fb      	ldrb	r3, [r7, #3]
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7ff ffba 	bl	8004f54 <headSerialReply>
	s_struct_partial(cb,siz);
 8004fe0:	78fb      	ldrb	r3, [r7, #3]
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f7ff ffd9 	bl	8004f9c <s_struct_partial>
	tailSerialReply();
 8004fea:	f7ff ffc1 	bl	8004f70 <tailSerialReply>
}
 8004fee:	bf00      	nop
 8004ff0:	3708      	adds	r7, #8
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
	...

08004ff8 <SerialCom>:
///////////////////////////////////////////////////

void SerialCom(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
	uint8_t c;

	currentPortState = &ports[_DEF_UART1];
 8004ffe:	4b6f      	ldr	r3, [pc, #444]	; (80051bc <SerialCom+0x1c4>)
 8005000:	4a6f      	ldr	r2, [pc, #444]	; (80051c0 <SerialCom+0x1c8>)
 8005002:	601a      	str	r2, [r3, #0]
	CURRENTPORT = _DEF_UART1;
 8005004:	4b6f      	ldr	r3, [pc, #444]	; (80051c4 <SerialCom+0x1cc>)
 8005006:	2200      	movs	r2, #0
 8005008:	701a      	strb	r2, [r3, #0]
	while(uartAvailable(CURRENTPORT) > 0)
 800500a:	e0c8      	b.n	800519e <SerialCom+0x1a6>
	{
		c = uartRead(CURRENTPORT);
 800500c:	4b6d      	ldr	r3, [pc, #436]	; (80051c4 <SerialCom+0x1cc>)
 800500e:	781b      	ldrb	r3, [r3, #0]
 8005010:	4618      	mov	r0, r3
 8005012:	f000 fb41 	bl	8005698 <uartRead>
 8005016:	4603      	mov	r3, r0
 8005018:	71fb      	strb	r3, [r7, #7]
		if (currentPortState->c_state == IDLE)
 800501a:	4b68      	ldr	r3, [pc, #416]	; (80051bc <SerialCom+0x1c4>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8005022:	2b00      	cmp	r3, #0
 8005024:	d10a      	bne.n	800503c <SerialCom+0x44>
		{
			currentPortState->c_state = (c=='$') ? HEADER_START : IDLE;
 8005026:	79fb      	ldrb	r3, [r7, #7]
 8005028:	2b24      	cmp	r3, #36	; 0x24
 800502a:	bf0c      	ite	eq
 800502c:	2301      	moveq	r3, #1
 800502e:	2300      	movne	r3, #0
 8005030:	b2da      	uxtb	r2, r3
 8005032:	4b62      	ldr	r3, [pc, #392]	; (80051bc <SerialCom+0x1c4>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 800503a:	e0b0      	b.n	800519e <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_START)
 800503c:	4b5f      	ldr	r3, [pc, #380]	; (80051bc <SerialCom+0x1c4>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8005044:	2b01      	cmp	r3, #1
 8005046:	d10a      	bne.n	800505e <SerialCom+0x66>
		{
			currentPortState->c_state = (c=='M') ? HEADER_M : IDLE;
 8005048:	79fb      	ldrb	r3, [r7, #7]
 800504a:	2b4d      	cmp	r3, #77	; 0x4d
 800504c:	d101      	bne.n	8005052 <SerialCom+0x5a>
 800504e:	2202      	movs	r2, #2
 8005050:	e000      	b.n	8005054 <SerialCom+0x5c>
 8005052:	2200      	movs	r2, #0
 8005054:	4b59      	ldr	r3, [pc, #356]	; (80051bc <SerialCom+0x1c4>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 800505c:	e09f      	b.n	800519e <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_M)
 800505e:	4b57      	ldr	r3, [pc, #348]	; (80051bc <SerialCom+0x1c4>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8005066:	2b02      	cmp	r3, #2
 8005068:	d10a      	bne.n	8005080 <SerialCom+0x88>
		{
			currentPortState->c_state = (c=='<') ? HEADER_ARROW : IDLE;
 800506a:	79fb      	ldrb	r3, [r7, #7]
 800506c:	2b3c      	cmp	r3, #60	; 0x3c
 800506e:	d101      	bne.n	8005074 <SerialCom+0x7c>
 8005070:	2203      	movs	r2, #3
 8005072:	e000      	b.n	8005076 <SerialCom+0x7e>
 8005074:	2200      	movs	r2, #0
 8005076:	4b51      	ldr	r3, [pc, #324]	; (80051bc <SerialCom+0x1c4>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 800507e:	e08e      	b.n	800519e <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_ARROW)
 8005080:	4b4e      	ldr	r3, [pc, #312]	; (80051bc <SerialCom+0x1c4>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8005088:	2b03      	cmp	r3, #3
 800508a:	d129      	bne.n	80050e0 <SerialCom+0xe8>
		{
			if (c > INBUF_SIZE)
 800508c:	79fb      	ldrb	r3, [r7, #7]
 800508e:	2b80      	cmp	r3, #128	; 0x80
 8005090:	d905      	bls.n	800509e <SerialCom+0xa6>
			{  // now we are expecting the payload size
				currentPortState->c_state = IDLE;
 8005092:	4b4a      	ldr	r3, [pc, #296]	; (80051bc <SerialCom+0x1c4>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
				continue;
 800509c:	e07f      	b.n	800519e <SerialCom+0x1a6>
			}
			currentPortState->dataSize = c;
 800509e:	4b47      	ldr	r3, [pc, #284]	; (80051bc <SerialCom+0x1c4>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	79fa      	ldrb	r2, [r7, #7]
 80050a4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
			currentPortState->offset = 0;
 80050a8:	4b44      	ldr	r3, [pc, #272]	; (80051bc <SerialCom+0x1c4>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
			currentPortState->indRX = 0;
 80050b2:	4b42      	ldr	r3, [pc, #264]	; (80051bc <SerialCom+0x1c4>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	2200      	movs	r2, #0
 80050b8:	705a      	strb	r2, [r3, #1]
			currentPortState->checksum = 0;
 80050ba:	4b40      	ldr	r3, [pc, #256]	; (80051bc <SerialCom+0x1c4>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2200      	movs	r2, #0
 80050c0:	701a      	strb	r2, [r3, #0]
			currentPortState->checksum ^= c;
 80050c2:	4b3e      	ldr	r3, [pc, #248]	; (80051bc <SerialCom+0x1c4>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	7819      	ldrb	r1, [r3, #0]
 80050c8:	4b3c      	ldr	r3, [pc, #240]	; (80051bc <SerialCom+0x1c4>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	79fa      	ldrb	r2, [r7, #7]
 80050ce:	404a      	eors	r2, r1
 80050d0:	b2d2      	uxtb	r2, r2
 80050d2:	701a      	strb	r2, [r3, #0]
			currentPortState->c_state = HEADER_SIZE;
 80050d4:	4b39      	ldr	r3, [pc, #228]	; (80051bc <SerialCom+0x1c4>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	2204      	movs	r2, #4
 80050da:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 80050de:	e05e      	b.n	800519e <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_SIZE)
 80050e0:	4b36      	ldr	r3, [pc, #216]	; (80051bc <SerialCom+0x1c4>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 80050e8:	2b04      	cmp	r3, #4
 80050ea:	d113      	bne.n	8005114 <SerialCom+0x11c>
		{
			currentPortState->cmdMSP = c;
 80050ec:	4b33      	ldr	r3, [pc, #204]	; (80051bc <SerialCom+0x1c4>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	79fa      	ldrb	r2, [r7, #7]
 80050f2:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
			currentPortState->checksum ^= c;
 80050f6:	4b31      	ldr	r3, [pc, #196]	; (80051bc <SerialCom+0x1c4>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	7819      	ldrb	r1, [r3, #0]
 80050fc:	4b2f      	ldr	r3, [pc, #188]	; (80051bc <SerialCom+0x1c4>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	79fa      	ldrb	r2, [r7, #7]
 8005102:	404a      	eors	r2, r1
 8005104:	b2d2      	uxtb	r2, r2
 8005106:	701a      	strb	r2, [r3, #0]
			currentPortState->c_state = HEADER_CMD;
 8005108:	4b2c      	ldr	r3, [pc, #176]	; (80051bc <SerialCom+0x1c4>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2205      	movs	r2, #5
 800510e:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8005112:	e044      	b.n	800519e <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_CMD && currentPortState->offset < currentPortState->dataSize)
 8005114:	4b29      	ldr	r3, [pc, #164]	; (80051bc <SerialCom+0x1c4>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 800511c:	2b05      	cmp	r3, #5
 800511e:	d121      	bne.n	8005164 <SerialCom+0x16c>
 8005120:	4b26      	ldr	r3, [pc, #152]	; (80051bc <SerialCom+0x1c4>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f893 2083 	ldrb.w	r2, [r3, #131]	; 0x83
 8005128:	4b24      	ldr	r3, [pc, #144]	; (80051bc <SerialCom+0x1c4>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005130:	429a      	cmp	r2, r3
 8005132:	d217      	bcs.n	8005164 <SerialCom+0x16c>
		{
			currentPortState->checksum ^= c;
 8005134:	4b21      	ldr	r3, [pc, #132]	; (80051bc <SerialCom+0x1c4>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	7819      	ldrb	r1, [r3, #0]
 800513a:	4b20      	ldr	r3, [pc, #128]	; (80051bc <SerialCom+0x1c4>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	79fa      	ldrb	r2, [r7, #7]
 8005140:	404a      	eors	r2, r1
 8005142:	b2d2      	uxtb	r2, r2
 8005144:	701a      	strb	r2, [r3, #0]
			currentPortState->inBuf[currentPortState->offset++] = c;
 8005146:	4b1d      	ldr	r3, [pc, #116]	; (80051bc <SerialCom+0x1c4>)
 8005148:	6819      	ldr	r1, [r3, #0]
 800514a:	4b1c      	ldr	r3, [pc, #112]	; (80051bc <SerialCom+0x1c4>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f893 2083 	ldrb.w	r2, [r3, #131]	; 0x83
 8005152:	1c50      	adds	r0, r2, #1
 8005154:	b2c0      	uxtb	r0, r0
 8005156:	f883 0083 	strb.w	r0, [r3, #131]	; 0x83
 800515a:	4613      	mov	r3, r2
 800515c:	440b      	add	r3, r1
 800515e:	79fa      	ldrb	r2, [r7, #7]
 8005160:	709a      	strb	r2, [r3, #2]
 8005162:	e01c      	b.n	800519e <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_CMD && currentPortState->offset >= currentPortState->dataSize)
 8005164:	4b15      	ldr	r3, [pc, #84]	; (80051bc <SerialCom+0x1c4>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 800516c:	2b05      	cmp	r3, #5
 800516e:	d116      	bne.n	800519e <SerialCom+0x1a6>
 8005170:	4b12      	ldr	r3, [pc, #72]	; (80051bc <SerialCom+0x1c4>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f893 2083 	ldrb.w	r2, [r3, #131]	; 0x83
 8005178:	4b10      	ldr	r3, [pc, #64]	; (80051bc <SerialCom+0x1c4>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005180:	429a      	cmp	r2, r3
 8005182:	d30c      	bcc.n	800519e <SerialCom+0x1a6>
		{
			if (currentPortState->checksum == c)
 8005184:	4b0d      	ldr	r3, [pc, #52]	; (80051bc <SerialCom+0x1c4>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	781b      	ldrb	r3, [r3, #0]
 800518a:	79fa      	ldrb	r2, [r7, #7]
 800518c:	429a      	cmp	r2, r3
 800518e:	d101      	bne.n	8005194 <SerialCom+0x19c>
			{
				evaluateCommand();
 8005190:	f000 f81a 	bl	80051c8 <evaluateCommand>
			}
			currentPortState->c_state = IDLE;
 8005194:	4b09      	ldr	r3, [pc, #36]	; (80051bc <SerialCom+0x1c4>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
	while(uartAvailable(CURRENTPORT) > 0)
 800519e:	4b09      	ldr	r3, [pc, #36]	; (80051c4 <SerialCom+0x1cc>)
 80051a0:	781b      	ldrb	r3, [r3, #0]
 80051a2:	4618      	mov	r0, r3
 80051a4:	f000 fa32 	bl	800560c <uartAvailable>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	f47f af2e 	bne.w	800500c <SerialCom+0x14>
		}
	}
}
 80051b0:	bf00      	nop
 80051b2:	bf00      	nop
 80051b4:	3708      	adds	r7, #8
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	20000098 	.word	0x20000098
 80051c0:	2000cb34 	.word	0x2000cb34
 80051c4:	2000cb32 	.word	0x2000cb32

080051c8 <evaluateCommand>:

void evaluateCommand(void)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b084      	sub	sp, #16
 80051cc:	af00      	add	r7, sp, #0
	uint8_t i=0;
 80051ce:	2300      	movs	r3, #0
 80051d0:	73fb      	strb	r3, [r7, #15]

	switch(currentPortState->cmdMSP)
 80051d2:	4b1c      	ldr	r3, [pc, #112]	; (8005244 <evaluateCommand+0x7c>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80051da:	2b66      	cmp	r3, #102	; 0x66
 80051dc:	d002      	beq.n	80051e4 <evaluateCommand+0x1c>
 80051de:	2bc8      	cmp	r3, #200	; 0xc8
 80051e0:	d013      	beq.n	800520a <evaluateCommand+0x42>
			break;

		default:
			//headSerialError();
			//tailSerialReply();
			break;
 80051e2:	e02b      	b.n	800523c <evaluateCommand+0x74>
			data.water_temp = (float)ds18b20[0].Temperature;
 80051e4:	4b18      	ldr	r3, [pc, #96]	; (8005248 <evaluateCommand+0x80>)
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	603b      	str	r3, [r7, #0]
			data.water_level = (uint32_t)sonar_tbl[0].filter_distance_cm/10;
 80051ea:	4b18      	ldr	r3, [pc, #96]	; (800524c <evaluateCommand+0x84>)
 80051ec:	699b      	ldr	r3, [r3, #24]
 80051ee:	4a18      	ldr	r2, [pc, #96]	; (8005250 <evaluateCommand+0x88>)
 80051f0:	fba2 2303 	umull	r2, r3, r2, r3
 80051f4:	08db      	lsrs	r3, r3, #3
 80051f6:	607b      	str	r3, [r7, #4]
			data.water_tds = (float)tds_tbl[0].filter_tdsValue;
 80051f8:	4b16      	ldr	r3, [pc, #88]	; (8005254 <evaluateCommand+0x8c>)
 80051fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fc:	60bb      	str	r3, [r7, #8]
			s_struct((uint8_t*)&data,12);
 80051fe:	463b      	mov	r3, r7
 8005200:	210c      	movs	r1, #12
 8005202:	4618      	mov	r0, r3
 8005204:	f7ff fee2 	bl	8004fcc <s_struct>
			break;
 8005208:	e018      	b.n	800523c <evaluateCommand+0x74>
			Relay[0] = read8();
 800520a:	f7ff fe63 	bl	8004ed4 <read8>
 800520e:	4603      	mov	r3, r0
 8005210:	b25a      	sxtb	r2, r3
 8005212:	4b11      	ldr	r3, [pc, #68]	; (8005258 <evaluateCommand+0x90>)
 8005214:	701a      	strb	r2, [r3, #0]
			Relay[1] = read8();
 8005216:	f7ff fe5d 	bl	8004ed4 <read8>
 800521a:	4603      	mov	r3, r0
 800521c:	b25a      	sxtb	r2, r3
 800521e:	4b0e      	ldr	r3, [pc, #56]	; (8005258 <evaluateCommand+0x90>)
 8005220:	705a      	strb	r2, [r3, #1]
			Relay[2] = read8();
 8005222:	f7ff fe57 	bl	8004ed4 <read8>
 8005226:	4603      	mov	r3, r0
 8005228:	b25a      	sxtb	r2, r3
 800522a:	4b0b      	ldr	r3, [pc, #44]	; (8005258 <evaluateCommand+0x90>)
 800522c:	709a      	strb	r2, [r3, #2]
			Relay[3] = read8();
 800522e:	f7ff fe51 	bl	8004ed4 <read8>
 8005232:	4603      	mov	r3, r0
 8005234:	b25a      	sxtb	r2, r3
 8005236:	4b08      	ldr	r3, [pc, #32]	; (8005258 <evaluateCommand+0x90>)
 8005238:	70da      	strb	r2, [r3, #3]
			break;
 800523a:	bf00      	nop
	}

}
 800523c:	bf00      	nop
 800523e:	3710      	adds	r7, #16
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}
 8005244:	20000098 	.word	0x20000098
 8005248:	200002e4 	.word	0x200002e4
 800524c:	2000c7a8 	.word	0x2000c7a8
 8005250:	cccccccd 	.word	0xcccccccd
 8005254:	2000c95c 	.word	0x2000c95c
 8005258:	2000c9a4 	.word	0x2000c9a4

0800525c <SerialSerialize>:

void SerialSerialize(uint8_t port,uint8_t a) {
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	4603      	mov	r3, r0
 8005264:	460a      	mov	r2, r1
 8005266:	71fb      	strb	r3, [r7, #7]
 8005268:	4613      	mov	r3, r2
 800526a:	71bb      	strb	r3, [r7, #6]
	uint8_t t = serialHeadTX[port];
 800526c:	79fb      	ldrb	r3, [r7, #7]
 800526e:	4a0e      	ldr	r2, [pc, #56]	; (80052a8 <SerialSerialize+0x4c>)
 8005270:	5cd3      	ldrb	r3, [r2, r3]
 8005272:	73fb      	strb	r3, [r7, #15]
	if (++t >= TX_BUFFER_SIZE) t = 0;
 8005274:	7bfb      	ldrb	r3, [r7, #15]
 8005276:	3301      	adds	r3, #1
 8005278:	73fb      	strb	r3, [r7, #15]
 800527a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800527e:	2b00      	cmp	r3, #0
 8005280:	da01      	bge.n	8005286 <SerialSerialize+0x2a>
 8005282:	2300      	movs	r3, #0
 8005284:	73fb      	strb	r3, [r7, #15]
	serialBufferTX[t][port] = a;
 8005286:	7bfa      	ldrb	r2, [r7, #15]
 8005288:	79fb      	ldrb	r3, [r7, #7]
 800528a:	4908      	ldr	r1, [pc, #32]	; (80052ac <SerialSerialize+0x50>)
 800528c:	440a      	add	r2, r1
 800528e:	4413      	add	r3, r2
 8005290:	79ba      	ldrb	r2, [r7, #6]
 8005292:	701a      	strb	r2, [r3, #0]
	serialHeadTX[port] = t;
 8005294:	79fb      	ldrb	r3, [r7, #7]
 8005296:	4904      	ldr	r1, [pc, #16]	; (80052a8 <SerialSerialize+0x4c>)
 8005298:	7bfa      	ldrb	r2, [r7, #15]
 800529a:	54ca      	strb	r2, [r1, r3]
}
 800529c:	bf00      	nop
 800529e:	3714      	adds	r7, #20
 80052a0:	46bd      	mov	sp, r7
 80052a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a6:	4770      	bx	lr
 80052a8:	2000c9a8 	.word	0x2000c9a8
 80052ac:	2000c9b0 	.word	0x2000c9b0

080052b0 <UartSendData>:

void UartSendData(uint8_t port)
{
 80052b0:	b590      	push	{r4, r7, lr}
 80052b2:	b085      	sub	sp, #20
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	4603      	mov	r3, r0
 80052b8:	71fb      	strb	r3, [r7, #7]
	uint8_t t = serialTailTX[port];
 80052ba:	79fb      	ldrb	r3, [r7, #7]
 80052bc:	4a36      	ldr	r2, [pc, #216]	; (8005398 <UartSendData+0xe8>)
 80052be:	5cd3      	ldrb	r3, [r2, r3]
 80052c0:	73fb      	strb	r3, [r7, #15]
	switch(port){
 80052c2:	79fb      	ldrb	r3, [r7, #7]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d01b      	beq.n	8005300 <UartSendData+0x50>
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d049      	beq.n	8005360 <UartSendData+0xb0>
			serialTailTX[port] = t;
			uartWriteIT(_DEF_UART2, serialBufTx_1, serialHead_1);
			serialHead_1 = 0;
			break;
	}
}
 80052cc:	e05f      	b.n	800538e <UartSendData+0xde>
				if (++t >= TX_BUFFER_SIZE) t = 0;
 80052ce:	7bfb      	ldrb	r3, [r7, #15]
 80052d0:	3301      	adds	r3, #1
 80052d2:	73fb      	strb	r3, [r7, #15]
 80052d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	da01      	bge.n	80052e0 <UartSendData+0x30>
 80052dc:	2300      	movs	r3, #0
 80052de:	73fb      	strb	r3, [r7, #15]
				serialBufTx_0[serialHead_0++] = serialBufferTX[t][port];
 80052e0:	7bf9      	ldrb	r1, [r7, #15]
 80052e2:	79fa      	ldrb	r2, [r7, #7]
 80052e4:	4b2d      	ldr	r3, [pc, #180]	; (800539c <UartSendData+0xec>)
 80052e6:	781b      	ldrb	r3, [r3, #0]
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	1c58      	adds	r0, r3, #1
 80052ec:	b2c4      	uxtb	r4, r0
 80052ee:	482b      	ldr	r0, [pc, #172]	; (800539c <UartSendData+0xec>)
 80052f0:	7004      	strb	r4, [r0, #0]
 80052f2:	4618      	mov	r0, r3
 80052f4:	4b2a      	ldr	r3, [pc, #168]	; (80053a0 <UartSendData+0xf0>)
 80052f6:	440b      	add	r3, r1
 80052f8:	4413      	add	r3, r2
 80052fa:	781a      	ldrb	r2, [r3, #0]
 80052fc:	4b29      	ldr	r3, [pc, #164]	; (80053a4 <UartSendData+0xf4>)
 80052fe:	541a      	strb	r2, [r3, r0]
			while (serialHeadTX[port] != t)
 8005300:	79fb      	ldrb	r3, [r7, #7]
 8005302:	4a29      	ldr	r2, [pc, #164]	; (80053a8 <UartSendData+0xf8>)
 8005304:	5cd3      	ldrb	r3, [r2, r3]
 8005306:	b2db      	uxtb	r3, r3
 8005308:	7bfa      	ldrb	r2, [r7, #15]
 800530a:	429a      	cmp	r2, r3
 800530c:	d1df      	bne.n	80052ce <UartSendData+0x1e>
			serialTailTX[port] = t;
 800530e:	79fb      	ldrb	r3, [r7, #7]
 8005310:	4921      	ldr	r1, [pc, #132]	; (8005398 <UartSendData+0xe8>)
 8005312:	7bfa      	ldrb	r2, [r7, #15]
 8005314:	54ca      	strb	r2, [r1, r3]
			uartWriteIT(_DEF_UART1, serialBufTx_0, serialHead_0);
 8005316:	4b21      	ldr	r3, [pc, #132]	; (800539c <UartSendData+0xec>)
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	b2db      	uxtb	r3, r3
 800531c:	461a      	mov	r2, r3
 800531e:	4921      	ldr	r1, [pc, #132]	; (80053a4 <UartSendData+0xf4>)
 8005320:	2000      	movs	r0, #0
 8005322:	f000 f9df 	bl	80056e4 <uartWriteIT>
			serialHead_0 = 0;
 8005326:	4b1d      	ldr	r3, [pc, #116]	; (800539c <UartSendData+0xec>)
 8005328:	2200      	movs	r2, #0
 800532a:	701a      	strb	r2, [r3, #0]
			break;
 800532c:	e02f      	b.n	800538e <UartSendData+0xde>
				if (++t >= TX_BUFFER_SIZE) t = 0;
 800532e:	7bfb      	ldrb	r3, [r7, #15]
 8005330:	3301      	adds	r3, #1
 8005332:	73fb      	strb	r3, [r7, #15]
 8005334:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005338:	2b00      	cmp	r3, #0
 800533a:	da01      	bge.n	8005340 <UartSendData+0x90>
 800533c:	2300      	movs	r3, #0
 800533e:	73fb      	strb	r3, [r7, #15]
				serialBufTx_1[serialHead_1++] = serialBufferTX[t][port];
 8005340:	7bf9      	ldrb	r1, [r7, #15]
 8005342:	79fa      	ldrb	r2, [r7, #7]
 8005344:	4b19      	ldr	r3, [pc, #100]	; (80053ac <UartSendData+0xfc>)
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	b2db      	uxtb	r3, r3
 800534a:	1c58      	adds	r0, r3, #1
 800534c:	b2c4      	uxtb	r4, r0
 800534e:	4817      	ldr	r0, [pc, #92]	; (80053ac <UartSendData+0xfc>)
 8005350:	7004      	strb	r4, [r0, #0]
 8005352:	4618      	mov	r0, r3
 8005354:	4b12      	ldr	r3, [pc, #72]	; (80053a0 <UartSendData+0xf0>)
 8005356:	440b      	add	r3, r1
 8005358:	4413      	add	r3, r2
 800535a:	781a      	ldrb	r2, [r3, #0]
 800535c:	4b14      	ldr	r3, [pc, #80]	; (80053b0 <UartSendData+0x100>)
 800535e:	541a      	strb	r2, [r3, r0]
			while (serialHeadTX[port] != t)
 8005360:	79fb      	ldrb	r3, [r7, #7]
 8005362:	4a11      	ldr	r2, [pc, #68]	; (80053a8 <UartSendData+0xf8>)
 8005364:	5cd3      	ldrb	r3, [r2, r3]
 8005366:	b2db      	uxtb	r3, r3
 8005368:	7bfa      	ldrb	r2, [r7, #15]
 800536a:	429a      	cmp	r2, r3
 800536c:	d1df      	bne.n	800532e <UartSendData+0x7e>
			serialTailTX[port] = t;
 800536e:	79fb      	ldrb	r3, [r7, #7]
 8005370:	4909      	ldr	r1, [pc, #36]	; (8005398 <UartSendData+0xe8>)
 8005372:	7bfa      	ldrb	r2, [r7, #15]
 8005374:	54ca      	strb	r2, [r1, r3]
			uartWriteIT(_DEF_UART2, serialBufTx_1, serialHead_1);
 8005376:	4b0d      	ldr	r3, [pc, #52]	; (80053ac <UartSendData+0xfc>)
 8005378:	781b      	ldrb	r3, [r3, #0]
 800537a:	b2db      	uxtb	r3, r3
 800537c:	461a      	mov	r2, r3
 800537e:	490c      	ldr	r1, [pc, #48]	; (80053b0 <UartSendData+0x100>)
 8005380:	2001      	movs	r0, #1
 8005382:	f000 f9af 	bl	80056e4 <uartWriteIT>
			serialHead_1 = 0;
 8005386:	4b09      	ldr	r3, [pc, #36]	; (80053ac <UartSendData+0xfc>)
 8005388:	2200      	movs	r2, #0
 800538a:	701a      	strb	r2, [r3, #0]
			break;
 800538c:	bf00      	nop
}
 800538e:	bf00      	nop
 8005390:	3714      	adds	r7, #20
 8005392:	46bd      	mov	sp, r7
 8005394:	bd90      	pop	{r4, r7, pc}
 8005396:	bf00      	nop
 8005398:	2000c9ac 	.word	0x2000c9ac
 800539c:	2000cb30 	.word	0x2000cb30
 80053a0:	2000c9b0 	.word	0x2000c9b0
 80053a4:	2000ca30 	.word	0x2000ca30
 80053a8:	2000c9a8 	.word	0x2000c9a8
 80053ac:	2000cb31 	.word	0x2000cb31
 80053b0:	2000cab0 	.word	0x2000cab0

080053b4 <uartInit>:
#endif



bool uartInit(void)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_MAX_CH; i++)
 80053ba:	2300      	movs	r3, #0
 80053bc:	607b      	str	r3, [r7, #4]
 80053be:	e007      	b.n	80053d0 <uartInit+0x1c>
  {
    is_open[i] = false;
 80053c0:	4a08      	ldr	r2, [pc, #32]	; (80053e4 <uartInit+0x30>)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4413      	add	r3, r2
 80053c6:	2200      	movs	r2, #0
 80053c8:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<UART_MAX_CH; i++)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	3301      	adds	r3, #1
 80053ce:	607b      	str	r3, [r7, #4]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	ddf4      	ble.n	80053c0 <uartInit+0xc>
  }


  return true;
 80053d6:	2301      	movs	r3, #1
}
 80053d8:	4618      	mov	r0, r3
 80053da:	370c      	adds	r7, #12
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr
 80053e4:	2000cc40 	.word	0x2000cc40

080053e8 <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b086      	sub	sp, #24
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	4603      	mov	r3, r0
 80053f0:	6039      	str	r1, [r7, #0]
 80053f2:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80053f4:	2300      	movs	r3, #0
 80053f6:	75fb      	strb	r3, [r7, #23]

  switch(ch)
 80053f8:	79fb      	ldrb	r3, [r7, #7]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d002      	beq.n	8005404 <uartOpen+0x1c>
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d078      	beq.n	80054f4 <uartOpen+0x10c>
 8005402:	e0ef      	b.n	80055e4 <uartOpen+0x1fc>
  {
    case _DEF_UART1:
        huart1.Instance         = USART1;
 8005404:	4b7a      	ldr	r3, [pc, #488]	; (80055f0 <uartOpen+0x208>)
 8005406:	4a7b      	ldr	r2, [pc, #492]	; (80055f4 <uartOpen+0x20c>)
 8005408:	601a      	str	r2, [r3, #0]
        huart1.Init.BaudRate    = baud;
 800540a:	4a79      	ldr	r2, [pc, #484]	; (80055f0 <uartOpen+0x208>)
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	6053      	str	r3, [r2, #4]
        huart1.Init.WordLength  = UART_WORDLENGTH_8B;
 8005410:	4b77      	ldr	r3, [pc, #476]	; (80055f0 <uartOpen+0x208>)
 8005412:	2200      	movs	r2, #0
 8005414:	609a      	str	r2, [r3, #8]
        huart1.Init.StopBits    = UART_STOPBITS_1;
 8005416:	4b76      	ldr	r3, [pc, #472]	; (80055f0 <uartOpen+0x208>)
 8005418:	2200      	movs	r2, #0
 800541a:	60da      	str	r2, [r3, #12]
        huart1.Init.Parity      = UART_PARITY_NONE;
 800541c:	4b74      	ldr	r3, [pc, #464]	; (80055f0 <uartOpen+0x208>)
 800541e:	2200      	movs	r2, #0
 8005420:	611a      	str	r2, [r3, #16]
        huart1.Init.Mode        = UART_MODE_TX_RX;
 8005422:	4b73      	ldr	r3, [pc, #460]	; (80055f0 <uartOpen+0x208>)
 8005424:	220c      	movs	r2, #12
 8005426:	615a      	str	r2, [r3, #20]
        huart1.Init.HwFlowCtl   = UART_HWCONTROL_NONE;
 8005428:	4b71      	ldr	r3, [pc, #452]	; (80055f0 <uartOpen+0x208>)
 800542a:	2200      	movs	r2, #0
 800542c:	619a      	str	r2, [r3, #24]
        huart1.Init.OverSampling= UART_OVERSAMPLING_16;
 800542e:	4b70      	ldr	r3, [pc, #448]	; (80055f0 <uartOpen+0x208>)
 8005430:	2200      	movs	r2, #0
 8005432:	61da      	str	r2, [r3, #28]

        HAL_UART_DeInit(&huart1);
 8005434:	486e      	ldr	r0, [pc, #440]	; (80055f0 <uartOpen+0x208>)
 8005436:	f007 f86a 	bl	800c50e <HAL_UART_DeInit>

        qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 800543a:	79fb      	ldrb	r3, [r7, #7]
 800543c:	011b      	lsls	r3, r3, #4
 800543e:	4a6e      	ldr	r2, [pc, #440]	; (80055f8 <uartOpen+0x210>)
 8005440:	4413      	add	r3, r2
 8005442:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005446:	496d      	ldr	r1, [pc, #436]	; (80055fc <uartOpen+0x214>)
 8005448:	4618      	mov	r0, r3
 800544a:	f7fc f9a4 	bl	8001796 <qbufferCreate>

        /* DMA controller clock enable */
        __HAL_RCC_DMA2_CLK_ENABLE();
 800544e:	2300      	movs	r3, #0
 8005450:	613b      	str	r3, [r7, #16]
 8005452:	4b6b      	ldr	r3, [pc, #428]	; (8005600 <uartOpen+0x218>)
 8005454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005456:	4a6a      	ldr	r2, [pc, #424]	; (8005600 <uartOpen+0x218>)
 8005458:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800545c:	6313      	str	r3, [r2, #48]	; 0x30
 800545e:	4b68      	ldr	r3, [pc, #416]	; (8005600 <uartOpen+0x218>)
 8005460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005462:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005466:	613b      	str	r3, [r7, #16]
 8005468:	693b      	ldr	r3, [r7, #16]

        /* DMA interrupt init */
        /* DMA2_Stream2_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 4, 0);
 800546a:	2200      	movs	r2, #0
 800546c:	2104      	movs	r1, #4
 800546e:	203a      	movs	r0, #58	; 0x3a
 8005470:	f002 fd7f 	bl	8007f72 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8005474:	203a      	movs	r0, #58	; 0x3a
 8005476:	f002 fd98 	bl	8007faa <HAL_NVIC_EnableIRQ>
        /* DMA2_Stream7_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 4, 0);
 800547a:	2200      	movs	r2, #0
 800547c:	2104      	movs	r1, #4
 800547e:	2046      	movs	r0, #70	; 0x46
 8005480:	f002 fd77 	bl	8007f72 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8005484:	2046      	movs	r0, #70	; 0x46
 8005486:	f002 fd90 	bl	8007faa <HAL_NVIC_EnableIRQ>

        if (HAL_UART_Init(&huart1) != HAL_OK)
 800548a:	4859      	ldr	r0, [pc, #356]	; (80055f0 <uartOpen+0x208>)
 800548c:	f006 fff2 	bl	800c474 <HAL_UART_Init>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d002      	beq.n	800549c <uartOpen+0xb4>
        {
          ret = false;
 8005496:	2300      	movs	r3, #0
 8005498:	75fb      	strb	r3, [r7, #23]
          }

          qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
          qbuffer[ch].out = qbuffer[ch].in;
        }
      break;
 800549a:	e0a3      	b.n	80055e4 <uartOpen+0x1fc>
          ret = true;
 800549c:	2301      	movs	r3, #1
 800549e:	75fb      	strb	r3, [r7, #23]
          is_open[ch] = true;
 80054a0:	79fb      	ldrb	r3, [r7, #7]
 80054a2:	4a58      	ldr	r2, [pc, #352]	; (8005604 <uartOpen+0x21c>)
 80054a4:	2101      	movs	r1, #1
 80054a6:	54d1      	strb	r1, [r2, r3]
          if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 80054a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80054ac:	4953      	ldr	r1, [pc, #332]	; (80055fc <uartOpen+0x214>)
 80054ae:	4850      	ldr	r0, [pc, #320]	; (80055f0 <uartOpen+0x208>)
 80054b0:	f007 f89e 	bl	800c5f0 <HAL_UART_Receive_DMA>
 80054b4:	4603      	mov	r3, r0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d001      	beq.n	80054be <uartOpen+0xd6>
            ret = false;
 80054ba:	2300      	movs	r3, #0
 80054bc:	75fb      	strb	r3, [r7, #23]
          qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 80054be:	79fb      	ldrb	r3, [r7, #7]
 80054c0:	4a4d      	ldr	r2, [pc, #308]	; (80055f8 <uartOpen+0x210>)
 80054c2:	011b      	lsls	r3, r3, #4
 80054c4:	4413      	add	r3, r2
 80054c6:	3308      	adds	r3, #8
 80054c8:	6819      	ldr	r1, [r3, #0]
 80054ca:	4b4f      	ldr	r3, [pc, #316]	; (8005608 <uartOpen+0x220>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	685a      	ldr	r2, [r3, #4]
 80054d0:	79fb      	ldrb	r3, [r7, #7]
 80054d2:	1a8a      	subs	r2, r1, r2
 80054d4:	4948      	ldr	r1, [pc, #288]	; (80055f8 <uartOpen+0x210>)
 80054d6:	011b      	lsls	r3, r3, #4
 80054d8:	440b      	add	r3, r1
 80054da:	601a      	str	r2, [r3, #0]
          qbuffer[ch].out = qbuffer[ch].in;
 80054dc:	79fa      	ldrb	r2, [r7, #7]
 80054de:	79fb      	ldrb	r3, [r7, #7]
 80054e0:	4945      	ldr	r1, [pc, #276]	; (80055f8 <uartOpen+0x210>)
 80054e2:	0112      	lsls	r2, r2, #4
 80054e4:	440a      	add	r2, r1
 80054e6:	6812      	ldr	r2, [r2, #0]
 80054e8:	4943      	ldr	r1, [pc, #268]	; (80055f8 <uartOpen+0x210>)
 80054ea:	011b      	lsls	r3, r3, #4
 80054ec:	440b      	add	r3, r1
 80054ee:	3304      	adds	r3, #4
 80054f0:	601a      	str	r2, [r3, #0]
      break;
 80054f2:	e077      	b.n	80055e4 <uartOpen+0x1fc>

    case _DEF_UART2:
      huart1.Instance         = USART1;
 80054f4:	4b3e      	ldr	r3, [pc, #248]	; (80055f0 <uartOpen+0x208>)
 80054f6:	4a3f      	ldr	r2, [pc, #252]	; (80055f4 <uartOpen+0x20c>)
 80054f8:	601a      	str	r2, [r3, #0]
      huart1.Init.BaudRate    = baud;
 80054fa:	4a3d      	ldr	r2, [pc, #244]	; (80055f0 <uartOpen+0x208>)
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	6053      	str	r3, [r2, #4]
      huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005500:	4b3b      	ldr	r3, [pc, #236]	; (80055f0 <uartOpen+0x208>)
 8005502:	2200      	movs	r2, #0
 8005504:	609a      	str	r2, [r3, #8]
      huart1.Init.StopBits = UART_STOPBITS_1;
 8005506:	4b3a      	ldr	r3, [pc, #232]	; (80055f0 <uartOpen+0x208>)
 8005508:	2200      	movs	r2, #0
 800550a:	60da      	str	r2, [r3, #12]
      huart1.Init.Parity = UART_PARITY_NONE;
 800550c:	4b38      	ldr	r3, [pc, #224]	; (80055f0 <uartOpen+0x208>)
 800550e:	2200      	movs	r2, #0
 8005510:	611a      	str	r2, [r3, #16]
      huart1.Init.Mode = UART_MODE_TX_RX;
 8005512:	4b37      	ldr	r3, [pc, #220]	; (80055f0 <uartOpen+0x208>)
 8005514:	220c      	movs	r2, #12
 8005516:	615a      	str	r2, [r3, #20]
      huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005518:	4b35      	ldr	r3, [pc, #212]	; (80055f0 <uartOpen+0x208>)
 800551a:	2200      	movs	r2, #0
 800551c:	619a      	str	r2, [r3, #24]
      huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800551e:	4b34      	ldr	r3, [pc, #208]	; (80055f0 <uartOpen+0x208>)
 8005520:	2200      	movs	r2, #0
 8005522:	61da      	str	r2, [r3, #28]

      HAL_UART_DeInit(&huart1);
 8005524:	4832      	ldr	r0, [pc, #200]	; (80055f0 <uartOpen+0x208>)
 8005526:	f006 fff2 	bl	800c50e <HAL_UART_DeInit>

      qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 800552a:	79fb      	ldrb	r3, [r7, #7]
 800552c:	011b      	lsls	r3, r3, #4
 800552e:	4a32      	ldr	r2, [pc, #200]	; (80055f8 <uartOpen+0x210>)
 8005530:	4413      	add	r3, r2
 8005532:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005536:	4931      	ldr	r1, [pc, #196]	; (80055fc <uartOpen+0x214>)
 8005538:	4618      	mov	r0, r3
 800553a:	f7fc f92c 	bl	8001796 <qbufferCreate>

      /* DMA controller clock enable */
      __HAL_RCC_DMA2_CLK_ENABLE();
 800553e:	2300      	movs	r3, #0
 8005540:	60fb      	str	r3, [r7, #12]
 8005542:	4b2f      	ldr	r3, [pc, #188]	; (8005600 <uartOpen+0x218>)
 8005544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005546:	4a2e      	ldr	r2, [pc, #184]	; (8005600 <uartOpen+0x218>)
 8005548:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800554c:	6313      	str	r3, [r2, #48]	; 0x30
 800554e:	4b2c      	ldr	r3, [pc, #176]	; (8005600 <uartOpen+0x218>)
 8005550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005552:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005556:	60fb      	str	r3, [r7, #12]
 8005558:	68fb      	ldr	r3, [r7, #12]

      /* DMA interrupt init */
      /* DMA2_Stream2_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 4, 0);
 800555a:	2200      	movs	r2, #0
 800555c:	2104      	movs	r1, #4
 800555e:	203a      	movs	r0, #58	; 0x3a
 8005560:	f002 fd07 	bl	8007f72 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8005564:	203a      	movs	r0, #58	; 0x3a
 8005566:	f002 fd20 	bl	8007faa <HAL_NVIC_EnableIRQ>
      /* DMA2_Stream7_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 4, 0);
 800556a:	2200      	movs	r2, #0
 800556c:	2104      	movs	r1, #4
 800556e:	2046      	movs	r0, #70	; 0x46
 8005570:	f002 fcff 	bl	8007f72 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8005574:	2046      	movs	r0, #70	; 0x46
 8005576:	f002 fd18 	bl	8007faa <HAL_NVIC_EnableIRQ>


      if (HAL_UART_Init(&huart1) != HAL_OK)
 800557a:	481d      	ldr	r0, [pc, #116]	; (80055f0 <uartOpen+0x208>)
 800557c:	f006 ff7a 	bl	800c474 <HAL_UART_Init>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d002      	beq.n	800558c <uartOpen+0x1a4>
      {
        ret = false;
 8005586:	2300      	movs	r3, #0
 8005588:	75fb      	strb	r3, [r7, #23]
        }

        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
        qbuffer[ch].out = qbuffer[ch].in;
      }
      break;
 800558a:	e02a      	b.n	80055e2 <uartOpen+0x1fa>
        ret = true;
 800558c:	2301      	movs	r3, #1
 800558e:	75fb      	strb	r3, [r7, #23]
        is_open[ch] = true;
 8005590:	79fb      	ldrb	r3, [r7, #7]
 8005592:	4a1c      	ldr	r2, [pc, #112]	; (8005604 <uartOpen+0x21c>)
 8005594:	2101      	movs	r1, #1
 8005596:	54d1      	strb	r1, [r2, r3]
        if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 8005598:	f44f 7280 	mov.w	r2, #256	; 0x100
 800559c:	4917      	ldr	r1, [pc, #92]	; (80055fc <uartOpen+0x214>)
 800559e:	4814      	ldr	r0, [pc, #80]	; (80055f0 <uartOpen+0x208>)
 80055a0:	f007 f826 	bl	800c5f0 <HAL_UART_Receive_DMA>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d001      	beq.n	80055ae <uartOpen+0x1c6>
          ret = false;
 80055aa:	2300      	movs	r3, #0
 80055ac:	75fb      	strb	r3, [r7, #23]
        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 80055ae:	79fb      	ldrb	r3, [r7, #7]
 80055b0:	4a11      	ldr	r2, [pc, #68]	; (80055f8 <uartOpen+0x210>)
 80055b2:	011b      	lsls	r3, r3, #4
 80055b4:	4413      	add	r3, r2
 80055b6:	3308      	adds	r3, #8
 80055b8:	6819      	ldr	r1, [r3, #0]
 80055ba:	4b13      	ldr	r3, [pc, #76]	; (8005608 <uartOpen+0x220>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	685a      	ldr	r2, [r3, #4]
 80055c0:	79fb      	ldrb	r3, [r7, #7]
 80055c2:	1a8a      	subs	r2, r1, r2
 80055c4:	490c      	ldr	r1, [pc, #48]	; (80055f8 <uartOpen+0x210>)
 80055c6:	011b      	lsls	r3, r3, #4
 80055c8:	440b      	add	r3, r1
 80055ca:	601a      	str	r2, [r3, #0]
        qbuffer[ch].out = qbuffer[ch].in;
 80055cc:	79fa      	ldrb	r2, [r7, #7]
 80055ce:	79fb      	ldrb	r3, [r7, #7]
 80055d0:	4909      	ldr	r1, [pc, #36]	; (80055f8 <uartOpen+0x210>)
 80055d2:	0112      	lsls	r2, r2, #4
 80055d4:	440a      	add	r2, r1
 80055d6:	6812      	ldr	r2, [r2, #0]
 80055d8:	4907      	ldr	r1, [pc, #28]	; (80055f8 <uartOpen+0x210>)
 80055da:	011b      	lsls	r3, r3, #4
 80055dc:	440b      	add	r3, r1
 80055de:	3304      	adds	r3, #4
 80055e0:	601a      	str	r2, [r3, #0]
      break;
 80055e2:	bf00      	nop
  }

  return ret;
 80055e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3718      	adds	r7, #24
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop
 80055f0:	2000cd54 	.word	0x2000cd54
 80055f4:	40011000 	.word	0x40011000
 80055f8:	2000cc44 	.word	0x2000cc44
 80055fc:	2000cc54 	.word	0x2000cc54
 8005600:	40023800 	.word	0x40023800
 8005604:	2000cc40 	.word	0x2000cc40
 8005608:	2000cdf4 	.word	0x2000cdf4

0800560c <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b084      	sub	sp, #16
 8005610:	af00      	add	r7, sp, #0
 8005612:	4603      	mov	r3, r0
 8005614:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 8005616:	2300      	movs	r3, #0
 8005618:	60fb      	str	r3, [r7, #12]

  switch(ch)
 800561a:	79fb      	ldrb	r3, [r7, #7]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d002      	beq.n	8005626 <uartAvailable+0x1a>
 8005620:	2b01      	cmp	r3, #1
 8005622:	d018      	beq.n	8005656 <uartAvailable+0x4a>
 8005624:	e02f      	b.n	8005686 <uartAvailable+0x7a>
  {
    case _DEF_UART1:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR);
 8005626:	79fb      	ldrb	r3, [r7, #7]
 8005628:	4a19      	ldr	r2, [pc, #100]	; (8005690 <uartAvailable+0x84>)
 800562a:	011b      	lsls	r3, r3, #4
 800562c:	4413      	add	r3, r2
 800562e:	3308      	adds	r3, #8
 8005630:	6819      	ldr	r1, [r3, #0]
 8005632:	4b18      	ldr	r3, [pc, #96]	; (8005694 <uartAvailable+0x88>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	685a      	ldr	r2, [r3, #4]
 8005638:	79fb      	ldrb	r3, [r7, #7]
 800563a:	1a8a      	subs	r2, r1, r2
 800563c:	4914      	ldr	r1, [pc, #80]	; (8005690 <uartAvailable+0x84>)
 800563e:	011b      	lsls	r3, r3, #4
 8005640:	440b      	add	r3, r1
 8005642:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8005644:	79fb      	ldrb	r3, [r7, #7]
 8005646:	011b      	lsls	r3, r3, #4
 8005648:	4a11      	ldr	r2, [pc, #68]	; (8005690 <uartAvailable+0x84>)
 800564a:	4413      	add	r3, r2
 800564c:	4618      	mov	r0, r3
 800564e:	f7fc f8fa 	bl	8001846 <qbufferAvailable>
 8005652:	60f8      	str	r0, [r7, #12]
      break;
 8005654:	e017      	b.n	8005686 <uartAvailable+0x7a>

    case _DEF_UART2:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR);
 8005656:	79fb      	ldrb	r3, [r7, #7]
 8005658:	4a0d      	ldr	r2, [pc, #52]	; (8005690 <uartAvailable+0x84>)
 800565a:	011b      	lsls	r3, r3, #4
 800565c:	4413      	add	r3, r2
 800565e:	3308      	adds	r3, #8
 8005660:	6819      	ldr	r1, [r3, #0]
 8005662:	4b0c      	ldr	r3, [pc, #48]	; (8005694 <uartAvailable+0x88>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	685a      	ldr	r2, [r3, #4]
 8005668:	79fb      	ldrb	r3, [r7, #7]
 800566a:	1a8a      	subs	r2, r1, r2
 800566c:	4908      	ldr	r1, [pc, #32]	; (8005690 <uartAvailable+0x84>)
 800566e:	011b      	lsls	r3, r3, #4
 8005670:	440b      	add	r3, r1
 8005672:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8005674:	79fb      	ldrb	r3, [r7, #7]
 8005676:	011b      	lsls	r3, r3, #4
 8005678:	4a05      	ldr	r2, [pc, #20]	; (8005690 <uartAvailable+0x84>)
 800567a:	4413      	add	r3, r2
 800567c:	4618      	mov	r0, r3
 800567e:	f7fc f8e2 	bl	8001846 <qbufferAvailable>
 8005682:	60f8      	str	r0, [r7, #12]
      break;
 8005684:	bf00      	nop
  }

  return ret;
 8005686:	68fb      	ldr	r3, [r7, #12]
}
 8005688:	4618      	mov	r0, r3
 800568a:	3710      	adds	r7, #16
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}
 8005690:	2000cc44 	.word	0x2000cc44
 8005694:	2000cdf4 	.word	0x2000cdf4

08005698 <uartRead>:

uint8_t uartRead(uint8_t ch)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b084      	sub	sp, #16
 800569c:	af00      	add	r7, sp, #0
 800569e:	4603      	mov	r3, r0
 80056a0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 80056a2:	2300      	movs	r3, #0
 80056a4:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 80056a6:	79fb      	ldrb	r3, [r7, #7]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d002      	beq.n	80056b2 <uartRead+0x1a>
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	d008      	beq.n	80056c2 <uartRead+0x2a>
 80056b0:	e00f      	b.n	80056d2 <uartRead+0x3a>
  {
    case _DEF_UART1:
      qbufferRead(&qbuffer[_DEF_UART1], &ret, 1);
 80056b2:	f107 030f 	add.w	r3, r7, #15
 80056b6:	2201      	movs	r2, #1
 80056b8:	4619      	mov	r1, r3
 80056ba:	4808      	ldr	r0, [pc, #32]	; (80056dc <uartRead+0x44>)
 80056bc:	f7fc f886 	bl	80017cc <qbufferRead>
      break;
 80056c0:	e007      	b.n	80056d2 <uartRead+0x3a>

    case _DEF_UART2:
      qbufferRead(&qbuffer[_DEF_UART2], &ret, 1);
 80056c2:	f107 030f 	add.w	r3, r7, #15
 80056c6:	2201      	movs	r2, #1
 80056c8:	4619      	mov	r1, r3
 80056ca:	4805      	ldr	r0, [pc, #20]	; (80056e0 <uartRead+0x48>)
 80056cc:	f7fc f87e 	bl	80017cc <qbufferRead>
      break;
 80056d0:	bf00      	nop
  }

  return ret;
 80056d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3710      	adds	r7, #16
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	2000cc44 	.word	0x2000cc44
 80056e0:	2000cc54 	.word	0x2000cc54

080056e4 <uartWriteIT>:

  return ret;
}

uint32_t uartWriteIT(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b086      	sub	sp, #24
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	4603      	mov	r3, r0
 80056ec:	60b9      	str	r1, [r7, #8]
 80056ee:	607a      	str	r2, [r7, #4]
 80056f0:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 80056f2:	2300      	movs	r3, #0
 80056f4:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;

  switch(ch)
 80056f6:	7bfb      	ldrb	r3, [r7, #15]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d001      	beq.n	8005700 <uartWriteIT+0x1c>
 80056fc:	2b01      	cmp	r3, #1
//      status = HAL_UART_Transmit_IT(&huart2, p_data, length);
//      if (status == HAL_OK)
//      {
//        ret = length;
//      }
      break;
 80056fe:	e00e      	b.n	800571e <uartWriteIT+0x3a>
      status = HAL_UART_Transmit_IT(&huart1, p_data, length);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	b29b      	uxth	r3, r3
 8005704:	461a      	mov	r2, r3
 8005706:	68b9      	ldr	r1, [r7, #8]
 8005708:	4807      	ldr	r0, [pc, #28]	; (8005728 <uartWriteIT+0x44>)
 800570a:	f006 ff2c 	bl	800c566 <HAL_UART_Transmit_IT>
 800570e:	4603      	mov	r3, r0
 8005710:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 8005712:	7cfb      	ldrb	r3, [r7, #19]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d101      	bne.n	800571c <uartWriteIT+0x38>
        ret = length;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	617b      	str	r3, [r7, #20]
      break;
 800571c:	bf00      	nop
  }

  return ret;
 800571e:	697b      	ldr	r3, [r7, #20]
}
 8005720:	4618      	mov	r0, r3
 8005722:	3718      	adds	r7, #24
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}
 8005728:	2000cd54 	.word	0x2000cd54

0800572c <HAL_UART_ErrorCallback>:
}



void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
  }
}
 8005734:	bf00      	nop
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
//    qbufferWrite(&qbuffer[_DEF_UART2], &rx_data[_DEF_UART2], 1);
//    HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1);
  }
}
 8005748:	bf00      	nop
 800574a:	370c      	adds	r7, #12
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b08a      	sub	sp, #40	; 0x28
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800575c:	f107 0314 	add.w	r3, r7, #20
 8005760:	2200      	movs	r2, #0
 8005762:	601a      	str	r2, [r3, #0]
 8005764:	605a      	str	r2, [r3, #4]
 8005766:	609a      	str	r2, [r3, #8]
 8005768:	60da      	str	r2, [r3, #12]
 800576a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a5b      	ldr	r2, [pc, #364]	; (80058e0 <HAL_UART_MspInit+0x18c>)
 8005772:	4293      	cmp	r3, r2
 8005774:	f040 80b0 	bne.w	80058d8 <HAL_UART_MspInit+0x184>
  {
	  /* USER CODE BEGIN USART1_MspInit 0 */

	  /* USER CODE END USART1_MspInit 0 */
	    /* USART1 clock enable */
	    __HAL_RCC_USART1_CLK_ENABLE();
 8005778:	2300      	movs	r3, #0
 800577a:	613b      	str	r3, [r7, #16]
 800577c:	4b59      	ldr	r3, [pc, #356]	; (80058e4 <HAL_UART_MspInit+0x190>)
 800577e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005780:	4a58      	ldr	r2, [pc, #352]	; (80058e4 <HAL_UART_MspInit+0x190>)
 8005782:	f043 0310 	orr.w	r3, r3, #16
 8005786:	6453      	str	r3, [r2, #68]	; 0x44
 8005788:	4b56      	ldr	r3, [pc, #344]	; (80058e4 <HAL_UART_MspInit+0x190>)
 800578a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800578c:	f003 0310 	and.w	r3, r3, #16
 8005790:	613b      	str	r3, [r7, #16]
 8005792:	693b      	ldr	r3, [r7, #16]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005794:	2300      	movs	r3, #0
 8005796:	60fb      	str	r3, [r7, #12]
 8005798:	4b52      	ldr	r3, [pc, #328]	; (80058e4 <HAL_UART_MspInit+0x190>)
 800579a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800579c:	4a51      	ldr	r2, [pc, #324]	; (80058e4 <HAL_UART_MspInit+0x190>)
 800579e:	f043 0301 	orr.w	r3, r3, #1
 80057a2:	6313      	str	r3, [r2, #48]	; 0x30
 80057a4:	4b4f      	ldr	r3, [pc, #316]	; (80058e4 <HAL_UART_MspInit+0x190>)
 80057a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057a8:	f003 0301 	and.w	r3, r3, #1
 80057ac:	60fb      	str	r3, [r7, #12]
 80057ae:	68fb      	ldr	r3, [r7, #12]
	    __HAL_RCC_GPIOB_CLK_ENABLE();
 80057b0:	2300      	movs	r3, #0
 80057b2:	60bb      	str	r3, [r7, #8]
 80057b4:	4b4b      	ldr	r3, [pc, #300]	; (80058e4 <HAL_UART_MspInit+0x190>)
 80057b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b8:	4a4a      	ldr	r2, [pc, #296]	; (80058e4 <HAL_UART_MspInit+0x190>)
 80057ba:	f043 0302 	orr.w	r3, r3, #2
 80057be:	6313      	str	r3, [r2, #48]	; 0x30
 80057c0:	4b48      	ldr	r3, [pc, #288]	; (80058e4 <HAL_UART_MspInit+0x190>)
 80057c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057c4:	f003 0302 	and.w	r3, r3, #2
 80057c8:	60bb      	str	r3, [r7, #8]
 80057ca:	68bb      	ldr	r3, [r7, #8]
	    /**USART1 GPIO Configuration
	    PB6     ------> USART1_TX
	    PA10     ------> USART1_RX
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80057cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057d0:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057d2:	2302      	movs	r3, #2
 80057d4:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057d6:	2300      	movs	r3, #0
 80057d8:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057da:	2303      	movs	r3, #3
 80057dc:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80057de:	2307      	movs	r3, #7
 80057e0:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80057e2:	f107 0314 	add.w	r3, r7, #20
 80057e6:	4619      	mov	r1, r3
 80057e8:	483f      	ldr	r0, [pc, #252]	; (80058e8 <HAL_UART_MspInit+0x194>)
 80057ea:	f003 f803 	bl	80087f4 <HAL_GPIO_Init>

	    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80057ee:	2340      	movs	r3, #64	; 0x40
 80057f0:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057f2:	2302      	movs	r3, #2
 80057f4:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057f6:	2300      	movs	r3, #0
 80057f8:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057fa:	2303      	movs	r3, #3
 80057fc:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80057fe:	2307      	movs	r3, #7
 8005800:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005802:	f107 0314 	add.w	r3, r7, #20
 8005806:	4619      	mov	r1, r3
 8005808:	4838      	ldr	r0, [pc, #224]	; (80058ec <HAL_UART_MspInit+0x198>)
 800580a:	f002 fff3 	bl	80087f4 <HAL_GPIO_Init>

	    /* USART1 DMA Init */
	    /* USART1_TX Init */
	    hdma_usart1_tx.Instance = DMA2_Stream7;
 800580e:	4b38      	ldr	r3, [pc, #224]	; (80058f0 <HAL_UART_MspInit+0x19c>)
 8005810:	4a38      	ldr	r2, [pc, #224]	; (80058f4 <HAL_UART_MspInit+0x1a0>)
 8005812:	601a      	str	r2, [r3, #0]
	    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8005814:	4b36      	ldr	r3, [pc, #216]	; (80058f0 <HAL_UART_MspInit+0x19c>)
 8005816:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800581a:	605a      	str	r2, [r3, #4]
	    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800581c:	4b34      	ldr	r3, [pc, #208]	; (80058f0 <HAL_UART_MspInit+0x19c>)
 800581e:	2240      	movs	r2, #64	; 0x40
 8005820:	609a      	str	r2, [r3, #8]
	    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005822:	4b33      	ldr	r3, [pc, #204]	; (80058f0 <HAL_UART_MspInit+0x19c>)
 8005824:	2200      	movs	r2, #0
 8005826:	60da      	str	r2, [r3, #12]
	    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005828:	4b31      	ldr	r3, [pc, #196]	; (80058f0 <HAL_UART_MspInit+0x19c>)
 800582a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800582e:	611a      	str	r2, [r3, #16]
	    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005830:	4b2f      	ldr	r3, [pc, #188]	; (80058f0 <HAL_UART_MspInit+0x19c>)
 8005832:	2200      	movs	r2, #0
 8005834:	615a      	str	r2, [r3, #20]
	    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005836:	4b2e      	ldr	r3, [pc, #184]	; (80058f0 <HAL_UART_MspInit+0x19c>)
 8005838:	2200      	movs	r2, #0
 800583a:	619a      	str	r2, [r3, #24]
	    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800583c:	4b2c      	ldr	r3, [pc, #176]	; (80058f0 <HAL_UART_MspInit+0x19c>)
 800583e:	2200      	movs	r2, #0
 8005840:	61da      	str	r2, [r3, #28]
	    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005842:	4b2b      	ldr	r3, [pc, #172]	; (80058f0 <HAL_UART_MspInit+0x19c>)
 8005844:	2200      	movs	r2, #0
 8005846:	621a      	str	r2, [r3, #32]
	    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005848:	4b29      	ldr	r3, [pc, #164]	; (80058f0 <HAL_UART_MspInit+0x19c>)
 800584a:	2200      	movs	r2, #0
 800584c:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800584e:	4828      	ldr	r0, [pc, #160]	; (80058f0 <HAL_UART_MspInit+0x19c>)
 8005850:	f002 fbd4 	bl	8007ffc <HAL_DMA_Init>
 8005854:	4603      	mov	r3, r0
 8005856:	2b00      	cmp	r3, #0
 8005858:	d001      	beq.n	800585e <HAL_UART_MspInit+0x10a>
	    {
	      Error_Handler();
 800585a:	f7fb fdd1 	bl	8001400 <Error_Handler>
	    }

	    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a23      	ldr	r2, [pc, #140]	; (80058f0 <HAL_UART_MspInit+0x19c>)
 8005862:	631a      	str	r2, [r3, #48]	; 0x30
 8005864:	4a22      	ldr	r2, [pc, #136]	; (80058f0 <HAL_UART_MspInit+0x19c>)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6393      	str	r3, [r2, #56]	; 0x38

	    /* USART1_RX Init */
	    hdma_usart1_rx.Instance = DMA2_Stream2;
 800586a:	4b23      	ldr	r3, [pc, #140]	; (80058f8 <HAL_UART_MspInit+0x1a4>)
 800586c:	4a23      	ldr	r2, [pc, #140]	; (80058fc <HAL_UART_MspInit+0x1a8>)
 800586e:	601a      	str	r2, [r3, #0]
	    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8005870:	4b21      	ldr	r3, [pc, #132]	; (80058f8 <HAL_UART_MspInit+0x1a4>)
 8005872:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005876:	605a      	str	r2, [r3, #4]
	    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005878:	4b1f      	ldr	r3, [pc, #124]	; (80058f8 <HAL_UART_MspInit+0x1a4>)
 800587a:	2200      	movs	r2, #0
 800587c:	609a      	str	r2, [r3, #8]
	    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800587e:	4b1e      	ldr	r3, [pc, #120]	; (80058f8 <HAL_UART_MspInit+0x1a4>)
 8005880:	2200      	movs	r2, #0
 8005882:	60da      	str	r2, [r3, #12]
	    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005884:	4b1c      	ldr	r3, [pc, #112]	; (80058f8 <HAL_UART_MspInit+0x1a4>)
 8005886:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800588a:	611a      	str	r2, [r3, #16]
	    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800588c:	4b1a      	ldr	r3, [pc, #104]	; (80058f8 <HAL_UART_MspInit+0x1a4>)
 800588e:	2200      	movs	r2, #0
 8005890:	615a      	str	r2, [r3, #20]
	    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005892:	4b19      	ldr	r3, [pc, #100]	; (80058f8 <HAL_UART_MspInit+0x1a4>)
 8005894:	2200      	movs	r2, #0
 8005896:	619a      	str	r2, [r3, #24]
	    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8005898:	4b17      	ldr	r3, [pc, #92]	; (80058f8 <HAL_UART_MspInit+0x1a4>)
 800589a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800589e:	61da      	str	r2, [r3, #28]
	    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80058a0:	4b15      	ldr	r3, [pc, #84]	; (80058f8 <HAL_UART_MspInit+0x1a4>)
 80058a2:	2200      	movs	r2, #0
 80058a4:	621a      	str	r2, [r3, #32]
	    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80058a6:	4b14      	ldr	r3, [pc, #80]	; (80058f8 <HAL_UART_MspInit+0x1a4>)
 80058a8:	2200      	movs	r2, #0
 80058aa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80058ac:	4812      	ldr	r0, [pc, #72]	; (80058f8 <HAL_UART_MspInit+0x1a4>)
 80058ae:	f002 fba5 	bl	8007ffc <HAL_DMA_Init>
 80058b2:	4603      	mov	r3, r0
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d001      	beq.n	80058bc <HAL_UART_MspInit+0x168>
    {
      Error_Handler();
 80058b8:	f7fb fda2 	bl	8001400 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	4a0e      	ldr	r2, [pc, #56]	; (80058f8 <HAL_UART_MspInit+0x1a4>)
 80058c0:	635a      	str	r2, [r3, #52]	; 0x34
 80058c2:	4a0d      	ldr	r2, [pc, #52]	; (80058f8 <HAL_UART_MspInit+0x1a4>)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80058c8:	2200      	movs	r2, #0
 80058ca:	2100      	movs	r1, #0
 80058cc:	2025      	movs	r0, #37	; 0x25
 80058ce:	f002 fb50 	bl	8007f72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80058d2:	2025      	movs	r0, #37	; 0x25
 80058d4:	f002 fb69 	bl	8007faa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80058d8:	bf00      	nop
 80058da:	3728      	adds	r7, #40	; 0x28
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}
 80058e0:	40011000 	.word	0x40011000
 80058e4:	40023800 	.word	0x40023800
 80058e8:	40020000 	.word	0x40020000
 80058ec:	40020400 	.word	0x40020400
 80058f0:	2000cd94 	.word	0x2000cd94
 80058f4:	400264b8 	.word	0x400264b8
 80058f8:	2000cdf4 	.word	0x2000cdf4
 80058fc:	40026440 	.word	0x40026440

08005900 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a11      	ldr	r2, [pc, #68]	; (8005954 <HAL_UART_MspDeInit+0x54>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d11b      	bne.n	800594a <HAL_UART_MspDeInit+0x4a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8005912:	4b11      	ldr	r3, [pc, #68]	; (8005958 <HAL_UART_MspDeInit+0x58>)
 8005914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005916:	4a10      	ldr	r2, [pc, #64]	; (8005958 <HAL_UART_MspDeInit+0x58>)
 8005918:	f023 0310 	bic.w	r3, r3, #16
 800591c:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_10);
 800591e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005922:	480e      	ldr	r0, [pc, #56]	; (800595c <HAL_UART_MspDeInit+0x5c>)
 8005924:	f003 f8ea 	bl	8008afc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8005928:	2140      	movs	r1, #64	; 0x40
 800592a:	480d      	ldr	r0, [pc, #52]	; (8005960 <HAL_UART_MspDeInit+0x60>)
 800592c:	f003 f8e6 	bl	8008afc <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005934:	4618      	mov	r0, r3
 8005936:	f002 fc0f 	bl	8008158 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800593e:	4618      	mov	r0, r3
 8005940:	f002 fc0a 	bl	8008158 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8005944:	2025      	movs	r0, #37	; 0x25
 8005946:	f002 fb3e 	bl	8007fc6 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 800594a:	bf00      	nop
 800594c:	3708      	adds	r7, #8
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	40011000 	.word	0x40011000
 8005958:	40023800 	.word	0x40023800
 800595c:	40020000 	.word	0x40020000
 8005960:	40020400 	.word	0x40020400

08005964 <draw_fan_status>:
#include "ui_common.h"
#include "image.h"
#include "lcd.h"


void draw_fan_status(uint16_t x, uint16_t y, const bool blink) {
 8005964:	b590      	push	{r4, r7, lr}
 8005966:	b089      	sub	sp, #36	; 0x24
 8005968:	af02      	add	r7, sp, #8
 800596a:	4603      	mov	r3, r0
 800596c:	80fb      	strh	r3, [r7, #6]
 800596e:	460b      	mov	r3, r1
 8005970:	80bb      	strh	r3, [r7, #4]
 8005972:	4613      	mov	r3, r2
 8005974:	70fb      	strb	r3, [r7, #3]
  uint8_t fanSpeed = 50;
 8005976:	2332      	movs	r3, #50	; 0x32
 8005978:	75fb      	strb	r3, [r7, #23]
  UI_Image image;

  if (fanSpeed >= 127)
 800597a:	7dfb      	ldrb	r3, [r7, #23]
 800597c:	2b7e      	cmp	r3, #126	; 0x7e
 800597e:	d910      	bls.n	80059a2 <draw_fan_status+0x3e>
  {
    image = blink ? Fan1_32x32x4 : Fan0_32x32x4;
 8005980:	78fb      	ldrb	r3, [r7, #3]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d006      	beq.n	8005994 <draw_fan_status+0x30>
 8005986:	4a1a      	ldr	r2, [pc, #104]	; (80059f0 <draw_fan_status+0x8c>)
 8005988:	f107 030c 	add.w	r3, r7, #12
 800598c:	6810      	ldr	r0, [r2, #0]
 800598e:	6851      	ldr	r1, [r2, #4]
 8005990:	c303      	stmia	r3!, {r0, r1}
 8005992:	e020      	b.n	80059d6 <draw_fan_status+0x72>
 8005994:	4a17      	ldr	r2, [pc, #92]	; (80059f4 <draw_fan_status+0x90>)
 8005996:	f107 030c 	add.w	r3, r7, #12
 800599a:	6810      	ldr	r0, [r2, #0]
 800599c:	6851      	ldr	r1, [r2, #4]
 800599e:	c303      	stmia	r3!, {r0, r1}
 80059a0:	e019      	b.n	80059d6 <draw_fan_status+0x72>
  }
  else if (fanSpeed > 0)
 80059a2:	7dfb      	ldrb	r3, [r7, #23]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d010      	beq.n	80059ca <draw_fan_status+0x66>
  {
    image = blink ? Fan1_32x32x4 : Fan0_32x32x4;
 80059a8:	78fb      	ldrb	r3, [r7, #3]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d006      	beq.n	80059bc <draw_fan_status+0x58>
 80059ae:	4a10      	ldr	r2, [pc, #64]	; (80059f0 <draw_fan_status+0x8c>)
 80059b0:	f107 030c 	add.w	r3, r7, #12
 80059b4:	6810      	ldr	r0, [r2, #0]
 80059b6:	6851      	ldr	r1, [r2, #4]
 80059b8:	c303      	stmia	r3!, {r0, r1}
 80059ba:	e00c      	b.n	80059d6 <draw_fan_status+0x72>
 80059bc:	4a0d      	ldr	r2, [pc, #52]	; (80059f4 <draw_fan_status+0x90>)
 80059be:	f107 030c 	add.w	r3, r7, #12
 80059c2:	6810      	ldr	r0, [r2, #0]
 80059c4:	6851      	ldr	r1, [r2, #4]
 80059c6:	c303      	stmia	r3!, {r0, r1}
 80059c8:	e005      	b.n	80059d6 <draw_fan_status+0x72>
  }
  else
  {
    image = Fan0_32x32x4;
 80059ca:	4a0a      	ldr	r2, [pc, #40]	; (80059f4 <draw_fan_status+0x90>)
 80059cc:	f107 030c 	add.w	r3, r7, #12
 80059d0:	6810      	ldr	r0, [r2, #0]
 80059d2:	6851      	ldr	r1, [r2, #4]
 80059d4:	c303      	stmia	r3!, {r0, r1}
  }
  lcdDrawBufferImage(x, y, image.width, image.height, image.data);
 80059d6:	8a3a      	ldrh	r2, [r7, #16]
 80059d8:	8a7c      	ldrh	r4, [r7, #18]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	88b9      	ldrh	r1, [r7, #4]
 80059de:	88f8      	ldrh	r0, [r7, #6]
 80059e0:	9300      	str	r3, [sp, #0]
 80059e2:	4623      	mov	r3, r4
 80059e4:	f7fd f92c 	bl	8002c40 <lcdDrawBufferImage>
}
 80059e8:	bf00      	nop
 80059ea:	371c      	adds	r7, #28
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd90      	pop	{r4, r7, pc}
 80059f0:	0801c088 	.word	0x0801c088
 80059f4:	0801c080 	.word	0x0801c080

080059f8 <get_blink>:

bool get_blink() {
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b082      	sub	sp, #8
 80059fc:	af00      	add	r7, sp, #0
  static uint8_t blink = 0;
  static millis_t next_blink_ms = 0;
  millis_t ms = millis();
 80059fe:	f7fb fc76 	bl	80012ee <millis>
 8005a02:	6078      	str	r0, [r7, #4]
  if (ELAPSED(ms, next_blink_ms)) {
 8005a04:	4b0d      	ldr	r3, [pc, #52]	; (8005a3c <get_blink+0x44>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	1ad3      	subs	r3, r2, r3
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	db0a      	blt.n	8005a26 <get_blink+0x2e>
    blink ^= 0xFF;
 8005a10:	4b0b      	ldr	r3, [pc, #44]	; (8005a40 <get_blink+0x48>)
 8005a12:	781b      	ldrb	r3, [r3, #0]
 8005a14:	43db      	mvns	r3, r3
 8005a16:	b2da      	uxtb	r2, r3
 8005a18:	4b09      	ldr	r3, [pc, #36]	; (8005a40 <get_blink+0x48>)
 8005a1a:	701a      	strb	r2, [r3, #0]
    next_blink_ms = ms + 1000 - (100) / 2;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f203 33b6 	addw	r3, r3, #950	; 0x3b6
 8005a22:	4a06      	ldr	r2, [pc, #24]	; (8005a3c <get_blink+0x44>)
 8005a24:	6013      	str	r3, [r2, #0]
  }
  return blink != 0;
 8005a26:	4b06      	ldr	r3, [pc, #24]	; (8005a40 <get_blink+0x48>)
 8005a28:	781b      	ldrb	r3, [r3, #0]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	bf14      	ite	ne
 8005a2e:	2301      	movne	r3, #1
 8005a30:	2300      	moveq	r3, #0
 8005a32:	b2db      	uxtb	r3, r3
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3708      	adds	r7, #8
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	2000ce54 	.word	0x2000ce54
 8005a40:	2000ce58 	.word	0x2000ce58

08005a44 <SD_CheckStatus>:
#endif /* _USE_IOCTL == 1 */
};

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b082      	sub	sp, #8
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	71fb      	strb	r3, [r7, #7]
  Stat = 0;
 8005a4e:	4b1d      	ldr	r3, [pc, #116]	; (8005ac4 <SD_CheckStatus+0x80>)
 8005a50:	2200      	movs	r2, #0
 8005a52:	701a      	strb	r2, [r3, #0]


  if (sdIsInit() != true)
 8005a54:	f7fe f87e 	bl	8003b54 <sdIsInit>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	f083 0301 	eor.w	r3, r3, #1
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d007      	beq.n	8005a74 <SD_CheckStatus+0x30>
  {
    Stat |= STA_NOINIT;
 8005a64:	4b17      	ldr	r3, [pc, #92]	; (8005ac4 <SD_CheckStatus+0x80>)
 8005a66:	781b      	ldrb	r3, [r3, #0]
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	f043 0301 	orr.w	r3, r3, #1
 8005a6e:	b2da      	uxtb	r2, r3
 8005a70:	4b14      	ldr	r3, [pc, #80]	; (8005ac4 <SD_CheckStatus+0x80>)
 8005a72:	701a      	strb	r2, [r3, #0]
  }
  if (sdIsDetected() != true)
 8005a74:	f7fe f87a 	bl	8003b6c <sdIsDetected>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	f083 0301 	eor.w	r3, r3, #1
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d007      	beq.n	8005a94 <SD_CheckStatus+0x50>
  {
    Stat |= STA_NODISK;
 8005a84:	4b0f      	ldr	r3, [pc, #60]	; (8005ac4 <SD_CheckStatus+0x80>)
 8005a86:	781b      	ldrb	r3, [r3, #0]
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	f043 0302 	orr.w	r3, r3, #2
 8005a8e:	b2da      	uxtb	r2, r3
 8005a90:	4b0c      	ldr	r3, [pc, #48]	; (8005ac4 <SD_CheckStatus+0x80>)
 8005a92:	701a      	strb	r2, [r3, #0]
  }
  if (sdIsReady(10) != true)
 8005a94:	200a      	movs	r0, #10
 8005a96:	f7fe f8ed 	bl	8003c74 <sdIsReady>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	f083 0301 	eor.w	r3, r3, #1
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d007      	beq.n	8005ab6 <SD_CheckStatus+0x72>
  {
    Stat |= STA_NOINIT;
 8005aa6:	4b07      	ldr	r3, [pc, #28]	; (8005ac4 <SD_CheckStatus+0x80>)
 8005aa8:	781b      	ldrb	r3, [r3, #0]
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	f043 0301 	orr.w	r3, r3, #1
 8005ab0:	b2da      	uxtb	r2, r3
 8005ab2:	4b04      	ldr	r3, [pc, #16]	; (8005ac4 <SD_CheckStatus+0x80>)
 8005ab4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8005ab6:	4b03      	ldr	r3, [pc, #12]	; (8005ac4 <SD_CheckStatus+0x80>)
 8005ab8:	781b      	ldrb	r3, [r3, #0]
 8005aba:	b2db      	uxtb	r3, r3
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3708      	adds	r7, #8
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	2000009c 	.word	0x2000009c

08005ac8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	4603      	mov	r3, r0
 8005ad0:	71fb      	strb	r3, [r7, #7]
  Stat = 0;
 8005ad2:	4b0d      	ldr	r3, [pc, #52]	; (8005b08 <SD_initialize+0x40>)
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	701a      	strb	r2, [r3, #0]

  if (sdIsInit() != true)
 8005ad8:	f7fe f83c 	bl	8003b54 <sdIsInit>
 8005adc:	4603      	mov	r3, r0
 8005ade:	f083 0301 	eor.w	r3, r3, #1
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d007      	beq.n	8005af8 <SD_initialize+0x30>
  {
    Stat |= STA_NOINIT;
 8005ae8:	4b07      	ldr	r3, [pc, #28]	; (8005b08 <SD_initialize+0x40>)
 8005aea:	781b      	ldrb	r3, [r3, #0]
 8005aec:	b2db      	uxtb	r3, r3
 8005aee:	f043 0301 	orr.w	r3, r3, #1
 8005af2:	b2da      	uxtb	r2, r3
 8005af4:	4b04      	ldr	r3, [pc, #16]	; (8005b08 <SD_initialize+0x40>)
 8005af6:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8005af8:	4b03      	ldr	r3, [pc, #12]	; (8005b08 <SD_initialize+0x40>)
 8005afa:	781b      	ldrb	r3, [r3, #0]
 8005afc:	b2db      	uxtb	r3, r3
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3708      	adds	r7, #8
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	2000009c 	.word	0x2000009c

08005b0c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b082      	sub	sp, #8
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	4603      	mov	r3, r0
 8005b14:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8005b16:	79fb      	ldrb	r3, [r7, #7]
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f7ff ff93 	bl	8005a44 <SD_CheckStatus>
 8005b1e:	4603      	mov	r3, r0
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3708      	adds	r7, #8
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}

08005b28 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b086      	sub	sp, #24
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	60b9      	str	r1, [r7, #8]
 8005b30:	607a      	str	r2, [r7, #4]
 8005b32:	603b      	str	r3, [r7, #0]
 8005b34:	4603      	mov	r3, r0
 8005b36:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	75fb      	strb	r3, [r7, #23]


  if (sdReadBlocks(sector, buff, count, SD_TIMEOUT) == true)
 8005b3c:	f242 7310 	movw	r3, #10000	; 0x2710
 8005b40:	683a      	ldr	r2, [r7, #0]
 8005b42:	68b9      	ldr	r1, [r7, #8]
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f7fe f8b5 	bl	8003cb4 <sdReadBlocks>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d001      	beq.n	8005b54 <SD_read+0x2c>
  {
    res = RES_OK;
 8005b50:	2300      	movs	r3, #0
 8005b52:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8005b54:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3718      	adds	r7, #24
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}

08005b5e <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8005b5e:	b580      	push	{r7, lr}
 8005b60:	b086      	sub	sp, #24
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	60b9      	str	r1, [r7, #8]
 8005b66:	607a      	str	r2, [r7, #4]
 8005b68:	603b      	str	r3, [r7, #0]
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	75fb      	strb	r3, [r7, #23]

  if (sdWriteBlocks(sector, (uint8_t *)buff, count, SD_TIMEOUT) == true)
 8005b72:	f242 7310 	movw	r3, #10000	; 0x2710
 8005b76:	683a      	ldr	r2, [r7, #0]
 8005b78:	68b9      	ldr	r1, [r7, #8]
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f7fe f8e4 	bl	8003d48 <sdWriteBlocks>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d001      	beq.n	8005b8a <SD_write+0x2c>
  {
    res = RES_OK;
 8005b86:	2300      	movs	r3, #0
 8005b88:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8005b8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3718      	adds	r7, #24
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}

08005b94 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b08c      	sub	sp, #48	; 0x30
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	603a      	str	r2, [r7, #0]
 8005b9e:	71fb      	strb	r3, [r7, #7]
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  sd_info_t sd_info;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005baa:	4b25      	ldr	r3, [pc, #148]	; (8005c40 <SD_ioctl+0xac>)
 8005bac:	781b      	ldrb	r3, [r3, #0]
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	f003 0301 	and.w	r3, r3, #1
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d001      	beq.n	8005bbc <SD_ioctl+0x28>
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e03c      	b.n	8005c36 <SD_ioctl+0xa2>

  switch (cmd)
 8005bbc:	79bb      	ldrb	r3, [r7, #6]
 8005bbe:	2b03      	cmp	r3, #3
 8005bc0:	d834      	bhi.n	8005c2c <SD_ioctl+0x98>
 8005bc2:	a201      	add	r2, pc, #4	; (adr r2, 8005bc8 <SD_ioctl+0x34>)
 8005bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bc8:	08005bd9 	.word	0x08005bd9
 8005bcc:	08005be1 	.word	0x08005be1
 8005bd0:	08005bf9 	.word	0x08005bf9
 8005bd4:	08005c13 	.word	0x08005c13
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8005bde:	e028      	b.n	8005c32 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    sdGetInfo(&sd_info);
 8005be0:	f107 0308 	add.w	r3, r7, #8
 8005be4:	4618      	mov	r0, r3
 8005be6:	f7fd ffd7 	bl	8003b98 <sdGetInfo>
    *(DWORD*)buff = sd_info.log_block_numbers;
 8005bea:	6a3a      	ldr	r2, [r7, #32]
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8005bf6:	e01c      	b.n	8005c32 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    sdGetInfo(&sd_info);
 8005bf8:	f107 0308 	add.w	r3, r7, #8
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	f7fd ffcb 	bl	8003b98 <sdGetInfo>
    *(WORD*)buff = sd_info.log_block_size;
 8005c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c04:	b29a      	uxth	r2, r3
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8005c10:	e00f      	b.n	8005c32 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    sdGetInfo(&sd_info);
 8005c12:	f107 0308 	add.w	r3, r7, #8
 8005c16:	4618      	mov	r0, r3
 8005c18:	f7fd ffbe 	bl	8003b98 <sdGetInfo>
    *(DWORD*)buff = sd_info.log_block_size / SD_DEFAULT_BLOCK_SIZE;
 8005c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c1e:	0a5a      	lsrs	r2, r3, #9
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8005c24:	2300      	movs	r3, #0
 8005c26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8005c2a:	e002      	b.n	8005c32 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8005c2c:	2304      	movs	r3, #4
 8005c2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8005c32:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3730      	adds	r7, #48	; 0x30
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	2000009c 	.word	0x2000009c

08005c44 <hanFontLoad>:




uint16_t hanFontLoad(char *HanCode, han_font_t *FontPtr )
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
  // 버퍼 초기화
  memset(FontPtr->FontBuffer, 0x00, 32);
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	3306      	adds	r3, #6
 8005c52:	2220      	movs	r2, #32
 8005c54:	2100      	movs	r1, #0
 8005c56:	4618      	mov	r0, r3
 8005c58:	f008 fa92 	bl	800e180 <memset>


  FontPtr->Code_Type = PHAN_NULL_CODE;
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	809a      	strh	r2, [r3, #4]
  // 한글코드인지 감별
  //
  if( !HanCode[0] || HanCode[0] == 0x0A )   // 문자열 마지막
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	781b      	ldrb	r3, [r3, #0]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d003      	beq.n	8005c72 <hanFontLoad+0x2e>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	781b      	ldrb	r3, [r3, #0]
 8005c6e:	2b0a      	cmp	r3, #10
 8005c70:	d107      	bne.n	8005c82 <hanFontLoad+0x3e>
  {
    FontPtr->Code_Type = PHAN_END_CODE;
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	2204      	movs	r2, #4
 8005c76:	809a      	strh	r2, [r3, #4]
    FontPtr->Size_Char = 1;
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	805a      	strh	r2, [r3, #2]
    return PHAN_END_CODE;
 8005c7e:	2304      	movs	r3, #4
 8005c80:	e03b      	b.n	8005cfa <hanFontLoad+0xb6>
  }
  else if( HanCode[0] & 0x80 )              // 한글 코드인경우
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	781b      	ldrb	r3, [r3, #0]
 8005c86:	b25b      	sxtb	r3, r3
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	da2b      	bge.n	8005ce4 <hanFontLoad+0xa0>
  {
    uint32_t utf8_code;

    utf8_code = ((uint8_t)HanCode[0]<<16) | ((uint8_t)HanCode[1]<<8) | ((uint8_t)HanCode[2]<<0);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	781b      	ldrb	r3, [r3, #0]
 8005c90:	041a      	lsls	r2, r3, #16
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	3301      	adds	r3, #1
 8005c96:	781b      	ldrb	r3, [r3, #0]
 8005c98:	021b      	lsls	r3, r3, #8
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	3202      	adds	r2, #2
 8005ca0:	7812      	ldrb	r2, [r2, #0]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	60fb      	str	r3, [r7, #12]

    if (utf8_code >= 0xEAB080 && utf8_code <= 0xED9FB0)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	4a16      	ldr	r2, [pc, #88]	; (8005d04 <hanFontLoad+0xc0>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d30e      	bcc.n	8005ccc <hanFontLoad+0x88>
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	4a15      	ldr	r2, [pc, #84]	; (8005d08 <hanFontLoad+0xc4>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d80a      	bhi.n	8005ccc <hanFontLoad+0x88>
    {
      FontPtr->Code_Type = PHAN_HANGUL_CODE;
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	2201      	movs	r2, #1
 8005cba:	809a      	strh	r2, [r3, #4]
      FontPtr->Size_Char = 3;
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	2203      	movs	r2, #3
 8005cc0:	805a      	strh	r2, [r3, #2]
      hanUniFontLoad(HanCode, FontPtr);
 8005cc2:	6839      	ldr	r1, [r7, #0]
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f000 f91f 	bl	8005f08 <hanUniFontLoad>
 8005cca:	e009      	b.n	8005ce0 <hanFontLoad+0x9c>
    }
    else
    {
      FontPtr->Code_Type = PHAN_HANGUL_CODE;
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	809a      	strh	r2, [r3, #4]
      FontPtr->Size_Char = 2;
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	2202      	movs	r2, #2
 8005cd6:	805a      	strh	r2, [r3, #2]
      hanWanFontLoad(HanCode, FontPtr );
 8005cd8:	6839      	ldr	r1, [r7, #0]
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 f816 	bl	8005d0c <hanWanFontLoad>
    }
    return PHAN_HANGUL_CODE;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e00a      	b.n	8005cfa <hanFontLoad+0xb6>
  }
  else                                      // 영문 코드
  {
    FontPtr->Code_Type = PHAN_ENG_CODE;
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	2202      	movs	r2, #2
 8005ce8:	809a      	strh	r2, [r3, #4]
    FontPtr->Size_Char = 1;
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	2201      	movs	r2, #1
 8005cee:	805a      	strh	r2, [r3, #2]
    hanEngFontLoad(HanCode, FontPtr);
 8005cf0:	6839      	ldr	r1, [r7, #0]
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 fa30 	bl	8006158 <hanEngFontLoad>
    return PHAN_ENG_CODE;
 8005cf8:	2302      	movs	r3, #2
  }


  return FontPtr->Code_Type;

}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3710      	adds	r7, #16
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	00eab080 	.word	0x00eab080
 8005d08:	00ed9fb0 	.word	0x00ed9fb0

08005d0c <hanWanFontLoad>:

void hanWanFontLoad(char *HanCode, han_font_t *FontPtr )   /* 한글 일반 폰트 생성 */
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
  uint16_t i;
  uint16_t wHanCode;
  //static declaration 은 속도를 높이기 위한것임.
  static uint16_t uChosung, uJoongsung, uJongsung, uChoType, uJooType,uJonType;

  wHanCode = (uint16_t)HanCode[0]<<8  | ((uint16_t)HanCode[1] & 0x00FF);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	781b      	ldrb	r3, [r3, #0]
 8005d1a:	021b      	lsls	r3, r3, #8
 8005d1c:	b21a      	sxth	r2, r3
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	3301      	adds	r3, #1
 8005d22:	781b      	ldrb	r3, [r3, #0]
 8005d24:	b21b      	sxth	r3, r3
 8005d26:	4313      	orrs	r3, r2
 8005d28:	b21b      	sxth	r3, r3
 8005d2a:	81bb      	strh	r3, [r7, #12]


  wHanCode = hanCnvCodeWan2Johab(wHanCode);
 8005d2c:	89bb      	ldrh	r3, [r7, #12]
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f000 fa3c 	bl	80061ac <hanCnvCodeWan2Johab>
 8005d34:	4603      	mov	r3, r0
 8005d36:	81bb      	strh	r3, [r7, #12]

  //seperate phoneme code
  uChosung   = (wHanCode>>10)&0x001F;//Chosung code
 8005d38:	89bb      	ldrh	r3, [r7, #12]
 8005d3a:	0a9b      	lsrs	r3, r3, #10
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	f003 031f 	and.w	r3, r3, #31
 8005d42:	b29a      	uxth	r2, r3
 8005d44:	4b63      	ldr	r3, [pc, #396]	; (8005ed4 <hanWanFontLoad+0x1c8>)
 8005d46:	801a      	strh	r2, [r3, #0]
  uJoongsung = (wHanCode>>5) &0x001F;//Joongsung code
 8005d48:	89bb      	ldrh	r3, [r7, #12]
 8005d4a:	095b      	lsrs	r3, r3, #5
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	f003 031f 	and.w	r3, r3, #31
 8005d52:	b29a      	uxth	r2, r3
 8005d54:	4b60      	ldr	r3, [pc, #384]	; (8005ed8 <hanWanFontLoad+0x1cc>)
 8005d56:	801a      	strh	r2, [r3, #0]
  uJongsung  = wHanCode & 0x001F;    //Jongsung code
 8005d58:	89bb      	ldrh	r3, [r7, #12]
 8005d5a:	f003 031f 	and.w	r3, r3, #31
 8005d5e:	b29a      	uxth	r2, r3
 8005d60:	4b5e      	ldr	r3, [pc, #376]	; (8005edc <hanWanFontLoad+0x1d0>)
 8005d62:	801a      	strh	r2, [r3, #0]

  //make font index
  uChosung   = ChoIdxTbl[uChosung];    //Chosung index
 8005d64:	4b5b      	ldr	r3, [pc, #364]	; (8005ed4 <hanWanFontLoad+0x1c8>)
 8005d66:	881b      	ldrh	r3, [r3, #0]
 8005d68:	461a      	mov	r2, r3
 8005d6a:	4b5d      	ldr	r3, [pc, #372]	; (8005ee0 <hanWanFontLoad+0x1d4>)
 8005d6c:	5c9b      	ldrb	r3, [r3, r2]
 8005d6e:	b29a      	uxth	r2, r3
 8005d70:	4b58      	ldr	r3, [pc, #352]	; (8005ed4 <hanWanFontLoad+0x1c8>)
 8005d72:	801a      	strh	r2, [r3, #0]
  uJoongsung = JooIdxTbl[uJoongsung];  //Joongsung index
 8005d74:	4b58      	ldr	r3, [pc, #352]	; (8005ed8 <hanWanFontLoad+0x1cc>)
 8005d76:	881b      	ldrh	r3, [r3, #0]
 8005d78:	461a      	mov	r2, r3
 8005d7a:	4b5a      	ldr	r3, [pc, #360]	; (8005ee4 <hanWanFontLoad+0x1d8>)
 8005d7c:	5c9b      	ldrb	r3, [r3, r2]
 8005d7e:	b29a      	uxth	r2, r3
 8005d80:	4b55      	ldr	r3, [pc, #340]	; (8005ed8 <hanWanFontLoad+0x1cc>)
 8005d82:	801a      	strh	r2, [r3, #0]
  uJongsung  = JonIdxTbl[uJongsung];   //Jongsung index
 8005d84:	4b55      	ldr	r3, [pc, #340]	; (8005edc <hanWanFontLoad+0x1d0>)
 8005d86:	881b      	ldrh	r3, [r3, #0]
 8005d88:	461a      	mov	r2, r3
 8005d8a:	4b57      	ldr	r3, [pc, #348]	; (8005ee8 <hanWanFontLoad+0x1dc>)
 8005d8c:	5c9b      	ldrb	r3, [r3, r2]
 8005d8e:	b29a      	uxth	r2, r3
 8005d90:	4b52      	ldr	r3, [pc, #328]	; (8005edc <hanWanFontLoad+0x1d0>)
 8005d92:	801a      	strh	r2, [r3, #0]

  //decide a character type (몇번째 벌을 사용할지 결정)
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 8005d94:	4b51      	ldr	r3, [pc, #324]	; (8005edc <hanWanFontLoad+0x1d0>)
 8005d96:	881b      	ldrh	r3, [r3, #0]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d006      	beq.n	8005daa <hanWanFontLoad+0x9e>
 8005d9c:	4b4e      	ldr	r3, [pc, #312]	; (8005ed8 <hanWanFontLoad+0x1cc>)
 8005d9e:	881b      	ldrh	r3, [r3, #0]
 8005da0:	461a      	mov	r2, r3
 8005da2:	4b52      	ldr	r3, [pc, #328]	; (8005eec <hanWanFontLoad+0x1e0>)
 8005da4:	5c9b      	ldrb	r3, [r3, r2]
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	e005      	b.n	8005db6 <hanWanFontLoad+0xaa>
 8005daa:	4b4b      	ldr	r3, [pc, #300]	; (8005ed8 <hanWanFontLoad+0x1cc>)
 8005dac:	881b      	ldrh	r3, [r3, #0]
 8005dae:	461a      	mov	r2, r3
 8005db0:	4b4f      	ldr	r3, [pc, #316]	; (8005ef0 <hanWanFontLoad+0x1e4>)
 8005db2:	5c9b      	ldrb	r3, [r3, r2]
 8005db4:	b29b      	uxth	r3, r3
 8005db6:	4a4f      	ldr	r2, [pc, #316]	; (8005ef4 <hanWanFontLoad+0x1e8>)
 8005db8:	8013      	strh	r3, [r2, #0]
    //'ㄱ'(1) 이나 'ㅋ'(16) 인경우는
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8005dba:	4b46      	ldr	r3, [pc, #280]	; (8005ed4 <hanWanFontLoad+0x1c8>)
 8005dbc:	881b      	ldrh	r3, [r3, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d009      	beq.n	8005dd6 <hanWanFontLoad+0xca>
 8005dc2:	4b44      	ldr	r3, [pc, #272]	; (8005ed4 <hanWanFontLoad+0x1c8>)
 8005dc4:	881b      	ldrh	r3, [r3, #0]
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d005      	beq.n	8005dd6 <hanWanFontLoad+0xca>
 8005dca:	4b42      	ldr	r3, [pc, #264]	; (8005ed4 <hanWanFontLoad+0x1c8>)
 8005dcc:	881b      	ldrh	r3, [r3, #0]
 8005dce:	2b10      	cmp	r3, #16
 8005dd0:	d001      	beq.n	8005dd6 <hanWanFontLoad+0xca>
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e000      	b.n	8005dd8 <hanWanFontLoad+0xcc>
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	4a40      	ldr	r2, [pc, #256]	; (8005edc <hanWanFontLoad+0x1d0>)
 8005ddc:	8812      	ldrh	r2, [r2, #0]
 8005dde:	2a00      	cmp	r2, #0
 8005de0:	d001      	beq.n	8005de6 <hanWanFontLoad+0xda>
 8005de2:	2202      	movs	r2, #2
 8005de4:	e000      	b.n	8005de8 <hanWanFontLoad+0xdc>
 8005de6:	2200      	movs	r2, #0
 8005de8:	4413      	add	r3, r2
 8005dea:	b29a      	uxth	r2, r3
 8005dec:	4b42      	ldr	r3, [pc, #264]	; (8005ef8 <hanWanFontLoad+0x1ec>)
 8005dee:	801a      	strh	r2, [r3, #0]
  uJonType = JonType[uJoongsung];
 8005df0:	4b39      	ldr	r3, [pc, #228]	; (8005ed8 <hanWanFontLoad+0x1cc>)
 8005df2:	881b      	ldrh	r3, [r3, #0]
 8005df4:	461a      	mov	r2, r3
 8005df6:	4b41      	ldr	r3, [pc, #260]	; (8005efc <hanWanFontLoad+0x1f0>)
 8005df8:	5c9b      	ldrb	r3, [r3, r2]
 8005dfa:	b29a      	uxth	r2, r3
 8005dfc:	4b40      	ldr	r3, [pc, #256]	; (8005f00 <hanWanFontLoad+0x1f4>)
 8005dfe:	801a      	strh	r2, [r3, #0]

  for(i = 0; i<32; i++)
 8005e00:	2300      	movs	r3, #0
 8005e02:	81fb      	strh	r3, [r7, #14]
 8005e04:	e035      	b.n	8005e72 <hanWanFontLoad+0x166>
  {
    FontPtr->FontBuffer[i]  = K_font[uChoType*20+uChosung][i];
 8005e06:	4b3b      	ldr	r3, [pc, #236]	; (8005ef4 <hanWanFontLoad+0x1e8>)
 8005e08:	881b      	ldrh	r3, [r3, #0]
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	4613      	mov	r3, r2
 8005e0e:	009b      	lsls	r3, r3, #2
 8005e10:	4413      	add	r3, r2
 8005e12:	009b      	lsls	r3, r3, #2
 8005e14:	461a      	mov	r2, r3
 8005e16:	4b2f      	ldr	r3, [pc, #188]	; (8005ed4 <hanWanFontLoad+0x1c8>)
 8005e18:	881b      	ldrh	r3, [r3, #0]
 8005e1a:	441a      	add	r2, r3
 8005e1c:	89fb      	ldrh	r3, [r7, #14]
 8005e1e:	4939      	ldr	r1, [pc, #228]	; (8005f04 <hanWanFontLoad+0x1f8>)
 8005e20:	0152      	lsls	r2, r2, #5
 8005e22:	4413      	add	r3, r2
 8005e24:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8005e28:	89fb      	ldrh	r3, [r7, #14]
 8005e2a:	b2d1      	uxtb	r1, r2
 8005e2c:	683a      	ldr	r2, [r7, #0]
 8005e2e:	4413      	add	r3, r2
 8005e30:	460a      	mov	r2, r1
 8005e32:	719a      	strb	r2, [r3, #6]
    FontPtr->FontBuffer[i] |= K_font[160 + uJooType*22+uJoongsung][i];
 8005e34:	89fb      	ldrh	r3, [r7, #14]
 8005e36:	683a      	ldr	r2, [r7, #0]
 8005e38:	4413      	add	r3, r2
 8005e3a:	7999      	ldrb	r1, [r3, #6]
 8005e3c:	4b2e      	ldr	r3, [pc, #184]	; (8005ef8 <hanWanFontLoad+0x1ec>)
 8005e3e:	881b      	ldrh	r3, [r3, #0]
 8005e40:	461a      	mov	r2, r3
 8005e42:	2316      	movs	r3, #22
 8005e44:	fb02 f303 	mul.w	r3, r2, r3
 8005e48:	33a0      	adds	r3, #160	; 0xa0
 8005e4a:	4a23      	ldr	r2, [pc, #140]	; (8005ed8 <hanWanFontLoad+0x1cc>)
 8005e4c:	8812      	ldrh	r2, [r2, #0]
 8005e4e:	441a      	add	r2, r3
 8005e50:	89fb      	ldrh	r3, [r7, #14]
 8005e52:	482c      	ldr	r0, [pc, #176]	; (8005f04 <hanWanFontLoad+0x1f8>)
 8005e54:	0152      	lsls	r2, r2, #5
 8005e56:	4413      	add	r3, r2
 8005e58:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8005e5c:	b2da      	uxtb	r2, r3
 8005e5e:	89fb      	ldrh	r3, [r7, #14]
 8005e60:	430a      	orrs	r2, r1
 8005e62:	b2d1      	uxtb	r1, r2
 8005e64:	683a      	ldr	r2, [r7, #0]
 8005e66:	4413      	add	r3, r2
 8005e68:	460a      	mov	r2, r1
 8005e6a:	719a      	strb	r2, [r3, #6]
  for(i = 0; i<32; i++)
 8005e6c:	89fb      	ldrh	r3, [r7, #14]
 8005e6e:	3301      	adds	r3, #1
 8005e70:	81fb      	strh	r3, [r7, #14]
 8005e72:	89fb      	ldrh	r3, [r7, #14]
 8005e74:	2b1f      	cmp	r3, #31
 8005e76:	d9c6      	bls.n	8005e06 <hanWanFontLoad+0xfa>
  }

  //combine Jongsung
  if(uJongsung)
 8005e78:	4b18      	ldr	r3, [pc, #96]	; (8005edc <hanWanFontLoad+0x1d0>)
 8005e7a:	881b      	ldrh	r3, [r3, #0]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d025      	beq.n	8005ecc <hanWanFontLoad+0x1c0>
  {
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
 8005e80:	2300      	movs	r3, #0
 8005e82:	81fb      	strh	r3, [r7, #14]
 8005e84:	e01f      	b.n	8005ec6 <hanWanFontLoad+0x1ba>
 8005e86:	89fb      	ldrh	r3, [r7, #14]
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	4413      	add	r3, r2
 8005e8c:	7999      	ldrb	r1, [r3, #6]
 8005e8e:	4b1c      	ldr	r3, [pc, #112]	; (8005f00 <hanWanFontLoad+0x1f4>)
 8005e90:	881b      	ldrh	r3, [r3, #0]
 8005e92:	461a      	mov	r2, r3
 8005e94:	4613      	mov	r3, r2
 8005e96:	00db      	lsls	r3, r3, #3
 8005e98:	1a9b      	subs	r3, r3, r2
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	33f8      	adds	r3, #248	; 0xf8
 8005e9e:	4a0f      	ldr	r2, [pc, #60]	; (8005edc <hanWanFontLoad+0x1d0>)
 8005ea0:	8812      	ldrh	r2, [r2, #0]
 8005ea2:	441a      	add	r2, r3
 8005ea4:	89fb      	ldrh	r3, [r7, #14]
 8005ea6:	4817      	ldr	r0, [pc, #92]	; (8005f04 <hanWanFontLoad+0x1f8>)
 8005ea8:	0152      	lsls	r2, r2, #5
 8005eaa:	4413      	add	r3, r2
 8005eac:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8005eb0:	b2da      	uxtb	r2, r3
 8005eb2:	89fb      	ldrh	r3, [r7, #14]
 8005eb4:	430a      	orrs	r2, r1
 8005eb6:	b2d1      	uxtb	r1, r2
 8005eb8:	683a      	ldr	r2, [r7, #0]
 8005eba:	4413      	add	r3, r2
 8005ebc:	460a      	mov	r2, r1
 8005ebe:	719a      	strb	r2, [r3, #6]
 8005ec0:	89fb      	ldrh	r3, [r7, #14]
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	81fb      	strh	r3, [r7, #14]
 8005ec6:	89fb      	ldrh	r3, [r7, #14]
 8005ec8:	2b1f      	cmp	r3, #31
 8005eca:	d9dc      	bls.n	8005e86 <hanWanFontLoad+0x17a>
  }
}
 8005ecc:	bf00      	nop
 8005ece:	3710      	adds	r7, #16
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	2000ce5a 	.word	0x2000ce5a
 8005ed8:	2000ce5c 	.word	0x2000ce5c
 8005edc:	2000ce5e 	.word	0x2000ce5e
 8005ee0:	0801407c 	.word	0x0801407c
 8005ee4:	0801409c 	.word	0x0801409c
 8005ee8:	080140bc 	.word	0x080140bc
 8005eec:	08014154 	.word	0x08014154
 8005ef0:	0801413c 	.word	0x0801413c
 8005ef4:	2000ce60 	.word	0x2000ce60
 8005ef8:	2000ce62 	.word	0x2000ce62
 8005efc:	0801416c 	.word	0x0801416c
 8005f00:	2000ce64 	.word	0x2000ce64
 8005f04:	08016680 	.word	0x08016680

08005f08 <hanUniFontLoad>:

void hanUniFontLoad(char *HanCode, han_font_t *FontPtr)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b085      	sub	sp, #20
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	6039      	str	r1, [r7, #0]
  static uint16_t uChosung, uJoongsung, uJongsung, uChoType, uJooType,uJonType;




  utf16 = (uint8_t)(HanCode[0] & 0x0f) << 12 | (uint8_t)(HanCode[1] & 0x3f) << 6 | (uint8_t)(HanCode[2] & 0x3f);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	031b      	lsls	r3, r3, #12
 8005f18:	b21a      	sxth	r2, r3
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	781b      	ldrb	r3, [r3, #0]
 8005f20:	019b      	lsls	r3, r3, #6
 8005f22:	b21b      	sxth	r3, r3
 8005f24:	f403 637c 	and.w	r3, r3, #4032	; 0xfc0
 8005f28:	b21b      	sxth	r3, r3
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	b21a      	sxth	r2, r3
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	3302      	adds	r3, #2
 8005f32:	781b      	ldrb	r3, [r3, #0]
 8005f34:	b21b      	sxth	r3, r3
 8005f36:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f3a:	b21b      	sxth	r3, r3
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	b21b      	sxth	r3, r3
 8005f40:	81bb      	strh	r3, [r7, #12]


  //seperate phoneme code
  utf16 -= 0xac00;
 8005f42:	89bb      	ldrh	r3, [r7, #12]
 8005f44:	f503 43a8 	add.w	r3, r3, #21504	; 0x5400
 8005f48:	81bb      	strh	r3, [r7, #12]
  uJongsung  = utf16 % 28;
 8005f4a:	89ba      	ldrh	r2, [r7, #12]
 8005f4c:	0893      	lsrs	r3, r2, #2
 8005f4e:	4973      	ldr	r1, [pc, #460]	; (800611c <hanUniFontLoad+0x214>)
 8005f50:	fba1 3103 	umull	r3, r1, r1, r3
 8005f54:	460b      	mov	r3, r1
 8005f56:	00db      	lsls	r3, r3, #3
 8005f58:	1a5b      	subs	r3, r3, r1
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	1ad3      	subs	r3, r2, r3
 8005f5e:	b29a      	uxth	r2, r3
 8005f60:	4b6f      	ldr	r3, [pc, #444]	; (8006120 <hanUniFontLoad+0x218>)
 8005f62:	801a      	strh	r2, [r3, #0]
  utf16 /= 28;
 8005f64:	89bb      	ldrh	r3, [r7, #12]
 8005f66:	089b      	lsrs	r3, r3, #2
 8005f68:	4a6c      	ldr	r2, [pc, #432]	; (800611c <hanUniFontLoad+0x214>)
 8005f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f6e:	81bb      	strh	r3, [r7, #12]
  uJoongsung = utf16 % 21;
 8005f70:	89b9      	ldrh	r1, [r7, #12]
 8005f72:	4b6c      	ldr	r3, [pc, #432]	; (8006124 <hanUniFontLoad+0x21c>)
 8005f74:	fba3 2301 	umull	r2, r3, r3, r1
 8005f78:	1aca      	subs	r2, r1, r3
 8005f7a:	0852      	lsrs	r2, r2, #1
 8005f7c:	4413      	add	r3, r2
 8005f7e:	091a      	lsrs	r2, r3, #4
 8005f80:	4613      	mov	r3, r2
 8005f82:	005b      	lsls	r3, r3, #1
 8005f84:	4413      	add	r3, r2
 8005f86:	00da      	lsls	r2, r3, #3
 8005f88:	1ad2      	subs	r2, r2, r3
 8005f8a:	1a8b      	subs	r3, r1, r2
 8005f8c:	b29a      	uxth	r2, r3
 8005f8e:	4b66      	ldr	r3, [pc, #408]	; (8006128 <hanUniFontLoad+0x220>)
 8005f90:	801a      	strh	r2, [r3, #0]
  uChosung   = utf16 / 21;
 8005f92:	89ba      	ldrh	r2, [r7, #12]
 8005f94:	4b63      	ldr	r3, [pc, #396]	; (8006124 <hanUniFontLoad+0x21c>)
 8005f96:	fba3 1302 	umull	r1, r3, r3, r2
 8005f9a:	1ad2      	subs	r2, r2, r3
 8005f9c:	0852      	lsrs	r2, r2, #1
 8005f9e:	4413      	add	r3, r2
 8005fa0:	091b      	lsrs	r3, r3, #4
 8005fa2:	b29a      	uxth	r2, r3
 8005fa4:	4b61      	ldr	r3, [pc, #388]	; (800612c <hanUniFontLoad+0x224>)
 8005fa6:	801a      	strh	r2, [r3, #0]


  //make font index
  uChosung   = UniChoIdxTbl[uChosung];    //Chosung index
 8005fa8:	4b60      	ldr	r3, [pc, #384]	; (800612c <hanUniFontLoad+0x224>)
 8005faa:	881b      	ldrh	r3, [r3, #0]
 8005fac:	461a      	mov	r2, r3
 8005fae:	4b60      	ldr	r3, [pc, #384]	; (8006130 <hanUniFontLoad+0x228>)
 8005fb0:	5c9b      	ldrb	r3, [r3, r2]
 8005fb2:	b29a      	uxth	r2, r3
 8005fb4:	4b5d      	ldr	r3, [pc, #372]	; (800612c <hanUniFontLoad+0x224>)
 8005fb6:	801a      	strh	r2, [r3, #0]
  uJoongsung = UniJooIdxTbl[uJoongsung];  //Joongsung index
 8005fb8:	4b5b      	ldr	r3, [pc, #364]	; (8006128 <hanUniFontLoad+0x220>)
 8005fba:	881b      	ldrh	r3, [r3, #0]
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	4b5d      	ldr	r3, [pc, #372]	; (8006134 <hanUniFontLoad+0x22c>)
 8005fc0:	5c9b      	ldrb	r3, [r3, r2]
 8005fc2:	b29a      	uxth	r2, r3
 8005fc4:	4b58      	ldr	r3, [pc, #352]	; (8006128 <hanUniFontLoad+0x220>)
 8005fc6:	801a      	strh	r2, [r3, #0]
  uJongsung  = UniJonIdxTbl[uJongsung];   //Jongsung index
 8005fc8:	4b55      	ldr	r3, [pc, #340]	; (8006120 <hanUniFontLoad+0x218>)
 8005fca:	881b      	ldrh	r3, [r3, #0]
 8005fcc:	461a      	mov	r2, r3
 8005fce:	4b5a      	ldr	r3, [pc, #360]	; (8006138 <hanUniFontLoad+0x230>)
 8005fd0:	5c9b      	ldrb	r3, [r3, r2]
 8005fd2:	b29a      	uxth	r2, r3
 8005fd4:	4b52      	ldr	r3, [pc, #328]	; (8006120 <hanUniFontLoad+0x218>)
 8005fd6:	801a      	strh	r2, [r3, #0]


  //decide a character type (몇번째 벌을 사용할지 결정)
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 8005fd8:	4b51      	ldr	r3, [pc, #324]	; (8006120 <hanUniFontLoad+0x218>)
 8005fda:	881b      	ldrh	r3, [r3, #0]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d006      	beq.n	8005fee <hanUniFontLoad+0xe6>
 8005fe0:	4b51      	ldr	r3, [pc, #324]	; (8006128 <hanUniFontLoad+0x220>)
 8005fe2:	881b      	ldrh	r3, [r3, #0]
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	4b55      	ldr	r3, [pc, #340]	; (800613c <hanUniFontLoad+0x234>)
 8005fe8:	5c9b      	ldrb	r3, [r3, r2]
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	e005      	b.n	8005ffa <hanUniFontLoad+0xf2>
 8005fee:	4b4e      	ldr	r3, [pc, #312]	; (8006128 <hanUniFontLoad+0x220>)
 8005ff0:	881b      	ldrh	r3, [r3, #0]
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	4b52      	ldr	r3, [pc, #328]	; (8006140 <hanUniFontLoad+0x238>)
 8005ff6:	5c9b      	ldrb	r3, [r3, r2]
 8005ff8:	b29b      	uxth	r3, r3
 8005ffa:	4a52      	ldr	r2, [pc, #328]	; (8006144 <hanUniFontLoad+0x23c>)
 8005ffc:	8013      	strh	r3, [r2, #0]
    //'ㄱ'(1) 이나 'ㅋ'(16) 인경우는
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8005ffe:	4b4b      	ldr	r3, [pc, #300]	; (800612c <hanUniFontLoad+0x224>)
 8006000:	881b      	ldrh	r3, [r3, #0]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d009      	beq.n	800601a <hanUniFontLoad+0x112>
 8006006:	4b49      	ldr	r3, [pc, #292]	; (800612c <hanUniFontLoad+0x224>)
 8006008:	881b      	ldrh	r3, [r3, #0]
 800600a:	2b01      	cmp	r3, #1
 800600c:	d005      	beq.n	800601a <hanUniFontLoad+0x112>
 800600e:	4b47      	ldr	r3, [pc, #284]	; (800612c <hanUniFontLoad+0x224>)
 8006010:	881b      	ldrh	r3, [r3, #0]
 8006012:	2b10      	cmp	r3, #16
 8006014:	d001      	beq.n	800601a <hanUniFontLoad+0x112>
 8006016:	2301      	movs	r3, #1
 8006018:	e000      	b.n	800601c <hanUniFontLoad+0x114>
 800601a:	2300      	movs	r3, #0
 800601c:	b29b      	uxth	r3, r3
 800601e:	4a40      	ldr	r2, [pc, #256]	; (8006120 <hanUniFontLoad+0x218>)
 8006020:	8812      	ldrh	r2, [r2, #0]
 8006022:	2a00      	cmp	r2, #0
 8006024:	d001      	beq.n	800602a <hanUniFontLoad+0x122>
 8006026:	2202      	movs	r2, #2
 8006028:	e000      	b.n	800602c <hanUniFontLoad+0x124>
 800602a:	2200      	movs	r2, #0
 800602c:	4413      	add	r3, r2
 800602e:	b29a      	uxth	r2, r3
 8006030:	4b45      	ldr	r3, [pc, #276]	; (8006148 <hanUniFontLoad+0x240>)
 8006032:	801a      	strh	r2, [r3, #0]
  uJonType = JonType[uJoongsung];
 8006034:	4b3c      	ldr	r3, [pc, #240]	; (8006128 <hanUniFontLoad+0x220>)
 8006036:	881b      	ldrh	r3, [r3, #0]
 8006038:	461a      	mov	r2, r3
 800603a:	4b44      	ldr	r3, [pc, #272]	; (800614c <hanUniFontLoad+0x244>)
 800603c:	5c9b      	ldrb	r3, [r3, r2]
 800603e:	b29a      	uxth	r2, r3
 8006040:	4b43      	ldr	r3, [pc, #268]	; (8006150 <hanUniFontLoad+0x248>)
 8006042:	801a      	strh	r2, [r3, #0]

  for(i = 0; i<32; i++)
 8006044:	2300      	movs	r3, #0
 8006046:	81fb      	strh	r3, [r7, #14]
 8006048:	e035      	b.n	80060b6 <hanUniFontLoad+0x1ae>
  {
    FontPtr->FontBuffer[i]  = (uint8_t)K_font[uChoType*20+uChosung][i];
 800604a:	4b3e      	ldr	r3, [pc, #248]	; (8006144 <hanUniFontLoad+0x23c>)
 800604c:	881b      	ldrh	r3, [r3, #0]
 800604e:	461a      	mov	r2, r3
 8006050:	4613      	mov	r3, r2
 8006052:	009b      	lsls	r3, r3, #2
 8006054:	4413      	add	r3, r2
 8006056:	009b      	lsls	r3, r3, #2
 8006058:	461a      	mov	r2, r3
 800605a:	4b34      	ldr	r3, [pc, #208]	; (800612c <hanUniFontLoad+0x224>)
 800605c:	881b      	ldrh	r3, [r3, #0]
 800605e:	441a      	add	r2, r3
 8006060:	89fb      	ldrh	r3, [r7, #14]
 8006062:	493c      	ldr	r1, [pc, #240]	; (8006154 <hanUniFontLoad+0x24c>)
 8006064:	0152      	lsls	r2, r2, #5
 8006066:	4413      	add	r3, r2
 8006068:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800606c:	89fb      	ldrh	r3, [r7, #14]
 800606e:	b2d1      	uxtb	r1, r2
 8006070:	683a      	ldr	r2, [r7, #0]
 8006072:	4413      	add	r3, r2
 8006074:	460a      	mov	r2, r1
 8006076:	719a      	strb	r2, [r3, #6]
    FontPtr->FontBuffer[i] |= (uint8_t)K_font[160 + uJooType*22+uJoongsung][i];
 8006078:	89fb      	ldrh	r3, [r7, #14]
 800607a:	683a      	ldr	r2, [r7, #0]
 800607c:	4413      	add	r3, r2
 800607e:	7999      	ldrb	r1, [r3, #6]
 8006080:	4b31      	ldr	r3, [pc, #196]	; (8006148 <hanUniFontLoad+0x240>)
 8006082:	881b      	ldrh	r3, [r3, #0]
 8006084:	461a      	mov	r2, r3
 8006086:	2316      	movs	r3, #22
 8006088:	fb02 f303 	mul.w	r3, r2, r3
 800608c:	33a0      	adds	r3, #160	; 0xa0
 800608e:	4a26      	ldr	r2, [pc, #152]	; (8006128 <hanUniFontLoad+0x220>)
 8006090:	8812      	ldrh	r2, [r2, #0]
 8006092:	441a      	add	r2, r3
 8006094:	89fb      	ldrh	r3, [r7, #14]
 8006096:	482f      	ldr	r0, [pc, #188]	; (8006154 <hanUniFontLoad+0x24c>)
 8006098:	0152      	lsls	r2, r2, #5
 800609a:	4413      	add	r3, r2
 800609c:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80060a0:	b2da      	uxtb	r2, r3
 80060a2:	89fb      	ldrh	r3, [r7, #14]
 80060a4:	430a      	orrs	r2, r1
 80060a6:	b2d1      	uxtb	r1, r2
 80060a8:	683a      	ldr	r2, [r7, #0]
 80060aa:	4413      	add	r3, r2
 80060ac:	460a      	mov	r2, r1
 80060ae:	719a      	strb	r2, [r3, #6]
  for(i = 0; i<32; i++)
 80060b0:	89fb      	ldrh	r3, [r7, #14]
 80060b2:	3301      	adds	r3, #1
 80060b4:	81fb      	strh	r3, [r7, #14]
 80060b6:	89fb      	ldrh	r3, [r7, #14]
 80060b8:	2b1f      	cmp	r3, #31
 80060ba:	d9c6      	bls.n	800604a <hanUniFontLoad+0x142>
  }

  //combine Jongsung
  if(uJongsung)
 80060bc:	4b18      	ldr	r3, [pc, #96]	; (8006120 <hanUniFontLoad+0x218>)
 80060be:	881b      	ldrh	r3, [r3, #0]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d025      	beq.n	8006110 <hanUniFontLoad+0x208>
  {
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
 80060c4:	2300      	movs	r3, #0
 80060c6:	81fb      	strh	r3, [r7, #14]
 80060c8:	e01f      	b.n	800610a <hanUniFontLoad+0x202>
 80060ca:	89fb      	ldrh	r3, [r7, #14]
 80060cc:	683a      	ldr	r2, [r7, #0]
 80060ce:	4413      	add	r3, r2
 80060d0:	7999      	ldrb	r1, [r3, #6]
 80060d2:	4b1f      	ldr	r3, [pc, #124]	; (8006150 <hanUniFontLoad+0x248>)
 80060d4:	881b      	ldrh	r3, [r3, #0]
 80060d6:	461a      	mov	r2, r3
 80060d8:	4613      	mov	r3, r2
 80060da:	00db      	lsls	r3, r3, #3
 80060dc:	1a9b      	subs	r3, r3, r2
 80060de:	009b      	lsls	r3, r3, #2
 80060e0:	33f8      	adds	r3, #248	; 0xf8
 80060e2:	4a0f      	ldr	r2, [pc, #60]	; (8006120 <hanUniFontLoad+0x218>)
 80060e4:	8812      	ldrh	r2, [r2, #0]
 80060e6:	441a      	add	r2, r3
 80060e8:	89fb      	ldrh	r3, [r7, #14]
 80060ea:	481a      	ldr	r0, [pc, #104]	; (8006154 <hanUniFontLoad+0x24c>)
 80060ec:	0152      	lsls	r2, r2, #5
 80060ee:	4413      	add	r3, r2
 80060f0:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80060f4:	b2da      	uxtb	r2, r3
 80060f6:	89fb      	ldrh	r3, [r7, #14]
 80060f8:	430a      	orrs	r2, r1
 80060fa:	b2d1      	uxtb	r1, r2
 80060fc:	683a      	ldr	r2, [r7, #0]
 80060fe:	4413      	add	r3, r2
 8006100:	460a      	mov	r2, r1
 8006102:	719a      	strb	r2, [r3, #6]
 8006104:	89fb      	ldrh	r3, [r7, #14]
 8006106:	3301      	adds	r3, #1
 8006108:	81fb      	strh	r3, [r7, #14]
 800610a:	89fb      	ldrh	r3, [r7, #14]
 800610c:	2b1f      	cmp	r3, #31
 800610e:	d9dc      	bls.n	80060ca <hanUniFontLoad+0x1c2>
  }
}
 8006110:	bf00      	nop
 8006112:	3714      	adds	r7, #20
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr
 800611c:	24924925 	.word	0x24924925
 8006120:	2000ce66 	.word	0x2000ce66
 8006124:	86186187 	.word	0x86186187
 8006128:	2000ce68 	.word	0x2000ce68
 800612c:	2000ce6a 	.word	0x2000ce6a
 8006130:	080140dc 	.word	0x080140dc
 8006134:	080140fc 	.word	0x080140fc
 8006138:	0801411c 	.word	0x0801411c
 800613c:	08014154 	.word	0x08014154
 8006140:	0801413c 	.word	0x0801413c
 8006144:	2000ce6c 	.word	0x2000ce6c
 8006148:	2000ce6e 	.word	0x2000ce6e
 800614c:	0801416c 	.word	0x0801416c
 8006150:	2000ce70 	.word	0x2000ce70
 8006154:	08016680 	.word	0x08016680

08006158 <hanEngFontLoad>:

void hanEngFontLoad(char *HanCode, han_font_t *FontPtr)
{
 8006158:	b480      	push	{r7}
 800615a:	b085      	sub	sp, #20
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
 8006160:	6039      	str	r1, [r7, #0]
  uint16_t i;
  char EngCode;

  EngCode = *HanCode;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	781b      	ldrb	r3, [r3, #0]
 8006166:	737b      	strb	r3, [r7, #13]

  EngCode -= 0x20;  // FONT는 스페이스 부터 시작한다.
 8006168:	7b7b      	ldrb	r3, [r7, #13]
 800616a:	3b20      	subs	r3, #32
 800616c:	737b      	strb	r3, [r7, #13]

  for ( i = 0 ; i < 16 ; i++ )
 800616e:	2300      	movs	r3, #0
 8006170:	81fb      	strh	r3, [r7, #14]
 8006172:	e00f      	b.n	8006194 <hanEngFontLoad+0x3c>
  {
     FontPtr->FontBuffer[ i ] = (char)wEngFon[(int)EngCode][i];
 8006174:	7b7a      	ldrb	r2, [r7, #13]
 8006176:	89fb      	ldrh	r3, [r7, #14]
 8006178:	490b      	ldr	r1, [pc, #44]	; (80061a8 <hanEngFontLoad+0x50>)
 800617a:	0112      	lsls	r2, r2, #4
 800617c:	4413      	add	r3, r2
 800617e:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8006182:	89fb      	ldrh	r3, [r7, #14]
 8006184:	b2d1      	uxtb	r1, r2
 8006186:	683a      	ldr	r2, [r7, #0]
 8006188:	4413      	add	r3, r2
 800618a:	460a      	mov	r2, r1
 800618c:	719a      	strb	r2, [r3, #6]
  for ( i = 0 ; i < 16 ; i++ )
 800618e:	89fb      	ldrh	r3, [r7, #14]
 8006190:	3301      	adds	r3, #1
 8006192:	81fb      	strh	r3, [r7, #14]
 8006194:	89fb      	ldrh	r3, [r7, #14]
 8006196:	2b0f      	cmp	r3, #15
 8006198:	d9ec      	bls.n	8006174 <hanEngFontLoad+0x1c>
  }
}
 800619a:	bf00      	nop
 800619c:	bf00      	nop
 800619e:	3714      	adds	r7, #20
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr
 80061a8:	0801287c 	.word	0x0801287c

080061ac <hanCnvCodeWan2Johab>:

uint16_t hanCnvCodeWan2Johab(uint16_t WanCode)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b085      	sub	sp, #20
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	4603      	mov	r3, r0
 80061b4:	80fb      	strh	r3, [r7, #6]
  int index;
  uint16_t hcode, lcode;

  hcode = (WanCode >> 8) & 0xFF;
 80061b6:	88fb      	ldrh	r3, [r7, #6]
 80061b8:	0a1b      	lsrs	r3, r3, #8
 80061ba:	81fb      	strh	r3, [r7, #14]
  lcode = WanCode & 0x0ff;
 80061bc:	88fb      	ldrh	r3, [r7, #6]
 80061be:	b2db      	uxtb	r3, r3
 80061c0:	81bb      	strh	r3, [r7, #12]

  index = (hcode - 0x0B0) * 94 + (lcode - 0x0A1);
 80061c2:	89fb      	ldrh	r3, [r7, #14]
 80061c4:	3bb0      	subs	r3, #176	; 0xb0
 80061c6:	225e      	movs	r2, #94	; 0x5e
 80061c8:	fb03 f202 	mul.w	r2, r3, r2
 80061cc:	89bb      	ldrh	r3, [r7, #12]
 80061ce:	3ba1      	subs	r3, #161	; 0xa1
 80061d0:	4413      	add	r3, r2
 80061d2:	60bb      	str	r3, [r7, #8]

  return wWanToJohabTable[index];
 80061d4:	4a05      	ldr	r2, [pc, #20]	; (80061ec <hanCnvCodeWan2Johab+0x40>)
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061dc:	b29b      	uxth	r3, r3
}
 80061de:	4618      	mov	r0, r3
 80061e0:	3714      	adds	r7, #20
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr
 80061ea:	bf00      	nop
 80061ec:	080141c0 	.word	0x080141c0

080061f0 <TransferDoneISR>:
static void st7735SetRotation(uint8_t m);
static bool st7735Reset(void);


static void TransferDoneISR(void)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	af00      	add	r7, sp, #0
  if (is_write_frame == true)
 80061f4:	4b0a      	ldr	r3, [pc, #40]	; (8006220 <TransferDoneISR+0x30>)
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d00d      	beq.n	800621a <TransferDoneISR+0x2a>
  {
    is_write_frame = false;
 80061fe:	4b08      	ldr	r3, [pc, #32]	; (8006220 <TransferDoneISR+0x30>)
 8006200:	2200      	movs	r2, #0
 8006202:	701a      	strb	r2, [r3, #0]
    gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 8006204:	2101      	movs	r1, #1
 8006206:	2002      	movs	r0, #2
 8006208:	f7fc f842 	bl	8002290 <gpioPinWrite>

    if (frameCallBack != NULL)
 800620c:	4b05      	ldr	r3, [pc, #20]	; (8006224 <TransferDoneISR+0x34>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d002      	beq.n	800621a <TransferDoneISR+0x2a>
    {
      frameCallBack();
 8006214:	4b03      	ldr	r3, [pc, #12]	; (8006224 <TransferDoneISR+0x34>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4798      	blx	r3
    }
  }
}
 800621a:	bf00      	nop
 800621c:	bd80      	pop	{r7, pc}
 800621e:	bf00      	nop
 8006220:	2000ce78 	.word	0x2000ce78
 8006224:	2000ce74 	.word	0x2000ce74

08006228 <st7735Init>:


bool st7735Init(void)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b082      	sub	sp, #8
 800622c:	af00      	add	r7, sp, #0
  bool ret;

  ret = st7735Reset();
 800622e:	f000 f835 	bl	800629c <st7735Reset>
 8006232:	4603      	mov	r3, r0
 8006234:	71fb      	strb	r3, [r7, #7]

  return ret;
 8006236:	79fb      	ldrb	r3, [r7, #7]
}
 8006238:	4618      	mov	r0, r3
 800623a:	3708      	adds	r7, #8
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}

08006240 <st7735InitDriver>:

bool st7735InitDriver(lcd_driver_t *p_driver)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  p_driver->init = st7735Init;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a0d      	ldr	r2, [pc, #52]	; (8006280 <st7735InitDriver+0x40>)
 800624c:	601a      	str	r2, [r3, #0]
  p_driver->reset = st7735Reset;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a0c      	ldr	r2, [pc, #48]	; (8006284 <st7735InitDriver+0x44>)
 8006252:	605a      	str	r2, [r3, #4]
  p_driver->setWindow = st7735SetWindow;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	4a0c      	ldr	r2, [pc, #48]	; (8006288 <st7735InitDriver+0x48>)
 8006258:	609a      	str	r2, [r3, #8]
  p_driver->getWidth = st7735GetWidth;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4a0b      	ldr	r2, [pc, #44]	; (800628c <st7735InitDriver+0x4c>)
 800625e:	60da      	str	r2, [r3, #12]
  p_driver->getHeight = st7735GetHeight;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4a0b      	ldr	r2, [pc, #44]	; (8006290 <st7735InitDriver+0x50>)
 8006264:	611a      	str	r2, [r3, #16]
  p_driver->setCallBack = st7735SetCallBack;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4a0a      	ldr	r2, [pc, #40]	; (8006294 <st7735InitDriver+0x54>)
 800626a:	615a      	str	r2, [r3, #20]
  p_driver->sendBuffer = st7735SendBuffer;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	4a0a      	ldr	r2, [pc, #40]	; (8006298 <st7735InitDriver+0x58>)
 8006270:	619a      	str	r2, [r3, #24]
  return true;
 8006272:	2301      	movs	r3, #1
}
 8006274:	4618      	mov	r0, r3
 8006276:	370c      	adds	r7, #12
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr
 8006280:	08006229 	.word	0x08006229
 8006284:	0800629d 	.word	0x0800629d
 8006288:	08006561 	.word	0x08006561
 800628c:	08006315 	.word	0x08006315
 8006290:	08006325 	.word	0x08006325
 8006294:	080067b9 	.word	0x080067b9
 8006298:	0800676d 	.word	0x0800676d

0800629c <st7735Reset>:

bool st7735Reset(void)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b082      	sub	sp, #8
 80062a0:	af02      	add	r7, sp, #8
  spiBegin(spi_ch);
 80062a2:	4b1a      	ldr	r3, [pc, #104]	; (800630c <st7735Reset+0x70>)
 80062a4:	781b      	ldrb	r3, [r3, #0]
 80062a6:	4618      	mov	r0, r3
 80062a8:	f7fe f912 	bl	80044d0 <spiBegin>
  spiSetDataMode(spi_ch, SPI_MODE0);
 80062ac:	4b17      	ldr	r3, [pc, #92]	; (800630c <st7735Reset+0x70>)
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	2100      	movs	r1, #0
 80062b2:	4618      	mov	r0, r3
 80062b4:	f7fe f968 	bl	8004588 <spiSetDataMode>

  spiAttachTxInterrupt(spi_ch, TransferDoneISR);
 80062b8:	4b14      	ldr	r3, [pc, #80]	; (800630c <st7735Reset+0x70>)
 80062ba:	781b      	ldrb	r3, [r3, #0]
 80062bc:	4914      	ldr	r1, [pc, #80]	; (8006310 <st7735Reset+0x74>)
 80062be:	4618      	mov	r0, r3
 80062c0:	f7fe fa98 	bl	80047f4 <spiAttachTxInterrupt>

  gpioPinWrite(_PIN_DEF_BKT, _DEF_LOW);
 80062c4:	2100      	movs	r1, #0
 80062c6:	2001      	movs	r0, #1
 80062c8:	f7fb ffe2 	bl	8002290 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_DC,  _DEF_HIGH);
 80062cc:	2101      	movs	r1, #1
 80062ce:	2003      	movs	r0, #3
 80062d0:	f7fb ffde 	bl	8002290 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS,  _DEF_HIGH);
 80062d4:	2101      	movs	r1, #1
 80062d6:	2002      	movs	r0, #2
 80062d8:	f7fb ffda 	bl	8002290 <gpioPinWrite>
  delay(10);
 80062dc:	200a      	movs	r0, #10
 80062de:	f7fa fffb 	bl	80012d8 <delay>

  st7735InitRegs();
 80062e2:	f000 f863 	bl	80063ac <st7735InitRegs>


  st7735SetRotation(1);
 80062e6:	2001      	movs	r0, #1
 80062e8:	f000 f910 	bl	800650c <st7735SetRotation>
  st7735FillRect(0, 0, HW_LCD_WIDTH, HW_LCD_HEIGHT, black);
 80062ec:	2300      	movs	r3, #0
 80062ee:	9300      	str	r3, [sp, #0]
 80062f0:	2380      	movs	r3, #128	; 0x80
 80062f2:	22a0      	movs	r2, #160	; 0xa0
 80062f4:	2100      	movs	r1, #0
 80062f6:	2000      	movs	r0, #0
 80062f8:	f000 f97e 	bl	80065f8 <st7735FillRect>
  gpioPinWrite(_PIN_DEF_BKT, _DEF_LOW);
 80062fc:	2100      	movs	r1, #0
 80062fe:	2001      	movs	r0, #1
 8006300:	f7fb ffc6 	bl	8002290 <gpioPinWrite>
  return true;
 8006304:	2301      	movs	r3, #1
}
 8006306:	4618      	mov	r0, r3
 8006308:	46bd      	mov	sp, r7
 800630a:	bd80      	pop	{r7, pc}
 800630c:	2000ce72 	.word	0x2000ce72
 8006310:	080061f1 	.word	0x080061f1

08006314 <st7735GetWidth>:

uint16_t st7735GetWidth(void)
{
 8006314:	b480      	push	{r7}
 8006316:	af00      	add	r7, sp, #0
  return HW_LCD_WIDTH;
 8006318:	23a0      	movs	r3, #160	; 0xa0
}
 800631a:	4618      	mov	r0, r3
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr

08006324 <st7735GetHeight>:

uint16_t st7735GetHeight(void)
{
 8006324:	b480      	push	{r7}
 8006326:	af00      	add	r7, sp, #0
  return HW_LCD_HEIGHT;
 8006328:	2380      	movs	r3, #128	; 0x80
}
 800632a:	4618      	mov	r0, r3
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <writecommand>:

void writecommand(uint8_t c)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b082      	sub	sp, #8
 8006338:	af00      	add	r7, sp, #0
 800633a:	4603      	mov	r3, r0
 800633c:	71fb      	strb	r3, [r7, #7]
  gpioPinWrite(_PIN_DEF_DC, _DEF_LOW);
 800633e:	2100      	movs	r1, #0
 8006340:	2003      	movs	r0, #3
 8006342:	f7fb ffa5 	bl	8002290 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 8006346:	2100      	movs	r1, #0
 8006348:	2002      	movs	r0, #2
 800634a:	f7fb ffa1 	bl	8002290 <gpioPinWrite>

  spiTransfer8(spi_ch, c);
 800634e:	4b07      	ldr	r3, [pc, #28]	; (800636c <writecommand+0x38>)
 8006350:	781b      	ldrb	r3, [r3, #0]
 8006352:	79fa      	ldrb	r2, [r7, #7]
 8006354:	4611      	mov	r1, r2
 8006356:	4618      	mov	r0, r3
 8006358:	f7fe f9aa 	bl	80046b0 <spiTransfer8>

  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 800635c:	2101      	movs	r1, #1
 800635e:	2002      	movs	r0, #2
 8006360:	f7fb ff96 	bl	8002290 <gpioPinWrite>
}
 8006364:	bf00      	nop
 8006366:	3708      	adds	r7, #8
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	2000ce72 	.word	0x2000ce72

08006370 <writedata>:

void writedata(uint8_t d)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b082      	sub	sp, #8
 8006374:	af00      	add	r7, sp, #0
 8006376:	4603      	mov	r3, r0
 8006378:	71fb      	strb	r3, [r7, #7]
  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 800637a:	2101      	movs	r1, #1
 800637c:	2003      	movs	r0, #3
 800637e:	f7fb ff87 	bl	8002290 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 8006382:	2100      	movs	r1, #0
 8006384:	2002      	movs	r0, #2
 8006386:	f7fb ff83 	bl	8002290 <gpioPinWrite>

  spiTransfer8(spi_ch, d);
 800638a:	4b07      	ldr	r3, [pc, #28]	; (80063a8 <writedata+0x38>)
 800638c:	781b      	ldrb	r3, [r3, #0]
 800638e:	79fa      	ldrb	r2, [r7, #7]
 8006390:	4611      	mov	r1, r2
 8006392:	4618      	mov	r0, r3
 8006394:	f7fe f98c 	bl	80046b0 <spiTransfer8>

  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 8006398:	2101      	movs	r1, #1
 800639a:	2002      	movs	r0, #2
 800639c:	f7fb ff78 	bl	8002290 <gpioPinWrite>
}
 80063a0:	bf00      	nop
 80063a2:	3708      	adds	r7, #8
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}
 80063a8:	2000ce72 	.word	0x2000ce72

080063ac <st7735InitRegs>:

void st7735InitRegs(void)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	af00      	add	r7, sp, #0
  writecommand(ST7735_SWRESET); //  1: Software reset, 0 args, w/delay
 80063b0:	2001      	movs	r0, #1
 80063b2:	f7ff ffbf 	bl	8006334 <writecommand>
  delay(10);
 80063b6:	200a      	movs	r0, #10
 80063b8:	f7fa ff8e 	bl	80012d8 <delay>

  writecommand(ST7735_SLPOUT);  //  2: Out of sleep mode, 0 args, w/delay
 80063bc:	2011      	movs	r0, #17
 80063be:	f7ff ffb9 	bl	8006334 <writecommand>
  delay(10);
 80063c2:	200a      	movs	r0, #10
 80063c4:	f7fa ff88 	bl	80012d8 <delay>

  writecommand(ST7735_FRMCTR1); //  3: Frame rate ctrl - normal mode, 3 args:
 80063c8:	20b1      	movs	r0, #177	; 0xb1
 80063ca:	f7ff ffb3 	bl	8006334 <writecommand>
  writedata(0x01);              //     Rate = fosc/(1x2+40) * (LINE+2C+2D)
 80063ce:	2001      	movs	r0, #1
 80063d0:	f7ff ffce 	bl	8006370 <writedata>
  writedata(0x2C);
 80063d4:	202c      	movs	r0, #44	; 0x2c
 80063d6:	f7ff ffcb 	bl	8006370 <writedata>
  writedata(0x2D);
 80063da:	202d      	movs	r0, #45	; 0x2d
 80063dc:	f7ff ffc8 	bl	8006370 <writedata>

  writecommand(ST7735_FRMCTR2); //  4: Frame rate control - idle mode, 3 args:
 80063e0:	20b2      	movs	r0, #178	; 0xb2
 80063e2:	f7ff ffa7 	bl	8006334 <writecommand>
  writedata(0x01);              //     Rate = fosc/(1x2+40) * (LINE+2C+2D)
 80063e6:	2001      	movs	r0, #1
 80063e8:	f7ff ffc2 	bl	8006370 <writedata>
  writedata(0x2C);
 80063ec:	202c      	movs	r0, #44	; 0x2c
 80063ee:	f7ff ffbf 	bl	8006370 <writedata>
  writedata(0x2D);
 80063f2:	202d      	movs	r0, #45	; 0x2d
 80063f4:	f7ff ffbc 	bl	8006370 <writedata>

  writecommand(ST7735_FRMCTR3); //  5: Frame rate ctrl - partial mode, 6 args:
 80063f8:	20b3      	movs	r0, #179	; 0xb3
 80063fa:	f7ff ff9b 	bl	8006334 <writecommand>
  writedata(0x01);              //     Dot inversion mode
 80063fe:	2001      	movs	r0, #1
 8006400:	f7ff ffb6 	bl	8006370 <writedata>
  writedata(0x2C);
 8006404:	202c      	movs	r0, #44	; 0x2c
 8006406:	f7ff ffb3 	bl	8006370 <writedata>
  writedata(0x2D);
 800640a:	202d      	movs	r0, #45	; 0x2d
 800640c:	f7ff ffb0 	bl	8006370 <writedata>
  writedata(0x01);              //     Line inversion mode
 8006410:	2001      	movs	r0, #1
 8006412:	f7ff ffad 	bl	8006370 <writedata>
  writedata(0x2C);
 8006416:	202c      	movs	r0, #44	; 0x2c
 8006418:	f7ff ffaa 	bl	8006370 <writedata>
  writedata(0x2D);
 800641c:	202d      	movs	r0, #45	; 0x2d
 800641e:	f7ff ffa7 	bl	8006370 <writedata>

  writecommand(ST7735_INVCTR);  //  6: Display inversion ctrl, 1 arg, no delay:
 8006422:	20b4      	movs	r0, #180	; 0xb4
 8006424:	f7ff ff86 	bl	8006334 <writecommand>
  writedata(0x07);              //     No inversion
 8006428:	2007      	movs	r0, #7
 800642a:	f7ff ffa1 	bl	8006370 <writedata>

  writecommand(ST7735_PWCTR1);  //  7: Power control, 3 args, no delay:
 800642e:	20c0      	movs	r0, #192	; 0xc0
 8006430:	f7ff ff80 	bl	8006334 <writecommand>
  writedata(0xA2);
 8006434:	20a2      	movs	r0, #162	; 0xa2
 8006436:	f7ff ff9b 	bl	8006370 <writedata>
  writedata(0x02);              //     -4.6V
 800643a:	2002      	movs	r0, #2
 800643c:	f7ff ff98 	bl	8006370 <writedata>
  writedata(0x84);              //     AUTO mode
 8006440:	2084      	movs	r0, #132	; 0x84
 8006442:	f7ff ff95 	bl	8006370 <writedata>

  writecommand(ST7735_PWCTR2);  //  8: Power control, 1 arg, no delay:
 8006446:	20c1      	movs	r0, #193	; 0xc1
 8006448:	f7ff ff74 	bl	8006334 <writecommand>
  writedata(0xC5);              //     VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD
 800644c:	20c5      	movs	r0, #197	; 0xc5
 800644e:	f7ff ff8f 	bl	8006370 <writedata>

  writecommand(ST7735_PWCTR3);  //  9: Power control, 2 args, no delay:
 8006452:	20c2      	movs	r0, #194	; 0xc2
 8006454:	f7ff ff6e 	bl	8006334 <writecommand>
  writedata(0x0A);              //     Opamp current small
 8006458:	200a      	movs	r0, #10
 800645a:	f7ff ff89 	bl	8006370 <writedata>
  writedata(0x00);              //     Boost frequency
 800645e:	2000      	movs	r0, #0
 8006460:	f7ff ff86 	bl	8006370 <writedata>

  writecommand(ST7735_PWCTR4);  // 10: Power control, 2 args, no delay:
 8006464:	20c3      	movs	r0, #195	; 0xc3
 8006466:	f7ff ff65 	bl	8006334 <writecommand>
  writedata(0x8A);              //     BCLK/2, Opamp current small & Medium low
 800646a:	208a      	movs	r0, #138	; 0x8a
 800646c:	f7ff ff80 	bl	8006370 <writedata>
  writedata(0x2A);
 8006470:	202a      	movs	r0, #42	; 0x2a
 8006472:	f7ff ff7d 	bl	8006370 <writedata>

  writecommand(ST7735_PWCTR5);  // 11: Power control, 2 args, no delay:
 8006476:	20c4      	movs	r0, #196	; 0xc4
 8006478:	f7ff ff5c 	bl	8006334 <writecommand>
  writedata(0x8A);
 800647c:	208a      	movs	r0, #138	; 0x8a
 800647e:	f7ff ff77 	bl	8006370 <writedata>
  writedata(0xEE);
 8006482:	20ee      	movs	r0, #238	; 0xee
 8006484:	f7ff ff74 	bl	8006370 <writedata>

  writecommand(ST7735_VMCTR1);  // 12: Power control, 1 arg, no delay:
 8006488:	20c5      	movs	r0, #197	; 0xc5
 800648a:	f7ff ff53 	bl	8006334 <writecommand>
  writedata(0x0E);
 800648e:	200e      	movs	r0, #14
 8006490:	f7ff ff6e 	bl	8006370 <writedata>

#if HW_ST7735_MODEL == 0
  writecommand(ST7735_INVON);   // 13: Don't invert display, no args, no delay
#else
  writecommand(ST7735_INVOFF);  // 13: Don't invert display, no args, no delay
 8006494:	2020      	movs	r0, #32
 8006496:	f7ff ff4d 	bl	8006334 <writecommand>
#endif

  writecommand(ST7735_MADCTL);  // 14: Memory access control (directions), 1 arg:
 800649a:	2036      	movs	r0, #54	; 0x36
 800649c:	f7ff ff4a 	bl	8006334 <writecommand>
  writedata(0xC8);              //     row addr/col addr, bottom to top refresh
 80064a0:	20c8      	movs	r0, #200	; 0xc8
 80064a2:	f7ff ff65 	bl	8006370 <writedata>

  writecommand(ST7735_COLMOD);  // 15: set color mode, 1 arg, no delay:
 80064a6:	203a      	movs	r0, #58	; 0x3a
 80064a8:	f7ff ff44 	bl	8006334 <writecommand>
  writedata(0x05);              //     16-bit color
 80064ac:	2005      	movs	r0, #5
 80064ae:	f7ff ff5f 	bl	8006370 <writedata>


  writecommand(ST7735_CASET);   //  1: Column addr set, 4 args, no delay:
 80064b2:	202a      	movs	r0, #42	; 0x2a
 80064b4:	f7ff ff3e 	bl	8006334 <writecommand>
  writedata(0x00);
 80064b8:	2000      	movs	r0, #0
 80064ba:	f7ff ff59 	bl	8006370 <writedata>
  writedata(0x00);              //     XSTART = 0
 80064be:	2000      	movs	r0, #0
 80064c0:	f7ff ff56 	bl	8006370 <writedata>
  writedata(0x00);
 80064c4:	2000      	movs	r0, #0
 80064c6:	f7ff ff53 	bl	8006370 <writedata>
  writedata(HW_LCD_WIDTH-1);    //     XEND = 159
 80064ca:	209f      	movs	r0, #159	; 0x9f
 80064cc:	f7ff ff50 	bl	8006370 <writedata>

  writecommand(ST7735_RASET);   //  2: Row addr set, 4 args, no delay:
 80064d0:	202b      	movs	r0, #43	; 0x2b
 80064d2:	f7ff ff2f 	bl	8006334 <writecommand>
  writedata(0x00);
 80064d6:	2000      	movs	r0, #0
 80064d8:	f7ff ff4a 	bl	8006370 <writedata>
  writedata(0x00);              //     XSTART = 0
 80064dc:	2000      	movs	r0, #0
 80064de:	f7ff ff47 	bl	8006370 <writedata>
  writedata(0x00);
 80064e2:	2000      	movs	r0, #0
 80064e4:	f7ff ff44 	bl	8006370 <writedata>
  writedata(HW_LCD_HEIGHT-1);   //     XEND = 79
 80064e8:	207f      	movs	r0, #127	; 0x7f
 80064ea:	f7ff ff41 	bl	8006370 <writedata>


  writecommand(ST7735_NORON);   //  3: Normal display on, no args, w/delay
 80064ee:	2013      	movs	r0, #19
 80064f0:	f7ff ff20 	bl	8006334 <writecommand>
  delay(10);
 80064f4:	200a      	movs	r0, #10
 80064f6:	f7fa feef 	bl	80012d8 <delay>
  writecommand(ST7735_DISPON);  //  4: Main screen turn on, no args w/delay
 80064fa:	2029      	movs	r0, #41	; 0x29
 80064fc:	f7ff ff1a 	bl	8006334 <writecommand>
  delay(10);
 8006500:	200a      	movs	r0, #10
 8006502:	f7fa fee9 	bl	80012d8 <delay>
}
 8006506:	bf00      	nop
 8006508:	bd80      	pop	{r7, pc}
	...

0800650c <st7735SetRotation>:

void st7735SetRotation(uint8_t mode)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b082      	sub	sp, #8
 8006510:	af00      	add	r7, sp, #0
 8006512:	4603      	mov	r3, r0
 8006514:	71fb      	strb	r3, [r7, #7]
  writecommand(ST7735_MADCTL);
 8006516:	2036      	movs	r0, #54	; 0x36
 8006518:	f7ff ff0c 	bl	8006334 <writecommand>

  switch (mode)
 800651c:	79fb      	ldrb	r3, [r7, #7]
 800651e:	2b03      	cmp	r3, #3
 8006520:	d81a      	bhi.n	8006558 <st7735SetRotation+0x4c>
 8006522:	a201      	add	r2, pc, #4	; (adr r2, 8006528 <st7735SetRotation+0x1c>)
 8006524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006528:	08006539 	.word	0x08006539
 800652c:	08006541 	.word	0x08006541
 8006530:	08006549 	.word	0x08006549
 8006534:	08006551 	.word	0x08006551
  {
   case 0:
     writedata(MADCTL_MX | MADCTL_MY | MADCTL_RGB);
 8006538:	20c0      	movs	r0, #192	; 0xc0
 800653a:	f7ff ff19 	bl	8006370 <writedata>
     break;
 800653e:	e00b      	b.n	8006558 <st7735SetRotation+0x4c>

   case 1:
     writedata(MADCTL_MY | MADCTL_MV | MADCTL_RGB);
 8006540:	20a0      	movs	r0, #160	; 0xa0
 8006542:	f7ff ff15 	bl	8006370 <writedata>
     break;
 8006546:	e007      	b.n	8006558 <st7735SetRotation+0x4c>

  case 2:
    writedata(MADCTL_RGB);
 8006548:	2000      	movs	r0, #0
 800654a:	f7ff ff11 	bl	8006370 <writedata>
    break;
 800654e:	e003      	b.n	8006558 <st7735SetRotation+0x4c>

   case 3:
     writedata(MADCTL_MX | MADCTL_MV | MADCTL_RGB);
 8006550:	2060      	movs	r0, #96	; 0x60
 8006552:	f7ff ff0d 	bl	8006370 <writedata>
     break;
 8006556:	bf00      	nop
  }
}
 8006558:	bf00      	nop
 800655a:	3708      	adds	r7, #8
 800655c:	46bd      	mov	sp, r7
 800655e:	bd80      	pop	{r7, pc}

08006560 <st7735SetWindow>:

void st7735SetWindow(int32_t x0, int32_t y0, int32_t x1, int32_t y1)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b084      	sub	sp, #16
 8006564:	af00      	add	r7, sp, #0
 8006566:	60f8      	str	r0, [r7, #12]
 8006568:	60b9      	str	r1, [r7, #8]
 800656a:	607a      	str	r2, [r7, #4]
 800656c:	603b      	str	r3, [r7, #0]
  spiSetBitWidth(spi_ch, 8);
 800656e:	4b21      	ldr	r3, [pc, #132]	; (80065f4 <st7735SetWindow+0x94>)
 8006570:	781b      	ldrb	r3, [r3, #0]
 8006572:	2108      	movs	r1, #8
 8006574:	4618      	mov	r0, r3
 8006576:	f7fe f86b 	bl	8004650 <spiSetBitWidth>

  writecommand(ST7735_CASET); // Column addr set
 800657a:	202a      	movs	r0, #42	; 0x2a
 800657c:	f7ff feda 	bl	8006334 <writecommand>
  writedata(0x00);
 8006580:	2000      	movs	r0, #0
 8006582:	f7ff fef5 	bl	8006370 <writedata>
  writedata(x0+colstart);     // XSTART
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	b2da      	uxtb	r2, r3
 800658a:	2300      	movs	r3, #0
 800658c:	b2db      	uxtb	r3, r3
 800658e:	4413      	add	r3, r2
 8006590:	b2db      	uxtb	r3, r3
 8006592:	4618      	mov	r0, r3
 8006594:	f7ff feec 	bl	8006370 <writedata>
  writedata(0x00);
 8006598:	2000      	movs	r0, #0
 800659a:	f7ff fee9 	bl	8006370 <writedata>
  writedata(x1+colstart);     // XEND
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	b2da      	uxtb	r2, r3
 80065a2:	2300      	movs	r3, #0
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	4413      	add	r3, r2
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	4618      	mov	r0, r3
 80065ac:	f7ff fee0 	bl	8006370 <writedata>

  writecommand(ST7735_RASET); // Row addr set
 80065b0:	202b      	movs	r0, #43	; 0x2b
 80065b2:	f7ff febf 	bl	8006334 <writecommand>
  writedata(0x00);
 80065b6:	2000      	movs	r0, #0
 80065b8:	f7ff feda 	bl	8006370 <writedata>
  writedata(y0+rowstart);     // YSTART
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	b2da      	uxtb	r2, r3
 80065c0:	2300      	movs	r3, #0
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	4413      	add	r3, r2
 80065c6:	b2db      	uxtb	r3, r3
 80065c8:	4618      	mov	r0, r3
 80065ca:	f7ff fed1 	bl	8006370 <writedata>
  writedata(0x00);
 80065ce:	2000      	movs	r0, #0
 80065d0:	f7ff fece 	bl	8006370 <writedata>
  writedata(y1+rowstart);     // YEND
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	b2da      	uxtb	r2, r3
 80065d8:	2300      	movs	r3, #0
 80065da:	b2db      	uxtb	r3, r3
 80065dc:	4413      	add	r3, r2
 80065de:	b2db      	uxtb	r3, r3
 80065e0:	4618      	mov	r0, r3
 80065e2:	f7ff fec5 	bl	8006370 <writedata>

  writecommand(ST7735_RAMWR); // write to RAM
 80065e6:	202c      	movs	r0, #44	; 0x2c
 80065e8:	f7ff fea4 	bl	8006334 <writecommand>
}
 80065ec:	bf00      	nop
 80065ee:	3710      	adds	r7, #16
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	2000ce72 	.word	0x2000ce72

080065f8 <st7735FillRect>:

void st7735FillRect(int32_t x, int32_t y, int32_t w, int32_t h, uint32_t color)
{
 80065f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80065fc:	b089      	sub	sp, #36	; 0x24
 80065fe:	af00      	add	r7, sp, #0
 8006600:	60f8      	str	r0, [r7, #12]
 8006602:	60b9      	str	r1, [r7, #8]
 8006604:	607a      	str	r2, [r7, #4]
 8006606:	603b      	str	r3, [r7, #0]
 8006608:	466b      	mov	r3, sp
 800660a:	461e      	mov	r6, r3
  uint16_t line_buf[w];
 800660c:	6879      	ldr	r1, [r7, #4]
 800660e:	1e4b      	subs	r3, r1, #1
 8006610:	617b      	str	r3, [r7, #20]
 8006612:	460a      	mov	r2, r1
 8006614:	2300      	movs	r3, #0
 8006616:	4690      	mov	r8, r2
 8006618:	4699      	mov	r9, r3
 800661a:	f04f 0200 	mov.w	r2, #0
 800661e:	f04f 0300 	mov.w	r3, #0
 8006622:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8006626:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 800662a:	ea4f 1208 	mov.w	r2, r8, lsl #4
 800662e:	460a      	mov	r2, r1
 8006630:	2300      	movs	r3, #0
 8006632:	4614      	mov	r4, r2
 8006634:	461d      	mov	r5, r3
 8006636:	f04f 0200 	mov.w	r2, #0
 800663a:	f04f 0300 	mov.w	r3, #0
 800663e:	012b      	lsls	r3, r5, #4
 8006640:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8006644:	0122      	lsls	r2, r4, #4
 8006646:	460b      	mov	r3, r1
 8006648:	005b      	lsls	r3, r3, #1
 800664a:	3307      	adds	r3, #7
 800664c:	08db      	lsrs	r3, r3, #3
 800664e:	00db      	lsls	r3, r3, #3
 8006650:	ebad 0d03 	sub.w	sp, sp, r3
 8006654:	466b      	mov	r3, sp
 8006656:	3301      	adds	r3, #1
 8006658:	085b      	lsrs	r3, r3, #1
 800665a:	005b      	lsls	r3, r3, #1
 800665c:	613b      	str	r3, [r7, #16]

  // Clipping
  if ((x >= _width) || (y >= _height)) return;
 800665e:	22a0      	movs	r2, #160	; 0xa0
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	4293      	cmp	r3, r2
 8006664:	da78      	bge.n	8006758 <st7735FillRect+0x160>
 8006666:	2280      	movs	r2, #128	; 0x80
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	4293      	cmp	r3, r2
 800666c:	da74      	bge.n	8006758 <st7735FillRect+0x160>

  if (x < 0) { w += x; x = 0; }
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2b00      	cmp	r3, #0
 8006672:	da05      	bge.n	8006680 <st7735FillRect+0x88>
 8006674:	687a      	ldr	r2, [r7, #4]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	4413      	add	r3, r2
 800667a:	607b      	str	r3, [r7, #4]
 800667c:	2300      	movs	r3, #0
 800667e:	60fb      	str	r3, [r7, #12]
  if (y < 0) { h += y; y = 0; }
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	2b00      	cmp	r3, #0
 8006684:	da05      	bge.n	8006692 <st7735FillRect+0x9a>
 8006686:	683a      	ldr	r2, [r7, #0]
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	4413      	add	r3, r2
 800668c:	603b      	str	r3, [r7, #0]
 800668e:	2300      	movs	r3, #0
 8006690:	60bb      	str	r3, [r7, #8]

  if ((x + w) > _width)  w = _width  - x;
 8006692:	68fa      	ldr	r2, [r7, #12]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	4413      	add	r3, r2
 8006698:	22a0      	movs	r2, #160	; 0xa0
 800669a:	4293      	cmp	r3, r2
 800669c:	dd03      	ble.n	80066a6 <st7735FillRect+0xae>
 800669e:	22a0      	movs	r2, #160	; 0xa0
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	1ad3      	subs	r3, r2, r3
 80066a4:	607b      	str	r3, [r7, #4]
  if ((y + h) > _height) h = _height - y;
 80066a6:	68ba      	ldr	r2, [r7, #8]
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	4413      	add	r3, r2
 80066ac:	2280      	movs	r2, #128	; 0x80
 80066ae:	4293      	cmp	r3, r2
 80066b0:	dd03      	ble.n	80066ba <st7735FillRect+0xc2>
 80066b2:	2280      	movs	r2, #128	; 0x80
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	603b      	str	r3, [r7, #0]

  if ((w < 1) || (h < 1)) return;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	dd4d      	ble.n	800675c <st7735FillRect+0x164>
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	dd4a      	ble.n	800675c <st7735FillRect+0x164>


  st7735SetWindow(x, y, x + w - 1, y + h - 1);
 80066c6:	68fa      	ldr	r2, [r7, #12]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	4413      	add	r3, r2
 80066cc:	1e59      	subs	r1, r3, #1
 80066ce:	68ba      	ldr	r2, [r7, #8]
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	4413      	add	r3, r2
 80066d4:	3b01      	subs	r3, #1
 80066d6:	460a      	mov	r2, r1
 80066d8:	68b9      	ldr	r1, [r7, #8]
 80066da:	68f8      	ldr	r0, [r7, #12]
 80066dc:	f7ff ff40 	bl	8006560 <st7735SetWindow>
  spiSetBitWidth(spi_ch, 16);
 80066e0:	4b21      	ldr	r3, [pc, #132]	; (8006768 <st7735FillRect+0x170>)
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	2110      	movs	r1, #16
 80066e6:	4618      	mov	r0, r3
 80066e8:	f7fd ffb2 	bl	8004650 <spiSetBitWidth>

  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 80066ec:	2101      	movs	r1, #1
 80066ee:	2003      	movs	r0, #3
 80066f0:	f7fb fdce 	bl	8002290 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 80066f4:	2100      	movs	r1, #0
 80066f6:	2002      	movs	r0, #2
 80066f8:	f7fb fdca 	bl	8002290 <gpioPinWrite>

  for (int i=0; i<w; i++)
 80066fc:	2300      	movs	r3, #0
 80066fe:	61fb      	str	r3, [r7, #28]
 8006700:	e008      	b.n	8006714 <st7735FillRect+0x11c>
  {
    line_buf[i] = color;
 8006702:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006704:	b299      	uxth	r1, r3
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	69fa      	ldr	r2, [r7, #28]
 800670a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  for (int i=0; i<w; i++)
 800670e:	69fb      	ldr	r3, [r7, #28]
 8006710:	3301      	adds	r3, #1
 8006712:	61fb      	str	r3, [r7, #28]
 8006714:	69fa      	ldr	r2, [r7, #28]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	429a      	cmp	r2, r3
 800671a:	dbf2      	blt.n	8006702 <st7735FillRect+0x10a>
  }
  for (int i=0; i<h; i++)
 800671c:	2300      	movs	r3, #0
 800671e:	61bb      	str	r3, [r7, #24]
 8006720:	e00e      	b.n	8006740 <st7735FillRect+0x148>
  {
    if (spiDmaTxTransfer(_DEF_SPI1, (void *)line_buf, w, 10) != true)
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	230a      	movs	r3, #10
 8006726:	6939      	ldr	r1, [r7, #16]
 8006728:	2000      	movs	r0, #0
 800672a:	f7fe f813 	bl	8004754 <spiDmaTxTransfer>
 800672e:	4603      	mov	r3, r0
 8006730:	f083 0301 	eor.w	r3, r3, #1
 8006734:	b2db      	uxtb	r3, r3
 8006736:	2b00      	cmp	r3, #0
 8006738:	d107      	bne.n	800674a <st7735FillRect+0x152>
  for (int i=0; i<h; i++)
 800673a:	69bb      	ldr	r3, [r7, #24]
 800673c:	3301      	adds	r3, #1
 800673e:	61bb      	str	r3, [r7, #24]
 8006740:	69ba      	ldr	r2, [r7, #24]
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	429a      	cmp	r2, r3
 8006746:	dbec      	blt.n	8006722 <st7735FillRect+0x12a>
 8006748:	e000      	b.n	800674c <st7735FillRect+0x154>
    {
      break;
 800674a:	bf00      	nop
    }
  }
  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 800674c:	2101      	movs	r1, #1
 800674e:	2002      	movs	r0, #2
 8006750:	f7fb fd9e 	bl	8002290 <gpioPinWrite>
 8006754:	46b5      	mov	sp, r6
 8006756:	e003      	b.n	8006760 <st7735FillRect+0x168>
  if ((x >= _width) || (y >= _height)) return;
 8006758:	bf00      	nop
 800675a:	e000      	b.n	800675e <st7735FillRect+0x166>
  if ((w < 1) || (h < 1)) return;
 800675c:	bf00      	nop
 800675e:	46b5      	mov	sp, r6
}
 8006760:	3724      	adds	r7, #36	; 0x24
 8006762:	46bd      	mov	sp, r7
 8006764:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006768:	2000ce72 	.word	0x2000ce72

0800676c <st7735SendBuffer>:

bool st7735SendBuffer(uint8_t *p_data, uint32_t length, uint32_t timeout_ms)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	60f8      	str	r0, [r7, #12]
 8006774:	60b9      	str	r1, [r7, #8]
 8006776:	607a      	str	r2, [r7, #4]
  is_write_frame = true;
 8006778:	4b0d      	ldr	r3, [pc, #52]	; (80067b0 <st7735SendBuffer+0x44>)
 800677a:	2201      	movs	r2, #1
 800677c:	701a      	strb	r2, [r3, #0]

  spiSetBitWidth(spi_ch, 16);
 800677e:	4b0d      	ldr	r3, [pc, #52]	; (80067b4 <st7735SendBuffer+0x48>)
 8006780:	781b      	ldrb	r3, [r3, #0]
 8006782:	2110      	movs	r1, #16
 8006784:	4618      	mov	r0, r3
 8006786:	f7fd ff63 	bl	8004650 <spiSetBitWidth>

  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 800678a:	2101      	movs	r1, #1
 800678c:	2003      	movs	r0, #3
 800678e:	f7fb fd7f 	bl	8002290 <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 8006792:	2100      	movs	r1, #0
 8006794:	2002      	movs	r0, #2
 8006796:	f7fb fd7b 	bl	8002290 <gpioPinWrite>

  spiDmaTxTransfer(_DEF_SPI1, (void *)p_data, length, 0);
 800679a:	2300      	movs	r3, #0
 800679c:	68ba      	ldr	r2, [r7, #8]
 800679e:	68f9      	ldr	r1, [r7, #12]
 80067a0:	2000      	movs	r0, #0
 80067a2:	f7fd ffd7 	bl	8004754 <spiDmaTxTransfer>
  return true;
 80067a6:	2301      	movs	r3, #1
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	3710      	adds	r7, #16
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}
 80067b0:	2000ce78 	.word	0x2000ce78
 80067b4:	2000ce72 	.word	0x2000ce72

080067b8 <st7735SetCallBack>:

bool st7735SetCallBack(void (*p_func)(void))
{
 80067b8:	b480      	push	{r7}
 80067ba:	b083      	sub	sp, #12
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  frameCallBack = p_func;
 80067c0:	4a04      	ldr	r2, [pc, #16]	; (80067d4 <st7735SetCallBack+0x1c>)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6013      	str	r3, [r2, #0]

  return true;
 80067c6:	2301      	movs	r3, #1
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	370c      	adds	r7, #12
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr
 80067d4:	2000ce74 	.word	0x2000ce74

080067d8 <hwInit>:




void hwInit(void)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	af00      	add	r7, sp, #0
  bspInit();
 80067dc:	f7fa fd52 	bl	8001284 <bspInit>

  //cliInit();
  ledInit();
 80067e0:	f7fc fc64 	bl	80030ac <ledInit>
  uartInit();
 80067e4:	f7fe fde6 	bl	80053b4 <uartInit>
  spiInit();
 80067e8:	f7fd fe20 	bl	800442c <spiInit>
  DWT_Delay_Init();
 80067ec:	f7fb f844 	bl	8001878 <DWT_Delay_Init>
  buttonInit();
 80067f0:	f7fb f872 	bl	80018d8 <buttonInit>
  gpioInit();
 80067f4:	f7fb fc8a 	bl	800210c <gpioInit>
  Ds18b20_Init();
 80067f8:	f7fb f942 	bl	8001a80 <Ds18b20_Init>
  sonarInit();
 80067fc:	f7fd fc42 	bl	8004084 <sonarInit>

  //LCD_INIT();
  lcdInit();
 8006800:	f7fb fdf8 	bl	80023f4 <lcdInit>
  tdsInit();
 8006804:	f7fe f90c 	bl	8004a20 <tdsInit>

  if (sdInit() == true)
 8006808:	f7fd f960 	bl	8003acc <sdInit>
 800680c:	4603      	mov	r3, r0
 800680e:	2b00      	cmp	r3, #0
 8006810:	d001      	beq.n	8006816 <hwInit+0x3e>
  {
    fatfsInit();
 8006812:	f7fb fc57 	bl	80020c4 <fatfsInit>
  }

  menuInit();
 8006816:	f7fc fcc3 	bl	80031a0 <menuInit>
}
 800681a:	bf00      	nop
 800681c:	bd80      	pop	{r7, pc}
	...

08006820 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b084      	sub	sp, #16
 8006824:	af00      	add	r7, sp, #0
 8006826:	4603      	mov	r3, r0
 8006828:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800682a:	79fb      	ldrb	r3, [r7, #7]
 800682c:	4a08      	ldr	r2, [pc, #32]	; (8006850 <disk_status+0x30>)
 800682e:	009b      	lsls	r3, r3, #2
 8006830:	4413      	add	r3, r2
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	79fa      	ldrb	r2, [r7, #7]
 8006838:	4905      	ldr	r1, [pc, #20]	; (8006850 <disk_status+0x30>)
 800683a:	440a      	add	r2, r1
 800683c:	7b12      	ldrb	r2, [r2, #12]
 800683e:	4610      	mov	r0, r2
 8006840:	4798      	blx	r3
 8006842:	4603      	mov	r3, r0
 8006844:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006846:	7bfb      	ldrb	r3, [r7, #15]
}
 8006848:	4618      	mov	r0, r3
 800684a:	3710      	adds	r7, #16
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}
 8006850:	2000cea8 	.word	0x2000cea8

08006854 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b084      	sub	sp, #16
 8006858:	af00      	add	r7, sp, #0
 800685a:	4603      	mov	r3, r0
 800685c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800685e:	2300      	movs	r3, #0
 8006860:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006862:	79fb      	ldrb	r3, [r7, #7]
 8006864:	4a0d      	ldr	r2, [pc, #52]	; (800689c <disk_initialize+0x48>)
 8006866:	5cd3      	ldrb	r3, [r2, r3]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d111      	bne.n	8006890 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800686c:	79fb      	ldrb	r3, [r7, #7]
 800686e:	4a0b      	ldr	r2, [pc, #44]	; (800689c <disk_initialize+0x48>)
 8006870:	2101      	movs	r1, #1
 8006872:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006874:	79fb      	ldrb	r3, [r7, #7]
 8006876:	4a09      	ldr	r2, [pc, #36]	; (800689c <disk_initialize+0x48>)
 8006878:	009b      	lsls	r3, r3, #2
 800687a:	4413      	add	r3, r2
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	79fa      	ldrb	r2, [r7, #7]
 8006882:	4906      	ldr	r1, [pc, #24]	; (800689c <disk_initialize+0x48>)
 8006884:	440a      	add	r2, r1
 8006886:	7b12      	ldrb	r2, [r2, #12]
 8006888:	4610      	mov	r0, r2
 800688a:	4798      	blx	r3
 800688c:	4603      	mov	r3, r0
 800688e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006890:	7bfb      	ldrb	r3, [r7, #15]
}
 8006892:	4618      	mov	r0, r3
 8006894:	3710      	adds	r7, #16
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
 800689a:	bf00      	nop
 800689c:	2000cea8 	.word	0x2000cea8

080068a0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80068a0:	b590      	push	{r4, r7, lr}
 80068a2:	b087      	sub	sp, #28
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	60b9      	str	r1, [r7, #8]
 80068a8:	607a      	str	r2, [r7, #4]
 80068aa:	603b      	str	r3, [r7, #0]
 80068ac:	4603      	mov	r3, r0
 80068ae:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80068b0:	7bfb      	ldrb	r3, [r7, #15]
 80068b2:	4a0a      	ldr	r2, [pc, #40]	; (80068dc <disk_read+0x3c>)
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	4413      	add	r3, r2
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	689c      	ldr	r4, [r3, #8]
 80068bc:	7bfb      	ldrb	r3, [r7, #15]
 80068be:	4a07      	ldr	r2, [pc, #28]	; (80068dc <disk_read+0x3c>)
 80068c0:	4413      	add	r3, r2
 80068c2:	7b18      	ldrb	r0, [r3, #12]
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	68b9      	ldr	r1, [r7, #8]
 80068ca:	47a0      	blx	r4
 80068cc:	4603      	mov	r3, r0
 80068ce:	75fb      	strb	r3, [r7, #23]
  return res;
 80068d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	371c      	adds	r7, #28
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd90      	pop	{r4, r7, pc}
 80068da:	bf00      	nop
 80068dc:	2000cea8 	.word	0x2000cea8

080068e0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80068e0:	b590      	push	{r4, r7, lr}
 80068e2:	b087      	sub	sp, #28
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	60b9      	str	r1, [r7, #8]
 80068e8:	607a      	str	r2, [r7, #4]
 80068ea:	603b      	str	r3, [r7, #0]
 80068ec:	4603      	mov	r3, r0
 80068ee:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80068f0:	7bfb      	ldrb	r3, [r7, #15]
 80068f2:	4a0a      	ldr	r2, [pc, #40]	; (800691c <disk_write+0x3c>)
 80068f4:	009b      	lsls	r3, r3, #2
 80068f6:	4413      	add	r3, r2
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	68dc      	ldr	r4, [r3, #12]
 80068fc:	7bfb      	ldrb	r3, [r7, #15]
 80068fe:	4a07      	ldr	r2, [pc, #28]	; (800691c <disk_write+0x3c>)
 8006900:	4413      	add	r3, r2
 8006902:	7b18      	ldrb	r0, [r3, #12]
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	687a      	ldr	r2, [r7, #4]
 8006908:	68b9      	ldr	r1, [r7, #8]
 800690a:	47a0      	blx	r4
 800690c:	4603      	mov	r3, r0
 800690e:	75fb      	strb	r3, [r7, #23]
  return res;
 8006910:	7dfb      	ldrb	r3, [r7, #23]
}
 8006912:	4618      	mov	r0, r3
 8006914:	371c      	adds	r7, #28
 8006916:	46bd      	mov	sp, r7
 8006918:	bd90      	pop	{r4, r7, pc}
 800691a:	bf00      	nop
 800691c:	2000cea8 	.word	0x2000cea8

08006920 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8006920:	b480      	push	{r7}
 8006922:	b085      	sub	sp, #20
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	3301      	adds	r3, #1
 800692c:	781b      	ldrb	r3, [r3, #0]
 800692e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8006930:	89fb      	ldrh	r3, [r7, #14]
 8006932:	021b      	lsls	r3, r3, #8
 8006934:	b21a      	sxth	r2, r3
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	781b      	ldrb	r3, [r3, #0]
 800693a:	b21b      	sxth	r3, r3
 800693c:	4313      	orrs	r3, r2
 800693e:	b21b      	sxth	r3, r3
 8006940:	81fb      	strh	r3, [r7, #14]
	return rv;
 8006942:	89fb      	ldrh	r3, [r7, #14]
}
 8006944:	4618      	mov	r0, r3
 8006946:	3714      	adds	r7, #20
 8006948:	46bd      	mov	sp, r7
 800694a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694e:	4770      	bx	lr

08006950 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8006950:	b480      	push	{r7}
 8006952:	b085      	sub	sp, #20
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	3303      	adds	r3, #3
 800695c:	781b      	ldrb	r3, [r3, #0]
 800695e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	021b      	lsls	r3, r3, #8
 8006964:	687a      	ldr	r2, [r7, #4]
 8006966:	3202      	adds	r2, #2
 8006968:	7812      	ldrb	r2, [r2, #0]
 800696a:	4313      	orrs	r3, r2
 800696c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	021b      	lsls	r3, r3, #8
 8006972:	687a      	ldr	r2, [r7, #4]
 8006974:	3201      	adds	r2, #1
 8006976:	7812      	ldrb	r2, [r2, #0]
 8006978:	4313      	orrs	r3, r2
 800697a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	021b      	lsls	r3, r3, #8
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	7812      	ldrb	r2, [r2, #0]
 8006984:	4313      	orrs	r3, r2
 8006986:	60fb      	str	r3, [r7, #12]
	return rv;
 8006988:	68fb      	ldr	r3, [r7, #12]
}
 800698a:	4618      	mov	r0, r3
 800698c:	3714      	adds	r7, #20
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr
	...

08006998 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8006998:	b480      	push	{r7}
 800699a:	b085      	sub	sp, #20
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80069a0:	2300      	movs	r3, #0
 80069a2:	60fb      	str	r3, [r7, #12]
 80069a4:	e010      	b.n	80069c8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80069a6:	4a0d      	ldr	r2, [pc, #52]	; (80069dc <clear_lock+0x44>)
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	011b      	lsls	r3, r3, #4
 80069ac:	4413      	add	r3, r2
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	687a      	ldr	r2, [r7, #4]
 80069b2:	429a      	cmp	r2, r3
 80069b4:	d105      	bne.n	80069c2 <clear_lock+0x2a>
 80069b6:	4a09      	ldr	r2, [pc, #36]	; (80069dc <clear_lock+0x44>)
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	011b      	lsls	r3, r3, #4
 80069bc:	4413      	add	r3, r2
 80069be:	2200      	movs	r2, #0
 80069c0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	3301      	adds	r3, #1
 80069c6:	60fb      	str	r3, [r7, #12]
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d9eb      	bls.n	80069a6 <clear_lock+0xe>
	}
}
 80069ce:	bf00      	nop
 80069d0:	bf00      	nop
 80069d2:	3714      	adds	r7, #20
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr
 80069dc:	2000ce88 	.word	0x2000ce88

080069e0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b086      	sub	sp, #24
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80069e8:	2300      	movs	r3, #0
 80069ea:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	78db      	ldrb	r3, [r3, #3]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d034      	beq.n	8006a5e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069f8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	7858      	ldrb	r0, [r3, #1]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006a04:	2301      	movs	r3, #1
 8006a06:	697a      	ldr	r2, [r7, #20]
 8006a08:	f7ff ff6a 	bl	80068e0 <disk_write>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d002      	beq.n	8006a18 <sync_window+0x38>
			res = FR_DISK_ERR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	73fb      	strb	r3, [r7, #15]
 8006a16:	e022      	b.n	8006a5e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a22:	697a      	ldr	r2, [r7, #20]
 8006a24:	1ad2      	subs	r2, r2, r3
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	69db      	ldr	r3, [r3, #28]
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d217      	bcs.n	8006a5e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	789b      	ldrb	r3, [r3, #2]
 8006a32:	613b      	str	r3, [r7, #16]
 8006a34:	e010      	b.n	8006a58 <sync_window+0x78>
					wsect += fs->fsize;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	69db      	ldr	r3, [r3, #28]
 8006a3a:	697a      	ldr	r2, [r7, #20]
 8006a3c:	4413      	add	r3, r2
 8006a3e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	7858      	ldrb	r0, [r3, #1]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	697a      	ldr	r2, [r7, #20]
 8006a4e:	f7ff ff47 	bl	80068e0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	3b01      	subs	r3, #1
 8006a56:	613b      	str	r3, [r7, #16]
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	d8eb      	bhi.n	8006a36 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8006a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3718      	adds	r7, #24
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b084      	sub	sp, #16
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
 8006a70:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8006a72:	2300      	movs	r3, #0
 8006a74:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a7a:	683a      	ldr	r2, [r7, #0]
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d01b      	beq.n	8006ab8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f7ff ffad 	bl	80069e0 <sync_window>
 8006a86:	4603      	mov	r3, r0
 8006a88:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006a8a:	7bfb      	ldrb	r3, [r7, #15]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d113      	bne.n	8006ab8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	7858      	ldrb	r0, [r3, #1]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	683a      	ldr	r2, [r7, #0]
 8006a9e:	f7ff feff 	bl	80068a0 <disk_read>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d004      	beq.n	8006ab2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8006aac:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	683a      	ldr	r2, [r7, #0]
 8006ab6:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8006ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3710      	adds	r7, #16
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}

08006ac2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006ac2:	b480      	push	{r7}
 8006ac4:	b087      	sub	sp, #28
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006aca:	f04f 33ff 	mov.w	r3, #4294967295
 8006ace:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d031      	beq.n	8006b3c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	617b      	str	r3, [r7, #20]
 8006ade:	e002      	b.n	8006ae6 <get_ldnumber+0x24>
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	3301      	adds	r3, #1
 8006ae4:	617b      	str	r3, [r7, #20]
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	2b1f      	cmp	r3, #31
 8006aec:	d903      	bls.n	8006af6 <get_ldnumber+0x34>
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	781b      	ldrb	r3, [r3, #0]
 8006af2:	2b3a      	cmp	r3, #58	; 0x3a
 8006af4:	d1f4      	bne.n	8006ae0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	781b      	ldrb	r3, [r3, #0]
 8006afa:	2b3a      	cmp	r3, #58	; 0x3a
 8006afc:	d11c      	bne.n	8006b38 <get_ldnumber+0x76>
			tp = *path;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	1c5a      	adds	r2, r3, #1
 8006b08:	60fa      	str	r2, [r7, #12]
 8006b0a:	781b      	ldrb	r3, [r3, #0]
 8006b0c:	3b30      	subs	r3, #48	; 0x30
 8006b0e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	2b09      	cmp	r3, #9
 8006b14:	d80e      	bhi.n	8006b34 <get_ldnumber+0x72>
 8006b16:	68fa      	ldr	r2, [r7, #12]
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d10a      	bne.n	8006b34 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d807      	bhi.n	8006b34 <get_ldnumber+0x72>
					vol = (int)i;
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	617b      	str	r3, [r7, #20]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	697a      	ldr	r2, [r7, #20]
 8006b32:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	e002      	b.n	8006b3e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006b38:	2300      	movs	r3, #0
 8006b3a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006b3c:	693b      	ldr	r3, [r7, #16]
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	371c      	adds	r7, #28
 8006b42:	46bd      	mov	sp, r7
 8006b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b48:	4770      	bx	lr
	...

08006b4c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b082      	sub	sp, #8
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	70da      	strb	r2, [r3, #3]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8006b62:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006b64:	6839      	ldr	r1, [r7, #0]
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f7ff ff7e 	bl	8006a68 <move_window>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d001      	beq.n	8006b76 <check_fs+0x2a>
 8006b72:	2304      	movs	r3, #4
 8006b74:	e038      	b.n	8006be8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	3334      	adds	r3, #52	; 0x34
 8006b7a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006b7e:	4618      	mov	r0, r3
 8006b80:	f7ff fece 	bl	8006920 <ld_word>
 8006b84:	4603      	mov	r3, r0
 8006b86:	461a      	mov	r2, r3
 8006b88:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d001      	beq.n	8006b94 <check_fs+0x48>
 8006b90:	2303      	movs	r3, #3
 8006b92:	e029      	b.n	8006be8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006b9a:	2be9      	cmp	r3, #233	; 0xe9
 8006b9c:	d009      	beq.n	8006bb2 <check_fs+0x66>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006ba4:	2beb      	cmp	r3, #235	; 0xeb
 8006ba6:	d11e      	bne.n	8006be6 <check_fs+0x9a>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8006bae:	2b90      	cmp	r3, #144	; 0x90
 8006bb0:	d119      	bne.n	8006be6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	3334      	adds	r3, #52	; 0x34
 8006bb6:	3336      	adds	r3, #54	; 0x36
 8006bb8:	4618      	mov	r0, r3
 8006bba:	f7ff fec9 	bl	8006950 <ld_dword>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006bc4:	4a0a      	ldr	r2, [pc, #40]	; (8006bf0 <check_fs+0xa4>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d101      	bne.n	8006bce <check_fs+0x82>
 8006bca:	2300      	movs	r3, #0
 8006bcc:	e00c      	b.n	8006be8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	3334      	adds	r3, #52	; 0x34
 8006bd2:	3352      	adds	r3, #82	; 0x52
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	f7ff febb 	bl	8006950 <ld_dword>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	4a05      	ldr	r2, [pc, #20]	; (8006bf4 <check_fs+0xa8>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d101      	bne.n	8006be6 <check_fs+0x9a>
 8006be2:	2300      	movs	r3, #0
 8006be4:	e000      	b.n	8006be8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8006be6:	2302      	movs	r3, #2
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3708      	adds	r7, #8
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}
 8006bf0:	00544146 	.word	0x00544146
 8006bf4:	33544146 	.word	0x33544146

08006bf8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b096      	sub	sp, #88	; 0x58
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	60f8      	str	r0, [r7, #12]
 8006c00:	60b9      	str	r1, [r7, #8]
 8006c02:	4613      	mov	r3, r2
 8006c04:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006c0c:	68f8      	ldr	r0, [r7, #12]
 8006c0e:	f7ff ff58 	bl	8006ac2 <get_ldnumber>
 8006c12:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006c14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	da01      	bge.n	8006c1e <find_volume+0x26>
 8006c1a:	230b      	movs	r3, #11
 8006c1c:	e22d      	b.n	800707a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006c1e:	4aa1      	ldr	r2, [pc, #644]	; (8006ea4 <find_volume+0x2ac>)
 8006c20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c26:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d101      	bne.n	8006c32 <find_volume+0x3a>
 8006c2e:	230c      	movs	r3, #12
 8006c30:	e223      	b.n	800707a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006c36:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006c38:	79fb      	ldrb	r3, [r7, #7]
 8006c3a:	f023 0301 	bic.w	r3, r3, #1
 8006c3e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006c40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c42:	781b      	ldrb	r3, [r3, #0]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d01a      	beq.n	8006c7e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8006c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c4a:	785b      	ldrb	r3, [r3, #1]
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	f7ff fde7 	bl	8006820 <disk_status>
 8006c52:	4603      	mov	r3, r0
 8006c54:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006c58:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006c5c:	f003 0301 	and.w	r3, r3, #1
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d10c      	bne.n	8006c7e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006c64:	79fb      	ldrb	r3, [r7, #7]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d007      	beq.n	8006c7a <find_volume+0x82>
 8006c6a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006c6e:	f003 0304 	and.w	r3, r3, #4
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d001      	beq.n	8006c7a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8006c76:	230a      	movs	r3, #10
 8006c78:	e1ff      	b.n	800707a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	e1fd      	b.n	800707a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c80:	2200      	movs	r2, #0
 8006c82:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006c84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c86:	b2da      	uxtb	r2, r3
 8006c88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c8a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c8e:	785b      	ldrb	r3, [r3, #1]
 8006c90:	4618      	mov	r0, r3
 8006c92:	f7ff fddf 	bl	8006854 <disk_initialize>
 8006c96:	4603      	mov	r3, r0
 8006c98:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006c9c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006ca0:	f003 0301 	and.w	r3, r3, #1
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d001      	beq.n	8006cac <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006ca8:	2303      	movs	r3, #3
 8006caa:	e1e6      	b.n	800707a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006cac:	79fb      	ldrb	r3, [r7, #7]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d007      	beq.n	8006cc2 <find_volume+0xca>
 8006cb2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006cb6:	f003 0304 	and.w	r3, r3, #4
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d001      	beq.n	8006cc2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8006cbe:	230a      	movs	r3, #10
 8006cc0:	e1db      	b.n	800707a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006cc6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006cc8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006cca:	f7ff ff3f 	bl	8006b4c <check_fs>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8006cd4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006cd8:	2b02      	cmp	r3, #2
 8006cda:	d149      	bne.n	8006d70 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006cdc:	2300      	movs	r3, #0
 8006cde:	643b      	str	r3, [r7, #64]	; 0x40
 8006ce0:	e01e      	b.n	8006d20 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8006ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ce4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8006ce8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cea:	011b      	lsls	r3, r3, #4
 8006cec:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8006cf0:	4413      	add	r3, r2
 8006cf2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cf6:	3304      	adds	r3, #4
 8006cf8:	781b      	ldrb	r3, [r3, #0]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d006      	beq.n	8006d0c <find_volume+0x114>
 8006cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d00:	3308      	adds	r3, #8
 8006d02:	4618      	mov	r0, r3
 8006d04:	f7ff fe24 	bl	8006950 <ld_dword>
 8006d08:	4602      	mov	r2, r0
 8006d0a:	e000      	b.n	8006d0e <find_volume+0x116>
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	3358      	adds	r3, #88	; 0x58
 8006d14:	443b      	add	r3, r7
 8006d16:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006d1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d1c:	3301      	adds	r3, #1
 8006d1e:	643b      	str	r3, [r7, #64]	; 0x40
 8006d20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d22:	2b03      	cmp	r3, #3
 8006d24:	d9dd      	bls.n	8006ce2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8006d26:	2300      	movs	r3, #0
 8006d28:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8006d2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d002      	beq.n	8006d36 <find_volume+0x13e>
 8006d30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d32:	3b01      	subs	r3, #1
 8006d34:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8006d36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d38:	009b      	lsls	r3, r3, #2
 8006d3a:	3358      	adds	r3, #88	; 0x58
 8006d3c:	443b      	add	r3, r7
 8006d3e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8006d42:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006d44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d005      	beq.n	8006d56 <find_volume+0x15e>
 8006d4a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006d4c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006d4e:	f7ff fefd 	bl	8006b4c <check_fs>
 8006d52:	4603      	mov	r3, r0
 8006d54:	e000      	b.n	8006d58 <find_volume+0x160>
 8006d56:	2303      	movs	r3, #3
 8006d58:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006d5c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006d60:	2b01      	cmp	r3, #1
 8006d62:	d905      	bls.n	8006d70 <find_volume+0x178>
 8006d64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d66:	3301      	adds	r3, #1
 8006d68:	643b      	str	r3, [r7, #64]	; 0x40
 8006d6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d6c:	2b03      	cmp	r3, #3
 8006d6e:	d9e2      	bls.n	8006d36 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006d70:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006d74:	2b04      	cmp	r3, #4
 8006d76:	d101      	bne.n	8006d7c <find_volume+0x184>
 8006d78:	2301      	movs	r3, #1
 8006d7a:	e17e      	b.n	800707a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006d7c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d901      	bls.n	8006d88 <find_volume+0x190>
 8006d84:	230d      	movs	r3, #13
 8006d86:	e178      	b.n	800707a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d8a:	3334      	adds	r3, #52	; 0x34
 8006d8c:	330b      	adds	r3, #11
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f7ff fdc6 	bl	8006920 <ld_word>
 8006d94:	4603      	mov	r3, r0
 8006d96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d9a:	d001      	beq.n	8006da0 <find_volume+0x1a8>
 8006d9c:	230d      	movs	r3, #13
 8006d9e:	e16c      	b.n	800707a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8006da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006da2:	3334      	adds	r3, #52	; 0x34
 8006da4:	3316      	adds	r3, #22
 8006da6:	4618      	mov	r0, r3
 8006da8:	f7ff fdba 	bl	8006920 <ld_word>
 8006dac:	4603      	mov	r3, r0
 8006dae:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8006db0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d106      	bne.n	8006dc4 <find_volume+0x1cc>
 8006db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006db8:	3334      	adds	r3, #52	; 0x34
 8006dba:	3324      	adds	r3, #36	; 0x24
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f7ff fdc7 	bl	8006950 <ld_dword>
 8006dc2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8006dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dc6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006dc8:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8006dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dcc:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8006dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dd2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8006dd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dd6:	789b      	ldrb	r3, [r3, #2]
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d005      	beq.n	8006de8 <find_volume+0x1f0>
 8006ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dde:	789b      	ldrb	r3, [r3, #2]
 8006de0:	2b02      	cmp	r3, #2
 8006de2:	d001      	beq.n	8006de8 <find_volume+0x1f0>
 8006de4:	230d      	movs	r3, #13
 8006de6:	e148      	b.n	800707a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8006de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dea:	789b      	ldrb	r3, [r3, #2]
 8006dec:	461a      	mov	r2, r3
 8006dee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006df0:	fb02 f303 	mul.w	r3, r2, r3
 8006df4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8006df6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006df8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006dfc:	b29a      	uxth	r2, r3
 8006dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e00:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8006e02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e04:	895b      	ldrh	r3, [r3, #10]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d008      	beq.n	8006e1c <find_volume+0x224>
 8006e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e0c:	895b      	ldrh	r3, [r3, #10]
 8006e0e:	461a      	mov	r2, r3
 8006e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e12:	895b      	ldrh	r3, [r3, #10]
 8006e14:	3b01      	subs	r3, #1
 8006e16:	4013      	ands	r3, r2
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d001      	beq.n	8006e20 <find_volume+0x228>
 8006e1c:	230d      	movs	r3, #13
 8006e1e:	e12c      	b.n	800707a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8006e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e22:	3334      	adds	r3, #52	; 0x34
 8006e24:	3311      	adds	r3, #17
 8006e26:	4618      	mov	r0, r3
 8006e28:	f7ff fd7a 	bl	8006920 <ld_word>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	461a      	mov	r2, r3
 8006e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e32:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e36:	891b      	ldrh	r3, [r3, #8]
 8006e38:	f003 030f 	and.w	r3, r3, #15
 8006e3c:	b29b      	uxth	r3, r3
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d001      	beq.n	8006e46 <find_volume+0x24e>
 8006e42:	230d      	movs	r3, #13
 8006e44:	e119      	b.n	800707a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8006e46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e48:	3334      	adds	r3, #52	; 0x34
 8006e4a:	3313      	adds	r3, #19
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	f7ff fd67 	bl	8006920 <ld_word>
 8006e52:	4603      	mov	r3, r0
 8006e54:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8006e56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d106      	bne.n	8006e6a <find_volume+0x272>
 8006e5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e5e:	3334      	adds	r3, #52	; 0x34
 8006e60:	3320      	adds	r3, #32
 8006e62:	4618      	mov	r0, r3
 8006e64:	f7ff fd74 	bl	8006950 <ld_dword>
 8006e68:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8006e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e6c:	3334      	adds	r3, #52	; 0x34
 8006e6e:	330e      	adds	r3, #14
 8006e70:	4618      	mov	r0, r3
 8006e72:	f7ff fd55 	bl	8006920 <ld_word>
 8006e76:	4603      	mov	r3, r0
 8006e78:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8006e7a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d101      	bne.n	8006e84 <find_volume+0x28c>
 8006e80:	230d      	movs	r3, #13
 8006e82:	e0fa      	b.n	800707a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8006e84:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006e86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e88:	4413      	add	r3, r2
 8006e8a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006e8c:	8912      	ldrh	r2, [r2, #8]
 8006e8e:	0912      	lsrs	r2, r2, #4
 8006e90:	b292      	uxth	r2, r2
 8006e92:	4413      	add	r3, r2
 8006e94:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8006e96:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d204      	bcs.n	8006ea8 <find_volume+0x2b0>
 8006e9e:	230d      	movs	r3, #13
 8006ea0:	e0eb      	b.n	800707a <find_volume+0x482>
 8006ea2:	bf00      	nop
 8006ea4:	2000ce7c 	.word	0x2000ce7c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8006ea8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eac:	1ad3      	subs	r3, r2, r3
 8006eae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006eb0:	8952      	ldrh	r2, [r2, #10]
 8006eb2:	fbb3 f3f2 	udiv	r3, r3, r2
 8006eb6:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8006eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d101      	bne.n	8006ec2 <find_volume+0x2ca>
 8006ebe:	230d      	movs	r3, #13
 8006ec0:	e0db      	b.n	800707a <find_volume+0x482>
		fmt = FS_FAT32;
 8006ec2:	2303      	movs	r3, #3
 8006ec4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8006ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eca:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d802      	bhi.n	8006ed8 <find_volume+0x2e0>
 8006ed2:	2302      	movs	r3, #2
 8006ed4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8006ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eda:	f640 72f5 	movw	r2, #4085	; 0xff5
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d802      	bhi.n	8006ee8 <find_volume+0x2f0>
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8006ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eea:	1c9a      	adds	r2, r3, #2
 8006eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eee:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8006ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ef2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006ef4:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8006ef6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006ef8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006efa:	441a      	add	r2, r3
 8006efc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006efe:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8006f00:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f04:	441a      	add	r2, r3
 8006f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f08:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8006f0a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006f0e:	2b03      	cmp	r3, #3
 8006f10:	d11e      	bne.n	8006f50 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8006f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f14:	3334      	adds	r3, #52	; 0x34
 8006f16:	332a      	adds	r3, #42	; 0x2a
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f7ff fd01 	bl	8006920 <ld_word>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d001      	beq.n	8006f28 <find_volume+0x330>
 8006f24:	230d      	movs	r3, #13
 8006f26:	e0a8      	b.n	800707a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8006f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f2a:	891b      	ldrh	r3, [r3, #8]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d001      	beq.n	8006f34 <find_volume+0x33c>
 8006f30:	230d      	movs	r3, #13
 8006f32:	e0a2      	b.n	800707a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8006f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f36:	3334      	adds	r3, #52	; 0x34
 8006f38:	332c      	adds	r3, #44	; 0x2c
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f7ff fd08 	bl	8006950 <ld_dword>
 8006f40:	4602      	mov	r2, r0
 8006f42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f44:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8006f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f48:	699b      	ldr	r3, [r3, #24]
 8006f4a:	009b      	lsls	r3, r3, #2
 8006f4c:	647b      	str	r3, [r7, #68]	; 0x44
 8006f4e:	e01f      	b.n	8006f90 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8006f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f52:	891b      	ldrh	r3, [r3, #8]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d101      	bne.n	8006f5c <find_volume+0x364>
 8006f58:	230d      	movs	r3, #13
 8006f5a:	e08e      	b.n	800707a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8006f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006f60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f62:	441a      	add	r2, r3
 8006f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f66:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8006f68:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006f6c:	2b02      	cmp	r3, #2
 8006f6e:	d103      	bne.n	8006f78 <find_volume+0x380>
 8006f70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f72:	699b      	ldr	r3, [r3, #24]
 8006f74:	005b      	lsls	r3, r3, #1
 8006f76:	e00a      	b.n	8006f8e <find_volume+0x396>
 8006f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f7a:	699a      	ldr	r2, [r3, #24]
 8006f7c:	4613      	mov	r3, r2
 8006f7e:	005b      	lsls	r3, r3, #1
 8006f80:	4413      	add	r3, r2
 8006f82:	085a      	lsrs	r2, r3, #1
 8006f84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f86:	699b      	ldr	r3, [r3, #24]
 8006f88:	f003 0301 	and.w	r3, r3, #1
 8006f8c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8006f8e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8006f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f92:	69da      	ldr	r2, [r3, #28]
 8006f94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f96:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8006f9a:	0a5b      	lsrs	r3, r3, #9
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	d201      	bcs.n	8006fa4 <find_volume+0x3ac>
 8006fa0:	230d      	movs	r3, #13
 8006fa2:	e06a      	b.n	800707a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8006fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fa6:	f04f 32ff 	mov.w	r2, #4294967295
 8006faa:	615a      	str	r2, [r3, #20]
 8006fac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fae:	695a      	ldr	r2, [r3, #20]
 8006fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fb2:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8006fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fb6:	2280      	movs	r2, #128	; 0x80
 8006fb8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8006fba:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006fbe:	2b03      	cmp	r3, #3
 8006fc0:	d149      	bne.n	8007056 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8006fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fc4:	3334      	adds	r3, #52	; 0x34
 8006fc6:	3330      	adds	r3, #48	; 0x30
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f7ff fca9 	bl	8006920 <ld_word>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d140      	bne.n	8007056 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8006fd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	4619      	mov	r1, r3
 8006fda:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006fdc:	f7ff fd44 	bl	8006a68 <move_window>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d137      	bne.n	8007056 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8006fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fe8:	2200      	movs	r2, #0
 8006fea:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8006fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fee:	3334      	adds	r3, #52	; 0x34
 8006ff0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	f7ff fc93 	bl	8006920 <ld_word>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	461a      	mov	r2, r3
 8006ffe:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007002:	429a      	cmp	r2, r3
 8007004:	d127      	bne.n	8007056 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007008:	3334      	adds	r3, #52	; 0x34
 800700a:	4618      	mov	r0, r3
 800700c:	f7ff fca0 	bl	8006950 <ld_dword>
 8007010:	4603      	mov	r3, r0
 8007012:	4a1c      	ldr	r2, [pc, #112]	; (8007084 <find_volume+0x48c>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d11e      	bne.n	8007056 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800701a:	3334      	adds	r3, #52	; 0x34
 800701c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007020:	4618      	mov	r0, r3
 8007022:	f7ff fc95 	bl	8006950 <ld_dword>
 8007026:	4603      	mov	r3, r0
 8007028:	4a17      	ldr	r2, [pc, #92]	; (8007088 <find_volume+0x490>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d113      	bne.n	8007056 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800702e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007030:	3334      	adds	r3, #52	; 0x34
 8007032:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8007036:	4618      	mov	r0, r3
 8007038:	f7ff fc8a 	bl	8006950 <ld_dword>
 800703c:	4602      	mov	r2, r0
 800703e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007040:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8007042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007044:	3334      	adds	r3, #52	; 0x34
 8007046:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800704a:	4618      	mov	r0, r3
 800704c:	f7ff fc80 	bl	8006950 <ld_dword>
 8007050:	4602      	mov	r2, r0
 8007052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007054:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8007056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007058:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800705c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800705e:	4b0b      	ldr	r3, [pc, #44]	; (800708c <find_volume+0x494>)
 8007060:	881b      	ldrh	r3, [r3, #0]
 8007062:	3301      	adds	r3, #1
 8007064:	b29a      	uxth	r2, r3
 8007066:	4b09      	ldr	r3, [pc, #36]	; (800708c <find_volume+0x494>)
 8007068:	801a      	strh	r2, [r3, #0]
 800706a:	4b08      	ldr	r3, [pc, #32]	; (800708c <find_volume+0x494>)
 800706c:	881a      	ldrh	r2, [r3, #0]
 800706e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007070:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8007072:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007074:	f7ff fc90 	bl	8006998 <clear_lock>
#endif
	return FR_OK;
 8007078:	2300      	movs	r3, #0
}
 800707a:	4618      	mov	r0, r3
 800707c:	3758      	adds	r7, #88	; 0x58
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
 8007082:	bf00      	nop
 8007084:	41615252 	.word	0x41615252
 8007088:	61417272 	.word	0x61417272
 800708c:	2000ce84 	.word	0x2000ce84

08007090 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b088      	sub	sp, #32
 8007094:	af00      	add	r7, sp, #0
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	60b9      	str	r1, [r7, #8]
 800709a:	4613      	mov	r3, r2
 800709c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80070a2:	f107 0310 	add.w	r3, r7, #16
 80070a6:	4618      	mov	r0, r3
 80070a8:	f7ff fd0b 	bl	8006ac2 <get_ldnumber>
 80070ac:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80070ae:	69fb      	ldr	r3, [r7, #28]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	da01      	bge.n	80070b8 <f_mount+0x28>
 80070b4:	230b      	movs	r3, #11
 80070b6:	e02b      	b.n	8007110 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80070b8:	4a17      	ldr	r2, [pc, #92]	; (8007118 <f_mount+0x88>)
 80070ba:	69fb      	ldr	r3, [r7, #28]
 80070bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80070c0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80070c2:	69bb      	ldr	r3, [r7, #24]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d005      	beq.n	80070d4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80070c8:	69b8      	ldr	r0, [r7, #24]
 80070ca:	f7ff fc65 	bl	8006998 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80070ce:	69bb      	ldr	r3, [r7, #24]
 80070d0:	2200      	movs	r2, #0
 80070d2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d002      	beq.n	80070e0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	2200      	movs	r2, #0
 80070de:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80070e0:	68fa      	ldr	r2, [r7, #12]
 80070e2:	490d      	ldr	r1, [pc, #52]	; (8007118 <f_mount+0x88>)
 80070e4:	69fb      	ldr	r3, [r7, #28]
 80070e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d002      	beq.n	80070f6 <f_mount+0x66>
 80070f0:	79fb      	ldrb	r3, [r7, #7]
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d001      	beq.n	80070fa <f_mount+0x6a>
 80070f6:	2300      	movs	r3, #0
 80070f8:	e00a      	b.n	8007110 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80070fa:	f107 010c 	add.w	r1, r7, #12
 80070fe:	f107 0308 	add.w	r3, r7, #8
 8007102:	2200      	movs	r2, #0
 8007104:	4618      	mov	r0, r3
 8007106:	f7ff fd77 	bl	8006bf8 <find_volume>
 800710a:	4603      	mov	r3, r0
 800710c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800710e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007110:	4618      	mov	r0, r3
 8007112:	3720      	adds	r7, #32
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}
 8007118:	2000ce7c 	.word	0x2000ce7c

0800711c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800711c:	b480      	push	{r7}
 800711e:	b087      	sub	sp, #28
 8007120:	af00      	add	r7, sp, #0
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	60b9      	str	r1, [r7, #8]
 8007126:	4613      	mov	r3, r2
 8007128:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800712a:	2301      	movs	r3, #1
 800712c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800712e:	2300      	movs	r3, #0
 8007130:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007132:	4b1f      	ldr	r3, [pc, #124]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 8007134:	7b9b      	ldrb	r3, [r3, #14]
 8007136:	b2db      	uxtb	r3, r3
 8007138:	2b01      	cmp	r3, #1
 800713a:	d831      	bhi.n	80071a0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800713c:	4b1c      	ldr	r3, [pc, #112]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 800713e:	7b9b      	ldrb	r3, [r3, #14]
 8007140:	b2db      	uxtb	r3, r3
 8007142:	461a      	mov	r2, r3
 8007144:	4b1a      	ldr	r3, [pc, #104]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 8007146:	2100      	movs	r1, #0
 8007148:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800714a:	4b19      	ldr	r3, [pc, #100]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 800714c:	7b9b      	ldrb	r3, [r3, #14]
 800714e:	b2db      	uxtb	r3, r3
 8007150:	4a17      	ldr	r2, [pc, #92]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 8007152:	009b      	lsls	r3, r3, #2
 8007154:	4413      	add	r3, r2
 8007156:	68fa      	ldr	r2, [r7, #12]
 8007158:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800715a:	4b15      	ldr	r3, [pc, #84]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 800715c:	7b9b      	ldrb	r3, [r3, #14]
 800715e:	b2db      	uxtb	r3, r3
 8007160:	461a      	mov	r2, r3
 8007162:	4b13      	ldr	r3, [pc, #76]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 8007164:	4413      	add	r3, r2
 8007166:	79fa      	ldrb	r2, [r7, #7]
 8007168:	731a      	strb	r2, [r3, #12]
    DiskNum = disk.nbr++;
 800716a:	4b11      	ldr	r3, [pc, #68]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 800716c:	7b9b      	ldrb	r3, [r3, #14]
 800716e:	b2db      	uxtb	r3, r3
 8007170:	1c5a      	adds	r2, r3, #1
 8007172:	b2d1      	uxtb	r1, r2
 8007174:	4a0e      	ldr	r2, [pc, #56]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 8007176:	7391      	strb	r1, [r2, #14]
 8007178:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800717a:	7dbb      	ldrb	r3, [r7, #22]
 800717c:	3330      	adds	r3, #48	; 0x30
 800717e:	b2da      	uxtb	r2, r3
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	3301      	adds	r3, #1
 8007188:	223a      	movs	r2, #58	; 0x3a
 800718a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	3302      	adds	r3, #2
 8007190:	222f      	movs	r2, #47	; 0x2f
 8007192:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	3303      	adds	r3, #3
 8007198:	2200      	movs	r2, #0
 800719a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800719c:	2300      	movs	r3, #0
 800719e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80071a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	371c      	adds	r7, #28
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop
 80071b0:	2000cea8 	.word	0x2000cea8

080071b4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80071be:	2200      	movs	r2, #0
 80071c0:	6839      	ldr	r1, [r7, #0]
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f7ff ffaa 	bl	800711c <FATFS_LinkDriverEx>
 80071c8:	4603      	mov	r3, r0
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3708      	adds	r7, #8
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
	...

080071d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80071d8:	4b0e      	ldr	r3, [pc, #56]	; (8007214 <HAL_Init+0x40>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a0d      	ldr	r2, [pc, #52]	; (8007214 <HAL_Init+0x40>)
 80071de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80071e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80071e4:	4b0b      	ldr	r3, [pc, #44]	; (8007214 <HAL_Init+0x40>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a0a      	ldr	r2, [pc, #40]	; (8007214 <HAL_Init+0x40>)
 80071ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80071ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80071f0:	4b08      	ldr	r3, [pc, #32]	; (8007214 <HAL_Init+0x40>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a07      	ldr	r2, [pc, #28]	; (8007214 <HAL_Init+0x40>)
 80071f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80071fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80071fc:	2003      	movs	r0, #3
 80071fe:	f000 fead 	bl	8007f5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007202:	2000      	movs	r0, #0
 8007204:	f000 f808 	bl	8007218 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007208:	f7fa f900 	bl	800140c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800720c:	2300      	movs	r3, #0
}
 800720e:	4618      	mov	r0, r3
 8007210:	bd80      	pop	{r7, pc}
 8007212:	bf00      	nop
 8007214:	40023c00 	.word	0x40023c00

08007218 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b082      	sub	sp, #8
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007220:	4b12      	ldr	r3, [pc, #72]	; (800726c <HAL_InitTick+0x54>)
 8007222:	681a      	ldr	r2, [r3, #0]
 8007224:	4b12      	ldr	r3, [pc, #72]	; (8007270 <HAL_InitTick+0x58>)
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	4619      	mov	r1, r3
 800722a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800722e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007232:	fbb2 f3f3 	udiv	r3, r2, r3
 8007236:	4618      	mov	r0, r3
 8007238:	f000 fed3 	bl	8007fe2 <HAL_SYSTICK_Config>
 800723c:	4603      	mov	r3, r0
 800723e:	2b00      	cmp	r3, #0
 8007240:	d001      	beq.n	8007246 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	e00e      	b.n	8007264 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2b0f      	cmp	r3, #15
 800724a:	d80a      	bhi.n	8007262 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800724c:	2200      	movs	r2, #0
 800724e:	6879      	ldr	r1, [r7, #4]
 8007250:	f04f 30ff 	mov.w	r0, #4294967295
 8007254:	f000 fe8d 	bl	8007f72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007258:	4a06      	ldr	r2, [pc, #24]	; (8007274 <HAL_InitTick+0x5c>)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800725e:	2300      	movs	r3, #0
 8007260:	e000      	b.n	8007264 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007262:	2301      	movs	r3, #1
}
 8007264:	4618      	mov	r0, r3
 8007266:	3708      	adds	r7, #8
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}
 800726c:	20000000 	.word	0x20000000
 8007270:	200000c4 	.word	0x200000c4
 8007274:	200000c0 	.word	0x200000c0

08007278 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007278:	b480      	push	{r7}
 800727a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800727c:	4b06      	ldr	r3, [pc, #24]	; (8007298 <HAL_IncTick+0x20>)
 800727e:	781b      	ldrb	r3, [r3, #0]
 8007280:	461a      	mov	r2, r3
 8007282:	4b06      	ldr	r3, [pc, #24]	; (800729c <HAL_IncTick+0x24>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4413      	add	r3, r2
 8007288:	4a04      	ldr	r2, [pc, #16]	; (800729c <HAL_IncTick+0x24>)
 800728a:	6013      	str	r3, [r2, #0]
}
 800728c:	bf00      	nop
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr
 8007296:	bf00      	nop
 8007298:	200000c4 	.word	0x200000c4
 800729c:	2000ceb8 	.word	0x2000ceb8

080072a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80072a0:	b480      	push	{r7}
 80072a2:	af00      	add	r7, sp, #0
  return uwTick;
 80072a4:	4b03      	ldr	r3, [pc, #12]	; (80072b4 <HAL_GetTick+0x14>)
 80072a6:	681b      	ldr	r3, [r3, #0]
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	46bd      	mov	sp, r7
 80072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b0:	4770      	bx	lr
 80072b2:	bf00      	nop
 80072b4:	2000ceb8 	.word	0x2000ceb8

080072b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b084      	sub	sp, #16
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80072c0:	f7ff ffee 	bl	80072a0 <HAL_GetTick>
 80072c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072d0:	d005      	beq.n	80072de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80072d2:	4b0a      	ldr	r3, [pc, #40]	; (80072fc <HAL_Delay+0x44>)
 80072d4:	781b      	ldrb	r3, [r3, #0]
 80072d6:	461a      	mov	r2, r3
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	4413      	add	r3, r2
 80072dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80072de:	bf00      	nop
 80072e0:	f7ff ffde 	bl	80072a0 <HAL_GetTick>
 80072e4:	4602      	mov	r2, r0
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	1ad3      	subs	r3, r2, r3
 80072ea:	68fa      	ldr	r2, [r7, #12]
 80072ec:	429a      	cmp	r2, r3
 80072ee:	d8f7      	bhi.n	80072e0 <HAL_Delay+0x28>
  {
  }
}
 80072f0:	bf00      	nop
 80072f2:	bf00      	nop
 80072f4:	3710      	adds	r7, #16
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	bf00      	nop
 80072fc:	200000c4 	.word	0x200000c4

08007300 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b084      	sub	sp, #16
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007308:	2300      	movs	r3, #0
 800730a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d101      	bne.n	8007316 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	e033      	b.n	800737e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800731a:	2b00      	cmp	r3, #0
 800731c:	d109      	bne.n	8007332 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f7fd fd24 	bl	8004d6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007336:	f003 0310 	and.w	r3, r3, #16
 800733a:	2b00      	cmp	r3, #0
 800733c:	d118      	bne.n	8007370 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007342:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007346:	f023 0302 	bic.w	r3, r3, #2
 800734a:	f043 0202 	orr.w	r2, r3, #2
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 fb86 	bl	8007a64 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007362:	f023 0303 	bic.w	r3, r3, #3
 8007366:	f043 0201 	orr.w	r2, r3, #1
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	641a      	str	r2, [r3, #64]	; 0x40
 800736e:	e001      	b.n	8007374 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007370:	2301      	movs	r3, #1
 8007372:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2200      	movs	r2, #0
 8007378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800737c:	7bfb      	ldrb	r3, [r7, #15]
}
 800737e:	4618      	mov	r0, r3
 8007380:	3710      	adds	r7, #16
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}

08007386 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8007386:	b580      	push	{r7, lr}
 8007388:	b084      	sub	sp, #16
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800738e:	2300      	movs	r3, #0
 8007390:	60fb      	str	r3, [r7, #12]
 8007392:	2300      	movs	r3, #0
 8007394:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f003 0302 	and.w	r3, r3, #2
 80073a0:	2b02      	cmp	r3, #2
 80073a2:	bf0c      	ite	eq
 80073a4:	2301      	moveq	r3, #1
 80073a6:	2300      	movne	r3, #0
 80073a8:	b2db      	uxtb	r3, r3
 80073aa:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	f003 0320 	and.w	r3, r3, #32
 80073b6:	2b20      	cmp	r3, #32
 80073b8:	bf0c      	ite	eq
 80073ba:	2301      	moveq	r3, #1
 80073bc:	2300      	movne	r3, #0
 80073be:	b2db      	uxtb	r3, r3
 80073c0:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d049      	beq.n	800745c <HAL_ADC_IRQHandler+0xd6>
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d046      	beq.n	800745c <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073d2:	f003 0310 	and.w	r3, r3, #16
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d105      	bne.n	80073e6 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073de:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d12b      	bne.n	800744c <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d127      	bne.n	800744c <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007402:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007406:	2b00      	cmp	r3, #0
 8007408:	d006      	beq.n	8007418 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007414:	2b00      	cmp	r3, #0
 8007416:	d119      	bne.n	800744c <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	685a      	ldr	r2, [r3, #4]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f022 0220 	bic.w	r2, r2, #32
 8007426:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800742c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007438:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800743c:	2b00      	cmp	r3, #0
 800743e:	d105      	bne.n	800744c <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007444:	f043 0201 	orr.w	r2, r3, #1
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 f9af 	bl	80077b0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f06f 0212 	mvn.w	r2, #18
 800745a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f003 0304 	and.w	r3, r3, #4
 8007466:	2b04      	cmp	r3, #4
 8007468:	bf0c      	ite	eq
 800746a:	2301      	moveq	r3, #1
 800746c:	2300      	movne	r3, #0
 800746e:	b2db      	uxtb	r3, r3
 8007470:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800747c:	2b80      	cmp	r3, #128	; 0x80
 800747e:	bf0c      	ite	eq
 8007480:	2301      	moveq	r3, #1
 8007482:	2300      	movne	r3, #0
 8007484:	b2db      	uxtb	r3, r3
 8007486:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d057      	beq.n	800753e <HAL_ADC_IRQHandler+0x1b8>
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d054      	beq.n	800753e <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007498:	f003 0310 	and.w	r3, r3, #16
 800749c:	2b00      	cmp	r3, #0
 800749e:	d105      	bne.n	80074ac <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074a4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	689b      	ldr	r3, [r3, #8]
 80074b2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d139      	bne.n	800752e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074c0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d006      	beq.n	80074d6 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d12b      	bne.n	800752e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d124      	bne.n	800752e <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d11d      	bne.n	800752e <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d119      	bne.n	800752e <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	685a      	ldr	r2, [r3, #4]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007508:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800750e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800751a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800751e:	2b00      	cmp	r3, #0
 8007520:	d105      	bne.n	800752e <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007526:	f043 0201 	orr.w	r2, r3, #1
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f000 fc16 	bl	8007d60 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f06f 020c 	mvn.w	r2, #12
 800753c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f003 0301 	and.w	r3, r3, #1
 8007548:	2b01      	cmp	r3, #1
 800754a:	bf0c      	ite	eq
 800754c:	2301      	moveq	r3, #1
 800754e:	2300      	movne	r3, #0
 8007550:	b2db      	uxtb	r3, r3
 8007552:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800755e:	2b40      	cmp	r3, #64	; 0x40
 8007560:	bf0c      	ite	eq
 8007562:	2301      	moveq	r3, #1
 8007564:	2300      	movne	r3, #0
 8007566:	b2db      	uxtb	r3, r3
 8007568:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d017      	beq.n	80075a0 <HAL_ADC_IRQHandler+0x21a>
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d014      	beq.n	80075a0 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f003 0301 	and.w	r3, r3, #1
 8007580:	2b01      	cmp	r3, #1
 8007582:	d10d      	bne.n	80075a0 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007588:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f000 f921 	bl	80077d8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f06f 0201 	mvn.w	r2, #1
 800759e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f003 0320 	and.w	r3, r3, #32
 80075aa:	2b20      	cmp	r3, #32
 80075ac:	bf0c      	ite	eq
 80075ae:	2301      	moveq	r3, #1
 80075b0:	2300      	movne	r3, #0
 80075b2:	b2db      	uxtb	r3, r3
 80075b4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80075c0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80075c4:	bf0c      	ite	eq
 80075c6:	2301      	moveq	r3, #1
 80075c8:	2300      	movne	r3, #0
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d015      	beq.n	8007600 <HAL_ADC_IRQHandler+0x27a>
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d012      	beq.n	8007600 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075de:	f043 0202 	orr.w	r2, r3, #2
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f06f 0220 	mvn.w	r2, #32
 80075ee:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f000 f8fb 	bl	80077ec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f06f 0220 	mvn.w	r2, #32
 80075fe:	601a      	str	r2, [r3, #0]
  }
}
 8007600:	bf00      	nop
 8007602:	3710      	adds	r7, #16
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b086      	sub	sp, #24
 800760c:	af00      	add	r7, sp, #0
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8007614:	2300      	movs	r3, #0
 8007616:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800761e:	2b01      	cmp	r3, #1
 8007620:	d101      	bne.n	8007626 <HAL_ADC_Start_DMA+0x1e>
 8007622:	2302      	movs	r3, #2
 8007624:	e0b1      	b.n	800778a <HAL_ADC_Start_DMA+0x182>
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2201      	movs	r2, #1
 800762a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	f003 0301 	and.w	r3, r3, #1
 8007638:	2b01      	cmp	r3, #1
 800763a:	d018      	beq.n	800766e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	689a      	ldr	r2, [r3, #8]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f042 0201 	orr.w	r2, r2, #1
 800764a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800764c:	4b51      	ldr	r3, [pc, #324]	; (8007794 <HAL_ADC_Start_DMA+0x18c>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a51      	ldr	r2, [pc, #324]	; (8007798 <HAL_ADC_Start_DMA+0x190>)
 8007652:	fba2 2303 	umull	r2, r3, r2, r3
 8007656:	0c9a      	lsrs	r2, r3, #18
 8007658:	4613      	mov	r3, r2
 800765a:	005b      	lsls	r3, r3, #1
 800765c:	4413      	add	r3, r2
 800765e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8007660:	e002      	b.n	8007668 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	3b01      	subs	r3, #1
 8007666:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d1f9      	bne.n	8007662 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	f003 0301 	and.w	r3, r3, #1
 8007678:	2b01      	cmp	r3, #1
 800767a:	f040 8085 	bne.w	8007788 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007682:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8007686:	f023 0301 	bic.w	r3, r3, #1
 800768a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800769c:	2b00      	cmp	r3, #0
 800769e:	d007      	beq.n	80076b0 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076a4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80076a8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80076b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076bc:	d106      	bne.n	80076cc <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076c2:	f023 0206 	bic.w	r2, r3, #6
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	645a      	str	r2, [r3, #68]	; 0x44
 80076ca:	e002      	b.n	80076d2 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2200      	movs	r2, #0
 80076d0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	2200      	movs	r2, #0
 80076d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80076da:	4b30      	ldr	r3, [pc, #192]	; (800779c <HAL_ADC_Start_DMA+0x194>)
 80076dc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076e2:	4a2f      	ldr	r2, [pc, #188]	; (80077a0 <HAL_ADC_Start_DMA+0x198>)
 80076e4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ea:	4a2e      	ldr	r2, [pc, #184]	; (80077a4 <HAL_ADC_Start_DMA+0x19c>)
 80076ec:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076f2:	4a2d      	ldr	r2, [pc, #180]	; (80077a8 <HAL_ADC_Start_DMA+0x1a0>)
 80076f4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80076fe:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	685a      	ldr	r2, [r3, #4]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800770e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	689a      	ldr	r2, [r3, #8]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800771e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	334c      	adds	r3, #76	; 0x4c
 800772a:	4619      	mov	r1, r3
 800772c:	68ba      	ldr	r2, [r7, #8]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f000 fd70 	bl	8008214 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	f003 031f 	and.w	r3, r3, #31
 800773c:	2b00      	cmp	r3, #0
 800773e:	d10f      	bne.n	8007760 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800774a:	2b00      	cmp	r3, #0
 800774c:	d11c      	bne.n	8007788 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	689a      	ldr	r2, [r3, #8]
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800775c:	609a      	str	r2, [r3, #8]
 800775e:	e013      	b.n	8007788 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a11      	ldr	r2, [pc, #68]	; (80077ac <HAL_ADC_Start_DMA+0x1a4>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d10e      	bne.n	8007788 <HAL_ADC_Start_DMA+0x180>
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007774:	2b00      	cmp	r3, #0
 8007776:	d107      	bne.n	8007788 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	689a      	ldr	r2, [r3, #8]
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007786:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8007788:	2300      	movs	r3, #0
}
 800778a:	4618      	mov	r0, r3
 800778c:	3718      	adds	r7, #24
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	20000000 	.word	0x20000000
 8007798:	431bde83 	.word	0x431bde83
 800779c:	40012300 	.word	0x40012300
 80077a0:	08007c5d 	.word	0x08007c5d
 80077a4:	08007d17 	.word	0x08007d17
 80077a8:	08007d33 	.word	0x08007d33
 80077ac:	40012000 	.word	0x40012000

080077b0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80077b8:	bf00      	nop
 80077ba:	370c      	adds	r7, #12
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80077cc:	bf00      	nop
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80077e0:	bf00      	nop
 80077e2:	370c      	adds	r7, #12
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr

080077ec <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80077f4:	bf00      	nop
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr

08007800 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007800:	b480      	push	{r7}
 8007802:	b085      	sub	sp, #20
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800780a:	2300      	movs	r3, #0
 800780c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007814:	2b01      	cmp	r3, #1
 8007816:	d101      	bne.n	800781c <HAL_ADC_ConfigChannel+0x1c>
 8007818:	2302      	movs	r3, #2
 800781a:	e113      	b.n	8007a44 <HAL_ADC_ConfigChannel+0x244>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	2b09      	cmp	r3, #9
 800782a:	d925      	bls.n	8007878 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	68d9      	ldr	r1, [r3, #12]
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	b29b      	uxth	r3, r3
 8007838:	461a      	mov	r2, r3
 800783a:	4613      	mov	r3, r2
 800783c:	005b      	lsls	r3, r3, #1
 800783e:	4413      	add	r3, r2
 8007840:	3b1e      	subs	r3, #30
 8007842:	2207      	movs	r2, #7
 8007844:	fa02 f303 	lsl.w	r3, r2, r3
 8007848:	43da      	mvns	r2, r3
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	400a      	ands	r2, r1
 8007850:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	68d9      	ldr	r1, [r3, #12]
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	689a      	ldr	r2, [r3, #8]
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	b29b      	uxth	r3, r3
 8007862:	4618      	mov	r0, r3
 8007864:	4603      	mov	r3, r0
 8007866:	005b      	lsls	r3, r3, #1
 8007868:	4403      	add	r3, r0
 800786a:	3b1e      	subs	r3, #30
 800786c:	409a      	lsls	r2, r3
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	430a      	orrs	r2, r1
 8007874:	60da      	str	r2, [r3, #12]
 8007876:	e022      	b.n	80078be <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	6919      	ldr	r1, [r3, #16]
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	b29b      	uxth	r3, r3
 8007884:	461a      	mov	r2, r3
 8007886:	4613      	mov	r3, r2
 8007888:	005b      	lsls	r3, r3, #1
 800788a:	4413      	add	r3, r2
 800788c:	2207      	movs	r2, #7
 800788e:	fa02 f303 	lsl.w	r3, r2, r3
 8007892:	43da      	mvns	r2, r3
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	400a      	ands	r2, r1
 800789a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	6919      	ldr	r1, [r3, #16]
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	689a      	ldr	r2, [r3, #8]
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	b29b      	uxth	r3, r3
 80078ac:	4618      	mov	r0, r3
 80078ae:	4603      	mov	r3, r0
 80078b0:	005b      	lsls	r3, r3, #1
 80078b2:	4403      	add	r3, r0
 80078b4:	409a      	lsls	r2, r3
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	430a      	orrs	r2, r1
 80078bc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	2b06      	cmp	r3, #6
 80078c4:	d824      	bhi.n	8007910 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	685a      	ldr	r2, [r3, #4]
 80078d0:	4613      	mov	r3, r2
 80078d2:	009b      	lsls	r3, r3, #2
 80078d4:	4413      	add	r3, r2
 80078d6:	3b05      	subs	r3, #5
 80078d8:	221f      	movs	r2, #31
 80078da:	fa02 f303 	lsl.w	r3, r2, r3
 80078de:	43da      	mvns	r2, r3
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	400a      	ands	r2, r1
 80078e6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	b29b      	uxth	r3, r3
 80078f4:	4618      	mov	r0, r3
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	685a      	ldr	r2, [r3, #4]
 80078fa:	4613      	mov	r3, r2
 80078fc:	009b      	lsls	r3, r3, #2
 80078fe:	4413      	add	r3, r2
 8007900:	3b05      	subs	r3, #5
 8007902:	fa00 f203 	lsl.w	r2, r0, r3
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	430a      	orrs	r2, r1
 800790c:	635a      	str	r2, [r3, #52]	; 0x34
 800790e:	e04c      	b.n	80079aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	2b0c      	cmp	r3, #12
 8007916:	d824      	bhi.n	8007962 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	685a      	ldr	r2, [r3, #4]
 8007922:	4613      	mov	r3, r2
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	4413      	add	r3, r2
 8007928:	3b23      	subs	r3, #35	; 0x23
 800792a:	221f      	movs	r2, #31
 800792c:	fa02 f303 	lsl.w	r3, r2, r3
 8007930:	43da      	mvns	r2, r3
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	400a      	ands	r2, r1
 8007938:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	b29b      	uxth	r3, r3
 8007946:	4618      	mov	r0, r3
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	685a      	ldr	r2, [r3, #4]
 800794c:	4613      	mov	r3, r2
 800794e:	009b      	lsls	r3, r3, #2
 8007950:	4413      	add	r3, r2
 8007952:	3b23      	subs	r3, #35	; 0x23
 8007954:	fa00 f203 	lsl.w	r2, r0, r3
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	430a      	orrs	r2, r1
 800795e:	631a      	str	r2, [r3, #48]	; 0x30
 8007960:	e023      	b.n	80079aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	685a      	ldr	r2, [r3, #4]
 800796c:	4613      	mov	r3, r2
 800796e:	009b      	lsls	r3, r3, #2
 8007970:	4413      	add	r3, r2
 8007972:	3b41      	subs	r3, #65	; 0x41
 8007974:	221f      	movs	r2, #31
 8007976:	fa02 f303 	lsl.w	r3, r2, r3
 800797a:	43da      	mvns	r2, r3
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	400a      	ands	r2, r1
 8007982:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	b29b      	uxth	r3, r3
 8007990:	4618      	mov	r0, r3
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	685a      	ldr	r2, [r3, #4]
 8007996:	4613      	mov	r3, r2
 8007998:	009b      	lsls	r3, r3, #2
 800799a:	4413      	add	r3, r2
 800799c:	3b41      	subs	r3, #65	; 0x41
 800799e:	fa00 f203 	lsl.w	r2, r0, r3
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	430a      	orrs	r2, r1
 80079a8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80079aa:	4b29      	ldr	r3, [pc, #164]	; (8007a50 <HAL_ADC_ConfigChannel+0x250>)
 80079ac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	4a28      	ldr	r2, [pc, #160]	; (8007a54 <HAL_ADC_ConfigChannel+0x254>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d10f      	bne.n	80079d8 <HAL_ADC_ConfigChannel+0x1d8>
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	2b12      	cmp	r3, #18
 80079be:	d10b      	bne.n	80079d8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	685b      	ldr	r3, [r3, #4]
 80079c4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	4a1d      	ldr	r2, [pc, #116]	; (8007a54 <HAL_ADC_ConfigChannel+0x254>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d12b      	bne.n	8007a3a <HAL_ADC_ConfigChannel+0x23a>
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4a1c      	ldr	r2, [pc, #112]	; (8007a58 <HAL_ADC_ConfigChannel+0x258>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d003      	beq.n	80079f4 <HAL_ADC_ConfigChannel+0x1f4>
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2b11      	cmp	r3, #17
 80079f2:	d122      	bne.n	8007a3a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4a11      	ldr	r2, [pc, #68]	; (8007a58 <HAL_ADC_ConfigChannel+0x258>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d111      	bne.n	8007a3a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007a16:	4b11      	ldr	r3, [pc, #68]	; (8007a5c <HAL_ADC_ConfigChannel+0x25c>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4a11      	ldr	r2, [pc, #68]	; (8007a60 <HAL_ADC_ConfigChannel+0x260>)
 8007a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8007a20:	0c9a      	lsrs	r2, r3, #18
 8007a22:	4613      	mov	r3, r2
 8007a24:	009b      	lsls	r3, r3, #2
 8007a26:	4413      	add	r3, r2
 8007a28:	005b      	lsls	r3, r3, #1
 8007a2a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007a2c:	e002      	b.n	8007a34 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	3b01      	subs	r3, #1
 8007a32:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d1f9      	bne.n	8007a2e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8007a42:	2300      	movs	r3, #0
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	3714      	adds	r7, #20
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4e:	4770      	bx	lr
 8007a50:	40012300 	.word	0x40012300
 8007a54:	40012000 	.word	0x40012000
 8007a58:	10000012 	.word	0x10000012
 8007a5c:	20000000 	.word	0x20000000
 8007a60:	431bde83 	.word	0x431bde83

08007a64 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b085      	sub	sp, #20
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007a6c:	4b79      	ldr	r3, [pc, #484]	; (8007c54 <ADC_Init+0x1f0>)
 8007a6e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	685a      	ldr	r2, [r3, #4]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	685b      	ldr	r3, [r3, #4]
 8007a84:	431a      	orrs	r2, r3
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	685a      	ldr	r2, [r3, #4]
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007a98:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	6859      	ldr	r1, [r3, #4]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	691b      	ldr	r3, [r3, #16]
 8007aa4:	021a      	lsls	r2, r3, #8
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	430a      	orrs	r2, r1
 8007aac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	685a      	ldr	r2, [r3, #4]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007abc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	6859      	ldr	r1, [r3, #4]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	689a      	ldr	r2, [r3, #8]
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	430a      	orrs	r2, r1
 8007ace:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	689a      	ldr	r2, [r3, #8]
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007ade:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	6899      	ldr	r1, [r3, #8]
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	68da      	ldr	r2, [r3, #12]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	430a      	orrs	r2, r1
 8007af0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007af6:	4a58      	ldr	r2, [pc, #352]	; (8007c58 <ADC_Init+0x1f4>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d022      	beq.n	8007b42 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	689a      	ldr	r2, [r3, #8]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007b0a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	6899      	ldr	r1, [r3, #8]
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	430a      	orrs	r2, r1
 8007b1c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	689a      	ldr	r2, [r3, #8]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007b2c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	6899      	ldr	r1, [r3, #8]
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	430a      	orrs	r2, r1
 8007b3e:	609a      	str	r2, [r3, #8]
 8007b40:	e00f      	b.n	8007b62 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	689a      	ldr	r2, [r3, #8]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007b50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	689a      	ldr	r2, [r3, #8]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007b60:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	689a      	ldr	r2, [r3, #8]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f022 0202 	bic.w	r2, r2, #2
 8007b70:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	6899      	ldr	r1, [r3, #8]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	7e1b      	ldrb	r3, [r3, #24]
 8007b7c:	005a      	lsls	r2, r3, #1
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	430a      	orrs	r2, r1
 8007b84:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d01b      	beq.n	8007bc8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	685a      	ldr	r2, [r3, #4]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b9e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	685a      	ldr	r2, [r3, #4]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8007bae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	6859      	ldr	r1, [r3, #4]
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bba:	3b01      	subs	r3, #1
 8007bbc:	035a      	lsls	r2, r3, #13
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	430a      	orrs	r2, r1
 8007bc4:	605a      	str	r2, [r3, #4]
 8007bc6:	e007      	b.n	8007bd8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	685a      	ldr	r2, [r3, #4]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007bd6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8007be6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	69db      	ldr	r3, [r3, #28]
 8007bf2:	3b01      	subs	r3, #1
 8007bf4:	051a      	lsls	r2, r3, #20
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	430a      	orrs	r2, r1
 8007bfc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	689a      	ldr	r2, [r3, #8]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007c0c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	6899      	ldr	r1, [r3, #8]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007c1a:	025a      	lsls	r2, r3, #9
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	430a      	orrs	r2, r1
 8007c22:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	689a      	ldr	r2, [r3, #8]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c32:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	6899      	ldr	r1, [r3, #8]
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	695b      	ldr	r3, [r3, #20]
 8007c3e:	029a      	lsls	r2, r3, #10
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	430a      	orrs	r2, r1
 8007c46:	609a      	str	r2, [r3, #8]
}
 8007c48:	bf00      	nop
 8007c4a:	3714      	adds	r7, #20
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr
 8007c54:	40012300 	.word	0x40012300
 8007c58:	0f000001 	.word	0x0f000001

08007c5c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b084      	sub	sp, #16
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c68:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c6e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d13c      	bne.n	8007cf0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c7a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d12b      	bne.n	8007ce8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d127      	bne.n	8007ce8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c9e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d006      	beq.n	8007cb4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d119      	bne.n	8007ce8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	685a      	ldr	r2, [r3, #4]
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f022 0220 	bic.w	r2, r2, #32
 8007cc2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cc8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cd4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d105      	bne.n	8007ce8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce0:	f043 0201 	orr.w	r2, r3, #1
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007ce8:	68f8      	ldr	r0, [r7, #12]
 8007cea:	f7ff fd61 	bl	80077b0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8007cee:	e00e      	b.n	8007d0e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cf4:	f003 0310 	and.w	r3, r3, #16
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d003      	beq.n	8007d04 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8007cfc:	68f8      	ldr	r0, [r7, #12]
 8007cfe:	f7ff fd75 	bl	80077ec <HAL_ADC_ErrorCallback>
}
 8007d02:	e004      	b.n	8007d0e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	4798      	blx	r3
}
 8007d0e:	bf00      	nop
 8007d10:	3710      	adds	r7, #16
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}

08007d16 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8007d16:	b580      	push	{r7, lr}
 8007d18:	b084      	sub	sp, #16
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d22:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8007d24:	68f8      	ldr	r0, [r7, #12]
 8007d26:	f7ff fd4d 	bl	80077c4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007d2a:	bf00      	nop
 8007d2c:	3710      	adds	r7, #16
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	bd80      	pop	{r7, pc}

08007d32 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8007d32:	b580      	push	{r7, lr}
 8007d34:	b084      	sub	sp, #16
 8007d36:	af00      	add	r7, sp, #0
 8007d38:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d3e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	2240      	movs	r2, #64	; 0x40
 8007d44:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d4a:	f043 0204 	orr.w	r2, r3, #4
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007d52:	68f8      	ldr	r0, [r7, #12]
 8007d54:	f7ff fd4a 	bl	80077ec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007d58:	bf00      	nop
 8007d5a:	3710      	adds	r7, #16
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}

08007d60 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b083      	sub	sp, #12
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8007d68:	bf00      	nop
 8007d6a:	370c      	adds	r7, #12
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr

08007d74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b085      	sub	sp, #20
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f003 0307 	and.w	r3, r3, #7
 8007d82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007d84:	4b0c      	ldr	r3, [pc, #48]	; (8007db8 <__NVIC_SetPriorityGrouping+0x44>)
 8007d86:	68db      	ldr	r3, [r3, #12]
 8007d88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007d8a:	68ba      	ldr	r2, [r7, #8]
 8007d8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007d90:	4013      	ands	r3, r2
 8007d92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007d9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007da0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007da4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007da6:	4a04      	ldr	r2, [pc, #16]	; (8007db8 <__NVIC_SetPriorityGrouping+0x44>)
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	60d3      	str	r3, [r2, #12]
}
 8007dac:	bf00      	nop
 8007dae:	3714      	adds	r7, #20
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr
 8007db8:	e000ed00 	.word	0xe000ed00

08007dbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007dc0:	4b04      	ldr	r3, [pc, #16]	; (8007dd4 <__NVIC_GetPriorityGrouping+0x18>)
 8007dc2:	68db      	ldr	r3, [r3, #12]
 8007dc4:	0a1b      	lsrs	r3, r3, #8
 8007dc6:	f003 0307 	and.w	r3, r3, #7
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr
 8007dd4:	e000ed00 	.word	0xe000ed00

08007dd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b083      	sub	sp, #12
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	4603      	mov	r3, r0
 8007de0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	db0b      	blt.n	8007e02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007dea:	79fb      	ldrb	r3, [r7, #7]
 8007dec:	f003 021f 	and.w	r2, r3, #31
 8007df0:	4907      	ldr	r1, [pc, #28]	; (8007e10 <__NVIC_EnableIRQ+0x38>)
 8007df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007df6:	095b      	lsrs	r3, r3, #5
 8007df8:	2001      	movs	r0, #1
 8007dfa:	fa00 f202 	lsl.w	r2, r0, r2
 8007dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007e02:	bf00      	nop
 8007e04:	370c      	adds	r7, #12
 8007e06:	46bd      	mov	sp, r7
 8007e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0c:	4770      	bx	lr
 8007e0e:	bf00      	nop
 8007e10:	e000e100 	.word	0xe000e100

08007e14 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b083      	sub	sp, #12
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	db12      	blt.n	8007e4c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007e26:	79fb      	ldrb	r3, [r7, #7]
 8007e28:	f003 021f 	and.w	r2, r3, #31
 8007e2c:	490a      	ldr	r1, [pc, #40]	; (8007e58 <__NVIC_DisableIRQ+0x44>)
 8007e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e32:	095b      	lsrs	r3, r3, #5
 8007e34:	2001      	movs	r0, #1
 8007e36:	fa00 f202 	lsl.w	r2, r0, r2
 8007e3a:	3320      	adds	r3, #32
 8007e3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8007e40:	f3bf 8f4f 	dsb	sy
}
 8007e44:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007e46:	f3bf 8f6f 	isb	sy
}
 8007e4a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8007e4c:	bf00      	nop
 8007e4e:	370c      	adds	r7, #12
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr
 8007e58:	e000e100 	.word	0xe000e100

08007e5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b083      	sub	sp, #12
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	4603      	mov	r3, r0
 8007e64:	6039      	str	r1, [r7, #0]
 8007e66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007e68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	db0a      	blt.n	8007e86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	b2da      	uxtb	r2, r3
 8007e74:	490c      	ldr	r1, [pc, #48]	; (8007ea8 <__NVIC_SetPriority+0x4c>)
 8007e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e7a:	0112      	lsls	r2, r2, #4
 8007e7c:	b2d2      	uxtb	r2, r2
 8007e7e:	440b      	add	r3, r1
 8007e80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007e84:	e00a      	b.n	8007e9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	b2da      	uxtb	r2, r3
 8007e8a:	4908      	ldr	r1, [pc, #32]	; (8007eac <__NVIC_SetPriority+0x50>)
 8007e8c:	79fb      	ldrb	r3, [r7, #7]
 8007e8e:	f003 030f 	and.w	r3, r3, #15
 8007e92:	3b04      	subs	r3, #4
 8007e94:	0112      	lsls	r2, r2, #4
 8007e96:	b2d2      	uxtb	r2, r2
 8007e98:	440b      	add	r3, r1
 8007e9a:	761a      	strb	r2, [r3, #24]
}
 8007e9c:	bf00      	nop
 8007e9e:	370c      	adds	r7, #12
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr
 8007ea8:	e000e100 	.word	0xe000e100
 8007eac:	e000ed00 	.word	0xe000ed00

08007eb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b089      	sub	sp, #36	; 0x24
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	60b9      	str	r1, [r7, #8]
 8007eba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f003 0307 	and.w	r3, r3, #7
 8007ec2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007ec4:	69fb      	ldr	r3, [r7, #28]
 8007ec6:	f1c3 0307 	rsb	r3, r3, #7
 8007eca:	2b04      	cmp	r3, #4
 8007ecc:	bf28      	it	cs
 8007ece:	2304      	movcs	r3, #4
 8007ed0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007ed2:	69fb      	ldr	r3, [r7, #28]
 8007ed4:	3304      	adds	r3, #4
 8007ed6:	2b06      	cmp	r3, #6
 8007ed8:	d902      	bls.n	8007ee0 <NVIC_EncodePriority+0x30>
 8007eda:	69fb      	ldr	r3, [r7, #28]
 8007edc:	3b03      	subs	r3, #3
 8007ede:	e000      	b.n	8007ee2 <NVIC_EncodePriority+0x32>
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ee8:	69bb      	ldr	r3, [r7, #24]
 8007eea:	fa02 f303 	lsl.w	r3, r2, r3
 8007eee:	43da      	mvns	r2, r3
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	401a      	ands	r2, r3
 8007ef4:	697b      	ldr	r3, [r7, #20]
 8007ef6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007ef8:	f04f 31ff 	mov.w	r1, #4294967295
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	fa01 f303 	lsl.w	r3, r1, r3
 8007f02:	43d9      	mvns	r1, r3
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f08:	4313      	orrs	r3, r2
         );
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3724      	adds	r7, #36	; 0x24
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr
	...

08007f18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b082      	sub	sp, #8
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	3b01      	subs	r3, #1
 8007f24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007f28:	d301      	bcc.n	8007f2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	e00f      	b.n	8007f4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007f2e:	4a0a      	ldr	r2, [pc, #40]	; (8007f58 <SysTick_Config+0x40>)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	3b01      	subs	r3, #1
 8007f34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007f36:	210f      	movs	r1, #15
 8007f38:	f04f 30ff 	mov.w	r0, #4294967295
 8007f3c:	f7ff ff8e 	bl	8007e5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007f40:	4b05      	ldr	r3, [pc, #20]	; (8007f58 <SysTick_Config+0x40>)
 8007f42:	2200      	movs	r2, #0
 8007f44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007f46:	4b04      	ldr	r3, [pc, #16]	; (8007f58 <SysTick_Config+0x40>)
 8007f48:	2207      	movs	r2, #7
 8007f4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007f4c:	2300      	movs	r3, #0
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3708      	adds	r7, #8
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}
 8007f56:	bf00      	nop
 8007f58:	e000e010 	.word	0xe000e010

08007f5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b082      	sub	sp, #8
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f7ff ff05 	bl	8007d74 <__NVIC_SetPriorityGrouping>
}
 8007f6a:	bf00      	nop
 8007f6c:	3708      	adds	r7, #8
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd80      	pop	{r7, pc}

08007f72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007f72:	b580      	push	{r7, lr}
 8007f74:	b086      	sub	sp, #24
 8007f76:	af00      	add	r7, sp, #0
 8007f78:	4603      	mov	r3, r0
 8007f7a:	60b9      	str	r1, [r7, #8]
 8007f7c:	607a      	str	r2, [r7, #4]
 8007f7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007f80:	2300      	movs	r3, #0
 8007f82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007f84:	f7ff ff1a 	bl	8007dbc <__NVIC_GetPriorityGrouping>
 8007f88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	68b9      	ldr	r1, [r7, #8]
 8007f8e:	6978      	ldr	r0, [r7, #20]
 8007f90:	f7ff ff8e 	bl	8007eb0 <NVIC_EncodePriority>
 8007f94:	4602      	mov	r2, r0
 8007f96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f9a:	4611      	mov	r1, r2
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	f7ff ff5d 	bl	8007e5c <__NVIC_SetPriority>
}
 8007fa2:	bf00      	nop
 8007fa4:	3718      	adds	r7, #24
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}

08007faa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007faa:	b580      	push	{r7, lr}
 8007fac:	b082      	sub	sp, #8
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007fb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f7ff ff0d 	bl	8007dd8 <__NVIC_EnableIRQ>
}
 8007fbe:	bf00      	nop
 8007fc0:	3708      	adds	r7, #8
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}

08007fc6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007fc6:	b580      	push	{r7, lr}
 8007fc8:	b082      	sub	sp, #8
 8007fca:	af00      	add	r7, sp, #0
 8007fcc:	4603      	mov	r3, r0
 8007fce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8007fd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f7ff ff1d 	bl	8007e14 <__NVIC_DisableIRQ>
}
 8007fda:	bf00      	nop
 8007fdc:	3708      	adds	r7, #8
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bd80      	pop	{r7, pc}

08007fe2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007fe2:	b580      	push	{r7, lr}
 8007fe4:	b082      	sub	sp, #8
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f7ff ff94 	bl	8007f18 <SysTick_Config>
 8007ff0:	4603      	mov	r3, r0
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	3708      	adds	r7, #8
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}
	...

08007ffc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b086      	sub	sp, #24
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008004:	2300      	movs	r3, #0
 8008006:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8008008:	f7ff f94a 	bl	80072a0 <HAL_GetTick>
 800800c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d101      	bne.n	8008018 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008014:	2301      	movs	r3, #1
 8008016:	e099      	b.n	800814c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2200      	movs	r2, #0
 800801c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2202      	movs	r2, #2
 8008024:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	681a      	ldr	r2, [r3, #0]
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f022 0201 	bic.w	r2, r2, #1
 8008036:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008038:	e00f      	b.n	800805a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800803a:	f7ff f931 	bl	80072a0 <HAL_GetTick>
 800803e:	4602      	mov	r2, r0
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	1ad3      	subs	r3, r2, r3
 8008044:	2b05      	cmp	r3, #5
 8008046:	d908      	bls.n	800805a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2220      	movs	r2, #32
 800804c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2203      	movs	r2, #3
 8008052:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8008056:	2303      	movs	r3, #3
 8008058:	e078      	b.n	800814c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f003 0301 	and.w	r3, r3, #1
 8008064:	2b00      	cmp	r3, #0
 8008066:	d1e8      	bne.n	800803a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008070:	697a      	ldr	r2, [r7, #20]
 8008072:	4b38      	ldr	r3, [pc, #224]	; (8008154 <HAL_DMA_Init+0x158>)
 8008074:	4013      	ands	r3, r2
 8008076:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	685a      	ldr	r2, [r3, #4]
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	689b      	ldr	r3, [r3, #8]
 8008080:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008086:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	691b      	ldr	r3, [r3, #16]
 800808c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008092:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	699b      	ldr	r3, [r3, #24]
 8008098:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800809e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6a1b      	ldr	r3, [r3, #32]
 80080a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80080a6:	697a      	ldr	r2, [r7, #20]
 80080a8:	4313      	orrs	r3, r2
 80080aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080b0:	2b04      	cmp	r3, #4
 80080b2:	d107      	bne.n	80080c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080bc:	4313      	orrs	r3, r2
 80080be:	697a      	ldr	r2, [r7, #20]
 80080c0:	4313      	orrs	r3, r2
 80080c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	697a      	ldr	r2, [r7, #20]
 80080ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	695b      	ldr	r3, [r3, #20]
 80080d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80080d4:	697b      	ldr	r3, [r7, #20]
 80080d6:	f023 0307 	bic.w	r3, r3, #7
 80080da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080e0:	697a      	ldr	r2, [r7, #20]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ea:	2b04      	cmp	r3, #4
 80080ec:	d117      	bne.n	800811e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080f2:	697a      	ldr	r2, [r7, #20]
 80080f4:	4313      	orrs	r3, r2
 80080f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d00e      	beq.n	800811e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f000 fafb 	bl	80086fc <DMA_CheckFifoParam>
 8008106:	4603      	mov	r3, r0
 8008108:	2b00      	cmp	r3, #0
 800810a:	d008      	beq.n	800811e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2240      	movs	r2, #64	; 0x40
 8008110:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2201      	movs	r2, #1
 8008116:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800811a:	2301      	movs	r3, #1
 800811c:	e016      	b.n	800814c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	697a      	ldr	r2, [r7, #20]
 8008124:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f000 fab2 	bl	8008690 <DMA_CalcBaseAndBitshift>
 800812c:	4603      	mov	r3, r0
 800812e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008134:	223f      	movs	r2, #63	; 0x3f
 8008136:	409a      	lsls	r2, r3
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2200      	movs	r2, #0
 8008140:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2201      	movs	r2, #1
 8008146:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800814a:	2300      	movs	r3, #0
}
 800814c:	4618      	mov	r0, r3
 800814e:	3718      	adds	r7, #24
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}
 8008154:	f010803f 	.word	0xf010803f

08008158 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b084      	sub	sp, #16
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d101      	bne.n	800816a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8008166:	2301      	movs	r3, #1
 8008168:	e050      	b.n	800820c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008170:	b2db      	uxtb	r3, r3
 8008172:	2b02      	cmp	r3, #2
 8008174:	d101      	bne.n	800817a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8008176:	2302      	movs	r3, #2
 8008178:	e048      	b.n	800820c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	681a      	ldr	r2, [r3, #0]
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f022 0201 	bic.w	r2, r2, #1
 8008188:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	2200      	movs	r2, #0
 8008190:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	2200      	movs	r2, #0
 8008198:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2200      	movs	r2, #0
 80081a0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	2200      	movs	r2, #0
 80081a8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	2200      	movs	r2, #0
 80081b0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	2221      	movs	r2, #33	; 0x21
 80081b8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f000 fa68 	bl	8008690 <DMA_CalcBaseAndBitshift>
 80081c0:	4603      	mov	r3, r0
 80081c2:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2200      	movs	r2, #0
 80081c8:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2200      	movs	r2, #0
 80081ce:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2200      	movs	r2, #0
 80081d4:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2200      	movs	r2, #0
 80081da:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2200      	movs	r2, #0
 80081e0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2200      	movs	r2, #0
 80081e6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081ec:	223f      	movs	r2, #63	; 0x3f
 80081ee:	409a      	lsls	r2, r3
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2200      	movs	r2, #0
 80081f8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2200      	movs	r2, #0
 80081fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2200      	movs	r2, #0
 8008206:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800820a:	2300      	movs	r3, #0
}
 800820c:	4618      	mov	r0, r3
 800820e:	3710      	adds	r7, #16
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}

08008214 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b086      	sub	sp, #24
 8008218:	af00      	add	r7, sp, #0
 800821a:	60f8      	str	r0, [r7, #12]
 800821c:	60b9      	str	r1, [r7, #8]
 800821e:	607a      	str	r2, [r7, #4]
 8008220:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008222:	2300      	movs	r3, #0
 8008224:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800822a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008232:	2b01      	cmp	r3, #1
 8008234:	d101      	bne.n	800823a <HAL_DMA_Start_IT+0x26>
 8008236:	2302      	movs	r3, #2
 8008238:	e040      	b.n	80082bc <HAL_DMA_Start_IT+0xa8>
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	2201      	movs	r2, #1
 800823e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008248:	b2db      	uxtb	r3, r3
 800824a:	2b01      	cmp	r3, #1
 800824c:	d12f      	bne.n	80082ae <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	2202      	movs	r2, #2
 8008252:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2200      	movs	r2, #0
 800825a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	68b9      	ldr	r1, [r7, #8]
 8008262:	68f8      	ldr	r0, [r7, #12]
 8008264:	f000 f9e6 	bl	8008634 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800826c:	223f      	movs	r2, #63	; 0x3f
 800826e:	409a      	lsls	r2, r3
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	681a      	ldr	r2, [r3, #0]
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f042 0216 	orr.w	r2, r2, #22
 8008282:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008288:	2b00      	cmp	r3, #0
 800828a:	d007      	beq.n	800829c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	681a      	ldr	r2, [r3, #0]
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f042 0208 	orr.w	r2, r2, #8
 800829a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f042 0201 	orr.w	r2, r2, #1
 80082aa:	601a      	str	r2, [r3, #0]
 80082ac:	e005      	b.n	80082ba <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	2200      	movs	r2, #0
 80082b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80082b6:	2302      	movs	r3, #2
 80082b8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80082ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80082bc:	4618      	mov	r0, r3
 80082be:	3718      	adds	r7, #24
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}

080082c4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b083      	sub	sp, #12
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80082d2:	b2db      	uxtb	r3, r3
 80082d4:	2b02      	cmp	r3, #2
 80082d6:	d004      	beq.n	80082e2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2280      	movs	r2, #128	; 0x80
 80082dc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80082de:	2301      	movs	r3, #1
 80082e0:	e00c      	b.n	80082fc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2205      	movs	r2, #5
 80082e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	681a      	ldr	r2, [r3, #0]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f022 0201 	bic.w	r2, r2, #1
 80082f8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80082fa:	2300      	movs	r3, #0
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	370c      	adds	r7, #12
 8008300:	46bd      	mov	sp, r7
 8008302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008306:	4770      	bx	lr

08008308 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b086      	sub	sp, #24
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008310:	2300      	movs	r3, #0
 8008312:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008314:	4b8e      	ldr	r3, [pc, #568]	; (8008550 <HAL_DMA_IRQHandler+0x248>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a8e      	ldr	r2, [pc, #568]	; (8008554 <HAL_DMA_IRQHandler+0x24c>)
 800831a:	fba2 2303 	umull	r2, r3, r2, r3
 800831e:	0a9b      	lsrs	r3, r3, #10
 8008320:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008326:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008332:	2208      	movs	r2, #8
 8008334:	409a      	lsls	r2, r3
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	4013      	ands	r3, r2
 800833a:	2b00      	cmp	r3, #0
 800833c:	d01a      	beq.n	8008374 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f003 0304 	and.w	r3, r3, #4
 8008348:	2b00      	cmp	r3, #0
 800834a:	d013      	beq.n	8008374 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	681a      	ldr	r2, [r3, #0]
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f022 0204 	bic.w	r2, r2, #4
 800835a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008360:	2208      	movs	r2, #8
 8008362:	409a      	lsls	r2, r3
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800836c:	f043 0201 	orr.w	r2, r3, #1
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008378:	2201      	movs	r2, #1
 800837a:	409a      	lsls	r2, r3
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	4013      	ands	r3, r2
 8008380:	2b00      	cmp	r3, #0
 8008382:	d012      	beq.n	80083aa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	695b      	ldr	r3, [r3, #20]
 800838a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800838e:	2b00      	cmp	r3, #0
 8008390:	d00b      	beq.n	80083aa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008396:	2201      	movs	r2, #1
 8008398:	409a      	lsls	r2, r3
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083a2:	f043 0202 	orr.w	r2, r3, #2
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083ae:	2204      	movs	r2, #4
 80083b0:	409a      	lsls	r2, r3
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	4013      	ands	r3, r2
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d012      	beq.n	80083e0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f003 0302 	and.w	r3, r3, #2
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d00b      	beq.n	80083e0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083cc:	2204      	movs	r2, #4
 80083ce:	409a      	lsls	r2, r3
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083d8:	f043 0204 	orr.w	r2, r3, #4
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083e4:	2210      	movs	r2, #16
 80083e6:	409a      	lsls	r2, r3
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	4013      	ands	r3, r2
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d043      	beq.n	8008478 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f003 0308 	and.w	r3, r3, #8
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d03c      	beq.n	8008478 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008402:	2210      	movs	r2, #16
 8008404:	409a      	lsls	r2, r3
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008414:	2b00      	cmp	r3, #0
 8008416:	d018      	beq.n	800844a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008422:	2b00      	cmp	r3, #0
 8008424:	d108      	bne.n	8008438 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800842a:	2b00      	cmp	r3, #0
 800842c:	d024      	beq.n	8008478 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	4798      	blx	r3
 8008436:	e01f      	b.n	8008478 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800843c:	2b00      	cmp	r3, #0
 800843e:	d01b      	beq.n	8008478 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	4798      	blx	r3
 8008448:	e016      	b.n	8008478 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008454:	2b00      	cmp	r3, #0
 8008456:	d107      	bne.n	8008468 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	681a      	ldr	r2, [r3, #0]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f022 0208 	bic.w	r2, r2, #8
 8008466:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800846c:	2b00      	cmp	r3, #0
 800846e:	d003      	beq.n	8008478 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800847c:	2220      	movs	r2, #32
 800847e:	409a      	lsls	r2, r3
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	4013      	ands	r3, r2
 8008484:	2b00      	cmp	r3, #0
 8008486:	f000 808f 	beq.w	80085a8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f003 0310 	and.w	r3, r3, #16
 8008494:	2b00      	cmp	r3, #0
 8008496:	f000 8087 	beq.w	80085a8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800849e:	2220      	movs	r2, #32
 80084a0:	409a      	lsls	r2, r3
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	2b05      	cmp	r3, #5
 80084b0:	d136      	bne.n	8008520 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f022 0216 	bic.w	r2, r2, #22
 80084c0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	695a      	ldr	r2, [r3, #20]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80084d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d103      	bne.n	80084e2 <HAL_DMA_IRQHandler+0x1da>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d007      	beq.n	80084f2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	681a      	ldr	r2, [r3, #0]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f022 0208 	bic.w	r2, r2, #8
 80084f0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084f6:	223f      	movs	r2, #63	; 0x3f
 80084f8:	409a      	lsls	r2, r3
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2200      	movs	r2, #0
 8008502:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2201      	movs	r2, #1
 800850a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008512:	2b00      	cmp	r3, #0
 8008514:	d07e      	beq.n	8008614 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	4798      	blx	r3
        }
        return;
 800851e:	e079      	b.n	8008614 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800852a:	2b00      	cmp	r3, #0
 800852c:	d01d      	beq.n	800856a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008538:	2b00      	cmp	r3, #0
 800853a:	d10d      	bne.n	8008558 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008540:	2b00      	cmp	r3, #0
 8008542:	d031      	beq.n	80085a8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	4798      	blx	r3
 800854c:	e02c      	b.n	80085a8 <HAL_DMA_IRQHandler+0x2a0>
 800854e:	bf00      	nop
 8008550:	20000000 	.word	0x20000000
 8008554:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800855c:	2b00      	cmp	r3, #0
 800855e:	d023      	beq.n	80085a8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008564:	6878      	ldr	r0, [r7, #4]
 8008566:	4798      	blx	r3
 8008568:	e01e      	b.n	80085a8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008574:	2b00      	cmp	r3, #0
 8008576:	d10f      	bne.n	8008598 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f022 0210 	bic.w	r2, r2, #16
 8008586:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2200      	movs	r2, #0
 800858c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2201      	movs	r2, #1
 8008594:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800859c:	2b00      	cmp	r3, #0
 800859e:	d003      	beq.n	80085a8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085a4:	6878      	ldr	r0, [r7, #4]
 80085a6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d032      	beq.n	8008616 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085b4:	f003 0301 	and.w	r3, r3, #1
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d022      	beq.n	8008602 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2205      	movs	r2, #5
 80085c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	681a      	ldr	r2, [r3, #0]
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f022 0201 	bic.w	r2, r2, #1
 80085d2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	3301      	adds	r3, #1
 80085d8:	60bb      	str	r3, [r7, #8]
 80085da:	697a      	ldr	r2, [r7, #20]
 80085dc:	429a      	cmp	r2, r3
 80085de:	d307      	bcc.n	80085f0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f003 0301 	and.w	r3, r3, #1
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d1f2      	bne.n	80085d4 <HAL_DMA_IRQHandler+0x2cc>
 80085ee:	e000      	b.n	80085f2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80085f0:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2200      	movs	r2, #0
 80085f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2201      	movs	r2, #1
 80085fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008606:	2b00      	cmp	r3, #0
 8008608:	d005      	beq.n	8008616 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	4798      	blx	r3
 8008612:	e000      	b.n	8008616 <HAL_DMA_IRQHandler+0x30e>
        return;
 8008614:	bf00      	nop
    }
  }
}
 8008616:	3718      	adds	r7, #24
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}

0800861c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800861c:	b480      	push	{r7}
 800861e:	b083      	sub	sp, #12
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8008628:	4618      	mov	r0, r3
 800862a:	370c      	adds	r7, #12
 800862c:	46bd      	mov	sp, r7
 800862e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008632:	4770      	bx	lr

08008634 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008634:	b480      	push	{r7}
 8008636:	b085      	sub	sp, #20
 8008638:	af00      	add	r7, sp, #0
 800863a:	60f8      	str	r0, [r7, #12]
 800863c:	60b9      	str	r1, [r7, #8]
 800863e:	607a      	str	r2, [r7, #4]
 8008640:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	681a      	ldr	r2, [r3, #0]
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008650:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	683a      	ldr	r2, [r7, #0]
 8008658:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	689b      	ldr	r3, [r3, #8]
 800865e:	2b40      	cmp	r3, #64	; 0x40
 8008660:	d108      	bne.n	8008674 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	687a      	ldr	r2, [r7, #4]
 8008668:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	68ba      	ldr	r2, [r7, #8]
 8008670:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008672:	e007      	b.n	8008684 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	68ba      	ldr	r2, [r7, #8]
 800867a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	687a      	ldr	r2, [r7, #4]
 8008682:	60da      	str	r2, [r3, #12]
}
 8008684:	bf00      	nop
 8008686:	3714      	adds	r7, #20
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr

08008690 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008690:	b480      	push	{r7}
 8008692:	b085      	sub	sp, #20
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	b2db      	uxtb	r3, r3
 800869e:	3b10      	subs	r3, #16
 80086a0:	4a14      	ldr	r2, [pc, #80]	; (80086f4 <DMA_CalcBaseAndBitshift+0x64>)
 80086a2:	fba2 2303 	umull	r2, r3, r2, r3
 80086a6:	091b      	lsrs	r3, r3, #4
 80086a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80086aa:	4a13      	ldr	r2, [pc, #76]	; (80086f8 <DMA_CalcBaseAndBitshift+0x68>)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	4413      	add	r3, r2
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	461a      	mov	r2, r3
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2b03      	cmp	r3, #3
 80086bc:	d909      	bls.n	80086d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80086c6:	f023 0303 	bic.w	r3, r3, #3
 80086ca:	1d1a      	adds	r2, r3, #4
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	659a      	str	r2, [r3, #88]	; 0x58
 80086d0:	e007      	b.n	80086e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80086da:	f023 0303 	bic.w	r3, r3, #3
 80086de:	687a      	ldr	r2, [r7, #4]
 80086e0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3714      	adds	r7, #20
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr
 80086f2:	bf00      	nop
 80086f4:	aaaaaaab 	.word	0xaaaaaaab
 80086f8:	080200a4 	.word	0x080200a4

080086fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b085      	sub	sp, #20
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008704:	2300      	movs	r3, #0
 8008706:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800870c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	699b      	ldr	r3, [r3, #24]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d11f      	bne.n	8008756 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	2b03      	cmp	r3, #3
 800871a:	d856      	bhi.n	80087ca <DMA_CheckFifoParam+0xce>
 800871c:	a201      	add	r2, pc, #4	; (adr r2, 8008724 <DMA_CheckFifoParam+0x28>)
 800871e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008722:	bf00      	nop
 8008724:	08008735 	.word	0x08008735
 8008728:	08008747 	.word	0x08008747
 800872c:	08008735 	.word	0x08008735
 8008730:	080087cb 	.word	0x080087cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008738:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800873c:	2b00      	cmp	r3, #0
 800873e:	d046      	beq.n	80087ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008744:	e043      	b.n	80087ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800874a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800874e:	d140      	bne.n	80087d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8008750:	2301      	movs	r3, #1
 8008752:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008754:	e03d      	b.n	80087d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	699b      	ldr	r3, [r3, #24]
 800875a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800875e:	d121      	bne.n	80087a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	2b03      	cmp	r3, #3
 8008764:	d837      	bhi.n	80087d6 <DMA_CheckFifoParam+0xda>
 8008766:	a201      	add	r2, pc, #4	; (adr r2, 800876c <DMA_CheckFifoParam+0x70>)
 8008768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800876c:	0800877d 	.word	0x0800877d
 8008770:	08008783 	.word	0x08008783
 8008774:	0800877d 	.word	0x0800877d
 8008778:	08008795 	.word	0x08008795
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800877c:	2301      	movs	r3, #1
 800877e:	73fb      	strb	r3, [r7, #15]
      break;
 8008780:	e030      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008786:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800878a:	2b00      	cmp	r3, #0
 800878c:	d025      	beq.n	80087da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008792:	e022      	b.n	80087da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008798:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800879c:	d11f      	bne.n	80087de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800879e:	2301      	movs	r3, #1
 80087a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80087a2:	e01c      	b.n	80087de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	2b02      	cmp	r3, #2
 80087a8:	d903      	bls.n	80087b2 <DMA_CheckFifoParam+0xb6>
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	2b03      	cmp	r3, #3
 80087ae:	d003      	beq.n	80087b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80087b0:	e018      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80087b2:	2301      	movs	r3, #1
 80087b4:	73fb      	strb	r3, [r7, #15]
      break;
 80087b6:	e015      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d00e      	beq.n	80087e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80087c4:	2301      	movs	r3, #1
 80087c6:	73fb      	strb	r3, [r7, #15]
      break;
 80087c8:	e00b      	b.n	80087e2 <DMA_CheckFifoParam+0xe6>
      break;
 80087ca:	bf00      	nop
 80087cc:	e00a      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;
 80087ce:	bf00      	nop
 80087d0:	e008      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;
 80087d2:	bf00      	nop
 80087d4:	e006      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;
 80087d6:	bf00      	nop
 80087d8:	e004      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;
 80087da:	bf00      	nop
 80087dc:	e002      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80087de:	bf00      	nop
 80087e0:	e000      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;
 80087e2:	bf00      	nop
    }
  } 
  
  return status; 
 80087e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80087e6:	4618      	mov	r0, r3
 80087e8:	3714      	adds	r7, #20
 80087ea:	46bd      	mov	sp, r7
 80087ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f0:	4770      	bx	lr
 80087f2:	bf00      	nop

080087f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b089      	sub	sp, #36	; 0x24
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
 80087fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80087fe:	2300      	movs	r3, #0
 8008800:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008802:	2300      	movs	r3, #0
 8008804:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008806:	2300      	movs	r3, #0
 8008808:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800880a:	2300      	movs	r3, #0
 800880c:	61fb      	str	r3, [r7, #28]
 800880e:	e159      	b.n	8008ac4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008810:	2201      	movs	r2, #1
 8008812:	69fb      	ldr	r3, [r7, #28]
 8008814:	fa02 f303 	lsl.w	r3, r2, r3
 8008818:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	697a      	ldr	r2, [r7, #20]
 8008820:	4013      	ands	r3, r2
 8008822:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008824:	693a      	ldr	r2, [r7, #16]
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	429a      	cmp	r2, r3
 800882a:	f040 8148 	bne.w	8008abe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	2b01      	cmp	r3, #1
 8008834:	d00b      	beq.n	800884e <HAL_GPIO_Init+0x5a>
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	685b      	ldr	r3, [r3, #4]
 800883a:	2b02      	cmp	r3, #2
 800883c:	d007      	beq.n	800884e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008842:	2b11      	cmp	r3, #17
 8008844:	d003      	beq.n	800884e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	2b12      	cmp	r3, #18
 800884c:	d130      	bne.n	80088b0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	689b      	ldr	r3, [r3, #8]
 8008852:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008854:	69fb      	ldr	r3, [r7, #28]
 8008856:	005b      	lsls	r3, r3, #1
 8008858:	2203      	movs	r2, #3
 800885a:	fa02 f303 	lsl.w	r3, r2, r3
 800885e:	43db      	mvns	r3, r3
 8008860:	69ba      	ldr	r2, [r7, #24]
 8008862:	4013      	ands	r3, r2
 8008864:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	68da      	ldr	r2, [r3, #12]
 800886a:	69fb      	ldr	r3, [r7, #28]
 800886c:	005b      	lsls	r3, r3, #1
 800886e:	fa02 f303 	lsl.w	r3, r2, r3
 8008872:	69ba      	ldr	r2, [r7, #24]
 8008874:	4313      	orrs	r3, r2
 8008876:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	69ba      	ldr	r2, [r7, #24]
 800887c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008884:	2201      	movs	r2, #1
 8008886:	69fb      	ldr	r3, [r7, #28]
 8008888:	fa02 f303 	lsl.w	r3, r2, r3
 800888c:	43db      	mvns	r3, r3
 800888e:	69ba      	ldr	r2, [r7, #24]
 8008890:	4013      	ands	r3, r2
 8008892:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	091b      	lsrs	r3, r3, #4
 800889a:	f003 0201 	and.w	r2, r3, #1
 800889e:	69fb      	ldr	r3, [r7, #28]
 80088a0:	fa02 f303 	lsl.w	r3, r2, r3
 80088a4:	69ba      	ldr	r2, [r7, #24]
 80088a6:	4313      	orrs	r3, r2
 80088a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	69ba      	ldr	r2, [r7, #24]
 80088ae:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	68db      	ldr	r3, [r3, #12]
 80088b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80088b6:	69fb      	ldr	r3, [r7, #28]
 80088b8:	005b      	lsls	r3, r3, #1
 80088ba:	2203      	movs	r2, #3
 80088bc:	fa02 f303 	lsl.w	r3, r2, r3
 80088c0:	43db      	mvns	r3, r3
 80088c2:	69ba      	ldr	r2, [r7, #24]
 80088c4:	4013      	ands	r3, r2
 80088c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	689a      	ldr	r2, [r3, #8]
 80088cc:	69fb      	ldr	r3, [r7, #28]
 80088ce:	005b      	lsls	r3, r3, #1
 80088d0:	fa02 f303 	lsl.w	r3, r2, r3
 80088d4:	69ba      	ldr	r2, [r7, #24]
 80088d6:	4313      	orrs	r3, r2
 80088d8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	69ba      	ldr	r2, [r7, #24]
 80088de:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	685b      	ldr	r3, [r3, #4]
 80088e4:	2b02      	cmp	r3, #2
 80088e6:	d003      	beq.n	80088f0 <HAL_GPIO_Init+0xfc>
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	685b      	ldr	r3, [r3, #4]
 80088ec:	2b12      	cmp	r3, #18
 80088ee:	d123      	bne.n	8008938 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80088f0:	69fb      	ldr	r3, [r7, #28]
 80088f2:	08da      	lsrs	r2, r3, #3
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	3208      	adds	r2, #8
 80088f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80088fe:	69fb      	ldr	r3, [r7, #28]
 8008900:	f003 0307 	and.w	r3, r3, #7
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	220f      	movs	r2, #15
 8008908:	fa02 f303 	lsl.w	r3, r2, r3
 800890c:	43db      	mvns	r3, r3
 800890e:	69ba      	ldr	r2, [r7, #24]
 8008910:	4013      	ands	r3, r2
 8008912:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	691a      	ldr	r2, [r3, #16]
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	f003 0307 	and.w	r3, r3, #7
 800891e:	009b      	lsls	r3, r3, #2
 8008920:	fa02 f303 	lsl.w	r3, r2, r3
 8008924:	69ba      	ldr	r2, [r7, #24]
 8008926:	4313      	orrs	r3, r2
 8008928:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800892a:	69fb      	ldr	r3, [r7, #28]
 800892c:	08da      	lsrs	r2, r3, #3
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	3208      	adds	r2, #8
 8008932:	69b9      	ldr	r1, [r7, #24]
 8008934:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800893e:	69fb      	ldr	r3, [r7, #28]
 8008940:	005b      	lsls	r3, r3, #1
 8008942:	2203      	movs	r2, #3
 8008944:	fa02 f303 	lsl.w	r3, r2, r3
 8008948:	43db      	mvns	r3, r3
 800894a:	69ba      	ldr	r2, [r7, #24]
 800894c:	4013      	ands	r3, r2
 800894e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	f003 0203 	and.w	r2, r3, #3
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	005b      	lsls	r3, r3, #1
 800895c:	fa02 f303 	lsl.w	r3, r2, r3
 8008960:	69ba      	ldr	r2, [r7, #24]
 8008962:	4313      	orrs	r3, r2
 8008964:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	69ba      	ldr	r2, [r7, #24]
 800896a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008974:	2b00      	cmp	r3, #0
 8008976:	f000 80a2 	beq.w	8008abe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800897a:	2300      	movs	r3, #0
 800897c:	60fb      	str	r3, [r7, #12]
 800897e:	4b57      	ldr	r3, [pc, #348]	; (8008adc <HAL_GPIO_Init+0x2e8>)
 8008980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008982:	4a56      	ldr	r2, [pc, #344]	; (8008adc <HAL_GPIO_Init+0x2e8>)
 8008984:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008988:	6453      	str	r3, [r2, #68]	; 0x44
 800898a:	4b54      	ldr	r3, [pc, #336]	; (8008adc <HAL_GPIO_Init+0x2e8>)
 800898c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800898e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008992:	60fb      	str	r3, [r7, #12]
 8008994:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008996:	4a52      	ldr	r2, [pc, #328]	; (8008ae0 <HAL_GPIO_Init+0x2ec>)
 8008998:	69fb      	ldr	r3, [r7, #28]
 800899a:	089b      	lsrs	r3, r3, #2
 800899c:	3302      	adds	r3, #2
 800899e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80089a4:	69fb      	ldr	r3, [r7, #28]
 80089a6:	f003 0303 	and.w	r3, r3, #3
 80089aa:	009b      	lsls	r3, r3, #2
 80089ac:	220f      	movs	r2, #15
 80089ae:	fa02 f303 	lsl.w	r3, r2, r3
 80089b2:	43db      	mvns	r3, r3
 80089b4:	69ba      	ldr	r2, [r7, #24]
 80089b6:	4013      	ands	r3, r2
 80089b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	4a49      	ldr	r2, [pc, #292]	; (8008ae4 <HAL_GPIO_Init+0x2f0>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d019      	beq.n	80089f6 <HAL_GPIO_Init+0x202>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	4a48      	ldr	r2, [pc, #288]	; (8008ae8 <HAL_GPIO_Init+0x2f4>)
 80089c6:	4293      	cmp	r3, r2
 80089c8:	d013      	beq.n	80089f2 <HAL_GPIO_Init+0x1fe>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	4a47      	ldr	r2, [pc, #284]	; (8008aec <HAL_GPIO_Init+0x2f8>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d00d      	beq.n	80089ee <HAL_GPIO_Init+0x1fa>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	4a46      	ldr	r2, [pc, #280]	; (8008af0 <HAL_GPIO_Init+0x2fc>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d007      	beq.n	80089ea <HAL_GPIO_Init+0x1f6>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	4a45      	ldr	r2, [pc, #276]	; (8008af4 <HAL_GPIO_Init+0x300>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d101      	bne.n	80089e6 <HAL_GPIO_Init+0x1f2>
 80089e2:	2304      	movs	r3, #4
 80089e4:	e008      	b.n	80089f8 <HAL_GPIO_Init+0x204>
 80089e6:	2307      	movs	r3, #7
 80089e8:	e006      	b.n	80089f8 <HAL_GPIO_Init+0x204>
 80089ea:	2303      	movs	r3, #3
 80089ec:	e004      	b.n	80089f8 <HAL_GPIO_Init+0x204>
 80089ee:	2302      	movs	r3, #2
 80089f0:	e002      	b.n	80089f8 <HAL_GPIO_Init+0x204>
 80089f2:	2301      	movs	r3, #1
 80089f4:	e000      	b.n	80089f8 <HAL_GPIO_Init+0x204>
 80089f6:	2300      	movs	r3, #0
 80089f8:	69fa      	ldr	r2, [r7, #28]
 80089fa:	f002 0203 	and.w	r2, r2, #3
 80089fe:	0092      	lsls	r2, r2, #2
 8008a00:	4093      	lsls	r3, r2
 8008a02:	69ba      	ldr	r2, [r7, #24]
 8008a04:	4313      	orrs	r3, r2
 8008a06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008a08:	4935      	ldr	r1, [pc, #212]	; (8008ae0 <HAL_GPIO_Init+0x2ec>)
 8008a0a:	69fb      	ldr	r3, [r7, #28]
 8008a0c:	089b      	lsrs	r3, r3, #2
 8008a0e:	3302      	adds	r3, #2
 8008a10:	69ba      	ldr	r2, [r7, #24]
 8008a12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008a16:	4b38      	ldr	r3, [pc, #224]	; (8008af8 <HAL_GPIO_Init+0x304>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008a1c:	693b      	ldr	r3, [r7, #16]
 8008a1e:	43db      	mvns	r3, r3
 8008a20:	69ba      	ldr	r2, [r7, #24]
 8008a22:	4013      	ands	r3, r2
 8008a24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	685b      	ldr	r3, [r3, #4]
 8008a2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d003      	beq.n	8008a3a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8008a32:	69ba      	ldr	r2, [r7, #24]
 8008a34:	693b      	ldr	r3, [r7, #16]
 8008a36:	4313      	orrs	r3, r2
 8008a38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008a3a:	4a2f      	ldr	r2, [pc, #188]	; (8008af8 <HAL_GPIO_Init+0x304>)
 8008a3c:	69bb      	ldr	r3, [r7, #24]
 8008a3e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008a40:	4b2d      	ldr	r3, [pc, #180]	; (8008af8 <HAL_GPIO_Init+0x304>)
 8008a42:	685b      	ldr	r3, [r3, #4]
 8008a44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008a46:	693b      	ldr	r3, [r7, #16]
 8008a48:	43db      	mvns	r3, r3
 8008a4a:	69ba      	ldr	r2, [r7, #24]
 8008a4c:	4013      	ands	r3, r2
 8008a4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	685b      	ldr	r3, [r3, #4]
 8008a54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d003      	beq.n	8008a64 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8008a5c:	69ba      	ldr	r2, [r7, #24]
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	4313      	orrs	r3, r2
 8008a62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008a64:	4a24      	ldr	r2, [pc, #144]	; (8008af8 <HAL_GPIO_Init+0x304>)
 8008a66:	69bb      	ldr	r3, [r7, #24]
 8008a68:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008a6a:	4b23      	ldr	r3, [pc, #140]	; (8008af8 <HAL_GPIO_Init+0x304>)
 8008a6c:	689b      	ldr	r3, [r3, #8]
 8008a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	43db      	mvns	r3, r3
 8008a74:	69ba      	ldr	r2, [r7, #24]
 8008a76:	4013      	ands	r3, r2
 8008a78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	685b      	ldr	r3, [r3, #4]
 8008a7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d003      	beq.n	8008a8e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8008a86:	69ba      	ldr	r2, [r7, #24]
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	4313      	orrs	r3, r2
 8008a8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008a8e:	4a1a      	ldr	r2, [pc, #104]	; (8008af8 <HAL_GPIO_Init+0x304>)
 8008a90:	69bb      	ldr	r3, [r7, #24]
 8008a92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008a94:	4b18      	ldr	r3, [pc, #96]	; (8008af8 <HAL_GPIO_Init+0x304>)
 8008a96:	68db      	ldr	r3, [r3, #12]
 8008a98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	43db      	mvns	r3, r3
 8008a9e:	69ba      	ldr	r2, [r7, #24]
 8008aa0:	4013      	ands	r3, r2
 8008aa2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d003      	beq.n	8008ab8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8008ab0:	69ba      	ldr	r2, [r7, #24]
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	4313      	orrs	r3, r2
 8008ab6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008ab8:	4a0f      	ldr	r2, [pc, #60]	; (8008af8 <HAL_GPIO_Init+0x304>)
 8008aba:	69bb      	ldr	r3, [r7, #24]
 8008abc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008abe:	69fb      	ldr	r3, [r7, #28]
 8008ac0:	3301      	adds	r3, #1
 8008ac2:	61fb      	str	r3, [r7, #28]
 8008ac4:	69fb      	ldr	r3, [r7, #28]
 8008ac6:	2b0f      	cmp	r3, #15
 8008ac8:	f67f aea2 	bls.w	8008810 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008acc:	bf00      	nop
 8008ace:	bf00      	nop
 8008ad0:	3724      	adds	r7, #36	; 0x24
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr
 8008ada:	bf00      	nop
 8008adc:	40023800 	.word	0x40023800
 8008ae0:	40013800 	.word	0x40013800
 8008ae4:	40020000 	.word	0x40020000
 8008ae8:	40020400 	.word	0x40020400
 8008aec:	40020800 	.word	0x40020800
 8008af0:	40020c00 	.word	0x40020c00
 8008af4:	40021000 	.word	0x40021000
 8008af8:	40013c00 	.word	0x40013c00

08008afc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008afc:	b480      	push	{r7}
 8008afe:	b087      	sub	sp, #28
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
 8008b04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008b06:	2300      	movs	r3, #0
 8008b08:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008b12:	2300      	movs	r3, #0
 8008b14:	617b      	str	r3, [r7, #20]
 8008b16:	e0bb      	b.n	8008c90 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008b18:	2201      	movs	r2, #1
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8008b20:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8008b22:	683a      	ldr	r2, [r7, #0]
 8008b24:	693b      	ldr	r3, [r7, #16]
 8008b26:	4013      	ands	r3, r2
 8008b28:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8008b2a:	68fa      	ldr	r2, [r7, #12]
 8008b2c:	693b      	ldr	r3, [r7, #16]
 8008b2e:	429a      	cmp	r2, r3
 8008b30:	f040 80ab 	bne.w	8008c8a <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8008b34:	4a5c      	ldr	r2, [pc, #368]	; (8008ca8 <HAL_GPIO_DeInit+0x1ac>)
 8008b36:	697b      	ldr	r3, [r7, #20]
 8008b38:	089b      	lsrs	r3, r3, #2
 8008b3a:	3302      	adds	r3, #2
 8008b3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b40:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	f003 0303 	and.w	r3, r3, #3
 8008b48:	009b      	lsls	r3, r3, #2
 8008b4a:	220f      	movs	r2, #15
 8008b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8008b50:	68ba      	ldr	r2, [r7, #8]
 8008b52:	4013      	ands	r3, r2
 8008b54:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	4a54      	ldr	r2, [pc, #336]	; (8008cac <HAL_GPIO_DeInit+0x1b0>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d019      	beq.n	8008b92 <HAL_GPIO_DeInit+0x96>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	4a53      	ldr	r2, [pc, #332]	; (8008cb0 <HAL_GPIO_DeInit+0x1b4>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d013      	beq.n	8008b8e <HAL_GPIO_DeInit+0x92>
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	4a52      	ldr	r2, [pc, #328]	; (8008cb4 <HAL_GPIO_DeInit+0x1b8>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d00d      	beq.n	8008b8a <HAL_GPIO_DeInit+0x8e>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	4a51      	ldr	r2, [pc, #324]	; (8008cb8 <HAL_GPIO_DeInit+0x1bc>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d007      	beq.n	8008b86 <HAL_GPIO_DeInit+0x8a>
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	4a50      	ldr	r2, [pc, #320]	; (8008cbc <HAL_GPIO_DeInit+0x1c0>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d101      	bne.n	8008b82 <HAL_GPIO_DeInit+0x86>
 8008b7e:	2304      	movs	r3, #4
 8008b80:	e008      	b.n	8008b94 <HAL_GPIO_DeInit+0x98>
 8008b82:	2307      	movs	r3, #7
 8008b84:	e006      	b.n	8008b94 <HAL_GPIO_DeInit+0x98>
 8008b86:	2303      	movs	r3, #3
 8008b88:	e004      	b.n	8008b94 <HAL_GPIO_DeInit+0x98>
 8008b8a:	2302      	movs	r3, #2
 8008b8c:	e002      	b.n	8008b94 <HAL_GPIO_DeInit+0x98>
 8008b8e:	2301      	movs	r3, #1
 8008b90:	e000      	b.n	8008b94 <HAL_GPIO_DeInit+0x98>
 8008b92:	2300      	movs	r3, #0
 8008b94:	697a      	ldr	r2, [r7, #20]
 8008b96:	f002 0203 	and.w	r2, r2, #3
 8008b9a:	0092      	lsls	r2, r2, #2
 8008b9c:	4093      	lsls	r3, r2
 8008b9e:	68ba      	ldr	r2, [r7, #8]
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	d132      	bne.n	8008c0a <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8008ba4:	4b46      	ldr	r3, [pc, #280]	; (8008cc0 <HAL_GPIO_DeInit+0x1c4>)
 8008ba6:	681a      	ldr	r2, [r3, #0]
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	43db      	mvns	r3, r3
 8008bac:	4944      	ldr	r1, [pc, #272]	; (8008cc0 <HAL_GPIO_DeInit+0x1c4>)
 8008bae:	4013      	ands	r3, r2
 8008bb0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8008bb2:	4b43      	ldr	r3, [pc, #268]	; (8008cc0 <HAL_GPIO_DeInit+0x1c4>)
 8008bb4:	685a      	ldr	r2, [r3, #4]
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	43db      	mvns	r3, r3
 8008bba:	4941      	ldr	r1, [pc, #260]	; (8008cc0 <HAL_GPIO_DeInit+0x1c4>)
 8008bbc:	4013      	ands	r3, r2
 8008bbe:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8008bc0:	4b3f      	ldr	r3, [pc, #252]	; (8008cc0 <HAL_GPIO_DeInit+0x1c4>)
 8008bc2:	689a      	ldr	r2, [r3, #8]
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	43db      	mvns	r3, r3
 8008bc8:	493d      	ldr	r1, [pc, #244]	; (8008cc0 <HAL_GPIO_DeInit+0x1c4>)
 8008bca:	4013      	ands	r3, r2
 8008bcc:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8008bce:	4b3c      	ldr	r3, [pc, #240]	; (8008cc0 <HAL_GPIO_DeInit+0x1c4>)
 8008bd0:	68da      	ldr	r2, [r3, #12]
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	43db      	mvns	r3, r3
 8008bd6:	493a      	ldr	r1, [pc, #232]	; (8008cc0 <HAL_GPIO_DeInit+0x1c4>)
 8008bd8:	4013      	ands	r3, r2
 8008bda:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8008bdc:	697b      	ldr	r3, [r7, #20]
 8008bde:	f003 0303 	and.w	r3, r3, #3
 8008be2:	009b      	lsls	r3, r3, #2
 8008be4:	220f      	movs	r2, #15
 8008be6:	fa02 f303 	lsl.w	r3, r2, r3
 8008bea:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8008bec:	4a2e      	ldr	r2, [pc, #184]	; (8008ca8 <HAL_GPIO_DeInit+0x1ac>)
 8008bee:	697b      	ldr	r3, [r7, #20]
 8008bf0:	089b      	lsrs	r3, r3, #2
 8008bf2:	3302      	adds	r3, #2
 8008bf4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	43da      	mvns	r2, r3
 8008bfc:	482a      	ldr	r0, [pc, #168]	; (8008ca8 <HAL_GPIO_DeInit+0x1ac>)
 8008bfe:	697b      	ldr	r3, [r7, #20]
 8008c00:	089b      	lsrs	r3, r3, #2
 8008c02:	400a      	ands	r2, r1
 8008c04:	3302      	adds	r3, #2
 8008c06:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681a      	ldr	r2, [r3, #0]
 8008c0e:	697b      	ldr	r3, [r7, #20]
 8008c10:	005b      	lsls	r3, r3, #1
 8008c12:	2103      	movs	r1, #3
 8008c14:	fa01 f303 	lsl.w	r3, r1, r3
 8008c18:	43db      	mvns	r3, r3
 8008c1a:	401a      	ands	r2, r3
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008c20:	697b      	ldr	r3, [r7, #20]
 8008c22:	08da      	lsrs	r2, r3, #3
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	3208      	adds	r2, #8
 8008c28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	f003 0307 	and.w	r3, r3, #7
 8008c32:	009b      	lsls	r3, r3, #2
 8008c34:	220f      	movs	r2, #15
 8008c36:	fa02 f303 	lsl.w	r3, r2, r3
 8008c3a:	43db      	mvns	r3, r3
 8008c3c:	697a      	ldr	r2, [r7, #20]
 8008c3e:	08d2      	lsrs	r2, r2, #3
 8008c40:	4019      	ands	r1, r3
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	3208      	adds	r2, #8
 8008c46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	68da      	ldr	r2, [r3, #12]
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	005b      	lsls	r3, r3, #1
 8008c52:	2103      	movs	r1, #3
 8008c54:	fa01 f303 	lsl.w	r3, r1, r3
 8008c58:	43db      	mvns	r3, r3
 8008c5a:	401a      	ands	r2, r3
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	685a      	ldr	r2, [r3, #4]
 8008c64:	2101      	movs	r1, #1
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	fa01 f303 	lsl.w	r3, r1, r3
 8008c6c:	43db      	mvns	r3, r3
 8008c6e:	401a      	ands	r2, r3
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	689a      	ldr	r2, [r3, #8]
 8008c78:	697b      	ldr	r3, [r7, #20]
 8008c7a:	005b      	lsls	r3, r3, #1
 8008c7c:	2103      	movs	r1, #3
 8008c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8008c82:	43db      	mvns	r3, r3
 8008c84:	401a      	ands	r2, r3
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	3301      	adds	r3, #1
 8008c8e:	617b      	str	r3, [r7, #20]
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	2b0f      	cmp	r3, #15
 8008c94:	f67f af40 	bls.w	8008b18 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8008c98:	bf00      	nop
 8008c9a:	bf00      	nop
 8008c9c:	371c      	adds	r7, #28
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca4:	4770      	bx	lr
 8008ca6:	bf00      	nop
 8008ca8:	40013800 	.word	0x40013800
 8008cac:	40020000 	.word	0x40020000
 8008cb0:	40020400 	.word	0x40020400
 8008cb4:	40020800 	.word	0x40020800
 8008cb8:	40020c00 	.word	0x40020c00
 8008cbc:	40021000 	.word	0x40021000
 8008cc0:	40013c00 	.word	0x40013c00

08008cc4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b085      	sub	sp, #20
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	460b      	mov	r3, r1
 8008cce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	691a      	ldr	r2, [r3, #16]
 8008cd4:	887b      	ldrh	r3, [r7, #2]
 8008cd6:	4013      	ands	r3, r2
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d002      	beq.n	8008ce2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008cdc:	2301      	movs	r3, #1
 8008cde:	73fb      	strb	r3, [r7, #15]
 8008ce0:	e001      	b.n	8008ce6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ce8:	4618      	mov	r0, r3
 8008cea:	3714      	adds	r7, #20
 8008cec:	46bd      	mov	sp, r7
 8008cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf2:	4770      	bx	lr

08008cf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b083      	sub	sp, #12
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
 8008cfc:	460b      	mov	r3, r1
 8008cfe:	807b      	strh	r3, [r7, #2]
 8008d00:	4613      	mov	r3, r2
 8008d02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008d04:	787b      	ldrb	r3, [r7, #1]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d003      	beq.n	8008d12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008d0a:	887a      	ldrh	r2, [r7, #2]
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008d10:	e003      	b.n	8008d1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008d12:	887b      	ldrh	r3, [r7, #2]
 8008d14:	041a      	lsls	r2, r3, #16
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	619a      	str	r2, [r3, #24]
}
 8008d1a:	bf00      	nop
 8008d1c:	370c      	adds	r7, #12
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d24:	4770      	bx	lr
	...

08008d28 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b086      	sub	sp, #24
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d101      	bne.n	8008d3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008d36:	2301      	movs	r3, #1
 8008d38:	e25e      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f003 0301 	and.w	r3, r3, #1
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d075      	beq.n	8008e32 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008d46:	4b88      	ldr	r3, [pc, #544]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008d48:	689b      	ldr	r3, [r3, #8]
 8008d4a:	f003 030c 	and.w	r3, r3, #12
 8008d4e:	2b04      	cmp	r3, #4
 8008d50:	d00c      	beq.n	8008d6c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008d52:	4b85      	ldr	r3, [pc, #532]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008d54:	689b      	ldr	r3, [r3, #8]
 8008d56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008d5a:	2b08      	cmp	r3, #8
 8008d5c:	d112      	bne.n	8008d84 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008d5e:	4b82      	ldr	r3, [pc, #520]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008d60:	685b      	ldr	r3, [r3, #4]
 8008d62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008d66:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008d6a:	d10b      	bne.n	8008d84 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008d6c:	4b7e      	ldr	r3, [pc, #504]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d05b      	beq.n	8008e30 <HAL_RCC_OscConfig+0x108>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d157      	bne.n	8008e30 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008d80:	2301      	movs	r3, #1
 8008d82:	e239      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	685b      	ldr	r3, [r3, #4]
 8008d88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d8c:	d106      	bne.n	8008d9c <HAL_RCC_OscConfig+0x74>
 8008d8e:	4b76      	ldr	r3, [pc, #472]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	4a75      	ldr	r2, [pc, #468]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008d94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008d98:	6013      	str	r3, [r2, #0]
 8008d9a:	e01d      	b.n	8008dd8 <HAL_RCC_OscConfig+0xb0>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	685b      	ldr	r3, [r3, #4]
 8008da0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008da4:	d10c      	bne.n	8008dc0 <HAL_RCC_OscConfig+0x98>
 8008da6:	4b70      	ldr	r3, [pc, #448]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a6f      	ldr	r2, [pc, #444]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008dac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008db0:	6013      	str	r3, [r2, #0]
 8008db2:	4b6d      	ldr	r3, [pc, #436]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	4a6c      	ldr	r2, [pc, #432]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008db8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008dbc:	6013      	str	r3, [r2, #0]
 8008dbe:	e00b      	b.n	8008dd8 <HAL_RCC_OscConfig+0xb0>
 8008dc0:	4b69      	ldr	r3, [pc, #420]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	4a68      	ldr	r2, [pc, #416]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008dc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008dca:	6013      	str	r3, [r2, #0]
 8008dcc:	4b66      	ldr	r3, [pc, #408]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a65      	ldr	r2, [pc, #404]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008dd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008dd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	685b      	ldr	r3, [r3, #4]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d013      	beq.n	8008e08 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008de0:	f7fe fa5e 	bl	80072a0 <HAL_GetTick>
 8008de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008de6:	e008      	b.n	8008dfa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008de8:	f7fe fa5a 	bl	80072a0 <HAL_GetTick>
 8008dec:	4602      	mov	r2, r0
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	1ad3      	subs	r3, r2, r3
 8008df2:	2b64      	cmp	r3, #100	; 0x64
 8008df4:	d901      	bls.n	8008dfa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008df6:	2303      	movs	r3, #3
 8008df8:	e1fe      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008dfa:	4b5b      	ldr	r3, [pc, #364]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d0f0      	beq.n	8008de8 <HAL_RCC_OscConfig+0xc0>
 8008e06:	e014      	b.n	8008e32 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e08:	f7fe fa4a 	bl	80072a0 <HAL_GetTick>
 8008e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008e0e:	e008      	b.n	8008e22 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008e10:	f7fe fa46 	bl	80072a0 <HAL_GetTick>
 8008e14:	4602      	mov	r2, r0
 8008e16:	693b      	ldr	r3, [r7, #16]
 8008e18:	1ad3      	subs	r3, r2, r3
 8008e1a:	2b64      	cmp	r3, #100	; 0x64
 8008e1c:	d901      	bls.n	8008e22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008e1e:	2303      	movs	r3, #3
 8008e20:	e1ea      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008e22:	4b51      	ldr	r3, [pc, #324]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d1f0      	bne.n	8008e10 <HAL_RCC_OscConfig+0xe8>
 8008e2e:	e000      	b.n	8008e32 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f003 0302 	and.w	r3, r3, #2
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d063      	beq.n	8008f06 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008e3e:	4b4a      	ldr	r3, [pc, #296]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008e40:	689b      	ldr	r3, [r3, #8]
 8008e42:	f003 030c 	and.w	r3, r3, #12
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d00b      	beq.n	8008e62 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008e4a:	4b47      	ldr	r3, [pc, #284]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008e4c:	689b      	ldr	r3, [r3, #8]
 8008e4e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008e52:	2b08      	cmp	r3, #8
 8008e54:	d11c      	bne.n	8008e90 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008e56:	4b44      	ldr	r3, [pc, #272]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d116      	bne.n	8008e90 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008e62:	4b41      	ldr	r3, [pc, #260]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f003 0302 	and.w	r3, r3, #2
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d005      	beq.n	8008e7a <HAL_RCC_OscConfig+0x152>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	68db      	ldr	r3, [r3, #12]
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	d001      	beq.n	8008e7a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008e76:	2301      	movs	r3, #1
 8008e78:	e1be      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e7a:	4b3b      	ldr	r3, [pc, #236]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	691b      	ldr	r3, [r3, #16]
 8008e86:	00db      	lsls	r3, r3, #3
 8008e88:	4937      	ldr	r1, [pc, #220]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008e8e:	e03a      	b.n	8008f06 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	68db      	ldr	r3, [r3, #12]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d020      	beq.n	8008eda <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008e98:	4b34      	ldr	r3, [pc, #208]	; (8008f6c <HAL_RCC_OscConfig+0x244>)
 8008e9a:	2201      	movs	r2, #1
 8008e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e9e:	f7fe f9ff 	bl	80072a0 <HAL_GetTick>
 8008ea2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ea4:	e008      	b.n	8008eb8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008ea6:	f7fe f9fb 	bl	80072a0 <HAL_GetTick>
 8008eaa:	4602      	mov	r2, r0
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	1ad3      	subs	r3, r2, r3
 8008eb0:	2b02      	cmp	r3, #2
 8008eb2:	d901      	bls.n	8008eb8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008eb4:	2303      	movs	r3, #3
 8008eb6:	e19f      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008eb8:	4b2b      	ldr	r3, [pc, #172]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f003 0302 	and.w	r3, r3, #2
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d0f0      	beq.n	8008ea6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ec4:	4b28      	ldr	r3, [pc, #160]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	691b      	ldr	r3, [r3, #16]
 8008ed0:	00db      	lsls	r3, r3, #3
 8008ed2:	4925      	ldr	r1, [pc, #148]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008ed4:	4313      	orrs	r3, r2
 8008ed6:	600b      	str	r3, [r1, #0]
 8008ed8:	e015      	b.n	8008f06 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008eda:	4b24      	ldr	r3, [pc, #144]	; (8008f6c <HAL_RCC_OscConfig+0x244>)
 8008edc:	2200      	movs	r2, #0
 8008ede:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ee0:	f7fe f9de 	bl	80072a0 <HAL_GetTick>
 8008ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008ee6:	e008      	b.n	8008efa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008ee8:	f7fe f9da 	bl	80072a0 <HAL_GetTick>
 8008eec:	4602      	mov	r2, r0
 8008eee:	693b      	ldr	r3, [r7, #16]
 8008ef0:	1ad3      	subs	r3, r2, r3
 8008ef2:	2b02      	cmp	r3, #2
 8008ef4:	d901      	bls.n	8008efa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008ef6:	2303      	movs	r3, #3
 8008ef8:	e17e      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008efa:	4b1b      	ldr	r3, [pc, #108]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f003 0302 	and.w	r3, r3, #2
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d1f0      	bne.n	8008ee8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f003 0308 	and.w	r3, r3, #8
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d036      	beq.n	8008f80 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	695b      	ldr	r3, [r3, #20]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d016      	beq.n	8008f48 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008f1a:	4b15      	ldr	r3, [pc, #84]	; (8008f70 <HAL_RCC_OscConfig+0x248>)
 8008f1c:	2201      	movs	r2, #1
 8008f1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f20:	f7fe f9be 	bl	80072a0 <HAL_GetTick>
 8008f24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008f26:	e008      	b.n	8008f3a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008f28:	f7fe f9ba 	bl	80072a0 <HAL_GetTick>
 8008f2c:	4602      	mov	r2, r0
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	1ad3      	subs	r3, r2, r3
 8008f32:	2b02      	cmp	r3, #2
 8008f34:	d901      	bls.n	8008f3a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008f36:	2303      	movs	r3, #3
 8008f38:	e15e      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008f3a:	4b0b      	ldr	r3, [pc, #44]	; (8008f68 <HAL_RCC_OscConfig+0x240>)
 8008f3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f3e:	f003 0302 	and.w	r3, r3, #2
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d0f0      	beq.n	8008f28 <HAL_RCC_OscConfig+0x200>
 8008f46:	e01b      	b.n	8008f80 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008f48:	4b09      	ldr	r3, [pc, #36]	; (8008f70 <HAL_RCC_OscConfig+0x248>)
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008f4e:	f7fe f9a7 	bl	80072a0 <HAL_GetTick>
 8008f52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008f54:	e00e      	b.n	8008f74 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008f56:	f7fe f9a3 	bl	80072a0 <HAL_GetTick>
 8008f5a:	4602      	mov	r2, r0
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	1ad3      	subs	r3, r2, r3
 8008f60:	2b02      	cmp	r3, #2
 8008f62:	d907      	bls.n	8008f74 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008f64:	2303      	movs	r3, #3
 8008f66:	e147      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
 8008f68:	40023800 	.word	0x40023800
 8008f6c:	42470000 	.word	0x42470000
 8008f70:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008f74:	4b88      	ldr	r3, [pc, #544]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 8008f76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f78:	f003 0302 	and.w	r3, r3, #2
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d1ea      	bne.n	8008f56 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f003 0304 	and.w	r3, r3, #4
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	f000 8097 	beq.w	80090bc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008f8e:	2300      	movs	r3, #0
 8008f90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008f92:	4b81      	ldr	r3, [pc, #516]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 8008f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d10f      	bne.n	8008fbe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	60bb      	str	r3, [r7, #8]
 8008fa2:	4b7d      	ldr	r3, [pc, #500]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 8008fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fa6:	4a7c      	ldr	r2, [pc, #496]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 8008fa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008fac:	6413      	str	r3, [r2, #64]	; 0x40
 8008fae:	4b7a      	ldr	r3, [pc, #488]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 8008fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008fb6:	60bb      	str	r3, [r7, #8]
 8008fb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008fba:	2301      	movs	r3, #1
 8008fbc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008fbe:	4b77      	ldr	r3, [pc, #476]	; (800919c <HAL_RCC_OscConfig+0x474>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d118      	bne.n	8008ffc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008fca:	4b74      	ldr	r3, [pc, #464]	; (800919c <HAL_RCC_OscConfig+0x474>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	4a73      	ldr	r2, [pc, #460]	; (800919c <HAL_RCC_OscConfig+0x474>)
 8008fd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008fd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008fd6:	f7fe f963 	bl	80072a0 <HAL_GetTick>
 8008fda:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008fdc:	e008      	b.n	8008ff0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008fde:	f7fe f95f 	bl	80072a0 <HAL_GetTick>
 8008fe2:	4602      	mov	r2, r0
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	1ad3      	subs	r3, r2, r3
 8008fe8:	2b02      	cmp	r3, #2
 8008fea:	d901      	bls.n	8008ff0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008fec:	2303      	movs	r3, #3
 8008fee:	e103      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008ff0:	4b6a      	ldr	r3, [pc, #424]	; (800919c <HAL_RCC_OscConfig+0x474>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d0f0      	beq.n	8008fde <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	689b      	ldr	r3, [r3, #8]
 8009000:	2b01      	cmp	r3, #1
 8009002:	d106      	bne.n	8009012 <HAL_RCC_OscConfig+0x2ea>
 8009004:	4b64      	ldr	r3, [pc, #400]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 8009006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009008:	4a63      	ldr	r2, [pc, #396]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 800900a:	f043 0301 	orr.w	r3, r3, #1
 800900e:	6713      	str	r3, [r2, #112]	; 0x70
 8009010:	e01c      	b.n	800904c <HAL_RCC_OscConfig+0x324>
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	689b      	ldr	r3, [r3, #8]
 8009016:	2b05      	cmp	r3, #5
 8009018:	d10c      	bne.n	8009034 <HAL_RCC_OscConfig+0x30c>
 800901a:	4b5f      	ldr	r3, [pc, #380]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 800901c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800901e:	4a5e      	ldr	r2, [pc, #376]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 8009020:	f043 0304 	orr.w	r3, r3, #4
 8009024:	6713      	str	r3, [r2, #112]	; 0x70
 8009026:	4b5c      	ldr	r3, [pc, #368]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 8009028:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800902a:	4a5b      	ldr	r2, [pc, #364]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 800902c:	f043 0301 	orr.w	r3, r3, #1
 8009030:	6713      	str	r3, [r2, #112]	; 0x70
 8009032:	e00b      	b.n	800904c <HAL_RCC_OscConfig+0x324>
 8009034:	4b58      	ldr	r3, [pc, #352]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 8009036:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009038:	4a57      	ldr	r2, [pc, #348]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 800903a:	f023 0301 	bic.w	r3, r3, #1
 800903e:	6713      	str	r3, [r2, #112]	; 0x70
 8009040:	4b55      	ldr	r3, [pc, #340]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 8009042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009044:	4a54      	ldr	r2, [pc, #336]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 8009046:	f023 0304 	bic.w	r3, r3, #4
 800904a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	689b      	ldr	r3, [r3, #8]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d015      	beq.n	8009080 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009054:	f7fe f924 	bl	80072a0 <HAL_GetTick>
 8009058:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800905a:	e00a      	b.n	8009072 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800905c:	f7fe f920 	bl	80072a0 <HAL_GetTick>
 8009060:	4602      	mov	r2, r0
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	1ad3      	subs	r3, r2, r3
 8009066:	f241 3288 	movw	r2, #5000	; 0x1388
 800906a:	4293      	cmp	r3, r2
 800906c:	d901      	bls.n	8009072 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800906e:	2303      	movs	r3, #3
 8009070:	e0c2      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009072:	4b49      	ldr	r3, [pc, #292]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 8009074:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009076:	f003 0302 	and.w	r3, r3, #2
 800907a:	2b00      	cmp	r3, #0
 800907c:	d0ee      	beq.n	800905c <HAL_RCC_OscConfig+0x334>
 800907e:	e014      	b.n	80090aa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009080:	f7fe f90e 	bl	80072a0 <HAL_GetTick>
 8009084:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009086:	e00a      	b.n	800909e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009088:	f7fe f90a 	bl	80072a0 <HAL_GetTick>
 800908c:	4602      	mov	r2, r0
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	1ad3      	subs	r3, r2, r3
 8009092:	f241 3288 	movw	r2, #5000	; 0x1388
 8009096:	4293      	cmp	r3, r2
 8009098:	d901      	bls.n	800909e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800909a:	2303      	movs	r3, #3
 800909c:	e0ac      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800909e:	4b3e      	ldr	r3, [pc, #248]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 80090a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090a2:	f003 0302 	and.w	r3, r3, #2
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d1ee      	bne.n	8009088 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80090aa:	7dfb      	ldrb	r3, [r7, #23]
 80090ac:	2b01      	cmp	r3, #1
 80090ae:	d105      	bne.n	80090bc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80090b0:	4b39      	ldr	r3, [pc, #228]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 80090b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090b4:	4a38      	ldr	r2, [pc, #224]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 80090b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80090ba:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	699b      	ldr	r3, [r3, #24]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	f000 8098 	beq.w	80091f6 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80090c6:	4b34      	ldr	r3, [pc, #208]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 80090c8:	689b      	ldr	r3, [r3, #8]
 80090ca:	f003 030c 	and.w	r3, r3, #12
 80090ce:	2b08      	cmp	r3, #8
 80090d0:	d05c      	beq.n	800918c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	699b      	ldr	r3, [r3, #24]
 80090d6:	2b02      	cmp	r3, #2
 80090d8:	d141      	bne.n	800915e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80090da:	4b31      	ldr	r3, [pc, #196]	; (80091a0 <HAL_RCC_OscConfig+0x478>)
 80090dc:	2200      	movs	r2, #0
 80090de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80090e0:	f7fe f8de 	bl	80072a0 <HAL_GetTick>
 80090e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80090e6:	e008      	b.n	80090fa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80090e8:	f7fe f8da 	bl	80072a0 <HAL_GetTick>
 80090ec:	4602      	mov	r2, r0
 80090ee:	693b      	ldr	r3, [r7, #16]
 80090f0:	1ad3      	subs	r3, r2, r3
 80090f2:	2b02      	cmp	r3, #2
 80090f4:	d901      	bls.n	80090fa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80090f6:	2303      	movs	r3, #3
 80090f8:	e07e      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80090fa:	4b27      	ldr	r3, [pc, #156]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009102:	2b00      	cmp	r3, #0
 8009104:	d1f0      	bne.n	80090e8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	69da      	ldr	r2, [r3, #28]
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6a1b      	ldr	r3, [r3, #32]
 800910e:	431a      	orrs	r2, r3
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009114:	019b      	lsls	r3, r3, #6
 8009116:	431a      	orrs	r2, r3
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800911c:	085b      	lsrs	r3, r3, #1
 800911e:	3b01      	subs	r3, #1
 8009120:	041b      	lsls	r3, r3, #16
 8009122:	431a      	orrs	r2, r3
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009128:	061b      	lsls	r3, r3, #24
 800912a:	491b      	ldr	r1, [pc, #108]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 800912c:	4313      	orrs	r3, r2
 800912e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009130:	4b1b      	ldr	r3, [pc, #108]	; (80091a0 <HAL_RCC_OscConfig+0x478>)
 8009132:	2201      	movs	r2, #1
 8009134:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009136:	f7fe f8b3 	bl	80072a0 <HAL_GetTick>
 800913a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800913c:	e008      	b.n	8009150 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800913e:	f7fe f8af 	bl	80072a0 <HAL_GetTick>
 8009142:	4602      	mov	r2, r0
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	1ad3      	subs	r3, r2, r3
 8009148:	2b02      	cmp	r3, #2
 800914a:	d901      	bls.n	8009150 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800914c:	2303      	movs	r3, #3
 800914e:	e053      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009150:	4b11      	ldr	r3, [pc, #68]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009158:	2b00      	cmp	r3, #0
 800915a:	d0f0      	beq.n	800913e <HAL_RCC_OscConfig+0x416>
 800915c:	e04b      	b.n	80091f6 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800915e:	4b10      	ldr	r3, [pc, #64]	; (80091a0 <HAL_RCC_OscConfig+0x478>)
 8009160:	2200      	movs	r2, #0
 8009162:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009164:	f7fe f89c 	bl	80072a0 <HAL_GetTick>
 8009168:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800916a:	e008      	b.n	800917e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800916c:	f7fe f898 	bl	80072a0 <HAL_GetTick>
 8009170:	4602      	mov	r2, r0
 8009172:	693b      	ldr	r3, [r7, #16]
 8009174:	1ad3      	subs	r3, r2, r3
 8009176:	2b02      	cmp	r3, #2
 8009178:	d901      	bls.n	800917e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800917a:	2303      	movs	r3, #3
 800917c:	e03c      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800917e:	4b06      	ldr	r3, [pc, #24]	; (8009198 <HAL_RCC_OscConfig+0x470>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009186:	2b00      	cmp	r3, #0
 8009188:	d1f0      	bne.n	800916c <HAL_RCC_OscConfig+0x444>
 800918a:	e034      	b.n	80091f6 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	699b      	ldr	r3, [r3, #24]
 8009190:	2b01      	cmp	r3, #1
 8009192:	d107      	bne.n	80091a4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009194:	2301      	movs	r3, #1
 8009196:	e02f      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
 8009198:	40023800 	.word	0x40023800
 800919c:	40007000 	.word	0x40007000
 80091a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80091a4:	4b16      	ldr	r3, [pc, #88]	; (8009200 <HAL_RCC_OscConfig+0x4d8>)
 80091a6:	685b      	ldr	r3, [r3, #4]
 80091a8:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	69db      	ldr	r3, [r3, #28]
 80091b4:	429a      	cmp	r2, r3
 80091b6:	d11c      	bne.n	80091f2 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d115      	bne.n	80091f2 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80091c6:	68fa      	ldr	r2, [r7, #12]
 80091c8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80091cc:	4013      	ands	r3, r2
 80091ce:	687a      	ldr	r2, [r7, #4]
 80091d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d10d      	bne.n	80091f2 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80091e0:	429a      	cmp	r2, r3
 80091e2:	d106      	bne.n	80091f2 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80091ee:	429a      	cmp	r2, r3
 80091f0:	d001      	beq.n	80091f6 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 80091f2:	2301      	movs	r3, #1
 80091f4:	e000      	b.n	80091f8 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 80091f6:	2300      	movs	r3, #0
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	3718      	adds	r7, #24
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bd80      	pop	{r7, pc}
 8009200:	40023800 	.word	0x40023800

08009204 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b084      	sub	sp, #16
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
 800920c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d101      	bne.n	8009218 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009214:	2301      	movs	r3, #1
 8009216:	e0cc      	b.n	80093b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009218:	4b68      	ldr	r3, [pc, #416]	; (80093bc <HAL_RCC_ClockConfig+0x1b8>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f003 030f 	and.w	r3, r3, #15
 8009220:	683a      	ldr	r2, [r7, #0]
 8009222:	429a      	cmp	r2, r3
 8009224:	d90c      	bls.n	8009240 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009226:	4b65      	ldr	r3, [pc, #404]	; (80093bc <HAL_RCC_ClockConfig+0x1b8>)
 8009228:	683a      	ldr	r2, [r7, #0]
 800922a:	b2d2      	uxtb	r2, r2
 800922c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800922e:	4b63      	ldr	r3, [pc, #396]	; (80093bc <HAL_RCC_ClockConfig+0x1b8>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f003 030f 	and.w	r3, r3, #15
 8009236:	683a      	ldr	r2, [r7, #0]
 8009238:	429a      	cmp	r2, r3
 800923a:	d001      	beq.n	8009240 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800923c:	2301      	movs	r3, #1
 800923e:	e0b8      	b.n	80093b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f003 0302 	and.w	r3, r3, #2
 8009248:	2b00      	cmp	r3, #0
 800924a:	d020      	beq.n	800928e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f003 0304 	and.w	r3, r3, #4
 8009254:	2b00      	cmp	r3, #0
 8009256:	d005      	beq.n	8009264 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009258:	4b59      	ldr	r3, [pc, #356]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 800925a:	689b      	ldr	r3, [r3, #8]
 800925c:	4a58      	ldr	r2, [pc, #352]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 800925e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009262:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f003 0308 	and.w	r3, r3, #8
 800926c:	2b00      	cmp	r3, #0
 800926e:	d005      	beq.n	800927c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009270:	4b53      	ldr	r3, [pc, #332]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 8009272:	689b      	ldr	r3, [r3, #8]
 8009274:	4a52      	ldr	r2, [pc, #328]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 8009276:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800927a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800927c:	4b50      	ldr	r3, [pc, #320]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 800927e:	689b      	ldr	r3, [r3, #8]
 8009280:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	494d      	ldr	r1, [pc, #308]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 800928a:	4313      	orrs	r3, r2
 800928c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f003 0301 	and.w	r3, r3, #1
 8009296:	2b00      	cmp	r3, #0
 8009298:	d044      	beq.n	8009324 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	2b01      	cmp	r3, #1
 80092a0:	d107      	bne.n	80092b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80092a2:	4b47      	ldr	r3, [pc, #284]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d119      	bne.n	80092e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80092ae:	2301      	movs	r3, #1
 80092b0:	e07f      	b.n	80093b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	685b      	ldr	r3, [r3, #4]
 80092b6:	2b02      	cmp	r3, #2
 80092b8:	d003      	beq.n	80092c2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80092be:	2b03      	cmp	r3, #3
 80092c0:	d107      	bne.n	80092d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80092c2:	4b3f      	ldr	r3, [pc, #252]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d109      	bne.n	80092e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80092ce:	2301      	movs	r3, #1
 80092d0:	e06f      	b.n	80093b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80092d2:	4b3b      	ldr	r3, [pc, #236]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f003 0302 	and.w	r3, r3, #2
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d101      	bne.n	80092e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80092de:	2301      	movs	r3, #1
 80092e0:	e067      	b.n	80093b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80092e2:	4b37      	ldr	r3, [pc, #220]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 80092e4:	689b      	ldr	r3, [r3, #8]
 80092e6:	f023 0203 	bic.w	r2, r3, #3
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	685b      	ldr	r3, [r3, #4]
 80092ee:	4934      	ldr	r1, [pc, #208]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 80092f0:	4313      	orrs	r3, r2
 80092f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80092f4:	f7fd ffd4 	bl	80072a0 <HAL_GetTick>
 80092f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092fa:	e00a      	b.n	8009312 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092fc:	f7fd ffd0 	bl	80072a0 <HAL_GetTick>
 8009300:	4602      	mov	r2, r0
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	1ad3      	subs	r3, r2, r3
 8009306:	f241 3288 	movw	r2, #5000	; 0x1388
 800930a:	4293      	cmp	r3, r2
 800930c:	d901      	bls.n	8009312 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800930e:	2303      	movs	r3, #3
 8009310:	e04f      	b.n	80093b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009312:	4b2b      	ldr	r3, [pc, #172]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 8009314:	689b      	ldr	r3, [r3, #8]
 8009316:	f003 020c 	and.w	r2, r3, #12
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	685b      	ldr	r3, [r3, #4]
 800931e:	009b      	lsls	r3, r3, #2
 8009320:	429a      	cmp	r2, r3
 8009322:	d1eb      	bne.n	80092fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009324:	4b25      	ldr	r3, [pc, #148]	; (80093bc <HAL_RCC_ClockConfig+0x1b8>)
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f003 030f 	and.w	r3, r3, #15
 800932c:	683a      	ldr	r2, [r7, #0]
 800932e:	429a      	cmp	r2, r3
 8009330:	d20c      	bcs.n	800934c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009332:	4b22      	ldr	r3, [pc, #136]	; (80093bc <HAL_RCC_ClockConfig+0x1b8>)
 8009334:	683a      	ldr	r2, [r7, #0]
 8009336:	b2d2      	uxtb	r2, r2
 8009338:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800933a:	4b20      	ldr	r3, [pc, #128]	; (80093bc <HAL_RCC_ClockConfig+0x1b8>)
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f003 030f 	and.w	r3, r3, #15
 8009342:	683a      	ldr	r2, [r7, #0]
 8009344:	429a      	cmp	r2, r3
 8009346:	d001      	beq.n	800934c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009348:	2301      	movs	r3, #1
 800934a:	e032      	b.n	80093b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f003 0304 	and.w	r3, r3, #4
 8009354:	2b00      	cmp	r3, #0
 8009356:	d008      	beq.n	800936a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009358:	4b19      	ldr	r3, [pc, #100]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 800935a:	689b      	ldr	r3, [r3, #8]
 800935c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	68db      	ldr	r3, [r3, #12]
 8009364:	4916      	ldr	r1, [pc, #88]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 8009366:	4313      	orrs	r3, r2
 8009368:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f003 0308 	and.w	r3, r3, #8
 8009372:	2b00      	cmp	r3, #0
 8009374:	d009      	beq.n	800938a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009376:	4b12      	ldr	r3, [pc, #72]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 8009378:	689b      	ldr	r3, [r3, #8]
 800937a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	691b      	ldr	r3, [r3, #16]
 8009382:	00db      	lsls	r3, r3, #3
 8009384:	490e      	ldr	r1, [pc, #56]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 8009386:	4313      	orrs	r3, r2
 8009388:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800938a:	f000 f821 	bl	80093d0 <HAL_RCC_GetSysClockFreq>
 800938e:	4602      	mov	r2, r0
 8009390:	4b0b      	ldr	r3, [pc, #44]	; (80093c0 <HAL_RCC_ClockConfig+0x1bc>)
 8009392:	689b      	ldr	r3, [r3, #8]
 8009394:	091b      	lsrs	r3, r3, #4
 8009396:	f003 030f 	and.w	r3, r3, #15
 800939a:	490a      	ldr	r1, [pc, #40]	; (80093c4 <HAL_RCC_ClockConfig+0x1c0>)
 800939c:	5ccb      	ldrb	r3, [r1, r3]
 800939e:	fa22 f303 	lsr.w	r3, r2, r3
 80093a2:	4a09      	ldr	r2, [pc, #36]	; (80093c8 <HAL_RCC_ClockConfig+0x1c4>)
 80093a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80093a6:	4b09      	ldr	r3, [pc, #36]	; (80093cc <HAL_RCC_ClockConfig+0x1c8>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4618      	mov	r0, r3
 80093ac:	f7fd ff34 	bl	8007218 <HAL_InitTick>

  return HAL_OK;
 80093b0:	2300      	movs	r3, #0
}
 80093b2:	4618      	mov	r0, r3
 80093b4:	3710      	adds	r7, #16
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bd80      	pop	{r7, pc}
 80093ba:	bf00      	nop
 80093bc:	40023c00 	.word	0x40023c00
 80093c0:	40023800 	.word	0x40023800
 80093c4:	080127b4 	.word	0x080127b4
 80093c8:	20000000 	.word	0x20000000
 80093cc:	200000c0 	.word	0x200000c0

080093d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80093d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80093d4:	b090      	sub	sp, #64	; 0x40
 80093d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80093d8:	2300      	movs	r3, #0
 80093da:	637b      	str	r3, [r7, #52]	; 0x34
 80093dc:	2300      	movs	r3, #0
 80093de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80093e0:	2300      	movs	r3, #0
 80093e2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80093e4:	2300      	movs	r3, #0
 80093e6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80093e8:	4b59      	ldr	r3, [pc, #356]	; (8009550 <HAL_RCC_GetSysClockFreq+0x180>)
 80093ea:	689b      	ldr	r3, [r3, #8]
 80093ec:	f003 030c 	and.w	r3, r3, #12
 80093f0:	2b08      	cmp	r3, #8
 80093f2:	d00d      	beq.n	8009410 <HAL_RCC_GetSysClockFreq+0x40>
 80093f4:	2b08      	cmp	r3, #8
 80093f6:	f200 80a1 	bhi.w	800953c <HAL_RCC_GetSysClockFreq+0x16c>
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d002      	beq.n	8009404 <HAL_RCC_GetSysClockFreq+0x34>
 80093fe:	2b04      	cmp	r3, #4
 8009400:	d003      	beq.n	800940a <HAL_RCC_GetSysClockFreq+0x3a>
 8009402:	e09b      	b.n	800953c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009404:	4b53      	ldr	r3, [pc, #332]	; (8009554 <HAL_RCC_GetSysClockFreq+0x184>)
 8009406:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8009408:	e09b      	b.n	8009542 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800940a:	4b53      	ldr	r3, [pc, #332]	; (8009558 <HAL_RCC_GetSysClockFreq+0x188>)
 800940c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800940e:	e098      	b.n	8009542 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009410:	4b4f      	ldr	r3, [pc, #316]	; (8009550 <HAL_RCC_GetSysClockFreq+0x180>)
 8009412:	685b      	ldr	r3, [r3, #4]
 8009414:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009418:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800941a:	4b4d      	ldr	r3, [pc, #308]	; (8009550 <HAL_RCC_GetSysClockFreq+0x180>)
 800941c:	685b      	ldr	r3, [r3, #4]
 800941e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009422:	2b00      	cmp	r3, #0
 8009424:	d028      	beq.n	8009478 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009426:	4b4a      	ldr	r3, [pc, #296]	; (8009550 <HAL_RCC_GetSysClockFreq+0x180>)
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	099b      	lsrs	r3, r3, #6
 800942c:	2200      	movs	r2, #0
 800942e:	623b      	str	r3, [r7, #32]
 8009430:	627a      	str	r2, [r7, #36]	; 0x24
 8009432:	6a3b      	ldr	r3, [r7, #32]
 8009434:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8009438:	2100      	movs	r1, #0
 800943a:	4b47      	ldr	r3, [pc, #284]	; (8009558 <HAL_RCC_GetSysClockFreq+0x188>)
 800943c:	fb03 f201 	mul.w	r2, r3, r1
 8009440:	2300      	movs	r3, #0
 8009442:	fb00 f303 	mul.w	r3, r0, r3
 8009446:	4413      	add	r3, r2
 8009448:	4a43      	ldr	r2, [pc, #268]	; (8009558 <HAL_RCC_GetSysClockFreq+0x188>)
 800944a:	fba0 1202 	umull	r1, r2, r0, r2
 800944e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009450:	460a      	mov	r2, r1
 8009452:	62ba      	str	r2, [r7, #40]	; 0x28
 8009454:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009456:	4413      	add	r3, r2
 8009458:	62fb      	str	r3, [r7, #44]	; 0x2c
 800945a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800945c:	2200      	movs	r2, #0
 800945e:	61bb      	str	r3, [r7, #24]
 8009460:	61fa      	str	r2, [r7, #28]
 8009462:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009466:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800946a:	f7f7 fc25 	bl	8000cb8 <__aeabi_uldivmod>
 800946e:	4602      	mov	r2, r0
 8009470:	460b      	mov	r3, r1
 8009472:	4613      	mov	r3, r2
 8009474:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009476:	e053      	b.n	8009520 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009478:	4b35      	ldr	r3, [pc, #212]	; (8009550 <HAL_RCC_GetSysClockFreq+0x180>)
 800947a:	685b      	ldr	r3, [r3, #4]
 800947c:	099b      	lsrs	r3, r3, #6
 800947e:	2200      	movs	r2, #0
 8009480:	613b      	str	r3, [r7, #16]
 8009482:	617a      	str	r2, [r7, #20]
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800948a:	f04f 0b00 	mov.w	fp, #0
 800948e:	4652      	mov	r2, sl
 8009490:	465b      	mov	r3, fp
 8009492:	f04f 0000 	mov.w	r0, #0
 8009496:	f04f 0100 	mov.w	r1, #0
 800949a:	0159      	lsls	r1, r3, #5
 800949c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80094a0:	0150      	lsls	r0, r2, #5
 80094a2:	4602      	mov	r2, r0
 80094a4:	460b      	mov	r3, r1
 80094a6:	ebb2 080a 	subs.w	r8, r2, sl
 80094aa:	eb63 090b 	sbc.w	r9, r3, fp
 80094ae:	f04f 0200 	mov.w	r2, #0
 80094b2:	f04f 0300 	mov.w	r3, #0
 80094b6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80094ba:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80094be:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80094c2:	ebb2 0408 	subs.w	r4, r2, r8
 80094c6:	eb63 0509 	sbc.w	r5, r3, r9
 80094ca:	f04f 0200 	mov.w	r2, #0
 80094ce:	f04f 0300 	mov.w	r3, #0
 80094d2:	00eb      	lsls	r3, r5, #3
 80094d4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80094d8:	00e2      	lsls	r2, r4, #3
 80094da:	4614      	mov	r4, r2
 80094dc:	461d      	mov	r5, r3
 80094de:	eb14 030a 	adds.w	r3, r4, sl
 80094e2:	603b      	str	r3, [r7, #0]
 80094e4:	eb45 030b 	adc.w	r3, r5, fp
 80094e8:	607b      	str	r3, [r7, #4]
 80094ea:	f04f 0200 	mov.w	r2, #0
 80094ee:	f04f 0300 	mov.w	r3, #0
 80094f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80094f6:	4629      	mov	r1, r5
 80094f8:	028b      	lsls	r3, r1, #10
 80094fa:	4621      	mov	r1, r4
 80094fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009500:	4621      	mov	r1, r4
 8009502:	028a      	lsls	r2, r1, #10
 8009504:	4610      	mov	r0, r2
 8009506:	4619      	mov	r1, r3
 8009508:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800950a:	2200      	movs	r2, #0
 800950c:	60bb      	str	r3, [r7, #8]
 800950e:	60fa      	str	r2, [r7, #12]
 8009510:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009514:	f7f7 fbd0 	bl	8000cb8 <__aeabi_uldivmod>
 8009518:	4602      	mov	r2, r0
 800951a:	460b      	mov	r3, r1
 800951c:	4613      	mov	r3, r2
 800951e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009520:	4b0b      	ldr	r3, [pc, #44]	; (8009550 <HAL_RCC_GetSysClockFreq+0x180>)
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	0c1b      	lsrs	r3, r3, #16
 8009526:	f003 0303 	and.w	r3, r3, #3
 800952a:	3301      	adds	r3, #1
 800952c:	005b      	lsls	r3, r3, #1
 800952e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8009530:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009534:	fbb2 f3f3 	udiv	r3, r2, r3
 8009538:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800953a:	e002      	b.n	8009542 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800953c:	4b05      	ldr	r3, [pc, #20]	; (8009554 <HAL_RCC_GetSysClockFreq+0x184>)
 800953e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8009540:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8009544:	4618      	mov	r0, r3
 8009546:	3740      	adds	r7, #64	; 0x40
 8009548:	46bd      	mov	sp, r7
 800954a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800954e:	bf00      	nop
 8009550:	40023800 	.word	0x40023800
 8009554:	00f42400 	.word	0x00f42400
 8009558:	017d7840 	.word	0x017d7840

0800955c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800955c:	b480      	push	{r7}
 800955e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009560:	4b03      	ldr	r3, [pc, #12]	; (8009570 <HAL_RCC_GetHCLKFreq+0x14>)
 8009562:	681b      	ldr	r3, [r3, #0]
}
 8009564:	4618      	mov	r0, r3
 8009566:	46bd      	mov	sp, r7
 8009568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956c:	4770      	bx	lr
 800956e:	bf00      	nop
 8009570:	20000000 	.word	0x20000000

08009574 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009578:	f7ff fff0 	bl	800955c <HAL_RCC_GetHCLKFreq>
 800957c:	4602      	mov	r2, r0
 800957e:	4b05      	ldr	r3, [pc, #20]	; (8009594 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009580:	689b      	ldr	r3, [r3, #8]
 8009582:	0a9b      	lsrs	r3, r3, #10
 8009584:	f003 0307 	and.w	r3, r3, #7
 8009588:	4903      	ldr	r1, [pc, #12]	; (8009598 <HAL_RCC_GetPCLK1Freq+0x24>)
 800958a:	5ccb      	ldrb	r3, [r1, r3]
 800958c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009590:	4618      	mov	r0, r3
 8009592:	bd80      	pop	{r7, pc}
 8009594:	40023800 	.word	0x40023800
 8009598:	080127c4 	.word	0x080127c4

0800959c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80095a0:	f7ff ffdc 	bl	800955c <HAL_RCC_GetHCLKFreq>
 80095a4:	4602      	mov	r2, r0
 80095a6:	4b05      	ldr	r3, [pc, #20]	; (80095bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80095a8:	689b      	ldr	r3, [r3, #8]
 80095aa:	0b5b      	lsrs	r3, r3, #13
 80095ac:	f003 0307 	and.w	r3, r3, #7
 80095b0:	4903      	ldr	r1, [pc, #12]	; (80095c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80095b2:	5ccb      	ldrb	r3, [r1, r3]
 80095b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	bd80      	pop	{r7, pc}
 80095bc:	40023800 	.word	0x40023800
 80095c0:	080127c4 	.word	0x080127c4

080095c4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b086      	sub	sp, #24
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80095cc:	2300      	movs	r3, #0
 80095ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80095d0:	2300      	movs	r3, #0
 80095d2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f003 0301 	and.w	r3, r3, #1
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d105      	bne.n	80095ec <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d038      	beq.n	800965e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80095ec:	4b68      	ldr	r3, [pc, #416]	; (8009790 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80095ee:	2200      	movs	r2, #0
 80095f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80095f2:	f7fd fe55 	bl	80072a0 <HAL_GetTick>
 80095f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80095f8:	e008      	b.n	800960c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80095fa:	f7fd fe51 	bl	80072a0 <HAL_GetTick>
 80095fe:	4602      	mov	r2, r0
 8009600:	697b      	ldr	r3, [r7, #20]
 8009602:	1ad3      	subs	r3, r2, r3
 8009604:	2b02      	cmp	r3, #2
 8009606:	d901      	bls.n	800960c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009608:	2303      	movs	r3, #3
 800960a:	e0bd      	b.n	8009788 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800960c:	4b61      	ldr	r3, [pc, #388]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009614:	2b00      	cmp	r3, #0
 8009616:	d1f0      	bne.n	80095fa <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	685a      	ldr	r2, [r3, #4]
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	689b      	ldr	r3, [r3, #8]
 8009620:	019b      	lsls	r3, r3, #6
 8009622:	431a      	orrs	r2, r3
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	68db      	ldr	r3, [r3, #12]
 8009628:	071b      	lsls	r3, r3, #28
 800962a:	495a      	ldr	r1, [pc, #360]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800962c:	4313      	orrs	r3, r2
 800962e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009632:	4b57      	ldr	r3, [pc, #348]	; (8009790 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8009634:	2201      	movs	r2, #1
 8009636:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009638:	f7fd fe32 	bl	80072a0 <HAL_GetTick>
 800963c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800963e:	e008      	b.n	8009652 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009640:	f7fd fe2e 	bl	80072a0 <HAL_GetTick>
 8009644:	4602      	mov	r2, r0
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	1ad3      	subs	r3, r2, r3
 800964a:	2b02      	cmp	r3, #2
 800964c:	d901      	bls.n	8009652 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800964e:	2303      	movs	r3, #3
 8009650:	e09a      	b.n	8009788 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009652:	4b50      	ldr	r3, [pc, #320]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800965a:	2b00      	cmp	r3, #0
 800965c:	d0f0      	beq.n	8009640 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f003 0302 	and.w	r3, r3, #2
 8009666:	2b00      	cmp	r3, #0
 8009668:	f000 8083 	beq.w	8009772 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800966c:	2300      	movs	r3, #0
 800966e:	60fb      	str	r3, [r7, #12]
 8009670:	4b48      	ldr	r3, [pc, #288]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009674:	4a47      	ldr	r2, [pc, #284]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009676:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800967a:	6413      	str	r3, [r2, #64]	; 0x40
 800967c:	4b45      	ldr	r3, [pc, #276]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800967e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009680:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009684:	60fb      	str	r3, [r7, #12]
 8009686:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8009688:	4b43      	ldr	r3, [pc, #268]	; (8009798 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	4a42      	ldr	r2, [pc, #264]	; (8009798 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800968e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009692:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009694:	f7fd fe04 	bl	80072a0 <HAL_GetTick>
 8009698:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800969a:	e008      	b.n	80096ae <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800969c:	f7fd fe00 	bl	80072a0 <HAL_GetTick>
 80096a0:	4602      	mov	r2, r0
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	1ad3      	subs	r3, r2, r3
 80096a6:	2b02      	cmp	r3, #2
 80096a8:	d901      	bls.n	80096ae <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 80096aa:	2303      	movs	r3, #3
 80096ac:	e06c      	b.n	8009788 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80096ae:	4b3a      	ldr	r3, [pc, #232]	; (8009798 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d0f0      	beq.n	800969c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80096ba:	4b36      	ldr	r3, [pc, #216]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80096bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80096c2:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80096c4:	693b      	ldr	r3, [r7, #16]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d02f      	beq.n	800972a <HAL_RCCEx_PeriphCLKConfig+0x166>
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	691b      	ldr	r3, [r3, #16]
 80096ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80096d2:	693a      	ldr	r2, [r7, #16]
 80096d4:	429a      	cmp	r2, r3
 80096d6:	d028      	beq.n	800972a <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80096d8:	4b2e      	ldr	r3, [pc, #184]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80096da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80096e0:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80096e2:	4b2e      	ldr	r3, [pc, #184]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80096e4:	2201      	movs	r2, #1
 80096e6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80096e8:	4b2c      	ldr	r3, [pc, #176]	; (800979c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80096ea:	2200      	movs	r2, #0
 80096ec:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80096ee:	4a29      	ldr	r2, [pc, #164]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80096f4:	4b27      	ldr	r3, [pc, #156]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80096f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096f8:	f003 0301 	and.w	r3, r3, #1
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	d114      	bne.n	800972a <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8009700:	f7fd fdce 	bl	80072a0 <HAL_GetTick>
 8009704:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009706:	e00a      	b.n	800971e <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009708:	f7fd fdca 	bl	80072a0 <HAL_GetTick>
 800970c:	4602      	mov	r2, r0
 800970e:	697b      	ldr	r3, [r7, #20]
 8009710:	1ad3      	subs	r3, r2, r3
 8009712:	f241 3288 	movw	r2, #5000	; 0x1388
 8009716:	4293      	cmp	r3, r2
 8009718:	d901      	bls.n	800971e <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800971a:	2303      	movs	r3, #3
 800971c:	e034      	b.n	8009788 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800971e:	4b1d      	ldr	r3, [pc, #116]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009720:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009722:	f003 0302 	and.w	r3, r3, #2
 8009726:	2b00      	cmp	r3, #0
 8009728:	d0ee      	beq.n	8009708 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	691b      	ldr	r3, [r3, #16]
 800972e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009732:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009736:	d10d      	bne.n	8009754 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8009738:	4b16      	ldr	r3, [pc, #88]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800973a:	689b      	ldr	r3, [r3, #8]
 800973c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	691b      	ldr	r3, [r3, #16]
 8009744:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009748:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800974c:	4911      	ldr	r1, [pc, #68]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800974e:	4313      	orrs	r3, r2
 8009750:	608b      	str	r3, [r1, #8]
 8009752:	e005      	b.n	8009760 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8009754:	4b0f      	ldr	r3, [pc, #60]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009756:	689b      	ldr	r3, [r3, #8]
 8009758:	4a0e      	ldr	r2, [pc, #56]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800975a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800975e:	6093      	str	r3, [r2, #8]
 8009760:	4b0c      	ldr	r3, [pc, #48]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009762:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	691b      	ldr	r3, [r3, #16]
 8009768:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800976c:	4909      	ldr	r1, [pc, #36]	; (8009794 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800976e:	4313      	orrs	r3, r2
 8009770:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f003 0308 	and.w	r3, r3, #8
 800977a:	2b00      	cmp	r3, #0
 800977c:	d003      	beq.n	8009786 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	7d1a      	ldrb	r2, [r3, #20]
 8009782:	4b07      	ldr	r3, [pc, #28]	; (80097a0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8009784:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8009786:	2300      	movs	r3, #0
}
 8009788:	4618      	mov	r0, r3
 800978a:	3718      	adds	r7, #24
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}
 8009790:	42470068 	.word	0x42470068
 8009794:	40023800 	.word	0x40023800
 8009798:	40007000 	.word	0x40007000
 800979c:	42470e40 	.word	0x42470e40
 80097a0:	424711e0 	.word	0x424711e0

080097a4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b082      	sub	sp, #8
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d101      	bne.n	80097b6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80097b2:	2301      	movs	r3, #1
 80097b4:	e022      	b.n	80097fc <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80097bc:	b2db      	uxtb	r3, r3
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d105      	bne.n	80097ce <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2200      	movs	r2, #0
 80097c6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f7fa fb29 	bl	8003e20 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2203      	movs	r2, #3
 80097d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f000 f814 	bl	8009804 <HAL_SD_InitCard>
 80097dc:	4603      	mov	r3, r0
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d001      	beq.n	80097e6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80097e2:	2301      	movs	r3, #1
 80097e4:	e00a      	b.n	80097fc <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	2200      	movs	r2, #0
 80097ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2200      	movs	r2, #0
 80097f0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2201      	movs	r2, #1
 80097f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80097fa:	2300      	movs	r3, #0
}
 80097fc:	4618      	mov	r0, r3
 80097fe:	3708      	adds	r7, #8
 8009800:	46bd      	mov	sp, r7
 8009802:	bd80      	pop	{r7, pc}

08009804 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009804:	b5b0      	push	{r4, r5, r7, lr}
 8009806:	b08e      	sub	sp, #56	; 0x38
 8009808:	af04      	add	r7, sp, #16
 800980a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800980c:	2300      	movs	r3, #0
 800980e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8009810:	2300      	movs	r3, #0
 8009812:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8009814:	2300      	movs	r3, #0
 8009816:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8009818:	2300      	movs	r3, #0
 800981a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800981c:	2300      	movs	r3, #0
 800981e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8009820:	2376      	movs	r3, #118	; 0x76
 8009822:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681d      	ldr	r5, [r3, #0]
 8009828:	466c      	mov	r4, sp
 800982a:	f107 0314 	add.w	r3, r7, #20
 800982e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009832:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009836:	f107 0308 	add.w	r3, r7, #8
 800983a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800983c:	4628      	mov	r0, r5
 800983e:	f003 fefd 	bl	800d63c <SDIO_Init>
 8009842:	4603      	mov	r3, r0
 8009844:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8009848:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800984c:	2b00      	cmp	r3, #0
 800984e:	d001      	beq.n	8009854 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8009850:	2301      	movs	r3, #1
 8009852:	e031      	b.n	80098b8 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8009854:	4b1a      	ldr	r3, [pc, #104]	; (80098c0 <HAL_SD_InitCard+0xbc>)
 8009856:	2200      	movs	r2, #0
 8009858:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	4618      	mov	r0, r3
 8009860:	f003 ff35 	bl	800d6ce <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8009864:	4b16      	ldr	r3, [pc, #88]	; (80098c0 <HAL_SD_InitCard+0xbc>)
 8009866:	2201      	movs	r2, #1
 8009868:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f000 ffe6 	bl	800a83c <SD_PowerON>
 8009870:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009872:	6a3b      	ldr	r3, [r7, #32]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d00b      	beq.n	8009890 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2201      	movs	r2, #1
 800987c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009884:	6a3b      	ldr	r3, [r7, #32]
 8009886:	431a      	orrs	r2, r3
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800988c:	2301      	movs	r3, #1
 800988e:	e013      	b.n	80098b8 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	f000 ff05 	bl	800a6a0 <SD_InitCard>
 8009896:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009898:	6a3b      	ldr	r3, [r7, #32]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d00b      	beq.n	80098b6 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2201      	movs	r2, #1
 80098a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80098aa:	6a3b      	ldr	r3, [r7, #32]
 80098ac:	431a      	orrs	r2, r3
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80098b2:	2301      	movs	r3, #1
 80098b4:	e000      	b.n	80098b8 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 80098b6:	2300      	movs	r3, #0
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	3728      	adds	r7, #40	; 0x28
 80098bc:	46bd      	mov	sp, r7
 80098be:	bdb0      	pop	{r4, r5, r7, pc}
 80098c0:	422580a0 	.word	0x422580a0

080098c4 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b08c      	sub	sp, #48	; 0x30
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	60f8      	str	r0, [r7, #12]
 80098cc:	60b9      	str	r1, [r7, #8]
 80098ce:	607a      	str	r2, [r7, #4]
 80098d0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d107      	bne.n	80098ec <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098e0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80098e8:	2301      	movs	r3, #1
 80098ea:	e0c9      	b.n	8009a80 <HAL_SD_ReadBlocks_DMA+0x1bc>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80098f2:	b2db      	uxtb	r3, r3
 80098f4:	2b01      	cmp	r3, #1
 80098f6:	f040 80c2 	bne.w	8009a7e <HAL_SD_ReadBlocks_DMA+0x1ba>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	2200      	movs	r2, #0
 80098fe:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009900:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	441a      	add	r2, r3
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800990a:	429a      	cmp	r2, r3
 800990c:	d907      	bls.n	800991e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009912:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800991a:	2301      	movs	r3, #1
 800991c:	e0b0      	b.n	8009a80 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	2203      	movs	r2, #3
 8009922:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	2200      	movs	r2, #0
 800992c:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009934:	68fa      	ldr	r2, [r7, #12]
 8009936:	6812      	ldr	r2, [r2, #0]
 8009938:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 800993c:	f043 0302 	orr.w	r3, r3, #2
 8009940:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009946:	4a50      	ldr	r2, [pc, #320]	; (8009a88 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 8009948:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800994e:	4a4f      	ldr	r2, [pc, #316]	; (8009a8c <HAL_SD_ReadBlocks_DMA+0x1c8>)
 8009950:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009956:	2200      	movs	r2, #0
 8009958:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	3380      	adds	r3, #128	; 0x80
 8009964:	4619      	mov	r1, r3
 8009966:	68ba      	ldr	r2, [r7, #8]
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	025b      	lsls	r3, r3, #9
 800996c:	089b      	lsrs	r3, r3, #2
 800996e:	f7fe fc51 	bl	8008214 <HAL_DMA_Start_IT>
 8009972:	4603      	mov	r3, r0
 8009974:	2b00      	cmp	r3, #0
 8009976:	d017      	beq.n	80099a8 <HAL_SD_ReadBlocks_DMA+0xe4>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8009986:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	4a40      	ldr	r2, [pc, #256]	; (8009a90 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800998e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009994:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2201      	movs	r2, #1
 80099a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80099a4:	2301      	movs	r3, #1
 80099a6:	e06b      	b.n	8009a80 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80099a8:	4b3a      	ldr	r3, [pc, #232]	; (8009a94 <HAL_SD_ReadBlocks_DMA+0x1d0>)
 80099aa:	2201      	movs	r2, #1
 80099ac:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099b2:	2b01      	cmp	r3, #1
 80099b4:	d002      	beq.n	80099bc <HAL_SD_ReadBlocks_DMA+0xf8>
      {
        add *= 512U;
 80099b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099b8:	025b      	lsls	r3, r3, #9
 80099ba:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80099c4:	4618      	mov	r0, r3
 80099c6:	f003 ff15 	bl	800d7f4 <SDMMC_CmdBlockLength>
 80099ca:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 80099cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d00f      	beq.n	80099f2 <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	4a2e      	ldr	r2, [pc, #184]	; (8009a90 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 80099d8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80099de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099e0:	431a      	orrs	r2, r3
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	2201      	movs	r2, #1
 80099ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 80099ee:	2301      	movs	r3, #1
 80099f0:	e046      	b.n	8009a80 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80099f2:	f04f 33ff 	mov.w	r3, #4294967295
 80099f6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	025b      	lsls	r3, r3, #9
 80099fc:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80099fe:	2390      	movs	r3, #144	; 0x90
 8009a00:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009a02:	2302      	movs	r3, #2
 8009a04:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009a06:	2300      	movs	r3, #0
 8009a08:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	f107 0210 	add.w	r2, r7, #16
 8009a16:	4611      	mov	r1, r2
 8009a18:	4618      	mov	r0, r3
 8009a1a:	f003 febf 	bl	800d79c <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	2b01      	cmp	r3, #1
 8009a22:	d90a      	bls.n	8009a3a <HAL_SD_ReadBlocks_DMA+0x176>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	2282      	movs	r2, #130	; 0x82
 8009a28:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009a30:	4618      	mov	r0, r3
 8009a32:	f003 ff23 	bl	800d87c <SDMMC_CmdReadMultiBlock>
 8009a36:	62f8      	str	r0, [r7, #44]	; 0x2c
 8009a38:	e009      	b.n	8009a4e <HAL_SD_ReadBlocks_DMA+0x18a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	2281      	movs	r2, #129	; 0x81
 8009a3e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009a46:	4618      	mov	r0, r3
 8009a48:	f003 fef6 	bl	800d838 <SDMMC_CmdReadSingleBlock>
 8009a4c:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8009a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d012      	beq.n	8009a7a <HAL_SD_ReadBlocks_DMA+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	4a0d      	ldr	r2, [pc, #52]	; (8009a90 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 8009a5a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a62:	431a      	orrs	r2, r3
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	2201      	movs	r2, #1
 8009a6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	2200      	movs	r2, #0
 8009a74:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8009a76:	2301      	movs	r3, #1
 8009a78:	e002      	b.n	8009a80 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      return HAL_OK;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	e000      	b.n	8009a80 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
  }
  else
  {
    return HAL_BUSY;
 8009a7e:	2302      	movs	r3, #2
  }
}
 8009a80:	4618      	mov	r0, r3
 8009a82:	3730      	adds	r7, #48	; 0x30
 8009a84:	46bd      	mov	sp, r7
 8009a86:	bd80      	pop	{r7, pc}
 8009a88:	0800a4af 	.word	0x0800a4af
 8009a8c:	0800a521 	.word	0x0800a521
 8009a90:	004005ff 	.word	0x004005ff
 8009a94:	4225858c 	.word	0x4225858c

08009a98 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b08c      	sub	sp, #48	; 0x30
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	60f8      	str	r0, [r7, #12]
 8009aa0:	60b9      	str	r1, [r7, #8]
 8009aa2:	607a      	str	r2, [r7, #4]
 8009aa4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8009aaa:	68bb      	ldr	r3, [r7, #8]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d107      	bne.n	8009ac0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ab4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8009abc:	2301      	movs	r3, #1
 8009abe:	e0ce      	b.n	8009c5e <HAL_SD_WriteBlocks_DMA+0x1c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009ac6:	b2db      	uxtb	r3, r3
 8009ac8:	2b01      	cmp	r3, #1
 8009aca:	f040 80c7 	bne.w	8009c5c <HAL_SD_WriteBlocks_DMA+0x1c4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009ad4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	441a      	add	r2, r3
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ade:	429a      	cmp	r2, r3
 8009ae0:	d907      	bls.n	8009af2 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ae6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8009aee:	2301      	movs	r3, #1
 8009af0:	e0b5      	b.n	8009c5e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	2203      	movs	r2, #3
 8009af6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	2200      	movs	r2, #0
 8009b00:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b08:	68fa      	ldr	r2, [r7, #12]
 8009b0a:	6812      	ldr	r2, [r2, #0]
 8009b0c:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8009b10:	f043 0302 	orr.w	r3, r3, #2
 8009b14:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b1a:	4a53      	ldr	r2, [pc, #332]	; (8009c68 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8009b1c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b22:	4a52      	ldr	r2, [pc, #328]	; (8009c6c <HAL_SD_WriteBlocks_DMA+0x1d4>)
 8009b24:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b32:	2b01      	cmp	r3, #1
 8009b34:	d002      	beq.n	8009b3c <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8009b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b38:	025b      	lsls	r3, r3, #9
 8009b3a:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009b44:	4618      	mov	r0, r3
 8009b46:	f003 fe55 	bl	800d7f4 <SDMMC_CmdBlockLength>
 8009b4a:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d00f      	beq.n	8009b72 <HAL_SD_WriteBlocks_DMA+0xda>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	4a46      	ldr	r2, [pc, #280]	; (8009c70 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8009b58:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b60:	431a      	orrs	r2, r3
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	2201      	movs	r2, #1
 8009b6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8009b6e:	2301      	movs	r3, #1
 8009b70:	e075      	b.n	8009c5e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	d90a      	bls.n	8009b8e <HAL_SD_WriteBlocks_DMA+0xf6>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	22a0      	movs	r2, #160	; 0xa0
 8009b7c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009b84:	4618      	mov	r0, r3
 8009b86:	f003 febd 	bl	800d904 <SDMMC_CmdWriteMultiBlock>
 8009b8a:	62f8      	str	r0, [r7, #44]	; 0x2c
 8009b8c:	e009      	b.n	8009ba2 <HAL_SD_WriteBlocks_DMA+0x10a>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	2290      	movs	r2, #144	; 0x90
 8009b92:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f003 fe90 	bl	800d8c0 <SDMMC_CmdWriteSingleBlock>
 8009ba0:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8009ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d012      	beq.n	8009bce <HAL_SD_WriteBlocks_DMA+0x136>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	4a30      	ldr	r2, [pc, #192]	; (8009c70 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8009bae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009bb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bb6:	431a      	orrs	r2, r3
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8009bca:	2301      	movs	r3, #1
 8009bcc:	e047      	b.n	8009c5e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8009bce:	4b29      	ldr	r3, [pc, #164]	; (8009c74 <HAL_SD_WriteBlocks_DMA+0x1dc>)
 8009bd0:	2201      	movs	r2, #1
 8009bd2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009bd8:	68b9      	ldr	r1, [r7, #8]
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	3380      	adds	r3, #128	; 0x80
 8009be0:	461a      	mov	r2, r3
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	025b      	lsls	r3, r3, #9
 8009be6:	089b      	lsrs	r3, r3, #2
 8009be8:	f7fe fb14 	bl	8008214 <HAL_DMA_Start_IT>
 8009bec:	4603      	mov	r3, r0
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d01c      	beq.n	8009c2c <HAL_SD_WriteBlocks_DMA+0x194>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009bf8:	68fa      	ldr	r2, [r7, #12]
 8009bfa:	6812      	ldr	r2, [r2, #0]
 8009bfc:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 8009c00:	f023 0302 	bic.w	r3, r3, #2
 8009c04:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	4a19      	ldr	r2, [pc, #100]	; (8009c70 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8009c0c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c12:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2201      	movs	r2, #1
 8009c1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	2200      	movs	r2, #0
 8009c26:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8009c28:	2301      	movs	r3, #1
 8009c2a:	e018      	b.n	8009c5e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009c2c:	f04f 33ff 	mov.w	r3, #4294967295
 8009c30:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	025b      	lsls	r3, r3, #9
 8009c36:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8009c38:	2390      	movs	r3, #144	; 0x90
 8009c3a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009c40:	2300      	movs	r3, #0
 8009c42:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8009c44:	2301      	movs	r3, #1
 8009c46:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f107 0210 	add.w	r2, r7, #16
 8009c50:	4611      	mov	r1, r2
 8009c52:	4618      	mov	r0, r3
 8009c54:	f003 fda2 	bl	800d79c <SDIO_ConfigData>

      return HAL_OK;
 8009c58:	2300      	movs	r3, #0
 8009c5a:	e000      	b.n	8009c5e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
  }
  else
  {
    return HAL_BUSY;
 8009c5c:	2302      	movs	r3, #2
  }
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3730      	adds	r7, #48	; 0x30
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}
 8009c66:	bf00      	nop
 8009c68:	0800a485 	.word	0x0800a485
 8009c6c:	0800a521 	.word	0x0800a521
 8009c70:	004005ff 	.word	0x004005ff
 8009c74:	4225858c 	.word	0x4225858c

08009c78 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b084      	sub	sp, #16
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c84:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d008      	beq.n	8009ca6 <HAL_SD_IRQHandler+0x2e>
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	f003 0308 	and.w	r3, r3, #8
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d003      	beq.n	8009ca6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f000 ffe2 	bl	800ac68 <SD_Read_IT>
 8009ca4:	e165      	b.n	8009f72 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	f000 808f 	beq.w	8009dd4 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009cbe:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cc6:	687a      	ldr	r2, [r7, #4]
 8009cc8:	6812      	ldr	r2, [r2, #0]
 8009cca:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8009cce:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8009cd2:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	f022 0201 	bic.w	r2, r2, #1
 8009ce2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	f003 0308 	and.w	r3, r3, #8
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d039      	beq.n	8009d62 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	f003 0302 	and.w	r3, r3, #2
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d104      	bne.n	8009d02 <HAL_SD_IRQHandler+0x8a>
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	f003 0320 	and.w	r3, r3, #32
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d011      	beq.n	8009d26 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	4618      	mov	r0, r3
 8009d08:	f003 fe1e 	bl	800d948 <SDMMC_CmdStopTransfer>
 8009d0c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d008      	beq.n	8009d26 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009d18:	68bb      	ldr	r3, [r7, #8]
 8009d1a:	431a      	orrs	r2, r3
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8009d20:	6878      	ldr	r0, [r7, #4]
 8009d22:	f000 f92f 	bl	8009f84 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	f240 523a 	movw	r2, #1338	; 0x53a
 8009d2e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2201      	movs	r2, #1
 8009d34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	f003 0301 	and.w	r3, r3, #1
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d104      	bne.n	8009d52 <HAL_SD_IRQHandler+0xda>
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	f003 0302 	and.w	r3, r3, #2
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d003      	beq.n	8009d5a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f7fa f844 	bl	8003de0 <HAL_SD_RxCpltCallback>
 8009d58:	e10b      	b.n	8009f72 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f7fa f850 	bl	8003e00 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009d60:	e107      	b.n	8009f72 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	f000 8102 	beq.w	8009f72 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	f003 0320 	and.w	r3, r3, #32
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d011      	beq.n	8009d9c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	f003 fde3 	bl	800d948 <SDMMC_CmdStopTransfer>
 8009d82:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d008      	beq.n	8009d9c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009d8e:	68bb      	ldr	r3, [r7, #8]
 8009d90:	431a      	orrs	r2, r3
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f000 f8f4 	bl	8009f84 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	f003 0301 	and.w	r3, r3, #1
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	f040 80e5 	bne.w	8009f72 <HAL_SD_IRQHandler+0x2fa>
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	f003 0302 	and.w	r3, r3, #2
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	f040 80df 	bne.w	8009f72 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f022 0208 	bic.w	r2, r2, #8
 8009dc2:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2201      	movs	r2, #1
 8009dc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8009dcc:	6878      	ldr	r0, [r7, #4]
 8009dce:	f7fa f817 	bl	8003e00 <HAL_SD_TxCpltCallback>
}
 8009dd2:	e0ce      	b.n	8009f72 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d008      	beq.n	8009df4 <HAL_SD_IRQHandler+0x17c>
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	f003 0308 	and.w	r3, r3, #8
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d003      	beq.n	8009df4 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8009dec:	6878      	ldr	r0, [r7, #4]
 8009dee:	f000 ff8c 	bl	800ad0a <SD_Write_IT>
 8009df2:	e0be      	b.n	8009f72 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009dfa:	f240 233a 	movw	r3, #570	; 0x23a
 8009dfe:	4013      	ands	r3, r2
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	f000 80b6 	beq.w	8009f72 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e0c:	f003 0302 	and.w	r3, r3, #2
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d005      	beq.n	8009e20 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e18:	f043 0202 	orr.w	r2, r3, #2
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e26:	f003 0308 	and.w	r3, r3, #8
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d005      	beq.n	8009e3a <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e32:	f043 0208 	orr.w	r2, r3, #8
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e40:	f003 0320 	and.w	r3, r3, #32
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d005      	beq.n	8009e54 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e4c:	f043 0220 	orr.w	r2, r3, #32
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e5a:	f003 0310 	and.w	r3, r3, #16
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d005      	beq.n	8009e6e <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e66:	f043 0210 	orr.w	r2, r3, #16
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d005      	beq.n	8009e88 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e80:	f043 0208 	orr.w	r2, r3, #8
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	f240 723a 	movw	r2, #1850	; 0x73a
 8009e90:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e98:	687a      	ldr	r2, [r7, #4]
 8009e9a:	6812      	ldr	r2, [r2, #0]
 8009e9c:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8009ea0:	f023 0302 	bic.w	r3, r3, #2
 8009ea4:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	4618      	mov	r0, r3
 8009eac:	f003 fd4c 	bl	800d948 <SDMMC_CmdStopTransfer>
 8009eb0:	4602      	mov	r2, r0
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009eb6:	431a      	orrs	r2, r3
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	f003 0308 	and.w	r3, r3, #8
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d00a      	beq.n	8009edc <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2201      	movs	r2, #1
 8009eca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f000 f855 	bl	8009f84 <HAL_SD_ErrorCallback>
}
 8009eda:	e04a      	b.n	8009f72 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d045      	beq.n	8009f72 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	f003 0310 	and.w	r3, r3, #16
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d104      	bne.n	8009efa <HAL_SD_IRQHandler+0x282>
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	f003 0320 	and.w	r3, r3, #32
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d011      	beq.n	8009f1e <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009efe:	4a1f      	ldr	r2, [pc, #124]	; (8009f7c <HAL_SD_IRQHandler+0x304>)
 8009f00:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f06:	4618      	mov	r0, r3
 8009f08:	f7fe f9dc 	bl	80082c4 <HAL_DMA_Abort_IT>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d02f      	beq.n	8009f72 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f16:	4618      	mov	r0, r3
 8009f18:	f000 fb54 	bl	800a5c4 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8009f1c:	e029      	b.n	8009f72 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	f003 0301 	and.w	r3, r3, #1
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d104      	bne.n	8009f32 <HAL_SD_IRQHandler+0x2ba>
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	f003 0302 	and.w	r3, r3, #2
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d011      	beq.n	8009f56 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f36:	4a12      	ldr	r2, [pc, #72]	; (8009f80 <HAL_SD_IRQHandler+0x308>)
 8009f38:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f3e:	4618      	mov	r0, r3
 8009f40:	f7fe f9c0 	bl	80082c4 <HAL_DMA_Abort_IT>
 8009f44:	4603      	mov	r3, r0
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d013      	beq.n	8009f72 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f4e:	4618      	mov	r0, r3
 8009f50:	f000 fb6f 	bl	800a632 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009f54:	e00d      	b.n	8009f72 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2200      	movs	r2, #0
 8009f5a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2201      	movs	r2, #1
 8009f60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	2200      	movs	r2, #0
 8009f68:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	f000 f814 	bl	8009f98 <HAL_SD_AbortCallback>
}
 8009f70:	e7ff      	b.n	8009f72 <HAL_SD_IRQHandler+0x2fa>
 8009f72:	bf00      	nop
 8009f74:	3710      	adds	r7, #16
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}
 8009f7a:	bf00      	nop
 8009f7c:	0800a5c5 	.word	0x0800a5c5
 8009f80:	0800a633 	.word	0x0800a633

08009f84 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b083      	sub	sp, #12
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8009f8c:	bf00      	nop
 8009f8e:	370c      	adds	r7, #12
 8009f90:	46bd      	mov	sp, r7
 8009f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f96:	4770      	bx	lr

08009f98 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b083      	sub	sp, #12
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_AbortCallback can be implemented in the user file
   */
}
 8009fa0:	bf00      	nop
 8009fa2:	370c      	adds	r7, #12
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr

08009fac <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8009fac:	b480      	push	{r7}
 8009fae:	b083      	sub	sp, #12
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009fba:	0f9b      	lsrs	r3, r3, #30
 8009fbc:	b2da      	uxtb	r2, r3
 8009fbe:	683b      	ldr	r3, [r7, #0]
 8009fc0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009fc6:	0e9b      	lsrs	r3, r3, #26
 8009fc8:	b2db      	uxtb	r3, r3
 8009fca:	f003 030f 	and.w	r3, r3, #15
 8009fce:	b2da      	uxtb	r2, r3
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009fd8:	0e1b      	lsrs	r3, r3, #24
 8009fda:	b2db      	uxtb	r3, r3
 8009fdc:	f003 0303 	and.w	r3, r3, #3
 8009fe0:	b2da      	uxtb	r2, r3
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009fea:	0c1b      	lsrs	r3, r3, #16
 8009fec:	b2da      	uxtb	r2, r3
 8009fee:	683b      	ldr	r3, [r7, #0]
 8009ff0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009ff6:	0a1b      	lsrs	r3, r3, #8
 8009ff8:	b2da      	uxtb	r2, r3
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a002:	b2da      	uxtb	r2, r3
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a00c:	0d1b      	lsrs	r3, r3, #20
 800a00e:	b29a      	uxth	r2, r3
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a018:	0c1b      	lsrs	r3, r3, #16
 800a01a:	b2db      	uxtb	r3, r3
 800a01c:	f003 030f 	and.w	r3, r3, #15
 800a020:	b2da      	uxtb	r2, r3
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a02a:	0bdb      	lsrs	r3, r3, #15
 800a02c:	b2db      	uxtb	r3, r3
 800a02e:	f003 0301 	and.w	r3, r3, #1
 800a032:	b2da      	uxtb	r2, r3
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a03c:	0b9b      	lsrs	r3, r3, #14
 800a03e:	b2db      	uxtb	r3, r3
 800a040:	f003 0301 	and.w	r3, r3, #1
 800a044:	b2da      	uxtb	r2, r3
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a04e:	0b5b      	lsrs	r3, r3, #13
 800a050:	b2db      	uxtb	r3, r3
 800a052:	f003 0301 	and.w	r3, r3, #1
 800a056:	b2da      	uxtb	r2, r3
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a060:	0b1b      	lsrs	r3, r3, #12
 800a062:	b2db      	uxtb	r3, r3
 800a064:	f003 0301 	and.w	r3, r3, #1
 800a068:	b2da      	uxtb	r2, r3
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800a06e:	683b      	ldr	r3, [r7, #0]
 800a070:	2200      	movs	r2, #0
 800a072:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d163      	bne.n	800a144 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a080:	009a      	lsls	r2, r3, #2
 800a082:	f640 73fc 	movw	r3, #4092	; 0xffc
 800a086:	4013      	ands	r3, r2
 800a088:	687a      	ldr	r2, [r7, #4]
 800a08a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800a08c:	0f92      	lsrs	r2, r2, #30
 800a08e:	431a      	orrs	r2, r3
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a098:	0edb      	lsrs	r3, r3, #27
 800a09a:	b2db      	uxtb	r3, r3
 800a09c:	f003 0307 	and.w	r3, r3, #7
 800a0a0:	b2da      	uxtb	r2, r3
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a0aa:	0e1b      	lsrs	r3, r3, #24
 800a0ac:	b2db      	uxtb	r3, r3
 800a0ae:	f003 0307 	and.w	r3, r3, #7
 800a0b2:	b2da      	uxtb	r2, r3
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a0bc:	0d5b      	lsrs	r3, r3, #21
 800a0be:	b2db      	uxtb	r3, r3
 800a0c0:	f003 0307 	and.w	r3, r3, #7
 800a0c4:	b2da      	uxtb	r2, r3
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a0ce:	0c9b      	lsrs	r3, r3, #18
 800a0d0:	b2db      	uxtb	r3, r3
 800a0d2:	f003 0307 	and.w	r3, r3, #7
 800a0d6:	b2da      	uxtb	r2, r3
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a0e0:	0bdb      	lsrs	r3, r3, #15
 800a0e2:	b2db      	uxtb	r3, r3
 800a0e4:	f003 0307 	and.w	r3, r3, #7
 800a0e8:	b2da      	uxtb	r2, r3
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	691b      	ldr	r3, [r3, #16]
 800a0f2:	1c5a      	adds	r2, r3, #1
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	7e1b      	ldrb	r3, [r3, #24]
 800a0fc:	b2db      	uxtb	r3, r3
 800a0fe:	f003 0307 	and.w	r3, r3, #7
 800a102:	3302      	adds	r3, #2
 800a104:	2201      	movs	r2, #1
 800a106:	fa02 f303 	lsl.w	r3, r2, r3
 800a10a:	687a      	ldr	r2, [r7, #4]
 800a10c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800a10e:	fb03 f202 	mul.w	r2, r3, r2
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	7a1b      	ldrb	r3, [r3, #8]
 800a11a:	b2db      	uxtb	r3, r3
 800a11c:	f003 030f 	and.w	r3, r3, #15
 800a120:	2201      	movs	r2, #1
 800a122:	409a      	lsls	r2, r3
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a12c:	687a      	ldr	r2, [r7, #4]
 800a12e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800a130:	0a52      	lsrs	r2, r2, #9
 800a132:	fb03 f202 	mul.w	r2, r3, r2
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a140:	661a      	str	r2, [r3, #96]	; 0x60
 800a142:	e031      	b.n	800a1a8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a148:	2b01      	cmp	r3, #1
 800a14a:	d11d      	bne.n	800a188 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a150:	041b      	lsls	r3, r3, #16
 800a152:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a15a:	0c1b      	lsrs	r3, r3, #16
 800a15c:	431a      	orrs	r2, r3
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	691b      	ldr	r3, [r3, #16]
 800a166:	3301      	adds	r3, #1
 800a168:	029a      	lsls	r2, r3, #10
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a17c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	661a      	str	r2, [r3, #96]	; 0x60
 800a186:	e00f      	b.n	800a1a8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	4a58      	ldr	r2, [pc, #352]	; (800a2f0 <HAL_SD_GetCardCSD+0x344>)
 800a18e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a194:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2201      	movs	r2, #1
 800a1a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	e09d      	b.n	800a2e4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a1ac:	0b9b      	lsrs	r3, r3, #14
 800a1ae:	b2db      	uxtb	r3, r3
 800a1b0:	f003 0301 	and.w	r3, r3, #1
 800a1b4:	b2da      	uxtb	r2, r3
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a1be:	09db      	lsrs	r3, r3, #7
 800a1c0:	b2db      	uxtb	r3, r3
 800a1c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a1c6:	b2da      	uxtb	r2, r3
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a1d0:	b2db      	uxtb	r3, r3
 800a1d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a1d6:	b2da      	uxtb	r2, r3
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1e0:	0fdb      	lsrs	r3, r3, #31
 800a1e2:	b2da      	uxtb	r2, r3
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1ec:	0f5b      	lsrs	r3, r3, #29
 800a1ee:	b2db      	uxtb	r3, r3
 800a1f0:	f003 0303 	and.w	r3, r3, #3
 800a1f4:	b2da      	uxtb	r2, r3
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1fe:	0e9b      	lsrs	r3, r3, #26
 800a200:	b2db      	uxtb	r3, r3
 800a202:	f003 0307 	and.w	r3, r3, #7
 800a206:	b2da      	uxtb	r2, r3
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a210:	0d9b      	lsrs	r3, r3, #22
 800a212:	b2db      	uxtb	r3, r3
 800a214:	f003 030f 	and.w	r3, r3, #15
 800a218:	b2da      	uxtb	r2, r3
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a222:	0d5b      	lsrs	r3, r3, #21
 800a224:	b2db      	uxtb	r3, r3
 800a226:	f003 0301 	and.w	r3, r3, #1
 800a22a:	b2da      	uxtb	r2, r3
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	2200      	movs	r2, #0
 800a236:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a23e:	0c1b      	lsrs	r3, r3, #16
 800a240:	b2db      	uxtb	r3, r3
 800a242:	f003 0301 	and.w	r3, r3, #1
 800a246:	b2da      	uxtb	r2, r3
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a252:	0bdb      	lsrs	r3, r3, #15
 800a254:	b2db      	uxtb	r3, r3
 800a256:	f003 0301 	and.w	r3, r3, #1
 800a25a:	b2da      	uxtb	r2, r3
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a266:	0b9b      	lsrs	r3, r3, #14
 800a268:	b2db      	uxtb	r3, r3
 800a26a:	f003 0301 	and.w	r3, r3, #1
 800a26e:	b2da      	uxtb	r2, r3
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a27a:	0b5b      	lsrs	r3, r3, #13
 800a27c:	b2db      	uxtb	r3, r3
 800a27e:	f003 0301 	and.w	r3, r3, #1
 800a282:	b2da      	uxtb	r2, r3
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a28e:	0b1b      	lsrs	r3, r3, #12
 800a290:	b2db      	uxtb	r3, r3
 800a292:	f003 0301 	and.w	r3, r3, #1
 800a296:	b2da      	uxtb	r2, r3
 800a298:	683b      	ldr	r3, [r7, #0]
 800a29a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2a2:	0a9b      	lsrs	r3, r3, #10
 800a2a4:	b2db      	uxtb	r3, r3
 800a2a6:	f003 0303 	and.w	r3, r3, #3
 800a2aa:	b2da      	uxtb	r2, r3
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2b6:	0a1b      	lsrs	r3, r3, #8
 800a2b8:	b2db      	uxtb	r3, r3
 800a2ba:	f003 0303 	and.w	r3, r3, #3
 800a2be:	b2da      	uxtb	r2, r3
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2ca:	085b      	lsrs	r3, r3, #1
 800a2cc:	b2db      	uxtb	r3, r3
 800a2ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a2d2:	b2da      	uxtb	r2, r3
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	2201      	movs	r2, #1
 800a2de:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800a2e2:	2300      	movs	r3, #0
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	370c      	adds	r7, #12
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ee:	4770      	bx	lr
 800a2f0:	004005ff 	.word	0x004005ff

0800a2f4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b083      	sub	sp, #12
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
 800a2fc:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a302:	683b      	ldr	r3, [r7, #0]
 800a304:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800a33e:	2300      	movs	r3, #0
}
 800a340:	4618      	mov	r0, r3
 800a342:	370c      	adds	r7, #12
 800a344:	46bd      	mov	sp, r7
 800a346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34a:	4770      	bx	lr

0800a34c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800a34c:	b5b0      	push	{r4, r5, r7, lr}
 800a34e:	b08e      	sub	sp, #56	; 0x38
 800a350:	af04      	add	r7, sp, #16
 800a352:	6078      	str	r0, [r7, #4]
 800a354:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	2203      	movs	r2, #3
 800a35a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a362:	2b03      	cmp	r3, #3
 800a364:	d02e      	beq.n	800a3c4 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a36c:	d106      	bne.n	800a37c <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a372:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	639a      	str	r2, [r3, #56]	; 0x38
 800a37a:	e029      	b.n	800a3d0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a382:	d10a      	bne.n	800a39a <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800a384:	6878      	ldr	r0, [r7, #4]
 800a386:	f000 fb0f 	bl	800a9a8 <SD_WideBus_Enable>
 800a38a:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a392:	431a      	orrs	r2, r3
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	639a      	str	r2, [r3, #56]	; 0x38
 800a398:	e01a      	b.n	800a3d0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d10a      	bne.n	800a3b6 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f000 fb4c 	bl	800aa3e <SD_WideBus_Disable>
 800a3a6:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a3ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3ae:	431a      	orrs	r2, r3
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	639a      	str	r2, [r3, #56]	; 0x38
 800a3b4:	e00c      	b.n	800a3d0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3ba:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	639a      	str	r2, [r3, #56]	; 0x38
 800a3c2:	e005      	b.n	800a3d0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3c8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d009      	beq.n	800a3ec <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	4a18      	ldr	r2, [pc, #96]	; (800a440 <HAL_SD_ConfigWideBusOperation+0xf4>)
 800a3de:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2201      	movs	r2, #1
 800a3e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800a3e8:	2301      	movs	r3, #1
 800a3ea:	e024      	b.n	800a436 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	685b      	ldr	r3, [r3, #4]
 800a3f0:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	689b      	ldr	r3, [r3, #8]
 800a3f6:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	68db      	ldr	r3, [r3, #12]
 800a3fc:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	695b      	ldr	r3, [r3, #20]
 800a406:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	699b      	ldr	r3, [r3, #24]
 800a40c:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681d      	ldr	r5, [r3, #0]
 800a412:	466c      	mov	r4, sp
 800a414:	f107 0318 	add.w	r3, r7, #24
 800a418:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a41c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a420:	f107 030c 	add.w	r3, r7, #12
 800a424:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a426:	4628      	mov	r0, r5
 800a428:	f003 f908 	bl	800d63c <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2201      	movs	r2, #1
 800a430:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800a434:	2300      	movs	r3, #0
}
 800a436:	4618      	mov	r0, r3
 800a438:	3728      	adds	r7, #40	; 0x28
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bdb0      	pop	{r4, r5, r7, pc}
 800a43e:	bf00      	nop
 800a440:	004005ff 	.word	0x004005ff

0800a444 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b086      	sub	sp, #24
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800a44c:	2300      	movs	r3, #0
 800a44e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800a450:	f107 030c 	add.w	r3, r7, #12
 800a454:	4619      	mov	r1, r3
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	f000 fa7e 	bl	800a958 <SD_SendStatus>
 800a45c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d005      	beq.n	800a470 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a468:	697b      	ldr	r3, [r7, #20]
 800a46a:	431a      	orrs	r2, r3
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	0a5b      	lsrs	r3, r3, #9
 800a474:	f003 030f 	and.w	r3, r3, #15
 800a478:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800a47a:	693b      	ldr	r3, [r7, #16]
}
 800a47c:	4618      	mov	r0, r3
 800a47e:	3718      	adds	r7, #24
 800a480:	46bd      	mov	sp, r7
 800a482:	bd80      	pop	{r7, pc}

0800a484 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a484:	b480      	push	{r7}
 800a486:	b085      	sub	sp, #20
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a490:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a4a0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800a4a2:	bf00      	nop
 800a4a4:	3714      	adds	r7, #20
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ac:	4770      	bx	lr

0800a4ae <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a4ae:	b580      	push	{r7, lr}
 800a4b0:	b084      	sub	sp, #16
 800a4b2:	af00      	add	r7, sp, #0
 800a4b4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4ba:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4c0:	2b82      	cmp	r3, #130	; 0x82
 800a4c2:	d111      	bne.n	800a4e8 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	f003 fa3d 	bl	800d948 <SDMMC_CmdStopTransfer>
 800a4ce:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a4d0:	68bb      	ldr	r3, [r7, #8]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d008      	beq.n	800a4e8 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a4da:	68bb      	ldr	r3, [r7, #8]
 800a4dc:	431a      	orrs	r2, r3
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800a4e2:	68f8      	ldr	r0, [r7, #12]
 800a4e4:	f7ff fd4e 	bl	8009f84 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	f022 0208 	bic.w	r2, r2, #8
 800a4f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f240 523a 	movw	r2, #1338	; 0x53a
 800a500:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	2201      	movs	r2, #1
 800a506:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	2200      	movs	r2, #0
 800a50e:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800a510:	68f8      	ldr	r0, [r7, #12]
 800a512:	f7f9 fc65 	bl	8003de0 <HAL_SD_RxCpltCallback>
#endif
}
 800a516:	bf00      	nop
 800a518:	3710      	adds	r7, #16
 800a51a:	46bd      	mov	sp, r7
 800a51c:	bd80      	pop	{r7, pc}
	...

0800a520 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b086      	sub	sp, #24
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a52c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800a52e:	6878      	ldr	r0, [r7, #4]
 800a530:	f7fe f874 	bl	800861c <HAL_DMA_GetError>
 800a534:	4603      	mov	r3, r0
 800a536:	2b02      	cmp	r3, #2
 800a538:	d03e      	beq.n	800a5b8 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800a53a:	697b      	ldr	r3, [r7, #20]
 800a53c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a53e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a540:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800a542:	697b      	ldr	r3, [r7, #20]
 800a544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a546:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a548:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800a54a:	693b      	ldr	r3, [r7, #16]
 800a54c:	2b01      	cmp	r3, #1
 800a54e:	d002      	beq.n	800a556 <SD_DMAError+0x36>
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	2b01      	cmp	r3, #1
 800a554:	d12d      	bne.n	800a5b2 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a556:	697b      	ldr	r3, [r7, #20]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	4a19      	ldr	r2, [pc, #100]	; (800a5c0 <SD_DMAError+0xa0>)
 800a55c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a564:	697b      	ldr	r3, [r7, #20]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800a56c:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a56e:	697b      	ldr	r3, [r7, #20]
 800a570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a572:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a576:	697b      	ldr	r3, [r7, #20]
 800a578:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800a57a:	6978      	ldr	r0, [r7, #20]
 800a57c:	f7ff ff62 	bl	800a444 <HAL_SD_GetCardState>
 800a580:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800a582:	68bb      	ldr	r3, [r7, #8]
 800a584:	2b06      	cmp	r3, #6
 800a586:	d002      	beq.n	800a58e <SD_DMAError+0x6e>
 800a588:	68bb      	ldr	r3, [r7, #8]
 800a58a:	2b05      	cmp	r3, #5
 800a58c:	d10a      	bne.n	800a5a4 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a58e:	697b      	ldr	r3, [r7, #20]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	4618      	mov	r0, r3
 800a594:	f003 f9d8 	bl	800d948 <SDMMC_CmdStopTransfer>
 800a598:	4602      	mov	r2, r0
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a59e:	431a      	orrs	r2, r3
 800a5a0:	697b      	ldr	r3, [r7, #20]
 800a5a2:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800a5a4:	697b      	ldr	r3, [r7, #20]
 800a5a6:	2201      	movs	r2, #1
 800a5a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a5ac:	697b      	ldr	r3, [r7, #20]
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800a5b2:	6978      	ldr	r0, [r7, #20]
 800a5b4:	f7ff fce6 	bl	8009f84 <HAL_SD_ErrorCallback>
#endif
  }
}
 800a5b8:	bf00      	nop
 800a5ba:	3718      	adds	r7, #24
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	bd80      	pop	{r7, pc}
 800a5c0:	004005ff 	.word	0x004005ff

0800a5c4 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b084      	sub	sp, #16
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5d0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f240 523a 	movw	r2, #1338	; 0x53a
 800a5da:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800a5dc:	68f8      	ldr	r0, [r7, #12]
 800a5de:	f7ff ff31 	bl	800a444 <HAL_SD_GetCardState>
 800a5e2:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	2201      	movs	r2, #1
 800a5e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800a5f2:	68bb      	ldr	r3, [r7, #8]
 800a5f4:	2b06      	cmp	r3, #6
 800a5f6:	d002      	beq.n	800a5fe <SD_DMATxAbort+0x3a>
 800a5f8:	68bb      	ldr	r3, [r7, #8]
 800a5fa:	2b05      	cmp	r3, #5
 800a5fc:	d10a      	bne.n	800a614 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	4618      	mov	r0, r3
 800a604:	f003 f9a0 	bl	800d948 <SDMMC_CmdStopTransfer>
 800a608:	4602      	mov	r2, r0
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a60e:	431a      	orrs	r2, r3
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d103      	bne.n	800a624 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800a61c:	68f8      	ldr	r0, [r7, #12]
 800a61e:	f7ff fcbb 	bl	8009f98 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800a622:	e002      	b.n	800a62a <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800a624:	68f8      	ldr	r0, [r7, #12]
 800a626:	f7ff fcad 	bl	8009f84 <HAL_SD_ErrorCallback>
}
 800a62a:	bf00      	nop
 800a62c:	3710      	adds	r7, #16
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}

0800a632 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800a632:	b580      	push	{r7, lr}
 800a634:	b084      	sub	sp, #16
 800a636:	af00      	add	r7, sp, #0
 800a638:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a63e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f240 523a 	movw	r2, #1338	; 0x53a
 800a648:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800a64a:	68f8      	ldr	r0, [r7, #12]
 800a64c:	f7ff fefa 	bl	800a444 <HAL_SD_GetCardState>
 800a650:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	2201      	movs	r2, #1
 800a656:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	2200      	movs	r2, #0
 800a65e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800a660:	68bb      	ldr	r3, [r7, #8]
 800a662:	2b06      	cmp	r3, #6
 800a664:	d002      	beq.n	800a66c <SD_DMARxAbort+0x3a>
 800a666:	68bb      	ldr	r3, [r7, #8]
 800a668:	2b05      	cmp	r3, #5
 800a66a:	d10a      	bne.n	800a682 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	4618      	mov	r0, r3
 800a672:	f003 f969 	bl	800d948 <SDMMC_CmdStopTransfer>
 800a676:	4602      	mov	r2, r0
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a67c:	431a      	orrs	r2, r3
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a686:	2b00      	cmp	r3, #0
 800a688:	d103      	bne.n	800a692 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800a68a:	68f8      	ldr	r0, [r7, #12]
 800a68c:	f7ff fc84 	bl	8009f98 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800a690:	e002      	b.n	800a698 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800a692:	68f8      	ldr	r0, [r7, #12]
 800a694:	f7ff fc76 	bl	8009f84 <HAL_SD_ErrorCallback>
}
 800a698:	bf00      	nop
 800a69a:	3710      	adds	r7, #16
 800a69c:	46bd      	mov	sp, r7
 800a69e:	bd80      	pop	{r7, pc}

0800a6a0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800a6a0:	b5b0      	push	{r4, r5, r7, lr}
 800a6a2:	b094      	sub	sp, #80	; 0x50
 800a6a4:	af04      	add	r7, sp, #16
 800a6a6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	f003 f81b 	bl	800d6ec <SDIO_GetPowerState>
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d102      	bne.n	800a6c2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a6bc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800a6c0:	e0b8      	b.n	800a834 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6c6:	2b03      	cmp	r3, #3
 800a6c8:	d02f      	beq.n	800a72a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	f003 fa44 	bl	800db5c <SDMMC_CmdSendCID>
 800a6d4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a6d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d001      	beq.n	800a6e0 <SD_InitCard+0x40>
    {
      return errorstate;
 800a6dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a6de:	e0a9      	b.n	800a834 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	2100      	movs	r1, #0
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f003 f845 	bl	800d776 <SDIO_GetResponse>
 800a6ec:	4602      	mov	r2, r0
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	2104      	movs	r1, #4
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	f003 f83c 	bl	800d776 <SDIO_GetResponse>
 800a6fe:	4602      	mov	r2, r0
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	2108      	movs	r1, #8
 800a70a:	4618      	mov	r0, r3
 800a70c:	f003 f833 	bl	800d776 <SDIO_GetResponse>
 800a710:	4602      	mov	r2, r0
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	210c      	movs	r1, #12
 800a71c:	4618      	mov	r0, r3
 800a71e:	f003 f82a 	bl	800d776 <SDIO_GetResponse>
 800a722:	4602      	mov	r2, r0
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a72e:	2b03      	cmp	r3, #3
 800a730:	d00d      	beq.n	800a74e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	f107 020e 	add.w	r2, r7, #14
 800a73a:	4611      	mov	r1, r2
 800a73c:	4618      	mov	r0, r3
 800a73e:	f003 fa4a 	bl	800dbd6 <SDMMC_CmdSetRelAdd>
 800a742:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a744:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a746:	2b00      	cmp	r3, #0
 800a748:	d001      	beq.n	800a74e <SD_InitCard+0xae>
    {
      return errorstate;
 800a74a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a74c:	e072      	b.n	800a834 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a752:	2b03      	cmp	r3, #3
 800a754:	d036      	beq.n	800a7c4 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800a756:	89fb      	ldrh	r3, [r7, #14]
 800a758:	461a      	mov	r2, r3
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681a      	ldr	r2, [r3, #0]
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a766:	041b      	lsls	r3, r3, #16
 800a768:	4619      	mov	r1, r3
 800a76a:	4610      	mov	r0, r2
 800a76c:	f003 fa14 	bl	800db98 <SDMMC_CmdSendCSD>
 800a770:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a772:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a774:	2b00      	cmp	r3, #0
 800a776:	d001      	beq.n	800a77c <SD_InitCard+0xdc>
    {
      return errorstate;
 800a778:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a77a:	e05b      	b.n	800a834 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	2100      	movs	r1, #0
 800a782:	4618      	mov	r0, r3
 800a784:	f002 fff7 	bl	800d776 <SDIO_GetResponse>
 800a788:	4602      	mov	r2, r0
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	2104      	movs	r1, #4
 800a794:	4618      	mov	r0, r3
 800a796:	f002 ffee 	bl	800d776 <SDIO_GetResponse>
 800a79a:	4602      	mov	r2, r0
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	2108      	movs	r1, #8
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	f002 ffe5 	bl	800d776 <SDIO_GetResponse>
 800a7ac:	4602      	mov	r2, r0
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	210c      	movs	r1, #12
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f002 ffdc 	bl	800d776 <SDIO_GetResponse>
 800a7be:	4602      	mov	r2, r0
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	2104      	movs	r1, #4
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	f002 ffd3 	bl	800d776 <SDIO_GetResponse>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	0d1a      	lsrs	r2, r3, #20
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800a7d8:	f107 0310 	add.w	r3, r7, #16
 800a7dc:	4619      	mov	r1, r3
 800a7de:	6878      	ldr	r0, [r7, #4]
 800a7e0:	f7ff fbe4 	bl	8009fac <HAL_SD_GetCardCSD>
 800a7e4:	4603      	mov	r3, r0
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d002      	beq.n	800a7f0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a7ea:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a7ee:	e021      	b.n	800a834 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	6819      	ldr	r1, [r3, #0]
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7f8:	041b      	lsls	r3, r3, #16
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	461c      	mov	r4, r3
 800a7fe:	4615      	mov	r5, r2
 800a800:	4622      	mov	r2, r4
 800a802:	462b      	mov	r3, r5
 800a804:	4608      	mov	r0, r1
 800a806:	f003 f8c1 	bl	800d98c <SDMMC_CmdSelDesel>
 800a80a:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800a80c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d001      	beq.n	800a816 <SD_InitCard+0x176>
  {
    return errorstate;
 800a812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a814:	e00e      	b.n	800a834 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681d      	ldr	r5, [r3, #0]
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	466c      	mov	r4, sp
 800a81e:	f103 0210 	add.w	r2, r3, #16
 800a822:	ca07      	ldmia	r2, {r0, r1, r2}
 800a824:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a828:	3304      	adds	r3, #4
 800a82a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a82c:	4628      	mov	r0, r5
 800a82e:	f002 ff05 	bl	800d63c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800a832:	2300      	movs	r3, #0
}
 800a834:	4618      	mov	r0, r3
 800a836:	3740      	adds	r7, #64	; 0x40
 800a838:	46bd      	mov	sp, r7
 800a83a:	bdb0      	pop	{r4, r5, r7, pc}

0800a83c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b086      	sub	sp, #24
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a844:	2300      	movs	r3, #0
 800a846:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800a848:	2300      	movs	r3, #0
 800a84a:	617b      	str	r3, [r7, #20]
 800a84c:	2300      	movs	r3, #0
 800a84e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	4618      	mov	r0, r3
 800a856:	f003 f8bc 	bl	800d9d2 <SDMMC_CmdGoIdleState>
 800a85a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d001      	beq.n	800a866 <SD_PowerON+0x2a>
  {
    return errorstate;
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	e072      	b.n	800a94c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	4618      	mov	r0, r3
 800a86c:	f003 f8cf 	bl	800da0e <SDMMC_CmdOperCond>
 800a870:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d00d      	beq.n	800a894 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2200      	movs	r2, #0
 800a87c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	4618      	mov	r0, r3
 800a884:	f003 f8a5 	bl	800d9d2 <SDMMC_CmdGoIdleState>
 800a888:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d004      	beq.n	800a89a <SD_PowerON+0x5e>
    {
      return errorstate;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	e05b      	b.n	800a94c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2201      	movs	r2, #1
 800a898:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a89e:	2b01      	cmp	r3, #1
 800a8a0:	d137      	bne.n	800a912 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	2100      	movs	r1, #0
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	f003 f8cf 	bl	800da4c <SDMMC_CmdAppCommand>
 800a8ae:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d02d      	beq.n	800a912 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a8b6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a8ba:	e047      	b.n	800a94c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	2100      	movs	r1, #0
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	f003 f8c2 	bl	800da4c <SDMMC_CmdAppCommand>
 800a8c8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d001      	beq.n	800a8d4 <SD_PowerON+0x98>
    {
      return errorstate;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	e03b      	b.n	800a94c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	491e      	ldr	r1, [pc, #120]	; (800a954 <SD_PowerON+0x118>)
 800a8da:	4618      	mov	r0, r3
 800a8dc:	f003 f8d8 	bl	800da90 <SDMMC_CmdAppOperCommand>
 800a8e0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d002      	beq.n	800a8ee <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a8e8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a8ec:	e02e      	b.n	800a94c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	2100      	movs	r1, #0
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f002 ff3e 	bl	800d776 <SDIO_GetResponse>
 800a8fa:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800a8fc:	697b      	ldr	r3, [r7, #20]
 800a8fe:	0fdb      	lsrs	r3, r3, #31
 800a900:	2b01      	cmp	r3, #1
 800a902:	d101      	bne.n	800a908 <SD_PowerON+0xcc>
 800a904:	2301      	movs	r3, #1
 800a906:	e000      	b.n	800a90a <SD_PowerON+0xce>
 800a908:	2300      	movs	r3, #0
 800a90a:	613b      	str	r3, [r7, #16]

    count++;
 800a90c:	68bb      	ldr	r3, [r7, #8]
 800a90e:	3301      	adds	r3, #1
 800a910:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a912:	68bb      	ldr	r3, [r7, #8]
 800a914:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800a918:	4293      	cmp	r3, r2
 800a91a:	d802      	bhi.n	800a922 <SD_PowerON+0xe6>
 800a91c:	693b      	ldr	r3, [r7, #16]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d0cc      	beq.n	800a8bc <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800a922:	68bb      	ldr	r3, [r7, #8]
 800a924:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800a928:	4293      	cmp	r3, r2
 800a92a:	d902      	bls.n	800a932 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800a92c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a930:	e00c      	b.n	800a94c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800a932:	697b      	ldr	r3, [r7, #20]
 800a934:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d003      	beq.n	800a944 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2201      	movs	r2, #1
 800a940:	645a      	str	r2, [r3, #68]	; 0x44
 800a942:	e002      	b.n	800a94a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2200      	movs	r2, #0
 800a948:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800a94a:	2300      	movs	r3, #0
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3718      	adds	r7, #24
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}
 800a954:	c1100000 	.word	0xc1100000

0800a958 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b084      	sub	sp, #16
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
 800a960:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d102      	bne.n	800a96e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800a968:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a96c:	e018      	b.n	800a9a0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681a      	ldr	r2, [r3, #0]
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a976:	041b      	lsls	r3, r3, #16
 800a978:	4619      	mov	r1, r3
 800a97a:	4610      	mov	r0, r2
 800a97c:	f003 f94c 	bl	800dc18 <SDMMC_CmdSendStatus>
 800a980:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d001      	beq.n	800a98c <SD_SendStatus+0x34>
  {
    return errorstate;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	e009      	b.n	800a9a0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	2100      	movs	r1, #0
 800a992:	4618      	mov	r0, r3
 800a994:	f002 feef 	bl	800d776 <SDIO_GetResponse>
 800a998:	4602      	mov	r2, r0
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800a99e:	2300      	movs	r3, #0
}
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	3710      	adds	r7, #16
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	bd80      	pop	{r7, pc}

0800a9a8 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b086      	sub	sp, #24
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	60fb      	str	r3, [r7, #12]
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	2100      	movs	r1, #0
 800a9be:	4618      	mov	r0, r3
 800a9c0:	f002 fed9 	bl	800d776 <SDIO_GetResponse>
 800a9c4:	4603      	mov	r3, r0
 800a9c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a9ca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a9ce:	d102      	bne.n	800a9d6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a9d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a9d4:	e02f      	b.n	800aa36 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a9d6:	f107 030c 	add.w	r3, r7, #12
 800a9da:	4619      	mov	r1, r3
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f000 f879 	bl	800aad4 <SD_FindSCR>
 800a9e2:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a9e4:	697b      	ldr	r3, [r7, #20]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d001      	beq.n	800a9ee <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800a9ea:	697b      	ldr	r3, [r7, #20]
 800a9ec:	e023      	b.n	800aa36 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a9ee:	693b      	ldr	r3, [r7, #16]
 800a9f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d01c      	beq.n	800aa32 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681a      	ldr	r2, [r3, #0]
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa00:	041b      	lsls	r3, r3, #16
 800aa02:	4619      	mov	r1, r3
 800aa04:	4610      	mov	r0, r2
 800aa06:	f003 f821 	bl	800da4c <SDMMC_CmdAppCommand>
 800aa0a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800aa0c:	697b      	ldr	r3, [r7, #20]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d001      	beq.n	800aa16 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800aa12:	697b      	ldr	r3, [r7, #20]
 800aa14:	e00f      	b.n	800aa36 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	2102      	movs	r1, #2
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f003 f85a 	bl	800dad6 <SDMMC_CmdBusWidth>
 800aa22:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d001      	beq.n	800aa2e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800aa2a:	697b      	ldr	r3, [r7, #20]
 800aa2c:	e003      	b.n	800aa36 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800aa2e:	2300      	movs	r3, #0
 800aa30:	e001      	b.n	800aa36 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800aa32:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800aa36:	4618      	mov	r0, r3
 800aa38:	3718      	adds	r7, #24
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bd80      	pop	{r7, pc}

0800aa3e <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800aa3e:	b580      	push	{r7, lr}
 800aa40:	b086      	sub	sp, #24
 800aa42:	af00      	add	r7, sp, #0
 800aa44:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800aa46:	2300      	movs	r3, #0
 800aa48:	60fb      	str	r3, [r7, #12]
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	2100      	movs	r1, #0
 800aa54:	4618      	mov	r0, r3
 800aa56:	f002 fe8e 	bl	800d776 <SDIO_GetResponse>
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aa60:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aa64:	d102      	bne.n	800aa6c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800aa66:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800aa6a:	e02f      	b.n	800aacc <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800aa6c:	f107 030c 	add.w	r3, r7, #12
 800aa70:	4619      	mov	r1, r3
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f000 f82e 	bl	800aad4 <SD_FindSCR>
 800aa78:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800aa7a:	697b      	ldr	r3, [r7, #20]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d001      	beq.n	800aa84 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800aa80:	697b      	ldr	r3, [r7, #20]
 800aa82:	e023      	b.n	800aacc <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800aa84:	693b      	ldr	r3, [r7, #16]
 800aa86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d01c      	beq.n	800aac8 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681a      	ldr	r2, [r3, #0]
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa96:	041b      	lsls	r3, r3, #16
 800aa98:	4619      	mov	r1, r3
 800aa9a:	4610      	mov	r0, r2
 800aa9c:	f002 ffd6 	bl	800da4c <SDMMC_CmdAppCommand>
 800aaa0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800aaa2:	697b      	ldr	r3, [r7, #20]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d001      	beq.n	800aaac <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800aaa8:	697b      	ldr	r3, [r7, #20]
 800aaaa:	e00f      	b.n	800aacc <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	2100      	movs	r1, #0
 800aab2:	4618      	mov	r0, r3
 800aab4:	f003 f80f 	bl	800dad6 <SDMMC_CmdBusWidth>
 800aab8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800aaba:	697b      	ldr	r3, [r7, #20]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d001      	beq.n	800aac4 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800aac0:	697b      	ldr	r3, [r7, #20]
 800aac2:	e003      	b.n	800aacc <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800aac4:	2300      	movs	r3, #0
 800aac6:	e001      	b.n	800aacc <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800aac8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800aacc:	4618      	mov	r0, r3
 800aace:	3718      	adds	r7, #24
 800aad0:	46bd      	mov	sp, r7
 800aad2:	bd80      	pop	{r7, pc}

0800aad4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800aad4:	b590      	push	{r4, r7, lr}
 800aad6:	b08f      	sub	sp, #60	; 0x3c
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
 800aadc:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800aade:	f7fc fbdf 	bl	80072a0 <HAL_GetTick>
 800aae2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800aae4:	2300      	movs	r3, #0
 800aae6:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800aae8:	2300      	movs	r3, #0
 800aaea:	60bb      	str	r3, [r7, #8]
 800aaec:	2300      	movs	r3, #0
 800aaee:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	2108      	movs	r1, #8
 800aafa:	4618      	mov	r0, r3
 800aafc:	f002 fe7a 	bl	800d7f4 <SDMMC_CmdBlockLength>
 800ab00:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ab02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d001      	beq.n	800ab0c <SD_FindSCR+0x38>
  {
    return errorstate;
 800ab08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab0a:	e0a9      	b.n	800ac60 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681a      	ldr	r2, [r3, #0]
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab14:	041b      	lsls	r3, r3, #16
 800ab16:	4619      	mov	r1, r3
 800ab18:	4610      	mov	r0, r2
 800ab1a:	f002 ff97 	bl	800da4c <SDMMC_CmdAppCommand>
 800ab1e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ab20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d001      	beq.n	800ab2a <SD_FindSCR+0x56>
  {
    return errorstate;
 800ab26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab28:	e09a      	b.n	800ac60 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800ab2a:	f04f 33ff 	mov.w	r3, #4294967295
 800ab2e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800ab30:	2308      	movs	r3, #8
 800ab32:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800ab34:	2330      	movs	r3, #48	; 0x30
 800ab36:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800ab38:	2302      	movs	r3, #2
 800ab3a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800ab40:	2301      	movs	r3, #1
 800ab42:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	f107 0210 	add.w	r2, r7, #16
 800ab4c:	4611      	mov	r1, r2
 800ab4e:	4618      	mov	r0, r3
 800ab50:	f002 fe24 	bl	800d79c <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	4618      	mov	r0, r3
 800ab5a:	f002 ffde 	bl	800db1a <SDMMC_CmdSendSCR>
 800ab5e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ab60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d022      	beq.n	800abac <SD_FindSCR+0xd8>
  {
    return errorstate;
 800ab66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab68:	e07a      	b.n	800ac60 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d00e      	beq.n	800ab96 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	6819      	ldr	r1, [r3, #0]
 800ab7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab7e:	009b      	lsls	r3, r3, #2
 800ab80:	f107 0208 	add.w	r2, r7, #8
 800ab84:	18d4      	adds	r4, r2, r3
 800ab86:	4608      	mov	r0, r1
 800ab88:	f002 fd83 	bl	800d692 <SDIO_ReadFIFO>
 800ab8c:	4603      	mov	r3, r0
 800ab8e:	6023      	str	r3, [r4, #0]
      index++;
 800ab90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab92:	3301      	adds	r3, #1
 800ab94:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800ab96:	f7fc fb83 	bl	80072a0 <HAL_GetTick>
 800ab9a:	4602      	mov	r2, r0
 800ab9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab9e:	1ad3      	subs	r3, r2, r3
 800aba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aba4:	d102      	bne.n	800abac <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800aba6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800abaa:	e059      	b.n	800ac60 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800abb2:	f240 432a 	movw	r3, #1066	; 0x42a
 800abb6:	4013      	ands	r3, r2
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d0d6      	beq.n	800ab6a <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abc2:	f003 0308 	and.w	r3, r3, #8
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d005      	beq.n	800abd6 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	2208      	movs	r2, #8
 800abd0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800abd2:	2308      	movs	r3, #8
 800abd4:	e044      	b.n	800ac60 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abdc:	f003 0302 	and.w	r3, r3, #2
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d005      	beq.n	800abf0 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	2202      	movs	r2, #2
 800abea:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800abec:	2302      	movs	r3, #2
 800abee:	e037      	b.n	800ac60 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abf6:	f003 0320 	and.w	r3, r3, #32
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d005      	beq.n	800ac0a <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	2220      	movs	r2, #32
 800ac04:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800ac06:	2320      	movs	r3, #32
 800ac08:	e02a      	b.n	800ac60 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f240 523a 	movw	r2, #1338	; 0x53a
 800ac12:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	061a      	lsls	r2, r3, #24
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	021b      	lsls	r3, r3, #8
 800ac1c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ac20:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	0a1b      	lsrs	r3, r3, #8
 800ac26:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ac2a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	0e1b      	lsrs	r3, r3, #24
 800ac30:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ac32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac34:	601a      	str	r2, [r3, #0]
    scr++;
 800ac36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac38:	3304      	adds	r3, #4
 800ac3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	061a      	lsls	r2, r3, #24
 800ac40:	68bb      	ldr	r3, [r7, #8]
 800ac42:	021b      	lsls	r3, r3, #8
 800ac44:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ac48:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800ac4a:	68bb      	ldr	r3, [r7, #8]
 800ac4c:	0a1b      	lsrs	r3, r3, #8
 800ac4e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800ac52:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800ac54:	68bb      	ldr	r3, [r7, #8]
 800ac56:	0e1b      	lsrs	r3, r3, #24
 800ac58:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800ac5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac5c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800ac5e:	2300      	movs	r3, #0
}
 800ac60:	4618      	mov	r0, r3
 800ac62:	373c      	adds	r7, #60	; 0x3c
 800ac64:	46bd      	mov	sp, r7
 800ac66:	bd90      	pop	{r4, r7, pc}

0800ac68 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b086      	sub	sp, #24
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac74:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac7a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800ac7c:	693b      	ldr	r3, [r7, #16]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d03f      	beq.n	800ad02 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800ac82:	2300      	movs	r3, #0
 800ac84:	617b      	str	r3, [r7, #20]
 800ac86:	e033      	b.n	800acf0 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f002 fd00 	bl	800d692 <SDIO_ReadFIFO>
 800ac92:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800ac94:	68bb      	ldr	r3, [r7, #8]
 800ac96:	b2da      	uxtb	r2, r3
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	3301      	adds	r3, #1
 800aca0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800aca2:	693b      	ldr	r3, [r7, #16]
 800aca4:	3b01      	subs	r3, #1
 800aca6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800aca8:	68bb      	ldr	r3, [r7, #8]
 800acaa:	0a1b      	lsrs	r3, r3, #8
 800acac:	b2da      	uxtb	r2, r3
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	701a      	strb	r2, [r3, #0]
      tmp++;
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	3301      	adds	r3, #1
 800acb6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800acb8:	693b      	ldr	r3, [r7, #16]
 800acba:	3b01      	subs	r3, #1
 800acbc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	0c1b      	lsrs	r3, r3, #16
 800acc2:	b2da      	uxtb	r2, r3
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	701a      	strb	r2, [r3, #0]
      tmp++;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	3301      	adds	r3, #1
 800accc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800acce:	693b      	ldr	r3, [r7, #16]
 800acd0:	3b01      	subs	r3, #1
 800acd2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	0e1b      	lsrs	r3, r3, #24
 800acd8:	b2da      	uxtb	r2, r3
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	701a      	strb	r2, [r3, #0]
      tmp++;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	3301      	adds	r3, #1
 800ace2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ace4:	693b      	ldr	r3, [r7, #16]
 800ace6:	3b01      	subs	r3, #1
 800ace8:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	3301      	adds	r3, #1
 800acee:	617b      	str	r3, [r7, #20]
 800acf0:	697b      	ldr	r3, [r7, #20]
 800acf2:	2b07      	cmp	r3, #7
 800acf4:	d9c8      	bls.n	800ac88 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	68fa      	ldr	r2, [r7, #12]
 800acfa:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	693a      	ldr	r2, [r7, #16]
 800ad00:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800ad02:	bf00      	nop
 800ad04:	3718      	adds	r7, #24
 800ad06:	46bd      	mov	sp, r7
 800ad08:	bd80      	pop	{r7, pc}

0800ad0a <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800ad0a:	b580      	push	{r7, lr}
 800ad0c:	b086      	sub	sp, #24
 800ad0e:	af00      	add	r7, sp, #0
 800ad10:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	6a1b      	ldr	r3, [r3, #32]
 800ad16:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad1c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800ad1e:	693b      	ldr	r3, [r7, #16]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d043      	beq.n	800adac <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800ad24:	2300      	movs	r3, #0
 800ad26:	617b      	str	r3, [r7, #20]
 800ad28:	e037      	b.n	800ad9a <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	781b      	ldrb	r3, [r3, #0]
 800ad2e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	3301      	adds	r3, #1
 800ad34:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ad36:	693b      	ldr	r3, [r7, #16]
 800ad38:	3b01      	subs	r3, #1
 800ad3a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	781b      	ldrb	r3, [r3, #0]
 800ad40:	021a      	lsls	r2, r3, #8
 800ad42:	68bb      	ldr	r3, [r7, #8]
 800ad44:	4313      	orrs	r3, r2
 800ad46:	60bb      	str	r3, [r7, #8]
      tmp++;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	3301      	adds	r3, #1
 800ad4c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ad4e:	693b      	ldr	r3, [r7, #16]
 800ad50:	3b01      	subs	r3, #1
 800ad52:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	781b      	ldrb	r3, [r3, #0]
 800ad58:	041a      	lsls	r2, r3, #16
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	4313      	orrs	r3, r2
 800ad5e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	3301      	adds	r3, #1
 800ad64:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ad66:	693b      	ldr	r3, [r7, #16]
 800ad68:	3b01      	subs	r3, #1
 800ad6a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	781b      	ldrb	r3, [r3, #0]
 800ad70:	061a      	lsls	r2, r3, #24
 800ad72:	68bb      	ldr	r3, [r7, #8]
 800ad74:	4313      	orrs	r3, r2
 800ad76:	60bb      	str	r3, [r7, #8]
      tmp++;
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	3301      	adds	r3, #1
 800ad7c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ad7e:	693b      	ldr	r3, [r7, #16]
 800ad80:	3b01      	subs	r3, #1
 800ad82:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f107 0208 	add.w	r2, r7, #8
 800ad8c:	4611      	mov	r1, r2
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f002 fc8c 	bl	800d6ac <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800ad94:	697b      	ldr	r3, [r7, #20]
 800ad96:	3301      	adds	r3, #1
 800ad98:	617b      	str	r3, [r7, #20]
 800ad9a:	697b      	ldr	r3, [r7, #20]
 800ad9c:	2b07      	cmp	r3, #7
 800ad9e:	d9c4      	bls.n	800ad2a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	68fa      	ldr	r2, [r7, #12]
 800ada4:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	693a      	ldr	r2, [r7, #16]
 800adaa:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800adac:	bf00      	nop
 800adae:	3718      	adds	r7, #24
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}

0800adb4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b082      	sub	sp, #8
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d101      	bne.n	800adc6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800adc2:	2301      	movs	r3, #1
 800adc4:	e056      	b.n	800ae74 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2200      	movs	r2, #0
 800adca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800add2:	b2db      	uxtb	r3, r3
 800add4:	2b00      	cmp	r3, #0
 800add6:	d106      	bne.n	800ade6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2200      	movs	r2, #0
 800addc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ade0:	6878      	ldr	r0, [r7, #4]
 800ade2:	f7f9 fd5d 	bl	80048a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	2202      	movs	r2, #2
 800adea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	681a      	ldr	r2, [r3, #0]
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800adfc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	685a      	ldr	r2, [r3, #4]
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	689b      	ldr	r3, [r3, #8]
 800ae06:	431a      	orrs	r2, r3
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	68db      	ldr	r3, [r3, #12]
 800ae0c:	431a      	orrs	r2, r3
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	691b      	ldr	r3, [r3, #16]
 800ae12:	431a      	orrs	r2, r3
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	695b      	ldr	r3, [r3, #20]
 800ae18:	431a      	orrs	r2, r3
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	699b      	ldr	r3, [r3, #24]
 800ae1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ae22:	431a      	orrs	r2, r3
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	69db      	ldr	r3, [r3, #28]
 800ae28:	431a      	orrs	r2, r3
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	6a1b      	ldr	r3, [r3, #32]
 800ae2e:	ea42 0103 	orr.w	r1, r2, r3
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	430a      	orrs	r2, r1
 800ae3c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	699b      	ldr	r3, [r3, #24]
 800ae42:	0c1b      	lsrs	r3, r3, #16
 800ae44:	f003 0104 	and.w	r1, r3, #4
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	430a      	orrs	r2, r1
 800ae52:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	69da      	ldr	r2, [r3, #28]
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ae62:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	2200      	movs	r2, #0
 800ae68:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2201      	movs	r2, #1
 800ae6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800ae72:	2300      	movs	r3, #0
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	3708      	adds	r7, #8
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	bd80      	pop	{r7, pc}

0800ae7c <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	b082      	sub	sp, #8
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d101      	bne.n	800ae8e <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800ae8a:	2301      	movs	r3, #1
 800ae8c:	e01a      	b.n	800aec4 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	2202      	movs	r2, #2
 800ae92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	681a      	ldr	r2, [r3, #0]
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aea4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800aea6:	6878      	ldr	r0, [r7, #4]
 800aea8:	f7f9 fd94 	bl	80049d4 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2200      	movs	r2, #0
 800aeb0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	2200      	movs	r2, #0
 800aebe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800aec2:	2300      	movs	r3, #0
}
 800aec4:	4618      	mov	r0, r3
 800aec6:	3708      	adds	r7, #8
 800aec8:	46bd      	mov	sp, r7
 800aeca:	bd80      	pop	{r7, pc}

0800aecc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800aecc:	b580      	push	{r7, lr}
 800aece:	b08c      	sub	sp, #48	; 0x30
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	60f8      	str	r0, [r7, #12]
 800aed4:	60b9      	str	r1, [r7, #8]
 800aed6:	607a      	str	r2, [r7, #4]
 800aed8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800aeda:	2301      	movs	r3, #1
 800aedc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800aede:	2300      	movs	r3, #0
 800aee0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800aeea:	2b01      	cmp	r3, #1
 800aeec:	d101      	bne.n	800aef2 <HAL_SPI_TransmitReceive+0x26>
 800aeee:	2302      	movs	r3, #2
 800aef0:	e18a      	b.n	800b208 <HAL_SPI_TransmitReceive+0x33c>
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	2201      	movs	r2, #1
 800aef6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aefa:	f7fc f9d1 	bl	80072a0 <HAL_GetTick>
 800aefe:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800af06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	685b      	ldr	r3, [r3, #4]
 800af0e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800af10:	887b      	ldrh	r3, [r7, #2]
 800af12:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800af14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800af18:	2b01      	cmp	r3, #1
 800af1a:	d00f      	beq.n	800af3c <HAL_SPI_TransmitReceive+0x70>
 800af1c:	69fb      	ldr	r3, [r7, #28]
 800af1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800af22:	d107      	bne.n	800af34 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	689b      	ldr	r3, [r3, #8]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d103      	bne.n	800af34 <HAL_SPI_TransmitReceive+0x68>
 800af2c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800af30:	2b04      	cmp	r3, #4
 800af32:	d003      	beq.n	800af3c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800af34:	2302      	movs	r3, #2
 800af36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800af3a:	e15b      	b.n	800b1f4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800af3c:	68bb      	ldr	r3, [r7, #8]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d005      	beq.n	800af4e <HAL_SPI_TransmitReceive+0x82>
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d002      	beq.n	800af4e <HAL_SPI_TransmitReceive+0x82>
 800af48:	887b      	ldrh	r3, [r7, #2]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d103      	bne.n	800af56 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800af4e:	2301      	movs	r3, #1
 800af50:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800af54:	e14e      	b.n	800b1f4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800af5c:	b2db      	uxtb	r3, r3
 800af5e:	2b04      	cmp	r3, #4
 800af60:	d003      	beq.n	800af6a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	2205      	movs	r2, #5
 800af66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	2200      	movs	r2, #0
 800af6e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	687a      	ldr	r2, [r7, #4]
 800af74:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	887a      	ldrh	r2, [r7, #2]
 800af7a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	887a      	ldrh	r2, [r7, #2]
 800af80:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	68ba      	ldr	r2, [r7, #8]
 800af86:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	887a      	ldrh	r2, [r7, #2]
 800af8c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	887a      	ldrh	r2, [r7, #2]
 800af92:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	2200      	movs	r2, #0
 800af98:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	2200      	movs	r2, #0
 800af9e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afaa:	2b40      	cmp	r3, #64	; 0x40
 800afac:	d007      	beq.n	800afbe <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	681a      	ldr	r2, [r3, #0]
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800afbc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	68db      	ldr	r3, [r3, #12]
 800afc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800afc6:	d178      	bne.n	800b0ba <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	685b      	ldr	r3, [r3, #4]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d002      	beq.n	800afd6 <HAL_SPI_TransmitReceive+0x10a>
 800afd0:	8b7b      	ldrh	r3, [r7, #26]
 800afd2:	2b01      	cmp	r3, #1
 800afd4:	d166      	bne.n	800b0a4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afda:	881a      	ldrh	r2, [r3, #0]
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afe6:	1c9a      	adds	r2, r3, #2
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aff0:	b29b      	uxth	r3, r3
 800aff2:	3b01      	subs	r3, #1
 800aff4:	b29a      	uxth	r2, r3
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800affa:	e053      	b.n	800b0a4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	689b      	ldr	r3, [r3, #8]
 800b002:	f003 0302 	and.w	r3, r3, #2
 800b006:	2b02      	cmp	r3, #2
 800b008:	d11b      	bne.n	800b042 <HAL_SPI_TransmitReceive+0x176>
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b00e:	b29b      	uxth	r3, r3
 800b010:	2b00      	cmp	r3, #0
 800b012:	d016      	beq.n	800b042 <HAL_SPI_TransmitReceive+0x176>
 800b014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b016:	2b01      	cmp	r3, #1
 800b018:	d113      	bne.n	800b042 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b01e:	881a      	ldrh	r2, [r3, #0]
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b02a:	1c9a      	adds	r2, r3, #2
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b034:	b29b      	uxth	r3, r3
 800b036:	3b01      	subs	r3, #1
 800b038:	b29a      	uxth	r2, r3
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b03e:	2300      	movs	r3, #0
 800b040:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	689b      	ldr	r3, [r3, #8]
 800b048:	f003 0301 	and.w	r3, r3, #1
 800b04c:	2b01      	cmp	r3, #1
 800b04e:	d119      	bne.n	800b084 <HAL_SPI_TransmitReceive+0x1b8>
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b054:	b29b      	uxth	r3, r3
 800b056:	2b00      	cmp	r3, #0
 800b058:	d014      	beq.n	800b084 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	68da      	ldr	r2, [r3, #12]
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b064:	b292      	uxth	r2, r2
 800b066:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b06c:	1c9a      	adds	r2, r3, #2
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b076:	b29b      	uxth	r3, r3
 800b078:	3b01      	subs	r3, #1
 800b07a:	b29a      	uxth	r2, r3
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b080:	2301      	movs	r3, #1
 800b082:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b084:	f7fc f90c 	bl	80072a0 <HAL_GetTick>
 800b088:	4602      	mov	r2, r0
 800b08a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b08c:	1ad3      	subs	r3, r2, r3
 800b08e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b090:	429a      	cmp	r2, r3
 800b092:	d807      	bhi.n	800b0a4 <HAL_SPI_TransmitReceive+0x1d8>
 800b094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b09a:	d003      	beq.n	800b0a4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800b09c:	2303      	movs	r3, #3
 800b09e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b0a2:	e0a7      	b.n	800b1f4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b0a8:	b29b      	uxth	r3, r3
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d1a6      	bne.n	800affc <HAL_SPI_TransmitReceive+0x130>
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b0b2:	b29b      	uxth	r3, r3
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d1a1      	bne.n	800affc <HAL_SPI_TransmitReceive+0x130>
 800b0b8:	e07c      	b.n	800b1b4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	685b      	ldr	r3, [r3, #4]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d002      	beq.n	800b0c8 <HAL_SPI_TransmitReceive+0x1fc>
 800b0c2:	8b7b      	ldrh	r3, [r7, #26]
 800b0c4:	2b01      	cmp	r3, #1
 800b0c6:	d16b      	bne.n	800b1a0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	330c      	adds	r3, #12
 800b0d2:	7812      	ldrb	r2, [r2, #0]
 800b0d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0da:	1c5a      	adds	r2, r3, #1
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b0e4:	b29b      	uxth	r3, r3
 800b0e6:	3b01      	subs	r3, #1
 800b0e8:	b29a      	uxth	r2, r3
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b0ee:	e057      	b.n	800b1a0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	689b      	ldr	r3, [r3, #8]
 800b0f6:	f003 0302 	and.w	r3, r3, #2
 800b0fa:	2b02      	cmp	r3, #2
 800b0fc:	d11c      	bne.n	800b138 <HAL_SPI_TransmitReceive+0x26c>
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b102:	b29b      	uxth	r3, r3
 800b104:	2b00      	cmp	r3, #0
 800b106:	d017      	beq.n	800b138 <HAL_SPI_TransmitReceive+0x26c>
 800b108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b10a:	2b01      	cmp	r3, #1
 800b10c:	d114      	bne.n	800b138 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	330c      	adds	r3, #12
 800b118:	7812      	ldrb	r2, [r2, #0]
 800b11a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b120:	1c5a      	adds	r2, r3, #1
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b12a:	b29b      	uxth	r3, r3
 800b12c:	3b01      	subs	r3, #1
 800b12e:	b29a      	uxth	r2, r3
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b134:	2300      	movs	r3, #0
 800b136:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	689b      	ldr	r3, [r3, #8]
 800b13e:	f003 0301 	and.w	r3, r3, #1
 800b142:	2b01      	cmp	r3, #1
 800b144:	d119      	bne.n	800b17a <HAL_SPI_TransmitReceive+0x2ae>
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b14a:	b29b      	uxth	r3, r3
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d014      	beq.n	800b17a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	68da      	ldr	r2, [r3, #12]
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b15a:	b2d2      	uxtb	r2, r2
 800b15c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b162:	1c5a      	adds	r2, r3, #1
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b16c:	b29b      	uxth	r3, r3
 800b16e:	3b01      	subs	r3, #1
 800b170:	b29a      	uxth	r2, r3
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b176:	2301      	movs	r3, #1
 800b178:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b17a:	f7fc f891 	bl	80072a0 <HAL_GetTick>
 800b17e:	4602      	mov	r2, r0
 800b180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b182:	1ad3      	subs	r3, r2, r3
 800b184:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b186:	429a      	cmp	r2, r3
 800b188:	d803      	bhi.n	800b192 <HAL_SPI_TransmitReceive+0x2c6>
 800b18a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b18c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b190:	d102      	bne.n	800b198 <HAL_SPI_TransmitReceive+0x2cc>
 800b192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b194:	2b00      	cmp	r3, #0
 800b196:	d103      	bne.n	800b1a0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800b198:	2303      	movs	r3, #3
 800b19a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b19e:	e029      	b.n	800b1f4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b1a4:	b29b      	uxth	r3, r3
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d1a2      	bne.n	800b0f0 <HAL_SPI_TransmitReceive+0x224>
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b1ae:	b29b      	uxth	r3, r3
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d19d      	bne.n	800b0f0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b1b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b1b8:	68f8      	ldr	r0, [r7, #12]
 800b1ba:	f000 fae1 	bl	800b780 <SPI_EndRxTxTransaction>
 800b1be:	4603      	mov	r3, r0
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d006      	beq.n	800b1d2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800b1c4:	2301      	movs	r3, #1
 800b1c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	2220      	movs	r2, #32
 800b1ce:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800b1d0:	e010      	b.n	800b1f4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	689b      	ldr	r3, [r3, #8]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d10b      	bne.n	800b1f2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b1da:	2300      	movs	r3, #0
 800b1dc:	617b      	str	r3, [r7, #20]
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	68db      	ldr	r3, [r3, #12]
 800b1e4:	617b      	str	r3, [r7, #20]
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	689b      	ldr	r3, [r3, #8]
 800b1ec:	617b      	str	r3, [r7, #20]
 800b1ee:	697b      	ldr	r3, [r7, #20]
 800b1f0:	e000      	b.n	800b1f4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800b1f2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	2201      	movs	r2, #1
 800b1f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	2200      	movs	r2, #0
 800b200:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b204:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800b208:	4618      	mov	r0, r3
 800b20a:	3730      	adds	r7, #48	; 0x30
 800b20c:	46bd      	mov	sp, r7
 800b20e:	bd80      	pop	{r7, pc}

0800b210 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b086      	sub	sp, #24
 800b214:	af00      	add	r7, sp, #0
 800b216:	60f8      	str	r0, [r7, #12]
 800b218:	60b9      	str	r1, [r7, #8]
 800b21a:	4613      	mov	r3, r2
 800b21c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b21e:	2300      	movs	r3, #0
 800b220:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b228:	2b01      	cmp	r3, #1
 800b22a:	d101      	bne.n	800b230 <HAL_SPI_Transmit_DMA+0x20>
 800b22c:	2302      	movs	r3, #2
 800b22e:	e093      	b.n	800b358 <HAL_SPI_Transmit_DMA+0x148>
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	2201      	movs	r2, #1
 800b234:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b23e:	b2db      	uxtb	r3, r3
 800b240:	2b01      	cmp	r3, #1
 800b242:	d002      	beq.n	800b24a <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800b244:	2302      	movs	r3, #2
 800b246:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b248:	e081      	b.n	800b34e <HAL_SPI_Transmit_DMA+0x13e>
  }

  if ((pData == NULL) || (Size == 0U))
 800b24a:	68bb      	ldr	r3, [r7, #8]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d002      	beq.n	800b256 <HAL_SPI_Transmit_DMA+0x46>
 800b250:	88fb      	ldrh	r3, [r7, #6]
 800b252:	2b00      	cmp	r3, #0
 800b254:	d102      	bne.n	800b25c <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800b256:	2301      	movs	r3, #1
 800b258:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b25a:	e078      	b.n	800b34e <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	2203      	movs	r2, #3
 800b260:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	2200      	movs	r2, #0
 800b268:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	68ba      	ldr	r2, [r7, #8]
 800b26e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	88fa      	ldrh	r2, [r7, #6]
 800b274:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	88fa      	ldrh	r2, [r7, #6]
 800b27a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	2200      	movs	r2, #0
 800b280:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	2200      	movs	r2, #0
 800b286:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	2200      	movs	r2, #0
 800b28c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	2200      	movs	r2, #0
 800b292:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	2200      	movs	r2, #0
 800b298:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	689b      	ldr	r3, [r3, #8]
 800b29e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b2a2:	d107      	bne.n	800b2b4 <HAL_SPI_Transmit_DMA+0xa4>
  {
    SPI_1LINE_TX(hspi);
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	681a      	ldr	r2, [r3, #0]
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b2b2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b2b8:	4a29      	ldr	r2, [pc, #164]	; (800b360 <HAL_SPI_Transmit_DMA+0x150>)
 800b2ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b2c0:	4a28      	ldr	r2, [pc, #160]	; (800b364 <HAL_SPI_Transmit_DMA+0x154>)
 800b2c2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b2c8:	4a27      	ldr	r2, [pc, #156]	; (800b368 <HAL_SPI_Transmit_DMA+0x158>)
 800b2ca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2dc:	4619      	mov	r1, r3
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	330c      	adds	r3, #12
 800b2e4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b2ea:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800b2ec:	f7fc ff92 	bl	8008214 <HAL_DMA_Start_IT>
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d00c      	beq.n	800b310 <HAL_SPI_Transmit_DMA+0x100>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b2fa:	f043 0210 	orr.w	r2, r3, #16
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800b302:	2301      	movs	r3, #1
 800b304:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	2201      	movs	r2, #1
 800b30a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800b30e:	e01e      	b.n	800b34e <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b31a:	2b40      	cmp	r3, #64	; 0x40
 800b31c:	d007      	beq.n	800b32e <HAL_SPI_Transmit_DMA+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	681a      	ldr	r2, [r3, #0]
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b32c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	685a      	ldr	r2, [r3, #4]
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	f042 0220 	orr.w	r2, r2, #32
 800b33c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	685a      	ldr	r2, [r3, #4]
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	f042 0202 	orr.w	r2, r2, #2
 800b34c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	2200      	movs	r2, #0
 800b352:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b356:	7dfb      	ldrb	r3, [r7, #23]
}
 800b358:	4618      	mov	r0, r3
 800b35a:	3718      	adds	r7, #24
 800b35c:	46bd      	mov	sp, r7
 800b35e:	bd80      	pop	{r7, pc}
 800b360:	0800b629 	.word	0x0800b629
 800b364:	0800b581 	.word	0x0800b581
 800b368:	0800b645 	.word	0x0800b645

0800b36c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b088      	sub	sp, #32
 800b370:	af00      	add	r7, sp, #0
 800b372:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	685b      	ldr	r3, [r3, #4]
 800b37a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	689b      	ldr	r3, [r3, #8]
 800b382:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b384:	69bb      	ldr	r3, [r7, #24]
 800b386:	099b      	lsrs	r3, r3, #6
 800b388:	f003 0301 	and.w	r3, r3, #1
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d10f      	bne.n	800b3b0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b390:	69bb      	ldr	r3, [r7, #24]
 800b392:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b396:	2b00      	cmp	r3, #0
 800b398:	d00a      	beq.n	800b3b0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b39a:	69fb      	ldr	r3, [r7, #28]
 800b39c:	099b      	lsrs	r3, r3, #6
 800b39e:	f003 0301 	and.w	r3, r3, #1
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d004      	beq.n	800b3b0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3aa:	6878      	ldr	r0, [r7, #4]
 800b3ac:	4798      	blx	r3
    return;
 800b3ae:	e0d7      	b.n	800b560 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800b3b0:	69bb      	ldr	r3, [r7, #24]
 800b3b2:	085b      	lsrs	r3, r3, #1
 800b3b4:	f003 0301 	and.w	r3, r3, #1
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d00a      	beq.n	800b3d2 <HAL_SPI_IRQHandler+0x66>
 800b3bc:	69fb      	ldr	r3, [r7, #28]
 800b3be:	09db      	lsrs	r3, r3, #7
 800b3c0:	f003 0301 	and.w	r3, r3, #1
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d004      	beq.n	800b3d2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b3cc:	6878      	ldr	r0, [r7, #4]
 800b3ce:	4798      	blx	r3
    return;
 800b3d0:	e0c6      	b.n	800b560 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b3d2:	69bb      	ldr	r3, [r7, #24]
 800b3d4:	095b      	lsrs	r3, r3, #5
 800b3d6:	f003 0301 	and.w	r3, r3, #1
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d10c      	bne.n	800b3f8 <HAL_SPI_IRQHandler+0x8c>
 800b3de:	69bb      	ldr	r3, [r7, #24]
 800b3e0:	099b      	lsrs	r3, r3, #6
 800b3e2:	f003 0301 	and.w	r3, r3, #1
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d106      	bne.n	800b3f8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800b3ea:	69bb      	ldr	r3, [r7, #24]
 800b3ec:	0a1b      	lsrs	r3, r3, #8
 800b3ee:	f003 0301 	and.w	r3, r3, #1
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	f000 80b4 	beq.w	800b560 <HAL_SPI_IRQHandler+0x1f4>
 800b3f8:	69fb      	ldr	r3, [r7, #28]
 800b3fa:	095b      	lsrs	r3, r3, #5
 800b3fc:	f003 0301 	and.w	r3, r3, #1
 800b400:	2b00      	cmp	r3, #0
 800b402:	f000 80ad 	beq.w	800b560 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b406:	69bb      	ldr	r3, [r7, #24]
 800b408:	099b      	lsrs	r3, r3, #6
 800b40a:	f003 0301 	and.w	r3, r3, #1
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d023      	beq.n	800b45a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b418:	b2db      	uxtb	r3, r3
 800b41a:	2b03      	cmp	r3, #3
 800b41c:	d011      	beq.n	800b442 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b422:	f043 0204 	orr.w	r2, r3, #4
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b42a:	2300      	movs	r3, #0
 800b42c:	617b      	str	r3, [r7, #20]
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	68db      	ldr	r3, [r3, #12]
 800b434:	617b      	str	r3, [r7, #20]
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	689b      	ldr	r3, [r3, #8]
 800b43c:	617b      	str	r3, [r7, #20]
 800b43e:	697b      	ldr	r3, [r7, #20]
 800b440:	e00b      	b.n	800b45a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b442:	2300      	movs	r3, #0
 800b444:	613b      	str	r3, [r7, #16]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	68db      	ldr	r3, [r3, #12]
 800b44c:	613b      	str	r3, [r7, #16]
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	689b      	ldr	r3, [r3, #8]
 800b454:	613b      	str	r3, [r7, #16]
 800b456:	693b      	ldr	r3, [r7, #16]
        return;
 800b458:	e082      	b.n	800b560 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800b45a:	69bb      	ldr	r3, [r7, #24]
 800b45c:	095b      	lsrs	r3, r3, #5
 800b45e:	f003 0301 	and.w	r3, r3, #1
 800b462:	2b00      	cmp	r3, #0
 800b464:	d014      	beq.n	800b490 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b46a:	f043 0201 	orr.w	r2, r3, #1
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b472:	2300      	movs	r3, #0
 800b474:	60fb      	str	r3, [r7, #12]
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	689b      	ldr	r3, [r3, #8]
 800b47c:	60fb      	str	r3, [r7, #12]
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	681a      	ldr	r2, [r3, #0]
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b48c:	601a      	str	r2, [r3, #0]
 800b48e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800b490:	69bb      	ldr	r3, [r7, #24]
 800b492:	0a1b      	lsrs	r3, r3, #8
 800b494:	f003 0301 	and.w	r3, r3, #1
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d00c      	beq.n	800b4b6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4a0:	f043 0208 	orr.w	r2, r3, #8
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	60bb      	str	r3, [r7, #8]
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	689b      	ldr	r3, [r3, #8]
 800b4b2:	60bb      	str	r3, [r7, #8]
 800b4b4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d04f      	beq.n	800b55e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	685a      	ldr	r2, [r3, #4]
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b4cc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2201      	movs	r2, #1
 800b4d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800b4d6:	69fb      	ldr	r3, [r7, #28]
 800b4d8:	f003 0302 	and.w	r3, r3, #2
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d104      	bne.n	800b4ea <HAL_SPI_IRQHandler+0x17e>
 800b4e0:	69fb      	ldr	r3, [r7, #28]
 800b4e2:	f003 0301 	and.w	r3, r3, #1
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d034      	beq.n	800b554 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	685a      	ldr	r2, [r3, #4]
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f022 0203 	bic.w	r2, r2, #3
 800b4f8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d011      	beq.n	800b526 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b506:	4a18      	ldr	r2, [pc, #96]	; (800b568 <HAL_SPI_IRQHandler+0x1fc>)
 800b508:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b50e:	4618      	mov	r0, r3
 800b510:	f7fc fed8 	bl	80082c4 <HAL_DMA_Abort_IT>
 800b514:	4603      	mov	r3, r0
 800b516:	2b00      	cmp	r3, #0
 800b518:	d005      	beq.n	800b526 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b51e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d016      	beq.n	800b55c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b532:	4a0d      	ldr	r2, [pc, #52]	; (800b568 <HAL_SPI_IRQHandler+0x1fc>)
 800b534:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b53a:	4618      	mov	r0, r3
 800b53c:	f7fc fec2 	bl	80082c4 <HAL_DMA_Abort_IT>
 800b540:	4603      	mov	r3, r0
 800b542:	2b00      	cmp	r3, #0
 800b544:	d00a      	beq.n	800b55c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b54a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800b552:	e003      	b.n	800b55c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800b554:	6878      	ldr	r0, [r7, #4]
 800b556:	f7f9 f96f 	bl	8004838 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800b55a:	e000      	b.n	800b55e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800b55c:	bf00      	nop
    return;
 800b55e:	bf00      	nop
  }
}
 800b560:	3720      	adds	r7, #32
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}
 800b566:	bf00      	nop
 800b568:	0800b685 	.word	0x0800b685

0800b56c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b56c:	b480      	push	{r7}
 800b56e:	b083      	sub	sp, #12
 800b570:	af00      	add	r7, sp, #0
 800b572:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800b574:	bf00      	nop
 800b576:	370c      	adds	r7, #12
 800b578:	46bd      	mov	sp, r7
 800b57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57e:	4770      	bx	lr

0800b580 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b580:	b580      	push	{r7, lr}
 800b582:	b086      	sub	sp, #24
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b58c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b58e:	f7fb fe87 	bl	80072a0 <HAL_GetTick>
 800b592:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b59e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b5a2:	d03b      	beq.n	800b61c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800b5a4:	697b      	ldr	r3, [r7, #20]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	685a      	ldr	r2, [r3, #4]
 800b5aa:	697b      	ldr	r3, [r7, #20]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	f022 0220 	bic.w	r2, r2, #32
 800b5b2:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800b5b4:	697b      	ldr	r3, [r7, #20]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	685a      	ldr	r2, [r3, #4]
 800b5ba:	697b      	ldr	r3, [r7, #20]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	f022 0202 	bic.w	r2, r2, #2
 800b5c2:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800b5c4:	693a      	ldr	r2, [r7, #16]
 800b5c6:	2164      	movs	r1, #100	; 0x64
 800b5c8:	6978      	ldr	r0, [r7, #20]
 800b5ca:	f000 f8d9 	bl	800b780 <SPI_EndRxTxTransaction>
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d005      	beq.n	800b5e0 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b5d4:	697b      	ldr	r3, [r7, #20]
 800b5d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5d8:	f043 0220 	orr.w	r2, r3, #32
 800b5dc:	697b      	ldr	r3, [r7, #20]
 800b5de:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b5e0:	697b      	ldr	r3, [r7, #20]
 800b5e2:	689b      	ldr	r3, [r3, #8]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d10a      	bne.n	800b5fe <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	60fb      	str	r3, [r7, #12]
 800b5ec:	697b      	ldr	r3, [r7, #20]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	68db      	ldr	r3, [r3, #12]
 800b5f2:	60fb      	str	r3, [r7, #12]
 800b5f4:	697b      	ldr	r3, [r7, #20]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	689b      	ldr	r3, [r3, #8]
 800b5fa:	60fb      	str	r3, [r7, #12]
 800b5fc:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800b5fe:	697b      	ldr	r3, [r7, #20]
 800b600:	2200      	movs	r2, #0
 800b602:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800b604:	697b      	ldr	r3, [r7, #20]
 800b606:	2201      	movs	r2, #1
 800b608:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b60c:	697b      	ldr	r3, [r7, #20]
 800b60e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b610:	2b00      	cmp	r3, #0
 800b612:	d003      	beq.n	800b61c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800b614:	6978      	ldr	r0, [r7, #20]
 800b616:	f7f9 f90f 	bl	8004838 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800b61a:	e002      	b.n	800b622 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800b61c:	6978      	ldr	r0, [r7, #20]
 800b61e:	f7f9 f921 	bl	8004864 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b622:	3718      	adds	r7, #24
 800b624:	46bd      	mov	sp, r7
 800b626:	bd80      	pop	{r7, pc}

0800b628 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b628:	b580      	push	{r7, lr}
 800b62a:	b084      	sub	sp, #16
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b634:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800b636:	68f8      	ldr	r0, [r7, #12]
 800b638:	f7ff ff98 	bl	800b56c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b63c:	bf00      	nop
 800b63e:	3710      	adds	r7, #16
 800b640:	46bd      	mov	sp, r7
 800b642:	bd80      	pop	{r7, pc}

0800b644 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800b644:	b580      	push	{r7, lr}
 800b646:	b084      	sub	sp, #16
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b650:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	685a      	ldr	r2, [r3, #4]
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	f022 0203 	bic.w	r2, r2, #3
 800b660:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b666:	f043 0210 	orr.w	r2, r3, #16
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	2201      	movs	r2, #1
 800b672:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b676:	68f8      	ldr	r0, [r7, #12]
 800b678:	f7f9 f8de 	bl	8004838 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b67c:	bf00      	nop
 800b67e:	3710      	adds	r7, #16
 800b680:	46bd      	mov	sp, r7
 800b682:	bd80      	pop	{r7, pc}

0800b684 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b084      	sub	sp, #16
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b690:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	2200      	movs	r2, #0
 800b696:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	2200      	movs	r2, #0
 800b69c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b69e:	68f8      	ldr	r0, [r7, #12]
 800b6a0:	f7f9 f8ca 	bl	8004838 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b6a4:	bf00      	nop
 800b6a6:	3710      	adds	r7, #16
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	bd80      	pop	{r7, pc}

0800b6ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b084      	sub	sp, #16
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	60f8      	str	r0, [r7, #12]
 800b6b4:	60b9      	str	r1, [r7, #8]
 800b6b6:	603b      	str	r3, [r7, #0]
 800b6b8:	4613      	mov	r3, r2
 800b6ba:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b6bc:	e04c      	b.n	800b758 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6c4:	d048      	beq.n	800b758 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800b6c6:	f7fb fdeb 	bl	80072a0 <HAL_GetTick>
 800b6ca:	4602      	mov	r2, r0
 800b6cc:	69bb      	ldr	r3, [r7, #24]
 800b6ce:	1ad3      	subs	r3, r2, r3
 800b6d0:	683a      	ldr	r2, [r7, #0]
 800b6d2:	429a      	cmp	r2, r3
 800b6d4:	d902      	bls.n	800b6dc <SPI_WaitFlagStateUntilTimeout+0x30>
 800b6d6:	683b      	ldr	r3, [r7, #0]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d13d      	bne.n	800b758 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	685a      	ldr	r2, [r3, #4]
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b6ea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	685b      	ldr	r3, [r3, #4]
 800b6f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b6f4:	d111      	bne.n	800b71a <SPI_WaitFlagStateUntilTimeout+0x6e>
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	689b      	ldr	r3, [r3, #8]
 800b6fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b6fe:	d004      	beq.n	800b70a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	689b      	ldr	r3, [r3, #8]
 800b704:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b708:	d107      	bne.n	800b71a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	681a      	ldr	r2, [r3, #0]
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b718:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b71e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b722:	d10f      	bne.n	800b744 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	681a      	ldr	r2, [r3, #0]
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b732:	601a      	str	r2, [r3, #0]
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	681a      	ldr	r2, [r3, #0]
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b742:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	2201      	movs	r2, #1
 800b748:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	2200      	movs	r2, #0
 800b750:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800b754:	2303      	movs	r3, #3
 800b756:	e00f      	b.n	800b778 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	689a      	ldr	r2, [r3, #8]
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	4013      	ands	r3, r2
 800b762:	68ba      	ldr	r2, [r7, #8]
 800b764:	429a      	cmp	r2, r3
 800b766:	bf0c      	ite	eq
 800b768:	2301      	moveq	r3, #1
 800b76a:	2300      	movne	r3, #0
 800b76c:	b2db      	uxtb	r3, r3
 800b76e:	461a      	mov	r2, r3
 800b770:	79fb      	ldrb	r3, [r7, #7]
 800b772:	429a      	cmp	r2, r3
 800b774:	d1a3      	bne.n	800b6be <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800b776:	2300      	movs	r3, #0
}
 800b778:	4618      	mov	r0, r3
 800b77a:	3710      	adds	r7, #16
 800b77c:	46bd      	mov	sp, r7
 800b77e:	bd80      	pop	{r7, pc}

0800b780 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b088      	sub	sp, #32
 800b784:	af02      	add	r7, sp, #8
 800b786:	60f8      	str	r0, [r7, #12]
 800b788:	60b9      	str	r1, [r7, #8]
 800b78a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b78c:	4b1b      	ldr	r3, [pc, #108]	; (800b7fc <SPI_EndRxTxTransaction+0x7c>)
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	4a1b      	ldr	r2, [pc, #108]	; (800b800 <SPI_EndRxTxTransaction+0x80>)
 800b792:	fba2 2303 	umull	r2, r3, r2, r3
 800b796:	0d5b      	lsrs	r3, r3, #21
 800b798:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b79c:	fb02 f303 	mul.w	r3, r2, r3
 800b7a0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	685b      	ldr	r3, [r3, #4]
 800b7a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b7aa:	d112      	bne.n	800b7d2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	9300      	str	r3, [sp, #0]
 800b7b0:	68bb      	ldr	r3, [r7, #8]
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	2180      	movs	r1, #128	; 0x80
 800b7b6:	68f8      	ldr	r0, [r7, #12]
 800b7b8:	f7ff ff78 	bl	800b6ac <SPI_WaitFlagStateUntilTimeout>
 800b7bc:	4603      	mov	r3, r0
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d016      	beq.n	800b7f0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7c6:	f043 0220 	orr.w	r2, r3, #32
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800b7ce:	2303      	movs	r3, #3
 800b7d0:	e00f      	b.n	800b7f2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b7d2:	697b      	ldr	r3, [r7, #20]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d00a      	beq.n	800b7ee <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800b7d8:	697b      	ldr	r3, [r7, #20]
 800b7da:	3b01      	subs	r3, #1
 800b7dc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	689b      	ldr	r3, [r3, #8]
 800b7e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b7e8:	2b80      	cmp	r3, #128	; 0x80
 800b7ea:	d0f2      	beq.n	800b7d2 <SPI_EndRxTxTransaction+0x52>
 800b7ec:	e000      	b.n	800b7f0 <SPI_EndRxTxTransaction+0x70>
        break;
 800b7ee:	bf00      	nop
  }

  return HAL_OK;
 800b7f0:	2300      	movs	r3, #0
}
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	3718      	adds	r7, #24
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	bd80      	pop	{r7, pc}
 800b7fa:	bf00      	nop
 800b7fc:	20000000 	.word	0x20000000
 800b800:	165e9f81 	.word	0x165e9f81

0800b804 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b082      	sub	sp, #8
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d101      	bne.n	800b816 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b812:	2301      	movs	r3, #1
 800b814:	e01d      	b.n	800b852 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b81c:	b2db      	uxtb	r3, r3
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d106      	bne.n	800b830 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	2200      	movs	r2, #0
 800b826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b82a:	6878      	ldr	r0, [r7, #4]
 800b82c:	f7f8 fd70 	bl	8004310 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2202      	movs	r2, #2
 800b834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681a      	ldr	r2, [r3, #0]
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	3304      	adds	r3, #4
 800b840:	4619      	mov	r1, r3
 800b842:	4610      	mov	r0, r2
 800b844:	f000 fb36 	bl	800beb4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2201      	movs	r2, #1
 800b84c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b850:	2300      	movs	r3, #0
}
 800b852:	4618      	mov	r0, r3
 800b854:	3708      	adds	r7, #8
 800b856:	46bd      	mov	sp, r7
 800b858:	bd80      	pop	{r7, pc}

0800b85a <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800b85a:	b580      	push	{r7, lr}
 800b85c:	b082      	sub	sp, #8
 800b85e:	af00      	add	r7, sp, #0
 800b860:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	2b00      	cmp	r3, #0
 800b866:	d101      	bne.n	800b86c <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800b868:	2301      	movs	r3, #1
 800b86a:	e01d      	b.n	800b8a8 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b872:	b2db      	uxtb	r3, r3
 800b874:	2b00      	cmp	r3, #0
 800b876:	d106      	bne.n	800b886 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	2200      	movs	r2, #0
 800b87c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800b880:	6878      	ldr	r0, [r7, #4]
 800b882:	f000 f815 	bl	800b8b0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	2202      	movs	r2, #2
 800b88a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681a      	ldr	r2, [r3, #0]
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	3304      	adds	r3, #4
 800b896:	4619      	mov	r1, r3
 800b898:	4610      	mov	r0, r2
 800b89a:	f000 fb0b 	bl	800beb4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	2201      	movs	r2, #1
 800b8a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b8a6:	2300      	movs	r3, #0
}
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	3708      	adds	r7, #8
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	bd80      	pop	{r7, pc}

0800b8b0 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800b8b0:	b480      	push	{r7}
 800b8b2:	b083      	sub	sp, #12
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800b8b8:	bf00      	nop
 800b8ba:	370c      	adds	r7, #12
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c2:	4770      	bx	lr

0800b8c4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b084      	sub	sp, #16
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
 800b8cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	2b0c      	cmp	r3, #12
 800b8d2:	d841      	bhi.n	800b958 <HAL_TIM_IC_Start_IT+0x94>
 800b8d4:	a201      	add	r2, pc, #4	; (adr r2, 800b8dc <HAL_TIM_IC_Start_IT+0x18>)
 800b8d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8da:	bf00      	nop
 800b8dc:	0800b911 	.word	0x0800b911
 800b8e0:	0800b959 	.word	0x0800b959
 800b8e4:	0800b959 	.word	0x0800b959
 800b8e8:	0800b959 	.word	0x0800b959
 800b8ec:	0800b923 	.word	0x0800b923
 800b8f0:	0800b959 	.word	0x0800b959
 800b8f4:	0800b959 	.word	0x0800b959
 800b8f8:	0800b959 	.word	0x0800b959
 800b8fc:	0800b935 	.word	0x0800b935
 800b900:	0800b959 	.word	0x0800b959
 800b904:	0800b959 	.word	0x0800b959
 800b908:	0800b959 	.word	0x0800b959
 800b90c:	0800b947 	.word	0x0800b947
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	68da      	ldr	r2, [r3, #12]
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	f042 0202 	orr.w	r2, r2, #2
 800b91e:	60da      	str	r2, [r3, #12]
      break;
 800b920:	e01b      	b.n	800b95a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	68da      	ldr	r2, [r3, #12]
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	f042 0204 	orr.w	r2, r2, #4
 800b930:	60da      	str	r2, [r3, #12]
      break;
 800b932:	e012      	b.n	800b95a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	68da      	ldr	r2, [r3, #12]
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	f042 0208 	orr.w	r2, r2, #8
 800b942:	60da      	str	r2, [r3, #12]
      break;
 800b944:	e009      	b.n	800b95a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	68da      	ldr	r2, [r3, #12]
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	f042 0210 	orr.w	r2, r2, #16
 800b954:	60da      	str	r2, [r3, #12]
      break;
 800b956:	e000      	b.n	800b95a <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 800b958:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	2201      	movs	r2, #1
 800b960:	6839      	ldr	r1, [r7, #0]
 800b962:	4618      	mov	r0, r3
 800b964:	f000 fcde 	bl	800c324 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	689b      	ldr	r3, [r3, #8]
 800b96e:	f003 0307 	and.w	r3, r3, #7
 800b972:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	2b06      	cmp	r3, #6
 800b978:	d007      	beq.n	800b98a <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	681a      	ldr	r2, [r3, #0]
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	f042 0201 	orr.w	r2, r2, #1
 800b988:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b98a:	2300      	movs	r3, #0
}
 800b98c:	4618      	mov	r0, r3
 800b98e:	3710      	adds	r7, #16
 800b990:	46bd      	mov	sp, r7
 800b992:	bd80      	pop	{r7, pc}

0800b994 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b994:	b580      	push	{r7, lr}
 800b996:	b082      	sub	sp, #8
 800b998:	af00      	add	r7, sp, #0
 800b99a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	691b      	ldr	r3, [r3, #16]
 800b9a2:	f003 0302 	and.w	r3, r3, #2
 800b9a6:	2b02      	cmp	r3, #2
 800b9a8:	d122      	bne.n	800b9f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	68db      	ldr	r3, [r3, #12]
 800b9b0:	f003 0302 	and.w	r3, r3, #2
 800b9b4:	2b02      	cmp	r3, #2
 800b9b6:	d11b      	bne.n	800b9f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	f06f 0202 	mvn.w	r2, #2
 800b9c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	2201      	movs	r2, #1
 800b9c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	699b      	ldr	r3, [r3, #24]
 800b9ce:	f003 0303 	and.w	r3, r3, #3
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d003      	beq.n	800b9de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b9d6:	6878      	ldr	r0, [r7, #4]
 800b9d8:	f7f8 fcea 	bl	80043b0 <HAL_TIM_IC_CaptureCallback>
 800b9dc:	e005      	b.n	800b9ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9de:	6878      	ldr	r0, [r7, #4]
 800b9e0:	f000 fa4a 	bl	800be78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9e4:	6878      	ldr	r0, [r7, #4]
 800b9e6:	f000 fa51 	bl	800be8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	691b      	ldr	r3, [r3, #16]
 800b9f6:	f003 0304 	and.w	r3, r3, #4
 800b9fa:	2b04      	cmp	r3, #4
 800b9fc:	d122      	bne.n	800ba44 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	68db      	ldr	r3, [r3, #12]
 800ba04:	f003 0304 	and.w	r3, r3, #4
 800ba08:	2b04      	cmp	r3, #4
 800ba0a:	d11b      	bne.n	800ba44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	f06f 0204 	mvn.w	r2, #4
 800ba14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	2202      	movs	r2, #2
 800ba1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	699b      	ldr	r3, [r3, #24]
 800ba22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d003      	beq.n	800ba32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba2a:	6878      	ldr	r0, [r7, #4]
 800ba2c:	f7f8 fcc0 	bl	80043b0 <HAL_TIM_IC_CaptureCallback>
 800ba30:	e005      	b.n	800ba3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba32:	6878      	ldr	r0, [r7, #4]
 800ba34:	f000 fa20 	bl	800be78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba38:	6878      	ldr	r0, [r7, #4]
 800ba3a:	f000 fa27 	bl	800be8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2200      	movs	r2, #0
 800ba42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	691b      	ldr	r3, [r3, #16]
 800ba4a:	f003 0308 	and.w	r3, r3, #8
 800ba4e:	2b08      	cmp	r3, #8
 800ba50:	d122      	bne.n	800ba98 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	68db      	ldr	r3, [r3, #12]
 800ba58:	f003 0308 	and.w	r3, r3, #8
 800ba5c:	2b08      	cmp	r3, #8
 800ba5e:	d11b      	bne.n	800ba98 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	f06f 0208 	mvn.w	r2, #8
 800ba68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	2204      	movs	r2, #4
 800ba6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	69db      	ldr	r3, [r3, #28]
 800ba76:	f003 0303 	and.w	r3, r3, #3
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d003      	beq.n	800ba86 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba7e:	6878      	ldr	r0, [r7, #4]
 800ba80:	f7f8 fc96 	bl	80043b0 <HAL_TIM_IC_CaptureCallback>
 800ba84:	e005      	b.n	800ba92 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba86:	6878      	ldr	r0, [r7, #4]
 800ba88:	f000 f9f6 	bl	800be78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba8c:	6878      	ldr	r0, [r7, #4]
 800ba8e:	f000 f9fd 	bl	800be8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	2200      	movs	r2, #0
 800ba96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	691b      	ldr	r3, [r3, #16]
 800ba9e:	f003 0310 	and.w	r3, r3, #16
 800baa2:	2b10      	cmp	r3, #16
 800baa4:	d122      	bne.n	800baec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	68db      	ldr	r3, [r3, #12]
 800baac:	f003 0310 	and.w	r3, r3, #16
 800bab0:	2b10      	cmp	r3, #16
 800bab2:	d11b      	bne.n	800baec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	f06f 0210 	mvn.w	r2, #16
 800babc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	2208      	movs	r2, #8
 800bac2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	69db      	ldr	r3, [r3, #28]
 800baca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d003      	beq.n	800bada <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bad2:	6878      	ldr	r0, [r7, #4]
 800bad4:	f7f8 fc6c 	bl	80043b0 <HAL_TIM_IC_CaptureCallback>
 800bad8:	e005      	b.n	800bae6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bada:	6878      	ldr	r0, [r7, #4]
 800badc:	f000 f9cc 	bl	800be78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bae0:	6878      	ldr	r0, [r7, #4]
 800bae2:	f000 f9d3 	bl	800be8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	2200      	movs	r2, #0
 800baea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	691b      	ldr	r3, [r3, #16]
 800baf2:	f003 0301 	and.w	r3, r3, #1
 800baf6:	2b01      	cmp	r3, #1
 800baf8:	d10e      	bne.n	800bb18 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	68db      	ldr	r3, [r3, #12]
 800bb00:	f003 0301 	and.w	r3, r3, #1
 800bb04:	2b01      	cmp	r3, #1
 800bb06:	d107      	bne.n	800bb18 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	f06f 0201 	mvn.w	r2, #1
 800bb10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bb12:	6878      	ldr	r0, [r7, #4]
 800bb14:	f000 f9a6 	bl	800be64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	691b      	ldr	r3, [r3, #16]
 800bb1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb22:	2b80      	cmp	r3, #128	; 0x80
 800bb24:	d10e      	bne.n	800bb44 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	68db      	ldr	r3, [r3, #12]
 800bb2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb30:	2b80      	cmp	r3, #128	; 0x80
 800bb32:	d107      	bne.n	800bb44 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800bb3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bb3e:	6878      	ldr	r0, [r7, #4]
 800bb40:	f000 fc8e 	bl	800c460 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	691b      	ldr	r3, [r3, #16]
 800bb4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb4e:	2b40      	cmp	r3, #64	; 0x40
 800bb50:	d10e      	bne.n	800bb70 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	68db      	ldr	r3, [r3, #12]
 800bb58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb5c:	2b40      	cmp	r3, #64	; 0x40
 800bb5e:	d107      	bne.n	800bb70 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800bb68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bb6a:	6878      	ldr	r0, [r7, #4]
 800bb6c:	f000 f998 	bl	800bea0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	691b      	ldr	r3, [r3, #16]
 800bb76:	f003 0320 	and.w	r3, r3, #32
 800bb7a:	2b20      	cmp	r3, #32
 800bb7c:	d10e      	bne.n	800bb9c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	68db      	ldr	r3, [r3, #12]
 800bb84:	f003 0320 	and.w	r3, r3, #32
 800bb88:	2b20      	cmp	r3, #32
 800bb8a:	d107      	bne.n	800bb9c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	f06f 0220 	mvn.w	r2, #32
 800bb94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bb96:	6878      	ldr	r0, [r7, #4]
 800bb98:	f000 fc58 	bl	800c44c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bb9c:	bf00      	nop
 800bb9e:	3708      	adds	r7, #8
 800bba0:	46bd      	mov	sp, r7
 800bba2:	bd80      	pop	{r7, pc}

0800bba4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b084      	sub	sp, #16
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	60f8      	str	r0, [r7, #12]
 800bbac:	60b9      	str	r1, [r7, #8]
 800bbae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bbb6:	2b01      	cmp	r3, #1
 800bbb8:	d101      	bne.n	800bbbe <HAL_TIM_IC_ConfigChannel+0x1a>
 800bbba:	2302      	movs	r3, #2
 800bbbc:	e08a      	b.n	800bcd4 <HAL_TIM_IC_ConfigChannel+0x130>
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	2201      	movs	r2, #1
 800bbc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	2202      	movs	r2, #2
 800bbca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d11b      	bne.n	800bc0c <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	6818      	ldr	r0, [r3, #0]
 800bbd8:	68bb      	ldr	r3, [r7, #8]
 800bbda:	6819      	ldr	r1, [r3, #0]
 800bbdc:	68bb      	ldr	r3, [r7, #8]
 800bbde:	685a      	ldr	r2, [r3, #4]
 800bbe0:	68bb      	ldr	r3, [r7, #8]
 800bbe2:	68db      	ldr	r3, [r3, #12]
 800bbe4:	f000 f9e6 	bl	800bfb4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	699a      	ldr	r2, [r3, #24]
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	f022 020c 	bic.w	r2, r2, #12
 800bbf6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	6999      	ldr	r1, [r3, #24]
 800bbfe:	68bb      	ldr	r3, [r7, #8]
 800bc00:	689a      	ldr	r2, [r3, #8]
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	430a      	orrs	r2, r1
 800bc08:	619a      	str	r2, [r3, #24]
 800bc0a:	e05a      	b.n	800bcc2 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	2b04      	cmp	r3, #4
 800bc10:	d11c      	bne.n	800bc4c <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	6818      	ldr	r0, [r3, #0]
 800bc16:	68bb      	ldr	r3, [r7, #8]
 800bc18:	6819      	ldr	r1, [r3, #0]
 800bc1a:	68bb      	ldr	r3, [r7, #8]
 800bc1c:	685a      	ldr	r2, [r3, #4]
 800bc1e:	68bb      	ldr	r3, [r7, #8]
 800bc20:	68db      	ldr	r3, [r3, #12]
 800bc22:	f000 fa5e 	bl	800c0e2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	699a      	ldr	r2, [r3, #24]
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800bc34:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	6999      	ldr	r1, [r3, #24]
 800bc3c:	68bb      	ldr	r3, [r7, #8]
 800bc3e:	689b      	ldr	r3, [r3, #8]
 800bc40:	021a      	lsls	r2, r3, #8
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	430a      	orrs	r2, r1
 800bc48:	619a      	str	r2, [r3, #24]
 800bc4a:	e03a      	b.n	800bcc2 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	2b08      	cmp	r3, #8
 800bc50:	d11b      	bne.n	800bc8a <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	6818      	ldr	r0, [r3, #0]
 800bc56:	68bb      	ldr	r3, [r7, #8]
 800bc58:	6819      	ldr	r1, [r3, #0]
 800bc5a:	68bb      	ldr	r3, [r7, #8]
 800bc5c:	685a      	ldr	r2, [r3, #4]
 800bc5e:	68bb      	ldr	r3, [r7, #8]
 800bc60:	68db      	ldr	r3, [r3, #12]
 800bc62:	f000 faab 	bl	800c1bc <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	69da      	ldr	r2, [r3, #28]
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	f022 020c 	bic.w	r2, r2, #12
 800bc74:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	69d9      	ldr	r1, [r3, #28]
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	689a      	ldr	r2, [r3, #8]
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	430a      	orrs	r2, r1
 800bc86:	61da      	str	r2, [r3, #28]
 800bc88:	e01b      	b.n	800bcc2 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	6818      	ldr	r0, [r3, #0]
 800bc8e:	68bb      	ldr	r3, [r7, #8]
 800bc90:	6819      	ldr	r1, [r3, #0]
 800bc92:	68bb      	ldr	r3, [r7, #8]
 800bc94:	685a      	ldr	r2, [r3, #4]
 800bc96:	68bb      	ldr	r3, [r7, #8]
 800bc98:	68db      	ldr	r3, [r3, #12]
 800bc9a:	f000 facb 	bl	800c234 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	69da      	ldr	r2, [r3, #28]
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800bcac:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	69d9      	ldr	r1, [r3, #28]
 800bcb4:	68bb      	ldr	r3, [r7, #8]
 800bcb6:	689b      	ldr	r3, [r3, #8]
 800bcb8:	021a      	lsls	r2, r3, #8
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	430a      	orrs	r2, r1
 800bcc0:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	2201      	movs	r2, #1
 800bcc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	2200      	movs	r2, #0
 800bcce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bcd2:	2300      	movs	r3, #0
}
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	3710      	adds	r7, #16
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	bd80      	pop	{r7, pc}

0800bcdc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b084      	sub	sp, #16
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]
 800bce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bcec:	2b01      	cmp	r3, #1
 800bcee:	d101      	bne.n	800bcf4 <HAL_TIM_ConfigClockSource+0x18>
 800bcf0:	2302      	movs	r3, #2
 800bcf2:	e0b3      	b.n	800be5c <HAL_TIM_ConfigClockSource+0x180>
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	2201      	movs	r2, #1
 800bcf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2202      	movs	r2, #2
 800bd00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	689b      	ldr	r3, [r3, #8]
 800bd0a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800bd12:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bd1a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	68fa      	ldr	r2, [r7, #12]
 800bd22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bd24:	683b      	ldr	r3, [r7, #0]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bd2c:	d03e      	beq.n	800bdac <HAL_TIM_ConfigClockSource+0xd0>
 800bd2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bd32:	f200 8087 	bhi.w	800be44 <HAL_TIM_ConfigClockSource+0x168>
 800bd36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bd3a:	f000 8085 	beq.w	800be48 <HAL_TIM_ConfigClockSource+0x16c>
 800bd3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bd42:	d87f      	bhi.n	800be44 <HAL_TIM_ConfigClockSource+0x168>
 800bd44:	2b70      	cmp	r3, #112	; 0x70
 800bd46:	d01a      	beq.n	800bd7e <HAL_TIM_ConfigClockSource+0xa2>
 800bd48:	2b70      	cmp	r3, #112	; 0x70
 800bd4a:	d87b      	bhi.n	800be44 <HAL_TIM_ConfigClockSource+0x168>
 800bd4c:	2b60      	cmp	r3, #96	; 0x60
 800bd4e:	d050      	beq.n	800bdf2 <HAL_TIM_ConfigClockSource+0x116>
 800bd50:	2b60      	cmp	r3, #96	; 0x60
 800bd52:	d877      	bhi.n	800be44 <HAL_TIM_ConfigClockSource+0x168>
 800bd54:	2b50      	cmp	r3, #80	; 0x50
 800bd56:	d03c      	beq.n	800bdd2 <HAL_TIM_ConfigClockSource+0xf6>
 800bd58:	2b50      	cmp	r3, #80	; 0x50
 800bd5a:	d873      	bhi.n	800be44 <HAL_TIM_ConfigClockSource+0x168>
 800bd5c:	2b40      	cmp	r3, #64	; 0x40
 800bd5e:	d058      	beq.n	800be12 <HAL_TIM_ConfigClockSource+0x136>
 800bd60:	2b40      	cmp	r3, #64	; 0x40
 800bd62:	d86f      	bhi.n	800be44 <HAL_TIM_ConfigClockSource+0x168>
 800bd64:	2b30      	cmp	r3, #48	; 0x30
 800bd66:	d064      	beq.n	800be32 <HAL_TIM_ConfigClockSource+0x156>
 800bd68:	2b30      	cmp	r3, #48	; 0x30
 800bd6a:	d86b      	bhi.n	800be44 <HAL_TIM_ConfigClockSource+0x168>
 800bd6c:	2b20      	cmp	r3, #32
 800bd6e:	d060      	beq.n	800be32 <HAL_TIM_ConfigClockSource+0x156>
 800bd70:	2b20      	cmp	r3, #32
 800bd72:	d867      	bhi.n	800be44 <HAL_TIM_ConfigClockSource+0x168>
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d05c      	beq.n	800be32 <HAL_TIM_ConfigClockSource+0x156>
 800bd78:	2b10      	cmp	r3, #16
 800bd7a:	d05a      	beq.n	800be32 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800bd7c:	e062      	b.n	800be44 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	6818      	ldr	r0, [r3, #0]
 800bd82:	683b      	ldr	r3, [r7, #0]
 800bd84:	6899      	ldr	r1, [r3, #8]
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	685a      	ldr	r2, [r3, #4]
 800bd8a:	683b      	ldr	r3, [r7, #0]
 800bd8c:	68db      	ldr	r3, [r3, #12]
 800bd8e:	f000 faa9 	bl	800c2e4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	689b      	ldr	r3, [r3, #8]
 800bd98:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800bda0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	68fa      	ldr	r2, [r7, #12]
 800bda8:	609a      	str	r2, [r3, #8]
      break;
 800bdaa:	e04e      	b.n	800be4a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	6818      	ldr	r0, [r3, #0]
 800bdb0:	683b      	ldr	r3, [r7, #0]
 800bdb2:	6899      	ldr	r1, [r3, #8]
 800bdb4:	683b      	ldr	r3, [r7, #0]
 800bdb6:	685a      	ldr	r2, [r3, #4]
 800bdb8:	683b      	ldr	r3, [r7, #0]
 800bdba:	68db      	ldr	r3, [r3, #12]
 800bdbc:	f000 fa92 	bl	800c2e4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	689a      	ldr	r2, [r3, #8]
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bdce:	609a      	str	r2, [r3, #8]
      break;
 800bdd0:	e03b      	b.n	800be4a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	6818      	ldr	r0, [r3, #0]
 800bdd6:	683b      	ldr	r3, [r7, #0]
 800bdd8:	6859      	ldr	r1, [r3, #4]
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	68db      	ldr	r3, [r3, #12]
 800bdde:	461a      	mov	r2, r3
 800bde0:	f000 f950 	bl	800c084 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	2150      	movs	r1, #80	; 0x50
 800bdea:	4618      	mov	r0, r3
 800bdec:	f000 fa5f 	bl	800c2ae <TIM_ITRx_SetConfig>
      break;
 800bdf0:	e02b      	b.n	800be4a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	6818      	ldr	r0, [r3, #0]
 800bdf6:	683b      	ldr	r3, [r7, #0]
 800bdf8:	6859      	ldr	r1, [r3, #4]
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	68db      	ldr	r3, [r3, #12]
 800bdfe:	461a      	mov	r2, r3
 800be00:	f000 f9ac 	bl	800c15c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	2160      	movs	r1, #96	; 0x60
 800be0a:	4618      	mov	r0, r3
 800be0c:	f000 fa4f 	bl	800c2ae <TIM_ITRx_SetConfig>
      break;
 800be10:	e01b      	b.n	800be4a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	6818      	ldr	r0, [r3, #0]
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	6859      	ldr	r1, [r3, #4]
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	68db      	ldr	r3, [r3, #12]
 800be1e:	461a      	mov	r2, r3
 800be20:	f000 f930 	bl	800c084 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	2140      	movs	r1, #64	; 0x40
 800be2a:	4618      	mov	r0, r3
 800be2c:	f000 fa3f 	bl	800c2ae <TIM_ITRx_SetConfig>
      break;
 800be30:	e00b      	b.n	800be4a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	681a      	ldr	r2, [r3, #0]
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	4619      	mov	r1, r3
 800be3c:	4610      	mov	r0, r2
 800be3e:	f000 fa36 	bl	800c2ae <TIM_ITRx_SetConfig>
      break;
 800be42:	e002      	b.n	800be4a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800be44:	bf00      	nop
 800be46:	e000      	b.n	800be4a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800be48:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2201      	movs	r2, #1
 800be4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2200      	movs	r2, #0
 800be56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800be5a:	2300      	movs	r3, #0
}
 800be5c:	4618      	mov	r0, r3
 800be5e:	3710      	adds	r7, #16
 800be60:	46bd      	mov	sp, r7
 800be62:	bd80      	pop	{r7, pc}

0800be64 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800be64:	b480      	push	{r7}
 800be66:	b083      	sub	sp, #12
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800be6c:	bf00      	nop
 800be6e:	370c      	adds	r7, #12
 800be70:	46bd      	mov	sp, r7
 800be72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be76:	4770      	bx	lr

0800be78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800be78:	b480      	push	{r7}
 800be7a:	b083      	sub	sp, #12
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800be80:	bf00      	nop
 800be82:	370c      	adds	r7, #12
 800be84:	46bd      	mov	sp, r7
 800be86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8a:	4770      	bx	lr

0800be8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800be8c:	b480      	push	{r7}
 800be8e:	b083      	sub	sp, #12
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800be94:	bf00      	nop
 800be96:	370c      	adds	r7, #12
 800be98:	46bd      	mov	sp, r7
 800be9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9e:	4770      	bx	lr

0800bea0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bea0:	b480      	push	{r7}
 800bea2:	b083      	sub	sp, #12
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bea8:	bf00      	nop
 800beaa:	370c      	adds	r7, #12
 800beac:	46bd      	mov	sp, r7
 800beae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb2:	4770      	bx	lr

0800beb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800beb4:	b480      	push	{r7}
 800beb6:	b085      	sub	sp, #20
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
 800bebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	4a34      	ldr	r2, [pc, #208]	; (800bf98 <TIM_Base_SetConfig+0xe4>)
 800bec8:	4293      	cmp	r3, r2
 800beca:	d00f      	beq.n	800beec <TIM_Base_SetConfig+0x38>
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bed2:	d00b      	beq.n	800beec <TIM_Base_SetConfig+0x38>
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	4a31      	ldr	r2, [pc, #196]	; (800bf9c <TIM_Base_SetConfig+0xe8>)
 800bed8:	4293      	cmp	r3, r2
 800beda:	d007      	beq.n	800beec <TIM_Base_SetConfig+0x38>
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	4a30      	ldr	r2, [pc, #192]	; (800bfa0 <TIM_Base_SetConfig+0xec>)
 800bee0:	4293      	cmp	r3, r2
 800bee2:	d003      	beq.n	800beec <TIM_Base_SetConfig+0x38>
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	4a2f      	ldr	r2, [pc, #188]	; (800bfa4 <TIM_Base_SetConfig+0xf0>)
 800bee8:	4293      	cmp	r3, r2
 800beea:	d108      	bne.n	800befe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bef2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bef4:	683b      	ldr	r3, [r7, #0]
 800bef6:	685b      	ldr	r3, [r3, #4]
 800bef8:	68fa      	ldr	r2, [r7, #12]
 800befa:	4313      	orrs	r3, r2
 800befc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	4a25      	ldr	r2, [pc, #148]	; (800bf98 <TIM_Base_SetConfig+0xe4>)
 800bf02:	4293      	cmp	r3, r2
 800bf04:	d01b      	beq.n	800bf3e <TIM_Base_SetConfig+0x8a>
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bf0c:	d017      	beq.n	800bf3e <TIM_Base_SetConfig+0x8a>
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	4a22      	ldr	r2, [pc, #136]	; (800bf9c <TIM_Base_SetConfig+0xe8>)
 800bf12:	4293      	cmp	r3, r2
 800bf14:	d013      	beq.n	800bf3e <TIM_Base_SetConfig+0x8a>
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	4a21      	ldr	r2, [pc, #132]	; (800bfa0 <TIM_Base_SetConfig+0xec>)
 800bf1a:	4293      	cmp	r3, r2
 800bf1c:	d00f      	beq.n	800bf3e <TIM_Base_SetConfig+0x8a>
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	4a20      	ldr	r2, [pc, #128]	; (800bfa4 <TIM_Base_SetConfig+0xf0>)
 800bf22:	4293      	cmp	r3, r2
 800bf24:	d00b      	beq.n	800bf3e <TIM_Base_SetConfig+0x8a>
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	4a1f      	ldr	r2, [pc, #124]	; (800bfa8 <TIM_Base_SetConfig+0xf4>)
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	d007      	beq.n	800bf3e <TIM_Base_SetConfig+0x8a>
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	4a1e      	ldr	r2, [pc, #120]	; (800bfac <TIM_Base_SetConfig+0xf8>)
 800bf32:	4293      	cmp	r3, r2
 800bf34:	d003      	beq.n	800bf3e <TIM_Base_SetConfig+0x8a>
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	4a1d      	ldr	r2, [pc, #116]	; (800bfb0 <TIM_Base_SetConfig+0xfc>)
 800bf3a:	4293      	cmp	r3, r2
 800bf3c:	d108      	bne.n	800bf50 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bf44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bf46:	683b      	ldr	r3, [r7, #0]
 800bf48:	68db      	ldr	r3, [r3, #12]
 800bf4a:	68fa      	ldr	r2, [r7, #12]
 800bf4c:	4313      	orrs	r3, r2
 800bf4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800bf56:	683b      	ldr	r3, [r7, #0]
 800bf58:	695b      	ldr	r3, [r3, #20]
 800bf5a:	4313      	orrs	r3, r2
 800bf5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	68fa      	ldr	r2, [r7, #12]
 800bf62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bf64:	683b      	ldr	r3, [r7, #0]
 800bf66:	689a      	ldr	r2, [r3, #8]
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bf6c:	683b      	ldr	r3, [r7, #0]
 800bf6e:	681a      	ldr	r2, [r3, #0]
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	4a08      	ldr	r2, [pc, #32]	; (800bf98 <TIM_Base_SetConfig+0xe4>)
 800bf78:	4293      	cmp	r3, r2
 800bf7a:	d103      	bne.n	800bf84 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bf7c:	683b      	ldr	r3, [r7, #0]
 800bf7e:	691a      	ldr	r2, [r3, #16]
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	2201      	movs	r2, #1
 800bf88:	615a      	str	r2, [r3, #20]
}
 800bf8a:	bf00      	nop
 800bf8c:	3714      	adds	r7, #20
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf94:	4770      	bx	lr
 800bf96:	bf00      	nop
 800bf98:	40010000 	.word	0x40010000
 800bf9c:	40000400 	.word	0x40000400
 800bfa0:	40000800 	.word	0x40000800
 800bfa4:	40000c00 	.word	0x40000c00
 800bfa8:	40014000 	.word	0x40014000
 800bfac:	40014400 	.word	0x40014400
 800bfb0:	40014800 	.word	0x40014800

0800bfb4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800bfb4:	b480      	push	{r7}
 800bfb6:	b087      	sub	sp, #28
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	60f8      	str	r0, [r7, #12]
 800bfbc:	60b9      	str	r1, [r7, #8]
 800bfbe:	607a      	str	r2, [r7, #4]
 800bfc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	6a1b      	ldr	r3, [r3, #32]
 800bfc6:	f023 0201 	bic.w	r2, r3, #1
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	699b      	ldr	r3, [r3, #24]
 800bfd2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	6a1b      	ldr	r3, [r3, #32]
 800bfd8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	4a24      	ldr	r2, [pc, #144]	; (800c070 <TIM_TI1_SetConfig+0xbc>)
 800bfde:	4293      	cmp	r3, r2
 800bfe0:	d013      	beq.n	800c00a <TIM_TI1_SetConfig+0x56>
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bfe8:	d00f      	beq.n	800c00a <TIM_TI1_SetConfig+0x56>
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	4a21      	ldr	r2, [pc, #132]	; (800c074 <TIM_TI1_SetConfig+0xc0>)
 800bfee:	4293      	cmp	r3, r2
 800bff0:	d00b      	beq.n	800c00a <TIM_TI1_SetConfig+0x56>
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	4a20      	ldr	r2, [pc, #128]	; (800c078 <TIM_TI1_SetConfig+0xc4>)
 800bff6:	4293      	cmp	r3, r2
 800bff8:	d007      	beq.n	800c00a <TIM_TI1_SetConfig+0x56>
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	4a1f      	ldr	r2, [pc, #124]	; (800c07c <TIM_TI1_SetConfig+0xc8>)
 800bffe:	4293      	cmp	r3, r2
 800c000:	d003      	beq.n	800c00a <TIM_TI1_SetConfig+0x56>
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	4a1e      	ldr	r2, [pc, #120]	; (800c080 <TIM_TI1_SetConfig+0xcc>)
 800c006:	4293      	cmp	r3, r2
 800c008:	d101      	bne.n	800c00e <TIM_TI1_SetConfig+0x5a>
 800c00a:	2301      	movs	r3, #1
 800c00c:	e000      	b.n	800c010 <TIM_TI1_SetConfig+0x5c>
 800c00e:	2300      	movs	r3, #0
 800c010:	2b00      	cmp	r3, #0
 800c012:	d008      	beq.n	800c026 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800c014:	697b      	ldr	r3, [r7, #20]
 800c016:	f023 0303 	bic.w	r3, r3, #3
 800c01a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800c01c:	697a      	ldr	r2, [r7, #20]
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	4313      	orrs	r3, r2
 800c022:	617b      	str	r3, [r7, #20]
 800c024:	e003      	b.n	800c02e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800c026:	697b      	ldr	r3, [r7, #20]
 800c028:	f043 0301 	orr.w	r3, r3, #1
 800c02c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c02e:	697b      	ldr	r3, [r7, #20]
 800c030:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c034:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800c036:	683b      	ldr	r3, [r7, #0]
 800c038:	011b      	lsls	r3, r3, #4
 800c03a:	b2db      	uxtb	r3, r3
 800c03c:	697a      	ldr	r2, [r7, #20]
 800c03e:	4313      	orrs	r3, r2
 800c040:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c042:	693b      	ldr	r3, [r7, #16]
 800c044:	f023 030a 	bic.w	r3, r3, #10
 800c048:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800c04a:	68bb      	ldr	r3, [r7, #8]
 800c04c:	f003 030a 	and.w	r3, r3, #10
 800c050:	693a      	ldr	r2, [r7, #16]
 800c052:	4313      	orrs	r3, r2
 800c054:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	697a      	ldr	r2, [r7, #20]
 800c05a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	693a      	ldr	r2, [r7, #16]
 800c060:	621a      	str	r2, [r3, #32]
}
 800c062:	bf00      	nop
 800c064:	371c      	adds	r7, #28
 800c066:	46bd      	mov	sp, r7
 800c068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c06c:	4770      	bx	lr
 800c06e:	bf00      	nop
 800c070:	40010000 	.word	0x40010000
 800c074:	40000400 	.word	0x40000400
 800c078:	40000800 	.word	0x40000800
 800c07c:	40000c00 	.word	0x40000c00
 800c080:	40014000 	.word	0x40014000

0800c084 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c084:	b480      	push	{r7}
 800c086:	b087      	sub	sp, #28
 800c088:	af00      	add	r7, sp, #0
 800c08a:	60f8      	str	r0, [r7, #12]
 800c08c:	60b9      	str	r1, [r7, #8]
 800c08e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	6a1b      	ldr	r3, [r3, #32]
 800c094:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	6a1b      	ldr	r3, [r3, #32]
 800c09a:	f023 0201 	bic.w	r2, r3, #1
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	699b      	ldr	r3, [r3, #24]
 800c0a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c0a8:	693b      	ldr	r3, [r7, #16]
 800c0aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c0ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	011b      	lsls	r3, r3, #4
 800c0b4:	693a      	ldr	r2, [r7, #16]
 800c0b6:	4313      	orrs	r3, r2
 800c0b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c0ba:	697b      	ldr	r3, [r7, #20]
 800c0bc:	f023 030a 	bic.w	r3, r3, #10
 800c0c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c0c2:	697a      	ldr	r2, [r7, #20]
 800c0c4:	68bb      	ldr	r3, [r7, #8]
 800c0c6:	4313      	orrs	r3, r2
 800c0c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	693a      	ldr	r2, [r7, #16]
 800c0ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	697a      	ldr	r2, [r7, #20]
 800c0d4:	621a      	str	r2, [r3, #32]
}
 800c0d6:	bf00      	nop
 800c0d8:	371c      	adds	r7, #28
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e0:	4770      	bx	lr

0800c0e2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c0e2:	b480      	push	{r7}
 800c0e4:	b087      	sub	sp, #28
 800c0e6:	af00      	add	r7, sp, #0
 800c0e8:	60f8      	str	r0, [r7, #12]
 800c0ea:	60b9      	str	r1, [r7, #8]
 800c0ec:	607a      	str	r2, [r7, #4]
 800c0ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	6a1b      	ldr	r3, [r3, #32]
 800c0f4:	f023 0210 	bic.w	r2, r3, #16
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	699b      	ldr	r3, [r3, #24]
 800c100:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	6a1b      	ldr	r3, [r3, #32]
 800c106:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800c108:	697b      	ldr	r3, [r7, #20]
 800c10a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c10e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	021b      	lsls	r3, r3, #8
 800c114:	697a      	ldr	r2, [r7, #20]
 800c116:	4313      	orrs	r3, r2
 800c118:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c11a:	697b      	ldr	r3, [r7, #20]
 800c11c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c120:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800c122:	683b      	ldr	r3, [r7, #0]
 800c124:	031b      	lsls	r3, r3, #12
 800c126:	b29b      	uxth	r3, r3
 800c128:	697a      	ldr	r2, [r7, #20]
 800c12a:	4313      	orrs	r3, r2
 800c12c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c12e:	693b      	ldr	r3, [r7, #16]
 800c130:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c134:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800c136:	68bb      	ldr	r3, [r7, #8]
 800c138:	011b      	lsls	r3, r3, #4
 800c13a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800c13e:	693a      	ldr	r2, [r7, #16]
 800c140:	4313      	orrs	r3, r2
 800c142:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	697a      	ldr	r2, [r7, #20]
 800c148:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	693a      	ldr	r2, [r7, #16]
 800c14e:	621a      	str	r2, [r3, #32]
}
 800c150:	bf00      	nop
 800c152:	371c      	adds	r7, #28
 800c154:	46bd      	mov	sp, r7
 800c156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15a:	4770      	bx	lr

0800c15c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c15c:	b480      	push	{r7}
 800c15e:	b087      	sub	sp, #28
 800c160:	af00      	add	r7, sp, #0
 800c162:	60f8      	str	r0, [r7, #12]
 800c164:	60b9      	str	r1, [r7, #8]
 800c166:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	6a1b      	ldr	r3, [r3, #32]
 800c16c:	f023 0210 	bic.w	r2, r3, #16
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	699b      	ldr	r3, [r3, #24]
 800c178:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	6a1b      	ldr	r3, [r3, #32]
 800c17e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c180:	697b      	ldr	r3, [r7, #20]
 800c182:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c186:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	031b      	lsls	r3, r3, #12
 800c18c:	697a      	ldr	r2, [r7, #20]
 800c18e:	4313      	orrs	r3, r2
 800c190:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c192:	693b      	ldr	r3, [r7, #16]
 800c194:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c198:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c19a:	68bb      	ldr	r3, [r7, #8]
 800c19c:	011b      	lsls	r3, r3, #4
 800c19e:	693a      	ldr	r2, [r7, #16]
 800c1a0:	4313      	orrs	r3, r2
 800c1a2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	697a      	ldr	r2, [r7, #20]
 800c1a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	693a      	ldr	r2, [r7, #16]
 800c1ae:	621a      	str	r2, [r3, #32]
}
 800c1b0:	bf00      	nop
 800c1b2:	371c      	adds	r7, #28
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ba:	4770      	bx	lr

0800c1bc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c1bc:	b480      	push	{r7}
 800c1be:	b087      	sub	sp, #28
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	60f8      	str	r0, [r7, #12]
 800c1c4:	60b9      	str	r1, [r7, #8]
 800c1c6:	607a      	str	r2, [r7, #4]
 800c1c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	6a1b      	ldr	r3, [r3, #32]
 800c1ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	69db      	ldr	r3, [r3, #28]
 800c1da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	6a1b      	ldr	r3, [r3, #32]
 800c1e0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800c1e2:	697b      	ldr	r3, [r7, #20]
 800c1e4:	f023 0303 	bic.w	r3, r3, #3
 800c1e8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800c1ea:	697a      	ldr	r2, [r7, #20]
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	4313      	orrs	r3, r2
 800c1f0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800c1f2:	697b      	ldr	r3, [r7, #20]
 800c1f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c1f8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	011b      	lsls	r3, r3, #4
 800c1fe:	b2db      	uxtb	r3, r3
 800c200:	697a      	ldr	r2, [r7, #20]
 800c202:	4313      	orrs	r3, r2
 800c204:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800c206:	693b      	ldr	r3, [r7, #16]
 800c208:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800c20c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800c20e:	68bb      	ldr	r3, [r7, #8]
 800c210:	021b      	lsls	r3, r3, #8
 800c212:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800c216:	693a      	ldr	r2, [r7, #16]
 800c218:	4313      	orrs	r3, r2
 800c21a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	697a      	ldr	r2, [r7, #20]
 800c220:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	693a      	ldr	r2, [r7, #16]
 800c226:	621a      	str	r2, [r3, #32]
}
 800c228:	bf00      	nop
 800c22a:	371c      	adds	r7, #28
 800c22c:	46bd      	mov	sp, r7
 800c22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c232:	4770      	bx	lr

0800c234 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c234:	b480      	push	{r7}
 800c236:	b087      	sub	sp, #28
 800c238:	af00      	add	r7, sp, #0
 800c23a:	60f8      	str	r0, [r7, #12]
 800c23c:	60b9      	str	r1, [r7, #8]
 800c23e:	607a      	str	r2, [r7, #4]
 800c240:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	6a1b      	ldr	r3, [r3, #32]
 800c246:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	69db      	ldr	r3, [r3, #28]
 800c252:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	6a1b      	ldr	r3, [r3, #32]
 800c258:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800c25a:	697b      	ldr	r3, [r7, #20]
 800c25c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c260:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	021b      	lsls	r3, r3, #8
 800c266:	697a      	ldr	r2, [r7, #20]
 800c268:	4313      	orrs	r3, r2
 800c26a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800c26c:	697b      	ldr	r3, [r7, #20]
 800c26e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c272:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	031b      	lsls	r3, r3, #12
 800c278:	b29b      	uxth	r3, r3
 800c27a:	697a      	ldr	r2, [r7, #20]
 800c27c:	4313      	orrs	r3, r2
 800c27e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800c280:	693b      	ldr	r3, [r7, #16]
 800c282:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800c286:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	031b      	lsls	r3, r3, #12
 800c28c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800c290:	693a      	ldr	r2, [r7, #16]
 800c292:	4313      	orrs	r3, r2
 800c294:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	697a      	ldr	r2, [r7, #20]
 800c29a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	693a      	ldr	r2, [r7, #16]
 800c2a0:	621a      	str	r2, [r3, #32]
}
 800c2a2:	bf00      	nop
 800c2a4:	371c      	adds	r7, #28
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ac:	4770      	bx	lr

0800c2ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c2ae:	b480      	push	{r7}
 800c2b0:	b085      	sub	sp, #20
 800c2b2:	af00      	add	r7, sp, #0
 800c2b4:	6078      	str	r0, [r7, #4]
 800c2b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	689b      	ldr	r3, [r3, #8]
 800c2bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c2c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c2c6:	683a      	ldr	r2, [r7, #0]
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	4313      	orrs	r3, r2
 800c2cc:	f043 0307 	orr.w	r3, r3, #7
 800c2d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	68fa      	ldr	r2, [r7, #12]
 800c2d6:	609a      	str	r2, [r3, #8]
}
 800c2d8:	bf00      	nop
 800c2da:	3714      	adds	r7, #20
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e2:	4770      	bx	lr

0800c2e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c2e4:	b480      	push	{r7}
 800c2e6:	b087      	sub	sp, #28
 800c2e8:	af00      	add	r7, sp, #0
 800c2ea:	60f8      	str	r0, [r7, #12]
 800c2ec:	60b9      	str	r1, [r7, #8]
 800c2ee:	607a      	str	r2, [r7, #4]
 800c2f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	689b      	ldr	r3, [r3, #8]
 800c2f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c2f8:	697b      	ldr	r3, [r7, #20]
 800c2fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c2fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c300:	683b      	ldr	r3, [r7, #0]
 800c302:	021a      	lsls	r2, r3, #8
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	431a      	orrs	r2, r3
 800c308:	68bb      	ldr	r3, [r7, #8]
 800c30a:	4313      	orrs	r3, r2
 800c30c:	697a      	ldr	r2, [r7, #20]
 800c30e:	4313      	orrs	r3, r2
 800c310:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	697a      	ldr	r2, [r7, #20]
 800c316:	609a      	str	r2, [r3, #8]
}
 800c318:	bf00      	nop
 800c31a:	371c      	adds	r7, #28
 800c31c:	46bd      	mov	sp, r7
 800c31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c322:	4770      	bx	lr

0800c324 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c324:	b480      	push	{r7}
 800c326:	b087      	sub	sp, #28
 800c328:	af00      	add	r7, sp, #0
 800c32a:	60f8      	str	r0, [r7, #12]
 800c32c:	60b9      	str	r1, [r7, #8]
 800c32e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c330:	68bb      	ldr	r3, [r7, #8]
 800c332:	f003 031f 	and.w	r3, r3, #31
 800c336:	2201      	movs	r2, #1
 800c338:	fa02 f303 	lsl.w	r3, r2, r3
 800c33c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	6a1a      	ldr	r2, [r3, #32]
 800c342:	697b      	ldr	r3, [r7, #20]
 800c344:	43db      	mvns	r3, r3
 800c346:	401a      	ands	r2, r3
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	6a1a      	ldr	r2, [r3, #32]
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	f003 031f 	and.w	r3, r3, #31
 800c356:	6879      	ldr	r1, [r7, #4]
 800c358:	fa01 f303 	lsl.w	r3, r1, r3
 800c35c:	431a      	orrs	r2, r3
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	621a      	str	r2, [r3, #32]
}
 800c362:	bf00      	nop
 800c364:	371c      	adds	r7, #28
 800c366:	46bd      	mov	sp, r7
 800c368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c36c:	4770      	bx	lr
	...

0800c370 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c370:	b480      	push	{r7}
 800c372:	b085      	sub	sp, #20
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
 800c378:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c380:	2b01      	cmp	r3, #1
 800c382:	d101      	bne.n	800c388 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c384:	2302      	movs	r3, #2
 800c386:	e050      	b.n	800c42a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	2201      	movs	r2, #1
 800c38c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	2202      	movs	r2, #2
 800c394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	685b      	ldr	r3, [r3, #4]
 800c39e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	689b      	ldr	r3, [r3, #8]
 800c3a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c3ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c3b0:	683b      	ldr	r3, [r7, #0]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	68fa      	ldr	r2, [r7, #12]
 800c3b6:	4313      	orrs	r3, r2
 800c3b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	68fa      	ldr	r2, [r7, #12]
 800c3c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	4a1c      	ldr	r2, [pc, #112]	; (800c438 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	d018      	beq.n	800c3fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c3d4:	d013      	beq.n	800c3fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	4a18      	ldr	r2, [pc, #96]	; (800c43c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800c3dc:	4293      	cmp	r3, r2
 800c3de:	d00e      	beq.n	800c3fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	4a16      	ldr	r2, [pc, #88]	; (800c440 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800c3e6:	4293      	cmp	r3, r2
 800c3e8:	d009      	beq.n	800c3fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	4a15      	ldr	r2, [pc, #84]	; (800c444 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800c3f0:	4293      	cmp	r3, r2
 800c3f2:	d004      	beq.n	800c3fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	4a13      	ldr	r2, [pc, #76]	; (800c448 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800c3fa:	4293      	cmp	r3, r2
 800c3fc:	d10c      	bne.n	800c418 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c3fe:	68bb      	ldr	r3, [r7, #8]
 800c400:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c404:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c406:	683b      	ldr	r3, [r7, #0]
 800c408:	685b      	ldr	r3, [r3, #4]
 800c40a:	68ba      	ldr	r2, [r7, #8]
 800c40c:	4313      	orrs	r3, r2
 800c40e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	68ba      	ldr	r2, [r7, #8]
 800c416:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	2201      	movs	r2, #1
 800c41c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	2200      	movs	r2, #0
 800c424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c428:	2300      	movs	r3, #0
}
 800c42a:	4618      	mov	r0, r3
 800c42c:	3714      	adds	r7, #20
 800c42e:	46bd      	mov	sp, r7
 800c430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c434:	4770      	bx	lr
 800c436:	bf00      	nop
 800c438:	40010000 	.word	0x40010000
 800c43c:	40000400 	.word	0x40000400
 800c440:	40000800 	.word	0x40000800
 800c444:	40000c00 	.word	0x40000c00
 800c448:	40014000 	.word	0x40014000

0800c44c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c44c:	b480      	push	{r7}
 800c44e:	b083      	sub	sp, #12
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c454:	bf00      	nop
 800c456:	370c      	adds	r7, #12
 800c458:	46bd      	mov	sp, r7
 800c45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45e:	4770      	bx	lr

0800c460 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c460:	b480      	push	{r7}
 800c462:	b083      	sub	sp, #12
 800c464:	af00      	add	r7, sp, #0
 800c466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c468:	bf00      	nop
 800c46a:	370c      	adds	r7, #12
 800c46c:	46bd      	mov	sp, r7
 800c46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c472:	4770      	bx	lr

0800c474 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c474:	b580      	push	{r7, lr}
 800c476:	b082      	sub	sp, #8
 800c478:	af00      	add	r7, sp, #0
 800c47a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d101      	bne.n	800c486 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c482:	2301      	movs	r3, #1
 800c484:	e03f      	b.n	800c506 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c48c:	b2db      	uxtb	r3, r3
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d106      	bne.n	800c4a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	2200      	movs	r2, #0
 800c496:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c49a:	6878      	ldr	r0, [r7, #4]
 800c49c:	f7f9 f95a 	bl	8005754 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	2224      	movs	r2, #36	; 0x24
 800c4a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	68da      	ldr	r2, [r3, #12]
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c4b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c4b8:	6878      	ldr	r0, [r7, #4]
 800c4ba:	f000 fbf1 	bl	800cca0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	691a      	ldr	r2, [r3, #16]
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c4cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	695a      	ldr	r2, [r3, #20]
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c4dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	68da      	ldr	r2, [r3, #12]
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c4ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	2200      	movs	r2, #0
 800c4f2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	2220      	movs	r2, #32
 800c4f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	2220      	movs	r2, #32
 800c500:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800c504:	2300      	movs	r3, #0
}
 800c506:	4618      	mov	r0, r3
 800c508:	3708      	adds	r7, #8
 800c50a:	46bd      	mov	sp, r7
 800c50c:	bd80      	pop	{r7, pc}

0800c50e <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800c50e:	b580      	push	{r7, lr}
 800c510:	b082      	sub	sp, #8
 800c512:	af00      	add	r7, sp, #0
 800c514:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d101      	bne.n	800c520 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800c51c:	2301      	movs	r3, #1
 800c51e:	e01e      	b.n	800c55e <HAL_UART_DeInit+0x50>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	2224      	movs	r2, #36	; 0x24
 800c524:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	68da      	ldr	r2, [r3, #12]
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c536:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800c538:	6878      	ldr	r0, [r7, #4]
 800c53a:	f7f9 f9e1 	bl	8005900 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	2200      	movs	r2, #0
 800c542:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	2200      	movs	r2, #0
 800c548:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	2200      	movs	r2, #0
 800c550:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2200      	movs	r2, #0
 800c558:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800c55c:	2300      	movs	r3, #0
}
 800c55e:	4618      	mov	r0, r3
 800c560:	3708      	adds	r7, #8
 800c562:	46bd      	mov	sp, r7
 800c564:	bd80      	pop	{r7, pc}

0800c566 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c566:	b480      	push	{r7}
 800c568:	b085      	sub	sp, #20
 800c56a:	af00      	add	r7, sp, #0
 800c56c:	60f8      	str	r0, [r7, #12]
 800c56e:	60b9      	str	r1, [r7, #8]
 800c570:	4613      	mov	r3, r2
 800c572:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c57a:	b2db      	uxtb	r3, r3
 800c57c:	2b20      	cmp	r3, #32
 800c57e:	d130      	bne.n	800c5e2 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c580:	68bb      	ldr	r3, [r7, #8]
 800c582:	2b00      	cmp	r3, #0
 800c584:	d002      	beq.n	800c58c <HAL_UART_Transmit_IT+0x26>
 800c586:	88fb      	ldrh	r3, [r7, #6]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d101      	bne.n	800c590 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800c58c:	2301      	movs	r3, #1
 800c58e:	e029      	b.n	800c5e4 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c596:	2b01      	cmp	r3, #1
 800c598:	d101      	bne.n	800c59e <HAL_UART_Transmit_IT+0x38>
 800c59a:	2302      	movs	r3, #2
 800c59c:	e022      	b.n	800c5e4 <HAL_UART_Transmit_IT+0x7e>
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	2201      	movs	r2, #1
 800c5a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	68ba      	ldr	r2, [r7, #8]
 800c5aa:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	88fa      	ldrh	r2, [r7, #6]
 800c5b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	88fa      	ldrh	r2, [r7, #6]
 800c5b6:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	2221      	movs	r2, #33	; 0x21
 800c5c2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	68da      	ldr	r2, [r3, #12]
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c5dc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800c5de:	2300      	movs	r3, #0
 800c5e0:	e000      	b.n	800c5e4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800c5e2:	2302      	movs	r3, #2
  }
}
 800c5e4:	4618      	mov	r0, r3
 800c5e6:	3714      	adds	r7, #20
 800c5e8:	46bd      	mov	sp, r7
 800c5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ee:	4770      	bx	lr

0800c5f0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b086      	sub	sp, #24
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	60f8      	str	r0, [r7, #12]
 800c5f8:	60b9      	str	r1, [r7, #8]
 800c5fa:	4613      	mov	r3, r2
 800c5fc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c604:	b2db      	uxtb	r3, r3
 800c606:	2b20      	cmp	r3, #32
 800c608:	d166      	bne.n	800c6d8 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800c60a:	68bb      	ldr	r3, [r7, #8]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d002      	beq.n	800c616 <HAL_UART_Receive_DMA+0x26>
 800c610:	88fb      	ldrh	r3, [r7, #6]
 800c612:	2b00      	cmp	r3, #0
 800c614:	d101      	bne.n	800c61a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800c616:	2301      	movs	r3, #1
 800c618:	e05f      	b.n	800c6da <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c620:	2b01      	cmp	r3, #1
 800c622:	d101      	bne.n	800c628 <HAL_UART_Receive_DMA+0x38>
 800c624:	2302      	movs	r3, #2
 800c626:	e058      	b.n	800c6da <HAL_UART_Receive_DMA+0xea>
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	2201      	movs	r2, #1
 800c62c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800c630:	68ba      	ldr	r2, [r7, #8]
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	88fa      	ldrh	r2, [r7, #6]
 800c63a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	2200      	movs	r2, #0
 800c640:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	2222      	movs	r2, #34	; 0x22
 800c646:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c64e:	4a25      	ldr	r2, [pc, #148]	; (800c6e4 <HAL_UART_Receive_DMA+0xf4>)
 800c650:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c656:	4a24      	ldr	r2, [pc, #144]	; (800c6e8 <HAL_UART_Receive_DMA+0xf8>)
 800c658:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c65e:	4a23      	ldr	r2, [pc, #140]	; (800c6ec <HAL_UART_Receive_DMA+0xfc>)
 800c660:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c666:	2200      	movs	r2, #0
 800c668:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800c66a:	f107 0308 	add.w	r3, r7, #8
 800c66e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	3304      	adds	r3, #4
 800c67a:	4619      	mov	r1, r3
 800c67c:	697b      	ldr	r3, [r7, #20]
 800c67e:	681a      	ldr	r2, [r3, #0]
 800c680:	88fb      	ldrh	r3, [r7, #6]
 800c682:	f7fb fdc7 	bl	8008214 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800c686:	2300      	movs	r3, #0
 800c688:	613b      	str	r3, [r7, #16]
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	613b      	str	r3, [r7, #16]
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	685b      	ldr	r3, [r3, #4]
 800c698:	613b      	str	r3, [r7, #16]
 800c69a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	2200      	movs	r2, #0
 800c6a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	68da      	ldr	r2, [r3, #12]
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c6b2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	695a      	ldr	r2, [r3, #20]
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	f042 0201 	orr.w	r2, r2, #1
 800c6c2:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	695a      	ldr	r2, [r3, #20]
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c6d2:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	e000      	b.n	800c6da <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c6d8:	2302      	movs	r3, #2
  }
}
 800c6da:	4618      	mov	r0, r3
 800c6dc:	3718      	adds	r7, #24
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	bd80      	pop	{r7, pc}
 800c6e2:	bf00      	nop
 800c6e4:	0800c919 	.word	0x0800c919
 800c6e8:	0800c981 	.word	0x0800c981
 800c6ec:	0800c99d 	.word	0x0800c99d

0800c6f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	b088      	sub	sp, #32
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	68db      	ldr	r3, [r3, #12]
 800c706:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	695b      	ldr	r3, [r3, #20]
 800c70e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800c710:	2300      	movs	r3, #0
 800c712:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800c714:	2300      	movs	r3, #0
 800c716:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800c718:	69fb      	ldr	r3, [r7, #28]
 800c71a:	f003 030f 	and.w	r3, r3, #15
 800c71e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800c720:	693b      	ldr	r3, [r7, #16]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d10d      	bne.n	800c742 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c726:	69fb      	ldr	r3, [r7, #28]
 800c728:	f003 0320 	and.w	r3, r3, #32
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d008      	beq.n	800c742 <HAL_UART_IRQHandler+0x52>
 800c730:	69bb      	ldr	r3, [r7, #24]
 800c732:	f003 0320 	and.w	r3, r3, #32
 800c736:	2b00      	cmp	r3, #0
 800c738:	d003      	beq.n	800c742 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800c73a:	6878      	ldr	r0, [r7, #4]
 800c73c:	f000 fa2e 	bl	800cb9c <UART_Receive_IT>
      return;
 800c740:	e0d0      	b.n	800c8e4 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800c742:	693b      	ldr	r3, [r7, #16]
 800c744:	2b00      	cmp	r3, #0
 800c746:	f000 80b0 	beq.w	800c8aa <HAL_UART_IRQHandler+0x1ba>
 800c74a:	697b      	ldr	r3, [r7, #20]
 800c74c:	f003 0301 	and.w	r3, r3, #1
 800c750:	2b00      	cmp	r3, #0
 800c752:	d105      	bne.n	800c760 <HAL_UART_IRQHandler+0x70>
 800c754:	69bb      	ldr	r3, [r7, #24]
 800c756:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	f000 80a5 	beq.w	800c8aa <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800c760:	69fb      	ldr	r3, [r7, #28]
 800c762:	f003 0301 	and.w	r3, r3, #1
 800c766:	2b00      	cmp	r3, #0
 800c768:	d00a      	beq.n	800c780 <HAL_UART_IRQHandler+0x90>
 800c76a:	69bb      	ldr	r3, [r7, #24]
 800c76c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c770:	2b00      	cmp	r3, #0
 800c772:	d005      	beq.n	800c780 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c778:	f043 0201 	orr.w	r2, r3, #1
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c780:	69fb      	ldr	r3, [r7, #28]
 800c782:	f003 0304 	and.w	r3, r3, #4
 800c786:	2b00      	cmp	r3, #0
 800c788:	d00a      	beq.n	800c7a0 <HAL_UART_IRQHandler+0xb0>
 800c78a:	697b      	ldr	r3, [r7, #20]
 800c78c:	f003 0301 	and.w	r3, r3, #1
 800c790:	2b00      	cmp	r3, #0
 800c792:	d005      	beq.n	800c7a0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c798:	f043 0202 	orr.w	r2, r3, #2
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c7a0:	69fb      	ldr	r3, [r7, #28]
 800c7a2:	f003 0302 	and.w	r3, r3, #2
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d00a      	beq.n	800c7c0 <HAL_UART_IRQHandler+0xd0>
 800c7aa:	697b      	ldr	r3, [r7, #20]
 800c7ac:	f003 0301 	and.w	r3, r3, #1
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d005      	beq.n	800c7c0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c7b8:	f043 0204 	orr.w	r2, r3, #4
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800c7c0:	69fb      	ldr	r3, [r7, #28]
 800c7c2:	f003 0308 	and.w	r3, r3, #8
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d00f      	beq.n	800c7ea <HAL_UART_IRQHandler+0xfa>
 800c7ca:	69bb      	ldr	r3, [r7, #24]
 800c7cc:	f003 0320 	and.w	r3, r3, #32
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d104      	bne.n	800c7de <HAL_UART_IRQHandler+0xee>
 800c7d4:	697b      	ldr	r3, [r7, #20]
 800c7d6:	f003 0301 	and.w	r3, r3, #1
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d005      	beq.n	800c7ea <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c7e2:	f043 0208 	orr.w	r2, r3, #8
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d077      	beq.n	800c8e2 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c7f2:	69fb      	ldr	r3, [r7, #28]
 800c7f4:	f003 0320 	and.w	r3, r3, #32
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d007      	beq.n	800c80c <HAL_UART_IRQHandler+0x11c>
 800c7fc:	69bb      	ldr	r3, [r7, #24]
 800c7fe:	f003 0320 	and.w	r3, r3, #32
 800c802:	2b00      	cmp	r3, #0
 800c804:	d002      	beq.n	800c80c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800c806:	6878      	ldr	r0, [r7, #4]
 800c808:	f000 f9c8 	bl	800cb9c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	695b      	ldr	r3, [r3, #20]
 800c812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c816:	2b40      	cmp	r3, #64	; 0x40
 800c818:	bf0c      	ite	eq
 800c81a:	2301      	moveq	r3, #1
 800c81c:	2300      	movne	r3, #0
 800c81e:	b2db      	uxtb	r3, r3
 800c820:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c826:	f003 0308 	and.w	r3, r3, #8
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d102      	bne.n	800c834 <HAL_UART_IRQHandler+0x144>
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d031      	beq.n	800c898 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c834:	6878      	ldr	r0, [r7, #4]
 800c836:	f000 f911 	bl	800ca5c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	695b      	ldr	r3, [r3, #20]
 800c840:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c844:	2b40      	cmp	r3, #64	; 0x40
 800c846:	d123      	bne.n	800c890 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	695a      	ldr	r2, [r3, #20]
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c856:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d013      	beq.n	800c888 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c864:	4a21      	ldr	r2, [pc, #132]	; (800c8ec <HAL_UART_IRQHandler+0x1fc>)
 800c866:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c86c:	4618      	mov	r0, r3
 800c86e:	f7fb fd29 	bl	80082c4 <HAL_DMA_Abort_IT>
 800c872:	4603      	mov	r3, r0
 800c874:	2b00      	cmp	r3, #0
 800c876:	d016      	beq.n	800c8a6 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c87c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c87e:	687a      	ldr	r2, [r7, #4]
 800c880:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800c882:	4610      	mov	r0, r2
 800c884:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c886:	e00e      	b.n	800c8a6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c888:	6878      	ldr	r0, [r7, #4]
 800c88a:	f7f8 ff4f 	bl	800572c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c88e:	e00a      	b.n	800c8a6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c890:	6878      	ldr	r0, [r7, #4]
 800c892:	f7f8 ff4b 	bl	800572c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c896:	e006      	b.n	800c8a6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c898:	6878      	ldr	r0, [r7, #4]
 800c89a:	f7f8 ff47 	bl	800572c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800c8a4:	e01d      	b.n	800c8e2 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c8a6:	bf00      	nop
    return;
 800c8a8:	e01b      	b.n	800c8e2 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800c8aa:	69fb      	ldr	r3, [r7, #28]
 800c8ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d008      	beq.n	800c8c6 <HAL_UART_IRQHandler+0x1d6>
 800c8b4:	69bb      	ldr	r3, [r7, #24]
 800c8b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d003      	beq.n	800c8c6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800c8be:	6878      	ldr	r0, [r7, #4]
 800c8c0:	f000 f8fe 	bl	800cac0 <UART_Transmit_IT>
    return;
 800c8c4:	e00e      	b.n	800c8e4 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800c8c6:	69fb      	ldr	r3, [r7, #28]
 800c8c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d009      	beq.n	800c8e4 <HAL_UART_IRQHandler+0x1f4>
 800c8d0:	69bb      	ldr	r3, [r7, #24]
 800c8d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d004      	beq.n	800c8e4 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800c8da:	6878      	ldr	r0, [r7, #4]
 800c8dc:	f000 f946 	bl	800cb6c <UART_EndTransmit_IT>
    return;
 800c8e0:	e000      	b.n	800c8e4 <HAL_UART_IRQHandler+0x1f4>
    return;
 800c8e2:	bf00      	nop
  }
}
 800c8e4:	3720      	adds	r7, #32
 800c8e6:	46bd      	mov	sp, r7
 800c8e8:	bd80      	pop	{r7, pc}
 800c8ea:	bf00      	nop
 800c8ec:	0800ca99 	.word	0x0800ca99

0800c8f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c8f0:	b480      	push	{r7}
 800c8f2:	b083      	sub	sp, #12
 800c8f4:	af00      	add	r7, sp, #0
 800c8f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800c8f8:	bf00      	nop
 800c8fa:	370c      	adds	r7, #12
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c902:	4770      	bx	lr

0800c904 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c904:	b480      	push	{r7}
 800c906:	b083      	sub	sp, #12
 800c908:	af00      	add	r7, sp, #0
 800c90a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800c90c:	bf00      	nop
 800c90e:	370c      	adds	r7, #12
 800c910:	46bd      	mov	sp, r7
 800c912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c916:	4770      	bx	lr

0800c918 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b084      	sub	sp, #16
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c924:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c930:	2b00      	cmp	r3, #0
 800c932:	d11e      	bne.n	800c972 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	2200      	movs	r2, #0
 800c938:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	68da      	ldr	r2, [r3, #12]
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c948:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	695a      	ldr	r2, [r3, #20]
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	f022 0201 	bic.w	r2, r2, #1
 800c958:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	695a      	ldr	r2, [r3, #20]
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c968:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	2220      	movs	r2, #32
 800c96e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800c972:	68f8      	ldr	r0, [r7, #12]
 800c974:	f7f8 fee4 	bl	8005740 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c978:	bf00      	nop
 800c97a:	3710      	adds	r7, #16
 800c97c:	46bd      	mov	sp, r7
 800c97e:	bd80      	pop	{r7, pc}

0800c980 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c980:	b580      	push	{r7, lr}
 800c982:	b084      	sub	sp, #16
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c98c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800c98e:	68f8      	ldr	r0, [r7, #12]
 800c990:	f7ff ffb8 	bl	800c904 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c994:	bf00      	nop
 800c996:	3710      	adds	r7, #16
 800c998:	46bd      	mov	sp, r7
 800c99a:	bd80      	pop	{r7, pc}

0800c99c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c99c:	b580      	push	{r7, lr}
 800c99e:	b084      	sub	sp, #16
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800c9a4:	2300      	movs	r3, #0
 800c9a6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9ac:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800c9ae:	68bb      	ldr	r3, [r7, #8]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	695b      	ldr	r3, [r3, #20]
 800c9b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c9b8:	2b80      	cmp	r3, #128	; 0x80
 800c9ba:	bf0c      	ite	eq
 800c9bc:	2301      	moveq	r3, #1
 800c9be:	2300      	movne	r3, #0
 800c9c0:	b2db      	uxtb	r3, r3
 800c9c2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800c9c4:	68bb      	ldr	r3, [r7, #8]
 800c9c6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c9ca:	b2db      	uxtb	r3, r3
 800c9cc:	2b21      	cmp	r3, #33	; 0x21
 800c9ce:	d108      	bne.n	800c9e2 <UART_DMAError+0x46>
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d005      	beq.n	800c9e2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800c9d6:	68bb      	ldr	r3, [r7, #8]
 800c9d8:	2200      	movs	r2, #0
 800c9da:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800c9dc:	68b8      	ldr	r0, [r7, #8]
 800c9de:	f000 f827 	bl	800ca30 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c9e2:	68bb      	ldr	r3, [r7, #8]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	695b      	ldr	r3, [r3, #20]
 800c9e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c9ec:	2b40      	cmp	r3, #64	; 0x40
 800c9ee:	bf0c      	ite	eq
 800c9f0:	2301      	moveq	r3, #1
 800c9f2:	2300      	movne	r3, #0
 800c9f4:	b2db      	uxtb	r3, r3
 800c9f6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800c9f8:	68bb      	ldr	r3, [r7, #8]
 800c9fa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c9fe:	b2db      	uxtb	r3, r3
 800ca00:	2b22      	cmp	r3, #34	; 0x22
 800ca02:	d108      	bne.n	800ca16 <UART_DMAError+0x7a>
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d005      	beq.n	800ca16 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800ca0a:	68bb      	ldr	r3, [r7, #8]
 800ca0c:	2200      	movs	r2, #0
 800ca0e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800ca10:	68b8      	ldr	r0, [r7, #8]
 800ca12:	f000 f823 	bl	800ca5c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ca16:	68bb      	ldr	r3, [r7, #8]
 800ca18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ca1a:	f043 0210 	orr.w	r2, r3, #16
 800ca1e:	68bb      	ldr	r3, [r7, #8]
 800ca20:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ca22:	68b8      	ldr	r0, [r7, #8]
 800ca24:	f7f8 fe82 	bl	800572c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ca28:	bf00      	nop
 800ca2a:	3710      	adds	r7, #16
 800ca2c:	46bd      	mov	sp, r7
 800ca2e:	bd80      	pop	{r7, pc}

0800ca30 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ca30:	b480      	push	{r7}
 800ca32:	b083      	sub	sp, #12
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	68da      	ldr	r2, [r3, #12]
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800ca46:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	2220      	movs	r2, #32
 800ca4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800ca50:	bf00      	nop
 800ca52:	370c      	adds	r7, #12
 800ca54:	46bd      	mov	sp, r7
 800ca56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5a:	4770      	bx	lr

0800ca5c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ca5c:	b480      	push	{r7}
 800ca5e:	b083      	sub	sp, #12
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	68da      	ldr	r2, [r3, #12]
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ca72:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	695a      	ldr	r2, [r3, #20]
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	f022 0201 	bic.w	r2, r2, #1
 800ca82:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	2220      	movs	r2, #32
 800ca88:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800ca8c:	bf00      	nop
 800ca8e:	370c      	adds	r7, #12
 800ca90:	46bd      	mov	sp, r7
 800ca92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca96:	4770      	bx	lr

0800ca98 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b084      	sub	sp, #16
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800caa4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	2200      	movs	r2, #0
 800caaa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	2200      	movs	r2, #0
 800cab0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cab2:	68f8      	ldr	r0, [r7, #12]
 800cab4:	f7f8 fe3a 	bl	800572c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cab8:	bf00      	nop
 800caba:	3710      	adds	r7, #16
 800cabc:	46bd      	mov	sp, r7
 800cabe:	bd80      	pop	{r7, pc}

0800cac0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800cac0:	b480      	push	{r7}
 800cac2:	b085      	sub	sp, #20
 800cac4:	af00      	add	r7, sp, #0
 800cac6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800cace:	b2db      	uxtb	r3, r3
 800cad0:	2b21      	cmp	r3, #33	; 0x21
 800cad2:	d144      	bne.n	800cb5e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	689b      	ldr	r3, [r3, #8]
 800cad8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cadc:	d11a      	bne.n	800cb14 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	6a1b      	ldr	r3, [r3, #32]
 800cae2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	881b      	ldrh	r3, [r3, #0]
 800cae8:	461a      	mov	r2, r3
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800caf2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	691b      	ldr	r3, [r3, #16]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d105      	bne.n	800cb08 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	6a1b      	ldr	r3, [r3, #32]
 800cb00:	1c9a      	adds	r2, r3, #2
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	621a      	str	r2, [r3, #32]
 800cb06:	e00e      	b.n	800cb26 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	6a1b      	ldr	r3, [r3, #32]
 800cb0c:	1c5a      	adds	r2, r3, #1
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	621a      	str	r2, [r3, #32]
 800cb12:	e008      	b.n	800cb26 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	6a1b      	ldr	r3, [r3, #32]
 800cb18:	1c59      	adds	r1, r3, #1
 800cb1a:	687a      	ldr	r2, [r7, #4]
 800cb1c:	6211      	str	r1, [r2, #32]
 800cb1e:	781a      	ldrb	r2, [r3, #0]
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800cb2a:	b29b      	uxth	r3, r3
 800cb2c:	3b01      	subs	r3, #1
 800cb2e:	b29b      	uxth	r3, r3
 800cb30:	687a      	ldr	r2, [r7, #4]
 800cb32:	4619      	mov	r1, r3
 800cb34:	84d1      	strh	r1, [r2, #38]	; 0x26
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d10f      	bne.n	800cb5a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	68da      	ldr	r2, [r3, #12]
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cb48:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	68da      	ldr	r2, [r3, #12]
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cb58:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	e000      	b.n	800cb60 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800cb5e:	2302      	movs	r3, #2
  }
}
 800cb60:	4618      	mov	r0, r3
 800cb62:	3714      	adds	r7, #20
 800cb64:	46bd      	mov	sp, r7
 800cb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6a:	4770      	bx	lr

0800cb6c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b082      	sub	sp, #8
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	68da      	ldr	r2, [r3, #12]
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cb82:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	2220      	movs	r2, #32
 800cb88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cb8c:	6878      	ldr	r0, [r7, #4]
 800cb8e:	f7ff feaf 	bl	800c8f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800cb92:	2300      	movs	r3, #0
}
 800cb94:	4618      	mov	r0, r3
 800cb96:	3708      	adds	r7, #8
 800cb98:	46bd      	mov	sp, r7
 800cb9a:	bd80      	pop	{r7, pc}

0800cb9c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800cb9c:	b580      	push	{r7, lr}
 800cb9e:	b084      	sub	sp, #16
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800cbaa:	b2db      	uxtb	r3, r3
 800cbac:	2b22      	cmp	r3, #34	; 0x22
 800cbae:	d171      	bne.n	800cc94 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	689b      	ldr	r3, [r3, #8]
 800cbb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cbb8:	d123      	bne.n	800cc02 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbbe:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	691b      	ldr	r3, [r3, #16]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d10e      	bne.n	800cbe6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	685b      	ldr	r3, [r3, #4]
 800cbce:	b29b      	uxth	r3, r3
 800cbd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbd4:	b29a      	uxth	r2, r3
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbde:	1c9a      	adds	r2, r3, #2
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	629a      	str	r2, [r3, #40]	; 0x28
 800cbe4:	e029      	b.n	800cc3a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	685b      	ldr	r3, [r3, #4]
 800cbec:	b29b      	uxth	r3, r3
 800cbee:	b2db      	uxtb	r3, r3
 800cbf0:	b29a      	uxth	r2, r3
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbfa:	1c5a      	adds	r2, r3, #1
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	629a      	str	r2, [r3, #40]	; 0x28
 800cc00:	e01b      	b.n	800cc3a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	691b      	ldr	r3, [r3, #16]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d10a      	bne.n	800cc20 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	6858      	ldr	r0, [r3, #4]
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc14:	1c59      	adds	r1, r3, #1
 800cc16:	687a      	ldr	r2, [r7, #4]
 800cc18:	6291      	str	r1, [r2, #40]	; 0x28
 800cc1a:	b2c2      	uxtb	r2, r0
 800cc1c:	701a      	strb	r2, [r3, #0]
 800cc1e:	e00c      	b.n	800cc3a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	685b      	ldr	r3, [r3, #4]
 800cc26:	b2da      	uxtb	r2, r3
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc2c:	1c58      	adds	r0, r3, #1
 800cc2e:	6879      	ldr	r1, [r7, #4]
 800cc30:	6288      	str	r0, [r1, #40]	; 0x28
 800cc32:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800cc36:	b2d2      	uxtb	r2, r2
 800cc38:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800cc3e:	b29b      	uxth	r3, r3
 800cc40:	3b01      	subs	r3, #1
 800cc42:	b29b      	uxth	r3, r3
 800cc44:	687a      	ldr	r2, [r7, #4]
 800cc46:	4619      	mov	r1, r3
 800cc48:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d120      	bne.n	800cc90 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	68da      	ldr	r2, [r3, #12]
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	f022 0220 	bic.w	r2, r2, #32
 800cc5c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	68da      	ldr	r2, [r3, #12]
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800cc6c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	695a      	ldr	r2, [r3, #20]
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	f022 0201 	bic.w	r2, r2, #1
 800cc7c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	2220      	movs	r2, #32
 800cc82:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800cc86:	6878      	ldr	r0, [r7, #4]
 800cc88:	f7f8 fd5a 	bl	8005740 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	e002      	b.n	800cc96 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800cc90:	2300      	movs	r3, #0
 800cc92:	e000      	b.n	800cc96 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800cc94:	2302      	movs	r3, #2
  }
}
 800cc96:	4618      	mov	r0, r3
 800cc98:	3710      	adds	r7, #16
 800cc9a:	46bd      	mov	sp, r7
 800cc9c:	bd80      	pop	{r7, pc}
	...

0800cca0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cca0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cca4:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800cca8:	af00      	add	r7, sp, #0
 800ccaa:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ccae:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	691b      	ldr	r3, [r3, #16]
 800ccb6:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800ccba:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800ccbe:	68d9      	ldr	r1, [r3, #12]
 800ccc0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800ccc4:	681a      	ldr	r2, [r3, #0]
 800ccc6:	ea40 0301 	orr.w	r3, r0, r1
 800ccca:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800cccc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800ccd0:	689a      	ldr	r2, [r3, #8]
 800ccd2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800ccd6:	691b      	ldr	r3, [r3, #16]
 800ccd8:	431a      	orrs	r2, r3
 800ccda:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800ccde:	695b      	ldr	r3, [r3, #20]
 800cce0:	431a      	orrs	r2, r3
 800cce2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800cce6:	69db      	ldr	r3, [r3, #28]
 800cce8:	4313      	orrs	r3, r2
 800ccea:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 800ccee:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	68db      	ldr	r3, [r3, #12]
 800ccf6:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800ccfa:	f021 010c 	bic.w	r1, r1, #12
 800ccfe:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800cd02:	681a      	ldr	r2, [r3, #0]
 800cd04:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 800cd08:	430b      	orrs	r3, r1
 800cd0a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800cd0c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	695b      	ldr	r3, [r3, #20]
 800cd14:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800cd18:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800cd1c:	6999      	ldr	r1, [r3, #24]
 800cd1e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800cd22:	681a      	ldr	r2, [r3, #0]
 800cd24:	ea40 0301 	orr.w	r3, r0, r1
 800cd28:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cd2a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800cd2e:	69db      	ldr	r3, [r3, #28]
 800cd30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cd34:	f040 824a 	bne.w	800d1cc <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800cd38:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800cd3c:	681a      	ldr	r2, [r3, #0]
 800cd3e:	4b96      	ldr	r3, [pc, #600]	; (800cf98 <UART_SetConfig+0x2f8>)
 800cd40:	429a      	cmp	r2, r3
 800cd42:	d006      	beq.n	800cd52 <UART_SetConfig+0xb2>
 800cd44:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800cd48:	681a      	ldr	r2, [r3, #0]
 800cd4a:	4b94      	ldr	r3, [pc, #592]	; (800cf9c <UART_SetConfig+0x2fc>)
 800cd4c:	429a      	cmp	r2, r3
 800cd4e:	f040 8129 	bne.w	800cfa4 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800cd52:	f7fc fc23 	bl	800959c <HAL_RCC_GetPCLK2Freq>
 800cd56:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800cd5a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800cd5e:	2200      	movs	r2, #0
 800cd60:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 800cd64:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 800cd68:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 800cd6c:	4622      	mov	r2, r4
 800cd6e:	462b      	mov	r3, r5
 800cd70:	1891      	adds	r1, r2, r2
 800cd72:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800cd76:	415b      	adcs	r3, r3
 800cd78:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800cd7c:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 800cd80:	4621      	mov	r1, r4
 800cd82:	1851      	adds	r1, r2, r1
 800cd84:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 800cd88:	4629      	mov	r1, r5
 800cd8a:	414b      	adcs	r3, r1
 800cd8c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800cd90:	f04f 0200 	mov.w	r2, #0
 800cd94:	f04f 0300 	mov.w	r3, #0
 800cd98:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 800cd9c:	4649      	mov	r1, r9
 800cd9e:	00cb      	lsls	r3, r1, #3
 800cda0:	4641      	mov	r1, r8
 800cda2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800cda6:	4641      	mov	r1, r8
 800cda8:	00ca      	lsls	r2, r1, #3
 800cdaa:	4610      	mov	r0, r2
 800cdac:	4619      	mov	r1, r3
 800cdae:	4603      	mov	r3, r0
 800cdb0:	4622      	mov	r2, r4
 800cdb2:	189b      	adds	r3, r3, r2
 800cdb4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800cdb8:	462b      	mov	r3, r5
 800cdba:	460a      	mov	r2, r1
 800cdbc:	eb42 0303 	adc.w	r3, r2, r3
 800cdc0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 800cdc4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800cdc8:	685b      	ldr	r3, [r3, #4]
 800cdca:	2200      	movs	r2, #0
 800cdcc:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800cdd0:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 800cdd4:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 800cdd8:	460b      	mov	r3, r1
 800cdda:	18db      	adds	r3, r3, r3
 800cddc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800cde0:	4613      	mov	r3, r2
 800cde2:	eb42 0303 	adc.w	r3, r2, r3
 800cde6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800cdea:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 800cdee:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 800cdf2:	f7f3 ff61 	bl	8000cb8 <__aeabi_uldivmod>
 800cdf6:	4602      	mov	r2, r0
 800cdf8:	460b      	mov	r3, r1
 800cdfa:	4b69      	ldr	r3, [pc, #420]	; (800cfa0 <UART_SetConfig+0x300>)
 800cdfc:	fba3 2302 	umull	r2, r3, r3, r2
 800ce00:	095b      	lsrs	r3, r3, #5
 800ce02:	011c      	lsls	r4, r3, #4
 800ce04:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800ce08:	2200      	movs	r2, #0
 800ce0a:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 800ce0e:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800ce12:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 800ce16:	4642      	mov	r2, r8
 800ce18:	464b      	mov	r3, r9
 800ce1a:	1891      	adds	r1, r2, r2
 800ce1c:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800ce20:	415b      	adcs	r3, r3
 800ce22:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800ce26:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 800ce2a:	4641      	mov	r1, r8
 800ce2c:	1851      	adds	r1, r2, r1
 800ce2e:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 800ce32:	4649      	mov	r1, r9
 800ce34:	414b      	adcs	r3, r1
 800ce36:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ce3a:	f04f 0200 	mov.w	r2, #0
 800ce3e:	f04f 0300 	mov.w	r3, #0
 800ce42:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 800ce46:	4659      	mov	r1, fp
 800ce48:	00cb      	lsls	r3, r1, #3
 800ce4a:	4651      	mov	r1, sl
 800ce4c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ce50:	4651      	mov	r1, sl
 800ce52:	00ca      	lsls	r2, r1, #3
 800ce54:	4610      	mov	r0, r2
 800ce56:	4619      	mov	r1, r3
 800ce58:	4603      	mov	r3, r0
 800ce5a:	4642      	mov	r2, r8
 800ce5c:	189b      	adds	r3, r3, r2
 800ce5e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 800ce62:	464b      	mov	r3, r9
 800ce64:	460a      	mov	r2, r1
 800ce66:	eb42 0303 	adc.w	r3, r2, r3
 800ce6a:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 800ce6e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800ce72:	685b      	ldr	r3, [r3, #4]
 800ce74:	2200      	movs	r2, #0
 800ce76:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800ce7a:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 800ce7e:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 800ce82:	460b      	mov	r3, r1
 800ce84:	18db      	adds	r3, r3, r3
 800ce86:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800ce8a:	4613      	mov	r3, r2
 800ce8c:	eb42 0303 	adc.w	r3, r2, r3
 800ce90:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800ce94:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800ce98:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 800ce9c:	f7f3 ff0c 	bl	8000cb8 <__aeabi_uldivmod>
 800cea0:	4602      	mov	r2, r0
 800cea2:	460b      	mov	r3, r1
 800cea4:	4611      	mov	r1, r2
 800cea6:	4b3e      	ldr	r3, [pc, #248]	; (800cfa0 <UART_SetConfig+0x300>)
 800cea8:	fba3 2301 	umull	r2, r3, r3, r1
 800ceac:	095b      	lsrs	r3, r3, #5
 800ceae:	2264      	movs	r2, #100	; 0x64
 800ceb0:	fb02 f303 	mul.w	r3, r2, r3
 800ceb4:	1acb      	subs	r3, r1, r3
 800ceb6:	00db      	lsls	r3, r3, #3
 800ceb8:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800cebc:	4b38      	ldr	r3, [pc, #224]	; (800cfa0 <UART_SetConfig+0x300>)
 800cebe:	fba3 2302 	umull	r2, r3, r3, r2
 800cec2:	095b      	lsrs	r3, r3, #5
 800cec4:	005b      	lsls	r3, r3, #1
 800cec6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ceca:	441c      	add	r4, r3
 800cecc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800ced0:	2200      	movs	r2, #0
 800ced2:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800ced6:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 800ceda:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 800cede:	4642      	mov	r2, r8
 800cee0:	464b      	mov	r3, r9
 800cee2:	1891      	adds	r1, r2, r2
 800cee4:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 800cee8:	415b      	adcs	r3, r3
 800ceea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800ceee:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 800cef2:	4641      	mov	r1, r8
 800cef4:	1851      	adds	r1, r2, r1
 800cef6:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 800cefa:	4649      	mov	r1, r9
 800cefc:	414b      	adcs	r3, r1
 800cefe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800cf02:	f04f 0200 	mov.w	r2, #0
 800cf06:	f04f 0300 	mov.w	r3, #0
 800cf0a:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 800cf0e:	4659      	mov	r1, fp
 800cf10:	00cb      	lsls	r3, r1, #3
 800cf12:	4651      	mov	r1, sl
 800cf14:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800cf18:	4651      	mov	r1, sl
 800cf1a:	00ca      	lsls	r2, r1, #3
 800cf1c:	4610      	mov	r0, r2
 800cf1e:	4619      	mov	r1, r3
 800cf20:	4603      	mov	r3, r0
 800cf22:	4642      	mov	r2, r8
 800cf24:	189b      	adds	r3, r3, r2
 800cf26:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 800cf2a:	464b      	mov	r3, r9
 800cf2c:	460a      	mov	r2, r1
 800cf2e:	eb42 0303 	adc.w	r3, r2, r3
 800cf32:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800cf36:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800cf3a:	685b      	ldr	r3, [r3, #4]
 800cf3c:	2200      	movs	r2, #0
 800cf3e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 800cf42:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 800cf46:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 800cf4a:	460b      	mov	r3, r1
 800cf4c:	18db      	adds	r3, r3, r3
 800cf4e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800cf52:	4613      	mov	r3, r2
 800cf54:	eb42 0303 	adc.w	r3, r2, r3
 800cf58:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800cf5c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800cf60:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 800cf64:	f7f3 fea8 	bl	8000cb8 <__aeabi_uldivmod>
 800cf68:	4602      	mov	r2, r0
 800cf6a:	460b      	mov	r3, r1
 800cf6c:	4b0c      	ldr	r3, [pc, #48]	; (800cfa0 <UART_SetConfig+0x300>)
 800cf6e:	fba3 1302 	umull	r1, r3, r3, r2
 800cf72:	095b      	lsrs	r3, r3, #5
 800cf74:	2164      	movs	r1, #100	; 0x64
 800cf76:	fb01 f303 	mul.w	r3, r1, r3
 800cf7a:	1ad3      	subs	r3, r2, r3
 800cf7c:	00db      	lsls	r3, r3, #3
 800cf7e:	3332      	adds	r3, #50	; 0x32
 800cf80:	4a07      	ldr	r2, [pc, #28]	; (800cfa0 <UART_SetConfig+0x300>)
 800cf82:	fba2 2303 	umull	r2, r3, r2, r3
 800cf86:	095b      	lsrs	r3, r3, #5
 800cf88:	f003 0207 	and.w	r2, r3, #7
 800cf8c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	4422      	add	r2, r4
 800cf94:	609a      	str	r2, [r3, #8]
 800cf96:	e349      	b.n	800d62c <UART_SetConfig+0x98c>
 800cf98:	40011000 	.word	0x40011000
 800cf9c:	40011400 	.word	0x40011400
 800cfa0:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800cfa4:	f7fc fae6 	bl	8009574 <HAL_RCC_GetPCLK1Freq>
 800cfa8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800cfac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800cfb6:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 800cfba:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 800cfbe:	4622      	mov	r2, r4
 800cfc0:	462b      	mov	r3, r5
 800cfc2:	1891      	adds	r1, r2, r2
 800cfc4:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800cfc8:	415b      	adcs	r3, r3
 800cfca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800cfce:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800cfd2:	4621      	mov	r1, r4
 800cfd4:	eb12 0a01 	adds.w	sl, r2, r1
 800cfd8:	4629      	mov	r1, r5
 800cfda:	eb43 0b01 	adc.w	fp, r3, r1
 800cfde:	f04f 0200 	mov.w	r2, #0
 800cfe2:	f04f 0300 	mov.w	r3, #0
 800cfe6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800cfea:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800cfee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800cff2:	4692      	mov	sl, r2
 800cff4:	469b      	mov	fp, r3
 800cff6:	4623      	mov	r3, r4
 800cff8:	eb1a 0303 	adds.w	r3, sl, r3
 800cffc:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800d000:	462b      	mov	r3, r5
 800d002:	eb4b 0303 	adc.w	r3, fp, r3
 800d006:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800d00a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d00e:	685b      	ldr	r3, [r3, #4]
 800d010:	2200      	movs	r2, #0
 800d012:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 800d016:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800d01a:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 800d01e:	460b      	mov	r3, r1
 800d020:	18db      	adds	r3, r3, r3
 800d022:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800d026:	4613      	mov	r3, r2
 800d028:	eb42 0303 	adc.w	r3, r2, r3
 800d02c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800d030:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800d034:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 800d038:	f7f3 fe3e 	bl	8000cb8 <__aeabi_uldivmod>
 800d03c:	4602      	mov	r2, r0
 800d03e:	460b      	mov	r3, r1
 800d040:	4b61      	ldr	r3, [pc, #388]	; (800d1c8 <UART_SetConfig+0x528>)
 800d042:	fba3 2302 	umull	r2, r3, r3, r2
 800d046:	095b      	lsrs	r3, r3, #5
 800d048:	011c      	lsls	r4, r3, #4
 800d04a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800d04e:	2200      	movs	r2, #0
 800d050:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 800d054:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 800d058:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 800d05c:	4642      	mov	r2, r8
 800d05e:	464b      	mov	r3, r9
 800d060:	1891      	adds	r1, r2, r2
 800d062:	67b9      	str	r1, [r7, #120]	; 0x78
 800d064:	415b      	adcs	r3, r3
 800d066:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d068:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800d06c:	4641      	mov	r1, r8
 800d06e:	1851      	adds	r1, r2, r1
 800d070:	6739      	str	r1, [r7, #112]	; 0x70
 800d072:	4649      	mov	r1, r9
 800d074:	414b      	adcs	r3, r1
 800d076:	677b      	str	r3, [r7, #116]	; 0x74
 800d078:	f04f 0200 	mov.w	r2, #0
 800d07c:	f04f 0300 	mov.w	r3, #0
 800d080:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 800d084:	4659      	mov	r1, fp
 800d086:	00cb      	lsls	r3, r1, #3
 800d088:	4651      	mov	r1, sl
 800d08a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d08e:	4651      	mov	r1, sl
 800d090:	00ca      	lsls	r2, r1, #3
 800d092:	4610      	mov	r0, r2
 800d094:	4619      	mov	r1, r3
 800d096:	4603      	mov	r3, r0
 800d098:	4642      	mov	r2, r8
 800d09a:	189b      	adds	r3, r3, r2
 800d09c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800d0a0:	464b      	mov	r3, r9
 800d0a2:	460a      	mov	r2, r1
 800d0a4:	eb42 0303 	adc.w	r3, r2, r3
 800d0a8:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 800d0ac:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d0b0:	685b      	ldr	r3, [r3, #4]
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800d0b8:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 800d0bc:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 800d0c0:	460b      	mov	r3, r1
 800d0c2:	18db      	adds	r3, r3, r3
 800d0c4:	66bb      	str	r3, [r7, #104]	; 0x68
 800d0c6:	4613      	mov	r3, r2
 800d0c8:	eb42 0303 	adc.w	r3, r2, r3
 800d0cc:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d0ce:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800d0d2:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800d0d6:	f7f3 fdef 	bl	8000cb8 <__aeabi_uldivmod>
 800d0da:	4602      	mov	r2, r0
 800d0dc:	460b      	mov	r3, r1
 800d0de:	4611      	mov	r1, r2
 800d0e0:	4b39      	ldr	r3, [pc, #228]	; (800d1c8 <UART_SetConfig+0x528>)
 800d0e2:	fba3 2301 	umull	r2, r3, r3, r1
 800d0e6:	095b      	lsrs	r3, r3, #5
 800d0e8:	2264      	movs	r2, #100	; 0x64
 800d0ea:	fb02 f303 	mul.w	r3, r2, r3
 800d0ee:	1acb      	subs	r3, r1, r3
 800d0f0:	00db      	lsls	r3, r3, #3
 800d0f2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800d0f6:	4b34      	ldr	r3, [pc, #208]	; (800d1c8 <UART_SetConfig+0x528>)
 800d0f8:	fba3 2302 	umull	r2, r3, r3, r2
 800d0fc:	095b      	lsrs	r3, r3, #5
 800d0fe:	005b      	lsls	r3, r3, #1
 800d100:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d104:	441c      	add	r4, r3
 800d106:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800d10a:	2200      	movs	r2, #0
 800d10c:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 800d110:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 800d114:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 800d118:	4642      	mov	r2, r8
 800d11a:	464b      	mov	r3, r9
 800d11c:	1891      	adds	r1, r2, r2
 800d11e:	6639      	str	r1, [r7, #96]	; 0x60
 800d120:	415b      	adcs	r3, r3
 800d122:	667b      	str	r3, [r7, #100]	; 0x64
 800d124:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800d128:	4641      	mov	r1, r8
 800d12a:	1851      	adds	r1, r2, r1
 800d12c:	65b9      	str	r1, [r7, #88]	; 0x58
 800d12e:	4649      	mov	r1, r9
 800d130:	414b      	adcs	r3, r1
 800d132:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d134:	f04f 0200 	mov.w	r2, #0
 800d138:	f04f 0300 	mov.w	r3, #0
 800d13c:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 800d140:	4659      	mov	r1, fp
 800d142:	00cb      	lsls	r3, r1, #3
 800d144:	4651      	mov	r1, sl
 800d146:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d14a:	4651      	mov	r1, sl
 800d14c:	00ca      	lsls	r2, r1, #3
 800d14e:	4610      	mov	r0, r2
 800d150:	4619      	mov	r1, r3
 800d152:	4603      	mov	r3, r0
 800d154:	4642      	mov	r2, r8
 800d156:	189b      	adds	r3, r3, r2
 800d158:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 800d15c:	464b      	mov	r3, r9
 800d15e:	460a      	mov	r2, r1
 800d160:	eb42 0303 	adc.w	r3, r2, r3
 800d164:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 800d168:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d16c:	685b      	ldr	r3, [r3, #4]
 800d16e:	2200      	movs	r2, #0
 800d170:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 800d174:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 800d178:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 800d17c:	460b      	mov	r3, r1
 800d17e:	18db      	adds	r3, r3, r3
 800d180:	653b      	str	r3, [r7, #80]	; 0x50
 800d182:	4613      	mov	r3, r2
 800d184:	eb42 0303 	adc.w	r3, r2, r3
 800d188:	657b      	str	r3, [r7, #84]	; 0x54
 800d18a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800d18e:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 800d192:	f7f3 fd91 	bl	8000cb8 <__aeabi_uldivmod>
 800d196:	4602      	mov	r2, r0
 800d198:	460b      	mov	r3, r1
 800d19a:	4b0b      	ldr	r3, [pc, #44]	; (800d1c8 <UART_SetConfig+0x528>)
 800d19c:	fba3 1302 	umull	r1, r3, r3, r2
 800d1a0:	095b      	lsrs	r3, r3, #5
 800d1a2:	2164      	movs	r1, #100	; 0x64
 800d1a4:	fb01 f303 	mul.w	r3, r1, r3
 800d1a8:	1ad3      	subs	r3, r2, r3
 800d1aa:	00db      	lsls	r3, r3, #3
 800d1ac:	3332      	adds	r3, #50	; 0x32
 800d1ae:	4a06      	ldr	r2, [pc, #24]	; (800d1c8 <UART_SetConfig+0x528>)
 800d1b0:	fba2 2303 	umull	r2, r3, r2, r3
 800d1b4:	095b      	lsrs	r3, r3, #5
 800d1b6:	f003 0207 	and.w	r2, r3, #7
 800d1ba:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	4422      	add	r2, r4
 800d1c2:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800d1c4:	e232      	b.n	800d62c <UART_SetConfig+0x98c>
 800d1c6:	bf00      	nop
 800d1c8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d1cc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d1d0:	681a      	ldr	r2, [r3, #0]
 800d1d2:	4b8d      	ldr	r3, [pc, #564]	; (800d408 <UART_SetConfig+0x768>)
 800d1d4:	429a      	cmp	r2, r3
 800d1d6:	d006      	beq.n	800d1e6 <UART_SetConfig+0x546>
 800d1d8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d1dc:	681a      	ldr	r2, [r3, #0]
 800d1de:	4b8b      	ldr	r3, [pc, #556]	; (800d40c <UART_SetConfig+0x76c>)
 800d1e0:	429a      	cmp	r2, r3
 800d1e2:	f040 8117 	bne.w	800d414 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 800d1e6:	f7fc f9d9 	bl	800959c <HAL_RCC_GetPCLK2Freq>
 800d1ea:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d1ee:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800d1f2:	2200      	movs	r2, #0
 800d1f4:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 800d1f8:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 800d1fc:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 800d200:	4622      	mov	r2, r4
 800d202:	462b      	mov	r3, r5
 800d204:	1891      	adds	r1, r2, r2
 800d206:	64b9      	str	r1, [r7, #72]	; 0x48
 800d208:	415b      	adcs	r3, r3
 800d20a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d20c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800d210:	4621      	mov	r1, r4
 800d212:	eb12 0801 	adds.w	r8, r2, r1
 800d216:	4629      	mov	r1, r5
 800d218:	eb43 0901 	adc.w	r9, r3, r1
 800d21c:	f04f 0200 	mov.w	r2, #0
 800d220:	f04f 0300 	mov.w	r3, #0
 800d224:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d228:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d22c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d230:	4690      	mov	r8, r2
 800d232:	4699      	mov	r9, r3
 800d234:	4623      	mov	r3, r4
 800d236:	eb18 0303 	adds.w	r3, r8, r3
 800d23a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800d23e:	462b      	mov	r3, r5
 800d240:	eb49 0303 	adc.w	r3, r9, r3
 800d244:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 800d248:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d24c:	685b      	ldr	r3, [r3, #4]
 800d24e:	2200      	movs	r2, #0
 800d250:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800d254:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 800d258:	f04f 0200 	mov.w	r2, #0
 800d25c:	f04f 0300 	mov.w	r3, #0
 800d260:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 800d264:	4629      	mov	r1, r5
 800d266:	008b      	lsls	r3, r1, #2
 800d268:	4621      	mov	r1, r4
 800d26a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d26e:	4621      	mov	r1, r4
 800d270:	008a      	lsls	r2, r1, #2
 800d272:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 800d276:	f7f3 fd1f 	bl	8000cb8 <__aeabi_uldivmod>
 800d27a:	4602      	mov	r2, r0
 800d27c:	460b      	mov	r3, r1
 800d27e:	4b64      	ldr	r3, [pc, #400]	; (800d410 <UART_SetConfig+0x770>)
 800d280:	fba3 2302 	umull	r2, r3, r3, r2
 800d284:	095b      	lsrs	r3, r3, #5
 800d286:	011c      	lsls	r4, r3, #4
 800d288:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800d28c:	2200      	movs	r2, #0
 800d28e:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800d292:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800d296:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 800d29a:	4642      	mov	r2, r8
 800d29c:	464b      	mov	r3, r9
 800d29e:	1891      	adds	r1, r2, r2
 800d2a0:	6439      	str	r1, [r7, #64]	; 0x40
 800d2a2:	415b      	adcs	r3, r3
 800d2a4:	647b      	str	r3, [r7, #68]	; 0x44
 800d2a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800d2aa:	4641      	mov	r1, r8
 800d2ac:	1851      	adds	r1, r2, r1
 800d2ae:	63b9      	str	r1, [r7, #56]	; 0x38
 800d2b0:	4649      	mov	r1, r9
 800d2b2:	414b      	adcs	r3, r1
 800d2b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d2b6:	f04f 0200 	mov.w	r2, #0
 800d2ba:	f04f 0300 	mov.w	r3, #0
 800d2be:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 800d2c2:	4659      	mov	r1, fp
 800d2c4:	00cb      	lsls	r3, r1, #3
 800d2c6:	4651      	mov	r1, sl
 800d2c8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d2cc:	4651      	mov	r1, sl
 800d2ce:	00ca      	lsls	r2, r1, #3
 800d2d0:	4610      	mov	r0, r2
 800d2d2:	4619      	mov	r1, r3
 800d2d4:	4603      	mov	r3, r0
 800d2d6:	4642      	mov	r2, r8
 800d2d8:	189b      	adds	r3, r3, r2
 800d2da:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 800d2de:	464b      	mov	r3, r9
 800d2e0:	460a      	mov	r2, r1
 800d2e2:	eb42 0303 	adc.w	r3, r2, r3
 800d2e6:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800d2ea:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d2ee:	685b      	ldr	r3, [r3, #4]
 800d2f0:	2200      	movs	r2, #0
 800d2f2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 800d2f6:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 800d2fa:	f04f 0200 	mov.w	r2, #0
 800d2fe:	f04f 0300 	mov.w	r3, #0
 800d302:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 800d306:	4649      	mov	r1, r9
 800d308:	008b      	lsls	r3, r1, #2
 800d30a:	4641      	mov	r1, r8
 800d30c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d310:	4641      	mov	r1, r8
 800d312:	008a      	lsls	r2, r1, #2
 800d314:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 800d318:	f7f3 fcce 	bl	8000cb8 <__aeabi_uldivmod>
 800d31c:	4602      	mov	r2, r0
 800d31e:	460b      	mov	r3, r1
 800d320:	4b3b      	ldr	r3, [pc, #236]	; (800d410 <UART_SetConfig+0x770>)
 800d322:	fba3 1302 	umull	r1, r3, r3, r2
 800d326:	095b      	lsrs	r3, r3, #5
 800d328:	2164      	movs	r1, #100	; 0x64
 800d32a:	fb01 f303 	mul.w	r3, r1, r3
 800d32e:	1ad3      	subs	r3, r2, r3
 800d330:	011b      	lsls	r3, r3, #4
 800d332:	3332      	adds	r3, #50	; 0x32
 800d334:	4a36      	ldr	r2, [pc, #216]	; (800d410 <UART_SetConfig+0x770>)
 800d336:	fba2 2303 	umull	r2, r3, r2, r3
 800d33a:	095b      	lsrs	r3, r3, #5
 800d33c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d340:	441c      	add	r4, r3
 800d342:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800d346:	2200      	movs	r2, #0
 800d348:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 800d34c:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 800d350:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 800d354:	4642      	mov	r2, r8
 800d356:	464b      	mov	r3, r9
 800d358:	1891      	adds	r1, r2, r2
 800d35a:	6339      	str	r1, [r7, #48]	; 0x30
 800d35c:	415b      	adcs	r3, r3
 800d35e:	637b      	str	r3, [r7, #52]	; 0x34
 800d360:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800d364:	4641      	mov	r1, r8
 800d366:	1851      	adds	r1, r2, r1
 800d368:	62b9      	str	r1, [r7, #40]	; 0x28
 800d36a:	4649      	mov	r1, r9
 800d36c:	414b      	adcs	r3, r1
 800d36e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d370:	f04f 0200 	mov.w	r2, #0
 800d374:	f04f 0300 	mov.w	r3, #0
 800d378:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 800d37c:	4659      	mov	r1, fp
 800d37e:	00cb      	lsls	r3, r1, #3
 800d380:	4651      	mov	r1, sl
 800d382:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d386:	4651      	mov	r1, sl
 800d388:	00ca      	lsls	r2, r1, #3
 800d38a:	4610      	mov	r0, r2
 800d38c:	4619      	mov	r1, r3
 800d38e:	4603      	mov	r3, r0
 800d390:	4642      	mov	r2, r8
 800d392:	189b      	adds	r3, r3, r2
 800d394:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800d398:	464b      	mov	r3, r9
 800d39a:	460a      	mov	r2, r1
 800d39c:	eb42 0303 	adc.w	r3, r2, r3
 800d3a0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800d3a4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d3a8:	685b      	ldr	r3, [r3, #4]
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800d3b0:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 800d3b4:	f04f 0200 	mov.w	r2, #0
 800d3b8:	f04f 0300 	mov.w	r3, #0
 800d3bc:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 800d3c0:	4649      	mov	r1, r9
 800d3c2:	008b      	lsls	r3, r1, #2
 800d3c4:	4641      	mov	r1, r8
 800d3c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d3ca:	4641      	mov	r1, r8
 800d3cc:	008a      	lsls	r2, r1, #2
 800d3ce:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 800d3d2:	f7f3 fc71 	bl	8000cb8 <__aeabi_uldivmod>
 800d3d6:	4602      	mov	r2, r0
 800d3d8:	460b      	mov	r3, r1
 800d3da:	4b0d      	ldr	r3, [pc, #52]	; (800d410 <UART_SetConfig+0x770>)
 800d3dc:	fba3 1302 	umull	r1, r3, r3, r2
 800d3e0:	095b      	lsrs	r3, r3, #5
 800d3e2:	2164      	movs	r1, #100	; 0x64
 800d3e4:	fb01 f303 	mul.w	r3, r1, r3
 800d3e8:	1ad3      	subs	r3, r2, r3
 800d3ea:	011b      	lsls	r3, r3, #4
 800d3ec:	3332      	adds	r3, #50	; 0x32
 800d3ee:	4a08      	ldr	r2, [pc, #32]	; (800d410 <UART_SetConfig+0x770>)
 800d3f0:	fba2 2303 	umull	r2, r3, r2, r3
 800d3f4:	095b      	lsrs	r3, r3, #5
 800d3f6:	f003 020f 	and.w	r2, r3, #15
 800d3fa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	4422      	add	r2, r4
 800d402:	609a      	str	r2, [r3, #8]
 800d404:	e112      	b.n	800d62c <UART_SetConfig+0x98c>
 800d406:	bf00      	nop
 800d408:	40011000 	.word	0x40011000
 800d40c:	40011400 	.word	0x40011400
 800d410:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 800d414:	f7fc f8ae 	bl	8009574 <HAL_RCC_GetPCLK1Freq>
 800d418:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d41c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800d420:	2200      	movs	r2, #0
 800d422:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800d426:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800d42a:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 800d42e:	4642      	mov	r2, r8
 800d430:	464b      	mov	r3, r9
 800d432:	1891      	adds	r1, r2, r2
 800d434:	6239      	str	r1, [r7, #32]
 800d436:	415b      	adcs	r3, r3
 800d438:	627b      	str	r3, [r7, #36]	; 0x24
 800d43a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d43e:	4641      	mov	r1, r8
 800d440:	1854      	adds	r4, r2, r1
 800d442:	4649      	mov	r1, r9
 800d444:	eb43 0501 	adc.w	r5, r3, r1
 800d448:	f04f 0200 	mov.w	r2, #0
 800d44c:	f04f 0300 	mov.w	r3, #0
 800d450:	00eb      	lsls	r3, r5, #3
 800d452:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d456:	00e2      	lsls	r2, r4, #3
 800d458:	4614      	mov	r4, r2
 800d45a:	461d      	mov	r5, r3
 800d45c:	4643      	mov	r3, r8
 800d45e:	18e3      	adds	r3, r4, r3
 800d460:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800d464:	464b      	mov	r3, r9
 800d466:	eb45 0303 	adc.w	r3, r5, r3
 800d46a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800d46e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d472:	685b      	ldr	r3, [r3, #4]
 800d474:	2200      	movs	r2, #0
 800d476:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800d47a:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 800d47e:	f04f 0200 	mov.w	r2, #0
 800d482:	f04f 0300 	mov.w	r3, #0
 800d486:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 800d48a:	4629      	mov	r1, r5
 800d48c:	008b      	lsls	r3, r1, #2
 800d48e:	4621      	mov	r1, r4
 800d490:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d494:	4621      	mov	r1, r4
 800d496:	008a      	lsls	r2, r1, #2
 800d498:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 800d49c:	f7f3 fc0c 	bl	8000cb8 <__aeabi_uldivmod>
 800d4a0:	4602      	mov	r2, r0
 800d4a2:	460b      	mov	r3, r1
 800d4a4:	4b64      	ldr	r3, [pc, #400]	; (800d638 <UART_SetConfig+0x998>)
 800d4a6:	fba3 2302 	umull	r2, r3, r3, r2
 800d4aa:	095b      	lsrs	r3, r3, #5
 800d4ac:	011c      	lsls	r4, r3, #4
 800d4ae:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800d4b8:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 800d4bc:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 800d4c0:	4642      	mov	r2, r8
 800d4c2:	464b      	mov	r3, r9
 800d4c4:	1891      	adds	r1, r2, r2
 800d4c6:	61b9      	str	r1, [r7, #24]
 800d4c8:	415b      	adcs	r3, r3
 800d4ca:	61fb      	str	r3, [r7, #28]
 800d4cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d4d0:	4641      	mov	r1, r8
 800d4d2:	1851      	adds	r1, r2, r1
 800d4d4:	6139      	str	r1, [r7, #16]
 800d4d6:	4649      	mov	r1, r9
 800d4d8:	414b      	adcs	r3, r1
 800d4da:	617b      	str	r3, [r7, #20]
 800d4dc:	f04f 0200 	mov.w	r2, #0
 800d4e0:	f04f 0300 	mov.w	r3, #0
 800d4e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800d4e8:	4659      	mov	r1, fp
 800d4ea:	00cb      	lsls	r3, r1, #3
 800d4ec:	4651      	mov	r1, sl
 800d4ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d4f2:	4651      	mov	r1, sl
 800d4f4:	00ca      	lsls	r2, r1, #3
 800d4f6:	4610      	mov	r0, r2
 800d4f8:	4619      	mov	r1, r3
 800d4fa:	4603      	mov	r3, r0
 800d4fc:	4642      	mov	r2, r8
 800d4fe:	189b      	adds	r3, r3, r2
 800d500:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800d504:	464b      	mov	r3, r9
 800d506:	460a      	mov	r2, r1
 800d508:	eb42 0303 	adc.w	r3, r2, r3
 800d50c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800d510:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d514:	685b      	ldr	r3, [r3, #4]
 800d516:	2200      	movs	r2, #0
 800d518:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800d51c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800d520:	f04f 0200 	mov.w	r2, #0
 800d524:	f04f 0300 	mov.w	r3, #0
 800d528:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 800d52c:	4649      	mov	r1, r9
 800d52e:	008b      	lsls	r3, r1, #2
 800d530:	4641      	mov	r1, r8
 800d532:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d536:	4641      	mov	r1, r8
 800d538:	008a      	lsls	r2, r1, #2
 800d53a:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 800d53e:	f7f3 fbbb 	bl	8000cb8 <__aeabi_uldivmod>
 800d542:	4602      	mov	r2, r0
 800d544:	460b      	mov	r3, r1
 800d546:	4b3c      	ldr	r3, [pc, #240]	; (800d638 <UART_SetConfig+0x998>)
 800d548:	fba3 1302 	umull	r1, r3, r3, r2
 800d54c:	095b      	lsrs	r3, r3, #5
 800d54e:	2164      	movs	r1, #100	; 0x64
 800d550:	fb01 f303 	mul.w	r3, r1, r3
 800d554:	1ad3      	subs	r3, r2, r3
 800d556:	011b      	lsls	r3, r3, #4
 800d558:	3332      	adds	r3, #50	; 0x32
 800d55a:	4a37      	ldr	r2, [pc, #220]	; (800d638 <UART_SetConfig+0x998>)
 800d55c:	fba2 2303 	umull	r2, r3, r2, r3
 800d560:	095b      	lsrs	r3, r3, #5
 800d562:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d566:	441c      	add	r4, r3
 800d568:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800d56c:	2200      	movs	r2, #0
 800d56e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800d572:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800d576:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 800d57a:	4642      	mov	r2, r8
 800d57c:	464b      	mov	r3, r9
 800d57e:	1891      	adds	r1, r2, r2
 800d580:	60b9      	str	r1, [r7, #8]
 800d582:	415b      	adcs	r3, r3
 800d584:	60fb      	str	r3, [r7, #12]
 800d586:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d58a:	4641      	mov	r1, r8
 800d58c:	1851      	adds	r1, r2, r1
 800d58e:	6039      	str	r1, [r7, #0]
 800d590:	4649      	mov	r1, r9
 800d592:	414b      	adcs	r3, r1
 800d594:	607b      	str	r3, [r7, #4]
 800d596:	f04f 0200 	mov.w	r2, #0
 800d59a:	f04f 0300 	mov.w	r3, #0
 800d59e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800d5a2:	4659      	mov	r1, fp
 800d5a4:	00cb      	lsls	r3, r1, #3
 800d5a6:	4651      	mov	r1, sl
 800d5a8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d5ac:	4651      	mov	r1, sl
 800d5ae:	00ca      	lsls	r2, r1, #3
 800d5b0:	4610      	mov	r0, r2
 800d5b2:	4619      	mov	r1, r3
 800d5b4:	4603      	mov	r3, r0
 800d5b6:	4642      	mov	r2, r8
 800d5b8:	189b      	adds	r3, r3, r2
 800d5ba:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800d5be:	464b      	mov	r3, r9
 800d5c0:	460a      	mov	r2, r1
 800d5c2:	eb42 0303 	adc.w	r3, r2, r3
 800d5c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800d5ca:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d5ce:	685b      	ldr	r3, [r3, #4]
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800d5d6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800d5da:	f04f 0200 	mov.w	r2, #0
 800d5de:	f04f 0300 	mov.w	r3, #0
 800d5e2:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 800d5e6:	4649      	mov	r1, r9
 800d5e8:	008b      	lsls	r3, r1, #2
 800d5ea:	4641      	mov	r1, r8
 800d5ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d5f0:	4641      	mov	r1, r8
 800d5f2:	008a      	lsls	r2, r1, #2
 800d5f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800d5f8:	f7f3 fb5e 	bl	8000cb8 <__aeabi_uldivmod>
 800d5fc:	4602      	mov	r2, r0
 800d5fe:	460b      	mov	r3, r1
 800d600:	4b0d      	ldr	r3, [pc, #52]	; (800d638 <UART_SetConfig+0x998>)
 800d602:	fba3 1302 	umull	r1, r3, r3, r2
 800d606:	095b      	lsrs	r3, r3, #5
 800d608:	2164      	movs	r1, #100	; 0x64
 800d60a:	fb01 f303 	mul.w	r3, r1, r3
 800d60e:	1ad3      	subs	r3, r2, r3
 800d610:	011b      	lsls	r3, r3, #4
 800d612:	3332      	adds	r3, #50	; 0x32
 800d614:	4a08      	ldr	r2, [pc, #32]	; (800d638 <UART_SetConfig+0x998>)
 800d616:	fba2 2303 	umull	r2, r3, r2, r3
 800d61a:	095b      	lsrs	r3, r3, #5
 800d61c:	f003 020f 	and.w	r2, r3, #15
 800d620:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	4422      	add	r2, r4
 800d628:	609a      	str	r2, [r3, #8]
}
 800d62a:	e7ff      	b.n	800d62c <UART_SetConfig+0x98c>
 800d62c:	bf00      	nop
 800d62e:	f507 7702 	add.w	r7, r7, #520	; 0x208
 800d632:	46bd      	mov	sp, r7
 800d634:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d638:	51eb851f 	.word	0x51eb851f

0800d63c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800d63c:	b084      	sub	sp, #16
 800d63e:	b480      	push	{r7}
 800d640:	b085      	sub	sp, #20
 800d642:	af00      	add	r7, sp, #0
 800d644:	6078      	str	r0, [r7, #4]
 800d646:	f107 001c 	add.w	r0, r7, #28
 800d64a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800d64e:	2300      	movs	r3, #0
 800d650:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800d652:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800d654:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800d656:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800d658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800d65a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800d65c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800d65e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800d660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800d662:	431a      	orrs	r2, r3
             Init.ClockDiv
 800d664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800d666:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800d668:	68fa      	ldr	r2, [r7, #12]
 800d66a:	4313      	orrs	r3, r2
 800d66c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	685b      	ldr	r3, [r3, #4]
 800d672:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800d676:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d67a:	68fa      	ldr	r2, [r7, #12]
 800d67c:	431a      	orrs	r2, r3
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800d682:	2300      	movs	r3, #0
}
 800d684:	4618      	mov	r0, r3
 800d686:	3714      	adds	r7, #20
 800d688:	46bd      	mov	sp, r7
 800d68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d68e:	b004      	add	sp, #16
 800d690:	4770      	bx	lr

0800d692 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800d692:	b480      	push	{r7}
 800d694:	b083      	sub	sp, #12
 800d696:	af00      	add	r7, sp, #0
 800d698:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800d6a0:	4618      	mov	r0, r3
 800d6a2:	370c      	adds	r7, #12
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6aa:	4770      	bx	lr

0800d6ac <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800d6ac:	b480      	push	{r7}
 800d6ae:	b083      	sub	sp, #12
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
 800d6b4:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800d6b6:	683b      	ldr	r3, [r7, #0]
 800d6b8:	681a      	ldr	r2, [r3, #0]
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d6c0:	2300      	movs	r3, #0
}
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	370c      	adds	r7, #12
 800d6c6:	46bd      	mov	sp, r7
 800d6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6cc:	4770      	bx	lr

0800d6ce <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800d6ce:	b580      	push	{r7, lr}
 800d6d0:	b082      	sub	sp, #8
 800d6d2:	af00      	add	r7, sp, #0
 800d6d4:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	2203      	movs	r2, #3
 800d6da:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800d6dc:	2002      	movs	r0, #2
 800d6de:	f7f9 fdeb 	bl	80072b8 <HAL_Delay>
  
  return HAL_OK;
 800d6e2:	2300      	movs	r3, #0
}
 800d6e4:	4618      	mov	r0, r3
 800d6e6:	3708      	adds	r7, #8
 800d6e8:	46bd      	mov	sp, r7
 800d6ea:	bd80      	pop	{r7, pc}

0800d6ec <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800d6ec:	b480      	push	{r7}
 800d6ee:	b083      	sub	sp, #12
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	f003 0303 	and.w	r3, r3, #3
}
 800d6fc:	4618      	mov	r0, r3
 800d6fe:	370c      	adds	r7, #12
 800d700:	46bd      	mov	sp, r7
 800d702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d706:	4770      	bx	lr

0800d708 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800d708:	b480      	push	{r7}
 800d70a:	b085      	sub	sp, #20
 800d70c:	af00      	add	r7, sp, #0
 800d70e:	6078      	str	r0, [r7, #4]
 800d710:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d712:	2300      	movs	r3, #0
 800d714:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	681a      	ldr	r2, [r3, #0]
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800d722:	683b      	ldr	r3, [r7, #0]
 800d724:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d726:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800d728:	683b      	ldr	r3, [r7, #0]
 800d72a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800d72c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800d72e:	683b      	ldr	r3, [r7, #0]
 800d730:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800d732:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d734:	68fa      	ldr	r2, [r7, #12]
 800d736:	4313      	orrs	r3, r2
 800d738:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	68db      	ldr	r3, [r3, #12]
 800d73e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d742:	f023 030f 	bic.w	r3, r3, #15
 800d746:	68fa      	ldr	r2, [r7, #12]
 800d748:	431a      	orrs	r2, r3
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800d74e:	2300      	movs	r3, #0
}
 800d750:	4618      	mov	r0, r3
 800d752:	3714      	adds	r7, #20
 800d754:	46bd      	mov	sp, r7
 800d756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75a:	4770      	bx	lr

0800d75c <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800d75c:	b480      	push	{r7}
 800d75e:	b083      	sub	sp, #12
 800d760:	af00      	add	r7, sp, #0
 800d762:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	691b      	ldr	r3, [r3, #16]
 800d768:	b2db      	uxtb	r3, r3
}
 800d76a:	4618      	mov	r0, r3
 800d76c:	370c      	adds	r7, #12
 800d76e:	46bd      	mov	sp, r7
 800d770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d774:	4770      	bx	lr

0800d776 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800d776:	b480      	push	{r7}
 800d778:	b085      	sub	sp, #20
 800d77a:	af00      	add	r7, sp, #0
 800d77c:	6078      	str	r0, [r7, #4]
 800d77e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	3314      	adds	r3, #20
 800d784:	461a      	mov	r2, r3
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	4413      	add	r3, r2
 800d78a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	681b      	ldr	r3, [r3, #0]
}  
 800d790:	4618      	mov	r0, r3
 800d792:	3714      	adds	r7, #20
 800d794:	46bd      	mov	sp, r7
 800d796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d79a:	4770      	bx	lr

0800d79c <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800d79c:	b480      	push	{r7}
 800d79e:	b085      	sub	sp, #20
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	6078      	str	r0, [r7, #4]
 800d7a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d7a6:	2300      	movs	r3, #0
 800d7a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800d7aa:	683b      	ldr	r3, [r7, #0]
 800d7ac:	681a      	ldr	r2, [r3, #0]
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800d7b2:	683b      	ldr	r3, [r7, #0]
 800d7b4:	685a      	ldr	r2, [r3, #4]
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d7ba:	683b      	ldr	r3, [r7, #0]
 800d7bc:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800d7be:	683b      	ldr	r3, [r7, #0]
 800d7c0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d7c2:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800d7c4:	683b      	ldr	r3, [r7, #0]
 800d7c6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800d7c8:	431a      	orrs	r2, r3
                       Data->DPSM);
 800d7ca:	683b      	ldr	r3, [r7, #0]
 800d7cc:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800d7ce:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d7d0:	68fa      	ldr	r2, [r7, #12]
 800d7d2:	4313      	orrs	r3, r2
 800d7d4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7da:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	431a      	orrs	r2, r3
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800d7e6:	2300      	movs	r3, #0

}
 800d7e8:	4618      	mov	r0, r3
 800d7ea:	3714      	adds	r7, #20
 800d7ec:	46bd      	mov	sp, r7
 800d7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f2:	4770      	bx	lr

0800d7f4 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800d7f4:	b580      	push	{r7, lr}
 800d7f6:	b088      	sub	sp, #32
 800d7f8:	af00      	add	r7, sp, #0
 800d7fa:	6078      	str	r0, [r7, #4]
 800d7fc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800d7fe:	683b      	ldr	r3, [r7, #0]
 800d800:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800d802:	2310      	movs	r3, #16
 800d804:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d806:	2340      	movs	r3, #64	; 0x40
 800d808:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d80a:	2300      	movs	r3, #0
 800d80c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d80e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d812:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d814:	f107 0308 	add.w	r3, r7, #8
 800d818:	4619      	mov	r1, r3
 800d81a:	6878      	ldr	r0, [r7, #4]
 800d81c:	f7ff ff74 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800d820:	f241 3288 	movw	r2, #5000	; 0x1388
 800d824:	2110      	movs	r1, #16
 800d826:	6878      	ldr	r0, [r7, #4]
 800d828:	f000 fa40 	bl	800dcac <SDMMC_GetCmdResp1>
 800d82c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d82e:	69fb      	ldr	r3, [r7, #28]
}
 800d830:	4618      	mov	r0, r3
 800d832:	3720      	adds	r7, #32
 800d834:	46bd      	mov	sp, r7
 800d836:	bd80      	pop	{r7, pc}

0800d838 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800d838:	b580      	push	{r7, lr}
 800d83a:	b088      	sub	sp, #32
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	6078      	str	r0, [r7, #4]
 800d840:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d842:	683b      	ldr	r3, [r7, #0]
 800d844:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800d846:	2311      	movs	r3, #17
 800d848:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d84a:	2340      	movs	r3, #64	; 0x40
 800d84c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d84e:	2300      	movs	r3, #0
 800d850:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d852:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d856:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d858:	f107 0308 	add.w	r3, r7, #8
 800d85c:	4619      	mov	r1, r3
 800d85e:	6878      	ldr	r0, [r7, #4]
 800d860:	f7ff ff52 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800d864:	f241 3288 	movw	r2, #5000	; 0x1388
 800d868:	2111      	movs	r1, #17
 800d86a:	6878      	ldr	r0, [r7, #4]
 800d86c:	f000 fa1e 	bl	800dcac <SDMMC_GetCmdResp1>
 800d870:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d872:	69fb      	ldr	r3, [r7, #28]
}
 800d874:	4618      	mov	r0, r3
 800d876:	3720      	adds	r7, #32
 800d878:	46bd      	mov	sp, r7
 800d87a:	bd80      	pop	{r7, pc}

0800d87c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800d87c:	b580      	push	{r7, lr}
 800d87e:	b088      	sub	sp, #32
 800d880:	af00      	add	r7, sp, #0
 800d882:	6078      	str	r0, [r7, #4]
 800d884:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d886:	683b      	ldr	r3, [r7, #0]
 800d888:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800d88a:	2312      	movs	r3, #18
 800d88c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d88e:	2340      	movs	r3, #64	; 0x40
 800d890:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d892:	2300      	movs	r3, #0
 800d894:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d896:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d89a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d89c:	f107 0308 	add.w	r3, r7, #8
 800d8a0:	4619      	mov	r1, r3
 800d8a2:	6878      	ldr	r0, [r7, #4]
 800d8a4:	f7ff ff30 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800d8a8:	f241 3288 	movw	r2, #5000	; 0x1388
 800d8ac:	2112      	movs	r1, #18
 800d8ae:	6878      	ldr	r0, [r7, #4]
 800d8b0:	f000 f9fc 	bl	800dcac <SDMMC_GetCmdResp1>
 800d8b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d8b6:	69fb      	ldr	r3, [r7, #28]
}
 800d8b8:	4618      	mov	r0, r3
 800d8ba:	3720      	adds	r7, #32
 800d8bc:	46bd      	mov	sp, r7
 800d8be:	bd80      	pop	{r7, pc}

0800d8c0 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800d8c0:	b580      	push	{r7, lr}
 800d8c2:	b088      	sub	sp, #32
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	6078      	str	r0, [r7, #4]
 800d8c8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d8ca:	683b      	ldr	r3, [r7, #0]
 800d8cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800d8ce:	2318      	movs	r3, #24
 800d8d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d8d2:	2340      	movs	r3, #64	; 0x40
 800d8d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d8d6:	2300      	movs	r3, #0
 800d8d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d8da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d8de:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d8e0:	f107 0308 	add.w	r3, r7, #8
 800d8e4:	4619      	mov	r1, r3
 800d8e6:	6878      	ldr	r0, [r7, #4]
 800d8e8:	f7ff ff0e 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800d8ec:	f241 3288 	movw	r2, #5000	; 0x1388
 800d8f0:	2118      	movs	r1, #24
 800d8f2:	6878      	ldr	r0, [r7, #4]
 800d8f4:	f000 f9da 	bl	800dcac <SDMMC_GetCmdResp1>
 800d8f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d8fa:	69fb      	ldr	r3, [r7, #28]
}
 800d8fc:	4618      	mov	r0, r3
 800d8fe:	3720      	adds	r7, #32
 800d900:	46bd      	mov	sp, r7
 800d902:	bd80      	pop	{r7, pc}

0800d904 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800d904:	b580      	push	{r7, lr}
 800d906:	b088      	sub	sp, #32
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
 800d90c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800d912:	2319      	movs	r3, #25
 800d914:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d916:	2340      	movs	r3, #64	; 0x40
 800d918:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d91a:	2300      	movs	r3, #0
 800d91c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d91e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d922:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d924:	f107 0308 	add.w	r3, r7, #8
 800d928:	4619      	mov	r1, r3
 800d92a:	6878      	ldr	r0, [r7, #4]
 800d92c:	f7ff feec 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800d930:	f241 3288 	movw	r2, #5000	; 0x1388
 800d934:	2119      	movs	r1, #25
 800d936:	6878      	ldr	r0, [r7, #4]
 800d938:	f000 f9b8 	bl	800dcac <SDMMC_GetCmdResp1>
 800d93c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d93e:	69fb      	ldr	r3, [r7, #28]
}
 800d940:	4618      	mov	r0, r3
 800d942:	3720      	adds	r7, #32
 800d944:	46bd      	mov	sp, r7
 800d946:	bd80      	pop	{r7, pc}

0800d948 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b088      	sub	sp, #32
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800d950:	2300      	movs	r3, #0
 800d952:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800d954:	230c      	movs	r3, #12
 800d956:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d958:	2340      	movs	r3, #64	; 0x40
 800d95a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d95c:	2300      	movs	r3, #0
 800d95e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d960:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d964:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d966:	f107 0308 	add.w	r3, r7, #8
 800d96a:	4619      	mov	r1, r3
 800d96c:	6878      	ldr	r0, [r7, #4]
 800d96e:	f7ff fecb 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800d972:	4a05      	ldr	r2, [pc, #20]	; (800d988 <SDMMC_CmdStopTransfer+0x40>)
 800d974:	210c      	movs	r1, #12
 800d976:	6878      	ldr	r0, [r7, #4]
 800d978:	f000 f998 	bl	800dcac <SDMMC_GetCmdResp1>
 800d97c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d97e:	69fb      	ldr	r3, [r7, #28]
}
 800d980:	4618      	mov	r0, r3
 800d982:	3720      	adds	r7, #32
 800d984:	46bd      	mov	sp, r7
 800d986:	bd80      	pop	{r7, pc}
 800d988:	05f5e100 	.word	0x05f5e100

0800d98c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b08a      	sub	sp, #40	; 0x28
 800d990:	af00      	add	r7, sp, #0
 800d992:	60f8      	str	r0, [r7, #12]
 800d994:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800d998:	683b      	ldr	r3, [r7, #0]
 800d99a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800d99c:	2307      	movs	r3, #7
 800d99e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d9a0:	2340      	movs	r3, #64	; 0x40
 800d9a2:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d9a4:	2300      	movs	r3, #0
 800d9a6:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d9a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d9ac:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d9ae:	f107 0310 	add.w	r3, r7, #16
 800d9b2:	4619      	mov	r1, r3
 800d9b4:	68f8      	ldr	r0, [r7, #12]
 800d9b6:	f7ff fea7 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800d9ba:	f241 3288 	movw	r2, #5000	; 0x1388
 800d9be:	2107      	movs	r1, #7
 800d9c0:	68f8      	ldr	r0, [r7, #12]
 800d9c2:	f000 f973 	bl	800dcac <SDMMC_GetCmdResp1>
 800d9c6:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800d9c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d9ca:	4618      	mov	r0, r3
 800d9cc:	3728      	adds	r7, #40	; 0x28
 800d9ce:	46bd      	mov	sp, r7
 800d9d0:	bd80      	pop	{r7, pc}

0800d9d2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800d9d2:	b580      	push	{r7, lr}
 800d9d4:	b088      	sub	sp, #32
 800d9d6:	af00      	add	r7, sp, #0
 800d9d8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800d9da:	2300      	movs	r3, #0
 800d9dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800d9de:	2300      	movs	r3, #0
 800d9e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800d9e2:	2300      	movs	r3, #0
 800d9e4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d9ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d9ee:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d9f0:	f107 0308 	add.w	r3, r7, #8
 800d9f4:	4619      	mov	r1, r3
 800d9f6:	6878      	ldr	r0, [r7, #4]
 800d9f8:	f7ff fe86 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800d9fc:	6878      	ldr	r0, [r7, #4]
 800d9fe:	f000 f92d 	bl	800dc5c <SDMMC_GetCmdError>
 800da02:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800da04:	69fb      	ldr	r3, [r7, #28]
}
 800da06:	4618      	mov	r0, r3
 800da08:	3720      	adds	r7, #32
 800da0a:	46bd      	mov	sp, r7
 800da0c:	bd80      	pop	{r7, pc}

0800da0e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800da0e:	b580      	push	{r7, lr}
 800da10:	b088      	sub	sp, #32
 800da12:	af00      	add	r7, sp, #0
 800da14:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800da16:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800da1a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800da1c:	2308      	movs	r3, #8
 800da1e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800da20:	2340      	movs	r3, #64	; 0x40
 800da22:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800da24:	2300      	movs	r3, #0
 800da26:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800da28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da2c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800da2e:	f107 0308 	add.w	r3, r7, #8
 800da32:	4619      	mov	r1, r3
 800da34:	6878      	ldr	r0, [r7, #4]
 800da36:	f7ff fe67 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800da3a:	6878      	ldr	r0, [r7, #4]
 800da3c:	f000 fb16 	bl	800e06c <SDMMC_GetCmdResp7>
 800da40:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800da42:	69fb      	ldr	r3, [r7, #28]
}
 800da44:	4618      	mov	r0, r3
 800da46:	3720      	adds	r7, #32
 800da48:	46bd      	mov	sp, r7
 800da4a:	bd80      	pop	{r7, pc}

0800da4c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b088      	sub	sp, #32
 800da50:	af00      	add	r7, sp, #0
 800da52:	6078      	str	r0, [r7, #4]
 800da54:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800da5a:	2337      	movs	r3, #55	; 0x37
 800da5c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800da5e:	2340      	movs	r3, #64	; 0x40
 800da60:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800da62:	2300      	movs	r3, #0
 800da64:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800da66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da6a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800da6c:	f107 0308 	add.w	r3, r7, #8
 800da70:	4619      	mov	r1, r3
 800da72:	6878      	ldr	r0, [r7, #4]
 800da74:	f7ff fe48 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800da78:	f241 3288 	movw	r2, #5000	; 0x1388
 800da7c:	2137      	movs	r1, #55	; 0x37
 800da7e:	6878      	ldr	r0, [r7, #4]
 800da80:	f000 f914 	bl	800dcac <SDMMC_GetCmdResp1>
 800da84:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800da86:	69fb      	ldr	r3, [r7, #28]
}
 800da88:	4618      	mov	r0, r3
 800da8a:	3720      	adds	r7, #32
 800da8c:	46bd      	mov	sp, r7
 800da8e:	bd80      	pop	{r7, pc}

0800da90 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800da90:	b580      	push	{r7, lr}
 800da92:	b088      	sub	sp, #32
 800da94:	af00      	add	r7, sp, #0
 800da96:	6078      	str	r0, [r7, #4]
 800da98:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800da9a:	683b      	ldr	r3, [r7, #0]
 800da9c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800daa0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800daa4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800daa6:	2329      	movs	r3, #41	; 0x29
 800daa8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800daaa:	2340      	movs	r3, #64	; 0x40
 800daac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800daae:	2300      	movs	r3, #0
 800dab0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dab2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dab6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dab8:	f107 0308 	add.w	r3, r7, #8
 800dabc:	4619      	mov	r1, r3
 800dabe:	6878      	ldr	r0, [r7, #4]
 800dac0:	f7ff fe22 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800dac4:	6878      	ldr	r0, [r7, #4]
 800dac6:	f000 fa23 	bl	800df10 <SDMMC_GetCmdResp3>
 800daca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dacc:	69fb      	ldr	r3, [r7, #28]
}
 800dace:	4618      	mov	r0, r3
 800dad0:	3720      	adds	r7, #32
 800dad2:	46bd      	mov	sp, r7
 800dad4:	bd80      	pop	{r7, pc}

0800dad6 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800dad6:	b580      	push	{r7, lr}
 800dad8:	b088      	sub	sp, #32
 800dada:	af00      	add	r7, sp, #0
 800dadc:	6078      	str	r0, [r7, #4]
 800dade:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800dae0:	683b      	ldr	r3, [r7, #0]
 800dae2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800dae4:	2306      	movs	r3, #6
 800dae6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dae8:	2340      	movs	r3, #64	; 0x40
 800daea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800daec:	2300      	movs	r3, #0
 800daee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800daf0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800daf4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800daf6:	f107 0308 	add.w	r3, r7, #8
 800dafa:	4619      	mov	r1, r3
 800dafc:	6878      	ldr	r0, [r7, #4]
 800dafe:	f7ff fe03 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800db02:	f241 3288 	movw	r2, #5000	; 0x1388
 800db06:	2106      	movs	r1, #6
 800db08:	6878      	ldr	r0, [r7, #4]
 800db0a:	f000 f8cf 	bl	800dcac <SDMMC_GetCmdResp1>
 800db0e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800db10:	69fb      	ldr	r3, [r7, #28]
}
 800db12:	4618      	mov	r0, r3
 800db14:	3720      	adds	r7, #32
 800db16:	46bd      	mov	sp, r7
 800db18:	bd80      	pop	{r7, pc}

0800db1a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800db1a:	b580      	push	{r7, lr}
 800db1c:	b088      	sub	sp, #32
 800db1e:	af00      	add	r7, sp, #0
 800db20:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800db22:	2300      	movs	r3, #0
 800db24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800db26:	2333      	movs	r3, #51	; 0x33
 800db28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800db2a:	2340      	movs	r3, #64	; 0x40
 800db2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800db2e:	2300      	movs	r3, #0
 800db30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800db32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800db36:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800db38:	f107 0308 	add.w	r3, r7, #8
 800db3c:	4619      	mov	r1, r3
 800db3e:	6878      	ldr	r0, [r7, #4]
 800db40:	f7ff fde2 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800db44:	f241 3288 	movw	r2, #5000	; 0x1388
 800db48:	2133      	movs	r1, #51	; 0x33
 800db4a:	6878      	ldr	r0, [r7, #4]
 800db4c:	f000 f8ae 	bl	800dcac <SDMMC_GetCmdResp1>
 800db50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800db52:	69fb      	ldr	r3, [r7, #28]
}
 800db54:	4618      	mov	r0, r3
 800db56:	3720      	adds	r7, #32
 800db58:	46bd      	mov	sp, r7
 800db5a:	bd80      	pop	{r7, pc}

0800db5c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b088      	sub	sp, #32
 800db60:	af00      	add	r7, sp, #0
 800db62:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800db64:	2300      	movs	r3, #0
 800db66:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800db68:	2302      	movs	r3, #2
 800db6a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800db6c:	23c0      	movs	r3, #192	; 0xc0
 800db6e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800db70:	2300      	movs	r3, #0
 800db72:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800db74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800db78:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800db7a:	f107 0308 	add.w	r3, r7, #8
 800db7e:	4619      	mov	r1, r3
 800db80:	6878      	ldr	r0, [r7, #4]
 800db82:	f7ff fdc1 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800db86:	6878      	ldr	r0, [r7, #4]
 800db88:	f000 f97c 	bl	800de84 <SDMMC_GetCmdResp2>
 800db8c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800db8e:	69fb      	ldr	r3, [r7, #28]
}
 800db90:	4618      	mov	r0, r3
 800db92:	3720      	adds	r7, #32
 800db94:	46bd      	mov	sp, r7
 800db96:	bd80      	pop	{r7, pc}

0800db98 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800db98:	b580      	push	{r7, lr}
 800db9a:	b088      	sub	sp, #32
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	6078      	str	r0, [r7, #4]
 800dba0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800dba2:	683b      	ldr	r3, [r7, #0]
 800dba4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800dba6:	2309      	movs	r3, #9
 800dba8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800dbaa:	23c0      	movs	r3, #192	; 0xc0
 800dbac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dbae:	2300      	movs	r3, #0
 800dbb0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dbb2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dbb6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dbb8:	f107 0308 	add.w	r3, r7, #8
 800dbbc:	4619      	mov	r1, r3
 800dbbe:	6878      	ldr	r0, [r7, #4]
 800dbc0:	f7ff fda2 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800dbc4:	6878      	ldr	r0, [r7, #4]
 800dbc6:	f000 f95d 	bl	800de84 <SDMMC_GetCmdResp2>
 800dbca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dbcc:	69fb      	ldr	r3, [r7, #28]
}
 800dbce:	4618      	mov	r0, r3
 800dbd0:	3720      	adds	r7, #32
 800dbd2:	46bd      	mov	sp, r7
 800dbd4:	bd80      	pop	{r7, pc}

0800dbd6 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800dbd6:	b580      	push	{r7, lr}
 800dbd8:	b088      	sub	sp, #32
 800dbda:	af00      	add	r7, sp, #0
 800dbdc:	6078      	str	r0, [r7, #4]
 800dbde:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800dbe4:	2303      	movs	r3, #3
 800dbe6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dbe8:	2340      	movs	r3, #64	; 0x40
 800dbea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dbec:	2300      	movs	r3, #0
 800dbee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dbf0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dbf4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dbf6:	f107 0308 	add.w	r3, r7, #8
 800dbfa:	4619      	mov	r1, r3
 800dbfc:	6878      	ldr	r0, [r7, #4]
 800dbfe:	f7ff fd83 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800dc02:	683a      	ldr	r2, [r7, #0]
 800dc04:	2103      	movs	r1, #3
 800dc06:	6878      	ldr	r0, [r7, #4]
 800dc08:	f000 f9bc 	bl	800df84 <SDMMC_GetCmdResp6>
 800dc0c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dc0e:	69fb      	ldr	r3, [r7, #28]
}
 800dc10:	4618      	mov	r0, r3
 800dc12:	3720      	adds	r7, #32
 800dc14:	46bd      	mov	sp, r7
 800dc16:	bd80      	pop	{r7, pc}

0800dc18 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800dc18:	b580      	push	{r7, lr}
 800dc1a:	b088      	sub	sp, #32
 800dc1c:	af00      	add	r7, sp, #0
 800dc1e:	6078      	str	r0, [r7, #4]
 800dc20:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800dc26:	230d      	movs	r3, #13
 800dc28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dc2a:	2340      	movs	r3, #64	; 0x40
 800dc2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dc2e:	2300      	movs	r3, #0
 800dc30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dc32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dc36:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dc38:	f107 0308 	add.w	r3, r7, #8
 800dc3c:	4619      	mov	r1, r3
 800dc3e:	6878      	ldr	r0, [r7, #4]
 800dc40:	f7ff fd62 	bl	800d708 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800dc44:	f241 3288 	movw	r2, #5000	; 0x1388
 800dc48:	210d      	movs	r1, #13
 800dc4a:	6878      	ldr	r0, [r7, #4]
 800dc4c:	f000 f82e 	bl	800dcac <SDMMC_GetCmdResp1>
 800dc50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dc52:	69fb      	ldr	r3, [r7, #28]
}
 800dc54:	4618      	mov	r0, r3
 800dc56:	3720      	adds	r7, #32
 800dc58:	46bd      	mov	sp, r7
 800dc5a:	bd80      	pop	{r7, pc}

0800dc5c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800dc5c:	b490      	push	{r4, r7}
 800dc5e:	b082      	sub	sp, #8
 800dc60:	af00      	add	r7, sp, #0
 800dc62:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dc64:	4b0f      	ldr	r3, [pc, #60]	; (800dca4 <SDMMC_GetCmdError+0x48>)
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	4a0f      	ldr	r2, [pc, #60]	; (800dca8 <SDMMC_GetCmdError+0x4c>)
 800dc6a:	fba2 2303 	umull	r2, r3, r2, r3
 800dc6e:	0a5b      	lsrs	r3, r3, #9
 800dc70:	f241 3288 	movw	r2, #5000	; 0x1388
 800dc74:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800dc78:	4623      	mov	r3, r4
 800dc7a:	1e5c      	subs	r4, r3, #1
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d102      	bne.n	800dc86 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dc80:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dc84:	e009      	b.n	800dc9a <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d0f2      	beq.n	800dc78 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	22c5      	movs	r2, #197	; 0xc5
 800dc96:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800dc98:	2300      	movs	r3, #0
}
 800dc9a:	4618      	mov	r0, r3
 800dc9c:	3708      	adds	r7, #8
 800dc9e:	46bd      	mov	sp, r7
 800dca0:	bc90      	pop	{r4, r7}
 800dca2:	4770      	bx	lr
 800dca4:	20000000 	.word	0x20000000
 800dca8:	10624dd3 	.word	0x10624dd3

0800dcac <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800dcac:	b590      	push	{r4, r7, lr}
 800dcae:	b087      	sub	sp, #28
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	60f8      	str	r0, [r7, #12]
 800dcb4:	460b      	mov	r3, r1
 800dcb6:	607a      	str	r2, [r7, #4]
 800dcb8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800dcba:	4b6f      	ldr	r3, [pc, #444]	; (800de78 <SDMMC_GetCmdResp1+0x1cc>)
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	4a6f      	ldr	r2, [pc, #444]	; (800de7c <SDMMC_GetCmdResp1+0x1d0>)
 800dcc0:	fba2 2303 	umull	r2, r3, r2, r3
 800dcc4:	0a5b      	lsrs	r3, r3, #9
 800dcc6:	687a      	ldr	r2, [r7, #4]
 800dcc8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800dccc:	4623      	mov	r3, r4
 800dcce:	1e5c      	subs	r4, r3, #1
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d102      	bne.n	800dcda <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dcd4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dcd8:	e0c9      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcde:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800dce0:	697b      	ldr	r3, [r7, #20]
 800dce2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d0f0      	beq.n	800dccc <SDMMC_GetCmdResp1+0x20>
 800dcea:	697b      	ldr	r3, [r7, #20]
 800dcec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d1eb      	bne.n	800dccc <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcf8:	f003 0304 	and.w	r3, r3, #4
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d004      	beq.n	800dd0a <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	2204      	movs	r2, #4
 800dd04:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800dd06:	2304      	movs	r3, #4
 800dd08:	e0b1      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd0e:	f003 0301 	and.w	r3, r3, #1
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d004      	beq.n	800dd20 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	2201      	movs	r2, #1
 800dd1a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dd1c:	2301      	movs	r3, #1
 800dd1e:	e0a6      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	22c5      	movs	r2, #197	; 0xc5
 800dd24:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800dd26:	68f8      	ldr	r0, [r7, #12]
 800dd28:	f7ff fd18 	bl	800d75c <SDIO_GetCommandResponse>
 800dd2c:	4603      	mov	r3, r0
 800dd2e:	461a      	mov	r2, r3
 800dd30:	7afb      	ldrb	r3, [r7, #11]
 800dd32:	4293      	cmp	r3, r2
 800dd34:	d001      	beq.n	800dd3a <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dd36:	2301      	movs	r3, #1
 800dd38:	e099      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800dd3a:	2100      	movs	r1, #0
 800dd3c:	68f8      	ldr	r0, [r7, #12]
 800dd3e:	f7ff fd1a 	bl	800d776 <SDIO_GetResponse>
 800dd42:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800dd44:	693a      	ldr	r2, [r7, #16]
 800dd46:	4b4e      	ldr	r3, [pc, #312]	; (800de80 <SDMMC_GetCmdResp1+0x1d4>)
 800dd48:	4013      	ands	r3, r2
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d101      	bne.n	800dd52 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800dd4e:	2300      	movs	r3, #0
 800dd50:	e08d      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800dd52:	693b      	ldr	r3, [r7, #16]
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	da02      	bge.n	800dd5e <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800dd58:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800dd5c:	e087      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800dd5e:	693b      	ldr	r3, [r7, #16]
 800dd60:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d001      	beq.n	800dd6c <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800dd68:	2340      	movs	r3, #64	; 0x40
 800dd6a:	e080      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800dd6c:	693b      	ldr	r3, [r7, #16]
 800dd6e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d001      	beq.n	800dd7a <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800dd76:	2380      	movs	r3, #128	; 0x80
 800dd78:	e079      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800dd7a:	693b      	ldr	r3, [r7, #16]
 800dd7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d002      	beq.n	800dd8a <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800dd84:	f44f 7380 	mov.w	r3, #256	; 0x100
 800dd88:	e071      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800dd8a:	693b      	ldr	r3, [r7, #16]
 800dd8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d002      	beq.n	800dd9a <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800dd94:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dd98:	e069      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800dd9a:	693b      	ldr	r3, [r7, #16]
 800dd9c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d002      	beq.n	800ddaa <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800dda4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dda8:	e061      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ddaa:	693b      	ldr	r3, [r7, #16]
 800ddac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d002      	beq.n	800ddba <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800ddb4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ddb8:	e059      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800ddba:	693b      	ldr	r3, [r7, #16]
 800ddbc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d002      	beq.n	800ddca <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ddc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ddc8:	e051      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800ddca:	693b      	ldr	r3, [r7, #16]
 800ddcc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d002      	beq.n	800ddda <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ddd4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ddd8:	e049      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800ddda:	693b      	ldr	r3, [r7, #16]
 800dddc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d002      	beq.n	800ddea <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800dde4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800dde8:	e041      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ddea:	693b      	ldr	r3, [r7, #16]
 800ddec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d002      	beq.n	800ddfa <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800ddf4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ddf8:	e039      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800ddfa:	693b      	ldr	r3, [r7, #16]
 800ddfc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800de00:	2b00      	cmp	r3, #0
 800de02:	d002      	beq.n	800de0a <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800de04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800de08:	e031      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800de0a:	693b      	ldr	r3, [r7, #16]
 800de0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800de10:	2b00      	cmp	r3, #0
 800de12:	d002      	beq.n	800de1a <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800de14:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800de18:	e029      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800de1a:	693b      	ldr	r3, [r7, #16]
 800de1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800de20:	2b00      	cmp	r3, #0
 800de22:	d002      	beq.n	800de2a <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800de24:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800de28:	e021      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800de2a:	693b      	ldr	r3, [r7, #16]
 800de2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800de30:	2b00      	cmp	r3, #0
 800de32:	d002      	beq.n	800de3a <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800de34:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800de38:	e019      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800de3a:	693b      	ldr	r3, [r7, #16]
 800de3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800de40:	2b00      	cmp	r3, #0
 800de42:	d002      	beq.n	800de4a <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800de44:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800de48:	e011      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800de4a:	693b      	ldr	r3, [r7, #16]
 800de4c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800de50:	2b00      	cmp	r3, #0
 800de52:	d002      	beq.n	800de5a <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800de54:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800de58:	e009      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800de5a:	693b      	ldr	r3, [r7, #16]
 800de5c:	f003 0308 	and.w	r3, r3, #8
 800de60:	2b00      	cmp	r3, #0
 800de62:	d002      	beq.n	800de6a <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800de64:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800de68:	e001      	b.n	800de6e <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800de6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800de6e:	4618      	mov	r0, r3
 800de70:	371c      	adds	r7, #28
 800de72:	46bd      	mov	sp, r7
 800de74:	bd90      	pop	{r4, r7, pc}
 800de76:	bf00      	nop
 800de78:	20000000 	.word	0x20000000
 800de7c:	10624dd3 	.word	0x10624dd3
 800de80:	fdffe008 	.word	0xfdffe008

0800de84 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800de84:	b490      	push	{r4, r7}
 800de86:	b084      	sub	sp, #16
 800de88:	af00      	add	r7, sp, #0
 800de8a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800de8c:	4b1e      	ldr	r3, [pc, #120]	; (800df08 <SDMMC_GetCmdResp2+0x84>)
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	4a1e      	ldr	r2, [pc, #120]	; (800df0c <SDMMC_GetCmdResp2+0x88>)
 800de92:	fba2 2303 	umull	r2, r3, r2, r3
 800de96:	0a5b      	lsrs	r3, r3, #9
 800de98:	f241 3288 	movw	r2, #5000	; 0x1388
 800de9c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800dea0:	4623      	mov	r3, r4
 800dea2:	1e5c      	subs	r4, r3, #1
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d102      	bne.n	800deae <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dea8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800deac:	e026      	b.n	800defc <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800deb2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800deba:	2b00      	cmp	r3, #0
 800debc:	d0f0      	beq.n	800dea0 <SDMMC_GetCmdResp2+0x1c>
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d1eb      	bne.n	800dea0 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800decc:	f003 0304 	and.w	r3, r3, #4
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d004      	beq.n	800dede <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	2204      	movs	r2, #4
 800ded8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800deda:	2304      	movs	r3, #4
 800dedc:	e00e      	b.n	800defc <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dee2:	f003 0301 	and.w	r3, r3, #1
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d004      	beq.n	800def4 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	2201      	movs	r2, #1
 800deee:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800def0:	2301      	movs	r3, #1
 800def2:	e003      	b.n	800defc <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	22c5      	movs	r2, #197	; 0xc5
 800def8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800defa:	2300      	movs	r3, #0
}
 800defc:	4618      	mov	r0, r3
 800defe:	3710      	adds	r7, #16
 800df00:	46bd      	mov	sp, r7
 800df02:	bc90      	pop	{r4, r7}
 800df04:	4770      	bx	lr
 800df06:	bf00      	nop
 800df08:	20000000 	.word	0x20000000
 800df0c:	10624dd3 	.word	0x10624dd3

0800df10 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800df10:	b490      	push	{r4, r7}
 800df12:	b084      	sub	sp, #16
 800df14:	af00      	add	r7, sp, #0
 800df16:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800df18:	4b18      	ldr	r3, [pc, #96]	; (800df7c <SDMMC_GetCmdResp3+0x6c>)
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	4a18      	ldr	r2, [pc, #96]	; (800df80 <SDMMC_GetCmdResp3+0x70>)
 800df1e:	fba2 2303 	umull	r2, r3, r2, r3
 800df22:	0a5b      	lsrs	r3, r3, #9
 800df24:	f241 3288 	movw	r2, #5000	; 0x1388
 800df28:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800df2c:	4623      	mov	r3, r4
 800df2e:	1e5c      	subs	r4, r3, #1
 800df30:	2b00      	cmp	r3, #0
 800df32:	d102      	bne.n	800df3a <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800df34:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800df38:	e01b      	b.n	800df72 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df3e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800df46:	2b00      	cmp	r3, #0
 800df48:	d0f0      	beq.n	800df2c <SDMMC_GetCmdResp3+0x1c>
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800df50:	2b00      	cmp	r3, #0
 800df52:	d1eb      	bne.n	800df2c <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df58:	f003 0304 	and.w	r3, r3, #4
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d004      	beq.n	800df6a <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	2204      	movs	r2, #4
 800df64:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800df66:	2304      	movs	r3, #4
 800df68:	e003      	b.n	800df72 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	22c5      	movs	r2, #197	; 0xc5
 800df6e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800df70:	2300      	movs	r3, #0
}
 800df72:	4618      	mov	r0, r3
 800df74:	3710      	adds	r7, #16
 800df76:	46bd      	mov	sp, r7
 800df78:	bc90      	pop	{r4, r7}
 800df7a:	4770      	bx	lr
 800df7c:	20000000 	.word	0x20000000
 800df80:	10624dd3 	.word	0x10624dd3

0800df84 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800df84:	b590      	push	{r4, r7, lr}
 800df86:	b087      	sub	sp, #28
 800df88:	af00      	add	r7, sp, #0
 800df8a:	60f8      	str	r0, [r7, #12]
 800df8c:	460b      	mov	r3, r1
 800df8e:	607a      	str	r2, [r7, #4]
 800df90:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800df92:	4b34      	ldr	r3, [pc, #208]	; (800e064 <SDMMC_GetCmdResp6+0xe0>)
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	4a34      	ldr	r2, [pc, #208]	; (800e068 <SDMMC_GetCmdResp6+0xe4>)
 800df98:	fba2 2303 	umull	r2, r3, r2, r3
 800df9c:	0a5b      	lsrs	r3, r3, #9
 800df9e:	f241 3288 	movw	r2, #5000	; 0x1388
 800dfa2:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800dfa6:	4623      	mov	r3, r4
 800dfa8:	1e5c      	subs	r4, r3, #1
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d102      	bne.n	800dfb4 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dfae:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dfb2:	e052      	b.n	800e05a <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dfb8:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800dfba:	697b      	ldr	r3, [r7, #20]
 800dfbc:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d0f0      	beq.n	800dfa6 <SDMMC_GetCmdResp6+0x22>
 800dfc4:	697b      	ldr	r3, [r7, #20]
 800dfc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d1eb      	bne.n	800dfa6 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dfd2:	f003 0304 	and.w	r3, r3, #4
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d004      	beq.n	800dfe4 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	2204      	movs	r2, #4
 800dfde:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800dfe0:	2304      	movs	r3, #4
 800dfe2:	e03a      	b.n	800e05a <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dfe8:	f003 0301 	and.w	r3, r3, #1
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d004      	beq.n	800dffa <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	2201      	movs	r2, #1
 800dff4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dff6:	2301      	movs	r3, #1
 800dff8:	e02f      	b.n	800e05a <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800dffa:	68f8      	ldr	r0, [r7, #12]
 800dffc:	f7ff fbae 	bl	800d75c <SDIO_GetCommandResponse>
 800e000:	4603      	mov	r3, r0
 800e002:	461a      	mov	r2, r3
 800e004:	7afb      	ldrb	r3, [r7, #11]
 800e006:	4293      	cmp	r3, r2
 800e008:	d001      	beq.n	800e00e <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e00a:	2301      	movs	r3, #1
 800e00c:	e025      	b.n	800e05a <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	22c5      	movs	r2, #197	; 0xc5
 800e012:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800e014:	2100      	movs	r1, #0
 800e016:	68f8      	ldr	r0, [r7, #12]
 800e018:	f7ff fbad 	bl	800d776 <SDIO_GetResponse>
 800e01c:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800e01e:	693b      	ldr	r3, [r7, #16]
 800e020:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800e024:	2b00      	cmp	r3, #0
 800e026:	d106      	bne.n	800e036 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800e028:	693b      	ldr	r3, [r7, #16]
 800e02a:	0c1b      	lsrs	r3, r3, #16
 800e02c:	b29a      	uxth	r2, r3
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800e032:	2300      	movs	r3, #0
 800e034:	e011      	b.n	800e05a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800e036:	693b      	ldr	r3, [r7, #16]
 800e038:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d002      	beq.n	800e046 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e040:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e044:	e009      	b.n	800e05a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800e046:	693b      	ldr	r3, [r7, #16]
 800e048:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d002      	beq.n	800e056 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e050:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e054:	e001      	b.n	800e05a <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e056:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800e05a:	4618      	mov	r0, r3
 800e05c:	371c      	adds	r7, #28
 800e05e:	46bd      	mov	sp, r7
 800e060:	bd90      	pop	{r4, r7, pc}
 800e062:	bf00      	nop
 800e064:	20000000 	.word	0x20000000
 800e068:	10624dd3 	.word	0x10624dd3

0800e06c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800e06c:	b490      	push	{r4, r7}
 800e06e:	b084      	sub	sp, #16
 800e070:	af00      	add	r7, sp, #0
 800e072:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e074:	4b21      	ldr	r3, [pc, #132]	; (800e0fc <SDMMC_GetCmdResp7+0x90>)
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	4a21      	ldr	r2, [pc, #132]	; (800e100 <SDMMC_GetCmdResp7+0x94>)
 800e07a:	fba2 2303 	umull	r2, r3, r2, r3
 800e07e:	0a5b      	lsrs	r3, r3, #9
 800e080:	f241 3288 	movw	r2, #5000	; 0x1388
 800e084:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e088:	4623      	mov	r3, r4
 800e08a:	1e5c      	subs	r4, r3, #1
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d102      	bne.n	800e096 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e090:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e094:	e02c      	b.n	800e0f0 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e09a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d0f0      	beq.n	800e088 <SDMMC_GetCmdResp7+0x1c>
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d1eb      	bne.n	800e088 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0b4:	f003 0304 	and.w	r3, r3, #4
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d004      	beq.n	800e0c6 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	2204      	movs	r2, #4
 800e0c0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e0c2:	2304      	movs	r3, #4
 800e0c4:	e014      	b.n	800e0f0 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0ca:	f003 0301 	and.w	r3, r3, #1
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d004      	beq.n	800e0dc <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	2201      	movs	r2, #1
 800e0d6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e0d8:	2301      	movs	r3, #1
 800e0da:	e009      	b.n	800e0f0 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d002      	beq.n	800e0ee <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	2240      	movs	r2, #64	; 0x40
 800e0ec:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e0ee:	2300      	movs	r3, #0
  
}
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	3710      	adds	r7, #16
 800e0f4:	46bd      	mov	sp, r7
 800e0f6:	bc90      	pop	{r4, r7}
 800e0f8:	4770      	bx	lr
 800e0fa:	bf00      	nop
 800e0fc:	20000000 	.word	0x20000000
 800e100:	10624dd3 	.word	0x10624dd3

0800e104 <main>:




int main(void)
{
 800e104:	b580      	push	{r7, lr}
 800e106:	af00      	add	r7, sp, #0
  hwInit();
 800e108:	f7f8 fb66 	bl	80067d8 <hwInit>
  apInit();
 800e10c:	f7f2 ff8c 	bl	8001028 <apInit>

  apMain();
 800e110:	f7f2 ff98 	bl	8001044 <apMain>

  return 0;
 800e114:	2300      	movs	r3, #0
}
 800e116:	4618      	mov	r0, r3
 800e118:	bd80      	pop	{r7, pc}
	...

0800e11c <__errno>:
 800e11c:	4b01      	ldr	r3, [pc, #4]	; (800e124 <__errno+0x8>)
 800e11e:	6818      	ldr	r0, [r3, #0]
 800e120:	4770      	bx	lr
 800e122:	bf00      	nop
 800e124:	200000c8 	.word	0x200000c8

0800e128 <__libc_init_array>:
 800e128:	b570      	push	{r4, r5, r6, lr}
 800e12a:	4d0d      	ldr	r5, [pc, #52]	; (800e160 <__libc_init_array+0x38>)
 800e12c:	4c0d      	ldr	r4, [pc, #52]	; (800e164 <__libc_init_array+0x3c>)
 800e12e:	1b64      	subs	r4, r4, r5
 800e130:	10a4      	asrs	r4, r4, #2
 800e132:	2600      	movs	r6, #0
 800e134:	42a6      	cmp	r6, r4
 800e136:	d109      	bne.n	800e14c <__libc_init_array+0x24>
 800e138:	4d0b      	ldr	r5, [pc, #44]	; (800e168 <__libc_init_array+0x40>)
 800e13a:	4c0c      	ldr	r4, [pc, #48]	; (800e16c <__libc_init_array+0x44>)
 800e13c:	f004 faec 	bl	8012718 <_init>
 800e140:	1b64      	subs	r4, r4, r5
 800e142:	10a4      	asrs	r4, r4, #2
 800e144:	2600      	movs	r6, #0
 800e146:	42a6      	cmp	r6, r4
 800e148:	d105      	bne.n	800e156 <__libc_init_array+0x2e>
 800e14a:	bd70      	pop	{r4, r5, r6, pc}
 800e14c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e150:	4798      	blx	r3
 800e152:	3601      	adds	r6, #1
 800e154:	e7ee      	b.n	800e134 <__libc_init_array+0xc>
 800e156:	f855 3b04 	ldr.w	r3, [r5], #4
 800e15a:	4798      	blx	r3
 800e15c:	3601      	adds	r6, #1
 800e15e:	e7f2      	b.n	800e146 <__libc_init_array+0x1e>
 800e160:	0802055c 	.word	0x0802055c
 800e164:	0802055c 	.word	0x0802055c
 800e168:	0802055c 	.word	0x0802055c
 800e16c:	08020560 	.word	0x08020560

0800e170 <malloc>:
 800e170:	4b02      	ldr	r3, [pc, #8]	; (800e17c <malloc+0xc>)
 800e172:	4601      	mov	r1, r0
 800e174:	6818      	ldr	r0, [r3, #0]
 800e176:	f000 b877 	b.w	800e268 <_malloc_r>
 800e17a:	bf00      	nop
 800e17c:	200000c8 	.word	0x200000c8

0800e180 <memset>:
 800e180:	4402      	add	r2, r0
 800e182:	4603      	mov	r3, r0
 800e184:	4293      	cmp	r3, r2
 800e186:	d100      	bne.n	800e18a <memset+0xa>
 800e188:	4770      	bx	lr
 800e18a:	f803 1b01 	strb.w	r1, [r3], #1
 800e18e:	e7f9      	b.n	800e184 <memset+0x4>

0800e190 <_free_r>:
 800e190:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e192:	2900      	cmp	r1, #0
 800e194:	d044      	beq.n	800e220 <_free_r+0x90>
 800e196:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e19a:	9001      	str	r0, [sp, #4]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	f1a1 0404 	sub.w	r4, r1, #4
 800e1a2:	bfb8      	it	lt
 800e1a4:	18e4      	addlt	r4, r4, r3
 800e1a6:	f003 f977 	bl	8011498 <__malloc_lock>
 800e1aa:	4a1e      	ldr	r2, [pc, #120]	; (800e224 <_free_r+0x94>)
 800e1ac:	9801      	ldr	r0, [sp, #4]
 800e1ae:	6813      	ldr	r3, [r2, #0]
 800e1b0:	b933      	cbnz	r3, 800e1c0 <_free_r+0x30>
 800e1b2:	6063      	str	r3, [r4, #4]
 800e1b4:	6014      	str	r4, [r2, #0]
 800e1b6:	b003      	add	sp, #12
 800e1b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e1bc:	f003 b972 	b.w	80114a4 <__malloc_unlock>
 800e1c0:	42a3      	cmp	r3, r4
 800e1c2:	d908      	bls.n	800e1d6 <_free_r+0x46>
 800e1c4:	6825      	ldr	r5, [r4, #0]
 800e1c6:	1961      	adds	r1, r4, r5
 800e1c8:	428b      	cmp	r3, r1
 800e1ca:	bf01      	itttt	eq
 800e1cc:	6819      	ldreq	r1, [r3, #0]
 800e1ce:	685b      	ldreq	r3, [r3, #4]
 800e1d0:	1949      	addeq	r1, r1, r5
 800e1d2:	6021      	streq	r1, [r4, #0]
 800e1d4:	e7ed      	b.n	800e1b2 <_free_r+0x22>
 800e1d6:	461a      	mov	r2, r3
 800e1d8:	685b      	ldr	r3, [r3, #4]
 800e1da:	b10b      	cbz	r3, 800e1e0 <_free_r+0x50>
 800e1dc:	42a3      	cmp	r3, r4
 800e1de:	d9fa      	bls.n	800e1d6 <_free_r+0x46>
 800e1e0:	6811      	ldr	r1, [r2, #0]
 800e1e2:	1855      	adds	r5, r2, r1
 800e1e4:	42a5      	cmp	r5, r4
 800e1e6:	d10b      	bne.n	800e200 <_free_r+0x70>
 800e1e8:	6824      	ldr	r4, [r4, #0]
 800e1ea:	4421      	add	r1, r4
 800e1ec:	1854      	adds	r4, r2, r1
 800e1ee:	42a3      	cmp	r3, r4
 800e1f0:	6011      	str	r1, [r2, #0]
 800e1f2:	d1e0      	bne.n	800e1b6 <_free_r+0x26>
 800e1f4:	681c      	ldr	r4, [r3, #0]
 800e1f6:	685b      	ldr	r3, [r3, #4]
 800e1f8:	6053      	str	r3, [r2, #4]
 800e1fa:	4421      	add	r1, r4
 800e1fc:	6011      	str	r1, [r2, #0]
 800e1fe:	e7da      	b.n	800e1b6 <_free_r+0x26>
 800e200:	d902      	bls.n	800e208 <_free_r+0x78>
 800e202:	230c      	movs	r3, #12
 800e204:	6003      	str	r3, [r0, #0]
 800e206:	e7d6      	b.n	800e1b6 <_free_r+0x26>
 800e208:	6825      	ldr	r5, [r4, #0]
 800e20a:	1961      	adds	r1, r4, r5
 800e20c:	428b      	cmp	r3, r1
 800e20e:	bf04      	itt	eq
 800e210:	6819      	ldreq	r1, [r3, #0]
 800e212:	685b      	ldreq	r3, [r3, #4]
 800e214:	6063      	str	r3, [r4, #4]
 800e216:	bf04      	itt	eq
 800e218:	1949      	addeq	r1, r1, r5
 800e21a:	6021      	streq	r1, [r4, #0]
 800e21c:	6054      	str	r4, [r2, #4]
 800e21e:	e7ca      	b.n	800e1b6 <_free_r+0x26>
 800e220:	b003      	add	sp, #12
 800e222:	bd30      	pop	{r4, r5, pc}
 800e224:	2000cebc 	.word	0x2000cebc

0800e228 <sbrk_aligned>:
 800e228:	b570      	push	{r4, r5, r6, lr}
 800e22a:	4e0e      	ldr	r6, [pc, #56]	; (800e264 <sbrk_aligned+0x3c>)
 800e22c:	460c      	mov	r4, r1
 800e22e:	6831      	ldr	r1, [r6, #0]
 800e230:	4605      	mov	r5, r0
 800e232:	b911      	cbnz	r1, 800e23a <sbrk_aligned+0x12>
 800e234:	f000 fcf6 	bl	800ec24 <_sbrk_r>
 800e238:	6030      	str	r0, [r6, #0]
 800e23a:	4621      	mov	r1, r4
 800e23c:	4628      	mov	r0, r5
 800e23e:	f000 fcf1 	bl	800ec24 <_sbrk_r>
 800e242:	1c43      	adds	r3, r0, #1
 800e244:	d00a      	beq.n	800e25c <sbrk_aligned+0x34>
 800e246:	1cc4      	adds	r4, r0, #3
 800e248:	f024 0403 	bic.w	r4, r4, #3
 800e24c:	42a0      	cmp	r0, r4
 800e24e:	d007      	beq.n	800e260 <sbrk_aligned+0x38>
 800e250:	1a21      	subs	r1, r4, r0
 800e252:	4628      	mov	r0, r5
 800e254:	f000 fce6 	bl	800ec24 <_sbrk_r>
 800e258:	3001      	adds	r0, #1
 800e25a:	d101      	bne.n	800e260 <sbrk_aligned+0x38>
 800e25c:	f04f 34ff 	mov.w	r4, #4294967295
 800e260:	4620      	mov	r0, r4
 800e262:	bd70      	pop	{r4, r5, r6, pc}
 800e264:	2000cec0 	.word	0x2000cec0

0800e268 <_malloc_r>:
 800e268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e26c:	1ccd      	adds	r5, r1, #3
 800e26e:	f025 0503 	bic.w	r5, r5, #3
 800e272:	3508      	adds	r5, #8
 800e274:	2d0c      	cmp	r5, #12
 800e276:	bf38      	it	cc
 800e278:	250c      	movcc	r5, #12
 800e27a:	2d00      	cmp	r5, #0
 800e27c:	4607      	mov	r7, r0
 800e27e:	db01      	blt.n	800e284 <_malloc_r+0x1c>
 800e280:	42a9      	cmp	r1, r5
 800e282:	d905      	bls.n	800e290 <_malloc_r+0x28>
 800e284:	230c      	movs	r3, #12
 800e286:	603b      	str	r3, [r7, #0]
 800e288:	2600      	movs	r6, #0
 800e28a:	4630      	mov	r0, r6
 800e28c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e290:	4e2e      	ldr	r6, [pc, #184]	; (800e34c <_malloc_r+0xe4>)
 800e292:	f003 f901 	bl	8011498 <__malloc_lock>
 800e296:	6833      	ldr	r3, [r6, #0]
 800e298:	461c      	mov	r4, r3
 800e29a:	bb34      	cbnz	r4, 800e2ea <_malloc_r+0x82>
 800e29c:	4629      	mov	r1, r5
 800e29e:	4638      	mov	r0, r7
 800e2a0:	f7ff ffc2 	bl	800e228 <sbrk_aligned>
 800e2a4:	1c43      	adds	r3, r0, #1
 800e2a6:	4604      	mov	r4, r0
 800e2a8:	d14d      	bne.n	800e346 <_malloc_r+0xde>
 800e2aa:	6834      	ldr	r4, [r6, #0]
 800e2ac:	4626      	mov	r6, r4
 800e2ae:	2e00      	cmp	r6, #0
 800e2b0:	d140      	bne.n	800e334 <_malloc_r+0xcc>
 800e2b2:	6823      	ldr	r3, [r4, #0]
 800e2b4:	4631      	mov	r1, r6
 800e2b6:	4638      	mov	r0, r7
 800e2b8:	eb04 0803 	add.w	r8, r4, r3
 800e2bc:	f000 fcb2 	bl	800ec24 <_sbrk_r>
 800e2c0:	4580      	cmp	r8, r0
 800e2c2:	d13a      	bne.n	800e33a <_malloc_r+0xd2>
 800e2c4:	6821      	ldr	r1, [r4, #0]
 800e2c6:	3503      	adds	r5, #3
 800e2c8:	1a6d      	subs	r5, r5, r1
 800e2ca:	f025 0503 	bic.w	r5, r5, #3
 800e2ce:	3508      	adds	r5, #8
 800e2d0:	2d0c      	cmp	r5, #12
 800e2d2:	bf38      	it	cc
 800e2d4:	250c      	movcc	r5, #12
 800e2d6:	4629      	mov	r1, r5
 800e2d8:	4638      	mov	r0, r7
 800e2da:	f7ff ffa5 	bl	800e228 <sbrk_aligned>
 800e2de:	3001      	adds	r0, #1
 800e2e0:	d02b      	beq.n	800e33a <_malloc_r+0xd2>
 800e2e2:	6823      	ldr	r3, [r4, #0]
 800e2e4:	442b      	add	r3, r5
 800e2e6:	6023      	str	r3, [r4, #0]
 800e2e8:	e00e      	b.n	800e308 <_malloc_r+0xa0>
 800e2ea:	6822      	ldr	r2, [r4, #0]
 800e2ec:	1b52      	subs	r2, r2, r5
 800e2ee:	d41e      	bmi.n	800e32e <_malloc_r+0xc6>
 800e2f0:	2a0b      	cmp	r2, #11
 800e2f2:	d916      	bls.n	800e322 <_malloc_r+0xba>
 800e2f4:	1961      	adds	r1, r4, r5
 800e2f6:	42a3      	cmp	r3, r4
 800e2f8:	6025      	str	r5, [r4, #0]
 800e2fa:	bf18      	it	ne
 800e2fc:	6059      	strne	r1, [r3, #4]
 800e2fe:	6863      	ldr	r3, [r4, #4]
 800e300:	bf08      	it	eq
 800e302:	6031      	streq	r1, [r6, #0]
 800e304:	5162      	str	r2, [r4, r5]
 800e306:	604b      	str	r3, [r1, #4]
 800e308:	4638      	mov	r0, r7
 800e30a:	f104 060b 	add.w	r6, r4, #11
 800e30e:	f003 f8c9 	bl	80114a4 <__malloc_unlock>
 800e312:	f026 0607 	bic.w	r6, r6, #7
 800e316:	1d23      	adds	r3, r4, #4
 800e318:	1af2      	subs	r2, r6, r3
 800e31a:	d0b6      	beq.n	800e28a <_malloc_r+0x22>
 800e31c:	1b9b      	subs	r3, r3, r6
 800e31e:	50a3      	str	r3, [r4, r2]
 800e320:	e7b3      	b.n	800e28a <_malloc_r+0x22>
 800e322:	6862      	ldr	r2, [r4, #4]
 800e324:	42a3      	cmp	r3, r4
 800e326:	bf0c      	ite	eq
 800e328:	6032      	streq	r2, [r6, #0]
 800e32a:	605a      	strne	r2, [r3, #4]
 800e32c:	e7ec      	b.n	800e308 <_malloc_r+0xa0>
 800e32e:	4623      	mov	r3, r4
 800e330:	6864      	ldr	r4, [r4, #4]
 800e332:	e7b2      	b.n	800e29a <_malloc_r+0x32>
 800e334:	4634      	mov	r4, r6
 800e336:	6876      	ldr	r6, [r6, #4]
 800e338:	e7b9      	b.n	800e2ae <_malloc_r+0x46>
 800e33a:	230c      	movs	r3, #12
 800e33c:	603b      	str	r3, [r7, #0]
 800e33e:	4638      	mov	r0, r7
 800e340:	f003 f8b0 	bl	80114a4 <__malloc_unlock>
 800e344:	e7a1      	b.n	800e28a <_malloc_r+0x22>
 800e346:	6025      	str	r5, [r4, #0]
 800e348:	e7de      	b.n	800e308 <_malloc_r+0xa0>
 800e34a:	bf00      	nop
 800e34c:	2000cebc 	.word	0x2000cebc

0800e350 <__cvt>:
 800e350:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e354:	ec55 4b10 	vmov	r4, r5, d0
 800e358:	2d00      	cmp	r5, #0
 800e35a:	460e      	mov	r6, r1
 800e35c:	4619      	mov	r1, r3
 800e35e:	462b      	mov	r3, r5
 800e360:	bfbb      	ittet	lt
 800e362:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e366:	461d      	movlt	r5, r3
 800e368:	2300      	movge	r3, #0
 800e36a:	232d      	movlt	r3, #45	; 0x2d
 800e36c:	700b      	strb	r3, [r1, #0]
 800e36e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e370:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e374:	4691      	mov	r9, r2
 800e376:	f023 0820 	bic.w	r8, r3, #32
 800e37a:	bfbc      	itt	lt
 800e37c:	4622      	movlt	r2, r4
 800e37e:	4614      	movlt	r4, r2
 800e380:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e384:	d005      	beq.n	800e392 <__cvt+0x42>
 800e386:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e38a:	d100      	bne.n	800e38e <__cvt+0x3e>
 800e38c:	3601      	adds	r6, #1
 800e38e:	2102      	movs	r1, #2
 800e390:	e000      	b.n	800e394 <__cvt+0x44>
 800e392:	2103      	movs	r1, #3
 800e394:	ab03      	add	r3, sp, #12
 800e396:	9301      	str	r3, [sp, #4]
 800e398:	ab02      	add	r3, sp, #8
 800e39a:	9300      	str	r3, [sp, #0]
 800e39c:	ec45 4b10 	vmov	d0, r4, r5
 800e3a0:	4653      	mov	r3, sl
 800e3a2:	4632      	mov	r2, r6
 800e3a4:	f001 fcd8 	bl	800fd58 <_dtoa_r>
 800e3a8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e3ac:	4607      	mov	r7, r0
 800e3ae:	d102      	bne.n	800e3b6 <__cvt+0x66>
 800e3b0:	f019 0f01 	tst.w	r9, #1
 800e3b4:	d022      	beq.n	800e3fc <__cvt+0xac>
 800e3b6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e3ba:	eb07 0906 	add.w	r9, r7, r6
 800e3be:	d110      	bne.n	800e3e2 <__cvt+0x92>
 800e3c0:	783b      	ldrb	r3, [r7, #0]
 800e3c2:	2b30      	cmp	r3, #48	; 0x30
 800e3c4:	d10a      	bne.n	800e3dc <__cvt+0x8c>
 800e3c6:	2200      	movs	r2, #0
 800e3c8:	2300      	movs	r3, #0
 800e3ca:	4620      	mov	r0, r4
 800e3cc:	4629      	mov	r1, r5
 800e3ce:	f7f2 fb93 	bl	8000af8 <__aeabi_dcmpeq>
 800e3d2:	b918      	cbnz	r0, 800e3dc <__cvt+0x8c>
 800e3d4:	f1c6 0601 	rsb	r6, r6, #1
 800e3d8:	f8ca 6000 	str.w	r6, [sl]
 800e3dc:	f8da 3000 	ldr.w	r3, [sl]
 800e3e0:	4499      	add	r9, r3
 800e3e2:	2200      	movs	r2, #0
 800e3e4:	2300      	movs	r3, #0
 800e3e6:	4620      	mov	r0, r4
 800e3e8:	4629      	mov	r1, r5
 800e3ea:	f7f2 fb85 	bl	8000af8 <__aeabi_dcmpeq>
 800e3ee:	b108      	cbz	r0, 800e3f4 <__cvt+0xa4>
 800e3f0:	f8cd 900c 	str.w	r9, [sp, #12]
 800e3f4:	2230      	movs	r2, #48	; 0x30
 800e3f6:	9b03      	ldr	r3, [sp, #12]
 800e3f8:	454b      	cmp	r3, r9
 800e3fa:	d307      	bcc.n	800e40c <__cvt+0xbc>
 800e3fc:	9b03      	ldr	r3, [sp, #12]
 800e3fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e400:	1bdb      	subs	r3, r3, r7
 800e402:	4638      	mov	r0, r7
 800e404:	6013      	str	r3, [r2, #0]
 800e406:	b004      	add	sp, #16
 800e408:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e40c:	1c59      	adds	r1, r3, #1
 800e40e:	9103      	str	r1, [sp, #12]
 800e410:	701a      	strb	r2, [r3, #0]
 800e412:	e7f0      	b.n	800e3f6 <__cvt+0xa6>

0800e414 <__exponent>:
 800e414:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e416:	4603      	mov	r3, r0
 800e418:	2900      	cmp	r1, #0
 800e41a:	bfb8      	it	lt
 800e41c:	4249      	neglt	r1, r1
 800e41e:	f803 2b02 	strb.w	r2, [r3], #2
 800e422:	bfb4      	ite	lt
 800e424:	222d      	movlt	r2, #45	; 0x2d
 800e426:	222b      	movge	r2, #43	; 0x2b
 800e428:	2909      	cmp	r1, #9
 800e42a:	7042      	strb	r2, [r0, #1]
 800e42c:	dd2a      	ble.n	800e484 <__exponent+0x70>
 800e42e:	f10d 0407 	add.w	r4, sp, #7
 800e432:	46a4      	mov	ip, r4
 800e434:	270a      	movs	r7, #10
 800e436:	46a6      	mov	lr, r4
 800e438:	460a      	mov	r2, r1
 800e43a:	fb91 f6f7 	sdiv	r6, r1, r7
 800e43e:	fb07 1516 	mls	r5, r7, r6, r1
 800e442:	3530      	adds	r5, #48	; 0x30
 800e444:	2a63      	cmp	r2, #99	; 0x63
 800e446:	f104 34ff 	add.w	r4, r4, #4294967295
 800e44a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e44e:	4631      	mov	r1, r6
 800e450:	dcf1      	bgt.n	800e436 <__exponent+0x22>
 800e452:	3130      	adds	r1, #48	; 0x30
 800e454:	f1ae 0502 	sub.w	r5, lr, #2
 800e458:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e45c:	1c44      	adds	r4, r0, #1
 800e45e:	4629      	mov	r1, r5
 800e460:	4561      	cmp	r1, ip
 800e462:	d30a      	bcc.n	800e47a <__exponent+0x66>
 800e464:	f10d 0209 	add.w	r2, sp, #9
 800e468:	eba2 020e 	sub.w	r2, r2, lr
 800e46c:	4565      	cmp	r5, ip
 800e46e:	bf88      	it	hi
 800e470:	2200      	movhi	r2, #0
 800e472:	4413      	add	r3, r2
 800e474:	1a18      	subs	r0, r3, r0
 800e476:	b003      	add	sp, #12
 800e478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e47a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e47e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e482:	e7ed      	b.n	800e460 <__exponent+0x4c>
 800e484:	2330      	movs	r3, #48	; 0x30
 800e486:	3130      	adds	r1, #48	; 0x30
 800e488:	7083      	strb	r3, [r0, #2]
 800e48a:	70c1      	strb	r1, [r0, #3]
 800e48c:	1d03      	adds	r3, r0, #4
 800e48e:	e7f1      	b.n	800e474 <__exponent+0x60>

0800e490 <_printf_float>:
 800e490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e494:	ed2d 8b02 	vpush	{d8}
 800e498:	b08d      	sub	sp, #52	; 0x34
 800e49a:	460c      	mov	r4, r1
 800e49c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e4a0:	4616      	mov	r6, r2
 800e4a2:	461f      	mov	r7, r3
 800e4a4:	4605      	mov	r5, r0
 800e4a6:	f002 ff6b 	bl	8011380 <_localeconv_r>
 800e4aa:	f8d0 a000 	ldr.w	sl, [r0]
 800e4ae:	4650      	mov	r0, sl
 800e4b0:	f7f1 fea0 	bl	80001f4 <strlen>
 800e4b4:	2300      	movs	r3, #0
 800e4b6:	930a      	str	r3, [sp, #40]	; 0x28
 800e4b8:	6823      	ldr	r3, [r4, #0]
 800e4ba:	9305      	str	r3, [sp, #20]
 800e4bc:	f8d8 3000 	ldr.w	r3, [r8]
 800e4c0:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e4c4:	3307      	adds	r3, #7
 800e4c6:	f023 0307 	bic.w	r3, r3, #7
 800e4ca:	f103 0208 	add.w	r2, r3, #8
 800e4ce:	f8c8 2000 	str.w	r2, [r8]
 800e4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4d6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e4da:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e4de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e4e2:	9307      	str	r3, [sp, #28]
 800e4e4:	f8cd 8018 	str.w	r8, [sp, #24]
 800e4e8:	ee08 0a10 	vmov	s16, r0
 800e4ec:	4b9f      	ldr	r3, [pc, #636]	; (800e76c <_printf_float+0x2dc>)
 800e4ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e4f2:	f04f 32ff 	mov.w	r2, #4294967295
 800e4f6:	f7f2 fb31 	bl	8000b5c <__aeabi_dcmpun>
 800e4fa:	bb88      	cbnz	r0, 800e560 <_printf_float+0xd0>
 800e4fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e500:	4b9a      	ldr	r3, [pc, #616]	; (800e76c <_printf_float+0x2dc>)
 800e502:	f04f 32ff 	mov.w	r2, #4294967295
 800e506:	f7f2 fb0b 	bl	8000b20 <__aeabi_dcmple>
 800e50a:	bb48      	cbnz	r0, 800e560 <_printf_float+0xd0>
 800e50c:	2200      	movs	r2, #0
 800e50e:	2300      	movs	r3, #0
 800e510:	4640      	mov	r0, r8
 800e512:	4649      	mov	r1, r9
 800e514:	f7f2 fafa 	bl	8000b0c <__aeabi_dcmplt>
 800e518:	b110      	cbz	r0, 800e520 <_printf_float+0x90>
 800e51a:	232d      	movs	r3, #45	; 0x2d
 800e51c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e520:	4b93      	ldr	r3, [pc, #588]	; (800e770 <_printf_float+0x2e0>)
 800e522:	4894      	ldr	r0, [pc, #592]	; (800e774 <_printf_float+0x2e4>)
 800e524:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e528:	bf94      	ite	ls
 800e52a:	4698      	movls	r8, r3
 800e52c:	4680      	movhi	r8, r0
 800e52e:	2303      	movs	r3, #3
 800e530:	6123      	str	r3, [r4, #16]
 800e532:	9b05      	ldr	r3, [sp, #20]
 800e534:	f023 0204 	bic.w	r2, r3, #4
 800e538:	6022      	str	r2, [r4, #0]
 800e53a:	f04f 0900 	mov.w	r9, #0
 800e53e:	9700      	str	r7, [sp, #0]
 800e540:	4633      	mov	r3, r6
 800e542:	aa0b      	add	r2, sp, #44	; 0x2c
 800e544:	4621      	mov	r1, r4
 800e546:	4628      	mov	r0, r5
 800e548:	f000 f9d8 	bl	800e8fc <_printf_common>
 800e54c:	3001      	adds	r0, #1
 800e54e:	f040 8090 	bne.w	800e672 <_printf_float+0x1e2>
 800e552:	f04f 30ff 	mov.w	r0, #4294967295
 800e556:	b00d      	add	sp, #52	; 0x34
 800e558:	ecbd 8b02 	vpop	{d8}
 800e55c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e560:	4642      	mov	r2, r8
 800e562:	464b      	mov	r3, r9
 800e564:	4640      	mov	r0, r8
 800e566:	4649      	mov	r1, r9
 800e568:	f7f2 faf8 	bl	8000b5c <__aeabi_dcmpun>
 800e56c:	b140      	cbz	r0, 800e580 <_printf_float+0xf0>
 800e56e:	464b      	mov	r3, r9
 800e570:	2b00      	cmp	r3, #0
 800e572:	bfbc      	itt	lt
 800e574:	232d      	movlt	r3, #45	; 0x2d
 800e576:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e57a:	487f      	ldr	r0, [pc, #508]	; (800e778 <_printf_float+0x2e8>)
 800e57c:	4b7f      	ldr	r3, [pc, #508]	; (800e77c <_printf_float+0x2ec>)
 800e57e:	e7d1      	b.n	800e524 <_printf_float+0x94>
 800e580:	6863      	ldr	r3, [r4, #4]
 800e582:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e586:	9206      	str	r2, [sp, #24]
 800e588:	1c5a      	adds	r2, r3, #1
 800e58a:	d13f      	bne.n	800e60c <_printf_float+0x17c>
 800e58c:	2306      	movs	r3, #6
 800e58e:	6063      	str	r3, [r4, #4]
 800e590:	9b05      	ldr	r3, [sp, #20]
 800e592:	6861      	ldr	r1, [r4, #4]
 800e594:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e598:	2300      	movs	r3, #0
 800e59a:	9303      	str	r3, [sp, #12]
 800e59c:	ab0a      	add	r3, sp, #40	; 0x28
 800e59e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e5a2:	ab09      	add	r3, sp, #36	; 0x24
 800e5a4:	ec49 8b10 	vmov	d0, r8, r9
 800e5a8:	9300      	str	r3, [sp, #0]
 800e5aa:	6022      	str	r2, [r4, #0]
 800e5ac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e5b0:	4628      	mov	r0, r5
 800e5b2:	f7ff fecd 	bl	800e350 <__cvt>
 800e5b6:	9b06      	ldr	r3, [sp, #24]
 800e5b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e5ba:	2b47      	cmp	r3, #71	; 0x47
 800e5bc:	4680      	mov	r8, r0
 800e5be:	d108      	bne.n	800e5d2 <_printf_float+0x142>
 800e5c0:	1cc8      	adds	r0, r1, #3
 800e5c2:	db02      	blt.n	800e5ca <_printf_float+0x13a>
 800e5c4:	6863      	ldr	r3, [r4, #4]
 800e5c6:	4299      	cmp	r1, r3
 800e5c8:	dd41      	ble.n	800e64e <_printf_float+0x1be>
 800e5ca:	f1ab 0b02 	sub.w	fp, fp, #2
 800e5ce:	fa5f fb8b 	uxtb.w	fp, fp
 800e5d2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e5d6:	d820      	bhi.n	800e61a <_printf_float+0x18a>
 800e5d8:	3901      	subs	r1, #1
 800e5da:	465a      	mov	r2, fp
 800e5dc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e5e0:	9109      	str	r1, [sp, #36]	; 0x24
 800e5e2:	f7ff ff17 	bl	800e414 <__exponent>
 800e5e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e5e8:	1813      	adds	r3, r2, r0
 800e5ea:	2a01      	cmp	r2, #1
 800e5ec:	4681      	mov	r9, r0
 800e5ee:	6123      	str	r3, [r4, #16]
 800e5f0:	dc02      	bgt.n	800e5f8 <_printf_float+0x168>
 800e5f2:	6822      	ldr	r2, [r4, #0]
 800e5f4:	07d2      	lsls	r2, r2, #31
 800e5f6:	d501      	bpl.n	800e5fc <_printf_float+0x16c>
 800e5f8:	3301      	adds	r3, #1
 800e5fa:	6123      	str	r3, [r4, #16]
 800e5fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e600:	2b00      	cmp	r3, #0
 800e602:	d09c      	beq.n	800e53e <_printf_float+0xae>
 800e604:	232d      	movs	r3, #45	; 0x2d
 800e606:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e60a:	e798      	b.n	800e53e <_printf_float+0xae>
 800e60c:	9a06      	ldr	r2, [sp, #24]
 800e60e:	2a47      	cmp	r2, #71	; 0x47
 800e610:	d1be      	bne.n	800e590 <_printf_float+0x100>
 800e612:	2b00      	cmp	r3, #0
 800e614:	d1bc      	bne.n	800e590 <_printf_float+0x100>
 800e616:	2301      	movs	r3, #1
 800e618:	e7b9      	b.n	800e58e <_printf_float+0xfe>
 800e61a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e61e:	d118      	bne.n	800e652 <_printf_float+0x1c2>
 800e620:	2900      	cmp	r1, #0
 800e622:	6863      	ldr	r3, [r4, #4]
 800e624:	dd0b      	ble.n	800e63e <_printf_float+0x1ae>
 800e626:	6121      	str	r1, [r4, #16]
 800e628:	b913      	cbnz	r3, 800e630 <_printf_float+0x1a0>
 800e62a:	6822      	ldr	r2, [r4, #0]
 800e62c:	07d0      	lsls	r0, r2, #31
 800e62e:	d502      	bpl.n	800e636 <_printf_float+0x1a6>
 800e630:	3301      	adds	r3, #1
 800e632:	440b      	add	r3, r1
 800e634:	6123      	str	r3, [r4, #16]
 800e636:	65a1      	str	r1, [r4, #88]	; 0x58
 800e638:	f04f 0900 	mov.w	r9, #0
 800e63c:	e7de      	b.n	800e5fc <_printf_float+0x16c>
 800e63e:	b913      	cbnz	r3, 800e646 <_printf_float+0x1b6>
 800e640:	6822      	ldr	r2, [r4, #0]
 800e642:	07d2      	lsls	r2, r2, #31
 800e644:	d501      	bpl.n	800e64a <_printf_float+0x1ba>
 800e646:	3302      	adds	r3, #2
 800e648:	e7f4      	b.n	800e634 <_printf_float+0x1a4>
 800e64a:	2301      	movs	r3, #1
 800e64c:	e7f2      	b.n	800e634 <_printf_float+0x1a4>
 800e64e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e652:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e654:	4299      	cmp	r1, r3
 800e656:	db05      	blt.n	800e664 <_printf_float+0x1d4>
 800e658:	6823      	ldr	r3, [r4, #0]
 800e65a:	6121      	str	r1, [r4, #16]
 800e65c:	07d8      	lsls	r0, r3, #31
 800e65e:	d5ea      	bpl.n	800e636 <_printf_float+0x1a6>
 800e660:	1c4b      	adds	r3, r1, #1
 800e662:	e7e7      	b.n	800e634 <_printf_float+0x1a4>
 800e664:	2900      	cmp	r1, #0
 800e666:	bfd4      	ite	le
 800e668:	f1c1 0202 	rsble	r2, r1, #2
 800e66c:	2201      	movgt	r2, #1
 800e66e:	4413      	add	r3, r2
 800e670:	e7e0      	b.n	800e634 <_printf_float+0x1a4>
 800e672:	6823      	ldr	r3, [r4, #0]
 800e674:	055a      	lsls	r2, r3, #21
 800e676:	d407      	bmi.n	800e688 <_printf_float+0x1f8>
 800e678:	6923      	ldr	r3, [r4, #16]
 800e67a:	4642      	mov	r2, r8
 800e67c:	4631      	mov	r1, r6
 800e67e:	4628      	mov	r0, r5
 800e680:	47b8      	blx	r7
 800e682:	3001      	adds	r0, #1
 800e684:	d12c      	bne.n	800e6e0 <_printf_float+0x250>
 800e686:	e764      	b.n	800e552 <_printf_float+0xc2>
 800e688:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e68c:	f240 80e0 	bls.w	800e850 <_printf_float+0x3c0>
 800e690:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e694:	2200      	movs	r2, #0
 800e696:	2300      	movs	r3, #0
 800e698:	f7f2 fa2e 	bl	8000af8 <__aeabi_dcmpeq>
 800e69c:	2800      	cmp	r0, #0
 800e69e:	d034      	beq.n	800e70a <_printf_float+0x27a>
 800e6a0:	4a37      	ldr	r2, [pc, #220]	; (800e780 <_printf_float+0x2f0>)
 800e6a2:	2301      	movs	r3, #1
 800e6a4:	4631      	mov	r1, r6
 800e6a6:	4628      	mov	r0, r5
 800e6a8:	47b8      	blx	r7
 800e6aa:	3001      	adds	r0, #1
 800e6ac:	f43f af51 	beq.w	800e552 <_printf_float+0xc2>
 800e6b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e6b4:	429a      	cmp	r2, r3
 800e6b6:	db02      	blt.n	800e6be <_printf_float+0x22e>
 800e6b8:	6823      	ldr	r3, [r4, #0]
 800e6ba:	07d8      	lsls	r0, r3, #31
 800e6bc:	d510      	bpl.n	800e6e0 <_printf_float+0x250>
 800e6be:	ee18 3a10 	vmov	r3, s16
 800e6c2:	4652      	mov	r2, sl
 800e6c4:	4631      	mov	r1, r6
 800e6c6:	4628      	mov	r0, r5
 800e6c8:	47b8      	blx	r7
 800e6ca:	3001      	adds	r0, #1
 800e6cc:	f43f af41 	beq.w	800e552 <_printf_float+0xc2>
 800e6d0:	f04f 0800 	mov.w	r8, #0
 800e6d4:	f104 091a 	add.w	r9, r4, #26
 800e6d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e6da:	3b01      	subs	r3, #1
 800e6dc:	4543      	cmp	r3, r8
 800e6de:	dc09      	bgt.n	800e6f4 <_printf_float+0x264>
 800e6e0:	6823      	ldr	r3, [r4, #0]
 800e6e2:	079b      	lsls	r3, r3, #30
 800e6e4:	f100 8105 	bmi.w	800e8f2 <_printf_float+0x462>
 800e6e8:	68e0      	ldr	r0, [r4, #12]
 800e6ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e6ec:	4298      	cmp	r0, r3
 800e6ee:	bfb8      	it	lt
 800e6f0:	4618      	movlt	r0, r3
 800e6f2:	e730      	b.n	800e556 <_printf_float+0xc6>
 800e6f4:	2301      	movs	r3, #1
 800e6f6:	464a      	mov	r2, r9
 800e6f8:	4631      	mov	r1, r6
 800e6fa:	4628      	mov	r0, r5
 800e6fc:	47b8      	blx	r7
 800e6fe:	3001      	adds	r0, #1
 800e700:	f43f af27 	beq.w	800e552 <_printf_float+0xc2>
 800e704:	f108 0801 	add.w	r8, r8, #1
 800e708:	e7e6      	b.n	800e6d8 <_printf_float+0x248>
 800e70a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	dc39      	bgt.n	800e784 <_printf_float+0x2f4>
 800e710:	4a1b      	ldr	r2, [pc, #108]	; (800e780 <_printf_float+0x2f0>)
 800e712:	2301      	movs	r3, #1
 800e714:	4631      	mov	r1, r6
 800e716:	4628      	mov	r0, r5
 800e718:	47b8      	blx	r7
 800e71a:	3001      	adds	r0, #1
 800e71c:	f43f af19 	beq.w	800e552 <_printf_float+0xc2>
 800e720:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e724:	4313      	orrs	r3, r2
 800e726:	d102      	bne.n	800e72e <_printf_float+0x29e>
 800e728:	6823      	ldr	r3, [r4, #0]
 800e72a:	07d9      	lsls	r1, r3, #31
 800e72c:	d5d8      	bpl.n	800e6e0 <_printf_float+0x250>
 800e72e:	ee18 3a10 	vmov	r3, s16
 800e732:	4652      	mov	r2, sl
 800e734:	4631      	mov	r1, r6
 800e736:	4628      	mov	r0, r5
 800e738:	47b8      	blx	r7
 800e73a:	3001      	adds	r0, #1
 800e73c:	f43f af09 	beq.w	800e552 <_printf_float+0xc2>
 800e740:	f04f 0900 	mov.w	r9, #0
 800e744:	f104 0a1a 	add.w	sl, r4, #26
 800e748:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e74a:	425b      	negs	r3, r3
 800e74c:	454b      	cmp	r3, r9
 800e74e:	dc01      	bgt.n	800e754 <_printf_float+0x2c4>
 800e750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e752:	e792      	b.n	800e67a <_printf_float+0x1ea>
 800e754:	2301      	movs	r3, #1
 800e756:	4652      	mov	r2, sl
 800e758:	4631      	mov	r1, r6
 800e75a:	4628      	mov	r0, r5
 800e75c:	47b8      	blx	r7
 800e75e:	3001      	adds	r0, #1
 800e760:	f43f aef7 	beq.w	800e552 <_printf_float+0xc2>
 800e764:	f109 0901 	add.w	r9, r9, #1
 800e768:	e7ee      	b.n	800e748 <_printf_float+0x2b8>
 800e76a:	bf00      	nop
 800e76c:	7fefffff 	.word	0x7fefffff
 800e770:	080200b0 	.word	0x080200b0
 800e774:	080200b4 	.word	0x080200b4
 800e778:	080200bc 	.word	0x080200bc
 800e77c:	080200b8 	.word	0x080200b8
 800e780:	080200c0 	.word	0x080200c0
 800e784:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e786:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e788:	429a      	cmp	r2, r3
 800e78a:	bfa8      	it	ge
 800e78c:	461a      	movge	r2, r3
 800e78e:	2a00      	cmp	r2, #0
 800e790:	4691      	mov	r9, r2
 800e792:	dc37      	bgt.n	800e804 <_printf_float+0x374>
 800e794:	f04f 0b00 	mov.w	fp, #0
 800e798:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e79c:	f104 021a 	add.w	r2, r4, #26
 800e7a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e7a2:	9305      	str	r3, [sp, #20]
 800e7a4:	eba3 0309 	sub.w	r3, r3, r9
 800e7a8:	455b      	cmp	r3, fp
 800e7aa:	dc33      	bgt.n	800e814 <_printf_float+0x384>
 800e7ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e7b0:	429a      	cmp	r2, r3
 800e7b2:	db3b      	blt.n	800e82c <_printf_float+0x39c>
 800e7b4:	6823      	ldr	r3, [r4, #0]
 800e7b6:	07da      	lsls	r2, r3, #31
 800e7b8:	d438      	bmi.n	800e82c <_printf_float+0x39c>
 800e7ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e7bc:	9a05      	ldr	r2, [sp, #20]
 800e7be:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e7c0:	1a9a      	subs	r2, r3, r2
 800e7c2:	eba3 0901 	sub.w	r9, r3, r1
 800e7c6:	4591      	cmp	r9, r2
 800e7c8:	bfa8      	it	ge
 800e7ca:	4691      	movge	r9, r2
 800e7cc:	f1b9 0f00 	cmp.w	r9, #0
 800e7d0:	dc35      	bgt.n	800e83e <_printf_float+0x3ae>
 800e7d2:	f04f 0800 	mov.w	r8, #0
 800e7d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e7da:	f104 0a1a 	add.w	sl, r4, #26
 800e7de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e7e2:	1a9b      	subs	r3, r3, r2
 800e7e4:	eba3 0309 	sub.w	r3, r3, r9
 800e7e8:	4543      	cmp	r3, r8
 800e7ea:	f77f af79 	ble.w	800e6e0 <_printf_float+0x250>
 800e7ee:	2301      	movs	r3, #1
 800e7f0:	4652      	mov	r2, sl
 800e7f2:	4631      	mov	r1, r6
 800e7f4:	4628      	mov	r0, r5
 800e7f6:	47b8      	blx	r7
 800e7f8:	3001      	adds	r0, #1
 800e7fa:	f43f aeaa 	beq.w	800e552 <_printf_float+0xc2>
 800e7fe:	f108 0801 	add.w	r8, r8, #1
 800e802:	e7ec      	b.n	800e7de <_printf_float+0x34e>
 800e804:	4613      	mov	r3, r2
 800e806:	4631      	mov	r1, r6
 800e808:	4642      	mov	r2, r8
 800e80a:	4628      	mov	r0, r5
 800e80c:	47b8      	blx	r7
 800e80e:	3001      	adds	r0, #1
 800e810:	d1c0      	bne.n	800e794 <_printf_float+0x304>
 800e812:	e69e      	b.n	800e552 <_printf_float+0xc2>
 800e814:	2301      	movs	r3, #1
 800e816:	4631      	mov	r1, r6
 800e818:	4628      	mov	r0, r5
 800e81a:	9205      	str	r2, [sp, #20]
 800e81c:	47b8      	blx	r7
 800e81e:	3001      	adds	r0, #1
 800e820:	f43f ae97 	beq.w	800e552 <_printf_float+0xc2>
 800e824:	9a05      	ldr	r2, [sp, #20]
 800e826:	f10b 0b01 	add.w	fp, fp, #1
 800e82a:	e7b9      	b.n	800e7a0 <_printf_float+0x310>
 800e82c:	ee18 3a10 	vmov	r3, s16
 800e830:	4652      	mov	r2, sl
 800e832:	4631      	mov	r1, r6
 800e834:	4628      	mov	r0, r5
 800e836:	47b8      	blx	r7
 800e838:	3001      	adds	r0, #1
 800e83a:	d1be      	bne.n	800e7ba <_printf_float+0x32a>
 800e83c:	e689      	b.n	800e552 <_printf_float+0xc2>
 800e83e:	9a05      	ldr	r2, [sp, #20]
 800e840:	464b      	mov	r3, r9
 800e842:	4442      	add	r2, r8
 800e844:	4631      	mov	r1, r6
 800e846:	4628      	mov	r0, r5
 800e848:	47b8      	blx	r7
 800e84a:	3001      	adds	r0, #1
 800e84c:	d1c1      	bne.n	800e7d2 <_printf_float+0x342>
 800e84e:	e680      	b.n	800e552 <_printf_float+0xc2>
 800e850:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e852:	2a01      	cmp	r2, #1
 800e854:	dc01      	bgt.n	800e85a <_printf_float+0x3ca>
 800e856:	07db      	lsls	r3, r3, #31
 800e858:	d538      	bpl.n	800e8cc <_printf_float+0x43c>
 800e85a:	2301      	movs	r3, #1
 800e85c:	4642      	mov	r2, r8
 800e85e:	4631      	mov	r1, r6
 800e860:	4628      	mov	r0, r5
 800e862:	47b8      	blx	r7
 800e864:	3001      	adds	r0, #1
 800e866:	f43f ae74 	beq.w	800e552 <_printf_float+0xc2>
 800e86a:	ee18 3a10 	vmov	r3, s16
 800e86e:	4652      	mov	r2, sl
 800e870:	4631      	mov	r1, r6
 800e872:	4628      	mov	r0, r5
 800e874:	47b8      	blx	r7
 800e876:	3001      	adds	r0, #1
 800e878:	f43f ae6b 	beq.w	800e552 <_printf_float+0xc2>
 800e87c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e880:	2200      	movs	r2, #0
 800e882:	2300      	movs	r3, #0
 800e884:	f7f2 f938 	bl	8000af8 <__aeabi_dcmpeq>
 800e888:	b9d8      	cbnz	r0, 800e8c2 <_printf_float+0x432>
 800e88a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e88c:	f108 0201 	add.w	r2, r8, #1
 800e890:	3b01      	subs	r3, #1
 800e892:	4631      	mov	r1, r6
 800e894:	4628      	mov	r0, r5
 800e896:	47b8      	blx	r7
 800e898:	3001      	adds	r0, #1
 800e89a:	d10e      	bne.n	800e8ba <_printf_float+0x42a>
 800e89c:	e659      	b.n	800e552 <_printf_float+0xc2>
 800e89e:	2301      	movs	r3, #1
 800e8a0:	4652      	mov	r2, sl
 800e8a2:	4631      	mov	r1, r6
 800e8a4:	4628      	mov	r0, r5
 800e8a6:	47b8      	blx	r7
 800e8a8:	3001      	adds	r0, #1
 800e8aa:	f43f ae52 	beq.w	800e552 <_printf_float+0xc2>
 800e8ae:	f108 0801 	add.w	r8, r8, #1
 800e8b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e8b4:	3b01      	subs	r3, #1
 800e8b6:	4543      	cmp	r3, r8
 800e8b8:	dcf1      	bgt.n	800e89e <_printf_float+0x40e>
 800e8ba:	464b      	mov	r3, r9
 800e8bc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e8c0:	e6dc      	b.n	800e67c <_printf_float+0x1ec>
 800e8c2:	f04f 0800 	mov.w	r8, #0
 800e8c6:	f104 0a1a 	add.w	sl, r4, #26
 800e8ca:	e7f2      	b.n	800e8b2 <_printf_float+0x422>
 800e8cc:	2301      	movs	r3, #1
 800e8ce:	4642      	mov	r2, r8
 800e8d0:	e7df      	b.n	800e892 <_printf_float+0x402>
 800e8d2:	2301      	movs	r3, #1
 800e8d4:	464a      	mov	r2, r9
 800e8d6:	4631      	mov	r1, r6
 800e8d8:	4628      	mov	r0, r5
 800e8da:	47b8      	blx	r7
 800e8dc:	3001      	adds	r0, #1
 800e8de:	f43f ae38 	beq.w	800e552 <_printf_float+0xc2>
 800e8e2:	f108 0801 	add.w	r8, r8, #1
 800e8e6:	68e3      	ldr	r3, [r4, #12]
 800e8e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e8ea:	1a5b      	subs	r3, r3, r1
 800e8ec:	4543      	cmp	r3, r8
 800e8ee:	dcf0      	bgt.n	800e8d2 <_printf_float+0x442>
 800e8f0:	e6fa      	b.n	800e6e8 <_printf_float+0x258>
 800e8f2:	f04f 0800 	mov.w	r8, #0
 800e8f6:	f104 0919 	add.w	r9, r4, #25
 800e8fa:	e7f4      	b.n	800e8e6 <_printf_float+0x456>

0800e8fc <_printf_common>:
 800e8fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e900:	4616      	mov	r6, r2
 800e902:	4699      	mov	r9, r3
 800e904:	688a      	ldr	r2, [r1, #8]
 800e906:	690b      	ldr	r3, [r1, #16]
 800e908:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e90c:	4293      	cmp	r3, r2
 800e90e:	bfb8      	it	lt
 800e910:	4613      	movlt	r3, r2
 800e912:	6033      	str	r3, [r6, #0]
 800e914:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e918:	4607      	mov	r7, r0
 800e91a:	460c      	mov	r4, r1
 800e91c:	b10a      	cbz	r2, 800e922 <_printf_common+0x26>
 800e91e:	3301      	adds	r3, #1
 800e920:	6033      	str	r3, [r6, #0]
 800e922:	6823      	ldr	r3, [r4, #0]
 800e924:	0699      	lsls	r1, r3, #26
 800e926:	bf42      	ittt	mi
 800e928:	6833      	ldrmi	r3, [r6, #0]
 800e92a:	3302      	addmi	r3, #2
 800e92c:	6033      	strmi	r3, [r6, #0]
 800e92e:	6825      	ldr	r5, [r4, #0]
 800e930:	f015 0506 	ands.w	r5, r5, #6
 800e934:	d106      	bne.n	800e944 <_printf_common+0x48>
 800e936:	f104 0a19 	add.w	sl, r4, #25
 800e93a:	68e3      	ldr	r3, [r4, #12]
 800e93c:	6832      	ldr	r2, [r6, #0]
 800e93e:	1a9b      	subs	r3, r3, r2
 800e940:	42ab      	cmp	r3, r5
 800e942:	dc26      	bgt.n	800e992 <_printf_common+0x96>
 800e944:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e948:	1e13      	subs	r3, r2, #0
 800e94a:	6822      	ldr	r2, [r4, #0]
 800e94c:	bf18      	it	ne
 800e94e:	2301      	movne	r3, #1
 800e950:	0692      	lsls	r2, r2, #26
 800e952:	d42b      	bmi.n	800e9ac <_printf_common+0xb0>
 800e954:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e958:	4649      	mov	r1, r9
 800e95a:	4638      	mov	r0, r7
 800e95c:	47c0      	blx	r8
 800e95e:	3001      	adds	r0, #1
 800e960:	d01e      	beq.n	800e9a0 <_printf_common+0xa4>
 800e962:	6823      	ldr	r3, [r4, #0]
 800e964:	68e5      	ldr	r5, [r4, #12]
 800e966:	6832      	ldr	r2, [r6, #0]
 800e968:	f003 0306 	and.w	r3, r3, #6
 800e96c:	2b04      	cmp	r3, #4
 800e96e:	bf08      	it	eq
 800e970:	1aad      	subeq	r5, r5, r2
 800e972:	68a3      	ldr	r3, [r4, #8]
 800e974:	6922      	ldr	r2, [r4, #16]
 800e976:	bf0c      	ite	eq
 800e978:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e97c:	2500      	movne	r5, #0
 800e97e:	4293      	cmp	r3, r2
 800e980:	bfc4      	itt	gt
 800e982:	1a9b      	subgt	r3, r3, r2
 800e984:	18ed      	addgt	r5, r5, r3
 800e986:	2600      	movs	r6, #0
 800e988:	341a      	adds	r4, #26
 800e98a:	42b5      	cmp	r5, r6
 800e98c:	d11a      	bne.n	800e9c4 <_printf_common+0xc8>
 800e98e:	2000      	movs	r0, #0
 800e990:	e008      	b.n	800e9a4 <_printf_common+0xa8>
 800e992:	2301      	movs	r3, #1
 800e994:	4652      	mov	r2, sl
 800e996:	4649      	mov	r1, r9
 800e998:	4638      	mov	r0, r7
 800e99a:	47c0      	blx	r8
 800e99c:	3001      	adds	r0, #1
 800e99e:	d103      	bne.n	800e9a8 <_printf_common+0xac>
 800e9a0:	f04f 30ff 	mov.w	r0, #4294967295
 800e9a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9a8:	3501      	adds	r5, #1
 800e9aa:	e7c6      	b.n	800e93a <_printf_common+0x3e>
 800e9ac:	18e1      	adds	r1, r4, r3
 800e9ae:	1c5a      	adds	r2, r3, #1
 800e9b0:	2030      	movs	r0, #48	; 0x30
 800e9b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e9b6:	4422      	add	r2, r4
 800e9b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e9bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e9c0:	3302      	adds	r3, #2
 800e9c2:	e7c7      	b.n	800e954 <_printf_common+0x58>
 800e9c4:	2301      	movs	r3, #1
 800e9c6:	4622      	mov	r2, r4
 800e9c8:	4649      	mov	r1, r9
 800e9ca:	4638      	mov	r0, r7
 800e9cc:	47c0      	blx	r8
 800e9ce:	3001      	adds	r0, #1
 800e9d0:	d0e6      	beq.n	800e9a0 <_printf_common+0xa4>
 800e9d2:	3601      	adds	r6, #1
 800e9d4:	e7d9      	b.n	800e98a <_printf_common+0x8e>
	...

0800e9d8 <_printf_i>:
 800e9d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e9dc:	7e0f      	ldrb	r7, [r1, #24]
 800e9de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e9e0:	2f78      	cmp	r7, #120	; 0x78
 800e9e2:	4691      	mov	r9, r2
 800e9e4:	4680      	mov	r8, r0
 800e9e6:	460c      	mov	r4, r1
 800e9e8:	469a      	mov	sl, r3
 800e9ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e9ee:	d807      	bhi.n	800ea00 <_printf_i+0x28>
 800e9f0:	2f62      	cmp	r7, #98	; 0x62
 800e9f2:	d80a      	bhi.n	800ea0a <_printf_i+0x32>
 800e9f4:	2f00      	cmp	r7, #0
 800e9f6:	f000 80d8 	beq.w	800ebaa <_printf_i+0x1d2>
 800e9fa:	2f58      	cmp	r7, #88	; 0x58
 800e9fc:	f000 80a3 	beq.w	800eb46 <_printf_i+0x16e>
 800ea00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ea04:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ea08:	e03a      	b.n	800ea80 <_printf_i+0xa8>
 800ea0a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ea0e:	2b15      	cmp	r3, #21
 800ea10:	d8f6      	bhi.n	800ea00 <_printf_i+0x28>
 800ea12:	a101      	add	r1, pc, #4	; (adr r1, 800ea18 <_printf_i+0x40>)
 800ea14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ea18:	0800ea71 	.word	0x0800ea71
 800ea1c:	0800ea85 	.word	0x0800ea85
 800ea20:	0800ea01 	.word	0x0800ea01
 800ea24:	0800ea01 	.word	0x0800ea01
 800ea28:	0800ea01 	.word	0x0800ea01
 800ea2c:	0800ea01 	.word	0x0800ea01
 800ea30:	0800ea85 	.word	0x0800ea85
 800ea34:	0800ea01 	.word	0x0800ea01
 800ea38:	0800ea01 	.word	0x0800ea01
 800ea3c:	0800ea01 	.word	0x0800ea01
 800ea40:	0800ea01 	.word	0x0800ea01
 800ea44:	0800eb91 	.word	0x0800eb91
 800ea48:	0800eab5 	.word	0x0800eab5
 800ea4c:	0800eb73 	.word	0x0800eb73
 800ea50:	0800ea01 	.word	0x0800ea01
 800ea54:	0800ea01 	.word	0x0800ea01
 800ea58:	0800ebb3 	.word	0x0800ebb3
 800ea5c:	0800ea01 	.word	0x0800ea01
 800ea60:	0800eab5 	.word	0x0800eab5
 800ea64:	0800ea01 	.word	0x0800ea01
 800ea68:	0800ea01 	.word	0x0800ea01
 800ea6c:	0800eb7b 	.word	0x0800eb7b
 800ea70:	682b      	ldr	r3, [r5, #0]
 800ea72:	1d1a      	adds	r2, r3, #4
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	602a      	str	r2, [r5, #0]
 800ea78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ea7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ea80:	2301      	movs	r3, #1
 800ea82:	e0a3      	b.n	800ebcc <_printf_i+0x1f4>
 800ea84:	6820      	ldr	r0, [r4, #0]
 800ea86:	6829      	ldr	r1, [r5, #0]
 800ea88:	0606      	lsls	r6, r0, #24
 800ea8a:	f101 0304 	add.w	r3, r1, #4
 800ea8e:	d50a      	bpl.n	800eaa6 <_printf_i+0xce>
 800ea90:	680e      	ldr	r6, [r1, #0]
 800ea92:	602b      	str	r3, [r5, #0]
 800ea94:	2e00      	cmp	r6, #0
 800ea96:	da03      	bge.n	800eaa0 <_printf_i+0xc8>
 800ea98:	232d      	movs	r3, #45	; 0x2d
 800ea9a:	4276      	negs	r6, r6
 800ea9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800eaa0:	485e      	ldr	r0, [pc, #376]	; (800ec1c <_printf_i+0x244>)
 800eaa2:	230a      	movs	r3, #10
 800eaa4:	e019      	b.n	800eada <_printf_i+0x102>
 800eaa6:	680e      	ldr	r6, [r1, #0]
 800eaa8:	602b      	str	r3, [r5, #0]
 800eaaa:	f010 0f40 	tst.w	r0, #64	; 0x40
 800eaae:	bf18      	it	ne
 800eab0:	b236      	sxthne	r6, r6
 800eab2:	e7ef      	b.n	800ea94 <_printf_i+0xbc>
 800eab4:	682b      	ldr	r3, [r5, #0]
 800eab6:	6820      	ldr	r0, [r4, #0]
 800eab8:	1d19      	adds	r1, r3, #4
 800eaba:	6029      	str	r1, [r5, #0]
 800eabc:	0601      	lsls	r1, r0, #24
 800eabe:	d501      	bpl.n	800eac4 <_printf_i+0xec>
 800eac0:	681e      	ldr	r6, [r3, #0]
 800eac2:	e002      	b.n	800eaca <_printf_i+0xf2>
 800eac4:	0646      	lsls	r6, r0, #25
 800eac6:	d5fb      	bpl.n	800eac0 <_printf_i+0xe8>
 800eac8:	881e      	ldrh	r6, [r3, #0]
 800eaca:	4854      	ldr	r0, [pc, #336]	; (800ec1c <_printf_i+0x244>)
 800eacc:	2f6f      	cmp	r7, #111	; 0x6f
 800eace:	bf0c      	ite	eq
 800ead0:	2308      	moveq	r3, #8
 800ead2:	230a      	movne	r3, #10
 800ead4:	2100      	movs	r1, #0
 800ead6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800eada:	6865      	ldr	r5, [r4, #4]
 800eadc:	60a5      	str	r5, [r4, #8]
 800eade:	2d00      	cmp	r5, #0
 800eae0:	bfa2      	ittt	ge
 800eae2:	6821      	ldrge	r1, [r4, #0]
 800eae4:	f021 0104 	bicge.w	r1, r1, #4
 800eae8:	6021      	strge	r1, [r4, #0]
 800eaea:	b90e      	cbnz	r6, 800eaf0 <_printf_i+0x118>
 800eaec:	2d00      	cmp	r5, #0
 800eaee:	d04d      	beq.n	800eb8c <_printf_i+0x1b4>
 800eaf0:	4615      	mov	r5, r2
 800eaf2:	fbb6 f1f3 	udiv	r1, r6, r3
 800eaf6:	fb03 6711 	mls	r7, r3, r1, r6
 800eafa:	5dc7      	ldrb	r7, [r0, r7]
 800eafc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800eb00:	4637      	mov	r7, r6
 800eb02:	42bb      	cmp	r3, r7
 800eb04:	460e      	mov	r6, r1
 800eb06:	d9f4      	bls.n	800eaf2 <_printf_i+0x11a>
 800eb08:	2b08      	cmp	r3, #8
 800eb0a:	d10b      	bne.n	800eb24 <_printf_i+0x14c>
 800eb0c:	6823      	ldr	r3, [r4, #0]
 800eb0e:	07de      	lsls	r6, r3, #31
 800eb10:	d508      	bpl.n	800eb24 <_printf_i+0x14c>
 800eb12:	6923      	ldr	r3, [r4, #16]
 800eb14:	6861      	ldr	r1, [r4, #4]
 800eb16:	4299      	cmp	r1, r3
 800eb18:	bfde      	ittt	le
 800eb1a:	2330      	movle	r3, #48	; 0x30
 800eb1c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800eb20:	f105 35ff 	addle.w	r5, r5, #4294967295
 800eb24:	1b52      	subs	r2, r2, r5
 800eb26:	6122      	str	r2, [r4, #16]
 800eb28:	f8cd a000 	str.w	sl, [sp]
 800eb2c:	464b      	mov	r3, r9
 800eb2e:	aa03      	add	r2, sp, #12
 800eb30:	4621      	mov	r1, r4
 800eb32:	4640      	mov	r0, r8
 800eb34:	f7ff fee2 	bl	800e8fc <_printf_common>
 800eb38:	3001      	adds	r0, #1
 800eb3a:	d14c      	bne.n	800ebd6 <_printf_i+0x1fe>
 800eb3c:	f04f 30ff 	mov.w	r0, #4294967295
 800eb40:	b004      	add	sp, #16
 800eb42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb46:	4835      	ldr	r0, [pc, #212]	; (800ec1c <_printf_i+0x244>)
 800eb48:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800eb4c:	6829      	ldr	r1, [r5, #0]
 800eb4e:	6823      	ldr	r3, [r4, #0]
 800eb50:	f851 6b04 	ldr.w	r6, [r1], #4
 800eb54:	6029      	str	r1, [r5, #0]
 800eb56:	061d      	lsls	r5, r3, #24
 800eb58:	d514      	bpl.n	800eb84 <_printf_i+0x1ac>
 800eb5a:	07df      	lsls	r7, r3, #31
 800eb5c:	bf44      	itt	mi
 800eb5e:	f043 0320 	orrmi.w	r3, r3, #32
 800eb62:	6023      	strmi	r3, [r4, #0]
 800eb64:	b91e      	cbnz	r6, 800eb6e <_printf_i+0x196>
 800eb66:	6823      	ldr	r3, [r4, #0]
 800eb68:	f023 0320 	bic.w	r3, r3, #32
 800eb6c:	6023      	str	r3, [r4, #0]
 800eb6e:	2310      	movs	r3, #16
 800eb70:	e7b0      	b.n	800ead4 <_printf_i+0xfc>
 800eb72:	6823      	ldr	r3, [r4, #0]
 800eb74:	f043 0320 	orr.w	r3, r3, #32
 800eb78:	6023      	str	r3, [r4, #0]
 800eb7a:	2378      	movs	r3, #120	; 0x78
 800eb7c:	4828      	ldr	r0, [pc, #160]	; (800ec20 <_printf_i+0x248>)
 800eb7e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800eb82:	e7e3      	b.n	800eb4c <_printf_i+0x174>
 800eb84:	0659      	lsls	r1, r3, #25
 800eb86:	bf48      	it	mi
 800eb88:	b2b6      	uxthmi	r6, r6
 800eb8a:	e7e6      	b.n	800eb5a <_printf_i+0x182>
 800eb8c:	4615      	mov	r5, r2
 800eb8e:	e7bb      	b.n	800eb08 <_printf_i+0x130>
 800eb90:	682b      	ldr	r3, [r5, #0]
 800eb92:	6826      	ldr	r6, [r4, #0]
 800eb94:	6961      	ldr	r1, [r4, #20]
 800eb96:	1d18      	adds	r0, r3, #4
 800eb98:	6028      	str	r0, [r5, #0]
 800eb9a:	0635      	lsls	r5, r6, #24
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	d501      	bpl.n	800eba4 <_printf_i+0x1cc>
 800eba0:	6019      	str	r1, [r3, #0]
 800eba2:	e002      	b.n	800ebaa <_printf_i+0x1d2>
 800eba4:	0670      	lsls	r0, r6, #25
 800eba6:	d5fb      	bpl.n	800eba0 <_printf_i+0x1c8>
 800eba8:	8019      	strh	r1, [r3, #0]
 800ebaa:	2300      	movs	r3, #0
 800ebac:	6123      	str	r3, [r4, #16]
 800ebae:	4615      	mov	r5, r2
 800ebb0:	e7ba      	b.n	800eb28 <_printf_i+0x150>
 800ebb2:	682b      	ldr	r3, [r5, #0]
 800ebb4:	1d1a      	adds	r2, r3, #4
 800ebb6:	602a      	str	r2, [r5, #0]
 800ebb8:	681d      	ldr	r5, [r3, #0]
 800ebba:	6862      	ldr	r2, [r4, #4]
 800ebbc:	2100      	movs	r1, #0
 800ebbe:	4628      	mov	r0, r5
 800ebc0:	f7f1 fb26 	bl	8000210 <memchr>
 800ebc4:	b108      	cbz	r0, 800ebca <_printf_i+0x1f2>
 800ebc6:	1b40      	subs	r0, r0, r5
 800ebc8:	6060      	str	r0, [r4, #4]
 800ebca:	6863      	ldr	r3, [r4, #4]
 800ebcc:	6123      	str	r3, [r4, #16]
 800ebce:	2300      	movs	r3, #0
 800ebd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ebd4:	e7a8      	b.n	800eb28 <_printf_i+0x150>
 800ebd6:	6923      	ldr	r3, [r4, #16]
 800ebd8:	462a      	mov	r2, r5
 800ebda:	4649      	mov	r1, r9
 800ebdc:	4640      	mov	r0, r8
 800ebde:	47d0      	blx	sl
 800ebe0:	3001      	adds	r0, #1
 800ebe2:	d0ab      	beq.n	800eb3c <_printf_i+0x164>
 800ebe4:	6823      	ldr	r3, [r4, #0]
 800ebe6:	079b      	lsls	r3, r3, #30
 800ebe8:	d413      	bmi.n	800ec12 <_printf_i+0x23a>
 800ebea:	68e0      	ldr	r0, [r4, #12]
 800ebec:	9b03      	ldr	r3, [sp, #12]
 800ebee:	4298      	cmp	r0, r3
 800ebf0:	bfb8      	it	lt
 800ebf2:	4618      	movlt	r0, r3
 800ebf4:	e7a4      	b.n	800eb40 <_printf_i+0x168>
 800ebf6:	2301      	movs	r3, #1
 800ebf8:	4632      	mov	r2, r6
 800ebfa:	4649      	mov	r1, r9
 800ebfc:	4640      	mov	r0, r8
 800ebfe:	47d0      	blx	sl
 800ec00:	3001      	adds	r0, #1
 800ec02:	d09b      	beq.n	800eb3c <_printf_i+0x164>
 800ec04:	3501      	adds	r5, #1
 800ec06:	68e3      	ldr	r3, [r4, #12]
 800ec08:	9903      	ldr	r1, [sp, #12]
 800ec0a:	1a5b      	subs	r3, r3, r1
 800ec0c:	42ab      	cmp	r3, r5
 800ec0e:	dcf2      	bgt.n	800ebf6 <_printf_i+0x21e>
 800ec10:	e7eb      	b.n	800ebea <_printf_i+0x212>
 800ec12:	2500      	movs	r5, #0
 800ec14:	f104 0619 	add.w	r6, r4, #25
 800ec18:	e7f5      	b.n	800ec06 <_printf_i+0x22e>
 800ec1a:	bf00      	nop
 800ec1c:	080200c2 	.word	0x080200c2
 800ec20:	080200d3 	.word	0x080200d3

0800ec24 <_sbrk_r>:
 800ec24:	b538      	push	{r3, r4, r5, lr}
 800ec26:	4d06      	ldr	r5, [pc, #24]	; (800ec40 <_sbrk_r+0x1c>)
 800ec28:	2300      	movs	r3, #0
 800ec2a:	4604      	mov	r4, r0
 800ec2c:	4608      	mov	r0, r1
 800ec2e:	602b      	str	r3, [r5, #0]
 800ec30:	f7f2 fd3c 	bl	80016ac <_sbrk>
 800ec34:	1c43      	adds	r3, r0, #1
 800ec36:	d102      	bne.n	800ec3e <_sbrk_r+0x1a>
 800ec38:	682b      	ldr	r3, [r5, #0]
 800ec3a:	b103      	cbz	r3, 800ec3e <_sbrk_r+0x1a>
 800ec3c:	6023      	str	r3, [r4, #0]
 800ec3e:	bd38      	pop	{r3, r4, r5, pc}
 800ec40:	2000cec8 	.word	0x2000cec8

0800ec44 <strcpy>:
 800ec44:	4603      	mov	r3, r0
 800ec46:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ec4a:	f803 2b01 	strb.w	r2, [r3], #1
 800ec4e:	2a00      	cmp	r2, #0
 800ec50:	d1f9      	bne.n	800ec46 <strcpy+0x2>
 800ec52:	4770      	bx	lr

0800ec54 <sulp>:
 800ec54:	b570      	push	{r4, r5, r6, lr}
 800ec56:	4604      	mov	r4, r0
 800ec58:	460d      	mov	r5, r1
 800ec5a:	ec45 4b10 	vmov	d0, r4, r5
 800ec5e:	4616      	mov	r6, r2
 800ec60:	f002 ff98 	bl	8011b94 <__ulp>
 800ec64:	ec51 0b10 	vmov	r0, r1, d0
 800ec68:	b17e      	cbz	r6, 800ec8a <sulp+0x36>
 800ec6a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ec6e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	dd09      	ble.n	800ec8a <sulp+0x36>
 800ec76:	051b      	lsls	r3, r3, #20
 800ec78:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ec7c:	2400      	movs	r4, #0
 800ec7e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ec82:	4622      	mov	r2, r4
 800ec84:	462b      	mov	r3, r5
 800ec86:	f7f1 fccf 	bl	8000628 <__aeabi_dmul>
 800ec8a:	bd70      	pop	{r4, r5, r6, pc}
 800ec8c:	0000      	movs	r0, r0
	...

0800ec90 <_strtod_l>:
 800ec90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec94:	ed2d 8b02 	vpush	{d8}
 800ec98:	b09d      	sub	sp, #116	; 0x74
 800ec9a:	461f      	mov	r7, r3
 800ec9c:	2300      	movs	r3, #0
 800ec9e:	9318      	str	r3, [sp, #96]	; 0x60
 800eca0:	4ba2      	ldr	r3, [pc, #648]	; (800ef2c <_strtod_l+0x29c>)
 800eca2:	9213      	str	r2, [sp, #76]	; 0x4c
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	9305      	str	r3, [sp, #20]
 800eca8:	4604      	mov	r4, r0
 800ecaa:	4618      	mov	r0, r3
 800ecac:	4688      	mov	r8, r1
 800ecae:	f7f1 faa1 	bl	80001f4 <strlen>
 800ecb2:	f04f 0a00 	mov.w	sl, #0
 800ecb6:	4605      	mov	r5, r0
 800ecb8:	f04f 0b00 	mov.w	fp, #0
 800ecbc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ecc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ecc2:	781a      	ldrb	r2, [r3, #0]
 800ecc4:	2a2b      	cmp	r2, #43	; 0x2b
 800ecc6:	d04e      	beq.n	800ed66 <_strtod_l+0xd6>
 800ecc8:	d83b      	bhi.n	800ed42 <_strtod_l+0xb2>
 800ecca:	2a0d      	cmp	r2, #13
 800eccc:	d834      	bhi.n	800ed38 <_strtod_l+0xa8>
 800ecce:	2a08      	cmp	r2, #8
 800ecd0:	d834      	bhi.n	800ed3c <_strtod_l+0xac>
 800ecd2:	2a00      	cmp	r2, #0
 800ecd4:	d03e      	beq.n	800ed54 <_strtod_l+0xc4>
 800ecd6:	2300      	movs	r3, #0
 800ecd8:	930a      	str	r3, [sp, #40]	; 0x28
 800ecda:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800ecdc:	7833      	ldrb	r3, [r6, #0]
 800ecde:	2b30      	cmp	r3, #48	; 0x30
 800ece0:	f040 80b0 	bne.w	800ee44 <_strtod_l+0x1b4>
 800ece4:	7873      	ldrb	r3, [r6, #1]
 800ece6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ecea:	2b58      	cmp	r3, #88	; 0x58
 800ecec:	d168      	bne.n	800edc0 <_strtod_l+0x130>
 800ecee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ecf0:	9301      	str	r3, [sp, #4]
 800ecf2:	ab18      	add	r3, sp, #96	; 0x60
 800ecf4:	9702      	str	r7, [sp, #8]
 800ecf6:	9300      	str	r3, [sp, #0]
 800ecf8:	4a8d      	ldr	r2, [pc, #564]	; (800ef30 <_strtod_l+0x2a0>)
 800ecfa:	ab19      	add	r3, sp, #100	; 0x64
 800ecfc:	a917      	add	r1, sp, #92	; 0x5c
 800ecfe:	4620      	mov	r0, r4
 800ed00:	f002 f836 	bl	8010d70 <__gethex>
 800ed04:	f010 0707 	ands.w	r7, r0, #7
 800ed08:	4605      	mov	r5, r0
 800ed0a:	d005      	beq.n	800ed18 <_strtod_l+0x88>
 800ed0c:	2f06      	cmp	r7, #6
 800ed0e:	d12c      	bne.n	800ed6a <_strtod_l+0xda>
 800ed10:	3601      	adds	r6, #1
 800ed12:	2300      	movs	r3, #0
 800ed14:	9617      	str	r6, [sp, #92]	; 0x5c
 800ed16:	930a      	str	r3, [sp, #40]	; 0x28
 800ed18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	f040 8590 	bne.w	800f840 <_strtod_l+0xbb0>
 800ed20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed22:	b1eb      	cbz	r3, 800ed60 <_strtod_l+0xd0>
 800ed24:	4652      	mov	r2, sl
 800ed26:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ed2a:	ec43 2b10 	vmov	d0, r2, r3
 800ed2e:	b01d      	add	sp, #116	; 0x74
 800ed30:	ecbd 8b02 	vpop	{d8}
 800ed34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed38:	2a20      	cmp	r2, #32
 800ed3a:	d1cc      	bne.n	800ecd6 <_strtod_l+0x46>
 800ed3c:	3301      	adds	r3, #1
 800ed3e:	9317      	str	r3, [sp, #92]	; 0x5c
 800ed40:	e7be      	b.n	800ecc0 <_strtod_l+0x30>
 800ed42:	2a2d      	cmp	r2, #45	; 0x2d
 800ed44:	d1c7      	bne.n	800ecd6 <_strtod_l+0x46>
 800ed46:	2201      	movs	r2, #1
 800ed48:	920a      	str	r2, [sp, #40]	; 0x28
 800ed4a:	1c5a      	adds	r2, r3, #1
 800ed4c:	9217      	str	r2, [sp, #92]	; 0x5c
 800ed4e:	785b      	ldrb	r3, [r3, #1]
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d1c2      	bne.n	800ecda <_strtod_l+0x4a>
 800ed54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ed56:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	f040 856e 	bne.w	800f83c <_strtod_l+0xbac>
 800ed60:	4652      	mov	r2, sl
 800ed62:	465b      	mov	r3, fp
 800ed64:	e7e1      	b.n	800ed2a <_strtod_l+0x9a>
 800ed66:	2200      	movs	r2, #0
 800ed68:	e7ee      	b.n	800ed48 <_strtod_l+0xb8>
 800ed6a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ed6c:	b13a      	cbz	r2, 800ed7e <_strtod_l+0xee>
 800ed6e:	2135      	movs	r1, #53	; 0x35
 800ed70:	a81a      	add	r0, sp, #104	; 0x68
 800ed72:	f003 f81a 	bl	8011daa <__copybits>
 800ed76:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ed78:	4620      	mov	r0, r4
 800ed7a:	f002 fbd9 	bl	8011530 <_Bfree>
 800ed7e:	3f01      	subs	r7, #1
 800ed80:	2f04      	cmp	r7, #4
 800ed82:	d806      	bhi.n	800ed92 <_strtod_l+0x102>
 800ed84:	e8df f007 	tbb	[pc, r7]
 800ed88:	1714030a 	.word	0x1714030a
 800ed8c:	0a          	.byte	0x0a
 800ed8d:	00          	.byte	0x00
 800ed8e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800ed92:	0728      	lsls	r0, r5, #28
 800ed94:	d5c0      	bpl.n	800ed18 <_strtod_l+0x88>
 800ed96:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800ed9a:	e7bd      	b.n	800ed18 <_strtod_l+0x88>
 800ed9c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800eda0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800eda2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800eda6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800edaa:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800edae:	e7f0      	b.n	800ed92 <_strtod_l+0x102>
 800edb0:	f8df b180 	ldr.w	fp, [pc, #384]	; 800ef34 <_strtod_l+0x2a4>
 800edb4:	e7ed      	b.n	800ed92 <_strtod_l+0x102>
 800edb6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800edba:	f04f 3aff 	mov.w	sl, #4294967295
 800edbe:	e7e8      	b.n	800ed92 <_strtod_l+0x102>
 800edc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800edc2:	1c5a      	adds	r2, r3, #1
 800edc4:	9217      	str	r2, [sp, #92]	; 0x5c
 800edc6:	785b      	ldrb	r3, [r3, #1]
 800edc8:	2b30      	cmp	r3, #48	; 0x30
 800edca:	d0f9      	beq.n	800edc0 <_strtod_l+0x130>
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d0a3      	beq.n	800ed18 <_strtod_l+0x88>
 800edd0:	2301      	movs	r3, #1
 800edd2:	f04f 0900 	mov.w	r9, #0
 800edd6:	9304      	str	r3, [sp, #16]
 800edd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800edda:	9308      	str	r3, [sp, #32]
 800eddc:	f8cd 901c 	str.w	r9, [sp, #28]
 800ede0:	464f      	mov	r7, r9
 800ede2:	220a      	movs	r2, #10
 800ede4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ede6:	7806      	ldrb	r6, [r0, #0]
 800ede8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800edec:	b2d9      	uxtb	r1, r3
 800edee:	2909      	cmp	r1, #9
 800edf0:	d92a      	bls.n	800ee48 <_strtod_l+0x1b8>
 800edf2:	9905      	ldr	r1, [sp, #20]
 800edf4:	462a      	mov	r2, r5
 800edf6:	f003 f9e0 	bl	80121ba <strncmp>
 800edfa:	b398      	cbz	r0, 800ee64 <_strtod_l+0x1d4>
 800edfc:	2000      	movs	r0, #0
 800edfe:	4632      	mov	r2, r6
 800ee00:	463d      	mov	r5, r7
 800ee02:	9005      	str	r0, [sp, #20]
 800ee04:	4603      	mov	r3, r0
 800ee06:	2a65      	cmp	r2, #101	; 0x65
 800ee08:	d001      	beq.n	800ee0e <_strtod_l+0x17e>
 800ee0a:	2a45      	cmp	r2, #69	; 0x45
 800ee0c:	d118      	bne.n	800ee40 <_strtod_l+0x1b0>
 800ee0e:	b91d      	cbnz	r5, 800ee18 <_strtod_l+0x188>
 800ee10:	9a04      	ldr	r2, [sp, #16]
 800ee12:	4302      	orrs	r2, r0
 800ee14:	d09e      	beq.n	800ed54 <_strtod_l+0xc4>
 800ee16:	2500      	movs	r5, #0
 800ee18:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800ee1c:	f108 0201 	add.w	r2, r8, #1
 800ee20:	9217      	str	r2, [sp, #92]	; 0x5c
 800ee22:	f898 2001 	ldrb.w	r2, [r8, #1]
 800ee26:	2a2b      	cmp	r2, #43	; 0x2b
 800ee28:	d075      	beq.n	800ef16 <_strtod_l+0x286>
 800ee2a:	2a2d      	cmp	r2, #45	; 0x2d
 800ee2c:	d07b      	beq.n	800ef26 <_strtod_l+0x296>
 800ee2e:	f04f 0c00 	mov.w	ip, #0
 800ee32:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800ee36:	2909      	cmp	r1, #9
 800ee38:	f240 8082 	bls.w	800ef40 <_strtod_l+0x2b0>
 800ee3c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ee40:	2600      	movs	r6, #0
 800ee42:	e09d      	b.n	800ef80 <_strtod_l+0x2f0>
 800ee44:	2300      	movs	r3, #0
 800ee46:	e7c4      	b.n	800edd2 <_strtod_l+0x142>
 800ee48:	2f08      	cmp	r7, #8
 800ee4a:	bfd8      	it	le
 800ee4c:	9907      	ldrle	r1, [sp, #28]
 800ee4e:	f100 0001 	add.w	r0, r0, #1
 800ee52:	bfda      	itte	le
 800ee54:	fb02 3301 	mlale	r3, r2, r1, r3
 800ee58:	9307      	strle	r3, [sp, #28]
 800ee5a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800ee5e:	3701      	adds	r7, #1
 800ee60:	9017      	str	r0, [sp, #92]	; 0x5c
 800ee62:	e7bf      	b.n	800ede4 <_strtod_l+0x154>
 800ee64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ee66:	195a      	adds	r2, r3, r5
 800ee68:	9217      	str	r2, [sp, #92]	; 0x5c
 800ee6a:	5d5a      	ldrb	r2, [r3, r5]
 800ee6c:	2f00      	cmp	r7, #0
 800ee6e:	d037      	beq.n	800eee0 <_strtod_l+0x250>
 800ee70:	9005      	str	r0, [sp, #20]
 800ee72:	463d      	mov	r5, r7
 800ee74:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800ee78:	2b09      	cmp	r3, #9
 800ee7a:	d912      	bls.n	800eea2 <_strtod_l+0x212>
 800ee7c:	2301      	movs	r3, #1
 800ee7e:	e7c2      	b.n	800ee06 <_strtod_l+0x176>
 800ee80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ee82:	1c5a      	adds	r2, r3, #1
 800ee84:	9217      	str	r2, [sp, #92]	; 0x5c
 800ee86:	785a      	ldrb	r2, [r3, #1]
 800ee88:	3001      	adds	r0, #1
 800ee8a:	2a30      	cmp	r2, #48	; 0x30
 800ee8c:	d0f8      	beq.n	800ee80 <_strtod_l+0x1f0>
 800ee8e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800ee92:	2b08      	cmp	r3, #8
 800ee94:	f200 84d9 	bhi.w	800f84a <_strtod_l+0xbba>
 800ee98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ee9a:	9005      	str	r0, [sp, #20]
 800ee9c:	2000      	movs	r0, #0
 800ee9e:	9308      	str	r3, [sp, #32]
 800eea0:	4605      	mov	r5, r0
 800eea2:	3a30      	subs	r2, #48	; 0x30
 800eea4:	f100 0301 	add.w	r3, r0, #1
 800eea8:	d014      	beq.n	800eed4 <_strtod_l+0x244>
 800eeaa:	9905      	ldr	r1, [sp, #20]
 800eeac:	4419      	add	r1, r3
 800eeae:	9105      	str	r1, [sp, #20]
 800eeb0:	462b      	mov	r3, r5
 800eeb2:	eb00 0e05 	add.w	lr, r0, r5
 800eeb6:	210a      	movs	r1, #10
 800eeb8:	4573      	cmp	r3, lr
 800eeba:	d113      	bne.n	800eee4 <_strtod_l+0x254>
 800eebc:	182b      	adds	r3, r5, r0
 800eebe:	2b08      	cmp	r3, #8
 800eec0:	f105 0501 	add.w	r5, r5, #1
 800eec4:	4405      	add	r5, r0
 800eec6:	dc1c      	bgt.n	800ef02 <_strtod_l+0x272>
 800eec8:	9907      	ldr	r1, [sp, #28]
 800eeca:	230a      	movs	r3, #10
 800eecc:	fb03 2301 	mla	r3, r3, r1, r2
 800eed0:	9307      	str	r3, [sp, #28]
 800eed2:	2300      	movs	r3, #0
 800eed4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800eed6:	1c51      	adds	r1, r2, #1
 800eed8:	9117      	str	r1, [sp, #92]	; 0x5c
 800eeda:	7852      	ldrb	r2, [r2, #1]
 800eedc:	4618      	mov	r0, r3
 800eede:	e7c9      	b.n	800ee74 <_strtod_l+0x1e4>
 800eee0:	4638      	mov	r0, r7
 800eee2:	e7d2      	b.n	800ee8a <_strtod_l+0x1fa>
 800eee4:	2b08      	cmp	r3, #8
 800eee6:	dc04      	bgt.n	800eef2 <_strtod_l+0x262>
 800eee8:	9e07      	ldr	r6, [sp, #28]
 800eeea:	434e      	muls	r6, r1
 800eeec:	9607      	str	r6, [sp, #28]
 800eeee:	3301      	adds	r3, #1
 800eef0:	e7e2      	b.n	800eeb8 <_strtod_l+0x228>
 800eef2:	f103 0c01 	add.w	ip, r3, #1
 800eef6:	f1bc 0f10 	cmp.w	ip, #16
 800eefa:	bfd8      	it	le
 800eefc:	fb01 f909 	mulle.w	r9, r1, r9
 800ef00:	e7f5      	b.n	800eeee <_strtod_l+0x25e>
 800ef02:	2d10      	cmp	r5, #16
 800ef04:	bfdc      	itt	le
 800ef06:	230a      	movle	r3, #10
 800ef08:	fb03 2909 	mlale	r9, r3, r9, r2
 800ef0c:	e7e1      	b.n	800eed2 <_strtod_l+0x242>
 800ef0e:	2300      	movs	r3, #0
 800ef10:	9305      	str	r3, [sp, #20]
 800ef12:	2301      	movs	r3, #1
 800ef14:	e77c      	b.n	800ee10 <_strtod_l+0x180>
 800ef16:	f04f 0c00 	mov.w	ip, #0
 800ef1a:	f108 0202 	add.w	r2, r8, #2
 800ef1e:	9217      	str	r2, [sp, #92]	; 0x5c
 800ef20:	f898 2002 	ldrb.w	r2, [r8, #2]
 800ef24:	e785      	b.n	800ee32 <_strtod_l+0x1a2>
 800ef26:	f04f 0c01 	mov.w	ip, #1
 800ef2a:	e7f6      	b.n	800ef1a <_strtod_l+0x28a>
 800ef2c:	08020394 	.word	0x08020394
 800ef30:	080200e4 	.word	0x080200e4
 800ef34:	7ff00000 	.word	0x7ff00000
 800ef38:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ef3a:	1c51      	adds	r1, r2, #1
 800ef3c:	9117      	str	r1, [sp, #92]	; 0x5c
 800ef3e:	7852      	ldrb	r2, [r2, #1]
 800ef40:	2a30      	cmp	r2, #48	; 0x30
 800ef42:	d0f9      	beq.n	800ef38 <_strtod_l+0x2a8>
 800ef44:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ef48:	2908      	cmp	r1, #8
 800ef4a:	f63f af79 	bhi.w	800ee40 <_strtod_l+0x1b0>
 800ef4e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800ef52:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ef54:	9206      	str	r2, [sp, #24]
 800ef56:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ef58:	1c51      	adds	r1, r2, #1
 800ef5a:	9117      	str	r1, [sp, #92]	; 0x5c
 800ef5c:	7852      	ldrb	r2, [r2, #1]
 800ef5e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800ef62:	2e09      	cmp	r6, #9
 800ef64:	d937      	bls.n	800efd6 <_strtod_l+0x346>
 800ef66:	9e06      	ldr	r6, [sp, #24]
 800ef68:	1b89      	subs	r1, r1, r6
 800ef6a:	2908      	cmp	r1, #8
 800ef6c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ef70:	dc02      	bgt.n	800ef78 <_strtod_l+0x2e8>
 800ef72:	4576      	cmp	r6, lr
 800ef74:	bfa8      	it	ge
 800ef76:	4676      	movge	r6, lr
 800ef78:	f1bc 0f00 	cmp.w	ip, #0
 800ef7c:	d000      	beq.n	800ef80 <_strtod_l+0x2f0>
 800ef7e:	4276      	negs	r6, r6
 800ef80:	2d00      	cmp	r5, #0
 800ef82:	d14d      	bne.n	800f020 <_strtod_l+0x390>
 800ef84:	9904      	ldr	r1, [sp, #16]
 800ef86:	4301      	orrs	r1, r0
 800ef88:	f47f aec6 	bne.w	800ed18 <_strtod_l+0x88>
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	f47f aee1 	bne.w	800ed54 <_strtod_l+0xc4>
 800ef92:	2a69      	cmp	r2, #105	; 0x69
 800ef94:	d027      	beq.n	800efe6 <_strtod_l+0x356>
 800ef96:	dc24      	bgt.n	800efe2 <_strtod_l+0x352>
 800ef98:	2a49      	cmp	r2, #73	; 0x49
 800ef9a:	d024      	beq.n	800efe6 <_strtod_l+0x356>
 800ef9c:	2a4e      	cmp	r2, #78	; 0x4e
 800ef9e:	f47f aed9 	bne.w	800ed54 <_strtod_l+0xc4>
 800efa2:	499f      	ldr	r1, [pc, #636]	; (800f220 <_strtod_l+0x590>)
 800efa4:	a817      	add	r0, sp, #92	; 0x5c
 800efa6:	f002 f93b 	bl	8011220 <__match>
 800efaa:	2800      	cmp	r0, #0
 800efac:	f43f aed2 	beq.w	800ed54 <_strtod_l+0xc4>
 800efb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800efb2:	781b      	ldrb	r3, [r3, #0]
 800efb4:	2b28      	cmp	r3, #40	; 0x28
 800efb6:	d12d      	bne.n	800f014 <_strtod_l+0x384>
 800efb8:	499a      	ldr	r1, [pc, #616]	; (800f224 <_strtod_l+0x594>)
 800efba:	aa1a      	add	r2, sp, #104	; 0x68
 800efbc:	a817      	add	r0, sp, #92	; 0x5c
 800efbe:	f002 f943 	bl	8011248 <__hexnan>
 800efc2:	2805      	cmp	r0, #5
 800efc4:	d126      	bne.n	800f014 <_strtod_l+0x384>
 800efc6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800efc8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800efcc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800efd0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800efd4:	e6a0      	b.n	800ed18 <_strtod_l+0x88>
 800efd6:	210a      	movs	r1, #10
 800efd8:	fb01 2e0e 	mla	lr, r1, lr, r2
 800efdc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800efe0:	e7b9      	b.n	800ef56 <_strtod_l+0x2c6>
 800efe2:	2a6e      	cmp	r2, #110	; 0x6e
 800efe4:	e7db      	b.n	800ef9e <_strtod_l+0x30e>
 800efe6:	4990      	ldr	r1, [pc, #576]	; (800f228 <_strtod_l+0x598>)
 800efe8:	a817      	add	r0, sp, #92	; 0x5c
 800efea:	f002 f919 	bl	8011220 <__match>
 800efee:	2800      	cmp	r0, #0
 800eff0:	f43f aeb0 	beq.w	800ed54 <_strtod_l+0xc4>
 800eff4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800eff6:	498d      	ldr	r1, [pc, #564]	; (800f22c <_strtod_l+0x59c>)
 800eff8:	3b01      	subs	r3, #1
 800effa:	a817      	add	r0, sp, #92	; 0x5c
 800effc:	9317      	str	r3, [sp, #92]	; 0x5c
 800effe:	f002 f90f 	bl	8011220 <__match>
 800f002:	b910      	cbnz	r0, 800f00a <_strtod_l+0x37a>
 800f004:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f006:	3301      	adds	r3, #1
 800f008:	9317      	str	r3, [sp, #92]	; 0x5c
 800f00a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800f23c <_strtod_l+0x5ac>
 800f00e:	f04f 0a00 	mov.w	sl, #0
 800f012:	e681      	b.n	800ed18 <_strtod_l+0x88>
 800f014:	4886      	ldr	r0, [pc, #536]	; (800f230 <_strtod_l+0x5a0>)
 800f016:	f003 f87f 	bl	8012118 <nan>
 800f01a:	ec5b ab10 	vmov	sl, fp, d0
 800f01e:	e67b      	b.n	800ed18 <_strtod_l+0x88>
 800f020:	9b05      	ldr	r3, [sp, #20]
 800f022:	9807      	ldr	r0, [sp, #28]
 800f024:	1af3      	subs	r3, r6, r3
 800f026:	2f00      	cmp	r7, #0
 800f028:	bf08      	it	eq
 800f02a:	462f      	moveq	r7, r5
 800f02c:	2d10      	cmp	r5, #16
 800f02e:	9306      	str	r3, [sp, #24]
 800f030:	46a8      	mov	r8, r5
 800f032:	bfa8      	it	ge
 800f034:	f04f 0810 	movge.w	r8, #16
 800f038:	f7f1 fa7c 	bl	8000534 <__aeabi_ui2d>
 800f03c:	2d09      	cmp	r5, #9
 800f03e:	4682      	mov	sl, r0
 800f040:	468b      	mov	fp, r1
 800f042:	dd13      	ble.n	800f06c <_strtod_l+0x3dc>
 800f044:	4b7b      	ldr	r3, [pc, #492]	; (800f234 <_strtod_l+0x5a4>)
 800f046:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f04a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800f04e:	f7f1 faeb 	bl	8000628 <__aeabi_dmul>
 800f052:	4682      	mov	sl, r0
 800f054:	4648      	mov	r0, r9
 800f056:	468b      	mov	fp, r1
 800f058:	f7f1 fa6c 	bl	8000534 <__aeabi_ui2d>
 800f05c:	4602      	mov	r2, r0
 800f05e:	460b      	mov	r3, r1
 800f060:	4650      	mov	r0, sl
 800f062:	4659      	mov	r1, fp
 800f064:	f7f1 f92a 	bl	80002bc <__adddf3>
 800f068:	4682      	mov	sl, r0
 800f06a:	468b      	mov	fp, r1
 800f06c:	2d0f      	cmp	r5, #15
 800f06e:	dc38      	bgt.n	800f0e2 <_strtod_l+0x452>
 800f070:	9b06      	ldr	r3, [sp, #24]
 800f072:	2b00      	cmp	r3, #0
 800f074:	f43f ae50 	beq.w	800ed18 <_strtod_l+0x88>
 800f078:	dd24      	ble.n	800f0c4 <_strtod_l+0x434>
 800f07a:	2b16      	cmp	r3, #22
 800f07c:	dc0b      	bgt.n	800f096 <_strtod_l+0x406>
 800f07e:	496d      	ldr	r1, [pc, #436]	; (800f234 <_strtod_l+0x5a4>)
 800f080:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f084:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f088:	4652      	mov	r2, sl
 800f08a:	465b      	mov	r3, fp
 800f08c:	f7f1 facc 	bl	8000628 <__aeabi_dmul>
 800f090:	4682      	mov	sl, r0
 800f092:	468b      	mov	fp, r1
 800f094:	e640      	b.n	800ed18 <_strtod_l+0x88>
 800f096:	9a06      	ldr	r2, [sp, #24]
 800f098:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800f09c:	4293      	cmp	r3, r2
 800f09e:	db20      	blt.n	800f0e2 <_strtod_l+0x452>
 800f0a0:	4c64      	ldr	r4, [pc, #400]	; (800f234 <_strtod_l+0x5a4>)
 800f0a2:	f1c5 050f 	rsb	r5, r5, #15
 800f0a6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f0aa:	4652      	mov	r2, sl
 800f0ac:	465b      	mov	r3, fp
 800f0ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f0b2:	f7f1 fab9 	bl	8000628 <__aeabi_dmul>
 800f0b6:	9b06      	ldr	r3, [sp, #24]
 800f0b8:	1b5d      	subs	r5, r3, r5
 800f0ba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f0be:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f0c2:	e7e3      	b.n	800f08c <_strtod_l+0x3fc>
 800f0c4:	9b06      	ldr	r3, [sp, #24]
 800f0c6:	3316      	adds	r3, #22
 800f0c8:	db0b      	blt.n	800f0e2 <_strtod_l+0x452>
 800f0ca:	9b05      	ldr	r3, [sp, #20]
 800f0cc:	1b9e      	subs	r6, r3, r6
 800f0ce:	4b59      	ldr	r3, [pc, #356]	; (800f234 <_strtod_l+0x5a4>)
 800f0d0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800f0d4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f0d8:	4650      	mov	r0, sl
 800f0da:	4659      	mov	r1, fp
 800f0dc:	f7f1 fbce 	bl	800087c <__aeabi_ddiv>
 800f0e0:	e7d6      	b.n	800f090 <_strtod_l+0x400>
 800f0e2:	9b06      	ldr	r3, [sp, #24]
 800f0e4:	eba5 0808 	sub.w	r8, r5, r8
 800f0e8:	4498      	add	r8, r3
 800f0ea:	f1b8 0f00 	cmp.w	r8, #0
 800f0ee:	dd74      	ble.n	800f1da <_strtod_l+0x54a>
 800f0f0:	f018 030f 	ands.w	r3, r8, #15
 800f0f4:	d00a      	beq.n	800f10c <_strtod_l+0x47c>
 800f0f6:	494f      	ldr	r1, [pc, #316]	; (800f234 <_strtod_l+0x5a4>)
 800f0f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f0fc:	4652      	mov	r2, sl
 800f0fe:	465b      	mov	r3, fp
 800f100:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f104:	f7f1 fa90 	bl	8000628 <__aeabi_dmul>
 800f108:	4682      	mov	sl, r0
 800f10a:	468b      	mov	fp, r1
 800f10c:	f038 080f 	bics.w	r8, r8, #15
 800f110:	d04f      	beq.n	800f1b2 <_strtod_l+0x522>
 800f112:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800f116:	dd22      	ble.n	800f15e <_strtod_l+0x4ce>
 800f118:	2500      	movs	r5, #0
 800f11a:	462e      	mov	r6, r5
 800f11c:	9507      	str	r5, [sp, #28]
 800f11e:	9505      	str	r5, [sp, #20]
 800f120:	2322      	movs	r3, #34	; 0x22
 800f122:	f8df b118 	ldr.w	fp, [pc, #280]	; 800f23c <_strtod_l+0x5ac>
 800f126:	6023      	str	r3, [r4, #0]
 800f128:	f04f 0a00 	mov.w	sl, #0
 800f12c:	9b07      	ldr	r3, [sp, #28]
 800f12e:	2b00      	cmp	r3, #0
 800f130:	f43f adf2 	beq.w	800ed18 <_strtod_l+0x88>
 800f134:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f136:	4620      	mov	r0, r4
 800f138:	f002 f9fa 	bl	8011530 <_Bfree>
 800f13c:	9905      	ldr	r1, [sp, #20]
 800f13e:	4620      	mov	r0, r4
 800f140:	f002 f9f6 	bl	8011530 <_Bfree>
 800f144:	4631      	mov	r1, r6
 800f146:	4620      	mov	r0, r4
 800f148:	f002 f9f2 	bl	8011530 <_Bfree>
 800f14c:	9907      	ldr	r1, [sp, #28]
 800f14e:	4620      	mov	r0, r4
 800f150:	f002 f9ee 	bl	8011530 <_Bfree>
 800f154:	4629      	mov	r1, r5
 800f156:	4620      	mov	r0, r4
 800f158:	f002 f9ea 	bl	8011530 <_Bfree>
 800f15c:	e5dc      	b.n	800ed18 <_strtod_l+0x88>
 800f15e:	4b36      	ldr	r3, [pc, #216]	; (800f238 <_strtod_l+0x5a8>)
 800f160:	9304      	str	r3, [sp, #16]
 800f162:	2300      	movs	r3, #0
 800f164:	ea4f 1828 	mov.w	r8, r8, asr #4
 800f168:	4650      	mov	r0, sl
 800f16a:	4659      	mov	r1, fp
 800f16c:	4699      	mov	r9, r3
 800f16e:	f1b8 0f01 	cmp.w	r8, #1
 800f172:	dc21      	bgt.n	800f1b8 <_strtod_l+0x528>
 800f174:	b10b      	cbz	r3, 800f17a <_strtod_l+0x4ea>
 800f176:	4682      	mov	sl, r0
 800f178:	468b      	mov	fp, r1
 800f17a:	4b2f      	ldr	r3, [pc, #188]	; (800f238 <_strtod_l+0x5a8>)
 800f17c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800f180:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800f184:	4652      	mov	r2, sl
 800f186:	465b      	mov	r3, fp
 800f188:	e9d9 0100 	ldrd	r0, r1, [r9]
 800f18c:	f7f1 fa4c 	bl	8000628 <__aeabi_dmul>
 800f190:	4b2a      	ldr	r3, [pc, #168]	; (800f23c <_strtod_l+0x5ac>)
 800f192:	460a      	mov	r2, r1
 800f194:	400b      	ands	r3, r1
 800f196:	492a      	ldr	r1, [pc, #168]	; (800f240 <_strtod_l+0x5b0>)
 800f198:	428b      	cmp	r3, r1
 800f19a:	4682      	mov	sl, r0
 800f19c:	d8bc      	bhi.n	800f118 <_strtod_l+0x488>
 800f19e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800f1a2:	428b      	cmp	r3, r1
 800f1a4:	bf86      	itte	hi
 800f1a6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800f244 <_strtod_l+0x5b4>
 800f1aa:	f04f 3aff 	movhi.w	sl, #4294967295
 800f1ae:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800f1b2:	2300      	movs	r3, #0
 800f1b4:	9304      	str	r3, [sp, #16]
 800f1b6:	e084      	b.n	800f2c2 <_strtod_l+0x632>
 800f1b8:	f018 0f01 	tst.w	r8, #1
 800f1bc:	d005      	beq.n	800f1ca <_strtod_l+0x53a>
 800f1be:	9b04      	ldr	r3, [sp, #16]
 800f1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1c4:	f7f1 fa30 	bl	8000628 <__aeabi_dmul>
 800f1c8:	2301      	movs	r3, #1
 800f1ca:	9a04      	ldr	r2, [sp, #16]
 800f1cc:	3208      	adds	r2, #8
 800f1ce:	f109 0901 	add.w	r9, r9, #1
 800f1d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f1d6:	9204      	str	r2, [sp, #16]
 800f1d8:	e7c9      	b.n	800f16e <_strtod_l+0x4de>
 800f1da:	d0ea      	beq.n	800f1b2 <_strtod_l+0x522>
 800f1dc:	f1c8 0800 	rsb	r8, r8, #0
 800f1e0:	f018 020f 	ands.w	r2, r8, #15
 800f1e4:	d00a      	beq.n	800f1fc <_strtod_l+0x56c>
 800f1e6:	4b13      	ldr	r3, [pc, #76]	; (800f234 <_strtod_l+0x5a4>)
 800f1e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f1ec:	4650      	mov	r0, sl
 800f1ee:	4659      	mov	r1, fp
 800f1f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1f4:	f7f1 fb42 	bl	800087c <__aeabi_ddiv>
 800f1f8:	4682      	mov	sl, r0
 800f1fa:	468b      	mov	fp, r1
 800f1fc:	ea5f 1828 	movs.w	r8, r8, asr #4
 800f200:	d0d7      	beq.n	800f1b2 <_strtod_l+0x522>
 800f202:	f1b8 0f1f 	cmp.w	r8, #31
 800f206:	dd1f      	ble.n	800f248 <_strtod_l+0x5b8>
 800f208:	2500      	movs	r5, #0
 800f20a:	462e      	mov	r6, r5
 800f20c:	9507      	str	r5, [sp, #28]
 800f20e:	9505      	str	r5, [sp, #20]
 800f210:	2322      	movs	r3, #34	; 0x22
 800f212:	f04f 0a00 	mov.w	sl, #0
 800f216:	f04f 0b00 	mov.w	fp, #0
 800f21a:	6023      	str	r3, [r4, #0]
 800f21c:	e786      	b.n	800f12c <_strtod_l+0x49c>
 800f21e:	bf00      	nop
 800f220:	080200bd 	.word	0x080200bd
 800f224:	080200f8 	.word	0x080200f8
 800f228:	080200b5 	.word	0x080200b5
 800f22c:	0802023c 	.word	0x0802023c
 800f230:	08020550 	.word	0x08020550
 800f234:	08020430 	.word	0x08020430
 800f238:	08020408 	.word	0x08020408
 800f23c:	7ff00000 	.word	0x7ff00000
 800f240:	7ca00000 	.word	0x7ca00000
 800f244:	7fefffff 	.word	0x7fefffff
 800f248:	f018 0310 	ands.w	r3, r8, #16
 800f24c:	bf18      	it	ne
 800f24e:	236a      	movne	r3, #106	; 0x6a
 800f250:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800f600 <_strtod_l+0x970>
 800f254:	9304      	str	r3, [sp, #16]
 800f256:	4650      	mov	r0, sl
 800f258:	4659      	mov	r1, fp
 800f25a:	2300      	movs	r3, #0
 800f25c:	f018 0f01 	tst.w	r8, #1
 800f260:	d004      	beq.n	800f26c <_strtod_l+0x5dc>
 800f262:	e9d9 2300 	ldrd	r2, r3, [r9]
 800f266:	f7f1 f9df 	bl	8000628 <__aeabi_dmul>
 800f26a:	2301      	movs	r3, #1
 800f26c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800f270:	f109 0908 	add.w	r9, r9, #8
 800f274:	d1f2      	bne.n	800f25c <_strtod_l+0x5cc>
 800f276:	b10b      	cbz	r3, 800f27c <_strtod_l+0x5ec>
 800f278:	4682      	mov	sl, r0
 800f27a:	468b      	mov	fp, r1
 800f27c:	9b04      	ldr	r3, [sp, #16]
 800f27e:	b1c3      	cbz	r3, 800f2b2 <_strtod_l+0x622>
 800f280:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f284:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800f288:	2b00      	cmp	r3, #0
 800f28a:	4659      	mov	r1, fp
 800f28c:	dd11      	ble.n	800f2b2 <_strtod_l+0x622>
 800f28e:	2b1f      	cmp	r3, #31
 800f290:	f340 8124 	ble.w	800f4dc <_strtod_l+0x84c>
 800f294:	2b34      	cmp	r3, #52	; 0x34
 800f296:	bfde      	ittt	le
 800f298:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800f29c:	f04f 33ff 	movle.w	r3, #4294967295
 800f2a0:	fa03 f202 	lslle.w	r2, r3, r2
 800f2a4:	f04f 0a00 	mov.w	sl, #0
 800f2a8:	bfcc      	ite	gt
 800f2aa:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800f2ae:	ea02 0b01 	andle.w	fp, r2, r1
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	2300      	movs	r3, #0
 800f2b6:	4650      	mov	r0, sl
 800f2b8:	4659      	mov	r1, fp
 800f2ba:	f7f1 fc1d 	bl	8000af8 <__aeabi_dcmpeq>
 800f2be:	2800      	cmp	r0, #0
 800f2c0:	d1a2      	bne.n	800f208 <_strtod_l+0x578>
 800f2c2:	9b07      	ldr	r3, [sp, #28]
 800f2c4:	9300      	str	r3, [sp, #0]
 800f2c6:	9908      	ldr	r1, [sp, #32]
 800f2c8:	462b      	mov	r3, r5
 800f2ca:	463a      	mov	r2, r7
 800f2cc:	4620      	mov	r0, r4
 800f2ce:	f002 f997 	bl	8011600 <__s2b>
 800f2d2:	9007      	str	r0, [sp, #28]
 800f2d4:	2800      	cmp	r0, #0
 800f2d6:	f43f af1f 	beq.w	800f118 <_strtod_l+0x488>
 800f2da:	9b05      	ldr	r3, [sp, #20]
 800f2dc:	1b9e      	subs	r6, r3, r6
 800f2de:	9b06      	ldr	r3, [sp, #24]
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	bfb4      	ite	lt
 800f2e4:	4633      	movlt	r3, r6
 800f2e6:	2300      	movge	r3, #0
 800f2e8:	930c      	str	r3, [sp, #48]	; 0x30
 800f2ea:	9b06      	ldr	r3, [sp, #24]
 800f2ec:	2500      	movs	r5, #0
 800f2ee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f2f2:	9312      	str	r3, [sp, #72]	; 0x48
 800f2f4:	462e      	mov	r6, r5
 800f2f6:	9b07      	ldr	r3, [sp, #28]
 800f2f8:	4620      	mov	r0, r4
 800f2fa:	6859      	ldr	r1, [r3, #4]
 800f2fc:	f002 f8d8 	bl	80114b0 <_Balloc>
 800f300:	9005      	str	r0, [sp, #20]
 800f302:	2800      	cmp	r0, #0
 800f304:	f43f af0c 	beq.w	800f120 <_strtod_l+0x490>
 800f308:	9b07      	ldr	r3, [sp, #28]
 800f30a:	691a      	ldr	r2, [r3, #16]
 800f30c:	3202      	adds	r2, #2
 800f30e:	f103 010c 	add.w	r1, r3, #12
 800f312:	0092      	lsls	r2, r2, #2
 800f314:	300c      	adds	r0, #12
 800f316:	f002 f8b1 	bl	801147c <memcpy>
 800f31a:	ec4b ab10 	vmov	d0, sl, fp
 800f31e:	aa1a      	add	r2, sp, #104	; 0x68
 800f320:	a919      	add	r1, sp, #100	; 0x64
 800f322:	4620      	mov	r0, r4
 800f324:	f002 fcb2 	bl	8011c8c <__d2b>
 800f328:	ec4b ab18 	vmov	d8, sl, fp
 800f32c:	9018      	str	r0, [sp, #96]	; 0x60
 800f32e:	2800      	cmp	r0, #0
 800f330:	f43f aef6 	beq.w	800f120 <_strtod_l+0x490>
 800f334:	2101      	movs	r1, #1
 800f336:	4620      	mov	r0, r4
 800f338:	f002 f9fc 	bl	8011734 <__i2b>
 800f33c:	4606      	mov	r6, r0
 800f33e:	2800      	cmp	r0, #0
 800f340:	f43f aeee 	beq.w	800f120 <_strtod_l+0x490>
 800f344:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f346:	9904      	ldr	r1, [sp, #16]
 800f348:	2b00      	cmp	r3, #0
 800f34a:	bfab      	itete	ge
 800f34c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800f34e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800f350:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800f352:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800f356:	bfac      	ite	ge
 800f358:	eb03 0902 	addge.w	r9, r3, r2
 800f35c:	1ad7      	sublt	r7, r2, r3
 800f35e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f360:	eba3 0801 	sub.w	r8, r3, r1
 800f364:	4490      	add	r8, r2
 800f366:	4ba1      	ldr	r3, [pc, #644]	; (800f5ec <_strtod_l+0x95c>)
 800f368:	f108 38ff 	add.w	r8, r8, #4294967295
 800f36c:	4598      	cmp	r8, r3
 800f36e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f372:	f280 80c7 	bge.w	800f504 <_strtod_l+0x874>
 800f376:	eba3 0308 	sub.w	r3, r3, r8
 800f37a:	2b1f      	cmp	r3, #31
 800f37c:	eba2 0203 	sub.w	r2, r2, r3
 800f380:	f04f 0101 	mov.w	r1, #1
 800f384:	f300 80b1 	bgt.w	800f4ea <_strtod_l+0x85a>
 800f388:	fa01 f303 	lsl.w	r3, r1, r3
 800f38c:	930d      	str	r3, [sp, #52]	; 0x34
 800f38e:	2300      	movs	r3, #0
 800f390:	9308      	str	r3, [sp, #32]
 800f392:	eb09 0802 	add.w	r8, r9, r2
 800f396:	9b04      	ldr	r3, [sp, #16]
 800f398:	45c1      	cmp	r9, r8
 800f39a:	4417      	add	r7, r2
 800f39c:	441f      	add	r7, r3
 800f39e:	464b      	mov	r3, r9
 800f3a0:	bfa8      	it	ge
 800f3a2:	4643      	movge	r3, r8
 800f3a4:	42bb      	cmp	r3, r7
 800f3a6:	bfa8      	it	ge
 800f3a8:	463b      	movge	r3, r7
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	bfc2      	ittt	gt
 800f3ae:	eba8 0803 	subgt.w	r8, r8, r3
 800f3b2:	1aff      	subgt	r7, r7, r3
 800f3b4:	eba9 0903 	subgt.w	r9, r9, r3
 800f3b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	dd17      	ble.n	800f3ee <_strtod_l+0x75e>
 800f3be:	4631      	mov	r1, r6
 800f3c0:	461a      	mov	r2, r3
 800f3c2:	4620      	mov	r0, r4
 800f3c4:	f002 fa76 	bl	80118b4 <__pow5mult>
 800f3c8:	4606      	mov	r6, r0
 800f3ca:	2800      	cmp	r0, #0
 800f3cc:	f43f aea8 	beq.w	800f120 <_strtod_l+0x490>
 800f3d0:	4601      	mov	r1, r0
 800f3d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f3d4:	4620      	mov	r0, r4
 800f3d6:	f002 f9c3 	bl	8011760 <__multiply>
 800f3da:	900b      	str	r0, [sp, #44]	; 0x2c
 800f3dc:	2800      	cmp	r0, #0
 800f3de:	f43f ae9f 	beq.w	800f120 <_strtod_l+0x490>
 800f3e2:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f3e4:	4620      	mov	r0, r4
 800f3e6:	f002 f8a3 	bl	8011530 <_Bfree>
 800f3ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f3ec:	9318      	str	r3, [sp, #96]	; 0x60
 800f3ee:	f1b8 0f00 	cmp.w	r8, #0
 800f3f2:	f300 808c 	bgt.w	800f50e <_strtod_l+0x87e>
 800f3f6:	9b06      	ldr	r3, [sp, #24]
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	dd08      	ble.n	800f40e <_strtod_l+0x77e>
 800f3fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f3fe:	9905      	ldr	r1, [sp, #20]
 800f400:	4620      	mov	r0, r4
 800f402:	f002 fa57 	bl	80118b4 <__pow5mult>
 800f406:	9005      	str	r0, [sp, #20]
 800f408:	2800      	cmp	r0, #0
 800f40a:	f43f ae89 	beq.w	800f120 <_strtod_l+0x490>
 800f40e:	2f00      	cmp	r7, #0
 800f410:	dd08      	ble.n	800f424 <_strtod_l+0x794>
 800f412:	9905      	ldr	r1, [sp, #20]
 800f414:	463a      	mov	r2, r7
 800f416:	4620      	mov	r0, r4
 800f418:	f002 faa6 	bl	8011968 <__lshift>
 800f41c:	9005      	str	r0, [sp, #20]
 800f41e:	2800      	cmp	r0, #0
 800f420:	f43f ae7e 	beq.w	800f120 <_strtod_l+0x490>
 800f424:	f1b9 0f00 	cmp.w	r9, #0
 800f428:	dd08      	ble.n	800f43c <_strtod_l+0x7ac>
 800f42a:	4631      	mov	r1, r6
 800f42c:	464a      	mov	r2, r9
 800f42e:	4620      	mov	r0, r4
 800f430:	f002 fa9a 	bl	8011968 <__lshift>
 800f434:	4606      	mov	r6, r0
 800f436:	2800      	cmp	r0, #0
 800f438:	f43f ae72 	beq.w	800f120 <_strtod_l+0x490>
 800f43c:	9a05      	ldr	r2, [sp, #20]
 800f43e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f440:	4620      	mov	r0, r4
 800f442:	f002 fb1d 	bl	8011a80 <__mdiff>
 800f446:	4605      	mov	r5, r0
 800f448:	2800      	cmp	r0, #0
 800f44a:	f43f ae69 	beq.w	800f120 <_strtod_l+0x490>
 800f44e:	68c3      	ldr	r3, [r0, #12]
 800f450:	930b      	str	r3, [sp, #44]	; 0x2c
 800f452:	2300      	movs	r3, #0
 800f454:	60c3      	str	r3, [r0, #12]
 800f456:	4631      	mov	r1, r6
 800f458:	f002 faf6 	bl	8011a48 <__mcmp>
 800f45c:	2800      	cmp	r0, #0
 800f45e:	da60      	bge.n	800f522 <_strtod_l+0x892>
 800f460:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f462:	ea53 030a 	orrs.w	r3, r3, sl
 800f466:	f040 8082 	bne.w	800f56e <_strtod_l+0x8de>
 800f46a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d17d      	bne.n	800f56e <_strtod_l+0x8de>
 800f472:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f476:	0d1b      	lsrs	r3, r3, #20
 800f478:	051b      	lsls	r3, r3, #20
 800f47a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f47e:	d976      	bls.n	800f56e <_strtod_l+0x8de>
 800f480:	696b      	ldr	r3, [r5, #20]
 800f482:	b913      	cbnz	r3, 800f48a <_strtod_l+0x7fa>
 800f484:	692b      	ldr	r3, [r5, #16]
 800f486:	2b01      	cmp	r3, #1
 800f488:	dd71      	ble.n	800f56e <_strtod_l+0x8de>
 800f48a:	4629      	mov	r1, r5
 800f48c:	2201      	movs	r2, #1
 800f48e:	4620      	mov	r0, r4
 800f490:	f002 fa6a 	bl	8011968 <__lshift>
 800f494:	4631      	mov	r1, r6
 800f496:	4605      	mov	r5, r0
 800f498:	f002 fad6 	bl	8011a48 <__mcmp>
 800f49c:	2800      	cmp	r0, #0
 800f49e:	dd66      	ble.n	800f56e <_strtod_l+0x8de>
 800f4a0:	9904      	ldr	r1, [sp, #16]
 800f4a2:	4a53      	ldr	r2, [pc, #332]	; (800f5f0 <_strtod_l+0x960>)
 800f4a4:	465b      	mov	r3, fp
 800f4a6:	2900      	cmp	r1, #0
 800f4a8:	f000 8081 	beq.w	800f5ae <_strtod_l+0x91e>
 800f4ac:	ea02 010b 	and.w	r1, r2, fp
 800f4b0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f4b4:	dc7b      	bgt.n	800f5ae <_strtod_l+0x91e>
 800f4b6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f4ba:	f77f aea9 	ble.w	800f210 <_strtod_l+0x580>
 800f4be:	4b4d      	ldr	r3, [pc, #308]	; (800f5f4 <_strtod_l+0x964>)
 800f4c0:	4650      	mov	r0, sl
 800f4c2:	4659      	mov	r1, fp
 800f4c4:	2200      	movs	r2, #0
 800f4c6:	f7f1 f8af 	bl	8000628 <__aeabi_dmul>
 800f4ca:	460b      	mov	r3, r1
 800f4cc:	4303      	orrs	r3, r0
 800f4ce:	bf08      	it	eq
 800f4d0:	2322      	moveq	r3, #34	; 0x22
 800f4d2:	4682      	mov	sl, r0
 800f4d4:	468b      	mov	fp, r1
 800f4d6:	bf08      	it	eq
 800f4d8:	6023      	streq	r3, [r4, #0]
 800f4da:	e62b      	b.n	800f134 <_strtod_l+0x4a4>
 800f4dc:	f04f 32ff 	mov.w	r2, #4294967295
 800f4e0:	fa02 f303 	lsl.w	r3, r2, r3
 800f4e4:	ea03 0a0a 	and.w	sl, r3, sl
 800f4e8:	e6e3      	b.n	800f2b2 <_strtod_l+0x622>
 800f4ea:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800f4ee:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800f4f2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800f4f6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800f4fa:	fa01 f308 	lsl.w	r3, r1, r8
 800f4fe:	9308      	str	r3, [sp, #32]
 800f500:	910d      	str	r1, [sp, #52]	; 0x34
 800f502:	e746      	b.n	800f392 <_strtod_l+0x702>
 800f504:	2300      	movs	r3, #0
 800f506:	9308      	str	r3, [sp, #32]
 800f508:	2301      	movs	r3, #1
 800f50a:	930d      	str	r3, [sp, #52]	; 0x34
 800f50c:	e741      	b.n	800f392 <_strtod_l+0x702>
 800f50e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f510:	4642      	mov	r2, r8
 800f512:	4620      	mov	r0, r4
 800f514:	f002 fa28 	bl	8011968 <__lshift>
 800f518:	9018      	str	r0, [sp, #96]	; 0x60
 800f51a:	2800      	cmp	r0, #0
 800f51c:	f47f af6b 	bne.w	800f3f6 <_strtod_l+0x766>
 800f520:	e5fe      	b.n	800f120 <_strtod_l+0x490>
 800f522:	465f      	mov	r7, fp
 800f524:	d16e      	bne.n	800f604 <_strtod_l+0x974>
 800f526:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f528:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f52c:	b342      	cbz	r2, 800f580 <_strtod_l+0x8f0>
 800f52e:	4a32      	ldr	r2, [pc, #200]	; (800f5f8 <_strtod_l+0x968>)
 800f530:	4293      	cmp	r3, r2
 800f532:	d128      	bne.n	800f586 <_strtod_l+0x8f6>
 800f534:	9b04      	ldr	r3, [sp, #16]
 800f536:	4651      	mov	r1, sl
 800f538:	b1eb      	cbz	r3, 800f576 <_strtod_l+0x8e6>
 800f53a:	4b2d      	ldr	r3, [pc, #180]	; (800f5f0 <_strtod_l+0x960>)
 800f53c:	403b      	ands	r3, r7
 800f53e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f542:	f04f 32ff 	mov.w	r2, #4294967295
 800f546:	d819      	bhi.n	800f57c <_strtod_l+0x8ec>
 800f548:	0d1b      	lsrs	r3, r3, #20
 800f54a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f54e:	fa02 f303 	lsl.w	r3, r2, r3
 800f552:	4299      	cmp	r1, r3
 800f554:	d117      	bne.n	800f586 <_strtod_l+0x8f6>
 800f556:	4b29      	ldr	r3, [pc, #164]	; (800f5fc <_strtod_l+0x96c>)
 800f558:	429f      	cmp	r7, r3
 800f55a:	d102      	bne.n	800f562 <_strtod_l+0x8d2>
 800f55c:	3101      	adds	r1, #1
 800f55e:	f43f addf 	beq.w	800f120 <_strtod_l+0x490>
 800f562:	4b23      	ldr	r3, [pc, #140]	; (800f5f0 <_strtod_l+0x960>)
 800f564:	403b      	ands	r3, r7
 800f566:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800f56a:	f04f 0a00 	mov.w	sl, #0
 800f56e:	9b04      	ldr	r3, [sp, #16]
 800f570:	2b00      	cmp	r3, #0
 800f572:	d1a4      	bne.n	800f4be <_strtod_l+0x82e>
 800f574:	e5de      	b.n	800f134 <_strtod_l+0x4a4>
 800f576:	f04f 33ff 	mov.w	r3, #4294967295
 800f57a:	e7ea      	b.n	800f552 <_strtod_l+0x8c2>
 800f57c:	4613      	mov	r3, r2
 800f57e:	e7e8      	b.n	800f552 <_strtod_l+0x8c2>
 800f580:	ea53 030a 	orrs.w	r3, r3, sl
 800f584:	d08c      	beq.n	800f4a0 <_strtod_l+0x810>
 800f586:	9b08      	ldr	r3, [sp, #32]
 800f588:	b1db      	cbz	r3, 800f5c2 <_strtod_l+0x932>
 800f58a:	423b      	tst	r3, r7
 800f58c:	d0ef      	beq.n	800f56e <_strtod_l+0x8de>
 800f58e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f590:	9a04      	ldr	r2, [sp, #16]
 800f592:	4650      	mov	r0, sl
 800f594:	4659      	mov	r1, fp
 800f596:	b1c3      	cbz	r3, 800f5ca <_strtod_l+0x93a>
 800f598:	f7ff fb5c 	bl	800ec54 <sulp>
 800f59c:	4602      	mov	r2, r0
 800f59e:	460b      	mov	r3, r1
 800f5a0:	ec51 0b18 	vmov	r0, r1, d8
 800f5a4:	f7f0 fe8a 	bl	80002bc <__adddf3>
 800f5a8:	4682      	mov	sl, r0
 800f5aa:	468b      	mov	fp, r1
 800f5ac:	e7df      	b.n	800f56e <_strtod_l+0x8de>
 800f5ae:	4013      	ands	r3, r2
 800f5b0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f5b4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f5b8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f5bc:	f04f 3aff 	mov.w	sl, #4294967295
 800f5c0:	e7d5      	b.n	800f56e <_strtod_l+0x8de>
 800f5c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f5c4:	ea13 0f0a 	tst.w	r3, sl
 800f5c8:	e7e0      	b.n	800f58c <_strtod_l+0x8fc>
 800f5ca:	f7ff fb43 	bl	800ec54 <sulp>
 800f5ce:	4602      	mov	r2, r0
 800f5d0:	460b      	mov	r3, r1
 800f5d2:	ec51 0b18 	vmov	r0, r1, d8
 800f5d6:	f7f0 fe6f 	bl	80002b8 <__aeabi_dsub>
 800f5da:	2200      	movs	r2, #0
 800f5dc:	2300      	movs	r3, #0
 800f5de:	4682      	mov	sl, r0
 800f5e0:	468b      	mov	fp, r1
 800f5e2:	f7f1 fa89 	bl	8000af8 <__aeabi_dcmpeq>
 800f5e6:	2800      	cmp	r0, #0
 800f5e8:	d0c1      	beq.n	800f56e <_strtod_l+0x8de>
 800f5ea:	e611      	b.n	800f210 <_strtod_l+0x580>
 800f5ec:	fffffc02 	.word	0xfffffc02
 800f5f0:	7ff00000 	.word	0x7ff00000
 800f5f4:	39500000 	.word	0x39500000
 800f5f8:	000fffff 	.word	0x000fffff
 800f5fc:	7fefffff 	.word	0x7fefffff
 800f600:	08020110 	.word	0x08020110
 800f604:	4631      	mov	r1, r6
 800f606:	4628      	mov	r0, r5
 800f608:	f002 fb9c 	bl	8011d44 <__ratio>
 800f60c:	ec59 8b10 	vmov	r8, r9, d0
 800f610:	ee10 0a10 	vmov	r0, s0
 800f614:	2200      	movs	r2, #0
 800f616:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f61a:	4649      	mov	r1, r9
 800f61c:	f7f1 fa80 	bl	8000b20 <__aeabi_dcmple>
 800f620:	2800      	cmp	r0, #0
 800f622:	d07a      	beq.n	800f71a <_strtod_l+0xa8a>
 800f624:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f626:	2b00      	cmp	r3, #0
 800f628:	d04a      	beq.n	800f6c0 <_strtod_l+0xa30>
 800f62a:	4b95      	ldr	r3, [pc, #596]	; (800f880 <_strtod_l+0xbf0>)
 800f62c:	2200      	movs	r2, #0
 800f62e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f632:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800f880 <_strtod_l+0xbf0>
 800f636:	f04f 0800 	mov.w	r8, #0
 800f63a:	4b92      	ldr	r3, [pc, #584]	; (800f884 <_strtod_l+0xbf4>)
 800f63c:	403b      	ands	r3, r7
 800f63e:	930d      	str	r3, [sp, #52]	; 0x34
 800f640:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f642:	4b91      	ldr	r3, [pc, #580]	; (800f888 <_strtod_l+0xbf8>)
 800f644:	429a      	cmp	r2, r3
 800f646:	f040 80b0 	bne.w	800f7aa <_strtod_l+0xb1a>
 800f64a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f64e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800f652:	ec4b ab10 	vmov	d0, sl, fp
 800f656:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f65a:	f002 fa9b 	bl	8011b94 <__ulp>
 800f65e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f662:	ec53 2b10 	vmov	r2, r3, d0
 800f666:	f7f0 ffdf 	bl	8000628 <__aeabi_dmul>
 800f66a:	4652      	mov	r2, sl
 800f66c:	465b      	mov	r3, fp
 800f66e:	f7f0 fe25 	bl	80002bc <__adddf3>
 800f672:	460b      	mov	r3, r1
 800f674:	4983      	ldr	r1, [pc, #524]	; (800f884 <_strtod_l+0xbf4>)
 800f676:	4a85      	ldr	r2, [pc, #532]	; (800f88c <_strtod_l+0xbfc>)
 800f678:	4019      	ands	r1, r3
 800f67a:	4291      	cmp	r1, r2
 800f67c:	4682      	mov	sl, r0
 800f67e:	d960      	bls.n	800f742 <_strtod_l+0xab2>
 800f680:	ee18 3a90 	vmov	r3, s17
 800f684:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800f688:	4293      	cmp	r3, r2
 800f68a:	d104      	bne.n	800f696 <_strtod_l+0xa06>
 800f68c:	ee18 3a10 	vmov	r3, s16
 800f690:	3301      	adds	r3, #1
 800f692:	f43f ad45 	beq.w	800f120 <_strtod_l+0x490>
 800f696:	f8df b200 	ldr.w	fp, [pc, #512]	; 800f898 <_strtod_l+0xc08>
 800f69a:	f04f 3aff 	mov.w	sl, #4294967295
 800f69e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f6a0:	4620      	mov	r0, r4
 800f6a2:	f001 ff45 	bl	8011530 <_Bfree>
 800f6a6:	9905      	ldr	r1, [sp, #20]
 800f6a8:	4620      	mov	r0, r4
 800f6aa:	f001 ff41 	bl	8011530 <_Bfree>
 800f6ae:	4631      	mov	r1, r6
 800f6b0:	4620      	mov	r0, r4
 800f6b2:	f001 ff3d 	bl	8011530 <_Bfree>
 800f6b6:	4629      	mov	r1, r5
 800f6b8:	4620      	mov	r0, r4
 800f6ba:	f001 ff39 	bl	8011530 <_Bfree>
 800f6be:	e61a      	b.n	800f2f6 <_strtod_l+0x666>
 800f6c0:	f1ba 0f00 	cmp.w	sl, #0
 800f6c4:	d11b      	bne.n	800f6fe <_strtod_l+0xa6e>
 800f6c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f6ca:	b9f3      	cbnz	r3, 800f70a <_strtod_l+0xa7a>
 800f6cc:	4b6c      	ldr	r3, [pc, #432]	; (800f880 <_strtod_l+0xbf0>)
 800f6ce:	2200      	movs	r2, #0
 800f6d0:	4640      	mov	r0, r8
 800f6d2:	4649      	mov	r1, r9
 800f6d4:	f7f1 fa1a 	bl	8000b0c <__aeabi_dcmplt>
 800f6d8:	b9d0      	cbnz	r0, 800f710 <_strtod_l+0xa80>
 800f6da:	4640      	mov	r0, r8
 800f6dc:	4649      	mov	r1, r9
 800f6de:	4b6c      	ldr	r3, [pc, #432]	; (800f890 <_strtod_l+0xc00>)
 800f6e0:	2200      	movs	r2, #0
 800f6e2:	f7f0 ffa1 	bl	8000628 <__aeabi_dmul>
 800f6e6:	4680      	mov	r8, r0
 800f6e8:	4689      	mov	r9, r1
 800f6ea:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f6ee:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800f6f2:	9315      	str	r3, [sp, #84]	; 0x54
 800f6f4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800f6f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f6fc:	e79d      	b.n	800f63a <_strtod_l+0x9aa>
 800f6fe:	f1ba 0f01 	cmp.w	sl, #1
 800f702:	d102      	bne.n	800f70a <_strtod_l+0xa7a>
 800f704:	2f00      	cmp	r7, #0
 800f706:	f43f ad83 	beq.w	800f210 <_strtod_l+0x580>
 800f70a:	4b62      	ldr	r3, [pc, #392]	; (800f894 <_strtod_l+0xc04>)
 800f70c:	2200      	movs	r2, #0
 800f70e:	e78e      	b.n	800f62e <_strtod_l+0x99e>
 800f710:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800f890 <_strtod_l+0xc00>
 800f714:	f04f 0800 	mov.w	r8, #0
 800f718:	e7e7      	b.n	800f6ea <_strtod_l+0xa5a>
 800f71a:	4b5d      	ldr	r3, [pc, #372]	; (800f890 <_strtod_l+0xc00>)
 800f71c:	4640      	mov	r0, r8
 800f71e:	4649      	mov	r1, r9
 800f720:	2200      	movs	r2, #0
 800f722:	f7f0 ff81 	bl	8000628 <__aeabi_dmul>
 800f726:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f728:	4680      	mov	r8, r0
 800f72a:	4689      	mov	r9, r1
 800f72c:	b933      	cbnz	r3, 800f73c <_strtod_l+0xaac>
 800f72e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f732:	900e      	str	r0, [sp, #56]	; 0x38
 800f734:	930f      	str	r3, [sp, #60]	; 0x3c
 800f736:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800f73a:	e7dd      	b.n	800f6f8 <_strtod_l+0xa68>
 800f73c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800f740:	e7f9      	b.n	800f736 <_strtod_l+0xaa6>
 800f742:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800f746:	9b04      	ldr	r3, [sp, #16]
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d1a8      	bne.n	800f69e <_strtod_l+0xa0e>
 800f74c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f750:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f752:	0d1b      	lsrs	r3, r3, #20
 800f754:	051b      	lsls	r3, r3, #20
 800f756:	429a      	cmp	r2, r3
 800f758:	d1a1      	bne.n	800f69e <_strtod_l+0xa0e>
 800f75a:	4640      	mov	r0, r8
 800f75c:	4649      	mov	r1, r9
 800f75e:	f7f1 fac3 	bl	8000ce8 <__aeabi_d2lz>
 800f762:	f7f0 ff33 	bl	80005cc <__aeabi_l2d>
 800f766:	4602      	mov	r2, r0
 800f768:	460b      	mov	r3, r1
 800f76a:	4640      	mov	r0, r8
 800f76c:	4649      	mov	r1, r9
 800f76e:	f7f0 fda3 	bl	80002b8 <__aeabi_dsub>
 800f772:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f774:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f778:	ea43 030a 	orr.w	r3, r3, sl
 800f77c:	4313      	orrs	r3, r2
 800f77e:	4680      	mov	r8, r0
 800f780:	4689      	mov	r9, r1
 800f782:	d055      	beq.n	800f830 <_strtod_l+0xba0>
 800f784:	a336      	add	r3, pc, #216	; (adr r3, 800f860 <_strtod_l+0xbd0>)
 800f786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f78a:	f7f1 f9bf 	bl	8000b0c <__aeabi_dcmplt>
 800f78e:	2800      	cmp	r0, #0
 800f790:	f47f acd0 	bne.w	800f134 <_strtod_l+0x4a4>
 800f794:	a334      	add	r3, pc, #208	; (adr r3, 800f868 <_strtod_l+0xbd8>)
 800f796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f79a:	4640      	mov	r0, r8
 800f79c:	4649      	mov	r1, r9
 800f79e:	f7f1 f9d3 	bl	8000b48 <__aeabi_dcmpgt>
 800f7a2:	2800      	cmp	r0, #0
 800f7a4:	f43f af7b 	beq.w	800f69e <_strtod_l+0xa0e>
 800f7a8:	e4c4      	b.n	800f134 <_strtod_l+0x4a4>
 800f7aa:	9b04      	ldr	r3, [sp, #16]
 800f7ac:	b333      	cbz	r3, 800f7fc <_strtod_l+0xb6c>
 800f7ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f7b0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f7b4:	d822      	bhi.n	800f7fc <_strtod_l+0xb6c>
 800f7b6:	a32e      	add	r3, pc, #184	; (adr r3, 800f870 <_strtod_l+0xbe0>)
 800f7b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7bc:	4640      	mov	r0, r8
 800f7be:	4649      	mov	r1, r9
 800f7c0:	f7f1 f9ae 	bl	8000b20 <__aeabi_dcmple>
 800f7c4:	b1a0      	cbz	r0, 800f7f0 <_strtod_l+0xb60>
 800f7c6:	4649      	mov	r1, r9
 800f7c8:	4640      	mov	r0, r8
 800f7ca:	f7f1 fa05 	bl	8000bd8 <__aeabi_d2uiz>
 800f7ce:	2801      	cmp	r0, #1
 800f7d0:	bf38      	it	cc
 800f7d2:	2001      	movcc	r0, #1
 800f7d4:	f7f0 feae 	bl	8000534 <__aeabi_ui2d>
 800f7d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f7da:	4680      	mov	r8, r0
 800f7dc:	4689      	mov	r9, r1
 800f7de:	bb23      	cbnz	r3, 800f82a <_strtod_l+0xb9a>
 800f7e0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f7e4:	9010      	str	r0, [sp, #64]	; 0x40
 800f7e6:	9311      	str	r3, [sp, #68]	; 0x44
 800f7e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f7ec:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f7f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f7f4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f7f8:	1a9b      	subs	r3, r3, r2
 800f7fa:	9309      	str	r3, [sp, #36]	; 0x24
 800f7fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f800:	eeb0 0a48 	vmov.f32	s0, s16
 800f804:	eef0 0a68 	vmov.f32	s1, s17
 800f808:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f80c:	f002 f9c2 	bl	8011b94 <__ulp>
 800f810:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f814:	ec53 2b10 	vmov	r2, r3, d0
 800f818:	f7f0 ff06 	bl	8000628 <__aeabi_dmul>
 800f81c:	ec53 2b18 	vmov	r2, r3, d8
 800f820:	f7f0 fd4c 	bl	80002bc <__adddf3>
 800f824:	4682      	mov	sl, r0
 800f826:	468b      	mov	fp, r1
 800f828:	e78d      	b.n	800f746 <_strtod_l+0xab6>
 800f82a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800f82e:	e7db      	b.n	800f7e8 <_strtod_l+0xb58>
 800f830:	a311      	add	r3, pc, #68	; (adr r3, 800f878 <_strtod_l+0xbe8>)
 800f832:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f836:	f7f1 f969 	bl	8000b0c <__aeabi_dcmplt>
 800f83a:	e7b2      	b.n	800f7a2 <_strtod_l+0xb12>
 800f83c:	2300      	movs	r3, #0
 800f83e:	930a      	str	r3, [sp, #40]	; 0x28
 800f840:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f842:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f844:	6013      	str	r3, [r2, #0]
 800f846:	f7ff ba6b 	b.w	800ed20 <_strtod_l+0x90>
 800f84a:	2a65      	cmp	r2, #101	; 0x65
 800f84c:	f43f ab5f 	beq.w	800ef0e <_strtod_l+0x27e>
 800f850:	2a45      	cmp	r2, #69	; 0x45
 800f852:	f43f ab5c 	beq.w	800ef0e <_strtod_l+0x27e>
 800f856:	2301      	movs	r3, #1
 800f858:	f7ff bb94 	b.w	800ef84 <_strtod_l+0x2f4>
 800f85c:	f3af 8000 	nop.w
 800f860:	94a03595 	.word	0x94a03595
 800f864:	3fdfffff 	.word	0x3fdfffff
 800f868:	35afe535 	.word	0x35afe535
 800f86c:	3fe00000 	.word	0x3fe00000
 800f870:	ffc00000 	.word	0xffc00000
 800f874:	41dfffff 	.word	0x41dfffff
 800f878:	94a03595 	.word	0x94a03595
 800f87c:	3fcfffff 	.word	0x3fcfffff
 800f880:	3ff00000 	.word	0x3ff00000
 800f884:	7ff00000 	.word	0x7ff00000
 800f888:	7fe00000 	.word	0x7fe00000
 800f88c:	7c9fffff 	.word	0x7c9fffff
 800f890:	3fe00000 	.word	0x3fe00000
 800f894:	bff00000 	.word	0xbff00000
 800f898:	7fefffff 	.word	0x7fefffff

0800f89c <strtof>:
 800f89c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8a0:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 800f950 <strtof+0xb4>
 800f8a4:	4b26      	ldr	r3, [pc, #152]	; (800f940 <strtof+0xa4>)
 800f8a6:	460a      	mov	r2, r1
 800f8a8:	ed2d 8b02 	vpush	{d8}
 800f8ac:	4601      	mov	r1, r0
 800f8ae:	f8d8 0000 	ldr.w	r0, [r8]
 800f8b2:	f7ff f9ed 	bl	800ec90 <_strtod_l>
 800f8b6:	ec55 4b10 	vmov	r4, r5, d0
 800f8ba:	ee10 2a10 	vmov	r2, s0
 800f8be:	ee10 0a10 	vmov	r0, s0
 800f8c2:	462b      	mov	r3, r5
 800f8c4:	4629      	mov	r1, r5
 800f8c6:	f7f1 f949 	bl	8000b5c <__aeabi_dcmpun>
 800f8ca:	b190      	cbz	r0, 800f8f2 <strtof+0x56>
 800f8cc:	2d00      	cmp	r5, #0
 800f8ce:	481d      	ldr	r0, [pc, #116]	; (800f944 <strtof+0xa8>)
 800f8d0:	da09      	bge.n	800f8e6 <strtof+0x4a>
 800f8d2:	f002 fc29 	bl	8012128 <nanf>
 800f8d6:	eeb1 8a40 	vneg.f32	s16, s0
 800f8da:	eeb0 0a48 	vmov.f32	s0, s16
 800f8de:	ecbd 8b02 	vpop	{d8}
 800f8e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f8e6:	ecbd 8b02 	vpop	{d8}
 800f8ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f8ee:	f002 bc1b 	b.w	8012128 <nanf>
 800f8f2:	4620      	mov	r0, r4
 800f8f4:	4629      	mov	r1, r5
 800f8f6:	f7f1 f98f 	bl	8000c18 <__aeabi_d2f>
 800f8fa:	ee08 0a10 	vmov	s16, r0
 800f8fe:	eddf 7a12 	vldr	s15, [pc, #72]	; 800f948 <strtof+0xac>
 800f902:	eeb0 7ac8 	vabs.f32	s14, s16
 800f906:	eeb4 7a67 	vcmp.f32	s14, s15
 800f90a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f90e:	dde4      	ble.n	800f8da <strtof+0x3e>
 800f910:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 800f914:	4b0d      	ldr	r3, [pc, #52]	; (800f94c <strtof+0xb0>)
 800f916:	f04f 32ff 	mov.w	r2, #4294967295
 800f91a:	4620      	mov	r0, r4
 800f91c:	4639      	mov	r1, r7
 800f91e:	f7f1 f91d 	bl	8000b5c <__aeabi_dcmpun>
 800f922:	b940      	cbnz	r0, 800f936 <strtof+0x9a>
 800f924:	4b09      	ldr	r3, [pc, #36]	; (800f94c <strtof+0xb0>)
 800f926:	f04f 32ff 	mov.w	r2, #4294967295
 800f92a:	4620      	mov	r0, r4
 800f92c:	4639      	mov	r1, r7
 800f92e:	f7f1 f8f7 	bl	8000b20 <__aeabi_dcmple>
 800f932:	2800      	cmp	r0, #0
 800f934:	d0d1      	beq.n	800f8da <strtof+0x3e>
 800f936:	f8d8 3000 	ldr.w	r3, [r8]
 800f93a:	2222      	movs	r2, #34	; 0x22
 800f93c:	601a      	str	r2, [r3, #0]
 800f93e:	e7cc      	b.n	800f8da <strtof+0x3e>
 800f940:	20000130 	.word	0x20000130
 800f944:	08020550 	.word	0x08020550
 800f948:	7f7fffff 	.word	0x7f7fffff
 800f94c:	7fefffff 	.word	0x7fefffff
 800f950:	200000c8 	.word	0x200000c8

0800f954 <_strtoul_l.constprop.0>:
 800f954:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f958:	4f36      	ldr	r7, [pc, #216]	; (800fa34 <_strtoul_l.constprop.0+0xe0>)
 800f95a:	4686      	mov	lr, r0
 800f95c:	460d      	mov	r5, r1
 800f95e:	4628      	mov	r0, r5
 800f960:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f964:	5de6      	ldrb	r6, [r4, r7]
 800f966:	f016 0608 	ands.w	r6, r6, #8
 800f96a:	d1f8      	bne.n	800f95e <_strtoul_l.constprop.0+0xa>
 800f96c:	2c2d      	cmp	r4, #45	; 0x2d
 800f96e:	d12f      	bne.n	800f9d0 <_strtoul_l.constprop.0+0x7c>
 800f970:	782c      	ldrb	r4, [r5, #0]
 800f972:	2601      	movs	r6, #1
 800f974:	1c85      	adds	r5, r0, #2
 800f976:	2b00      	cmp	r3, #0
 800f978:	d057      	beq.n	800fa2a <_strtoul_l.constprop.0+0xd6>
 800f97a:	2b10      	cmp	r3, #16
 800f97c:	d109      	bne.n	800f992 <_strtoul_l.constprop.0+0x3e>
 800f97e:	2c30      	cmp	r4, #48	; 0x30
 800f980:	d107      	bne.n	800f992 <_strtoul_l.constprop.0+0x3e>
 800f982:	7828      	ldrb	r0, [r5, #0]
 800f984:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800f988:	2858      	cmp	r0, #88	; 0x58
 800f98a:	d149      	bne.n	800fa20 <_strtoul_l.constprop.0+0xcc>
 800f98c:	786c      	ldrb	r4, [r5, #1]
 800f98e:	2310      	movs	r3, #16
 800f990:	3502      	adds	r5, #2
 800f992:	f04f 38ff 	mov.w	r8, #4294967295
 800f996:	2700      	movs	r7, #0
 800f998:	fbb8 f8f3 	udiv	r8, r8, r3
 800f99c:	fb03 f908 	mul.w	r9, r3, r8
 800f9a0:	ea6f 0909 	mvn.w	r9, r9
 800f9a4:	4638      	mov	r0, r7
 800f9a6:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800f9aa:	f1bc 0f09 	cmp.w	ip, #9
 800f9ae:	d814      	bhi.n	800f9da <_strtoul_l.constprop.0+0x86>
 800f9b0:	4664      	mov	r4, ip
 800f9b2:	42a3      	cmp	r3, r4
 800f9b4:	dd22      	ble.n	800f9fc <_strtoul_l.constprop.0+0xa8>
 800f9b6:	2f00      	cmp	r7, #0
 800f9b8:	db1d      	blt.n	800f9f6 <_strtoul_l.constprop.0+0xa2>
 800f9ba:	4580      	cmp	r8, r0
 800f9bc:	d31b      	bcc.n	800f9f6 <_strtoul_l.constprop.0+0xa2>
 800f9be:	d101      	bne.n	800f9c4 <_strtoul_l.constprop.0+0x70>
 800f9c0:	45a1      	cmp	r9, r4
 800f9c2:	db18      	blt.n	800f9f6 <_strtoul_l.constprop.0+0xa2>
 800f9c4:	fb00 4003 	mla	r0, r0, r3, r4
 800f9c8:	2701      	movs	r7, #1
 800f9ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f9ce:	e7ea      	b.n	800f9a6 <_strtoul_l.constprop.0+0x52>
 800f9d0:	2c2b      	cmp	r4, #43	; 0x2b
 800f9d2:	bf04      	itt	eq
 800f9d4:	782c      	ldrbeq	r4, [r5, #0]
 800f9d6:	1c85      	addeq	r5, r0, #2
 800f9d8:	e7cd      	b.n	800f976 <_strtoul_l.constprop.0+0x22>
 800f9da:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800f9de:	f1bc 0f19 	cmp.w	ip, #25
 800f9e2:	d801      	bhi.n	800f9e8 <_strtoul_l.constprop.0+0x94>
 800f9e4:	3c37      	subs	r4, #55	; 0x37
 800f9e6:	e7e4      	b.n	800f9b2 <_strtoul_l.constprop.0+0x5e>
 800f9e8:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800f9ec:	f1bc 0f19 	cmp.w	ip, #25
 800f9f0:	d804      	bhi.n	800f9fc <_strtoul_l.constprop.0+0xa8>
 800f9f2:	3c57      	subs	r4, #87	; 0x57
 800f9f4:	e7dd      	b.n	800f9b2 <_strtoul_l.constprop.0+0x5e>
 800f9f6:	f04f 37ff 	mov.w	r7, #4294967295
 800f9fa:	e7e6      	b.n	800f9ca <_strtoul_l.constprop.0+0x76>
 800f9fc:	2f00      	cmp	r7, #0
 800f9fe:	da07      	bge.n	800fa10 <_strtoul_l.constprop.0+0xbc>
 800fa00:	2322      	movs	r3, #34	; 0x22
 800fa02:	f8ce 3000 	str.w	r3, [lr]
 800fa06:	f04f 30ff 	mov.w	r0, #4294967295
 800fa0a:	b932      	cbnz	r2, 800fa1a <_strtoul_l.constprop.0+0xc6>
 800fa0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fa10:	b106      	cbz	r6, 800fa14 <_strtoul_l.constprop.0+0xc0>
 800fa12:	4240      	negs	r0, r0
 800fa14:	2a00      	cmp	r2, #0
 800fa16:	d0f9      	beq.n	800fa0c <_strtoul_l.constprop.0+0xb8>
 800fa18:	b107      	cbz	r7, 800fa1c <_strtoul_l.constprop.0+0xc8>
 800fa1a:	1e69      	subs	r1, r5, #1
 800fa1c:	6011      	str	r1, [r2, #0]
 800fa1e:	e7f5      	b.n	800fa0c <_strtoul_l.constprop.0+0xb8>
 800fa20:	2430      	movs	r4, #48	; 0x30
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d1b5      	bne.n	800f992 <_strtoul_l.constprop.0+0x3e>
 800fa26:	2308      	movs	r3, #8
 800fa28:	e7b3      	b.n	800f992 <_strtoul_l.constprop.0+0x3e>
 800fa2a:	2c30      	cmp	r4, #48	; 0x30
 800fa2c:	d0a9      	beq.n	800f982 <_strtoul_l.constprop.0+0x2e>
 800fa2e:	230a      	movs	r3, #10
 800fa30:	e7af      	b.n	800f992 <_strtoul_l.constprop.0+0x3e>
 800fa32:	bf00      	nop
 800fa34:	08020139 	.word	0x08020139

0800fa38 <strtoul>:
 800fa38:	4613      	mov	r3, r2
 800fa3a:	460a      	mov	r2, r1
 800fa3c:	4601      	mov	r1, r0
 800fa3e:	4802      	ldr	r0, [pc, #8]	; (800fa48 <strtoul+0x10>)
 800fa40:	6800      	ldr	r0, [r0, #0]
 800fa42:	f7ff bf87 	b.w	800f954 <_strtoul_l.constprop.0>
 800fa46:	bf00      	nop
 800fa48:	200000c8 	.word	0x200000c8

0800fa4c <_vsniprintf_r>:
 800fa4c:	b530      	push	{r4, r5, lr}
 800fa4e:	4614      	mov	r4, r2
 800fa50:	2c00      	cmp	r4, #0
 800fa52:	b09b      	sub	sp, #108	; 0x6c
 800fa54:	4605      	mov	r5, r0
 800fa56:	461a      	mov	r2, r3
 800fa58:	da05      	bge.n	800fa66 <_vsniprintf_r+0x1a>
 800fa5a:	238b      	movs	r3, #139	; 0x8b
 800fa5c:	6003      	str	r3, [r0, #0]
 800fa5e:	f04f 30ff 	mov.w	r0, #4294967295
 800fa62:	b01b      	add	sp, #108	; 0x6c
 800fa64:	bd30      	pop	{r4, r5, pc}
 800fa66:	f44f 7302 	mov.w	r3, #520	; 0x208
 800fa6a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800fa6e:	bf14      	ite	ne
 800fa70:	f104 33ff 	addne.w	r3, r4, #4294967295
 800fa74:	4623      	moveq	r3, r4
 800fa76:	9302      	str	r3, [sp, #8]
 800fa78:	9305      	str	r3, [sp, #20]
 800fa7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800fa7e:	9100      	str	r1, [sp, #0]
 800fa80:	9104      	str	r1, [sp, #16]
 800fa82:	f8ad 300e 	strh.w	r3, [sp, #14]
 800fa86:	4669      	mov	r1, sp
 800fa88:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800fa8a:	f002 fa43 	bl	8011f14 <_svfiprintf_r>
 800fa8e:	1c43      	adds	r3, r0, #1
 800fa90:	bfbc      	itt	lt
 800fa92:	238b      	movlt	r3, #139	; 0x8b
 800fa94:	602b      	strlt	r3, [r5, #0]
 800fa96:	2c00      	cmp	r4, #0
 800fa98:	d0e3      	beq.n	800fa62 <_vsniprintf_r+0x16>
 800fa9a:	9b00      	ldr	r3, [sp, #0]
 800fa9c:	2200      	movs	r2, #0
 800fa9e:	701a      	strb	r2, [r3, #0]
 800faa0:	e7df      	b.n	800fa62 <_vsniprintf_r+0x16>
	...

0800faa4 <vsniprintf>:
 800faa4:	b507      	push	{r0, r1, r2, lr}
 800faa6:	9300      	str	r3, [sp, #0]
 800faa8:	4613      	mov	r3, r2
 800faaa:	460a      	mov	r2, r1
 800faac:	4601      	mov	r1, r0
 800faae:	4803      	ldr	r0, [pc, #12]	; (800fabc <vsniprintf+0x18>)
 800fab0:	6800      	ldr	r0, [r0, #0]
 800fab2:	f7ff ffcb 	bl	800fa4c <_vsniprintf_r>
 800fab6:	b003      	add	sp, #12
 800fab8:	f85d fb04 	ldr.w	pc, [sp], #4
 800fabc:	200000c8 	.word	0x200000c8

0800fac0 <__swbuf_r>:
 800fac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fac2:	460e      	mov	r6, r1
 800fac4:	4614      	mov	r4, r2
 800fac6:	4605      	mov	r5, r0
 800fac8:	b118      	cbz	r0, 800fad2 <__swbuf_r+0x12>
 800faca:	6983      	ldr	r3, [r0, #24]
 800facc:	b90b      	cbnz	r3, 800fad2 <__swbuf_r+0x12>
 800face:	f001 f84b 	bl	8010b68 <__sinit>
 800fad2:	4b21      	ldr	r3, [pc, #132]	; (800fb58 <__swbuf_r+0x98>)
 800fad4:	429c      	cmp	r4, r3
 800fad6:	d12b      	bne.n	800fb30 <__swbuf_r+0x70>
 800fad8:	686c      	ldr	r4, [r5, #4]
 800fada:	69a3      	ldr	r3, [r4, #24]
 800fadc:	60a3      	str	r3, [r4, #8]
 800fade:	89a3      	ldrh	r3, [r4, #12]
 800fae0:	071a      	lsls	r2, r3, #28
 800fae2:	d52f      	bpl.n	800fb44 <__swbuf_r+0x84>
 800fae4:	6923      	ldr	r3, [r4, #16]
 800fae6:	b36b      	cbz	r3, 800fb44 <__swbuf_r+0x84>
 800fae8:	6923      	ldr	r3, [r4, #16]
 800faea:	6820      	ldr	r0, [r4, #0]
 800faec:	1ac0      	subs	r0, r0, r3
 800faee:	6963      	ldr	r3, [r4, #20]
 800faf0:	b2f6      	uxtb	r6, r6
 800faf2:	4283      	cmp	r3, r0
 800faf4:	4637      	mov	r7, r6
 800faf6:	dc04      	bgt.n	800fb02 <__swbuf_r+0x42>
 800faf8:	4621      	mov	r1, r4
 800fafa:	4628      	mov	r0, r5
 800fafc:	f000 ffa0 	bl	8010a40 <_fflush_r>
 800fb00:	bb30      	cbnz	r0, 800fb50 <__swbuf_r+0x90>
 800fb02:	68a3      	ldr	r3, [r4, #8]
 800fb04:	3b01      	subs	r3, #1
 800fb06:	60a3      	str	r3, [r4, #8]
 800fb08:	6823      	ldr	r3, [r4, #0]
 800fb0a:	1c5a      	adds	r2, r3, #1
 800fb0c:	6022      	str	r2, [r4, #0]
 800fb0e:	701e      	strb	r6, [r3, #0]
 800fb10:	6963      	ldr	r3, [r4, #20]
 800fb12:	3001      	adds	r0, #1
 800fb14:	4283      	cmp	r3, r0
 800fb16:	d004      	beq.n	800fb22 <__swbuf_r+0x62>
 800fb18:	89a3      	ldrh	r3, [r4, #12]
 800fb1a:	07db      	lsls	r3, r3, #31
 800fb1c:	d506      	bpl.n	800fb2c <__swbuf_r+0x6c>
 800fb1e:	2e0a      	cmp	r6, #10
 800fb20:	d104      	bne.n	800fb2c <__swbuf_r+0x6c>
 800fb22:	4621      	mov	r1, r4
 800fb24:	4628      	mov	r0, r5
 800fb26:	f000 ff8b 	bl	8010a40 <_fflush_r>
 800fb2a:	b988      	cbnz	r0, 800fb50 <__swbuf_r+0x90>
 800fb2c:	4638      	mov	r0, r7
 800fb2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb30:	4b0a      	ldr	r3, [pc, #40]	; (800fb5c <__swbuf_r+0x9c>)
 800fb32:	429c      	cmp	r4, r3
 800fb34:	d101      	bne.n	800fb3a <__swbuf_r+0x7a>
 800fb36:	68ac      	ldr	r4, [r5, #8]
 800fb38:	e7cf      	b.n	800fada <__swbuf_r+0x1a>
 800fb3a:	4b09      	ldr	r3, [pc, #36]	; (800fb60 <__swbuf_r+0xa0>)
 800fb3c:	429c      	cmp	r4, r3
 800fb3e:	bf08      	it	eq
 800fb40:	68ec      	ldreq	r4, [r5, #12]
 800fb42:	e7ca      	b.n	800fada <__swbuf_r+0x1a>
 800fb44:	4621      	mov	r1, r4
 800fb46:	4628      	mov	r0, r5
 800fb48:	f000 f80c 	bl	800fb64 <__swsetup_r>
 800fb4c:	2800      	cmp	r0, #0
 800fb4e:	d0cb      	beq.n	800fae8 <__swbuf_r+0x28>
 800fb50:	f04f 37ff 	mov.w	r7, #4294967295
 800fb54:	e7ea      	b.n	800fb2c <__swbuf_r+0x6c>
 800fb56:	bf00      	nop
 800fb58:	080202ec 	.word	0x080202ec
 800fb5c:	0802030c 	.word	0x0802030c
 800fb60:	080202cc 	.word	0x080202cc

0800fb64 <__swsetup_r>:
 800fb64:	4b32      	ldr	r3, [pc, #200]	; (800fc30 <__swsetup_r+0xcc>)
 800fb66:	b570      	push	{r4, r5, r6, lr}
 800fb68:	681d      	ldr	r5, [r3, #0]
 800fb6a:	4606      	mov	r6, r0
 800fb6c:	460c      	mov	r4, r1
 800fb6e:	b125      	cbz	r5, 800fb7a <__swsetup_r+0x16>
 800fb70:	69ab      	ldr	r3, [r5, #24]
 800fb72:	b913      	cbnz	r3, 800fb7a <__swsetup_r+0x16>
 800fb74:	4628      	mov	r0, r5
 800fb76:	f000 fff7 	bl	8010b68 <__sinit>
 800fb7a:	4b2e      	ldr	r3, [pc, #184]	; (800fc34 <__swsetup_r+0xd0>)
 800fb7c:	429c      	cmp	r4, r3
 800fb7e:	d10f      	bne.n	800fba0 <__swsetup_r+0x3c>
 800fb80:	686c      	ldr	r4, [r5, #4]
 800fb82:	89a3      	ldrh	r3, [r4, #12]
 800fb84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fb88:	0719      	lsls	r1, r3, #28
 800fb8a:	d42c      	bmi.n	800fbe6 <__swsetup_r+0x82>
 800fb8c:	06dd      	lsls	r5, r3, #27
 800fb8e:	d411      	bmi.n	800fbb4 <__swsetup_r+0x50>
 800fb90:	2309      	movs	r3, #9
 800fb92:	6033      	str	r3, [r6, #0]
 800fb94:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800fb98:	81a3      	strh	r3, [r4, #12]
 800fb9a:	f04f 30ff 	mov.w	r0, #4294967295
 800fb9e:	e03e      	b.n	800fc1e <__swsetup_r+0xba>
 800fba0:	4b25      	ldr	r3, [pc, #148]	; (800fc38 <__swsetup_r+0xd4>)
 800fba2:	429c      	cmp	r4, r3
 800fba4:	d101      	bne.n	800fbaa <__swsetup_r+0x46>
 800fba6:	68ac      	ldr	r4, [r5, #8]
 800fba8:	e7eb      	b.n	800fb82 <__swsetup_r+0x1e>
 800fbaa:	4b24      	ldr	r3, [pc, #144]	; (800fc3c <__swsetup_r+0xd8>)
 800fbac:	429c      	cmp	r4, r3
 800fbae:	bf08      	it	eq
 800fbb0:	68ec      	ldreq	r4, [r5, #12]
 800fbb2:	e7e6      	b.n	800fb82 <__swsetup_r+0x1e>
 800fbb4:	0758      	lsls	r0, r3, #29
 800fbb6:	d512      	bpl.n	800fbde <__swsetup_r+0x7a>
 800fbb8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fbba:	b141      	cbz	r1, 800fbce <__swsetup_r+0x6a>
 800fbbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fbc0:	4299      	cmp	r1, r3
 800fbc2:	d002      	beq.n	800fbca <__swsetup_r+0x66>
 800fbc4:	4630      	mov	r0, r6
 800fbc6:	f7fe fae3 	bl	800e190 <_free_r>
 800fbca:	2300      	movs	r3, #0
 800fbcc:	6363      	str	r3, [r4, #52]	; 0x34
 800fbce:	89a3      	ldrh	r3, [r4, #12]
 800fbd0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fbd4:	81a3      	strh	r3, [r4, #12]
 800fbd6:	2300      	movs	r3, #0
 800fbd8:	6063      	str	r3, [r4, #4]
 800fbda:	6923      	ldr	r3, [r4, #16]
 800fbdc:	6023      	str	r3, [r4, #0]
 800fbde:	89a3      	ldrh	r3, [r4, #12]
 800fbe0:	f043 0308 	orr.w	r3, r3, #8
 800fbe4:	81a3      	strh	r3, [r4, #12]
 800fbe6:	6923      	ldr	r3, [r4, #16]
 800fbe8:	b94b      	cbnz	r3, 800fbfe <__swsetup_r+0x9a>
 800fbea:	89a3      	ldrh	r3, [r4, #12]
 800fbec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fbf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fbf4:	d003      	beq.n	800fbfe <__swsetup_r+0x9a>
 800fbf6:	4621      	mov	r1, r4
 800fbf8:	4630      	mov	r0, r6
 800fbfa:	f001 fbed 	bl	80113d8 <__smakebuf_r>
 800fbfe:	89a0      	ldrh	r0, [r4, #12]
 800fc00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fc04:	f010 0301 	ands.w	r3, r0, #1
 800fc08:	d00a      	beq.n	800fc20 <__swsetup_r+0xbc>
 800fc0a:	2300      	movs	r3, #0
 800fc0c:	60a3      	str	r3, [r4, #8]
 800fc0e:	6963      	ldr	r3, [r4, #20]
 800fc10:	425b      	negs	r3, r3
 800fc12:	61a3      	str	r3, [r4, #24]
 800fc14:	6923      	ldr	r3, [r4, #16]
 800fc16:	b943      	cbnz	r3, 800fc2a <__swsetup_r+0xc6>
 800fc18:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fc1c:	d1ba      	bne.n	800fb94 <__swsetup_r+0x30>
 800fc1e:	bd70      	pop	{r4, r5, r6, pc}
 800fc20:	0781      	lsls	r1, r0, #30
 800fc22:	bf58      	it	pl
 800fc24:	6963      	ldrpl	r3, [r4, #20]
 800fc26:	60a3      	str	r3, [r4, #8]
 800fc28:	e7f4      	b.n	800fc14 <__swsetup_r+0xb0>
 800fc2a:	2000      	movs	r0, #0
 800fc2c:	e7f7      	b.n	800fc1e <__swsetup_r+0xba>
 800fc2e:	bf00      	nop
 800fc30:	200000c8 	.word	0x200000c8
 800fc34:	080202ec 	.word	0x080202ec
 800fc38:	0802030c 	.word	0x0802030c
 800fc3c:	080202cc 	.word	0x080202cc

0800fc40 <quorem>:
 800fc40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc44:	6903      	ldr	r3, [r0, #16]
 800fc46:	690c      	ldr	r4, [r1, #16]
 800fc48:	42a3      	cmp	r3, r4
 800fc4a:	4607      	mov	r7, r0
 800fc4c:	f2c0 8081 	blt.w	800fd52 <quorem+0x112>
 800fc50:	3c01      	subs	r4, #1
 800fc52:	f101 0814 	add.w	r8, r1, #20
 800fc56:	f100 0514 	add.w	r5, r0, #20
 800fc5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fc5e:	9301      	str	r3, [sp, #4]
 800fc60:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fc64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fc68:	3301      	adds	r3, #1
 800fc6a:	429a      	cmp	r2, r3
 800fc6c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800fc70:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fc74:	fbb2 f6f3 	udiv	r6, r2, r3
 800fc78:	d331      	bcc.n	800fcde <quorem+0x9e>
 800fc7a:	f04f 0e00 	mov.w	lr, #0
 800fc7e:	4640      	mov	r0, r8
 800fc80:	46ac      	mov	ip, r5
 800fc82:	46f2      	mov	sl, lr
 800fc84:	f850 2b04 	ldr.w	r2, [r0], #4
 800fc88:	b293      	uxth	r3, r2
 800fc8a:	fb06 e303 	mla	r3, r6, r3, lr
 800fc8e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800fc92:	b29b      	uxth	r3, r3
 800fc94:	ebaa 0303 	sub.w	r3, sl, r3
 800fc98:	f8dc a000 	ldr.w	sl, [ip]
 800fc9c:	0c12      	lsrs	r2, r2, #16
 800fc9e:	fa13 f38a 	uxtah	r3, r3, sl
 800fca2:	fb06 e202 	mla	r2, r6, r2, lr
 800fca6:	9300      	str	r3, [sp, #0]
 800fca8:	9b00      	ldr	r3, [sp, #0]
 800fcaa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800fcae:	b292      	uxth	r2, r2
 800fcb0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800fcb4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fcb8:	f8bd 3000 	ldrh.w	r3, [sp]
 800fcbc:	4581      	cmp	r9, r0
 800fcbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fcc2:	f84c 3b04 	str.w	r3, [ip], #4
 800fcc6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800fcca:	d2db      	bcs.n	800fc84 <quorem+0x44>
 800fccc:	f855 300b 	ldr.w	r3, [r5, fp]
 800fcd0:	b92b      	cbnz	r3, 800fcde <quorem+0x9e>
 800fcd2:	9b01      	ldr	r3, [sp, #4]
 800fcd4:	3b04      	subs	r3, #4
 800fcd6:	429d      	cmp	r5, r3
 800fcd8:	461a      	mov	r2, r3
 800fcda:	d32e      	bcc.n	800fd3a <quorem+0xfa>
 800fcdc:	613c      	str	r4, [r7, #16]
 800fcde:	4638      	mov	r0, r7
 800fce0:	f001 feb2 	bl	8011a48 <__mcmp>
 800fce4:	2800      	cmp	r0, #0
 800fce6:	db24      	blt.n	800fd32 <quorem+0xf2>
 800fce8:	3601      	adds	r6, #1
 800fcea:	4628      	mov	r0, r5
 800fcec:	f04f 0c00 	mov.w	ip, #0
 800fcf0:	f858 2b04 	ldr.w	r2, [r8], #4
 800fcf4:	f8d0 e000 	ldr.w	lr, [r0]
 800fcf8:	b293      	uxth	r3, r2
 800fcfa:	ebac 0303 	sub.w	r3, ip, r3
 800fcfe:	0c12      	lsrs	r2, r2, #16
 800fd00:	fa13 f38e 	uxtah	r3, r3, lr
 800fd04:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800fd08:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fd0c:	b29b      	uxth	r3, r3
 800fd0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fd12:	45c1      	cmp	r9, r8
 800fd14:	f840 3b04 	str.w	r3, [r0], #4
 800fd18:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800fd1c:	d2e8      	bcs.n	800fcf0 <quorem+0xb0>
 800fd1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fd22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fd26:	b922      	cbnz	r2, 800fd32 <quorem+0xf2>
 800fd28:	3b04      	subs	r3, #4
 800fd2a:	429d      	cmp	r5, r3
 800fd2c:	461a      	mov	r2, r3
 800fd2e:	d30a      	bcc.n	800fd46 <quorem+0x106>
 800fd30:	613c      	str	r4, [r7, #16]
 800fd32:	4630      	mov	r0, r6
 800fd34:	b003      	add	sp, #12
 800fd36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd3a:	6812      	ldr	r2, [r2, #0]
 800fd3c:	3b04      	subs	r3, #4
 800fd3e:	2a00      	cmp	r2, #0
 800fd40:	d1cc      	bne.n	800fcdc <quorem+0x9c>
 800fd42:	3c01      	subs	r4, #1
 800fd44:	e7c7      	b.n	800fcd6 <quorem+0x96>
 800fd46:	6812      	ldr	r2, [r2, #0]
 800fd48:	3b04      	subs	r3, #4
 800fd4a:	2a00      	cmp	r2, #0
 800fd4c:	d1f0      	bne.n	800fd30 <quorem+0xf0>
 800fd4e:	3c01      	subs	r4, #1
 800fd50:	e7eb      	b.n	800fd2a <quorem+0xea>
 800fd52:	2000      	movs	r0, #0
 800fd54:	e7ee      	b.n	800fd34 <quorem+0xf4>
	...

0800fd58 <_dtoa_r>:
 800fd58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd5c:	ed2d 8b04 	vpush	{d8-d9}
 800fd60:	ec57 6b10 	vmov	r6, r7, d0
 800fd64:	b093      	sub	sp, #76	; 0x4c
 800fd66:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fd68:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800fd6c:	9106      	str	r1, [sp, #24]
 800fd6e:	ee10 aa10 	vmov	sl, s0
 800fd72:	4604      	mov	r4, r0
 800fd74:	9209      	str	r2, [sp, #36]	; 0x24
 800fd76:	930c      	str	r3, [sp, #48]	; 0x30
 800fd78:	46bb      	mov	fp, r7
 800fd7a:	b975      	cbnz	r5, 800fd9a <_dtoa_r+0x42>
 800fd7c:	2010      	movs	r0, #16
 800fd7e:	f7fe f9f7 	bl	800e170 <malloc>
 800fd82:	4602      	mov	r2, r0
 800fd84:	6260      	str	r0, [r4, #36]	; 0x24
 800fd86:	b920      	cbnz	r0, 800fd92 <_dtoa_r+0x3a>
 800fd88:	4ba7      	ldr	r3, [pc, #668]	; (8010028 <_dtoa_r+0x2d0>)
 800fd8a:	21ea      	movs	r1, #234	; 0xea
 800fd8c:	48a7      	ldr	r0, [pc, #668]	; (801002c <_dtoa_r+0x2d4>)
 800fd8e:	f002 fa47 	bl	8012220 <__assert_func>
 800fd92:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fd96:	6005      	str	r5, [r0, #0]
 800fd98:	60c5      	str	r5, [r0, #12]
 800fd9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fd9c:	6819      	ldr	r1, [r3, #0]
 800fd9e:	b151      	cbz	r1, 800fdb6 <_dtoa_r+0x5e>
 800fda0:	685a      	ldr	r2, [r3, #4]
 800fda2:	604a      	str	r2, [r1, #4]
 800fda4:	2301      	movs	r3, #1
 800fda6:	4093      	lsls	r3, r2
 800fda8:	608b      	str	r3, [r1, #8]
 800fdaa:	4620      	mov	r0, r4
 800fdac:	f001 fbc0 	bl	8011530 <_Bfree>
 800fdb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fdb2:	2200      	movs	r2, #0
 800fdb4:	601a      	str	r2, [r3, #0]
 800fdb6:	1e3b      	subs	r3, r7, #0
 800fdb8:	bfaa      	itet	ge
 800fdba:	2300      	movge	r3, #0
 800fdbc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800fdc0:	f8c8 3000 	strge.w	r3, [r8]
 800fdc4:	4b9a      	ldr	r3, [pc, #616]	; (8010030 <_dtoa_r+0x2d8>)
 800fdc6:	bfbc      	itt	lt
 800fdc8:	2201      	movlt	r2, #1
 800fdca:	f8c8 2000 	strlt.w	r2, [r8]
 800fdce:	ea33 030b 	bics.w	r3, r3, fp
 800fdd2:	d11b      	bne.n	800fe0c <_dtoa_r+0xb4>
 800fdd4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fdd6:	f242 730f 	movw	r3, #9999	; 0x270f
 800fdda:	6013      	str	r3, [r2, #0]
 800fddc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fde0:	4333      	orrs	r3, r6
 800fde2:	f000 8592 	beq.w	801090a <_dtoa_r+0xbb2>
 800fde6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fde8:	b963      	cbnz	r3, 800fe04 <_dtoa_r+0xac>
 800fdea:	4b92      	ldr	r3, [pc, #584]	; (8010034 <_dtoa_r+0x2dc>)
 800fdec:	e022      	b.n	800fe34 <_dtoa_r+0xdc>
 800fdee:	4b92      	ldr	r3, [pc, #584]	; (8010038 <_dtoa_r+0x2e0>)
 800fdf0:	9301      	str	r3, [sp, #4]
 800fdf2:	3308      	adds	r3, #8
 800fdf4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fdf6:	6013      	str	r3, [r2, #0]
 800fdf8:	9801      	ldr	r0, [sp, #4]
 800fdfa:	b013      	add	sp, #76	; 0x4c
 800fdfc:	ecbd 8b04 	vpop	{d8-d9}
 800fe00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe04:	4b8b      	ldr	r3, [pc, #556]	; (8010034 <_dtoa_r+0x2dc>)
 800fe06:	9301      	str	r3, [sp, #4]
 800fe08:	3303      	adds	r3, #3
 800fe0a:	e7f3      	b.n	800fdf4 <_dtoa_r+0x9c>
 800fe0c:	2200      	movs	r2, #0
 800fe0e:	2300      	movs	r3, #0
 800fe10:	4650      	mov	r0, sl
 800fe12:	4659      	mov	r1, fp
 800fe14:	f7f0 fe70 	bl	8000af8 <__aeabi_dcmpeq>
 800fe18:	ec4b ab19 	vmov	d9, sl, fp
 800fe1c:	4680      	mov	r8, r0
 800fe1e:	b158      	cbz	r0, 800fe38 <_dtoa_r+0xe0>
 800fe20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fe22:	2301      	movs	r3, #1
 800fe24:	6013      	str	r3, [r2, #0]
 800fe26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	f000 856b 	beq.w	8010904 <_dtoa_r+0xbac>
 800fe2e:	4883      	ldr	r0, [pc, #524]	; (801003c <_dtoa_r+0x2e4>)
 800fe30:	6018      	str	r0, [r3, #0]
 800fe32:	1e43      	subs	r3, r0, #1
 800fe34:	9301      	str	r3, [sp, #4]
 800fe36:	e7df      	b.n	800fdf8 <_dtoa_r+0xa0>
 800fe38:	ec4b ab10 	vmov	d0, sl, fp
 800fe3c:	aa10      	add	r2, sp, #64	; 0x40
 800fe3e:	a911      	add	r1, sp, #68	; 0x44
 800fe40:	4620      	mov	r0, r4
 800fe42:	f001 ff23 	bl	8011c8c <__d2b>
 800fe46:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800fe4a:	ee08 0a10 	vmov	s16, r0
 800fe4e:	2d00      	cmp	r5, #0
 800fe50:	f000 8084 	beq.w	800ff5c <_dtoa_r+0x204>
 800fe54:	ee19 3a90 	vmov	r3, s19
 800fe58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fe5c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800fe60:	4656      	mov	r6, sl
 800fe62:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800fe66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800fe6a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800fe6e:	4b74      	ldr	r3, [pc, #464]	; (8010040 <_dtoa_r+0x2e8>)
 800fe70:	2200      	movs	r2, #0
 800fe72:	4630      	mov	r0, r6
 800fe74:	4639      	mov	r1, r7
 800fe76:	f7f0 fa1f 	bl	80002b8 <__aeabi_dsub>
 800fe7a:	a365      	add	r3, pc, #404	; (adr r3, 8010010 <_dtoa_r+0x2b8>)
 800fe7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe80:	f7f0 fbd2 	bl	8000628 <__aeabi_dmul>
 800fe84:	a364      	add	r3, pc, #400	; (adr r3, 8010018 <_dtoa_r+0x2c0>)
 800fe86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe8a:	f7f0 fa17 	bl	80002bc <__adddf3>
 800fe8e:	4606      	mov	r6, r0
 800fe90:	4628      	mov	r0, r5
 800fe92:	460f      	mov	r7, r1
 800fe94:	f7f0 fb5e 	bl	8000554 <__aeabi_i2d>
 800fe98:	a361      	add	r3, pc, #388	; (adr r3, 8010020 <_dtoa_r+0x2c8>)
 800fe9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe9e:	f7f0 fbc3 	bl	8000628 <__aeabi_dmul>
 800fea2:	4602      	mov	r2, r0
 800fea4:	460b      	mov	r3, r1
 800fea6:	4630      	mov	r0, r6
 800fea8:	4639      	mov	r1, r7
 800feaa:	f7f0 fa07 	bl	80002bc <__adddf3>
 800feae:	4606      	mov	r6, r0
 800feb0:	460f      	mov	r7, r1
 800feb2:	f7f0 fe69 	bl	8000b88 <__aeabi_d2iz>
 800feb6:	2200      	movs	r2, #0
 800feb8:	9000      	str	r0, [sp, #0]
 800feba:	2300      	movs	r3, #0
 800febc:	4630      	mov	r0, r6
 800febe:	4639      	mov	r1, r7
 800fec0:	f7f0 fe24 	bl	8000b0c <__aeabi_dcmplt>
 800fec4:	b150      	cbz	r0, 800fedc <_dtoa_r+0x184>
 800fec6:	9800      	ldr	r0, [sp, #0]
 800fec8:	f7f0 fb44 	bl	8000554 <__aeabi_i2d>
 800fecc:	4632      	mov	r2, r6
 800fece:	463b      	mov	r3, r7
 800fed0:	f7f0 fe12 	bl	8000af8 <__aeabi_dcmpeq>
 800fed4:	b910      	cbnz	r0, 800fedc <_dtoa_r+0x184>
 800fed6:	9b00      	ldr	r3, [sp, #0]
 800fed8:	3b01      	subs	r3, #1
 800feda:	9300      	str	r3, [sp, #0]
 800fedc:	9b00      	ldr	r3, [sp, #0]
 800fede:	2b16      	cmp	r3, #22
 800fee0:	d85a      	bhi.n	800ff98 <_dtoa_r+0x240>
 800fee2:	9a00      	ldr	r2, [sp, #0]
 800fee4:	4b57      	ldr	r3, [pc, #348]	; (8010044 <_dtoa_r+0x2ec>)
 800fee6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800feea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800feee:	ec51 0b19 	vmov	r0, r1, d9
 800fef2:	f7f0 fe0b 	bl	8000b0c <__aeabi_dcmplt>
 800fef6:	2800      	cmp	r0, #0
 800fef8:	d050      	beq.n	800ff9c <_dtoa_r+0x244>
 800fefa:	9b00      	ldr	r3, [sp, #0]
 800fefc:	3b01      	subs	r3, #1
 800fefe:	9300      	str	r3, [sp, #0]
 800ff00:	2300      	movs	r3, #0
 800ff02:	930b      	str	r3, [sp, #44]	; 0x2c
 800ff04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ff06:	1b5d      	subs	r5, r3, r5
 800ff08:	1e6b      	subs	r3, r5, #1
 800ff0a:	9305      	str	r3, [sp, #20]
 800ff0c:	bf45      	ittet	mi
 800ff0e:	f1c5 0301 	rsbmi	r3, r5, #1
 800ff12:	9304      	strmi	r3, [sp, #16]
 800ff14:	2300      	movpl	r3, #0
 800ff16:	2300      	movmi	r3, #0
 800ff18:	bf4c      	ite	mi
 800ff1a:	9305      	strmi	r3, [sp, #20]
 800ff1c:	9304      	strpl	r3, [sp, #16]
 800ff1e:	9b00      	ldr	r3, [sp, #0]
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	db3d      	blt.n	800ffa0 <_dtoa_r+0x248>
 800ff24:	9b05      	ldr	r3, [sp, #20]
 800ff26:	9a00      	ldr	r2, [sp, #0]
 800ff28:	920a      	str	r2, [sp, #40]	; 0x28
 800ff2a:	4413      	add	r3, r2
 800ff2c:	9305      	str	r3, [sp, #20]
 800ff2e:	2300      	movs	r3, #0
 800ff30:	9307      	str	r3, [sp, #28]
 800ff32:	9b06      	ldr	r3, [sp, #24]
 800ff34:	2b09      	cmp	r3, #9
 800ff36:	f200 8089 	bhi.w	801004c <_dtoa_r+0x2f4>
 800ff3a:	2b05      	cmp	r3, #5
 800ff3c:	bfc4      	itt	gt
 800ff3e:	3b04      	subgt	r3, #4
 800ff40:	9306      	strgt	r3, [sp, #24]
 800ff42:	9b06      	ldr	r3, [sp, #24]
 800ff44:	f1a3 0302 	sub.w	r3, r3, #2
 800ff48:	bfcc      	ite	gt
 800ff4a:	2500      	movgt	r5, #0
 800ff4c:	2501      	movle	r5, #1
 800ff4e:	2b03      	cmp	r3, #3
 800ff50:	f200 8087 	bhi.w	8010062 <_dtoa_r+0x30a>
 800ff54:	e8df f003 	tbb	[pc, r3]
 800ff58:	59383a2d 	.word	0x59383a2d
 800ff5c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ff60:	441d      	add	r5, r3
 800ff62:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ff66:	2b20      	cmp	r3, #32
 800ff68:	bfc1      	itttt	gt
 800ff6a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ff6e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ff72:	fa0b f303 	lslgt.w	r3, fp, r3
 800ff76:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ff7a:	bfda      	itte	le
 800ff7c:	f1c3 0320 	rsble	r3, r3, #32
 800ff80:	fa06 f003 	lslle.w	r0, r6, r3
 800ff84:	4318      	orrgt	r0, r3
 800ff86:	f7f0 fad5 	bl	8000534 <__aeabi_ui2d>
 800ff8a:	2301      	movs	r3, #1
 800ff8c:	4606      	mov	r6, r0
 800ff8e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ff92:	3d01      	subs	r5, #1
 800ff94:	930e      	str	r3, [sp, #56]	; 0x38
 800ff96:	e76a      	b.n	800fe6e <_dtoa_r+0x116>
 800ff98:	2301      	movs	r3, #1
 800ff9a:	e7b2      	b.n	800ff02 <_dtoa_r+0x1aa>
 800ff9c:	900b      	str	r0, [sp, #44]	; 0x2c
 800ff9e:	e7b1      	b.n	800ff04 <_dtoa_r+0x1ac>
 800ffa0:	9b04      	ldr	r3, [sp, #16]
 800ffa2:	9a00      	ldr	r2, [sp, #0]
 800ffa4:	1a9b      	subs	r3, r3, r2
 800ffa6:	9304      	str	r3, [sp, #16]
 800ffa8:	4253      	negs	r3, r2
 800ffaa:	9307      	str	r3, [sp, #28]
 800ffac:	2300      	movs	r3, #0
 800ffae:	930a      	str	r3, [sp, #40]	; 0x28
 800ffb0:	e7bf      	b.n	800ff32 <_dtoa_r+0x1da>
 800ffb2:	2300      	movs	r3, #0
 800ffb4:	9308      	str	r3, [sp, #32]
 800ffb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	dc55      	bgt.n	8010068 <_dtoa_r+0x310>
 800ffbc:	2301      	movs	r3, #1
 800ffbe:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ffc2:	461a      	mov	r2, r3
 800ffc4:	9209      	str	r2, [sp, #36]	; 0x24
 800ffc6:	e00c      	b.n	800ffe2 <_dtoa_r+0x28a>
 800ffc8:	2301      	movs	r3, #1
 800ffca:	e7f3      	b.n	800ffb4 <_dtoa_r+0x25c>
 800ffcc:	2300      	movs	r3, #0
 800ffce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ffd0:	9308      	str	r3, [sp, #32]
 800ffd2:	9b00      	ldr	r3, [sp, #0]
 800ffd4:	4413      	add	r3, r2
 800ffd6:	9302      	str	r3, [sp, #8]
 800ffd8:	3301      	adds	r3, #1
 800ffda:	2b01      	cmp	r3, #1
 800ffdc:	9303      	str	r3, [sp, #12]
 800ffde:	bfb8      	it	lt
 800ffe0:	2301      	movlt	r3, #1
 800ffe2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ffe4:	2200      	movs	r2, #0
 800ffe6:	6042      	str	r2, [r0, #4]
 800ffe8:	2204      	movs	r2, #4
 800ffea:	f102 0614 	add.w	r6, r2, #20
 800ffee:	429e      	cmp	r6, r3
 800fff0:	6841      	ldr	r1, [r0, #4]
 800fff2:	d93d      	bls.n	8010070 <_dtoa_r+0x318>
 800fff4:	4620      	mov	r0, r4
 800fff6:	f001 fa5b 	bl	80114b0 <_Balloc>
 800fffa:	9001      	str	r0, [sp, #4]
 800fffc:	2800      	cmp	r0, #0
 800fffe:	d13b      	bne.n	8010078 <_dtoa_r+0x320>
 8010000:	4b11      	ldr	r3, [pc, #68]	; (8010048 <_dtoa_r+0x2f0>)
 8010002:	4602      	mov	r2, r0
 8010004:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010008:	e6c0      	b.n	800fd8c <_dtoa_r+0x34>
 801000a:	2301      	movs	r3, #1
 801000c:	e7df      	b.n	800ffce <_dtoa_r+0x276>
 801000e:	bf00      	nop
 8010010:	636f4361 	.word	0x636f4361
 8010014:	3fd287a7 	.word	0x3fd287a7
 8010018:	8b60c8b3 	.word	0x8b60c8b3
 801001c:	3fc68a28 	.word	0x3fc68a28
 8010020:	509f79fb 	.word	0x509f79fb
 8010024:	3fd34413 	.word	0x3fd34413
 8010028:	08020246 	.word	0x08020246
 801002c:	0802025d 	.word	0x0802025d
 8010030:	7ff00000 	.word	0x7ff00000
 8010034:	08020242 	.word	0x08020242
 8010038:	08020239 	.word	0x08020239
 801003c:	080200c1 	.word	0x080200c1
 8010040:	3ff80000 	.word	0x3ff80000
 8010044:	08020430 	.word	0x08020430
 8010048:	080202b8 	.word	0x080202b8
 801004c:	2501      	movs	r5, #1
 801004e:	2300      	movs	r3, #0
 8010050:	9306      	str	r3, [sp, #24]
 8010052:	9508      	str	r5, [sp, #32]
 8010054:	f04f 33ff 	mov.w	r3, #4294967295
 8010058:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801005c:	2200      	movs	r2, #0
 801005e:	2312      	movs	r3, #18
 8010060:	e7b0      	b.n	800ffc4 <_dtoa_r+0x26c>
 8010062:	2301      	movs	r3, #1
 8010064:	9308      	str	r3, [sp, #32]
 8010066:	e7f5      	b.n	8010054 <_dtoa_r+0x2fc>
 8010068:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801006a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801006e:	e7b8      	b.n	800ffe2 <_dtoa_r+0x28a>
 8010070:	3101      	adds	r1, #1
 8010072:	6041      	str	r1, [r0, #4]
 8010074:	0052      	lsls	r2, r2, #1
 8010076:	e7b8      	b.n	800ffea <_dtoa_r+0x292>
 8010078:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801007a:	9a01      	ldr	r2, [sp, #4]
 801007c:	601a      	str	r2, [r3, #0]
 801007e:	9b03      	ldr	r3, [sp, #12]
 8010080:	2b0e      	cmp	r3, #14
 8010082:	f200 809d 	bhi.w	80101c0 <_dtoa_r+0x468>
 8010086:	2d00      	cmp	r5, #0
 8010088:	f000 809a 	beq.w	80101c0 <_dtoa_r+0x468>
 801008c:	9b00      	ldr	r3, [sp, #0]
 801008e:	2b00      	cmp	r3, #0
 8010090:	dd32      	ble.n	80100f8 <_dtoa_r+0x3a0>
 8010092:	4ab7      	ldr	r2, [pc, #732]	; (8010370 <_dtoa_r+0x618>)
 8010094:	f003 030f 	and.w	r3, r3, #15
 8010098:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801009c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80100a0:	9b00      	ldr	r3, [sp, #0]
 80100a2:	05d8      	lsls	r0, r3, #23
 80100a4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80100a8:	d516      	bpl.n	80100d8 <_dtoa_r+0x380>
 80100aa:	4bb2      	ldr	r3, [pc, #712]	; (8010374 <_dtoa_r+0x61c>)
 80100ac:	ec51 0b19 	vmov	r0, r1, d9
 80100b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80100b4:	f7f0 fbe2 	bl	800087c <__aeabi_ddiv>
 80100b8:	f007 070f 	and.w	r7, r7, #15
 80100bc:	4682      	mov	sl, r0
 80100be:	468b      	mov	fp, r1
 80100c0:	2503      	movs	r5, #3
 80100c2:	4eac      	ldr	r6, [pc, #688]	; (8010374 <_dtoa_r+0x61c>)
 80100c4:	b957      	cbnz	r7, 80100dc <_dtoa_r+0x384>
 80100c6:	4642      	mov	r2, r8
 80100c8:	464b      	mov	r3, r9
 80100ca:	4650      	mov	r0, sl
 80100cc:	4659      	mov	r1, fp
 80100ce:	f7f0 fbd5 	bl	800087c <__aeabi_ddiv>
 80100d2:	4682      	mov	sl, r0
 80100d4:	468b      	mov	fp, r1
 80100d6:	e028      	b.n	801012a <_dtoa_r+0x3d2>
 80100d8:	2502      	movs	r5, #2
 80100da:	e7f2      	b.n	80100c2 <_dtoa_r+0x36a>
 80100dc:	07f9      	lsls	r1, r7, #31
 80100de:	d508      	bpl.n	80100f2 <_dtoa_r+0x39a>
 80100e0:	4640      	mov	r0, r8
 80100e2:	4649      	mov	r1, r9
 80100e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80100e8:	f7f0 fa9e 	bl	8000628 <__aeabi_dmul>
 80100ec:	3501      	adds	r5, #1
 80100ee:	4680      	mov	r8, r0
 80100f0:	4689      	mov	r9, r1
 80100f2:	107f      	asrs	r7, r7, #1
 80100f4:	3608      	adds	r6, #8
 80100f6:	e7e5      	b.n	80100c4 <_dtoa_r+0x36c>
 80100f8:	f000 809b 	beq.w	8010232 <_dtoa_r+0x4da>
 80100fc:	9b00      	ldr	r3, [sp, #0]
 80100fe:	4f9d      	ldr	r7, [pc, #628]	; (8010374 <_dtoa_r+0x61c>)
 8010100:	425e      	negs	r6, r3
 8010102:	4b9b      	ldr	r3, [pc, #620]	; (8010370 <_dtoa_r+0x618>)
 8010104:	f006 020f 	and.w	r2, r6, #15
 8010108:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801010c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010110:	ec51 0b19 	vmov	r0, r1, d9
 8010114:	f7f0 fa88 	bl	8000628 <__aeabi_dmul>
 8010118:	1136      	asrs	r6, r6, #4
 801011a:	4682      	mov	sl, r0
 801011c:	468b      	mov	fp, r1
 801011e:	2300      	movs	r3, #0
 8010120:	2502      	movs	r5, #2
 8010122:	2e00      	cmp	r6, #0
 8010124:	d17a      	bne.n	801021c <_dtoa_r+0x4c4>
 8010126:	2b00      	cmp	r3, #0
 8010128:	d1d3      	bne.n	80100d2 <_dtoa_r+0x37a>
 801012a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801012c:	2b00      	cmp	r3, #0
 801012e:	f000 8082 	beq.w	8010236 <_dtoa_r+0x4de>
 8010132:	4b91      	ldr	r3, [pc, #580]	; (8010378 <_dtoa_r+0x620>)
 8010134:	2200      	movs	r2, #0
 8010136:	4650      	mov	r0, sl
 8010138:	4659      	mov	r1, fp
 801013a:	f7f0 fce7 	bl	8000b0c <__aeabi_dcmplt>
 801013e:	2800      	cmp	r0, #0
 8010140:	d079      	beq.n	8010236 <_dtoa_r+0x4de>
 8010142:	9b03      	ldr	r3, [sp, #12]
 8010144:	2b00      	cmp	r3, #0
 8010146:	d076      	beq.n	8010236 <_dtoa_r+0x4de>
 8010148:	9b02      	ldr	r3, [sp, #8]
 801014a:	2b00      	cmp	r3, #0
 801014c:	dd36      	ble.n	80101bc <_dtoa_r+0x464>
 801014e:	9b00      	ldr	r3, [sp, #0]
 8010150:	4650      	mov	r0, sl
 8010152:	4659      	mov	r1, fp
 8010154:	1e5f      	subs	r7, r3, #1
 8010156:	2200      	movs	r2, #0
 8010158:	4b88      	ldr	r3, [pc, #544]	; (801037c <_dtoa_r+0x624>)
 801015a:	f7f0 fa65 	bl	8000628 <__aeabi_dmul>
 801015e:	9e02      	ldr	r6, [sp, #8]
 8010160:	4682      	mov	sl, r0
 8010162:	468b      	mov	fp, r1
 8010164:	3501      	adds	r5, #1
 8010166:	4628      	mov	r0, r5
 8010168:	f7f0 f9f4 	bl	8000554 <__aeabi_i2d>
 801016c:	4652      	mov	r2, sl
 801016e:	465b      	mov	r3, fp
 8010170:	f7f0 fa5a 	bl	8000628 <__aeabi_dmul>
 8010174:	4b82      	ldr	r3, [pc, #520]	; (8010380 <_dtoa_r+0x628>)
 8010176:	2200      	movs	r2, #0
 8010178:	f7f0 f8a0 	bl	80002bc <__adddf3>
 801017c:	46d0      	mov	r8, sl
 801017e:	46d9      	mov	r9, fp
 8010180:	4682      	mov	sl, r0
 8010182:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8010186:	2e00      	cmp	r6, #0
 8010188:	d158      	bne.n	801023c <_dtoa_r+0x4e4>
 801018a:	4b7e      	ldr	r3, [pc, #504]	; (8010384 <_dtoa_r+0x62c>)
 801018c:	2200      	movs	r2, #0
 801018e:	4640      	mov	r0, r8
 8010190:	4649      	mov	r1, r9
 8010192:	f7f0 f891 	bl	80002b8 <__aeabi_dsub>
 8010196:	4652      	mov	r2, sl
 8010198:	465b      	mov	r3, fp
 801019a:	4680      	mov	r8, r0
 801019c:	4689      	mov	r9, r1
 801019e:	f7f0 fcd3 	bl	8000b48 <__aeabi_dcmpgt>
 80101a2:	2800      	cmp	r0, #0
 80101a4:	f040 8295 	bne.w	80106d2 <_dtoa_r+0x97a>
 80101a8:	4652      	mov	r2, sl
 80101aa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80101ae:	4640      	mov	r0, r8
 80101b0:	4649      	mov	r1, r9
 80101b2:	f7f0 fcab 	bl	8000b0c <__aeabi_dcmplt>
 80101b6:	2800      	cmp	r0, #0
 80101b8:	f040 8289 	bne.w	80106ce <_dtoa_r+0x976>
 80101bc:	ec5b ab19 	vmov	sl, fp, d9
 80101c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	f2c0 8148 	blt.w	8010458 <_dtoa_r+0x700>
 80101c8:	9a00      	ldr	r2, [sp, #0]
 80101ca:	2a0e      	cmp	r2, #14
 80101cc:	f300 8144 	bgt.w	8010458 <_dtoa_r+0x700>
 80101d0:	4b67      	ldr	r3, [pc, #412]	; (8010370 <_dtoa_r+0x618>)
 80101d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80101d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80101da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80101dc:	2b00      	cmp	r3, #0
 80101de:	f280 80d5 	bge.w	801038c <_dtoa_r+0x634>
 80101e2:	9b03      	ldr	r3, [sp, #12]
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	f300 80d1 	bgt.w	801038c <_dtoa_r+0x634>
 80101ea:	f040 826f 	bne.w	80106cc <_dtoa_r+0x974>
 80101ee:	4b65      	ldr	r3, [pc, #404]	; (8010384 <_dtoa_r+0x62c>)
 80101f0:	2200      	movs	r2, #0
 80101f2:	4640      	mov	r0, r8
 80101f4:	4649      	mov	r1, r9
 80101f6:	f7f0 fa17 	bl	8000628 <__aeabi_dmul>
 80101fa:	4652      	mov	r2, sl
 80101fc:	465b      	mov	r3, fp
 80101fe:	f7f0 fc99 	bl	8000b34 <__aeabi_dcmpge>
 8010202:	9e03      	ldr	r6, [sp, #12]
 8010204:	4637      	mov	r7, r6
 8010206:	2800      	cmp	r0, #0
 8010208:	f040 8245 	bne.w	8010696 <_dtoa_r+0x93e>
 801020c:	9d01      	ldr	r5, [sp, #4]
 801020e:	2331      	movs	r3, #49	; 0x31
 8010210:	f805 3b01 	strb.w	r3, [r5], #1
 8010214:	9b00      	ldr	r3, [sp, #0]
 8010216:	3301      	adds	r3, #1
 8010218:	9300      	str	r3, [sp, #0]
 801021a:	e240      	b.n	801069e <_dtoa_r+0x946>
 801021c:	07f2      	lsls	r2, r6, #31
 801021e:	d505      	bpl.n	801022c <_dtoa_r+0x4d4>
 8010220:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010224:	f7f0 fa00 	bl	8000628 <__aeabi_dmul>
 8010228:	3501      	adds	r5, #1
 801022a:	2301      	movs	r3, #1
 801022c:	1076      	asrs	r6, r6, #1
 801022e:	3708      	adds	r7, #8
 8010230:	e777      	b.n	8010122 <_dtoa_r+0x3ca>
 8010232:	2502      	movs	r5, #2
 8010234:	e779      	b.n	801012a <_dtoa_r+0x3d2>
 8010236:	9f00      	ldr	r7, [sp, #0]
 8010238:	9e03      	ldr	r6, [sp, #12]
 801023a:	e794      	b.n	8010166 <_dtoa_r+0x40e>
 801023c:	9901      	ldr	r1, [sp, #4]
 801023e:	4b4c      	ldr	r3, [pc, #304]	; (8010370 <_dtoa_r+0x618>)
 8010240:	4431      	add	r1, r6
 8010242:	910d      	str	r1, [sp, #52]	; 0x34
 8010244:	9908      	ldr	r1, [sp, #32]
 8010246:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801024a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801024e:	2900      	cmp	r1, #0
 8010250:	d043      	beq.n	80102da <_dtoa_r+0x582>
 8010252:	494d      	ldr	r1, [pc, #308]	; (8010388 <_dtoa_r+0x630>)
 8010254:	2000      	movs	r0, #0
 8010256:	f7f0 fb11 	bl	800087c <__aeabi_ddiv>
 801025a:	4652      	mov	r2, sl
 801025c:	465b      	mov	r3, fp
 801025e:	f7f0 f82b 	bl	80002b8 <__aeabi_dsub>
 8010262:	9d01      	ldr	r5, [sp, #4]
 8010264:	4682      	mov	sl, r0
 8010266:	468b      	mov	fp, r1
 8010268:	4649      	mov	r1, r9
 801026a:	4640      	mov	r0, r8
 801026c:	f7f0 fc8c 	bl	8000b88 <__aeabi_d2iz>
 8010270:	4606      	mov	r6, r0
 8010272:	f7f0 f96f 	bl	8000554 <__aeabi_i2d>
 8010276:	4602      	mov	r2, r0
 8010278:	460b      	mov	r3, r1
 801027a:	4640      	mov	r0, r8
 801027c:	4649      	mov	r1, r9
 801027e:	f7f0 f81b 	bl	80002b8 <__aeabi_dsub>
 8010282:	3630      	adds	r6, #48	; 0x30
 8010284:	f805 6b01 	strb.w	r6, [r5], #1
 8010288:	4652      	mov	r2, sl
 801028a:	465b      	mov	r3, fp
 801028c:	4680      	mov	r8, r0
 801028e:	4689      	mov	r9, r1
 8010290:	f7f0 fc3c 	bl	8000b0c <__aeabi_dcmplt>
 8010294:	2800      	cmp	r0, #0
 8010296:	d163      	bne.n	8010360 <_dtoa_r+0x608>
 8010298:	4642      	mov	r2, r8
 801029a:	464b      	mov	r3, r9
 801029c:	4936      	ldr	r1, [pc, #216]	; (8010378 <_dtoa_r+0x620>)
 801029e:	2000      	movs	r0, #0
 80102a0:	f7f0 f80a 	bl	80002b8 <__aeabi_dsub>
 80102a4:	4652      	mov	r2, sl
 80102a6:	465b      	mov	r3, fp
 80102a8:	f7f0 fc30 	bl	8000b0c <__aeabi_dcmplt>
 80102ac:	2800      	cmp	r0, #0
 80102ae:	f040 80b5 	bne.w	801041c <_dtoa_r+0x6c4>
 80102b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80102b4:	429d      	cmp	r5, r3
 80102b6:	d081      	beq.n	80101bc <_dtoa_r+0x464>
 80102b8:	4b30      	ldr	r3, [pc, #192]	; (801037c <_dtoa_r+0x624>)
 80102ba:	2200      	movs	r2, #0
 80102bc:	4650      	mov	r0, sl
 80102be:	4659      	mov	r1, fp
 80102c0:	f7f0 f9b2 	bl	8000628 <__aeabi_dmul>
 80102c4:	4b2d      	ldr	r3, [pc, #180]	; (801037c <_dtoa_r+0x624>)
 80102c6:	4682      	mov	sl, r0
 80102c8:	468b      	mov	fp, r1
 80102ca:	4640      	mov	r0, r8
 80102cc:	4649      	mov	r1, r9
 80102ce:	2200      	movs	r2, #0
 80102d0:	f7f0 f9aa 	bl	8000628 <__aeabi_dmul>
 80102d4:	4680      	mov	r8, r0
 80102d6:	4689      	mov	r9, r1
 80102d8:	e7c6      	b.n	8010268 <_dtoa_r+0x510>
 80102da:	4650      	mov	r0, sl
 80102dc:	4659      	mov	r1, fp
 80102de:	f7f0 f9a3 	bl	8000628 <__aeabi_dmul>
 80102e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80102e4:	9d01      	ldr	r5, [sp, #4]
 80102e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80102e8:	4682      	mov	sl, r0
 80102ea:	468b      	mov	fp, r1
 80102ec:	4649      	mov	r1, r9
 80102ee:	4640      	mov	r0, r8
 80102f0:	f7f0 fc4a 	bl	8000b88 <__aeabi_d2iz>
 80102f4:	4606      	mov	r6, r0
 80102f6:	f7f0 f92d 	bl	8000554 <__aeabi_i2d>
 80102fa:	3630      	adds	r6, #48	; 0x30
 80102fc:	4602      	mov	r2, r0
 80102fe:	460b      	mov	r3, r1
 8010300:	4640      	mov	r0, r8
 8010302:	4649      	mov	r1, r9
 8010304:	f7ef ffd8 	bl	80002b8 <__aeabi_dsub>
 8010308:	f805 6b01 	strb.w	r6, [r5], #1
 801030c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801030e:	429d      	cmp	r5, r3
 8010310:	4680      	mov	r8, r0
 8010312:	4689      	mov	r9, r1
 8010314:	f04f 0200 	mov.w	r2, #0
 8010318:	d124      	bne.n	8010364 <_dtoa_r+0x60c>
 801031a:	4b1b      	ldr	r3, [pc, #108]	; (8010388 <_dtoa_r+0x630>)
 801031c:	4650      	mov	r0, sl
 801031e:	4659      	mov	r1, fp
 8010320:	f7ef ffcc 	bl	80002bc <__adddf3>
 8010324:	4602      	mov	r2, r0
 8010326:	460b      	mov	r3, r1
 8010328:	4640      	mov	r0, r8
 801032a:	4649      	mov	r1, r9
 801032c:	f7f0 fc0c 	bl	8000b48 <__aeabi_dcmpgt>
 8010330:	2800      	cmp	r0, #0
 8010332:	d173      	bne.n	801041c <_dtoa_r+0x6c4>
 8010334:	4652      	mov	r2, sl
 8010336:	465b      	mov	r3, fp
 8010338:	4913      	ldr	r1, [pc, #76]	; (8010388 <_dtoa_r+0x630>)
 801033a:	2000      	movs	r0, #0
 801033c:	f7ef ffbc 	bl	80002b8 <__aeabi_dsub>
 8010340:	4602      	mov	r2, r0
 8010342:	460b      	mov	r3, r1
 8010344:	4640      	mov	r0, r8
 8010346:	4649      	mov	r1, r9
 8010348:	f7f0 fbe0 	bl	8000b0c <__aeabi_dcmplt>
 801034c:	2800      	cmp	r0, #0
 801034e:	f43f af35 	beq.w	80101bc <_dtoa_r+0x464>
 8010352:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8010354:	1e6b      	subs	r3, r5, #1
 8010356:	930f      	str	r3, [sp, #60]	; 0x3c
 8010358:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801035c:	2b30      	cmp	r3, #48	; 0x30
 801035e:	d0f8      	beq.n	8010352 <_dtoa_r+0x5fa>
 8010360:	9700      	str	r7, [sp, #0]
 8010362:	e049      	b.n	80103f8 <_dtoa_r+0x6a0>
 8010364:	4b05      	ldr	r3, [pc, #20]	; (801037c <_dtoa_r+0x624>)
 8010366:	f7f0 f95f 	bl	8000628 <__aeabi_dmul>
 801036a:	4680      	mov	r8, r0
 801036c:	4689      	mov	r9, r1
 801036e:	e7bd      	b.n	80102ec <_dtoa_r+0x594>
 8010370:	08020430 	.word	0x08020430
 8010374:	08020408 	.word	0x08020408
 8010378:	3ff00000 	.word	0x3ff00000
 801037c:	40240000 	.word	0x40240000
 8010380:	401c0000 	.word	0x401c0000
 8010384:	40140000 	.word	0x40140000
 8010388:	3fe00000 	.word	0x3fe00000
 801038c:	9d01      	ldr	r5, [sp, #4]
 801038e:	4656      	mov	r6, sl
 8010390:	465f      	mov	r7, fp
 8010392:	4642      	mov	r2, r8
 8010394:	464b      	mov	r3, r9
 8010396:	4630      	mov	r0, r6
 8010398:	4639      	mov	r1, r7
 801039a:	f7f0 fa6f 	bl	800087c <__aeabi_ddiv>
 801039e:	f7f0 fbf3 	bl	8000b88 <__aeabi_d2iz>
 80103a2:	4682      	mov	sl, r0
 80103a4:	f7f0 f8d6 	bl	8000554 <__aeabi_i2d>
 80103a8:	4642      	mov	r2, r8
 80103aa:	464b      	mov	r3, r9
 80103ac:	f7f0 f93c 	bl	8000628 <__aeabi_dmul>
 80103b0:	4602      	mov	r2, r0
 80103b2:	460b      	mov	r3, r1
 80103b4:	4630      	mov	r0, r6
 80103b6:	4639      	mov	r1, r7
 80103b8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80103bc:	f7ef ff7c 	bl	80002b8 <__aeabi_dsub>
 80103c0:	f805 6b01 	strb.w	r6, [r5], #1
 80103c4:	9e01      	ldr	r6, [sp, #4]
 80103c6:	9f03      	ldr	r7, [sp, #12]
 80103c8:	1bae      	subs	r6, r5, r6
 80103ca:	42b7      	cmp	r7, r6
 80103cc:	4602      	mov	r2, r0
 80103ce:	460b      	mov	r3, r1
 80103d0:	d135      	bne.n	801043e <_dtoa_r+0x6e6>
 80103d2:	f7ef ff73 	bl	80002bc <__adddf3>
 80103d6:	4642      	mov	r2, r8
 80103d8:	464b      	mov	r3, r9
 80103da:	4606      	mov	r6, r0
 80103dc:	460f      	mov	r7, r1
 80103de:	f7f0 fbb3 	bl	8000b48 <__aeabi_dcmpgt>
 80103e2:	b9d0      	cbnz	r0, 801041a <_dtoa_r+0x6c2>
 80103e4:	4642      	mov	r2, r8
 80103e6:	464b      	mov	r3, r9
 80103e8:	4630      	mov	r0, r6
 80103ea:	4639      	mov	r1, r7
 80103ec:	f7f0 fb84 	bl	8000af8 <__aeabi_dcmpeq>
 80103f0:	b110      	cbz	r0, 80103f8 <_dtoa_r+0x6a0>
 80103f2:	f01a 0f01 	tst.w	sl, #1
 80103f6:	d110      	bne.n	801041a <_dtoa_r+0x6c2>
 80103f8:	4620      	mov	r0, r4
 80103fa:	ee18 1a10 	vmov	r1, s16
 80103fe:	f001 f897 	bl	8011530 <_Bfree>
 8010402:	2300      	movs	r3, #0
 8010404:	9800      	ldr	r0, [sp, #0]
 8010406:	702b      	strb	r3, [r5, #0]
 8010408:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801040a:	3001      	adds	r0, #1
 801040c:	6018      	str	r0, [r3, #0]
 801040e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010410:	2b00      	cmp	r3, #0
 8010412:	f43f acf1 	beq.w	800fdf8 <_dtoa_r+0xa0>
 8010416:	601d      	str	r5, [r3, #0]
 8010418:	e4ee      	b.n	800fdf8 <_dtoa_r+0xa0>
 801041a:	9f00      	ldr	r7, [sp, #0]
 801041c:	462b      	mov	r3, r5
 801041e:	461d      	mov	r5, r3
 8010420:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010424:	2a39      	cmp	r2, #57	; 0x39
 8010426:	d106      	bne.n	8010436 <_dtoa_r+0x6de>
 8010428:	9a01      	ldr	r2, [sp, #4]
 801042a:	429a      	cmp	r2, r3
 801042c:	d1f7      	bne.n	801041e <_dtoa_r+0x6c6>
 801042e:	9901      	ldr	r1, [sp, #4]
 8010430:	2230      	movs	r2, #48	; 0x30
 8010432:	3701      	adds	r7, #1
 8010434:	700a      	strb	r2, [r1, #0]
 8010436:	781a      	ldrb	r2, [r3, #0]
 8010438:	3201      	adds	r2, #1
 801043a:	701a      	strb	r2, [r3, #0]
 801043c:	e790      	b.n	8010360 <_dtoa_r+0x608>
 801043e:	4ba6      	ldr	r3, [pc, #664]	; (80106d8 <_dtoa_r+0x980>)
 8010440:	2200      	movs	r2, #0
 8010442:	f7f0 f8f1 	bl	8000628 <__aeabi_dmul>
 8010446:	2200      	movs	r2, #0
 8010448:	2300      	movs	r3, #0
 801044a:	4606      	mov	r6, r0
 801044c:	460f      	mov	r7, r1
 801044e:	f7f0 fb53 	bl	8000af8 <__aeabi_dcmpeq>
 8010452:	2800      	cmp	r0, #0
 8010454:	d09d      	beq.n	8010392 <_dtoa_r+0x63a>
 8010456:	e7cf      	b.n	80103f8 <_dtoa_r+0x6a0>
 8010458:	9a08      	ldr	r2, [sp, #32]
 801045a:	2a00      	cmp	r2, #0
 801045c:	f000 80d7 	beq.w	801060e <_dtoa_r+0x8b6>
 8010460:	9a06      	ldr	r2, [sp, #24]
 8010462:	2a01      	cmp	r2, #1
 8010464:	f300 80ba 	bgt.w	80105dc <_dtoa_r+0x884>
 8010468:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801046a:	2a00      	cmp	r2, #0
 801046c:	f000 80b2 	beq.w	80105d4 <_dtoa_r+0x87c>
 8010470:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010474:	9e07      	ldr	r6, [sp, #28]
 8010476:	9d04      	ldr	r5, [sp, #16]
 8010478:	9a04      	ldr	r2, [sp, #16]
 801047a:	441a      	add	r2, r3
 801047c:	9204      	str	r2, [sp, #16]
 801047e:	9a05      	ldr	r2, [sp, #20]
 8010480:	2101      	movs	r1, #1
 8010482:	441a      	add	r2, r3
 8010484:	4620      	mov	r0, r4
 8010486:	9205      	str	r2, [sp, #20]
 8010488:	f001 f954 	bl	8011734 <__i2b>
 801048c:	4607      	mov	r7, r0
 801048e:	2d00      	cmp	r5, #0
 8010490:	dd0c      	ble.n	80104ac <_dtoa_r+0x754>
 8010492:	9b05      	ldr	r3, [sp, #20]
 8010494:	2b00      	cmp	r3, #0
 8010496:	dd09      	ble.n	80104ac <_dtoa_r+0x754>
 8010498:	42ab      	cmp	r3, r5
 801049a:	9a04      	ldr	r2, [sp, #16]
 801049c:	bfa8      	it	ge
 801049e:	462b      	movge	r3, r5
 80104a0:	1ad2      	subs	r2, r2, r3
 80104a2:	9204      	str	r2, [sp, #16]
 80104a4:	9a05      	ldr	r2, [sp, #20]
 80104a6:	1aed      	subs	r5, r5, r3
 80104a8:	1ad3      	subs	r3, r2, r3
 80104aa:	9305      	str	r3, [sp, #20]
 80104ac:	9b07      	ldr	r3, [sp, #28]
 80104ae:	b31b      	cbz	r3, 80104f8 <_dtoa_r+0x7a0>
 80104b0:	9b08      	ldr	r3, [sp, #32]
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	f000 80af 	beq.w	8010616 <_dtoa_r+0x8be>
 80104b8:	2e00      	cmp	r6, #0
 80104ba:	dd13      	ble.n	80104e4 <_dtoa_r+0x78c>
 80104bc:	4639      	mov	r1, r7
 80104be:	4632      	mov	r2, r6
 80104c0:	4620      	mov	r0, r4
 80104c2:	f001 f9f7 	bl	80118b4 <__pow5mult>
 80104c6:	ee18 2a10 	vmov	r2, s16
 80104ca:	4601      	mov	r1, r0
 80104cc:	4607      	mov	r7, r0
 80104ce:	4620      	mov	r0, r4
 80104d0:	f001 f946 	bl	8011760 <__multiply>
 80104d4:	ee18 1a10 	vmov	r1, s16
 80104d8:	4680      	mov	r8, r0
 80104da:	4620      	mov	r0, r4
 80104dc:	f001 f828 	bl	8011530 <_Bfree>
 80104e0:	ee08 8a10 	vmov	s16, r8
 80104e4:	9b07      	ldr	r3, [sp, #28]
 80104e6:	1b9a      	subs	r2, r3, r6
 80104e8:	d006      	beq.n	80104f8 <_dtoa_r+0x7a0>
 80104ea:	ee18 1a10 	vmov	r1, s16
 80104ee:	4620      	mov	r0, r4
 80104f0:	f001 f9e0 	bl	80118b4 <__pow5mult>
 80104f4:	ee08 0a10 	vmov	s16, r0
 80104f8:	2101      	movs	r1, #1
 80104fa:	4620      	mov	r0, r4
 80104fc:	f001 f91a 	bl	8011734 <__i2b>
 8010500:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010502:	2b00      	cmp	r3, #0
 8010504:	4606      	mov	r6, r0
 8010506:	f340 8088 	ble.w	801061a <_dtoa_r+0x8c2>
 801050a:	461a      	mov	r2, r3
 801050c:	4601      	mov	r1, r0
 801050e:	4620      	mov	r0, r4
 8010510:	f001 f9d0 	bl	80118b4 <__pow5mult>
 8010514:	9b06      	ldr	r3, [sp, #24]
 8010516:	2b01      	cmp	r3, #1
 8010518:	4606      	mov	r6, r0
 801051a:	f340 8081 	ble.w	8010620 <_dtoa_r+0x8c8>
 801051e:	f04f 0800 	mov.w	r8, #0
 8010522:	6933      	ldr	r3, [r6, #16]
 8010524:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8010528:	6918      	ldr	r0, [r3, #16]
 801052a:	f001 f8b3 	bl	8011694 <__hi0bits>
 801052e:	f1c0 0020 	rsb	r0, r0, #32
 8010532:	9b05      	ldr	r3, [sp, #20]
 8010534:	4418      	add	r0, r3
 8010536:	f010 001f 	ands.w	r0, r0, #31
 801053a:	f000 8092 	beq.w	8010662 <_dtoa_r+0x90a>
 801053e:	f1c0 0320 	rsb	r3, r0, #32
 8010542:	2b04      	cmp	r3, #4
 8010544:	f340 808a 	ble.w	801065c <_dtoa_r+0x904>
 8010548:	f1c0 001c 	rsb	r0, r0, #28
 801054c:	9b04      	ldr	r3, [sp, #16]
 801054e:	4403      	add	r3, r0
 8010550:	9304      	str	r3, [sp, #16]
 8010552:	9b05      	ldr	r3, [sp, #20]
 8010554:	4403      	add	r3, r0
 8010556:	4405      	add	r5, r0
 8010558:	9305      	str	r3, [sp, #20]
 801055a:	9b04      	ldr	r3, [sp, #16]
 801055c:	2b00      	cmp	r3, #0
 801055e:	dd07      	ble.n	8010570 <_dtoa_r+0x818>
 8010560:	ee18 1a10 	vmov	r1, s16
 8010564:	461a      	mov	r2, r3
 8010566:	4620      	mov	r0, r4
 8010568:	f001 f9fe 	bl	8011968 <__lshift>
 801056c:	ee08 0a10 	vmov	s16, r0
 8010570:	9b05      	ldr	r3, [sp, #20]
 8010572:	2b00      	cmp	r3, #0
 8010574:	dd05      	ble.n	8010582 <_dtoa_r+0x82a>
 8010576:	4631      	mov	r1, r6
 8010578:	461a      	mov	r2, r3
 801057a:	4620      	mov	r0, r4
 801057c:	f001 f9f4 	bl	8011968 <__lshift>
 8010580:	4606      	mov	r6, r0
 8010582:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010584:	2b00      	cmp	r3, #0
 8010586:	d06e      	beq.n	8010666 <_dtoa_r+0x90e>
 8010588:	ee18 0a10 	vmov	r0, s16
 801058c:	4631      	mov	r1, r6
 801058e:	f001 fa5b 	bl	8011a48 <__mcmp>
 8010592:	2800      	cmp	r0, #0
 8010594:	da67      	bge.n	8010666 <_dtoa_r+0x90e>
 8010596:	9b00      	ldr	r3, [sp, #0]
 8010598:	3b01      	subs	r3, #1
 801059a:	ee18 1a10 	vmov	r1, s16
 801059e:	9300      	str	r3, [sp, #0]
 80105a0:	220a      	movs	r2, #10
 80105a2:	2300      	movs	r3, #0
 80105a4:	4620      	mov	r0, r4
 80105a6:	f000 ffe5 	bl	8011574 <__multadd>
 80105aa:	9b08      	ldr	r3, [sp, #32]
 80105ac:	ee08 0a10 	vmov	s16, r0
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	f000 81b1 	beq.w	8010918 <_dtoa_r+0xbc0>
 80105b6:	2300      	movs	r3, #0
 80105b8:	4639      	mov	r1, r7
 80105ba:	220a      	movs	r2, #10
 80105bc:	4620      	mov	r0, r4
 80105be:	f000 ffd9 	bl	8011574 <__multadd>
 80105c2:	9b02      	ldr	r3, [sp, #8]
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	4607      	mov	r7, r0
 80105c8:	f300 808e 	bgt.w	80106e8 <_dtoa_r+0x990>
 80105cc:	9b06      	ldr	r3, [sp, #24]
 80105ce:	2b02      	cmp	r3, #2
 80105d0:	dc51      	bgt.n	8010676 <_dtoa_r+0x91e>
 80105d2:	e089      	b.n	80106e8 <_dtoa_r+0x990>
 80105d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80105d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80105da:	e74b      	b.n	8010474 <_dtoa_r+0x71c>
 80105dc:	9b03      	ldr	r3, [sp, #12]
 80105de:	1e5e      	subs	r6, r3, #1
 80105e0:	9b07      	ldr	r3, [sp, #28]
 80105e2:	42b3      	cmp	r3, r6
 80105e4:	bfbf      	itttt	lt
 80105e6:	9b07      	ldrlt	r3, [sp, #28]
 80105e8:	9607      	strlt	r6, [sp, #28]
 80105ea:	1af2      	sublt	r2, r6, r3
 80105ec:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80105ee:	bfb6      	itet	lt
 80105f0:	189b      	addlt	r3, r3, r2
 80105f2:	1b9e      	subge	r6, r3, r6
 80105f4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80105f6:	9b03      	ldr	r3, [sp, #12]
 80105f8:	bfb8      	it	lt
 80105fa:	2600      	movlt	r6, #0
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	bfb7      	itett	lt
 8010600:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8010604:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8010608:	1a9d      	sublt	r5, r3, r2
 801060a:	2300      	movlt	r3, #0
 801060c:	e734      	b.n	8010478 <_dtoa_r+0x720>
 801060e:	9e07      	ldr	r6, [sp, #28]
 8010610:	9d04      	ldr	r5, [sp, #16]
 8010612:	9f08      	ldr	r7, [sp, #32]
 8010614:	e73b      	b.n	801048e <_dtoa_r+0x736>
 8010616:	9a07      	ldr	r2, [sp, #28]
 8010618:	e767      	b.n	80104ea <_dtoa_r+0x792>
 801061a:	9b06      	ldr	r3, [sp, #24]
 801061c:	2b01      	cmp	r3, #1
 801061e:	dc18      	bgt.n	8010652 <_dtoa_r+0x8fa>
 8010620:	f1ba 0f00 	cmp.w	sl, #0
 8010624:	d115      	bne.n	8010652 <_dtoa_r+0x8fa>
 8010626:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801062a:	b993      	cbnz	r3, 8010652 <_dtoa_r+0x8fa>
 801062c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010630:	0d1b      	lsrs	r3, r3, #20
 8010632:	051b      	lsls	r3, r3, #20
 8010634:	b183      	cbz	r3, 8010658 <_dtoa_r+0x900>
 8010636:	9b04      	ldr	r3, [sp, #16]
 8010638:	3301      	adds	r3, #1
 801063a:	9304      	str	r3, [sp, #16]
 801063c:	9b05      	ldr	r3, [sp, #20]
 801063e:	3301      	adds	r3, #1
 8010640:	9305      	str	r3, [sp, #20]
 8010642:	f04f 0801 	mov.w	r8, #1
 8010646:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010648:	2b00      	cmp	r3, #0
 801064a:	f47f af6a 	bne.w	8010522 <_dtoa_r+0x7ca>
 801064e:	2001      	movs	r0, #1
 8010650:	e76f      	b.n	8010532 <_dtoa_r+0x7da>
 8010652:	f04f 0800 	mov.w	r8, #0
 8010656:	e7f6      	b.n	8010646 <_dtoa_r+0x8ee>
 8010658:	4698      	mov	r8, r3
 801065a:	e7f4      	b.n	8010646 <_dtoa_r+0x8ee>
 801065c:	f43f af7d 	beq.w	801055a <_dtoa_r+0x802>
 8010660:	4618      	mov	r0, r3
 8010662:	301c      	adds	r0, #28
 8010664:	e772      	b.n	801054c <_dtoa_r+0x7f4>
 8010666:	9b03      	ldr	r3, [sp, #12]
 8010668:	2b00      	cmp	r3, #0
 801066a:	dc37      	bgt.n	80106dc <_dtoa_r+0x984>
 801066c:	9b06      	ldr	r3, [sp, #24]
 801066e:	2b02      	cmp	r3, #2
 8010670:	dd34      	ble.n	80106dc <_dtoa_r+0x984>
 8010672:	9b03      	ldr	r3, [sp, #12]
 8010674:	9302      	str	r3, [sp, #8]
 8010676:	9b02      	ldr	r3, [sp, #8]
 8010678:	b96b      	cbnz	r3, 8010696 <_dtoa_r+0x93e>
 801067a:	4631      	mov	r1, r6
 801067c:	2205      	movs	r2, #5
 801067e:	4620      	mov	r0, r4
 8010680:	f000 ff78 	bl	8011574 <__multadd>
 8010684:	4601      	mov	r1, r0
 8010686:	4606      	mov	r6, r0
 8010688:	ee18 0a10 	vmov	r0, s16
 801068c:	f001 f9dc 	bl	8011a48 <__mcmp>
 8010690:	2800      	cmp	r0, #0
 8010692:	f73f adbb 	bgt.w	801020c <_dtoa_r+0x4b4>
 8010696:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010698:	9d01      	ldr	r5, [sp, #4]
 801069a:	43db      	mvns	r3, r3
 801069c:	9300      	str	r3, [sp, #0]
 801069e:	f04f 0800 	mov.w	r8, #0
 80106a2:	4631      	mov	r1, r6
 80106a4:	4620      	mov	r0, r4
 80106a6:	f000 ff43 	bl	8011530 <_Bfree>
 80106aa:	2f00      	cmp	r7, #0
 80106ac:	f43f aea4 	beq.w	80103f8 <_dtoa_r+0x6a0>
 80106b0:	f1b8 0f00 	cmp.w	r8, #0
 80106b4:	d005      	beq.n	80106c2 <_dtoa_r+0x96a>
 80106b6:	45b8      	cmp	r8, r7
 80106b8:	d003      	beq.n	80106c2 <_dtoa_r+0x96a>
 80106ba:	4641      	mov	r1, r8
 80106bc:	4620      	mov	r0, r4
 80106be:	f000 ff37 	bl	8011530 <_Bfree>
 80106c2:	4639      	mov	r1, r7
 80106c4:	4620      	mov	r0, r4
 80106c6:	f000 ff33 	bl	8011530 <_Bfree>
 80106ca:	e695      	b.n	80103f8 <_dtoa_r+0x6a0>
 80106cc:	2600      	movs	r6, #0
 80106ce:	4637      	mov	r7, r6
 80106d0:	e7e1      	b.n	8010696 <_dtoa_r+0x93e>
 80106d2:	9700      	str	r7, [sp, #0]
 80106d4:	4637      	mov	r7, r6
 80106d6:	e599      	b.n	801020c <_dtoa_r+0x4b4>
 80106d8:	40240000 	.word	0x40240000
 80106dc:	9b08      	ldr	r3, [sp, #32]
 80106de:	2b00      	cmp	r3, #0
 80106e0:	f000 80ca 	beq.w	8010878 <_dtoa_r+0xb20>
 80106e4:	9b03      	ldr	r3, [sp, #12]
 80106e6:	9302      	str	r3, [sp, #8]
 80106e8:	2d00      	cmp	r5, #0
 80106ea:	dd05      	ble.n	80106f8 <_dtoa_r+0x9a0>
 80106ec:	4639      	mov	r1, r7
 80106ee:	462a      	mov	r2, r5
 80106f0:	4620      	mov	r0, r4
 80106f2:	f001 f939 	bl	8011968 <__lshift>
 80106f6:	4607      	mov	r7, r0
 80106f8:	f1b8 0f00 	cmp.w	r8, #0
 80106fc:	d05b      	beq.n	80107b6 <_dtoa_r+0xa5e>
 80106fe:	6879      	ldr	r1, [r7, #4]
 8010700:	4620      	mov	r0, r4
 8010702:	f000 fed5 	bl	80114b0 <_Balloc>
 8010706:	4605      	mov	r5, r0
 8010708:	b928      	cbnz	r0, 8010716 <_dtoa_r+0x9be>
 801070a:	4b87      	ldr	r3, [pc, #540]	; (8010928 <_dtoa_r+0xbd0>)
 801070c:	4602      	mov	r2, r0
 801070e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8010712:	f7ff bb3b 	b.w	800fd8c <_dtoa_r+0x34>
 8010716:	693a      	ldr	r2, [r7, #16]
 8010718:	3202      	adds	r2, #2
 801071a:	0092      	lsls	r2, r2, #2
 801071c:	f107 010c 	add.w	r1, r7, #12
 8010720:	300c      	adds	r0, #12
 8010722:	f000 feab 	bl	801147c <memcpy>
 8010726:	2201      	movs	r2, #1
 8010728:	4629      	mov	r1, r5
 801072a:	4620      	mov	r0, r4
 801072c:	f001 f91c 	bl	8011968 <__lshift>
 8010730:	9b01      	ldr	r3, [sp, #4]
 8010732:	f103 0901 	add.w	r9, r3, #1
 8010736:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801073a:	4413      	add	r3, r2
 801073c:	9305      	str	r3, [sp, #20]
 801073e:	f00a 0301 	and.w	r3, sl, #1
 8010742:	46b8      	mov	r8, r7
 8010744:	9304      	str	r3, [sp, #16]
 8010746:	4607      	mov	r7, r0
 8010748:	4631      	mov	r1, r6
 801074a:	ee18 0a10 	vmov	r0, s16
 801074e:	f7ff fa77 	bl	800fc40 <quorem>
 8010752:	4641      	mov	r1, r8
 8010754:	9002      	str	r0, [sp, #8]
 8010756:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801075a:	ee18 0a10 	vmov	r0, s16
 801075e:	f001 f973 	bl	8011a48 <__mcmp>
 8010762:	463a      	mov	r2, r7
 8010764:	9003      	str	r0, [sp, #12]
 8010766:	4631      	mov	r1, r6
 8010768:	4620      	mov	r0, r4
 801076a:	f001 f989 	bl	8011a80 <__mdiff>
 801076e:	68c2      	ldr	r2, [r0, #12]
 8010770:	f109 3bff 	add.w	fp, r9, #4294967295
 8010774:	4605      	mov	r5, r0
 8010776:	bb02      	cbnz	r2, 80107ba <_dtoa_r+0xa62>
 8010778:	4601      	mov	r1, r0
 801077a:	ee18 0a10 	vmov	r0, s16
 801077e:	f001 f963 	bl	8011a48 <__mcmp>
 8010782:	4602      	mov	r2, r0
 8010784:	4629      	mov	r1, r5
 8010786:	4620      	mov	r0, r4
 8010788:	9207      	str	r2, [sp, #28]
 801078a:	f000 fed1 	bl	8011530 <_Bfree>
 801078e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8010792:	ea43 0102 	orr.w	r1, r3, r2
 8010796:	9b04      	ldr	r3, [sp, #16]
 8010798:	430b      	orrs	r3, r1
 801079a:	464d      	mov	r5, r9
 801079c:	d10f      	bne.n	80107be <_dtoa_r+0xa66>
 801079e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80107a2:	d02a      	beq.n	80107fa <_dtoa_r+0xaa2>
 80107a4:	9b03      	ldr	r3, [sp, #12]
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	dd02      	ble.n	80107b0 <_dtoa_r+0xa58>
 80107aa:	9b02      	ldr	r3, [sp, #8]
 80107ac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80107b0:	f88b a000 	strb.w	sl, [fp]
 80107b4:	e775      	b.n	80106a2 <_dtoa_r+0x94a>
 80107b6:	4638      	mov	r0, r7
 80107b8:	e7ba      	b.n	8010730 <_dtoa_r+0x9d8>
 80107ba:	2201      	movs	r2, #1
 80107bc:	e7e2      	b.n	8010784 <_dtoa_r+0xa2c>
 80107be:	9b03      	ldr	r3, [sp, #12]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	db04      	blt.n	80107ce <_dtoa_r+0xa76>
 80107c4:	9906      	ldr	r1, [sp, #24]
 80107c6:	430b      	orrs	r3, r1
 80107c8:	9904      	ldr	r1, [sp, #16]
 80107ca:	430b      	orrs	r3, r1
 80107cc:	d122      	bne.n	8010814 <_dtoa_r+0xabc>
 80107ce:	2a00      	cmp	r2, #0
 80107d0:	ddee      	ble.n	80107b0 <_dtoa_r+0xa58>
 80107d2:	ee18 1a10 	vmov	r1, s16
 80107d6:	2201      	movs	r2, #1
 80107d8:	4620      	mov	r0, r4
 80107da:	f001 f8c5 	bl	8011968 <__lshift>
 80107de:	4631      	mov	r1, r6
 80107e0:	ee08 0a10 	vmov	s16, r0
 80107e4:	f001 f930 	bl	8011a48 <__mcmp>
 80107e8:	2800      	cmp	r0, #0
 80107ea:	dc03      	bgt.n	80107f4 <_dtoa_r+0xa9c>
 80107ec:	d1e0      	bne.n	80107b0 <_dtoa_r+0xa58>
 80107ee:	f01a 0f01 	tst.w	sl, #1
 80107f2:	d0dd      	beq.n	80107b0 <_dtoa_r+0xa58>
 80107f4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80107f8:	d1d7      	bne.n	80107aa <_dtoa_r+0xa52>
 80107fa:	2339      	movs	r3, #57	; 0x39
 80107fc:	f88b 3000 	strb.w	r3, [fp]
 8010800:	462b      	mov	r3, r5
 8010802:	461d      	mov	r5, r3
 8010804:	3b01      	subs	r3, #1
 8010806:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801080a:	2a39      	cmp	r2, #57	; 0x39
 801080c:	d071      	beq.n	80108f2 <_dtoa_r+0xb9a>
 801080e:	3201      	adds	r2, #1
 8010810:	701a      	strb	r2, [r3, #0]
 8010812:	e746      	b.n	80106a2 <_dtoa_r+0x94a>
 8010814:	2a00      	cmp	r2, #0
 8010816:	dd07      	ble.n	8010828 <_dtoa_r+0xad0>
 8010818:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801081c:	d0ed      	beq.n	80107fa <_dtoa_r+0xaa2>
 801081e:	f10a 0301 	add.w	r3, sl, #1
 8010822:	f88b 3000 	strb.w	r3, [fp]
 8010826:	e73c      	b.n	80106a2 <_dtoa_r+0x94a>
 8010828:	9b05      	ldr	r3, [sp, #20]
 801082a:	f809 ac01 	strb.w	sl, [r9, #-1]
 801082e:	4599      	cmp	r9, r3
 8010830:	d047      	beq.n	80108c2 <_dtoa_r+0xb6a>
 8010832:	ee18 1a10 	vmov	r1, s16
 8010836:	2300      	movs	r3, #0
 8010838:	220a      	movs	r2, #10
 801083a:	4620      	mov	r0, r4
 801083c:	f000 fe9a 	bl	8011574 <__multadd>
 8010840:	45b8      	cmp	r8, r7
 8010842:	ee08 0a10 	vmov	s16, r0
 8010846:	f04f 0300 	mov.w	r3, #0
 801084a:	f04f 020a 	mov.w	r2, #10
 801084e:	4641      	mov	r1, r8
 8010850:	4620      	mov	r0, r4
 8010852:	d106      	bne.n	8010862 <_dtoa_r+0xb0a>
 8010854:	f000 fe8e 	bl	8011574 <__multadd>
 8010858:	4680      	mov	r8, r0
 801085a:	4607      	mov	r7, r0
 801085c:	f109 0901 	add.w	r9, r9, #1
 8010860:	e772      	b.n	8010748 <_dtoa_r+0x9f0>
 8010862:	f000 fe87 	bl	8011574 <__multadd>
 8010866:	4639      	mov	r1, r7
 8010868:	4680      	mov	r8, r0
 801086a:	2300      	movs	r3, #0
 801086c:	220a      	movs	r2, #10
 801086e:	4620      	mov	r0, r4
 8010870:	f000 fe80 	bl	8011574 <__multadd>
 8010874:	4607      	mov	r7, r0
 8010876:	e7f1      	b.n	801085c <_dtoa_r+0xb04>
 8010878:	9b03      	ldr	r3, [sp, #12]
 801087a:	9302      	str	r3, [sp, #8]
 801087c:	9d01      	ldr	r5, [sp, #4]
 801087e:	ee18 0a10 	vmov	r0, s16
 8010882:	4631      	mov	r1, r6
 8010884:	f7ff f9dc 	bl	800fc40 <quorem>
 8010888:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801088c:	9b01      	ldr	r3, [sp, #4]
 801088e:	f805 ab01 	strb.w	sl, [r5], #1
 8010892:	1aea      	subs	r2, r5, r3
 8010894:	9b02      	ldr	r3, [sp, #8]
 8010896:	4293      	cmp	r3, r2
 8010898:	dd09      	ble.n	80108ae <_dtoa_r+0xb56>
 801089a:	ee18 1a10 	vmov	r1, s16
 801089e:	2300      	movs	r3, #0
 80108a0:	220a      	movs	r2, #10
 80108a2:	4620      	mov	r0, r4
 80108a4:	f000 fe66 	bl	8011574 <__multadd>
 80108a8:	ee08 0a10 	vmov	s16, r0
 80108ac:	e7e7      	b.n	801087e <_dtoa_r+0xb26>
 80108ae:	9b02      	ldr	r3, [sp, #8]
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	bfc8      	it	gt
 80108b4:	461d      	movgt	r5, r3
 80108b6:	9b01      	ldr	r3, [sp, #4]
 80108b8:	bfd8      	it	le
 80108ba:	2501      	movle	r5, #1
 80108bc:	441d      	add	r5, r3
 80108be:	f04f 0800 	mov.w	r8, #0
 80108c2:	ee18 1a10 	vmov	r1, s16
 80108c6:	2201      	movs	r2, #1
 80108c8:	4620      	mov	r0, r4
 80108ca:	f001 f84d 	bl	8011968 <__lshift>
 80108ce:	4631      	mov	r1, r6
 80108d0:	ee08 0a10 	vmov	s16, r0
 80108d4:	f001 f8b8 	bl	8011a48 <__mcmp>
 80108d8:	2800      	cmp	r0, #0
 80108da:	dc91      	bgt.n	8010800 <_dtoa_r+0xaa8>
 80108dc:	d102      	bne.n	80108e4 <_dtoa_r+0xb8c>
 80108de:	f01a 0f01 	tst.w	sl, #1
 80108e2:	d18d      	bne.n	8010800 <_dtoa_r+0xaa8>
 80108e4:	462b      	mov	r3, r5
 80108e6:	461d      	mov	r5, r3
 80108e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80108ec:	2a30      	cmp	r2, #48	; 0x30
 80108ee:	d0fa      	beq.n	80108e6 <_dtoa_r+0xb8e>
 80108f0:	e6d7      	b.n	80106a2 <_dtoa_r+0x94a>
 80108f2:	9a01      	ldr	r2, [sp, #4]
 80108f4:	429a      	cmp	r2, r3
 80108f6:	d184      	bne.n	8010802 <_dtoa_r+0xaaa>
 80108f8:	9b00      	ldr	r3, [sp, #0]
 80108fa:	3301      	adds	r3, #1
 80108fc:	9300      	str	r3, [sp, #0]
 80108fe:	2331      	movs	r3, #49	; 0x31
 8010900:	7013      	strb	r3, [r2, #0]
 8010902:	e6ce      	b.n	80106a2 <_dtoa_r+0x94a>
 8010904:	4b09      	ldr	r3, [pc, #36]	; (801092c <_dtoa_r+0xbd4>)
 8010906:	f7ff ba95 	b.w	800fe34 <_dtoa_r+0xdc>
 801090a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801090c:	2b00      	cmp	r3, #0
 801090e:	f47f aa6e 	bne.w	800fdee <_dtoa_r+0x96>
 8010912:	4b07      	ldr	r3, [pc, #28]	; (8010930 <_dtoa_r+0xbd8>)
 8010914:	f7ff ba8e 	b.w	800fe34 <_dtoa_r+0xdc>
 8010918:	9b02      	ldr	r3, [sp, #8]
 801091a:	2b00      	cmp	r3, #0
 801091c:	dcae      	bgt.n	801087c <_dtoa_r+0xb24>
 801091e:	9b06      	ldr	r3, [sp, #24]
 8010920:	2b02      	cmp	r3, #2
 8010922:	f73f aea8 	bgt.w	8010676 <_dtoa_r+0x91e>
 8010926:	e7a9      	b.n	801087c <_dtoa_r+0xb24>
 8010928:	080202b8 	.word	0x080202b8
 801092c:	080200c0 	.word	0x080200c0
 8010930:	08020239 	.word	0x08020239

08010934 <__sflush_r>:
 8010934:	898a      	ldrh	r2, [r1, #12]
 8010936:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801093a:	4605      	mov	r5, r0
 801093c:	0710      	lsls	r0, r2, #28
 801093e:	460c      	mov	r4, r1
 8010940:	d458      	bmi.n	80109f4 <__sflush_r+0xc0>
 8010942:	684b      	ldr	r3, [r1, #4]
 8010944:	2b00      	cmp	r3, #0
 8010946:	dc05      	bgt.n	8010954 <__sflush_r+0x20>
 8010948:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801094a:	2b00      	cmp	r3, #0
 801094c:	dc02      	bgt.n	8010954 <__sflush_r+0x20>
 801094e:	2000      	movs	r0, #0
 8010950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010954:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010956:	2e00      	cmp	r6, #0
 8010958:	d0f9      	beq.n	801094e <__sflush_r+0x1a>
 801095a:	2300      	movs	r3, #0
 801095c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010960:	682f      	ldr	r7, [r5, #0]
 8010962:	602b      	str	r3, [r5, #0]
 8010964:	d032      	beq.n	80109cc <__sflush_r+0x98>
 8010966:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010968:	89a3      	ldrh	r3, [r4, #12]
 801096a:	075a      	lsls	r2, r3, #29
 801096c:	d505      	bpl.n	801097a <__sflush_r+0x46>
 801096e:	6863      	ldr	r3, [r4, #4]
 8010970:	1ac0      	subs	r0, r0, r3
 8010972:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010974:	b10b      	cbz	r3, 801097a <__sflush_r+0x46>
 8010976:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010978:	1ac0      	subs	r0, r0, r3
 801097a:	2300      	movs	r3, #0
 801097c:	4602      	mov	r2, r0
 801097e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010980:	6a21      	ldr	r1, [r4, #32]
 8010982:	4628      	mov	r0, r5
 8010984:	47b0      	blx	r6
 8010986:	1c43      	adds	r3, r0, #1
 8010988:	89a3      	ldrh	r3, [r4, #12]
 801098a:	d106      	bne.n	801099a <__sflush_r+0x66>
 801098c:	6829      	ldr	r1, [r5, #0]
 801098e:	291d      	cmp	r1, #29
 8010990:	d82c      	bhi.n	80109ec <__sflush_r+0xb8>
 8010992:	4a2a      	ldr	r2, [pc, #168]	; (8010a3c <__sflush_r+0x108>)
 8010994:	40ca      	lsrs	r2, r1
 8010996:	07d6      	lsls	r6, r2, #31
 8010998:	d528      	bpl.n	80109ec <__sflush_r+0xb8>
 801099a:	2200      	movs	r2, #0
 801099c:	6062      	str	r2, [r4, #4]
 801099e:	04d9      	lsls	r1, r3, #19
 80109a0:	6922      	ldr	r2, [r4, #16]
 80109a2:	6022      	str	r2, [r4, #0]
 80109a4:	d504      	bpl.n	80109b0 <__sflush_r+0x7c>
 80109a6:	1c42      	adds	r2, r0, #1
 80109a8:	d101      	bne.n	80109ae <__sflush_r+0x7a>
 80109aa:	682b      	ldr	r3, [r5, #0]
 80109ac:	b903      	cbnz	r3, 80109b0 <__sflush_r+0x7c>
 80109ae:	6560      	str	r0, [r4, #84]	; 0x54
 80109b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80109b2:	602f      	str	r7, [r5, #0]
 80109b4:	2900      	cmp	r1, #0
 80109b6:	d0ca      	beq.n	801094e <__sflush_r+0x1a>
 80109b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80109bc:	4299      	cmp	r1, r3
 80109be:	d002      	beq.n	80109c6 <__sflush_r+0x92>
 80109c0:	4628      	mov	r0, r5
 80109c2:	f7fd fbe5 	bl	800e190 <_free_r>
 80109c6:	2000      	movs	r0, #0
 80109c8:	6360      	str	r0, [r4, #52]	; 0x34
 80109ca:	e7c1      	b.n	8010950 <__sflush_r+0x1c>
 80109cc:	6a21      	ldr	r1, [r4, #32]
 80109ce:	2301      	movs	r3, #1
 80109d0:	4628      	mov	r0, r5
 80109d2:	47b0      	blx	r6
 80109d4:	1c41      	adds	r1, r0, #1
 80109d6:	d1c7      	bne.n	8010968 <__sflush_r+0x34>
 80109d8:	682b      	ldr	r3, [r5, #0]
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d0c4      	beq.n	8010968 <__sflush_r+0x34>
 80109de:	2b1d      	cmp	r3, #29
 80109e0:	d001      	beq.n	80109e6 <__sflush_r+0xb2>
 80109e2:	2b16      	cmp	r3, #22
 80109e4:	d101      	bne.n	80109ea <__sflush_r+0xb6>
 80109e6:	602f      	str	r7, [r5, #0]
 80109e8:	e7b1      	b.n	801094e <__sflush_r+0x1a>
 80109ea:	89a3      	ldrh	r3, [r4, #12]
 80109ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80109f0:	81a3      	strh	r3, [r4, #12]
 80109f2:	e7ad      	b.n	8010950 <__sflush_r+0x1c>
 80109f4:	690f      	ldr	r7, [r1, #16]
 80109f6:	2f00      	cmp	r7, #0
 80109f8:	d0a9      	beq.n	801094e <__sflush_r+0x1a>
 80109fa:	0793      	lsls	r3, r2, #30
 80109fc:	680e      	ldr	r6, [r1, #0]
 80109fe:	bf08      	it	eq
 8010a00:	694b      	ldreq	r3, [r1, #20]
 8010a02:	600f      	str	r7, [r1, #0]
 8010a04:	bf18      	it	ne
 8010a06:	2300      	movne	r3, #0
 8010a08:	eba6 0807 	sub.w	r8, r6, r7
 8010a0c:	608b      	str	r3, [r1, #8]
 8010a0e:	f1b8 0f00 	cmp.w	r8, #0
 8010a12:	dd9c      	ble.n	801094e <__sflush_r+0x1a>
 8010a14:	6a21      	ldr	r1, [r4, #32]
 8010a16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010a18:	4643      	mov	r3, r8
 8010a1a:	463a      	mov	r2, r7
 8010a1c:	4628      	mov	r0, r5
 8010a1e:	47b0      	blx	r6
 8010a20:	2800      	cmp	r0, #0
 8010a22:	dc06      	bgt.n	8010a32 <__sflush_r+0xfe>
 8010a24:	89a3      	ldrh	r3, [r4, #12]
 8010a26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010a2a:	81a3      	strh	r3, [r4, #12]
 8010a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8010a30:	e78e      	b.n	8010950 <__sflush_r+0x1c>
 8010a32:	4407      	add	r7, r0
 8010a34:	eba8 0800 	sub.w	r8, r8, r0
 8010a38:	e7e9      	b.n	8010a0e <__sflush_r+0xda>
 8010a3a:	bf00      	nop
 8010a3c:	20400001 	.word	0x20400001

08010a40 <_fflush_r>:
 8010a40:	b538      	push	{r3, r4, r5, lr}
 8010a42:	690b      	ldr	r3, [r1, #16]
 8010a44:	4605      	mov	r5, r0
 8010a46:	460c      	mov	r4, r1
 8010a48:	b913      	cbnz	r3, 8010a50 <_fflush_r+0x10>
 8010a4a:	2500      	movs	r5, #0
 8010a4c:	4628      	mov	r0, r5
 8010a4e:	bd38      	pop	{r3, r4, r5, pc}
 8010a50:	b118      	cbz	r0, 8010a5a <_fflush_r+0x1a>
 8010a52:	6983      	ldr	r3, [r0, #24]
 8010a54:	b90b      	cbnz	r3, 8010a5a <_fflush_r+0x1a>
 8010a56:	f000 f887 	bl	8010b68 <__sinit>
 8010a5a:	4b14      	ldr	r3, [pc, #80]	; (8010aac <_fflush_r+0x6c>)
 8010a5c:	429c      	cmp	r4, r3
 8010a5e:	d11b      	bne.n	8010a98 <_fflush_r+0x58>
 8010a60:	686c      	ldr	r4, [r5, #4]
 8010a62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d0ef      	beq.n	8010a4a <_fflush_r+0xa>
 8010a6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010a6c:	07d0      	lsls	r0, r2, #31
 8010a6e:	d404      	bmi.n	8010a7a <_fflush_r+0x3a>
 8010a70:	0599      	lsls	r1, r3, #22
 8010a72:	d402      	bmi.n	8010a7a <_fflush_r+0x3a>
 8010a74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010a76:	f000 fc88 	bl	801138a <__retarget_lock_acquire_recursive>
 8010a7a:	4628      	mov	r0, r5
 8010a7c:	4621      	mov	r1, r4
 8010a7e:	f7ff ff59 	bl	8010934 <__sflush_r>
 8010a82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010a84:	07da      	lsls	r2, r3, #31
 8010a86:	4605      	mov	r5, r0
 8010a88:	d4e0      	bmi.n	8010a4c <_fflush_r+0xc>
 8010a8a:	89a3      	ldrh	r3, [r4, #12]
 8010a8c:	059b      	lsls	r3, r3, #22
 8010a8e:	d4dd      	bmi.n	8010a4c <_fflush_r+0xc>
 8010a90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010a92:	f000 fc7b 	bl	801138c <__retarget_lock_release_recursive>
 8010a96:	e7d9      	b.n	8010a4c <_fflush_r+0xc>
 8010a98:	4b05      	ldr	r3, [pc, #20]	; (8010ab0 <_fflush_r+0x70>)
 8010a9a:	429c      	cmp	r4, r3
 8010a9c:	d101      	bne.n	8010aa2 <_fflush_r+0x62>
 8010a9e:	68ac      	ldr	r4, [r5, #8]
 8010aa0:	e7df      	b.n	8010a62 <_fflush_r+0x22>
 8010aa2:	4b04      	ldr	r3, [pc, #16]	; (8010ab4 <_fflush_r+0x74>)
 8010aa4:	429c      	cmp	r4, r3
 8010aa6:	bf08      	it	eq
 8010aa8:	68ec      	ldreq	r4, [r5, #12]
 8010aaa:	e7da      	b.n	8010a62 <_fflush_r+0x22>
 8010aac:	080202ec 	.word	0x080202ec
 8010ab0:	0802030c 	.word	0x0802030c
 8010ab4:	080202cc 	.word	0x080202cc

08010ab8 <std>:
 8010ab8:	2300      	movs	r3, #0
 8010aba:	b510      	push	{r4, lr}
 8010abc:	4604      	mov	r4, r0
 8010abe:	e9c0 3300 	strd	r3, r3, [r0]
 8010ac2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010ac6:	6083      	str	r3, [r0, #8]
 8010ac8:	8181      	strh	r1, [r0, #12]
 8010aca:	6643      	str	r3, [r0, #100]	; 0x64
 8010acc:	81c2      	strh	r2, [r0, #14]
 8010ace:	6183      	str	r3, [r0, #24]
 8010ad0:	4619      	mov	r1, r3
 8010ad2:	2208      	movs	r2, #8
 8010ad4:	305c      	adds	r0, #92	; 0x5c
 8010ad6:	f7fd fb53 	bl	800e180 <memset>
 8010ada:	4b05      	ldr	r3, [pc, #20]	; (8010af0 <std+0x38>)
 8010adc:	6263      	str	r3, [r4, #36]	; 0x24
 8010ade:	4b05      	ldr	r3, [pc, #20]	; (8010af4 <std+0x3c>)
 8010ae0:	62a3      	str	r3, [r4, #40]	; 0x28
 8010ae2:	4b05      	ldr	r3, [pc, #20]	; (8010af8 <std+0x40>)
 8010ae4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010ae6:	4b05      	ldr	r3, [pc, #20]	; (8010afc <std+0x44>)
 8010ae8:	6224      	str	r4, [r4, #32]
 8010aea:	6323      	str	r3, [r4, #48]	; 0x30
 8010aec:	bd10      	pop	{r4, pc}
 8010aee:	bf00      	nop
 8010af0:	08012135 	.word	0x08012135
 8010af4:	08012157 	.word	0x08012157
 8010af8:	0801218f 	.word	0x0801218f
 8010afc:	080121b3 	.word	0x080121b3

08010b00 <_cleanup_r>:
 8010b00:	4901      	ldr	r1, [pc, #4]	; (8010b08 <_cleanup_r+0x8>)
 8010b02:	f000 b8af 	b.w	8010c64 <_fwalk_reent>
 8010b06:	bf00      	nop
 8010b08:	08010a41 	.word	0x08010a41

08010b0c <__sfmoreglue>:
 8010b0c:	b570      	push	{r4, r5, r6, lr}
 8010b0e:	2268      	movs	r2, #104	; 0x68
 8010b10:	1e4d      	subs	r5, r1, #1
 8010b12:	4355      	muls	r5, r2
 8010b14:	460e      	mov	r6, r1
 8010b16:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010b1a:	f7fd fba5 	bl	800e268 <_malloc_r>
 8010b1e:	4604      	mov	r4, r0
 8010b20:	b140      	cbz	r0, 8010b34 <__sfmoreglue+0x28>
 8010b22:	2100      	movs	r1, #0
 8010b24:	e9c0 1600 	strd	r1, r6, [r0]
 8010b28:	300c      	adds	r0, #12
 8010b2a:	60a0      	str	r0, [r4, #8]
 8010b2c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010b30:	f7fd fb26 	bl	800e180 <memset>
 8010b34:	4620      	mov	r0, r4
 8010b36:	bd70      	pop	{r4, r5, r6, pc}

08010b38 <__sfp_lock_acquire>:
 8010b38:	4801      	ldr	r0, [pc, #4]	; (8010b40 <__sfp_lock_acquire+0x8>)
 8010b3a:	f000 bc26 	b.w	801138a <__retarget_lock_acquire_recursive>
 8010b3e:	bf00      	nop
 8010b40:	2000cec5 	.word	0x2000cec5

08010b44 <__sfp_lock_release>:
 8010b44:	4801      	ldr	r0, [pc, #4]	; (8010b4c <__sfp_lock_release+0x8>)
 8010b46:	f000 bc21 	b.w	801138c <__retarget_lock_release_recursive>
 8010b4a:	bf00      	nop
 8010b4c:	2000cec5 	.word	0x2000cec5

08010b50 <__sinit_lock_acquire>:
 8010b50:	4801      	ldr	r0, [pc, #4]	; (8010b58 <__sinit_lock_acquire+0x8>)
 8010b52:	f000 bc1a 	b.w	801138a <__retarget_lock_acquire_recursive>
 8010b56:	bf00      	nop
 8010b58:	2000cec6 	.word	0x2000cec6

08010b5c <__sinit_lock_release>:
 8010b5c:	4801      	ldr	r0, [pc, #4]	; (8010b64 <__sinit_lock_release+0x8>)
 8010b5e:	f000 bc15 	b.w	801138c <__retarget_lock_release_recursive>
 8010b62:	bf00      	nop
 8010b64:	2000cec6 	.word	0x2000cec6

08010b68 <__sinit>:
 8010b68:	b510      	push	{r4, lr}
 8010b6a:	4604      	mov	r4, r0
 8010b6c:	f7ff fff0 	bl	8010b50 <__sinit_lock_acquire>
 8010b70:	69a3      	ldr	r3, [r4, #24]
 8010b72:	b11b      	cbz	r3, 8010b7c <__sinit+0x14>
 8010b74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b78:	f7ff bff0 	b.w	8010b5c <__sinit_lock_release>
 8010b7c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010b80:	6523      	str	r3, [r4, #80]	; 0x50
 8010b82:	4b13      	ldr	r3, [pc, #76]	; (8010bd0 <__sinit+0x68>)
 8010b84:	4a13      	ldr	r2, [pc, #76]	; (8010bd4 <__sinit+0x6c>)
 8010b86:	681b      	ldr	r3, [r3, #0]
 8010b88:	62a2      	str	r2, [r4, #40]	; 0x28
 8010b8a:	42a3      	cmp	r3, r4
 8010b8c:	bf04      	itt	eq
 8010b8e:	2301      	moveq	r3, #1
 8010b90:	61a3      	streq	r3, [r4, #24]
 8010b92:	4620      	mov	r0, r4
 8010b94:	f000 f820 	bl	8010bd8 <__sfp>
 8010b98:	6060      	str	r0, [r4, #4]
 8010b9a:	4620      	mov	r0, r4
 8010b9c:	f000 f81c 	bl	8010bd8 <__sfp>
 8010ba0:	60a0      	str	r0, [r4, #8]
 8010ba2:	4620      	mov	r0, r4
 8010ba4:	f000 f818 	bl	8010bd8 <__sfp>
 8010ba8:	2200      	movs	r2, #0
 8010baa:	60e0      	str	r0, [r4, #12]
 8010bac:	2104      	movs	r1, #4
 8010bae:	6860      	ldr	r0, [r4, #4]
 8010bb0:	f7ff ff82 	bl	8010ab8 <std>
 8010bb4:	68a0      	ldr	r0, [r4, #8]
 8010bb6:	2201      	movs	r2, #1
 8010bb8:	2109      	movs	r1, #9
 8010bba:	f7ff ff7d 	bl	8010ab8 <std>
 8010bbe:	68e0      	ldr	r0, [r4, #12]
 8010bc0:	2202      	movs	r2, #2
 8010bc2:	2112      	movs	r1, #18
 8010bc4:	f7ff ff78 	bl	8010ab8 <std>
 8010bc8:	2301      	movs	r3, #1
 8010bca:	61a3      	str	r3, [r4, #24]
 8010bcc:	e7d2      	b.n	8010b74 <__sinit+0xc>
 8010bce:	bf00      	nop
 8010bd0:	080200ac 	.word	0x080200ac
 8010bd4:	08010b01 	.word	0x08010b01

08010bd8 <__sfp>:
 8010bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010bda:	4607      	mov	r7, r0
 8010bdc:	f7ff ffac 	bl	8010b38 <__sfp_lock_acquire>
 8010be0:	4b1e      	ldr	r3, [pc, #120]	; (8010c5c <__sfp+0x84>)
 8010be2:	681e      	ldr	r6, [r3, #0]
 8010be4:	69b3      	ldr	r3, [r6, #24]
 8010be6:	b913      	cbnz	r3, 8010bee <__sfp+0x16>
 8010be8:	4630      	mov	r0, r6
 8010bea:	f7ff ffbd 	bl	8010b68 <__sinit>
 8010bee:	3648      	adds	r6, #72	; 0x48
 8010bf0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010bf4:	3b01      	subs	r3, #1
 8010bf6:	d503      	bpl.n	8010c00 <__sfp+0x28>
 8010bf8:	6833      	ldr	r3, [r6, #0]
 8010bfa:	b30b      	cbz	r3, 8010c40 <__sfp+0x68>
 8010bfc:	6836      	ldr	r6, [r6, #0]
 8010bfe:	e7f7      	b.n	8010bf0 <__sfp+0x18>
 8010c00:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010c04:	b9d5      	cbnz	r5, 8010c3c <__sfp+0x64>
 8010c06:	4b16      	ldr	r3, [pc, #88]	; (8010c60 <__sfp+0x88>)
 8010c08:	60e3      	str	r3, [r4, #12]
 8010c0a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010c0e:	6665      	str	r5, [r4, #100]	; 0x64
 8010c10:	f000 fbba 	bl	8011388 <__retarget_lock_init_recursive>
 8010c14:	f7ff ff96 	bl	8010b44 <__sfp_lock_release>
 8010c18:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010c1c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010c20:	6025      	str	r5, [r4, #0]
 8010c22:	61a5      	str	r5, [r4, #24]
 8010c24:	2208      	movs	r2, #8
 8010c26:	4629      	mov	r1, r5
 8010c28:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010c2c:	f7fd faa8 	bl	800e180 <memset>
 8010c30:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010c34:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010c38:	4620      	mov	r0, r4
 8010c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c3c:	3468      	adds	r4, #104	; 0x68
 8010c3e:	e7d9      	b.n	8010bf4 <__sfp+0x1c>
 8010c40:	2104      	movs	r1, #4
 8010c42:	4638      	mov	r0, r7
 8010c44:	f7ff ff62 	bl	8010b0c <__sfmoreglue>
 8010c48:	4604      	mov	r4, r0
 8010c4a:	6030      	str	r0, [r6, #0]
 8010c4c:	2800      	cmp	r0, #0
 8010c4e:	d1d5      	bne.n	8010bfc <__sfp+0x24>
 8010c50:	f7ff ff78 	bl	8010b44 <__sfp_lock_release>
 8010c54:	230c      	movs	r3, #12
 8010c56:	603b      	str	r3, [r7, #0]
 8010c58:	e7ee      	b.n	8010c38 <__sfp+0x60>
 8010c5a:	bf00      	nop
 8010c5c:	080200ac 	.word	0x080200ac
 8010c60:	ffff0001 	.word	0xffff0001

08010c64 <_fwalk_reent>:
 8010c64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c68:	4606      	mov	r6, r0
 8010c6a:	4688      	mov	r8, r1
 8010c6c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010c70:	2700      	movs	r7, #0
 8010c72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010c76:	f1b9 0901 	subs.w	r9, r9, #1
 8010c7a:	d505      	bpl.n	8010c88 <_fwalk_reent+0x24>
 8010c7c:	6824      	ldr	r4, [r4, #0]
 8010c7e:	2c00      	cmp	r4, #0
 8010c80:	d1f7      	bne.n	8010c72 <_fwalk_reent+0xe>
 8010c82:	4638      	mov	r0, r7
 8010c84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c88:	89ab      	ldrh	r3, [r5, #12]
 8010c8a:	2b01      	cmp	r3, #1
 8010c8c:	d907      	bls.n	8010c9e <_fwalk_reent+0x3a>
 8010c8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010c92:	3301      	adds	r3, #1
 8010c94:	d003      	beq.n	8010c9e <_fwalk_reent+0x3a>
 8010c96:	4629      	mov	r1, r5
 8010c98:	4630      	mov	r0, r6
 8010c9a:	47c0      	blx	r8
 8010c9c:	4307      	orrs	r7, r0
 8010c9e:	3568      	adds	r5, #104	; 0x68
 8010ca0:	e7e9      	b.n	8010c76 <_fwalk_reent+0x12>

08010ca2 <rshift>:
 8010ca2:	6903      	ldr	r3, [r0, #16]
 8010ca4:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010ca8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010cac:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010cb0:	f100 0414 	add.w	r4, r0, #20
 8010cb4:	dd45      	ble.n	8010d42 <rshift+0xa0>
 8010cb6:	f011 011f 	ands.w	r1, r1, #31
 8010cba:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010cbe:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010cc2:	d10c      	bne.n	8010cde <rshift+0x3c>
 8010cc4:	f100 0710 	add.w	r7, r0, #16
 8010cc8:	4629      	mov	r1, r5
 8010cca:	42b1      	cmp	r1, r6
 8010ccc:	d334      	bcc.n	8010d38 <rshift+0x96>
 8010cce:	1a9b      	subs	r3, r3, r2
 8010cd0:	009b      	lsls	r3, r3, #2
 8010cd2:	1eea      	subs	r2, r5, #3
 8010cd4:	4296      	cmp	r6, r2
 8010cd6:	bf38      	it	cc
 8010cd8:	2300      	movcc	r3, #0
 8010cda:	4423      	add	r3, r4
 8010cdc:	e015      	b.n	8010d0a <rshift+0x68>
 8010cde:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010ce2:	f1c1 0820 	rsb	r8, r1, #32
 8010ce6:	40cf      	lsrs	r7, r1
 8010ce8:	f105 0e04 	add.w	lr, r5, #4
 8010cec:	46a1      	mov	r9, r4
 8010cee:	4576      	cmp	r6, lr
 8010cf0:	46f4      	mov	ip, lr
 8010cf2:	d815      	bhi.n	8010d20 <rshift+0x7e>
 8010cf4:	1a9a      	subs	r2, r3, r2
 8010cf6:	0092      	lsls	r2, r2, #2
 8010cf8:	3a04      	subs	r2, #4
 8010cfa:	3501      	adds	r5, #1
 8010cfc:	42ae      	cmp	r6, r5
 8010cfe:	bf38      	it	cc
 8010d00:	2200      	movcc	r2, #0
 8010d02:	18a3      	adds	r3, r4, r2
 8010d04:	50a7      	str	r7, [r4, r2]
 8010d06:	b107      	cbz	r7, 8010d0a <rshift+0x68>
 8010d08:	3304      	adds	r3, #4
 8010d0a:	1b1a      	subs	r2, r3, r4
 8010d0c:	42a3      	cmp	r3, r4
 8010d0e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010d12:	bf08      	it	eq
 8010d14:	2300      	moveq	r3, #0
 8010d16:	6102      	str	r2, [r0, #16]
 8010d18:	bf08      	it	eq
 8010d1a:	6143      	streq	r3, [r0, #20]
 8010d1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010d20:	f8dc c000 	ldr.w	ip, [ip]
 8010d24:	fa0c fc08 	lsl.w	ip, ip, r8
 8010d28:	ea4c 0707 	orr.w	r7, ip, r7
 8010d2c:	f849 7b04 	str.w	r7, [r9], #4
 8010d30:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010d34:	40cf      	lsrs	r7, r1
 8010d36:	e7da      	b.n	8010cee <rshift+0x4c>
 8010d38:	f851 cb04 	ldr.w	ip, [r1], #4
 8010d3c:	f847 cf04 	str.w	ip, [r7, #4]!
 8010d40:	e7c3      	b.n	8010cca <rshift+0x28>
 8010d42:	4623      	mov	r3, r4
 8010d44:	e7e1      	b.n	8010d0a <rshift+0x68>

08010d46 <__hexdig_fun>:
 8010d46:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8010d4a:	2b09      	cmp	r3, #9
 8010d4c:	d802      	bhi.n	8010d54 <__hexdig_fun+0xe>
 8010d4e:	3820      	subs	r0, #32
 8010d50:	b2c0      	uxtb	r0, r0
 8010d52:	4770      	bx	lr
 8010d54:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8010d58:	2b05      	cmp	r3, #5
 8010d5a:	d801      	bhi.n	8010d60 <__hexdig_fun+0x1a>
 8010d5c:	3847      	subs	r0, #71	; 0x47
 8010d5e:	e7f7      	b.n	8010d50 <__hexdig_fun+0xa>
 8010d60:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8010d64:	2b05      	cmp	r3, #5
 8010d66:	d801      	bhi.n	8010d6c <__hexdig_fun+0x26>
 8010d68:	3827      	subs	r0, #39	; 0x27
 8010d6a:	e7f1      	b.n	8010d50 <__hexdig_fun+0xa>
 8010d6c:	2000      	movs	r0, #0
 8010d6e:	4770      	bx	lr

08010d70 <__gethex>:
 8010d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d74:	ed2d 8b02 	vpush	{d8}
 8010d78:	b089      	sub	sp, #36	; 0x24
 8010d7a:	ee08 0a10 	vmov	s16, r0
 8010d7e:	9304      	str	r3, [sp, #16]
 8010d80:	4bb4      	ldr	r3, [pc, #720]	; (8011054 <__gethex+0x2e4>)
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	9301      	str	r3, [sp, #4]
 8010d86:	4618      	mov	r0, r3
 8010d88:	468b      	mov	fp, r1
 8010d8a:	4690      	mov	r8, r2
 8010d8c:	f7ef fa32 	bl	80001f4 <strlen>
 8010d90:	9b01      	ldr	r3, [sp, #4]
 8010d92:	f8db 2000 	ldr.w	r2, [fp]
 8010d96:	4403      	add	r3, r0
 8010d98:	4682      	mov	sl, r0
 8010d9a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8010d9e:	9305      	str	r3, [sp, #20]
 8010da0:	1c93      	adds	r3, r2, #2
 8010da2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8010da6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8010daa:	32fe      	adds	r2, #254	; 0xfe
 8010dac:	18d1      	adds	r1, r2, r3
 8010dae:	461f      	mov	r7, r3
 8010db0:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010db4:	9100      	str	r1, [sp, #0]
 8010db6:	2830      	cmp	r0, #48	; 0x30
 8010db8:	d0f8      	beq.n	8010dac <__gethex+0x3c>
 8010dba:	f7ff ffc4 	bl	8010d46 <__hexdig_fun>
 8010dbe:	4604      	mov	r4, r0
 8010dc0:	2800      	cmp	r0, #0
 8010dc2:	d13a      	bne.n	8010e3a <__gethex+0xca>
 8010dc4:	9901      	ldr	r1, [sp, #4]
 8010dc6:	4652      	mov	r2, sl
 8010dc8:	4638      	mov	r0, r7
 8010dca:	f001 f9f6 	bl	80121ba <strncmp>
 8010dce:	4605      	mov	r5, r0
 8010dd0:	2800      	cmp	r0, #0
 8010dd2:	d168      	bne.n	8010ea6 <__gethex+0x136>
 8010dd4:	f817 000a 	ldrb.w	r0, [r7, sl]
 8010dd8:	eb07 060a 	add.w	r6, r7, sl
 8010ddc:	f7ff ffb3 	bl	8010d46 <__hexdig_fun>
 8010de0:	2800      	cmp	r0, #0
 8010de2:	d062      	beq.n	8010eaa <__gethex+0x13a>
 8010de4:	4633      	mov	r3, r6
 8010de6:	7818      	ldrb	r0, [r3, #0]
 8010de8:	2830      	cmp	r0, #48	; 0x30
 8010dea:	461f      	mov	r7, r3
 8010dec:	f103 0301 	add.w	r3, r3, #1
 8010df0:	d0f9      	beq.n	8010de6 <__gethex+0x76>
 8010df2:	f7ff ffa8 	bl	8010d46 <__hexdig_fun>
 8010df6:	2301      	movs	r3, #1
 8010df8:	fab0 f480 	clz	r4, r0
 8010dfc:	0964      	lsrs	r4, r4, #5
 8010dfe:	4635      	mov	r5, r6
 8010e00:	9300      	str	r3, [sp, #0]
 8010e02:	463a      	mov	r2, r7
 8010e04:	4616      	mov	r6, r2
 8010e06:	3201      	adds	r2, #1
 8010e08:	7830      	ldrb	r0, [r6, #0]
 8010e0a:	f7ff ff9c 	bl	8010d46 <__hexdig_fun>
 8010e0e:	2800      	cmp	r0, #0
 8010e10:	d1f8      	bne.n	8010e04 <__gethex+0x94>
 8010e12:	9901      	ldr	r1, [sp, #4]
 8010e14:	4652      	mov	r2, sl
 8010e16:	4630      	mov	r0, r6
 8010e18:	f001 f9cf 	bl	80121ba <strncmp>
 8010e1c:	b980      	cbnz	r0, 8010e40 <__gethex+0xd0>
 8010e1e:	b94d      	cbnz	r5, 8010e34 <__gethex+0xc4>
 8010e20:	eb06 050a 	add.w	r5, r6, sl
 8010e24:	462a      	mov	r2, r5
 8010e26:	4616      	mov	r6, r2
 8010e28:	3201      	adds	r2, #1
 8010e2a:	7830      	ldrb	r0, [r6, #0]
 8010e2c:	f7ff ff8b 	bl	8010d46 <__hexdig_fun>
 8010e30:	2800      	cmp	r0, #0
 8010e32:	d1f8      	bne.n	8010e26 <__gethex+0xb6>
 8010e34:	1bad      	subs	r5, r5, r6
 8010e36:	00ad      	lsls	r5, r5, #2
 8010e38:	e004      	b.n	8010e44 <__gethex+0xd4>
 8010e3a:	2400      	movs	r4, #0
 8010e3c:	4625      	mov	r5, r4
 8010e3e:	e7e0      	b.n	8010e02 <__gethex+0x92>
 8010e40:	2d00      	cmp	r5, #0
 8010e42:	d1f7      	bne.n	8010e34 <__gethex+0xc4>
 8010e44:	7833      	ldrb	r3, [r6, #0]
 8010e46:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8010e4a:	2b50      	cmp	r3, #80	; 0x50
 8010e4c:	d13b      	bne.n	8010ec6 <__gethex+0x156>
 8010e4e:	7873      	ldrb	r3, [r6, #1]
 8010e50:	2b2b      	cmp	r3, #43	; 0x2b
 8010e52:	d02c      	beq.n	8010eae <__gethex+0x13e>
 8010e54:	2b2d      	cmp	r3, #45	; 0x2d
 8010e56:	d02e      	beq.n	8010eb6 <__gethex+0x146>
 8010e58:	1c71      	adds	r1, r6, #1
 8010e5a:	f04f 0900 	mov.w	r9, #0
 8010e5e:	7808      	ldrb	r0, [r1, #0]
 8010e60:	f7ff ff71 	bl	8010d46 <__hexdig_fun>
 8010e64:	1e43      	subs	r3, r0, #1
 8010e66:	b2db      	uxtb	r3, r3
 8010e68:	2b18      	cmp	r3, #24
 8010e6a:	d82c      	bhi.n	8010ec6 <__gethex+0x156>
 8010e6c:	f1a0 0210 	sub.w	r2, r0, #16
 8010e70:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010e74:	f7ff ff67 	bl	8010d46 <__hexdig_fun>
 8010e78:	1e43      	subs	r3, r0, #1
 8010e7a:	b2db      	uxtb	r3, r3
 8010e7c:	2b18      	cmp	r3, #24
 8010e7e:	d91d      	bls.n	8010ebc <__gethex+0x14c>
 8010e80:	f1b9 0f00 	cmp.w	r9, #0
 8010e84:	d000      	beq.n	8010e88 <__gethex+0x118>
 8010e86:	4252      	negs	r2, r2
 8010e88:	4415      	add	r5, r2
 8010e8a:	f8cb 1000 	str.w	r1, [fp]
 8010e8e:	b1e4      	cbz	r4, 8010eca <__gethex+0x15a>
 8010e90:	9b00      	ldr	r3, [sp, #0]
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	bf14      	ite	ne
 8010e96:	2700      	movne	r7, #0
 8010e98:	2706      	moveq	r7, #6
 8010e9a:	4638      	mov	r0, r7
 8010e9c:	b009      	add	sp, #36	; 0x24
 8010e9e:	ecbd 8b02 	vpop	{d8}
 8010ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ea6:	463e      	mov	r6, r7
 8010ea8:	4625      	mov	r5, r4
 8010eaa:	2401      	movs	r4, #1
 8010eac:	e7ca      	b.n	8010e44 <__gethex+0xd4>
 8010eae:	f04f 0900 	mov.w	r9, #0
 8010eb2:	1cb1      	adds	r1, r6, #2
 8010eb4:	e7d3      	b.n	8010e5e <__gethex+0xee>
 8010eb6:	f04f 0901 	mov.w	r9, #1
 8010eba:	e7fa      	b.n	8010eb2 <__gethex+0x142>
 8010ebc:	230a      	movs	r3, #10
 8010ebe:	fb03 0202 	mla	r2, r3, r2, r0
 8010ec2:	3a10      	subs	r2, #16
 8010ec4:	e7d4      	b.n	8010e70 <__gethex+0x100>
 8010ec6:	4631      	mov	r1, r6
 8010ec8:	e7df      	b.n	8010e8a <__gethex+0x11a>
 8010eca:	1bf3      	subs	r3, r6, r7
 8010ecc:	3b01      	subs	r3, #1
 8010ece:	4621      	mov	r1, r4
 8010ed0:	2b07      	cmp	r3, #7
 8010ed2:	dc0b      	bgt.n	8010eec <__gethex+0x17c>
 8010ed4:	ee18 0a10 	vmov	r0, s16
 8010ed8:	f000 faea 	bl	80114b0 <_Balloc>
 8010edc:	4604      	mov	r4, r0
 8010ede:	b940      	cbnz	r0, 8010ef2 <__gethex+0x182>
 8010ee0:	4b5d      	ldr	r3, [pc, #372]	; (8011058 <__gethex+0x2e8>)
 8010ee2:	4602      	mov	r2, r0
 8010ee4:	21de      	movs	r1, #222	; 0xde
 8010ee6:	485d      	ldr	r0, [pc, #372]	; (801105c <__gethex+0x2ec>)
 8010ee8:	f001 f99a 	bl	8012220 <__assert_func>
 8010eec:	3101      	adds	r1, #1
 8010eee:	105b      	asrs	r3, r3, #1
 8010ef0:	e7ee      	b.n	8010ed0 <__gethex+0x160>
 8010ef2:	f100 0914 	add.w	r9, r0, #20
 8010ef6:	f04f 0b00 	mov.w	fp, #0
 8010efa:	f1ca 0301 	rsb	r3, sl, #1
 8010efe:	f8cd 9008 	str.w	r9, [sp, #8]
 8010f02:	f8cd b000 	str.w	fp, [sp]
 8010f06:	9306      	str	r3, [sp, #24]
 8010f08:	42b7      	cmp	r7, r6
 8010f0a:	d340      	bcc.n	8010f8e <__gethex+0x21e>
 8010f0c:	9802      	ldr	r0, [sp, #8]
 8010f0e:	9b00      	ldr	r3, [sp, #0]
 8010f10:	f840 3b04 	str.w	r3, [r0], #4
 8010f14:	eba0 0009 	sub.w	r0, r0, r9
 8010f18:	1080      	asrs	r0, r0, #2
 8010f1a:	0146      	lsls	r6, r0, #5
 8010f1c:	6120      	str	r0, [r4, #16]
 8010f1e:	4618      	mov	r0, r3
 8010f20:	f000 fbb8 	bl	8011694 <__hi0bits>
 8010f24:	1a30      	subs	r0, r6, r0
 8010f26:	f8d8 6000 	ldr.w	r6, [r8]
 8010f2a:	42b0      	cmp	r0, r6
 8010f2c:	dd63      	ble.n	8010ff6 <__gethex+0x286>
 8010f2e:	1b87      	subs	r7, r0, r6
 8010f30:	4639      	mov	r1, r7
 8010f32:	4620      	mov	r0, r4
 8010f34:	f000 ff5c 	bl	8011df0 <__any_on>
 8010f38:	4682      	mov	sl, r0
 8010f3a:	b1a8      	cbz	r0, 8010f68 <__gethex+0x1f8>
 8010f3c:	1e7b      	subs	r3, r7, #1
 8010f3e:	1159      	asrs	r1, r3, #5
 8010f40:	f003 021f 	and.w	r2, r3, #31
 8010f44:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010f48:	f04f 0a01 	mov.w	sl, #1
 8010f4c:	fa0a f202 	lsl.w	r2, sl, r2
 8010f50:	420a      	tst	r2, r1
 8010f52:	d009      	beq.n	8010f68 <__gethex+0x1f8>
 8010f54:	4553      	cmp	r3, sl
 8010f56:	dd05      	ble.n	8010f64 <__gethex+0x1f4>
 8010f58:	1eb9      	subs	r1, r7, #2
 8010f5a:	4620      	mov	r0, r4
 8010f5c:	f000 ff48 	bl	8011df0 <__any_on>
 8010f60:	2800      	cmp	r0, #0
 8010f62:	d145      	bne.n	8010ff0 <__gethex+0x280>
 8010f64:	f04f 0a02 	mov.w	sl, #2
 8010f68:	4639      	mov	r1, r7
 8010f6a:	4620      	mov	r0, r4
 8010f6c:	f7ff fe99 	bl	8010ca2 <rshift>
 8010f70:	443d      	add	r5, r7
 8010f72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010f76:	42ab      	cmp	r3, r5
 8010f78:	da4c      	bge.n	8011014 <__gethex+0x2a4>
 8010f7a:	ee18 0a10 	vmov	r0, s16
 8010f7e:	4621      	mov	r1, r4
 8010f80:	f000 fad6 	bl	8011530 <_Bfree>
 8010f84:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010f86:	2300      	movs	r3, #0
 8010f88:	6013      	str	r3, [r2, #0]
 8010f8a:	27a3      	movs	r7, #163	; 0xa3
 8010f8c:	e785      	b.n	8010e9a <__gethex+0x12a>
 8010f8e:	1e73      	subs	r3, r6, #1
 8010f90:	9a05      	ldr	r2, [sp, #20]
 8010f92:	9303      	str	r3, [sp, #12]
 8010f94:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010f98:	4293      	cmp	r3, r2
 8010f9a:	d019      	beq.n	8010fd0 <__gethex+0x260>
 8010f9c:	f1bb 0f20 	cmp.w	fp, #32
 8010fa0:	d107      	bne.n	8010fb2 <__gethex+0x242>
 8010fa2:	9b02      	ldr	r3, [sp, #8]
 8010fa4:	9a00      	ldr	r2, [sp, #0]
 8010fa6:	f843 2b04 	str.w	r2, [r3], #4
 8010faa:	9302      	str	r3, [sp, #8]
 8010fac:	2300      	movs	r3, #0
 8010fae:	9300      	str	r3, [sp, #0]
 8010fb0:	469b      	mov	fp, r3
 8010fb2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8010fb6:	f7ff fec6 	bl	8010d46 <__hexdig_fun>
 8010fba:	9b00      	ldr	r3, [sp, #0]
 8010fbc:	f000 000f 	and.w	r0, r0, #15
 8010fc0:	fa00 f00b 	lsl.w	r0, r0, fp
 8010fc4:	4303      	orrs	r3, r0
 8010fc6:	9300      	str	r3, [sp, #0]
 8010fc8:	f10b 0b04 	add.w	fp, fp, #4
 8010fcc:	9b03      	ldr	r3, [sp, #12]
 8010fce:	e00d      	b.n	8010fec <__gethex+0x27c>
 8010fd0:	9b03      	ldr	r3, [sp, #12]
 8010fd2:	9a06      	ldr	r2, [sp, #24]
 8010fd4:	4413      	add	r3, r2
 8010fd6:	42bb      	cmp	r3, r7
 8010fd8:	d3e0      	bcc.n	8010f9c <__gethex+0x22c>
 8010fda:	4618      	mov	r0, r3
 8010fdc:	9901      	ldr	r1, [sp, #4]
 8010fde:	9307      	str	r3, [sp, #28]
 8010fe0:	4652      	mov	r2, sl
 8010fe2:	f001 f8ea 	bl	80121ba <strncmp>
 8010fe6:	9b07      	ldr	r3, [sp, #28]
 8010fe8:	2800      	cmp	r0, #0
 8010fea:	d1d7      	bne.n	8010f9c <__gethex+0x22c>
 8010fec:	461e      	mov	r6, r3
 8010fee:	e78b      	b.n	8010f08 <__gethex+0x198>
 8010ff0:	f04f 0a03 	mov.w	sl, #3
 8010ff4:	e7b8      	b.n	8010f68 <__gethex+0x1f8>
 8010ff6:	da0a      	bge.n	801100e <__gethex+0x29e>
 8010ff8:	1a37      	subs	r7, r6, r0
 8010ffa:	4621      	mov	r1, r4
 8010ffc:	ee18 0a10 	vmov	r0, s16
 8011000:	463a      	mov	r2, r7
 8011002:	f000 fcb1 	bl	8011968 <__lshift>
 8011006:	1bed      	subs	r5, r5, r7
 8011008:	4604      	mov	r4, r0
 801100a:	f100 0914 	add.w	r9, r0, #20
 801100e:	f04f 0a00 	mov.w	sl, #0
 8011012:	e7ae      	b.n	8010f72 <__gethex+0x202>
 8011014:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8011018:	42a8      	cmp	r0, r5
 801101a:	dd72      	ble.n	8011102 <__gethex+0x392>
 801101c:	1b45      	subs	r5, r0, r5
 801101e:	42ae      	cmp	r6, r5
 8011020:	dc36      	bgt.n	8011090 <__gethex+0x320>
 8011022:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011026:	2b02      	cmp	r3, #2
 8011028:	d02a      	beq.n	8011080 <__gethex+0x310>
 801102a:	2b03      	cmp	r3, #3
 801102c:	d02c      	beq.n	8011088 <__gethex+0x318>
 801102e:	2b01      	cmp	r3, #1
 8011030:	d11c      	bne.n	801106c <__gethex+0x2fc>
 8011032:	42ae      	cmp	r6, r5
 8011034:	d11a      	bne.n	801106c <__gethex+0x2fc>
 8011036:	2e01      	cmp	r6, #1
 8011038:	d112      	bne.n	8011060 <__gethex+0x2f0>
 801103a:	9a04      	ldr	r2, [sp, #16]
 801103c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011040:	6013      	str	r3, [r2, #0]
 8011042:	2301      	movs	r3, #1
 8011044:	6123      	str	r3, [r4, #16]
 8011046:	f8c9 3000 	str.w	r3, [r9]
 801104a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801104c:	2762      	movs	r7, #98	; 0x62
 801104e:	601c      	str	r4, [r3, #0]
 8011050:	e723      	b.n	8010e9a <__gethex+0x12a>
 8011052:	bf00      	nop
 8011054:	08020394 	.word	0x08020394
 8011058:	080202b8 	.word	0x080202b8
 801105c:	0802032c 	.word	0x0802032c
 8011060:	1e71      	subs	r1, r6, #1
 8011062:	4620      	mov	r0, r4
 8011064:	f000 fec4 	bl	8011df0 <__any_on>
 8011068:	2800      	cmp	r0, #0
 801106a:	d1e6      	bne.n	801103a <__gethex+0x2ca>
 801106c:	ee18 0a10 	vmov	r0, s16
 8011070:	4621      	mov	r1, r4
 8011072:	f000 fa5d 	bl	8011530 <_Bfree>
 8011076:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011078:	2300      	movs	r3, #0
 801107a:	6013      	str	r3, [r2, #0]
 801107c:	2750      	movs	r7, #80	; 0x50
 801107e:	e70c      	b.n	8010e9a <__gethex+0x12a>
 8011080:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011082:	2b00      	cmp	r3, #0
 8011084:	d1f2      	bne.n	801106c <__gethex+0x2fc>
 8011086:	e7d8      	b.n	801103a <__gethex+0x2ca>
 8011088:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801108a:	2b00      	cmp	r3, #0
 801108c:	d1d5      	bne.n	801103a <__gethex+0x2ca>
 801108e:	e7ed      	b.n	801106c <__gethex+0x2fc>
 8011090:	1e6f      	subs	r7, r5, #1
 8011092:	f1ba 0f00 	cmp.w	sl, #0
 8011096:	d131      	bne.n	80110fc <__gethex+0x38c>
 8011098:	b127      	cbz	r7, 80110a4 <__gethex+0x334>
 801109a:	4639      	mov	r1, r7
 801109c:	4620      	mov	r0, r4
 801109e:	f000 fea7 	bl	8011df0 <__any_on>
 80110a2:	4682      	mov	sl, r0
 80110a4:	117b      	asrs	r3, r7, #5
 80110a6:	2101      	movs	r1, #1
 80110a8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80110ac:	f007 071f 	and.w	r7, r7, #31
 80110b0:	fa01 f707 	lsl.w	r7, r1, r7
 80110b4:	421f      	tst	r7, r3
 80110b6:	4629      	mov	r1, r5
 80110b8:	4620      	mov	r0, r4
 80110ba:	bf18      	it	ne
 80110bc:	f04a 0a02 	orrne.w	sl, sl, #2
 80110c0:	1b76      	subs	r6, r6, r5
 80110c2:	f7ff fdee 	bl	8010ca2 <rshift>
 80110c6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80110ca:	2702      	movs	r7, #2
 80110cc:	f1ba 0f00 	cmp.w	sl, #0
 80110d0:	d048      	beq.n	8011164 <__gethex+0x3f4>
 80110d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80110d6:	2b02      	cmp	r3, #2
 80110d8:	d015      	beq.n	8011106 <__gethex+0x396>
 80110da:	2b03      	cmp	r3, #3
 80110dc:	d017      	beq.n	801110e <__gethex+0x39e>
 80110de:	2b01      	cmp	r3, #1
 80110e0:	d109      	bne.n	80110f6 <__gethex+0x386>
 80110e2:	f01a 0f02 	tst.w	sl, #2
 80110e6:	d006      	beq.n	80110f6 <__gethex+0x386>
 80110e8:	f8d9 0000 	ldr.w	r0, [r9]
 80110ec:	ea4a 0a00 	orr.w	sl, sl, r0
 80110f0:	f01a 0f01 	tst.w	sl, #1
 80110f4:	d10e      	bne.n	8011114 <__gethex+0x3a4>
 80110f6:	f047 0710 	orr.w	r7, r7, #16
 80110fa:	e033      	b.n	8011164 <__gethex+0x3f4>
 80110fc:	f04f 0a01 	mov.w	sl, #1
 8011100:	e7d0      	b.n	80110a4 <__gethex+0x334>
 8011102:	2701      	movs	r7, #1
 8011104:	e7e2      	b.n	80110cc <__gethex+0x35c>
 8011106:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011108:	f1c3 0301 	rsb	r3, r3, #1
 801110c:	9315      	str	r3, [sp, #84]	; 0x54
 801110e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011110:	2b00      	cmp	r3, #0
 8011112:	d0f0      	beq.n	80110f6 <__gethex+0x386>
 8011114:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011118:	f104 0314 	add.w	r3, r4, #20
 801111c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011120:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011124:	f04f 0c00 	mov.w	ip, #0
 8011128:	4618      	mov	r0, r3
 801112a:	f853 2b04 	ldr.w	r2, [r3], #4
 801112e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011132:	d01c      	beq.n	801116e <__gethex+0x3fe>
 8011134:	3201      	adds	r2, #1
 8011136:	6002      	str	r2, [r0, #0]
 8011138:	2f02      	cmp	r7, #2
 801113a:	f104 0314 	add.w	r3, r4, #20
 801113e:	d13f      	bne.n	80111c0 <__gethex+0x450>
 8011140:	f8d8 2000 	ldr.w	r2, [r8]
 8011144:	3a01      	subs	r2, #1
 8011146:	42b2      	cmp	r2, r6
 8011148:	d10a      	bne.n	8011160 <__gethex+0x3f0>
 801114a:	1171      	asrs	r1, r6, #5
 801114c:	2201      	movs	r2, #1
 801114e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011152:	f006 061f 	and.w	r6, r6, #31
 8011156:	fa02 f606 	lsl.w	r6, r2, r6
 801115a:	421e      	tst	r6, r3
 801115c:	bf18      	it	ne
 801115e:	4617      	movne	r7, r2
 8011160:	f047 0720 	orr.w	r7, r7, #32
 8011164:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011166:	601c      	str	r4, [r3, #0]
 8011168:	9b04      	ldr	r3, [sp, #16]
 801116a:	601d      	str	r5, [r3, #0]
 801116c:	e695      	b.n	8010e9a <__gethex+0x12a>
 801116e:	4299      	cmp	r1, r3
 8011170:	f843 cc04 	str.w	ip, [r3, #-4]
 8011174:	d8d8      	bhi.n	8011128 <__gethex+0x3b8>
 8011176:	68a3      	ldr	r3, [r4, #8]
 8011178:	459b      	cmp	fp, r3
 801117a:	db19      	blt.n	80111b0 <__gethex+0x440>
 801117c:	6861      	ldr	r1, [r4, #4]
 801117e:	ee18 0a10 	vmov	r0, s16
 8011182:	3101      	adds	r1, #1
 8011184:	f000 f994 	bl	80114b0 <_Balloc>
 8011188:	4681      	mov	r9, r0
 801118a:	b918      	cbnz	r0, 8011194 <__gethex+0x424>
 801118c:	4b1a      	ldr	r3, [pc, #104]	; (80111f8 <__gethex+0x488>)
 801118e:	4602      	mov	r2, r0
 8011190:	2184      	movs	r1, #132	; 0x84
 8011192:	e6a8      	b.n	8010ee6 <__gethex+0x176>
 8011194:	6922      	ldr	r2, [r4, #16]
 8011196:	3202      	adds	r2, #2
 8011198:	f104 010c 	add.w	r1, r4, #12
 801119c:	0092      	lsls	r2, r2, #2
 801119e:	300c      	adds	r0, #12
 80111a0:	f000 f96c 	bl	801147c <memcpy>
 80111a4:	4621      	mov	r1, r4
 80111a6:	ee18 0a10 	vmov	r0, s16
 80111aa:	f000 f9c1 	bl	8011530 <_Bfree>
 80111ae:	464c      	mov	r4, r9
 80111b0:	6923      	ldr	r3, [r4, #16]
 80111b2:	1c5a      	adds	r2, r3, #1
 80111b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80111b8:	6122      	str	r2, [r4, #16]
 80111ba:	2201      	movs	r2, #1
 80111bc:	615a      	str	r2, [r3, #20]
 80111be:	e7bb      	b.n	8011138 <__gethex+0x3c8>
 80111c0:	6922      	ldr	r2, [r4, #16]
 80111c2:	455a      	cmp	r2, fp
 80111c4:	dd0b      	ble.n	80111de <__gethex+0x46e>
 80111c6:	2101      	movs	r1, #1
 80111c8:	4620      	mov	r0, r4
 80111ca:	f7ff fd6a 	bl	8010ca2 <rshift>
 80111ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80111d2:	3501      	adds	r5, #1
 80111d4:	42ab      	cmp	r3, r5
 80111d6:	f6ff aed0 	blt.w	8010f7a <__gethex+0x20a>
 80111da:	2701      	movs	r7, #1
 80111dc:	e7c0      	b.n	8011160 <__gethex+0x3f0>
 80111de:	f016 061f 	ands.w	r6, r6, #31
 80111e2:	d0fa      	beq.n	80111da <__gethex+0x46a>
 80111e4:	4453      	add	r3, sl
 80111e6:	f1c6 0620 	rsb	r6, r6, #32
 80111ea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80111ee:	f000 fa51 	bl	8011694 <__hi0bits>
 80111f2:	42b0      	cmp	r0, r6
 80111f4:	dbe7      	blt.n	80111c6 <__gethex+0x456>
 80111f6:	e7f0      	b.n	80111da <__gethex+0x46a>
 80111f8:	080202b8 	.word	0x080202b8

080111fc <L_shift>:
 80111fc:	f1c2 0208 	rsb	r2, r2, #8
 8011200:	0092      	lsls	r2, r2, #2
 8011202:	b570      	push	{r4, r5, r6, lr}
 8011204:	f1c2 0620 	rsb	r6, r2, #32
 8011208:	6843      	ldr	r3, [r0, #4]
 801120a:	6804      	ldr	r4, [r0, #0]
 801120c:	fa03 f506 	lsl.w	r5, r3, r6
 8011210:	432c      	orrs	r4, r5
 8011212:	40d3      	lsrs	r3, r2
 8011214:	6004      	str	r4, [r0, #0]
 8011216:	f840 3f04 	str.w	r3, [r0, #4]!
 801121a:	4288      	cmp	r0, r1
 801121c:	d3f4      	bcc.n	8011208 <L_shift+0xc>
 801121e:	bd70      	pop	{r4, r5, r6, pc}

08011220 <__match>:
 8011220:	b530      	push	{r4, r5, lr}
 8011222:	6803      	ldr	r3, [r0, #0]
 8011224:	3301      	adds	r3, #1
 8011226:	f811 4b01 	ldrb.w	r4, [r1], #1
 801122a:	b914      	cbnz	r4, 8011232 <__match+0x12>
 801122c:	6003      	str	r3, [r0, #0]
 801122e:	2001      	movs	r0, #1
 8011230:	bd30      	pop	{r4, r5, pc}
 8011232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011236:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801123a:	2d19      	cmp	r5, #25
 801123c:	bf98      	it	ls
 801123e:	3220      	addls	r2, #32
 8011240:	42a2      	cmp	r2, r4
 8011242:	d0f0      	beq.n	8011226 <__match+0x6>
 8011244:	2000      	movs	r0, #0
 8011246:	e7f3      	b.n	8011230 <__match+0x10>

08011248 <__hexnan>:
 8011248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801124c:	680b      	ldr	r3, [r1, #0]
 801124e:	115e      	asrs	r6, r3, #5
 8011250:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011254:	f013 031f 	ands.w	r3, r3, #31
 8011258:	b087      	sub	sp, #28
 801125a:	bf18      	it	ne
 801125c:	3604      	addne	r6, #4
 801125e:	2500      	movs	r5, #0
 8011260:	1f37      	subs	r7, r6, #4
 8011262:	4690      	mov	r8, r2
 8011264:	6802      	ldr	r2, [r0, #0]
 8011266:	9301      	str	r3, [sp, #4]
 8011268:	4682      	mov	sl, r0
 801126a:	f846 5c04 	str.w	r5, [r6, #-4]
 801126e:	46b9      	mov	r9, r7
 8011270:	463c      	mov	r4, r7
 8011272:	9502      	str	r5, [sp, #8]
 8011274:	46ab      	mov	fp, r5
 8011276:	7851      	ldrb	r1, [r2, #1]
 8011278:	1c53      	adds	r3, r2, #1
 801127a:	9303      	str	r3, [sp, #12]
 801127c:	b341      	cbz	r1, 80112d0 <__hexnan+0x88>
 801127e:	4608      	mov	r0, r1
 8011280:	9205      	str	r2, [sp, #20]
 8011282:	9104      	str	r1, [sp, #16]
 8011284:	f7ff fd5f 	bl	8010d46 <__hexdig_fun>
 8011288:	2800      	cmp	r0, #0
 801128a:	d14f      	bne.n	801132c <__hexnan+0xe4>
 801128c:	9904      	ldr	r1, [sp, #16]
 801128e:	9a05      	ldr	r2, [sp, #20]
 8011290:	2920      	cmp	r1, #32
 8011292:	d818      	bhi.n	80112c6 <__hexnan+0x7e>
 8011294:	9b02      	ldr	r3, [sp, #8]
 8011296:	459b      	cmp	fp, r3
 8011298:	dd13      	ble.n	80112c2 <__hexnan+0x7a>
 801129a:	454c      	cmp	r4, r9
 801129c:	d206      	bcs.n	80112ac <__hexnan+0x64>
 801129e:	2d07      	cmp	r5, #7
 80112a0:	dc04      	bgt.n	80112ac <__hexnan+0x64>
 80112a2:	462a      	mov	r2, r5
 80112a4:	4649      	mov	r1, r9
 80112a6:	4620      	mov	r0, r4
 80112a8:	f7ff ffa8 	bl	80111fc <L_shift>
 80112ac:	4544      	cmp	r4, r8
 80112ae:	d950      	bls.n	8011352 <__hexnan+0x10a>
 80112b0:	2300      	movs	r3, #0
 80112b2:	f1a4 0904 	sub.w	r9, r4, #4
 80112b6:	f844 3c04 	str.w	r3, [r4, #-4]
 80112ba:	f8cd b008 	str.w	fp, [sp, #8]
 80112be:	464c      	mov	r4, r9
 80112c0:	461d      	mov	r5, r3
 80112c2:	9a03      	ldr	r2, [sp, #12]
 80112c4:	e7d7      	b.n	8011276 <__hexnan+0x2e>
 80112c6:	2929      	cmp	r1, #41	; 0x29
 80112c8:	d156      	bne.n	8011378 <__hexnan+0x130>
 80112ca:	3202      	adds	r2, #2
 80112cc:	f8ca 2000 	str.w	r2, [sl]
 80112d0:	f1bb 0f00 	cmp.w	fp, #0
 80112d4:	d050      	beq.n	8011378 <__hexnan+0x130>
 80112d6:	454c      	cmp	r4, r9
 80112d8:	d206      	bcs.n	80112e8 <__hexnan+0xa0>
 80112da:	2d07      	cmp	r5, #7
 80112dc:	dc04      	bgt.n	80112e8 <__hexnan+0xa0>
 80112de:	462a      	mov	r2, r5
 80112e0:	4649      	mov	r1, r9
 80112e2:	4620      	mov	r0, r4
 80112e4:	f7ff ff8a 	bl	80111fc <L_shift>
 80112e8:	4544      	cmp	r4, r8
 80112ea:	d934      	bls.n	8011356 <__hexnan+0x10e>
 80112ec:	f1a8 0204 	sub.w	r2, r8, #4
 80112f0:	4623      	mov	r3, r4
 80112f2:	f853 1b04 	ldr.w	r1, [r3], #4
 80112f6:	f842 1f04 	str.w	r1, [r2, #4]!
 80112fa:	429f      	cmp	r7, r3
 80112fc:	d2f9      	bcs.n	80112f2 <__hexnan+0xaa>
 80112fe:	1b3b      	subs	r3, r7, r4
 8011300:	f023 0303 	bic.w	r3, r3, #3
 8011304:	3304      	adds	r3, #4
 8011306:	3401      	adds	r4, #1
 8011308:	3e03      	subs	r6, #3
 801130a:	42b4      	cmp	r4, r6
 801130c:	bf88      	it	hi
 801130e:	2304      	movhi	r3, #4
 8011310:	4443      	add	r3, r8
 8011312:	2200      	movs	r2, #0
 8011314:	f843 2b04 	str.w	r2, [r3], #4
 8011318:	429f      	cmp	r7, r3
 801131a:	d2fb      	bcs.n	8011314 <__hexnan+0xcc>
 801131c:	683b      	ldr	r3, [r7, #0]
 801131e:	b91b      	cbnz	r3, 8011328 <__hexnan+0xe0>
 8011320:	4547      	cmp	r7, r8
 8011322:	d127      	bne.n	8011374 <__hexnan+0x12c>
 8011324:	2301      	movs	r3, #1
 8011326:	603b      	str	r3, [r7, #0]
 8011328:	2005      	movs	r0, #5
 801132a:	e026      	b.n	801137a <__hexnan+0x132>
 801132c:	3501      	adds	r5, #1
 801132e:	2d08      	cmp	r5, #8
 8011330:	f10b 0b01 	add.w	fp, fp, #1
 8011334:	dd06      	ble.n	8011344 <__hexnan+0xfc>
 8011336:	4544      	cmp	r4, r8
 8011338:	d9c3      	bls.n	80112c2 <__hexnan+0x7a>
 801133a:	2300      	movs	r3, #0
 801133c:	f844 3c04 	str.w	r3, [r4, #-4]
 8011340:	2501      	movs	r5, #1
 8011342:	3c04      	subs	r4, #4
 8011344:	6822      	ldr	r2, [r4, #0]
 8011346:	f000 000f 	and.w	r0, r0, #15
 801134a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801134e:	6022      	str	r2, [r4, #0]
 8011350:	e7b7      	b.n	80112c2 <__hexnan+0x7a>
 8011352:	2508      	movs	r5, #8
 8011354:	e7b5      	b.n	80112c2 <__hexnan+0x7a>
 8011356:	9b01      	ldr	r3, [sp, #4]
 8011358:	2b00      	cmp	r3, #0
 801135a:	d0df      	beq.n	801131c <__hexnan+0xd4>
 801135c:	f04f 32ff 	mov.w	r2, #4294967295
 8011360:	f1c3 0320 	rsb	r3, r3, #32
 8011364:	fa22 f303 	lsr.w	r3, r2, r3
 8011368:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801136c:	401a      	ands	r2, r3
 801136e:	f846 2c04 	str.w	r2, [r6, #-4]
 8011372:	e7d3      	b.n	801131c <__hexnan+0xd4>
 8011374:	3f04      	subs	r7, #4
 8011376:	e7d1      	b.n	801131c <__hexnan+0xd4>
 8011378:	2004      	movs	r0, #4
 801137a:	b007      	add	sp, #28
 801137c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011380 <_localeconv_r>:
 8011380:	4800      	ldr	r0, [pc, #0]	; (8011384 <_localeconv_r+0x4>)
 8011382:	4770      	bx	lr
 8011384:	20000220 	.word	0x20000220

08011388 <__retarget_lock_init_recursive>:
 8011388:	4770      	bx	lr

0801138a <__retarget_lock_acquire_recursive>:
 801138a:	4770      	bx	lr

0801138c <__retarget_lock_release_recursive>:
 801138c:	4770      	bx	lr

0801138e <__swhatbuf_r>:
 801138e:	b570      	push	{r4, r5, r6, lr}
 8011390:	460e      	mov	r6, r1
 8011392:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011396:	2900      	cmp	r1, #0
 8011398:	b096      	sub	sp, #88	; 0x58
 801139a:	4614      	mov	r4, r2
 801139c:	461d      	mov	r5, r3
 801139e:	da08      	bge.n	80113b2 <__swhatbuf_r+0x24>
 80113a0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80113a4:	2200      	movs	r2, #0
 80113a6:	602a      	str	r2, [r5, #0]
 80113a8:	061a      	lsls	r2, r3, #24
 80113aa:	d410      	bmi.n	80113ce <__swhatbuf_r+0x40>
 80113ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80113b0:	e00e      	b.n	80113d0 <__swhatbuf_r+0x42>
 80113b2:	466a      	mov	r2, sp
 80113b4:	f000 ff74 	bl	80122a0 <_fstat_r>
 80113b8:	2800      	cmp	r0, #0
 80113ba:	dbf1      	blt.n	80113a0 <__swhatbuf_r+0x12>
 80113bc:	9a01      	ldr	r2, [sp, #4]
 80113be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80113c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80113c6:	425a      	negs	r2, r3
 80113c8:	415a      	adcs	r2, r3
 80113ca:	602a      	str	r2, [r5, #0]
 80113cc:	e7ee      	b.n	80113ac <__swhatbuf_r+0x1e>
 80113ce:	2340      	movs	r3, #64	; 0x40
 80113d0:	2000      	movs	r0, #0
 80113d2:	6023      	str	r3, [r4, #0]
 80113d4:	b016      	add	sp, #88	; 0x58
 80113d6:	bd70      	pop	{r4, r5, r6, pc}

080113d8 <__smakebuf_r>:
 80113d8:	898b      	ldrh	r3, [r1, #12]
 80113da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80113dc:	079d      	lsls	r5, r3, #30
 80113de:	4606      	mov	r6, r0
 80113e0:	460c      	mov	r4, r1
 80113e2:	d507      	bpl.n	80113f4 <__smakebuf_r+0x1c>
 80113e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80113e8:	6023      	str	r3, [r4, #0]
 80113ea:	6123      	str	r3, [r4, #16]
 80113ec:	2301      	movs	r3, #1
 80113ee:	6163      	str	r3, [r4, #20]
 80113f0:	b002      	add	sp, #8
 80113f2:	bd70      	pop	{r4, r5, r6, pc}
 80113f4:	ab01      	add	r3, sp, #4
 80113f6:	466a      	mov	r2, sp
 80113f8:	f7ff ffc9 	bl	801138e <__swhatbuf_r>
 80113fc:	9900      	ldr	r1, [sp, #0]
 80113fe:	4605      	mov	r5, r0
 8011400:	4630      	mov	r0, r6
 8011402:	f7fc ff31 	bl	800e268 <_malloc_r>
 8011406:	b948      	cbnz	r0, 801141c <__smakebuf_r+0x44>
 8011408:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801140c:	059a      	lsls	r2, r3, #22
 801140e:	d4ef      	bmi.n	80113f0 <__smakebuf_r+0x18>
 8011410:	f023 0303 	bic.w	r3, r3, #3
 8011414:	f043 0302 	orr.w	r3, r3, #2
 8011418:	81a3      	strh	r3, [r4, #12]
 801141a:	e7e3      	b.n	80113e4 <__smakebuf_r+0xc>
 801141c:	4b0d      	ldr	r3, [pc, #52]	; (8011454 <__smakebuf_r+0x7c>)
 801141e:	62b3      	str	r3, [r6, #40]	; 0x28
 8011420:	89a3      	ldrh	r3, [r4, #12]
 8011422:	6020      	str	r0, [r4, #0]
 8011424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011428:	81a3      	strh	r3, [r4, #12]
 801142a:	9b00      	ldr	r3, [sp, #0]
 801142c:	6163      	str	r3, [r4, #20]
 801142e:	9b01      	ldr	r3, [sp, #4]
 8011430:	6120      	str	r0, [r4, #16]
 8011432:	b15b      	cbz	r3, 801144c <__smakebuf_r+0x74>
 8011434:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011438:	4630      	mov	r0, r6
 801143a:	f000 ff43 	bl	80122c4 <_isatty_r>
 801143e:	b128      	cbz	r0, 801144c <__smakebuf_r+0x74>
 8011440:	89a3      	ldrh	r3, [r4, #12]
 8011442:	f023 0303 	bic.w	r3, r3, #3
 8011446:	f043 0301 	orr.w	r3, r3, #1
 801144a:	81a3      	strh	r3, [r4, #12]
 801144c:	89a0      	ldrh	r0, [r4, #12]
 801144e:	4305      	orrs	r5, r0
 8011450:	81a5      	strh	r5, [r4, #12]
 8011452:	e7cd      	b.n	80113f0 <__smakebuf_r+0x18>
 8011454:	08010b01 	.word	0x08010b01

08011458 <__ascii_mbtowc>:
 8011458:	b082      	sub	sp, #8
 801145a:	b901      	cbnz	r1, 801145e <__ascii_mbtowc+0x6>
 801145c:	a901      	add	r1, sp, #4
 801145e:	b142      	cbz	r2, 8011472 <__ascii_mbtowc+0x1a>
 8011460:	b14b      	cbz	r3, 8011476 <__ascii_mbtowc+0x1e>
 8011462:	7813      	ldrb	r3, [r2, #0]
 8011464:	600b      	str	r3, [r1, #0]
 8011466:	7812      	ldrb	r2, [r2, #0]
 8011468:	1e10      	subs	r0, r2, #0
 801146a:	bf18      	it	ne
 801146c:	2001      	movne	r0, #1
 801146e:	b002      	add	sp, #8
 8011470:	4770      	bx	lr
 8011472:	4610      	mov	r0, r2
 8011474:	e7fb      	b.n	801146e <__ascii_mbtowc+0x16>
 8011476:	f06f 0001 	mvn.w	r0, #1
 801147a:	e7f8      	b.n	801146e <__ascii_mbtowc+0x16>

0801147c <memcpy>:
 801147c:	440a      	add	r2, r1
 801147e:	4291      	cmp	r1, r2
 8011480:	f100 33ff 	add.w	r3, r0, #4294967295
 8011484:	d100      	bne.n	8011488 <memcpy+0xc>
 8011486:	4770      	bx	lr
 8011488:	b510      	push	{r4, lr}
 801148a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801148e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011492:	4291      	cmp	r1, r2
 8011494:	d1f9      	bne.n	801148a <memcpy+0xe>
 8011496:	bd10      	pop	{r4, pc}

08011498 <__malloc_lock>:
 8011498:	4801      	ldr	r0, [pc, #4]	; (80114a0 <__malloc_lock+0x8>)
 801149a:	f7ff bf76 	b.w	801138a <__retarget_lock_acquire_recursive>
 801149e:	bf00      	nop
 80114a0:	2000cec4 	.word	0x2000cec4

080114a4 <__malloc_unlock>:
 80114a4:	4801      	ldr	r0, [pc, #4]	; (80114ac <__malloc_unlock+0x8>)
 80114a6:	f7ff bf71 	b.w	801138c <__retarget_lock_release_recursive>
 80114aa:	bf00      	nop
 80114ac:	2000cec4 	.word	0x2000cec4

080114b0 <_Balloc>:
 80114b0:	b570      	push	{r4, r5, r6, lr}
 80114b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80114b4:	4604      	mov	r4, r0
 80114b6:	460d      	mov	r5, r1
 80114b8:	b976      	cbnz	r6, 80114d8 <_Balloc+0x28>
 80114ba:	2010      	movs	r0, #16
 80114bc:	f7fc fe58 	bl	800e170 <malloc>
 80114c0:	4602      	mov	r2, r0
 80114c2:	6260      	str	r0, [r4, #36]	; 0x24
 80114c4:	b920      	cbnz	r0, 80114d0 <_Balloc+0x20>
 80114c6:	4b18      	ldr	r3, [pc, #96]	; (8011528 <_Balloc+0x78>)
 80114c8:	4818      	ldr	r0, [pc, #96]	; (801152c <_Balloc+0x7c>)
 80114ca:	2166      	movs	r1, #102	; 0x66
 80114cc:	f000 fea8 	bl	8012220 <__assert_func>
 80114d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80114d4:	6006      	str	r6, [r0, #0]
 80114d6:	60c6      	str	r6, [r0, #12]
 80114d8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80114da:	68f3      	ldr	r3, [r6, #12]
 80114dc:	b183      	cbz	r3, 8011500 <_Balloc+0x50>
 80114de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80114e0:	68db      	ldr	r3, [r3, #12]
 80114e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80114e6:	b9b8      	cbnz	r0, 8011518 <_Balloc+0x68>
 80114e8:	2101      	movs	r1, #1
 80114ea:	fa01 f605 	lsl.w	r6, r1, r5
 80114ee:	1d72      	adds	r2, r6, #5
 80114f0:	0092      	lsls	r2, r2, #2
 80114f2:	4620      	mov	r0, r4
 80114f4:	f000 fc9d 	bl	8011e32 <_calloc_r>
 80114f8:	b160      	cbz	r0, 8011514 <_Balloc+0x64>
 80114fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80114fe:	e00e      	b.n	801151e <_Balloc+0x6e>
 8011500:	2221      	movs	r2, #33	; 0x21
 8011502:	2104      	movs	r1, #4
 8011504:	4620      	mov	r0, r4
 8011506:	f000 fc94 	bl	8011e32 <_calloc_r>
 801150a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801150c:	60f0      	str	r0, [r6, #12]
 801150e:	68db      	ldr	r3, [r3, #12]
 8011510:	2b00      	cmp	r3, #0
 8011512:	d1e4      	bne.n	80114de <_Balloc+0x2e>
 8011514:	2000      	movs	r0, #0
 8011516:	bd70      	pop	{r4, r5, r6, pc}
 8011518:	6802      	ldr	r2, [r0, #0]
 801151a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801151e:	2300      	movs	r3, #0
 8011520:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011524:	e7f7      	b.n	8011516 <_Balloc+0x66>
 8011526:	bf00      	nop
 8011528:	08020246 	.word	0x08020246
 801152c:	080203a8 	.word	0x080203a8

08011530 <_Bfree>:
 8011530:	b570      	push	{r4, r5, r6, lr}
 8011532:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011534:	4605      	mov	r5, r0
 8011536:	460c      	mov	r4, r1
 8011538:	b976      	cbnz	r6, 8011558 <_Bfree+0x28>
 801153a:	2010      	movs	r0, #16
 801153c:	f7fc fe18 	bl	800e170 <malloc>
 8011540:	4602      	mov	r2, r0
 8011542:	6268      	str	r0, [r5, #36]	; 0x24
 8011544:	b920      	cbnz	r0, 8011550 <_Bfree+0x20>
 8011546:	4b09      	ldr	r3, [pc, #36]	; (801156c <_Bfree+0x3c>)
 8011548:	4809      	ldr	r0, [pc, #36]	; (8011570 <_Bfree+0x40>)
 801154a:	218a      	movs	r1, #138	; 0x8a
 801154c:	f000 fe68 	bl	8012220 <__assert_func>
 8011550:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011554:	6006      	str	r6, [r0, #0]
 8011556:	60c6      	str	r6, [r0, #12]
 8011558:	b13c      	cbz	r4, 801156a <_Bfree+0x3a>
 801155a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801155c:	6862      	ldr	r2, [r4, #4]
 801155e:	68db      	ldr	r3, [r3, #12]
 8011560:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011564:	6021      	str	r1, [r4, #0]
 8011566:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801156a:	bd70      	pop	{r4, r5, r6, pc}
 801156c:	08020246 	.word	0x08020246
 8011570:	080203a8 	.word	0x080203a8

08011574 <__multadd>:
 8011574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011578:	690d      	ldr	r5, [r1, #16]
 801157a:	4607      	mov	r7, r0
 801157c:	460c      	mov	r4, r1
 801157e:	461e      	mov	r6, r3
 8011580:	f101 0c14 	add.w	ip, r1, #20
 8011584:	2000      	movs	r0, #0
 8011586:	f8dc 3000 	ldr.w	r3, [ip]
 801158a:	b299      	uxth	r1, r3
 801158c:	fb02 6101 	mla	r1, r2, r1, r6
 8011590:	0c1e      	lsrs	r6, r3, #16
 8011592:	0c0b      	lsrs	r3, r1, #16
 8011594:	fb02 3306 	mla	r3, r2, r6, r3
 8011598:	b289      	uxth	r1, r1
 801159a:	3001      	adds	r0, #1
 801159c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80115a0:	4285      	cmp	r5, r0
 80115a2:	f84c 1b04 	str.w	r1, [ip], #4
 80115a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80115aa:	dcec      	bgt.n	8011586 <__multadd+0x12>
 80115ac:	b30e      	cbz	r6, 80115f2 <__multadd+0x7e>
 80115ae:	68a3      	ldr	r3, [r4, #8]
 80115b0:	42ab      	cmp	r3, r5
 80115b2:	dc19      	bgt.n	80115e8 <__multadd+0x74>
 80115b4:	6861      	ldr	r1, [r4, #4]
 80115b6:	4638      	mov	r0, r7
 80115b8:	3101      	adds	r1, #1
 80115ba:	f7ff ff79 	bl	80114b0 <_Balloc>
 80115be:	4680      	mov	r8, r0
 80115c0:	b928      	cbnz	r0, 80115ce <__multadd+0x5a>
 80115c2:	4602      	mov	r2, r0
 80115c4:	4b0c      	ldr	r3, [pc, #48]	; (80115f8 <__multadd+0x84>)
 80115c6:	480d      	ldr	r0, [pc, #52]	; (80115fc <__multadd+0x88>)
 80115c8:	21b5      	movs	r1, #181	; 0xb5
 80115ca:	f000 fe29 	bl	8012220 <__assert_func>
 80115ce:	6922      	ldr	r2, [r4, #16]
 80115d0:	3202      	adds	r2, #2
 80115d2:	f104 010c 	add.w	r1, r4, #12
 80115d6:	0092      	lsls	r2, r2, #2
 80115d8:	300c      	adds	r0, #12
 80115da:	f7ff ff4f 	bl	801147c <memcpy>
 80115de:	4621      	mov	r1, r4
 80115e0:	4638      	mov	r0, r7
 80115e2:	f7ff ffa5 	bl	8011530 <_Bfree>
 80115e6:	4644      	mov	r4, r8
 80115e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80115ec:	3501      	adds	r5, #1
 80115ee:	615e      	str	r6, [r3, #20]
 80115f0:	6125      	str	r5, [r4, #16]
 80115f2:	4620      	mov	r0, r4
 80115f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115f8:	080202b8 	.word	0x080202b8
 80115fc:	080203a8 	.word	0x080203a8

08011600 <__s2b>:
 8011600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011604:	460c      	mov	r4, r1
 8011606:	4615      	mov	r5, r2
 8011608:	461f      	mov	r7, r3
 801160a:	2209      	movs	r2, #9
 801160c:	3308      	adds	r3, #8
 801160e:	4606      	mov	r6, r0
 8011610:	fb93 f3f2 	sdiv	r3, r3, r2
 8011614:	2100      	movs	r1, #0
 8011616:	2201      	movs	r2, #1
 8011618:	429a      	cmp	r2, r3
 801161a:	db09      	blt.n	8011630 <__s2b+0x30>
 801161c:	4630      	mov	r0, r6
 801161e:	f7ff ff47 	bl	80114b0 <_Balloc>
 8011622:	b940      	cbnz	r0, 8011636 <__s2b+0x36>
 8011624:	4602      	mov	r2, r0
 8011626:	4b19      	ldr	r3, [pc, #100]	; (801168c <__s2b+0x8c>)
 8011628:	4819      	ldr	r0, [pc, #100]	; (8011690 <__s2b+0x90>)
 801162a:	21ce      	movs	r1, #206	; 0xce
 801162c:	f000 fdf8 	bl	8012220 <__assert_func>
 8011630:	0052      	lsls	r2, r2, #1
 8011632:	3101      	adds	r1, #1
 8011634:	e7f0      	b.n	8011618 <__s2b+0x18>
 8011636:	9b08      	ldr	r3, [sp, #32]
 8011638:	6143      	str	r3, [r0, #20]
 801163a:	2d09      	cmp	r5, #9
 801163c:	f04f 0301 	mov.w	r3, #1
 8011640:	6103      	str	r3, [r0, #16]
 8011642:	dd16      	ble.n	8011672 <__s2b+0x72>
 8011644:	f104 0909 	add.w	r9, r4, #9
 8011648:	46c8      	mov	r8, r9
 801164a:	442c      	add	r4, r5
 801164c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011650:	4601      	mov	r1, r0
 8011652:	3b30      	subs	r3, #48	; 0x30
 8011654:	220a      	movs	r2, #10
 8011656:	4630      	mov	r0, r6
 8011658:	f7ff ff8c 	bl	8011574 <__multadd>
 801165c:	45a0      	cmp	r8, r4
 801165e:	d1f5      	bne.n	801164c <__s2b+0x4c>
 8011660:	f1a5 0408 	sub.w	r4, r5, #8
 8011664:	444c      	add	r4, r9
 8011666:	1b2d      	subs	r5, r5, r4
 8011668:	1963      	adds	r3, r4, r5
 801166a:	42bb      	cmp	r3, r7
 801166c:	db04      	blt.n	8011678 <__s2b+0x78>
 801166e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011672:	340a      	adds	r4, #10
 8011674:	2509      	movs	r5, #9
 8011676:	e7f6      	b.n	8011666 <__s2b+0x66>
 8011678:	f814 3b01 	ldrb.w	r3, [r4], #1
 801167c:	4601      	mov	r1, r0
 801167e:	3b30      	subs	r3, #48	; 0x30
 8011680:	220a      	movs	r2, #10
 8011682:	4630      	mov	r0, r6
 8011684:	f7ff ff76 	bl	8011574 <__multadd>
 8011688:	e7ee      	b.n	8011668 <__s2b+0x68>
 801168a:	bf00      	nop
 801168c:	080202b8 	.word	0x080202b8
 8011690:	080203a8 	.word	0x080203a8

08011694 <__hi0bits>:
 8011694:	0c03      	lsrs	r3, r0, #16
 8011696:	041b      	lsls	r3, r3, #16
 8011698:	b9d3      	cbnz	r3, 80116d0 <__hi0bits+0x3c>
 801169a:	0400      	lsls	r0, r0, #16
 801169c:	2310      	movs	r3, #16
 801169e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80116a2:	bf04      	itt	eq
 80116a4:	0200      	lsleq	r0, r0, #8
 80116a6:	3308      	addeq	r3, #8
 80116a8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80116ac:	bf04      	itt	eq
 80116ae:	0100      	lsleq	r0, r0, #4
 80116b0:	3304      	addeq	r3, #4
 80116b2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80116b6:	bf04      	itt	eq
 80116b8:	0080      	lsleq	r0, r0, #2
 80116ba:	3302      	addeq	r3, #2
 80116bc:	2800      	cmp	r0, #0
 80116be:	db05      	blt.n	80116cc <__hi0bits+0x38>
 80116c0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80116c4:	f103 0301 	add.w	r3, r3, #1
 80116c8:	bf08      	it	eq
 80116ca:	2320      	moveq	r3, #32
 80116cc:	4618      	mov	r0, r3
 80116ce:	4770      	bx	lr
 80116d0:	2300      	movs	r3, #0
 80116d2:	e7e4      	b.n	801169e <__hi0bits+0xa>

080116d4 <__lo0bits>:
 80116d4:	6803      	ldr	r3, [r0, #0]
 80116d6:	f013 0207 	ands.w	r2, r3, #7
 80116da:	4601      	mov	r1, r0
 80116dc:	d00b      	beq.n	80116f6 <__lo0bits+0x22>
 80116de:	07da      	lsls	r2, r3, #31
 80116e0:	d423      	bmi.n	801172a <__lo0bits+0x56>
 80116e2:	0798      	lsls	r0, r3, #30
 80116e4:	bf49      	itett	mi
 80116e6:	085b      	lsrmi	r3, r3, #1
 80116e8:	089b      	lsrpl	r3, r3, #2
 80116ea:	2001      	movmi	r0, #1
 80116ec:	600b      	strmi	r3, [r1, #0]
 80116ee:	bf5c      	itt	pl
 80116f0:	600b      	strpl	r3, [r1, #0]
 80116f2:	2002      	movpl	r0, #2
 80116f4:	4770      	bx	lr
 80116f6:	b298      	uxth	r0, r3
 80116f8:	b9a8      	cbnz	r0, 8011726 <__lo0bits+0x52>
 80116fa:	0c1b      	lsrs	r3, r3, #16
 80116fc:	2010      	movs	r0, #16
 80116fe:	b2da      	uxtb	r2, r3
 8011700:	b90a      	cbnz	r2, 8011706 <__lo0bits+0x32>
 8011702:	3008      	adds	r0, #8
 8011704:	0a1b      	lsrs	r3, r3, #8
 8011706:	071a      	lsls	r2, r3, #28
 8011708:	bf04      	itt	eq
 801170a:	091b      	lsreq	r3, r3, #4
 801170c:	3004      	addeq	r0, #4
 801170e:	079a      	lsls	r2, r3, #30
 8011710:	bf04      	itt	eq
 8011712:	089b      	lsreq	r3, r3, #2
 8011714:	3002      	addeq	r0, #2
 8011716:	07da      	lsls	r2, r3, #31
 8011718:	d403      	bmi.n	8011722 <__lo0bits+0x4e>
 801171a:	085b      	lsrs	r3, r3, #1
 801171c:	f100 0001 	add.w	r0, r0, #1
 8011720:	d005      	beq.n	801172e <__lo0bits+0x5a>
 8011722:	600b      	str	r3, [r1, #0]
 8011724:	4770      	bx	lr
 8011726:	4610      	mov	r0, r2
 8011728:	e7e9      	b.n	80116fe <__lo0bits+0x2a>
 801172a:	2000      	movs	r0, #0
 801172c:	4770      	bx	lr
 801172e:	2020      	movs	r0, #32
 8011730:	4770      	bx	lr
	...

08011734 <__i2b>:
 8011734:	b510      	push	{r4, lr}
 8011736:	460c      	mov	r4, r1
 8011738:	2101      	movs	r1, #1
 801173a:	f7ff feb9 	bl	80114b0 <_Balloc>
 801173e:	4602      	mov	r2, r0
 8011740:	b928      	cbnz	r0, 801174e <__i2b+0x1a>
 8011742:	4b05      	ldr	r3, [pc, #20]	; (8011758 <__i2b+0x24>)
 8011744:	4805      	ldr	r0, [pc, #20]	; (801175c <__i2b+0x28>)
 8011746:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801174a:	f000 fd69 	bl	8012220 <__assert_func>
 801174e:	2301      	movs	r3, #1
 8011750:	6144      	str	r4, [r0, #20]
 8011752:	6103      	str	r3, [r0, #16]
 8011754:	bd10      	pop	{r4, pc}
 8011756:	bf00      	nop
 8011758:	080202b8 	.word	0x080202b8
 801175c:	080203a8 	.word	0x080203a8

08011760 <__multiply>:
 8011760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011764:	4691      	mov	r9, r2
 8011766:	690a      	ldr	r2, [r1, #16]
 8011768:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801176c:	429a      	cmp	r2, r3
 801176e:	bfb8      	it	lt
 8011770:	460b      	movlt	r3, r1
 8011772:	460c      	mov	r4, r1
 8011774:	bfbc      	itt	lt
 8011776:	464c      	movlt	r4, r9
 8011778:	4699      	movlt	r9, r3
 801177a:	6927      	ldr	r7, [r4, #16]
 801177c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011780:	68a3      	ldr	r3, [r4, #8]
 8011782:	6861      	ldr	r1, [r4, #4]
 8011784:	eb07 060a 	add.w	r6, r7, sl
 8011788:	42b3      	cmp	r3, r6
 801178a:	b085      	sub	sp, #20
 801178c:	bfb8      	it	lt
 801178e:	3101      	addlt	r1, #1
 8011790:	f7ff fe8e 	bl	80114b0 <_Balloc>
 8011794:	b930      	cbnz	r0, 80117a4 <__multiply+0x44>
 8011796:	4602      	mov	r2, r0
 8011798:	4b44      	ldr	r3, [pc, #272]	; (80118ac <__multiply+0x14c>)
 801179a:	4845      	ldr	r0, [pc, #276]	; (80118b0 <__multiply+0x150>)
 801179c:	f240 115d 	movw	r1, #349	; 0x15d
 80117a0:	f000 fd3e 	bl	8012220 <__assert_func>
 80117a4:	f100 0514 	add.w	r5, r0, #20
 80117a8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80117ac:	462b      	mov	r3, r5
 80117ae:	2200      	movs	r2, #0
 80117b0:	4543      	cmp	r3, r8
 80117b2:	d321      	bcc.n	80117f8 <__multiply+0x98>
 80117b4:	f104 0314 	add.w	r3, r4, #20
 80117b8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80117bc:	f109 0314 	add.w	r3, r9, #20
 80117c0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80117c4:	9202      	str	r2, [sp, #8]
 80117c6:	1b3a      	subs	r2, r7, r4
 80117c8:	3a15      	subs	r2, #21
 80117ca:	f022 0203 	bic.w	r2, r2, #3
 80117ce:	3204      	adds	r2, #4
 80117d0:	f104 0115 	add.w	r1, r4, #21
 80117d4:	428f      	cmp	r7, r1
 80117d6:	bf38      	it	cc
 80117d8:	2204      	movcc	r2, #4
 80117da:	9201      	str	r2, [sp, #4]
 80117dc:	9a02      	ldr	r2, [sp, #8]
 80117de:	9303      	str	r3, [sp, #12]
 80117e0:	429a      	cmp	r2, r3
 80117e2:	d80c      	bhi.n	80117fe <__multiply+0x9e>
 80117e4:	2e00      	cmp	r6, #0
 80117e6:	dd03      	ble.n	80117f0 <__multiply+0x90>
 80117e8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d05a      	beq.n	80118a6 <__multiply+0x146>
 80117f0:	6106      	str	r6, [r0, #16]
 80117f2:	b005      	add	sp, #20
 80117f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117f8:	f843 2b04 	str.w	r2, [r3], #4
 80117fc:	e7d8      	b.n	80117b0 <__multiply+0x50>
 80117fe:	f8b3 a000 	ldrh.w	sl, [r3]
 8011802:	f1ba 0f00 	cmp.w	sl, #0
 8011806:	d024      	beq.n	8011852 <__multiply+0xf2>
 8011808:	f104 0e14 	add.w	lr, r4, #20
 801180c:	46a9      	mov	r9, r5
 801180e:	f04f 0c00 	mov.w	ip, #0
 8011812:	f85e 2b04 	ldr.w	r2, [lr], #4
 8011816:	f8d9 1000 	ldr.w	r1, [r9]
 801181a:	fa1f fb82 	uxth.w	fp, r2
 801181e:	b289      	uxth	r1, r1
 8011820:	fb0a 110b 	mla	r1, sl, fp, r1
 8011824:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011828:	f8d9 2000 	ldr.w	r2, [r9]
 801182c:	4461      	add	r1, ip
 801182e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011832:	fb0a c20b 	mla	r2, sl, fp, ip
 8011836:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801183a:	b289      	uxth	r1, r1
 801183c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011840:	4577      	cmp	r7, lr
 8011842:	f849 1b04 	str.w	r1, [r9], #4
 8011846:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801184a:	d8e2      	bhi.n	8011812 <__multiply+0xb2>
 801184c:	9a01      	ldr	r2, [sp, #4]
 801184e:	f845 c002 	str.w	ip, [r5, r2]
 8011852:	9a03      	ldr	r2, [sp, #12]
 8011854:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011858:	3304      	adds	r3, #4
 801185a:	f1b9 0f00 	cmp.w	r9, #0
 801185e:	d020      	beq.n	80118a2 <__multiply+0x142>
 8011860:	6829      	ldr	r1, [r5, #0]
 8011862:	f104 0c14 	add.w	ip, r4, #20
 8011866:	46ae      	mov	lr, r5
 8011868:	f04f 0a00 	mov.w	sl, #0
 801186c:	f8bc b000 	ldrh.w	fp, [ip]
 8011870:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8011874:	fb09 220b 	mla	r2, r9, fp, r2
 8011878:	4492      	add	sl, r2
 801187a:	b289      	uxth	r1, r1
 801187c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8011880:	f84e 1b04 	str.w	r1, [lr], #4
 8011884:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011888:	f8be 1000 	ldrh.w	r1, [lr]
 801188c:	0c12      	lsrs	r2, r2, #16
 801188e:	fb09 1102 	mla	r1, r9, r2, r1
 8011892:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8011896:	4567      	cmp	r7, ip
 8011898:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801189c:	d8e6      	bhi.n	801186c <__multiply+0x10c>
 801189e:	9a01      	ldr	r2, [sp, #4]
 80118a0:	50a9      	str	r1, [r5, r2]
 80118a2:	3504      	adds	r5, #4
 80118a4:	e79a      	b.n	80117dc <__multiply+0x7c>
 80118a6:	3e01      	subs	r6, #1
 80118a8:	e79c      	b.n	80117e4 <__multiply+0x84>
 80118aa:	bf00      	nop
 80118ac:	080202b8 	.word	0x080202b8
 80118b0:	080203a8 	.word	0x080203a8

080118b4 <__pow5mult>:
 80118b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80118b8:	4615      	mov	r5, r2
 80118ba:	f012 0203 	ands.w	r2, r2, #3
 80118be:	4606      	mov	r6, r0
 80118c0:	460f      	mov	r7, r1
 80118c2:	d007      	beq.n	80118d4 <__pow5mult+0x20>
 80118c4:	4c25      	ldr	r4, [pc, #148]	; (801195c <__pow5mult+0xa8>)
 80118c6:	3a01      	subs	r2, #1
 80118c8:	2300      	movs	r3, #0
 80118ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80118ce:	f7ff fe51 	bl	8011574 <__multadd>
 80118d2:	4607      	mov	r7, r0
 80118d4:	10ad      	asrs	r5, r5, #2
 80118d6:	d03d      	beq.n	8011954 <__pow5mult+0xa0>
 80118d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80118da:	b97c      	cbnz	r4, 80118fc <__pow5mult+0x48>
 80118dc:	2010      	movs	r0, #16
 80118de:	f7fc fc47 	bl	800e170 <malloc>
 80118e2:	4602      	mov	r2, r0
 80118e4:	6270      	str	r0, [r6, #36]	; 0x24
 80118e6:	b928      	cbnz	r0, 80118f4 <__pow5mult+0x40>
 80118e8:	4b1d      	ldr	r3, [pc, #116]	; (8011960 <__pow5mult+0xac>)
 80118ea:	481e      	ldr	r0, [pc, #120]	; (8011964 <__pow5mult+0xb0>)
 80118ec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80118f0:	f000 fc96 	bl	8012220 <__assert_func>
 80118f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80118f8:	6004      	str	r4, [r0, #0]
 80118fa:	60c4      	str	r4, [r0, #12]
 80118fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011900:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011904:	b94c      	cbnz	r4, 801191a <__pow5mult+0x66>
 8011906:	f240 2171 	movw	r1, #625	; 0x271
 801190a:	4630      	mov	r0, r6
 801190c:	f7ff ff12 	bl	8011734 <__i2b>
 8011910:	2300      	movs	r3, #0
 8011912:	f8c8 0008 	str.w	r0, [r8, #8]
 8011916:	4604      	mov	r4, r0
 8011918:	6003      	str	r3, [r0, #0]
 801191a:	f04f 0900 	mov.w	r9, #0
 801191e:	07eb      	lsls	r3, r5, #31
 8011920:	d50a      	bpl.n	8011938 <__pow5mult+0x84>
 8011922:	4639      	mov	r1, r7
 8011924:	4622      	mov	r2, r4
 8011926:	4630      	mov	r0, r6
 8011928:	f7ff ff1a 	bl	8011760 <__multiply>
 801192c:	4639      	mov	r1, r7
 801192e:	4680      	mov	r8, r0
 8011930:	4630      	mov	r0, r6
 8011932:	f7ff fdfd 	bl	8011530 <_Bfree>
 8011936:	4647      	mov	r7, r8
 8011938:	106d      	asrs	r5, r5, #1
 801193a:	d00b      	beq.n	8011954 <__pow5mult+0xa0>
 801193c:	6820      	ldr	r0, [r4, #0]
 801193e:	b938      	cbnz	r0, 8011950 <__pow5mult+0x9c>
 8011940:	4622      	mov	r2, r4
 8011942:	4621      	mov	r1, r4
 8011944:	4630      	mov	r0, r6
 8011946:	f7ff ff0b 	bl	8011760 <__multiply>
 801194a:	6020      	str	r0, [r4, #0]
 801194c:	f8c0 9000 	str.w	r9, [r0]
 8011950:	4604      	mov	r4, r0
 8011952:	e7e4      	b.n	801191e <__pow5mult+0x6a>
 8011954:	4638      	mov	r0, r7
 8011956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801195a:	bf00      	nop
 801195c:	080204f8 	.word	0x080204f8
 8011960:	08020246 	.word	0x08020246
 8011964:	080203a8 	.word	0x080203a8

08011968 <__lshift>:
 8011968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801196c:	460c      	mov	r4, r1
 801196e:	6849      	ldr	r1, [r1, #4]
 8011970:	6923      	ldr	r3, [r4, #16]
 8011972:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011976:	68a3      	ldr	r3, [r4, #8]
 8011978:	4607      	mov	r7, r0
 801197a:	4691      	mov	r9, r2
 801197c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011980:	f108 0601 	add.w	r6, r8, #1
 8011984:	42b3      	cmp	r3, r6
 8011986:	db0b      	blt.n	80119a0 <__lshift+0x38>
 8011988:	4638      	mov	r0, r7
 801198a:	f7ff fd91 	bl	80114b0 <_Balloc>
 801198e:	4605      	mov	r5, r0
 8011990:	b948      	cbnz	r0, 80119a6 <__lshift+0x3e>
 8011992:	4602      	mov	r2, r0
 8011994:	4b2a      	ldr	r3, [pc, #168]	; (8011a40 <__lshift+0xd8>)
 8011996:	482b      	ldr	r0, [pc, #172]	; (8011a44 <__lshift+0xdc>)
 8011998:	f240 11d9 	movw	r1, #473	; 0x1d9
 801199c:	f000 fc40 	bl	8012220 <__assert_func>
 80119a0:	3101      	adds	r1, #1
 80119a2:	005b      	lsls	r3, r3, #1
 80119a4:	e7ee      	b.n	8011984 <__lshift+0x1c>
 80119a6:	2300      	movs	r3, #0
 80119a8:	f100 0114 	add.w	r1, r0, #20
 80119ac:	f100 0210 	add.w	r2, r0, #16
 80119b0:	4618      	mov	r0, r3
 80119b2:	4553      	cmp	r3, sl
 80119b4:	db37      	blt.n	8011a26 <__lshift+0xbe>
 80119b6:	6920      	ldr	r0, [r4, #16]
 80119b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80119bc:	f104 0314 	add.w	r3, r4, #20
 80119c0:	f019 091f 	ands.w	r9, r9, #31
 80119c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80119c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80119cc:	d02f      	beq.n	8011a2e <__lshift+0xc6>
 80119ce:	f1c9 0e20 	rsb	lr, r9, #32
 80119d2:	468a      	mov	sl, r1
 80119d4:	f04f 0c00 	mov.w	ip, #0
 80119d8:	681a      	ldr	r2, [r3, #0]
 80119da:	fa02 f209 	lsl.w	r2, r2, r9
 80119de:	ea42 020c 	orr.w	r2, r2, ip
 80119e2:	f84a 2b04 	str.w	r2, [sl], #4
 80119e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80119ea:	4298      	cmp	r0, r3
 80119ec:	fa22 fc0e 	lsr.w	ip, r2, lr
 80119f0:	d8f2      	bhi.n	80119d8 <__lshift+0x70>
 80119f2:	1b03      	subs	r3, r0, r4
 80119f4:	3b15      	subs	r3, #21
 80119f6:	f023 0303 	bic.w	r3, r3, #3
 80119fa:	3304      	adds	r3, #4
 80119fc:	f104 0215 	add.w	r2, r4, #21
 8011a00:	4290      	cmp	r0, r2
 8011a02:	bf38      	it	cc
 8011a04:	2304      	movcc	r3, #4
 8011a06:	f841 c003 	str.w	ip, [r1, r3]
 8011a0a:	f1bc 0f00 	cmp.w	ip, #0
 8011a0e:	d001      	beq.n	8011a14 <__lshift+0xac>
 8011a10:	f108 0602 	add.w	r6, r8, #2
 8011a14:	3e01      	subs	r6, #1
 8011a16:	4638      	mov	r0, r7
 8011a18:	612e      	str	r6, [r5, #16]
 8011a1a:	4621      	mov	r1, r4
 8011a1c:	f7ff fd88 	bl	8011530 <_Bfree>
 8011a20:	4628      	mov	r0, r5
 8011a22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a26:	f842 0f04 	str.w	r0, [r2, #4]!
 8011a2a:	3301      	adds	r3, #1
 8011a2c:	e7c1      	b.n	80119b2 <__lshift+0x4a>
 8011a2e:	3904      	subs	r1, #4
 8011a30:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a34:	f841 2f04 	str.w	r2, [r1, #4]!
 8011a38:	4298      	cmp	r0, r3
 8011a3a:	d8f9      	bhi.n	8011a30 <__lshift+0xc8>
 8011a3c:	e7ea      	b.n	8011a14 <__lshift+0xac>
 8011a3e:	bf00      	nop
 8011a40:	080202b8 	.word	0x080202b8
 8011a44:	080203a8 	.word	0x080203a8

08011a48 <__mcmp>:
 8011a48:	b530      	push	{r4, r5, lr}
 8011a4a:	6902      	ldr	r2, [r0, #16]
 8011a4c:	690c      	ldr	r4, [r1, #16]
 8011a4e:	1b12      	subs	r2, r2, r4
 8011a50:	d10e      	bne.n	8011a70 <__mcmp+0x28>
 8011a52:	f100 0314 	add.w	r3, r0, #20
 8011a56:	3114      	adds	r1, #20
 8011a58:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011a5c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011a60:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8011a64:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011a68:	42a5      	cmp	r5, r4
 8011a6a:	d003      	beq.n	8011a74 <__mcmp+0x2c>
 8011a6c:	d305      	bcc.n	8011a7a <__mcmp+0x32>
 8011a6e:	2201      	movs	r2, #1
 8011a70:	4610      	mov	r0, r2
 8011a72:	bd30      	pop	{r4, r5, pc}
 8011a74:	4283      	cmp	r3, r0
 8011a76:	d3f3      	bcc.n	8011a60 <__mcmp+0x18>
 8011a78:	e7fa      	b.n	8011a70 <__mcmp+0x28>
 8011a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8011a7e:	e7f7      	b.n	8011a70 <__mcmp+0x28>

08011a80 <__mdiff>:
 8011a80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a84:	460c      	mov	r4, r1
 8011a86:	4606      	mov	r6, r0
 8011a88:	4611      	mov	r1, r2
 8011a8a:	4620      	mov	r0, r4
 8011a8c:	4690      	mov	r8, r2
 8011a8e:	f7ff ffdb 	bl	8011a48 <__mcmp>
 8011a92:	1e05      	subs	r5, r0, #0
 8011a94:	d110      	bne.n	8011ab8 <__mdiff+0x38>
 8011a96:	4629      	mov	r1, r5
 8011a98:	4630      	mov	r0, r6
 8011a9a:	f7ff fd09 	bl	80114b0 <_Balloc>
 8011a9e:	b930      	cbnz	r0, 8011aae <__mdiff+0x2e>
 8011aa0:	4b3a      	ldr	r3, [pc, #232]	; (8011b8c <__mdiff+0x10c>)
 8011aa2:	4602      	mov	r2, r0
 8011aa4:	f240 2132 	movw	r1, #562	; 0x232
 8011aa8:	4839      	ldr	r0, [pc, #228]	; (8011b90 <__mdiff+0x110>)
 8011aaa:	f000 fbb9 	bl	8012220 <__assert_func>
 8011aae:	2301      	movs	r3, #1
 8011ab0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011ab4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ab8:	bfa4      	itt	ge
 8011aba:	4643      	movge	r3, r8
 8011abc:	46a0      	movge	r8, r4
 8011abe:	4630      	mov	r0, r6
 8011ac0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011ac4:	bfa6      	itte	ge
 8011ac6:	461c      	movge	r4, r3
 8011ac8:	2500      	movge	r5, #0
 8011aca:	2501      	movlt	r5, #1
 8011acc:	f7ff fcf0 	bl	80114b0 <_Balloc>
 8011ad0:	b920      	cbnz	r0, 8011adc <__mdiff+0x5c>
 8011ad2:	4b2e      	ldr	r3, [pc, #184]	; (8011b8c <__mdiff+0x10c>)
 8011ad4:	4602      	mov	r2, r0
 8011ad6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011ada:	e7e5      	b.n	8011aa8 <__mdiff+0x28>
 8011adc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011ae0:	6926      	ldr	r6, [r4, #16]
 8011ae2:	60c5      	str	r5, [r0, #12]
 8011ae4:	f104 0914 	add.w	r9, r4, #20
 8011ae8:	f108 0514 	add.w	r5, r8, #20
 8011aec:	f100 0e14 	add.w	lr, r0, #20
 8011af0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011af4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011af8:	f108 0210 	add.w	r2, r8, #16
 8011afc:	46f2      	mov	sl, lr
 8011afe:	2100      	movs	r1, #0
 8011b00:	f859 3b04 	ldr.w	r3, [r9], #4
 8011b04:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011b08:	fa1f f883 	uxth.w	r8, r3
 8011b0c:	fa11 f18b 	uxtah	r1, r1, fp
 8011b10:	0c1b      	lsrs	r3, r3, #16
 8011b12:	eba1 0808 	sub.w	r8, r1, r8
 8011b16:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011b1a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011b1e:	fa1f f888 	uxth.w	r8, r8
 8011b22:	1419      	asrs	r1, r3, #16
 8011b24:	454e      	cmp	r6, r9
 8011b26:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011b2a:	f84a 3b04 	str.w	r3, [sl], #4
 8011b2e:	d8e7      	bhi.n	8011b00 <__mdiff+0x80>
 8011b30:	1b33      	subs	r3, r6, r4
 8011b32:	3b15      	subs	r3, #21
 8011b34:	f023 0303 	bic.w	r3, r3, #3
 8011b38:	3304      	adds	r3, #4
 8011b3a:	3415      	adds	r4, #21
 8011b3c:	42a6      	cmp	r6, r4
 8011b3e:	bf38      	it	cc
 8011b40:	2304      	movcc	r3, #4
 8011b42:	441d      	add	r5, r3
 8011b44:	4473      	add	r3, lr
 8011b46:	469e      	mov	lr, r3
 8011b48:	462e      	mov	r6, r5
 8011b4a:	4566      	cmp	r6, ip
 8011b4c:	d30e      	bcc.n	8011b6c <__mdiff+0xec>
 8011b4e:	f10c 0203 	add.w	r2, ip, #3
 8011b52:	1b52      	subs	r2, r2, r5
 8011b54:	f022 0203 	bic.w	r2, r2, #3
 8011b58:	3d03      	subs	r5, #3
 8011b5a:	45ac      	cmp	ip, r5
 8011b5c:	bf38      	it	cc
 8011b5e:	2200      	movcc	r2, #0
 8011b60:	441a      	add	r2, r3
 8011b62:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8011b66:	b17b      	cbz	r3, 8011b88 <__mdiff+0x108>
 8011b68:	6107      	str	r7, [r0, #16]
 8011b6a:	e7a3      	b.n	8011ab4 <__mdiff+0x34>
 8011b6c:	f856 8b04 	ldr.w	r8, [r6], #4
 8011b70:	fa11 f288 	uxtah	r2, r1, r8
 8011b74:	1414      	asrs	r4, r2, #16
 8011b76:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8011b7a:	b292      	uxth	r2, r2
 8011b7c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8011b80:	f84e 2b04 	str.w	r2, [lr], #4
 8011b84:	1421      	asrs	r1, r4, #16
 8011b86:	e7e0      	b.n	8011b4a <__mdiff+0xca>
 8011b88:	3f01      	subs	r7, #1
 8011b8a:	e7ea      	b.n	8011b62 <__mdiff+0xe2>
 8011b8c:	080202b8 	.word	0x080202b8
 8011b90:	080203a8 	.word	0x080203a8

08011b94 <__ulp>:
 8011b94:	b082      	sub	sp, #8
 8011b96:	ed8d 0b00 	vstr	d0, [sp]
 8011b9a:	9b01      	ldr	r3, [sp, #4]
 8011b9c:	4912      	ldr	r1, [pc, #72]	; (8011be8 <__ulp+0x54>)
 8011b9e:	4019      	ands	r1, r3
 8011ba0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8011ba4:	2900      	cmp	r1, #0
 8011ba6:	dd05      	ble.n	8011bb4 <__ulp+0x20>
 8011ba8:	2200      	movs	r2, #0
 8011baa:	460b      	mov	r3, r1
 8011bac:	ec43 2b10 	vmov	d0, r2, r3
 8011bb0:	b002      	add	sp, #8
 8011bb2:	4770      	bx	lr
 8011bb4:	4249      	negs	r1, r1
 8011bb6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8011bba:	ea4f 5021 	mov.w	r0, r1, asr #20
 8011bbe:	f04f 0200 	mov.w	r2, #0
 8011bc2:	f04f 0300 	mov.w	r3, #0
 8011bc6:	da04      	bge.n	8011bd2 <__ulp+0x3e>
 8011bc8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8011bcc:	fa41 f300 	asr.w	r3, r1, r0
 8011bd0:	e7ec      	b.n	8011bac <__ulp+0x18>
 8011bd2:	f1a0 0114 	sub.w	r1, r0, #20
 8011bd6:	291e      	cmp	r1, #30
 8011bd8:	bfda      	itte	le
 8011bda:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8011bde:	fa20 f101 	lsrle.w	r1, r0, r1
 8011be2:	2101      	movgt	r1, #1
 8011be4:	460a      	mov	r2, r1
 8011be6:	e7e1      	b.n	8011bac <__ulp+0x18>
 8011be8:	7ff00000 	.word	0x7ff00000

08011bec <__b2d>:
 8011bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011bee:	6905      	ldr	r5, [r0, #16]
 8011bf0:	f100 0714 	add.w	r7, r0, #20
 8011bf4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8011bf8:	1f2e      	subs	r6, r5, #4
 8011bfa:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8011bfe:	4620      	mov	r0, r4
 8011c00:	f7ff fd48 	bl	8011694 <__hi0bits>
 8011c04:	f1c0 0320 	rsb	r3, r0, #32
 8011c08:	280a      	cmp	r0, #10
 8011c0a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8011c88 <__b2d+0x9c>
 8011c0e:	600b      	str	r3, [r1, #0]
 8011c10:	dc14      	bgt.n	8011c3c <__b2d+0x50>
 8011c12:	f1c0 0e0b 	rsb	lr, r0, #11
 8011c16:	fa24 f10e 	lsr.w	r1, r4, lr
 8011c1a:	42b7      	cmp	r7, r6
 8011c1c:	ea41 030c 	orr.w	r3, r1, ip
 8011c20:	bf34      	ite	cc
 8011c22:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011c26:	2100      	movcs	r1, #0
 8011c28:	3015      	adds	r0, #21
 8011c2a:	fa04 f000 	lsl.w	r0, r4, r0
 8011c2e:	fa21 f10e 	lsr.w	r1, r1, lr
 8011c32:	ea40 0201 	orr.w	r2, r0, r1
 8011c36:	ec43 2b10 	vmov	d0, r2, r3
 8011c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011c3c:	42b7      	cmp	r7, r6
 8011c3e:	bf3a      	itte	cc
 8011c40:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011c44:	f1a5 0608 	subcc.w	r6, r5, #8
 8011c48:	2100      	movcs	r1, #0
 8011c4a:	380b      	subs	r0, #11
 8011c4c:	d017      	beq.n	8011c7e <__b2d+0x92>
 8011c4e:	f1c0 0c20 	rsb	ip, r0, #32
 8011c52:	fa04 f500 	lsl.w	r5, r4, r0
 8011c56:	42be      	cmp	r6, r7
 8011c58:	fa21 f40c 	lsr.w	r4, r1, ip
 8011c5c:	ea45 0504 	orr.w	r5, r5, r4
 8011c60:	bf8c      	ite	hi
 8011c62:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8011c66:	2400      	movls	r4, #0
 8011c68:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8011c6c:	fa01 f000 	lsl.w	r0, r1, r0
 8011c70:	fa24 f40c 	lsr.w	r4, r4, ip
 8011c74:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8011c78:	ea40 0204 	orr.w	r2, r0, r4
 8011c7c:	e7db      	b.n	8011c36 <__b2d+0x4a>
 8011c7e:	ea44 030c 	orr.w	r3, r4, ip
 8011c82:	460a      	mov	r2, r1
 8011c84:	e7d7      	b.n	8011c36 <__b2d+0x4a>
 8011c86:	bf00      	nop
 8011c88:	3ff00000 	.word	0x3ff00000

08011c8c <__d2b>:
 8011c8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011c90:	4689      	mov	r9, r1
 8011c92:	2101      	movs	r1, #1
 8011c94:	ec57 6b10 	vmov	r6, r7, d0
 8011c98:	4690      	mov	r8, r2
 8011c9a:	f7ff fc09 	bl	80114b0 <_Balloc>
 8011c9e:	4604      	mov	r4, r0
 8011ca0:	b930      	cbnz	r0, 8011cb0 <__d2b+0x24>
 8011ca2:	4602      	mov	r2, r0
 8011ca4:	4b25      	ldr	r3, [pc, #148]	; (8011d3c <__d2b+0xb0>)
 8011ca6:	4826      	ldr	r0, [pc, #152]	; (8011d40 <__d2b+0xb4>)
 8011ca8:	f240 310a 	movw	r1, #778	; 0x30a
 8011cac:	f000 fab8 	bl	8012220 <__assert_func>
 8011cb0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011cb4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011cb8:	bb35      	cbnz	r5, 8011d08 <__d2b+0x7c>
 8011cba:	2e00      	cmp	r6, #0
 8011cbc:	9301      	str	r3, [sp, #4]
 8011cbe:	d028      	beq.n	8011d12 <__d2b+0x86>
 8011cc0:	4668      	mov	r0, sp
 8011cc2:	9600      	str	r6, [sp, #0]
 8011cc4:	f7ff fd06 	bl	80116d4 <__lo0bits>
 8011cc8:	9900      	ldr	r1, [sp, #0]
 8011cca:	b300      	cbz	r0, 8011d0e <__d2b+0x82>
 8011ccc:	9a01      	ldr	r2, [sp, #4]
 8011cce:	f1c0 0320 	rsb	r3, r0, #32
 8011cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8011cd6:	430b      	orrs	r3, r1
 8011cd8:	40c2      	lsrs	r2, r0
 8011cda:	6163      	str	r3, [r4, #20]
 8011cdc:	9201      	str	r2, [sp, #4]
 8011cde:	9b01      	ldr	r3, [sp, #4]
 8011ce0:	61a3      	str	r3, [r4, #24]
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	bf14      	ite	ne
 8011ce6:	2202      	movne	r2, #2
 8011ce8:	2201      	moveq	r2, #1
 8011cea:	6122      	str	r2, [r4, #16]
 8011cec:	b1d5      	cbz	r5, 8011d24 <__d2b+0x98>
 8011cee:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011cf2:	4405      	add	r5, r0
 8011cf4:	f8c9 5000 	str.w	r5, [r9]
 8011cf8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011cfc:	f8c8 0000 	str.w	r0, [r8]
 8011d00:	4620      	mov	r0, r4
 8011d02:	b003      	add	sp, #12
 8011d04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011d08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011d0c:	e7d5      	b.n	8011cba <__d2b+0x2e>
 8011d0e:	6161      	str	r1, [r4, #20]
 8011d10:	e7e5      	b.n	8011cde <__d2b+0x52>
 8011d12:	a801      	add	r0, sp, #4
 8011d14:	f7ff fcde 	bl	80116d4 <__lo0bits>
 8011d18:	9b01      	ldr	r3, [sp, #4]
 8011d1a:	6163      	str	r3, [r4, #20]
 8011d1c:	2201      	movs	r2, #1
 8011d1e:	6122      	str	r2, [r4, #16]
 8011d20:	3020      	adds	r0, #32
 8011d22:	e7e3      	b.n	8011cec <__d2b+0x60>
 8011d24:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011d28:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011d2c:	f8c9 0000 	str.w	r0, [r9]
 8011d30:	6918      	ldr	r0, [r3, #16]
 8011d32:	f7ff fcaf 	bl	8011694 <__hi0bits>
 8011d36:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011d3a:	e7df      	b.n	8011cfc <__d2b+0x70>
 8011d3c:	080202b8 	.word	0x080202b8
 8011d40:	080203a8 	.word	0x080203a8

08011d44 <__ratio>:
 8011d44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d48:	4688      	mov	r8, r1
 8011d4a:	4669      	mov	r1, sp
 8011d4c:	4681      	mov	r9, r0
 8011d4e:	f7ff ff4d 	bl	8011bec <__b2d>
 8011d52:	a901      	add	r1, sp, #4
 8011d54:	4640      	mov	r0, r8
 8011d56:	ec55 4b10 	vmov	r4, r5, d0
 8011d5a:	f7ff ff47 	bl	8011bec <__b2d>
 8011d5e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011d62:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8011d66:	eba3 0c02 	sub.w	ip, r3, r2
 8011d6a:	e9dd 3200 	ldrd	r3, r2, [sp]
 8011d6e:	1a9b      	subs	r3, r3, r2
 8011d70:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8011d74:	ec51 0b10 	vmov	r0, r1, d0
 8011d78:	2b00      	cmp	r3, #0
 8011d7a:	bfd6      	itet	le
 8011d7c:	460a      	movle	r2, r1
 8011d7e:	462a      	movgt	r2, r5
 8011d80:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011d84:	468b      	mov	fp, r1
 8011d86:	462f      	mov	r7, r5
 8011d88:	bfd4      	ite	le
 8011d8a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8011d8e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8011d92:	4620      	mov	r0, r4
 8011d94:	ee10 2a10 	vmov	r2, s0
 8011d98:	465b      	mov	r3, fp
 8011d9a:	4639      	mov	r1, r7
 8011d9c:	f7ee fd6e 	bl	800087c <__aeabi_ddiv>
 8011da0:	ec41 0b10 	vmov	d0, r0, r1
 8011da4:	b003      	add	sp, #12
 8011da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011daa <__copybits>:
 8011daa:	3901      	subs	r1, #1
 8011dac:	b570      	push	{r4, r5, r6, lr}
 8011dae:	1149      	asrs	r1, r1, #5
 8011db0:	6914      	ldr	r4, [r2, #16]
 8011db2:	3101      	adds	r1, #1
 8011db4:	f102 0314 	add.w	r3, r2, #20
 8011db8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011dbc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011dc0:	1f05      	subs	r5, r0, #4
 8011dc2:	42a3      	cmp	r3, r4
 8011dc4:	d30c      	bcc.n	8011de0 <__copybits+0x36>
 8011dc6:	1aa3      	subs	r3, r4, r2
 8011dc8:	3b11      	subs	r3, #17
 8011dca:	f023 0303 	bic.w	r3, r3, #3
 8011dce:	3211      	adds	r2, #17
 8011dd0:	42a2      	cmp	r2, r4
 8011dd2:	bf88      	it	hi
 8011dd4:	2300      	movhi	r3, #0
 8011dd6:	4418      	add	r0, r3
 8011dd8:	2300      	movs	r3, #0
 8011dda:	4288      	cmp	r0, r1
 8011ddc:	d305      	bcc.n	8011dea <__copybits+0x40>
 8011dde:	bd70      	pop	{r4, r5, r6, pc}
 8011de0:	f853 6b04 	ldr.w	r6, [r3], #4
 8011de4:	f845 6f04 	str.w	r6, [r5, #4]!
 8011de8:	e7eb      	b.n	8011dc2 <__copybits+0x18>
 8011dea:	f840 3b04 	str.w	r3, [r0], #4
 8011dee:	e7f4      	b.n	8011dda <__copybits+0x30>

08011df0 <__any_on>:
 8011df0:	f100 0214 	add.w	r2, r0, #20
 8011df4:	6900      	ldr	r0, [r0, #16]
 8011df6:	114b      	asrs	r3, r1, #5
 8011df8:	4298      	cmp	r0, r3
 8011dfa:	b510      	push	{r4, lr}
 8011dfc:	db11      	blt.n	8011e22 <__any_on+0x32>
 8011dfe:	dd0a      	ble.n	8011e16 <__any_on+0x26>
 8011e00:	f011 011f 	ands.w	r1, r1, #31
 8011e04:	d007      	beq.n	8011e16 <__any_on+0x26>
 8011e06:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011e0a:	fa24 f001 	lsr.w	r0, r4, r1
 8011e0e:	fa00 f101 	lsl.w	r1, r0, r1
 8011e12:	428c      	cmp	r4, r1
 8011e14:	d10b      	bne.n	8011e2e <__any_on+0x3e>
 8011e16:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011e1a:	4293      	cmp	r3, r2
 8011e1c:	d803      	bhi.n	8011e26 <__any_on+0x36>
 8011e1e:	2000      	movs	r0, #0
 8011e20:	bd10      	pop	{r4, pc}
 8011e22:	4603      	mov	r3, r0
 8011e24:	e7f7      	b.n	8011e16 <__any_on+0x26>
 8011e26:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011e2a:	2900      	cmp	r1, #0
 8011e2c:	d0f5      	beq.n	8011e1a <__any_on+0x2a>
 8011e2e:	2001      	movs	r0, #1
 8011e30:	e7f6      	b.n	8011e20 <__any_on+0x30>

08011e32 <_calloc_r>:
 8011e32:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011e34:	fba1 2402 	umull	r2, r4, r1, r2
 8011e38:	b94c      	cbnz	r4, 8011e4e <_calloc_r+0x1c>
 8011e3a:	4611      	mov	r1, r2
 8011e3c:	9201      	str	r2, [sp, #4]
 8011e3e:	f7fc fa13 	bl	800e268 <_malloc_r>
 8011e42:	9a01      	ldr	r2, [sp, #4]
 8011e44:	4605      	mov	r5, r0
 8011e46:	b930      	cbnz	r0, 8011e56 <_calloc_r+0x24>
 8011e48:	4628      	mov	r0, r5
 8011e4a:	b003      	add	sp, #12
 8011e4c:	bd30      	pop	{r4, r5, pc}
 8011e4e:	220c      	movs	r2, #12
 8011e50:	6002      	str	r2, [r0, #0]
 8011e52:	2500      	movs	r5, #0
 8011e54:	e7f8      	b.n	8011e48 <_calloc_r+0x16>
 8011e56:	4621      	mov	r1, r4
 8011e58:	f7fc f992 	bl	800e180 <memset>
 8011e5c:	e7f4      	b.n	8011e48 <_calloc_r+0x16>

08011e5e <__ssputs_r>:
 8011e5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011e62:	688e      	ldr	r6, [r1, #8]
 8011e64:	429e      	cmp	r6, r3
 8011e66:	4682      	mov	sl, r0
 8011e68:	460c      	mov	r4, r1
 8011e6a:	4690      	mov	r8, r2
 8011e6c:	461f      	mov	r7, r3
 8011e6e:	d838      	bhi.n	8011ee2 <__ssputs_r+0x84>
 8011e70:	898a      	ldrh	r2, [r1, #12]
 8011e72:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011e76:	d032      	beq.n	8011ede <__ssputs_r+0x80>
 8011e78:	6825      	ldr	r5, [r4, #0]
 8011e7a:	6909      	ldr	r1, [r1, #16]
 8011e7c:	eba5 0901 	sub.w	r9, r5, r1
 8011e80:	6965      	ldr	r5, [r4, #20]
 8011e82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011e86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011e8a:	3301      	adds	r3, #1
 8011e8c:	444b      	add	r3, r9
 8011e8e:	106d      	asrs	r5, r5, #1
 8011e90:	429d      	cmp	r5, r3
 8011e92:	bf38      	it	cc
 8011e94:	461d      	movcc	r5, r3
 8011e96:	0553      	lsls	r3, r2, #21
 8011e98:	d531      	bpl.n	8011efe <__ssputs_r+0xa0>
 8011e9a:	4629      	mov	r1, r5
 8011e9c:	f7fc f9e4 	bl	800e268 <_malloc_r>
 8011ea0:	4606      	mov	r6, r0
 8011ea2:	b950      	cbnz	r0, 8011eba <__ssputs_r+0x5c>
 8011ea4:	230c      	movs	r3, #12
 8011ea6:	f8ca 3000 	str.w	r3, [sl]
 8011eaa:	89a3      	ldrh	r3, [r4, #12]
 8011eac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011eb0:	81a3      	strh	r3, [r4, #12]
 8011eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8011eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011eba:	6921      	ldr	r1, [r4, #16]
 8011ebc:	464a      	mov	r2, r9
 8011ebe:	f7ff fadd 	bl	801147c <memcpy>
 8011ec2:	89a3      	ldrh	r3, [r4, #12]
 8011ec4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011ec8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011ecc:	81a3      	strh	r3, [r4, #12]
 8011ece:	6126      	str	r6, [r4, #16]
 8011ed0:	6165      	str	r5, [r4, #20]
 8011ed2:	444e      	add	r6, r9
 8011ed4:	eba5 0509 	sub.w	r5, r5, r9
 8011ed8:	6026      	str	r6, [r4, #0]
 8011eda:	60a5      	str	r5, [r4, #8]
 8011edc:	463e      	mov	r6, r7
 8011ede:	42be      	cmp	r6, r7
 8011ee0:	d900      	bls.n	8011ee4 <__ssputs_r+0x86>
 8011ee2:	463e      	mov	r6, r7
 8011ee4:	6820      	ldr	r0, [r4, #0]
 8011ee6:	4632      	mov	r2, r6
 8011ee8:	4641      	mov	r1, r8
 8011eea:	f000 fa0d 	bl	8012308 <memmove>
 8011eee:	68a3      	ldr	r3, [r4, #8]
 8011ef0:	1b9b      	subs	r3, r3, r6
 8011ef2:	60a3      	str	r3, [r4, #8]
 8011ef4:	6823      	ldr	r3, [r4, #0]
 8011ef6:	4433      	add	r3, r6
 8011ef8:	6023      	str	r3, [r4, #0]
 8011efa:	2000      	movs	r0, #0
 8011efc:	e7db      	b.n	8011eb6 <__ssputs_r+0x58>
 8011efe:	462a      	mov	r2, r5
 8011f00:	f000 fa1c 	bl	801233c <_realloc_r>
 8011f04:	4606      	mov	r6, r0
 8011f06:	2800      	cmp	r0, #0
 8011f08:	d1e1      	bne.n	8011ece <__ssputs_r+0x70>
 8011f0a:	6921      	ldr	r1, [r4, #16]
 8011f0c:	4650      	mov	r0, sl
 8011f0e:	f7fc f93f 	bl	800e190 <_free_r>
 8011f12:	e7c7      	b.n	8011ea4 <__ssputs_r+0x46>

08011f14 <_svfiprintf_r>:
 8011f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f18:	4698      	mov	r8, r3
 8011f1a:	898b      	ldrh	r3, [r1, #12]
 8011f1c:	061b      	lsls	r3, r3, #24
 8011f1e:	b09d      	sub	sp, #116	; 0x74
 8011f20:	4607      	mov	r7, r0
 8011f22:	460d      	mov	r5, r1
 8011f24:	4614      	mov	r4, r2
 8011f26:	d50e      	bpl.n	8011f46 <_svfiprintf_r+0x32>
 8011f28:	690b      	ldr	r3, [r1, #16]
 8011f2a:	b963      	cbnz	r3, 8011f46 <_svfiprintf_r+0x32>
 8011f2c:	2140      	movs	r1, #64	; 0x40
 8011f2e:	f7fc f99b 	bl	800e268 <_malloc_r>
 8011f32:	6028      	str	r0, [r5, #0]
 8011f34:	6128      	str	r0, [r5, #16]
 8011f36:	b920      	cbnz	r0, 8011f42 <_svfiprintf_r+0x2e>
 8011f38:	230c      	movs	r3, #12
 8011f3a:	603b      	str	r3, [r7, #0]
 8011f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8011f40:	e0d1      	b.n	80120e6 <_svfiprintf_r+0x1d2>
 8011f42:	2340      	movs	r3, #64	; 0x40
 8011f44:	616b      	str	r3, [r5, #20]
 8011f46:	2300      	movs	r3, #0
 8011f48:	9309      	str	r3, [sp, #36]	; 0x24
 8011f4a:	2320      	movs	r3, #32
 8011f4c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011f50:	f8cd 800c 	str.w	r8, [sp, #12]
 8011f54:	2330      	movs	r3, #48	; 0x30
 8011f56:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8012100 <_svfiprintf_r+0x1ec>
 8011f5a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011f5e:	f04f 0901 	mov.w	r9, #1
 8011f62:	4623      	mov	r3, r4
 8011f64:	469a      	mov	sl, r3
 8011f66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f6a:	b10a      	cbz	r2, 8011f70 <_svfiprintf_r+0x5c>
 8011f6c:	2a25      	cmp	r2, #37	; 0x25
 8011f6e:	d1f9      	bne.n	8011f64 <_svfiprintf_r+0x50>
 8011f70:	ebba 0b04 	subs.w	fp, sl, r4
 8011f74:	d00b      	beq.n	8011f8e <_svfiprintf_r+0x7a>
 8011f76:	465b      	mov	r3, fp
 8011f78:	4622      	mov	r2, r4
 8011f7a:	4629      	mov	r1, r5
 8011f7c:	4638      	mov	r0, r7
 8011f7e:	f7ff ff6e 	bl	8011e5e <__ssputs_r>
 8011f82:	3001      	adds	r0, #1
 8011f84:	f000 80aa 	beq.w	80120dc <_svfiprintf_r+0x1c8>
 8011f88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011f8a:	445a      	add	r2, fp
 8011f8c:	9209      	str	r2, [sp, #36]	; 0x24
 8011f8e:	f89a 3000 	ldrb.w	r3, [sl]
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	f000 80a2 	beq.w	80120dc <_svfiprintf_r+0x1c8>
 8011f98:	2300      	movs	r3, #0
 8011f9a:	f04f 32ff 	mov.w	r2, #4294967295
 8011f9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011fa2:	f10a 0a01 	add.w	sl, sl, #1
 8011fa6:	9304      	str	r3, [sp, #16]
 8011fa8:	9307      	str	r3, [sp, #28]
 8011faa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011fae:	931a      	str	r3, [sp, #104]	; 0x68
 8011fb0:	4654      	mov	r4, sl
 8011fb2:	2205      	movs	r2, #5
 8011fb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011fb8:	4851      	ldr	r0, [pc, #324]	; (8012100 <_svfiprintf_r+0x1ec>)
 8011fba:	f7ee f929 	bl	8000210 <memchr>
 8011fbe:	9a04      	ldr	r2, [sp, #16]
 8011fc0:	b9d8      	cbnz	r0, 8011ffa <_svfiprintf_r+0xe6>
 8011fc2:	06d0      	lsls	r0, r2, #27
 8011fc4:	bf44      	itt	mi
 8011fc6:	2320      	movmi	r3, #32
 8011fc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011fcc:	0711      	lsls	r1, r2, #28
 8011fce:	bf44      	itt	mi
 8011fd0:	232b      	movmi	r3, #43	; 0x2b
 8011fd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011fd6:	f89a 3000 	ldrb.w	r3, [sl]
 8011fda:	2b2a      	cmp	r3, #42	; 0x2a
 8011fdc:	d015      	beq.n	801200a <_svfiprintf_r+0xf6>
 8011fde:	9a07      	ldr	r2, [sp, #28]
 8011fe0:	4654      	mov	r4, sl
 8011fe2:	2000      	movs	r0, #0
 8011fe4:	f04f 0c0a 	mov.w	ip, #10
 8011fe8:	4621      	mov	r1, r4
 8011fea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011fee:	3b30      	subs	r3, #48	; 0x30
 8011ff0:	2b09      	cmp	r3, #9
 8011ff2:	d94e      	bls.n	8012092 <_svfiprintf_r+0x17e>
 8011ff4:	b1b0      	cbz	r0, 8012024 <_svfiprintf_r+0x110>
 8011ff6:	9207      	str	r2, [sp, #28]
 8011ff8:	e014      	b.n	8012024 <_svfiprintf_r+0x110>
 8011ffa:	eba0 0308 	sub.w	r3, r0, r8
 8011ffe:	fa09 f303 	lsl.w	r3, r9, r3
 8012002:	4313      	orrs	r3, r2
 8012004:	9304      	str	r3, [sp, #16]
 8012006:	46a2      	mov	sl, r4
 8012008:	e7d2      	b.n	8011fb0 <_svfiprintf_r+0x9c>
 801200a:	9b03      	ldr	r3, [sp, #12]
 801200c:	1d19      	adds	r1, r3, #4
 801200e:	681b      	ldr	r3, [r3, #0]
 8012010:	9103      	str	r1, [sp, #12]
 8012012:	2b00      	cmp	r3, #0
 8012014:	bfbb      	ittet	lt
 8012016:	425b      	neglt	r3, r3
 8012018:	f042 0202 	orrlt.w	r2, r2, #2
 801201c:	9307      	strge	r3, [sp, #28]
 801201e:	9307      	strlt	r3, [sp, #28]
 8012020:	bfb8      	it	lt
 8012022:	9204      	strlt	r2, [sp, #16]
 8012024:	7823      	ldrb	r3, [r4, #0]
 8012026:	2b2e      	cmp	r3, #46	; 0x2e
 8012028:	d10c      	bne.n	8012044 <_svfiprintf_r+0x130>
 801202a:	7863      	ldrb	r3, [r4, #1]
 801202c:	2b2a      	cmp	r3, #42	; 0x2a
 801202e:	d135      	bne.n	801209c <_svfiprintf_r+0x188>
 8012030:	9b03      	ldr	r3, [sp, #12]
 8012032:	1d1a      	adds	r2, r3, #4
 8012034:	681b      	ldr	r3, [r3, #0]
 8012036:	9203      	str	r2, [sp, #12]
 8012038:	2b00      	cmp	r3, #0
 801203a:	bfb8      	it	lt
 801203c:	f04f 33ff 	movlt.w	r3, #4294967295
 8012040:	3402      	adds	r4, #2
 8012042:	9305      	str	r3, [sp, #20]
 8012044:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8012110 <_svfiprintf_r+0x1fc>
 8012048:	7821      	ldrb	r1, [r4, #0]
 801204a:	2203      	movs	r2, #3
 801204c:	4650      	mov	r0, sl
 801204e:	f7ee f8df 	bl	8000210 <memchr>
 8012052:	b140      	cbz	r0, 8012066 <_svfiprintf_r+0x152>
 8012054:	2340      	movs	r3, #64	; 0x40
 8012056:	eba0 000a 	sub.w	r0, r0, sl
 801205a:	fa03 f000 	lsl.w	r0, r3, r0
 801205e:	9b04      	ldr	r3, [sp, #16]
 8012060:	4303      	orrs	r3, r0
 8012062:	3401      	adds	r4, #1
 8012064:	9304      	str	r3, [sp, #16]
 8012066:	f814 1b01 	ldrb.w	r1, [r4], #1
 801206a:	4826      	ldr	r0, [pc, #152]	; (8012104 <_svfiprintf_r+0x1f0>)
 801206c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012070:	2206      	movs	r2, #6
 8012072:	f7ee f8cd 	bl	8000210 <memchr>
 8012076:	2800      	cmp	r0, #0
 8012078:	d038      	beq.n	80120ec <_svfiprintf_r+0x1d8>
 801207a:	4b23      	ldr	r3, [pc, #140]	; (8012108 <_svfiprintf_r+0x1f4>)
 801207c:	bb1b      	cbnz	r3, 80120c6 <_svfiprintf_r+0x1b2>
 801207e:	9b03      	ldr	r3, [sp, #12]
 8012080:	3307      	adds	r3, #7
 8012082:	f023 0307 	bic.w	r3, r3, #7
 8012086:	3308      	adds	r3, #8
 8012088:	9303      	str	r3, [sp, #12]
 801208a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801208c:	4433      	add	r3, r6
 801208e:	9309      	str	r3, [sp, #36]	; 0x24
 8012090:	e767      	b.n	8011f62 <_svfiprintf_r+0x4e>
 8012092:	fb0c 3202 	mla	r2, ip, r2, r3
 8012096:	460c      	mov	r4, r1
 8012098:	2001      	movs	r0, #1
 801209a:	e7a5      	b.n	8011fe8 <_svfiprintf_r+0xd4>
 801209c:	2300      	movs	r3, #0
 801209e:	3401      	adds	r4, #1
 80120a0:	9305      	str	r3, [sp, #20]
 80120a2:	4619      	mov	r1, r3
 80120a4:	f04f 0c0a 	mov.w	ip, #10
 80120a8:	4620      	mov	r0, r4
 80120aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80120ae:	3a30      	subs	r2, #48	; 0x30
 80120b0:	2a09      	cmp	r2, #9
 80120b2:	d903      	bls.n	80120bc <_svfiprintf_r+0x1a8>
 80120b4:	2b00      	cmp	r3, #0
 80120b6:	d0c5      	beq.n	8012044 <_svfiprintf_r+0x130>
 80120b8:	9105      	str	r1, [sp, #20]
 80120ba:	e7c3      	b.n	8012044 <_svfiprintf_r+0x130>
 80120bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80120c0:	4604      	mov	r4, r0
 80120c2:	2301      	movs	r3, #1
 80120c4:	e7f0      	b.n	80120a8 <_svfiprintf_r+0x194>
 80120c6:	ab03      	add	r3, sp, #12
 80120c8:	9300      	str	r3, [sp, #0]
 80120ca:	462a      	mov	r2, r5
 80120cc:	4b0f      	ldr	r3, [pc, #60]	; (801210c <_svfiprintf_r+0x1f8>)
 80120ce:	a904      	add	r1, sp, #16
 80120d0:	4638      	mov	r0, r7
 80120d2:	f7fc f9dd 	bl	800e490 <_printf_float>
 80120d6:	1c42      	adds	r2, r0, #1
 80120d8:	4606      	mov	r6, r0
 80120da:	d1d6      	bne.n	801208a <_svfiprintf_r+0x176>
 80120dc:	89ab      	ldrh	r3, [r5, #12]
 80120de:	065b      	lsls	r3, r3, #25
 80120e0:	f53f af2c 	bmi.w	8011f3c <_svfiprintf_r+0x28>
 80120e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80120e6:	b01d      	add	sp, #116	; 0x74
 80120e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120ec:	ab03      	add	r3, sp, #12
 80120ee:	9300      	str	r3, [sp, #0]
 80120f0:	462a      	mov	r2, r5
 80120f2:	4b06      	ldr	r3, [pc, #24]	; (801210c <_svfiprintf_r+0x1f8>)
 80120f4:	a904      	add	r1, sp, #16
 80120f6:	4638      	mov	r0, r7
 80120f8:	f7fc fc6e 	bl	800e9d8 <_printf_i>
 80120fc:	e7eb      	b.n	80120d6 <_svfiprintf_r+0x1c2>
 80120fe:	bf00      	nop
 8012100:	08020504 	.word	0x08020504
 8012104:	0802050e 	.word	0x0802050e
 8012108:	0800e491 	.word	0x0800e491
 801210c:	08011e5f 	.word	0x08011e5f
 8012110:	0802050a 	.word	0x0802050a
 8012114:	00000000 	.word	0x00000000

08012118 <nan>:
 8012118:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012120 <nan+0x8>
 801211c:	4770      	bx	lr
 801211e:	bf00      	nop
 8012120:	00000000 	.word	0x00000000
 8012124:	7ff80000 	.word	0x7ff80000

08012128 <nanf>:
 8012128:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8012130 <nanf+0x8>
 801212c:	4770      	bx	lr
 801212e:	bf00      	nop
 8012130:	7fc00000 	.word	0x7fc00000

08012134 <__sread>:
 8012134:	b510      	push	{r4, lr}
 8012136:	460c      	mov	r4, r1
 8012138:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801213c:	f000 fa86 	bl	801264c <_read_r>
 8012140:	2800      	cmp	r0, #0
 8012142:	bfab      	itete	ge
 8012144:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012146:	89a3      	ldrhlt	r3, [r4, #12]
 8012148:	181b      	addge	r3, r3, r0
 801214a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801214e:	bfac      	ite	ge
 8012150:	6563      	strge	r3, [r4, #84]	; 0x54
 8012152:	81a3      	strhlt	r3, [r4, #12]
 8012154:	bd10      	pop	{r4, pc}

08012156 <__swrite>:
 8012156:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801215a:	461f      	mov	r7, r3
 801215c:	898b      	ldrh	r3, [r1, #12]
 801215e:	05db      	lsls	r3, r3, #23
 8012160:	4605      	mov	r5, r0
 8012162:	460c      	mov	r4, r1
 8012164:	4616      	mov	r6, r2
 8012166:	d505      	bpl.n	8012174 <__swrite+0x1e>
 8012168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801216c:	2302      	movs	r3, #2
 801216e:	2200      	movs	r2, #0
 8012170:	f000 f8b8 	bl	80122e4 <_lseek_r>
 8012174:	89a3      	ldrh	r3, [r4, #12]
 8012176:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801217a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801217e:	81a3      	strh	r3, [r4, #12]
 8012180:	4632      	mov	r2, r6
 8012182:	463b      	mov	r3, r7
 8012184:	4628      	mov	r0, r5
 8012186:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801218a:	f000 b837 	b.w	80121fc <_write_r>

0801218e <__sseek>:
 801218e:	b510      	push	{r4, lr}
 8012190:	460c      	mov	r4, r1
 8012192:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012196:	f000 f8a5 	bl	80122e4 <_lseek_r>
 801219a:	1c43      	adds	r3, r0, #1
 801219c:	89a3      	ldrh	r3, [r4, #12]
 801219e:	bf15      	itete	ne
 80121a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80121a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80121a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80121aa:	81a3      	strheq	r3, [r4, #12]
 80121ac:	bf18      	it	ne
 80121ae:	81a3      	strhne	r3, [r4, #12]
 80121b0:	bd10      	pop	{r4, pc}

080121b2 <__sclose>:
 80121b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80121b6:	f000 b851 	b.w	801225c <_close_r>

080121ba <strncmp>:
 80121ba:	b510      	push	{r4, lr}
 80121bc:	b17a      	cbz	r2, 80121de <strncmp+0x24>
 80121be:	4603      	mov	r3, r0
 80121c0:	3901      	subs	r1, #1
 80121c2:	1884      	adds	r4, r0, r2
 80121c4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80121c8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80121cc:	4290      	cmp	r0, r2
 80121ce:	d101      	bne.n	80121d4 <strncmp+0x1a>
 80121d0:	42a3      	cmp	r3, r4
 80121d2:	d101      	bne.n	80121d8 <strncmp+0x1e>
 80121d4:	1a80      	subs	r0, r0, r2
 80121d6:	bd10      	pop	{r4, pc}
 80121d8:	2800      	cmp	r0, #0
 80121da:	d1f3      	bne.n	80121c4 <strncmp+0xa>
 80121dc:	e7fa      	b.n	80121d4 <strncmp+0x1a>
 80121de:	4610      	mov	r0, r2
 80121e0:	e7f9      	b.n	80121d6 <strncmp+0x1c>

080121e2 <__ascii_wctomb>:
 80121e2:	b149      	cbz	r1, 80121f8 <__ascii_wctomb+0x16>
 80121e4:	2aff      	cmp	r2, #255	; 0xff
 80121e6:	bf85      	ittet	hi
 80121e8:	238a      	movhi	r3, #138	; 0x8a
 80121ea:	6003      	strhi	r3, [r0, #0]
 80121ec:	700a      	strbls	r2, [r1, #0]
 80121ee:	f04f 30ff 	movhi.w	r0, #4294967295
 80121f2:	bf98      	it	ls
 80121f4:	2001      	movls	r0, #1
 80121f6:	4770      	bx	lr
 80121f8:	4608      	mov	r0, r1
 80121fa:	4770      	bx	lr

080121fc <_write_r>:
 80121fc:	b538      	push	{r3, r4, r5, lr}
 80121fe:	4d07      	ldr	r5, [pc, #28]	; (801221c <_write_r+0x20>)
 8012200:	4604      	mov	r4, r0
 8012202:	4608      	mov	r0, r1
 8012204:	4611      	mov	r1, r2
 8012206:	2200      	movs	r2, #0
 8012208:	602a      	str	r2, [r5, #0]
 801220a:	461a      	mov	r2, r3
 801220c:	f7ef f9fd 	bl	800160a <_write>
 8012210:	1c43      	adds	r3, r0, #1
 8012212:	d102      	bne.n	801221a <_write_r+0x1e>
 8012214:	682b      	ldr	r3, [r5, #0]
 8012216:	b103      	cbz	r3, 801221a <_write_r+0x1e>
 8012218:	6023      	str	r3, [r4, #0]
 801221a:	bd38      	pop	{r3, r4, r5, pc}
 801221c:	2000cec8 	.word	0x2000cec8

08012220 <__assert_func>:
 8012220:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012222:	4614      	mov	r4, r2
 8012224:	461a      	mov	r2, r3
 8012226:	4b09      	ldr	r3, [pc, #36]	; (801224c <__assert_func+0x2c>)
 8012228:	681b      	ldr	r3, [r3, #0]
 801222a:	4605      	mov	r5, r0
 801222c:	68d8      	ldr	r0, [r3, #12]
 801222e:	b14c      	cbz	r4, 8012244 <__assert_func+0x24>
 8012230:	4b07      	ldr	r3, [pc, #28]	; (8012250 <__assert_func+0x30>)
 8012232:	9100      	str	r1, [sp, #0]
 8012234:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012238:	4906      	ldr	r1, [pc, #24]	; (8012254 <__assert_func+0x34>)
 801223a:	462b      	mov	r3, r5
 801223c:	f000 f81e 	bl	801227c <fiprintf>
 8012240:	f000 fa16 	bl	8012670 <abort>
 8012244:	4b04      	ldr	r3, [pc, #16]	; (8012258 <__assert_func+0x38>)
 8012246:	461c      	mov	r4, r3
 8012248:	e7f3      	b.n	8012232 <__assert_func+0x12>
 801224a:	bf00      	nop
 801224c:	200000c8 	.word	0x200000c8
 8012250:	08020515 	.word	0x08020515
 8012254:	08020522 	.word	0x08020522
 8012258:	08020550 	.word	0x08020550

0801225c <_close_r>:
 801225c:	b538      	push	{r3, r4, r5, lr}
 801225e:	4d06      	ldr	r5, [pc, #24]	; (8012278 <_close_r+0x1c>)
 8012260:	2300      	movs	r3, #0
 8012262:	4604      	mov	r4, r0
 8012264:	4608      	mov	r0, r1
 8012266:	602b      	str	r3, [r5, #0]
 8012268:	f7ef f9eb 	bl	8001642 <_close>
 801226c:	1c43      	adds	r3, r0, #1
 801226e:	d102      	bne.n	8012276 <_close_r+0x1a>
 8012270:	682b      	ldr	r3, [r5, #0]
 8012272:	b103      	cbz	r3, 8012276 <_close_r+0x1a>
 8012274:	6023      	str	r3, [r4, #0]
 8012276:	bd38      	pop	{r3, r4, r5, pc}
 8012278:	2000cec8 	.word	0x2000cec8

0801227c <fiprintf>:
 801227c:	b40e      	push	{r1, r2, r3}
 801227e:	b503      	push	{r0, r1, lr}
 8012280:	4601      	mov	r1, r0
 8012282:	ab03      	add	r3, sp, #12
 8012284:	4805      	ldr	r0, [pc, #20]	; (801229c <fiprintf+0x20>)
 8012286:	f853 2b04 	ldr.w	r2, [r3], #4
 801228a:	6800      	ldr	r0, [r0, #0]
 801228c:	9301      	str	r3, [sp, #4]
 801228e:	f000 f8ad 	bl	80123ec <_vfiprintf_r>
 8012292:	b002      	add	sp, #8
 8012294:	f85d eb04 	ldr.w	lr, [sp], #4
 8012298:	b003      	add	sp, #12
 801229a:	4770      	bx	lr
 801229c:	200000c8 	.word	0x200000c8

080122a0 <_fstat_r>:
 80122a0:	b538      	push	{r3, r4, r5, lr}
 80122a2:	4d07      	ldr	r5, [pc, #28]	; (80122c0 <_fstat_r+0x20>)
 80122a4:	2300      	movs	r3, #0
 80122a6:	4604      	mov	r4, r0
 80122a8:	4608      	mov	r0, r1
 80122aa:	4611      	mov	r1, r2
 80122ac:	602b      	str	r3, [r5, #0]
 80122ae:	f7ef f9d4 	bl	800165a <_fstat>
 80122b2:	1c43      	adds	r3, r0, #1
 80122b4:	d102      	bne.n	80122bc <_fstat_r+0x1c>
 80122b6:	682b      	ldr	r3, [r5, #0]
 80122b8:	b103      	cbz	r3, 80122bc <_fstat_r+0x1c>
 80122ba:	6023      	str	r3, [r4, #0]
 80122bc:	bd38      	pop	{r3, r4, r5, pc}
 80122be:	bf00      	nop
 80122c0:	2000cec8 	.word	0x2000cec8

080122c4 <_isatty_r>:
 80122c4:	b538      	push	{r3, r4, r5, lr}
 80122c6:	4d06      	ldr	r5, [pc, #24]	; (80122e0 <_isatty_r+0x1c>)
 80122c8:	2300      	movs	r3, #0
 80122ca:	4604      	mov	r4, r0
 80122cc:	4608      	mov	r0, r1
 80122ce:	602b      	str	r3, [r5, #0]
 80122d0:	f7ef f9d3 	bl	800167a <_isatty>
 80122d4:	1c43      	adds	r3, r0, #1
 80122d6:	d102      	bne.n	80122de <_isatty_r+0x1a>
 80122d8:	682b      	ldr	r3, [r5, #0]
 80122da:	b103      	cbz	r3, 80122de <_isatty_r+0x1a>
 80122dc:	6023      	str	r3, [r4, #0]
 80122de:	bd38      	pop	{r3, r4, r5, pc}
 80122e0:	2000cec8 	.word	0x2000cec8

080122e4 <_lseek_r>:
 80122e4:	b538      	push	{r3, r4, r5, lr}
 80122e6:	4d07      	ldr	r5, [pc, #28]	; (8012304 <_lseek_r+0x20>)
 80122e8:	4604      	mov	r4, r0
 80122ea:	4608      	mov	r0, r1
 80122ec:	4611      	mov	r1, r2
 80122ee:	2200      	movs	r2, #0
 80122f0:	602a      	str	r2, [r5, #0]
 80122f2:	461a      	mov	r2, r3
 80122f4:	f7ef f9cc 	bl	8001690 <_lseek>
 80122f8:	1c43      	adds	r3, r0, #1
 80122fa:	d102      	bne.n	8012302 <_lseek_r+0x1e>
 80122fc:	682b      	ldr	r3, [r5, #0]
 80122fe:	b103      	cbz	r3, 8012302 <_lseek_r+0x1e>
 8012300:	6023      	str	r3, [r4, #0]
 8012302:	bd38      	pop	{r3, r4, r5, pc}
 8012304:	2000cec8 	.word	0x2000cec8

08012308 <memmove>:
 8012308:	4288      	cmp	r0, r1
 801230a:	b510      	push	{r4, lr}
 801230c:	eb01 0402 	add.w	r4, r1, r2
 8012310:	d902      	bls.n	8012318 <memmove+0x10>
 8012312:	4284      	cmp	r4, r0
 8012314:	4623      	mov	r3, r4
 8012316:	d807      	bhi.n	8012328 <memmove+0x20>
 8012318:	1e43      	subs	r3, r0, #1
 801231a:	42a1      	cmp	r1, r4
 801231c:	d008      	beq.n	8012330 <memmove+0x28>
 801231e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012322:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012326:	e7f8      	b.n	801231a <memmove+0x12>
 8012328:	4402      	add	r2, r0
 801232a:	4601      	mov	r1, r0
 801232c:	428a      	cmp	r2, r1
 801232e:	d100      	bne.n	8012332 <memmove+0x2a>
 8012330:	bd10      	pop	{r4, pc}
 8012332:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012336:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801233a:	e7f7      	b.n	801232c <memmove+0x24>

0801233c <_realloc_r>:
 801233c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012340:	4680      	mov	r8, r0
 8012342:	4614      	mov	r4, r2
 8012344:	460e      	mov	r6, r1
 8012346:	b921      	cbnz	r1, 8012352 <_realloc_r+0x16>
 8012348:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801234c:	4611      	mov	r1, r2
 801234e:	f7fb bf8b 	b.w	800e268 <_malloc_r>
 8012352:	b92a      	cbnz	r2, 8012360 <_realloc_r+0x24>
 8012354:	f7fb ff1c 	bl	800e190 <_free_r>
 8012358:	4625      	mov	r5, r4
 801235a:	4628      	mov	r0, r5
 801235c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012360:	f000 f98d 	bl	801267e <_malloc_usable_size_r>
 8012364:	4284      	cmp	r4, r0
 8012366:	4607      	mov	r7, r0
 8012368:	d802      	bhi.n	8012370 <_realloc_r+0x34>
 801236a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801236e:	d812      	bhi.n	8012396 <_realloc_r+0x5a>
 8012370:	4621      	mov	r1, r4
 8012372:	4640      	mov	r0, r8
 8012374:	f7fb ff78 	bl	800e268 <_malloc_r>
 8012378:	4605      	mov	r5, r0
 801237a:	2800      	cmp	r0, #0
 801237c:	d0ed      	beq.n	801235a <_realloc_r+0x1e>
 801237e:	42bc      	cmp	r4, r7
 8012380:	4622      	mov	r2, r4
 8012382:	4631      	mov	r1, r6
 8012384:	bf28      	it	cs
 8012386:	463a      	movcs	r2, r7
 8012388:	f7ff f878 	bl	801147c <memcpy>
 801238c:	4631      	mov	r1, r6
 801238e:	4640      	mov	r0, r8
 8012390:	f7fb fefe 	bl	800e190 <_free_r>
 8012394:	e7e1      	b.n	801235a <_realloc_r+0x1e>
 8012396:	4635      	mov	r5, r6
 8012398:	e7df      	b.n	801235a <_realloc_r+0x1e>

0801239a <__sfputc_r>:
 801239a:	6893      	ldr	r3, [r2, #8]
 801239c:	3b01      	subs	r3, #1
 801239e:	2b00      	cmp	r3, #0
 80123a0:	b410      	push	{r4}
 80123a2:	6093      	str	r3, [r2, #8]
 80123a4:	da08      	bge.n	80123b8 <__sfputc_r+0x1e>
 80123a6:	6994      	ldr	r4, [r2, #24]
 80123a8:	42a3      	cmp	r3, r4
 80123aa:	db01      	blt.n	80123b0 <__sfputc_r+0x16>
 80123ac:	290a      	cmp	r1, #10
 80123ae:	d103      	bne.n	80123b8 <__sfputc_r+0x1e>
 80123b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80123b4:	f7fd bb84 	b.w	800fac0 <__swbuf_r>
 80123b8:	6813      	ldr	r3, [r2, #0]
 80123ba:	1c58      	adds	r0, r3, #1
 80123bc:	6010      	str	r0, [r2, #0]
 80123be:	7019      	strb	r1, [r3, #0]
 80123c0:	4608      	mov	r0, r1
 80123c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80123c6:	4770      	bx	lr

080123c8 <__sfputs_r>:
 80123c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80123ca:	4606      	mov	r6, r0
 80123cc:	460f      	mov	r7, r1
 80123ce:	4614      	mov	r4, r2
 80123d0:	18d5      	adds	r5, r2, r3
 80123d2:	42ac      	cmp	r4, r5
 80123d4:	d101      	bne.n	80123da <__sfputs_r+0x12>
 80123d6:	2000      	movs	r0, #0
 80123d8:	e007      	b.n	80123ea <__sfputs_r+0x22>
 80123da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80123de:	463a      	mov	r2, r7
 80123e0:	4630      	mov	r0, r6
 80123e2:	f7ff ffda 	bl	801239a <__sfputc_r>
 80123e6:	1c43      	adds	r3, r0, #1
 80123e8:	d1f3      	bne.n	80123d2 <__sfputs_r+0xa>
 80123ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080123ec <_vfiprintf_r>:
 80123ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123f0:	460d      	mov	r5, r1
 80123f2:	b09d      	sub	sp, #116	; 0x74
 80123f4:	4614      	mov	r4, r2
 80123f6:	4698      	mov	r8, r3
 80123f8:	4606      	mov	r6, r0
 80123fa:	b118      	cbz	r0, 8012404 <_vfiprintf_r+0x18>
 80123fc:	6983      	ldr	r3, [r0, #24]
 80123fe:	b90b      	cbnz	r3, 8012404 <_vfiprintf_r+0x18>
 8012400:	f7fe fbb2 	bl	8010b68 <__sinit>
 8012404:	4b89      	ldr	r3, [pc, #548]	; (801262c <_vfiprintf_r+0x240>)
 8012406:	429d      	cmp	r5, r3
 8012408:	d11b      	bne.n	8012442 <_vfiprintf_r+0x56>
 801240a:	6875      	ldr	r5, [r6, #4]
 801240c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801240e:	07d9      	lsls	r1, r3, #31
 8012410:	d405      	bmi.n	801241e <_vfiprintf_r+0x32>
 8012412:	89ab      	ldrh	r3, [r5, #12]
 8012414:	059a      	lsls	r2, r3, #22
 8012416:	d402      	bmi.n	801241e <_vfiprintf_r+0x32>
 8012418:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801241a:	f7fe ffb6 	bl	801138a <__retarget_lock_acquire_recursive>
 801241e:	89ab      	ldrh	r3, [r5, #12]
 8012420:	071b      	lsls	r3, r3, #28
 8012422:	d501      	bpl.n	8012428 <_vfiprintf_r+0x3c>
 8012424:	692b      	ldr	r3, [r5, #16]
 8012426:	b9eb      	cbnz	r3, 8012464 <_vfiprintf_r+0x78>
 8012428:	4629      	mov	r1, r5
 801242a:	4630      	mov	r0, r6
 801242c:	f7fd fb9a 	bl	800fb64 <__swsetup_r>
 8012430:	b1c0      	cbz	r0, 8012464 <_vfiprintf_r+0x78>
 8012432:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012434:	07dc      	lsls	r4, r3, #31
 8012436:	d50e      	bpl.n	8012456 <_vfiprintf_r+0x6a>
 8012438:	f04f 30ff 	mov.w	r0, #4294967295
 801243c:	b01d      	add	sp, #116	; 0x74
 801243e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012442:	4b7b      	ldr	r3, [pc, #492]	; (8012630 <_vfiprintf_r+0x244>)
 8012444:	429d      	cmp	r5, r3
 8012446:	d101      	bne.n	801244c <_vfiprintf_r+0x60>
 8012448:	68b5      	ldr	r5, [r6, #8]
 801244a:	e7df      	b.n	801240c <_vfiprintf_r+0x20>
 801244c:	4b79      	ldr	r3, [pc, #484]	; (8012634 <_vfiprintf_r+0x248>)
 801244e:	429d      	cmp	r5, r3
 8012450:	bf08      	it	eq
 8012452:	68f5      	ldreq	r5, [r6, #12]
 8012454:	e7da      	b.n	801240c <_vfiprintf_r+0x20>
 8012456:	89ab      	ldrh	r3, [r5, #12]
 8012458:	0598      	lsls	r0, r3, #22
 801245a:	d4ed      	bmi.n	8012438 <_vfiprintf_r+0x4c>
 801245c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801245e:	f7fe ff95 	bl	801138c <__retarget_lock_release_recursive>
 8012462:	e7e9      	b.n	8012438 <_vfiprintf_r+0x4c>
 8012464:	2300      	movs	r3, #0
 8012466:	9309      	str	r3, [sp, #36]	; 0x24
 8012468:	2320      	movs	r3, #32
 801246a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801246e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012472:	2330      	movs	r3, #48	; 0x30
 8012474:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012638 <_vfiprintf_r+0x24c>
 8012478:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801247c:	f04f 0901 	mov.w	r9, #1
 8012480:	4623      	mov	r3, r4
 8012482:	469a      	mov	sl, r3
 8012484:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012488:	b10a      	cbz	r2, 801248e <_vfiprintf_r+0xa2>
 801248a:	2a25      	cmp	r2, #37	; 0x25
 801248c:	d1f9      	bne.n	8012482 <_vfiprintf_r+0x96>
 801248e:	ebba 0b04 	subs.w	fp, sl, r4
 8012492:	d00b      	beq.n	80124ac <_vfiprintf_r+0xc0>
 8012494:	465b      	mov	r3, fp
 8012496:	4622      	mov	r2, r4
 8012498:	4629      	mov	r1, r5
 801249a:	4630      	mov	r0, r6
 801249c:	f7ff ff94 	bl	80123c8 <__sfputs_r>
 80124a0:	3001      	adds	r0, #1
 80124a2:	f000 80aa 	beq.w	80125fa <_vfiprintf_r+0x20e>
 80124a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80124a8:	445a      	add	r2, fp
 80124aa:	9209      	str	r2, [sp, #36]	; 0x24
 80124ac:	f89a 3000 	ldrb.w	r3, [sl]
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	f000 80a2 	beq.w	80125fa <_vfiprintf_r+0x20e>
 80124b6:	2300      	movs	r3, #0
 80124b8:	f04f 32ff 	mov.w	r2, #4294967295
 80124bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80124c0:	f10a 0a01 	add.w	sl, sl, #1
 80124c4:	9304      	str	r3, [sp, #16]
 80124c6:	9307      	str	r3, [sp, #28]
 80124c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80124cc:	931a      	str	r3, [sp, #104]	; 0x68
 80124ce:	4654      	mov	r4, sl
 80124d0:	2205      	movs	r2, #5
 80124d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80124d6:	4858      	ldr	r0, [pc, #352]	; (8012638 <_vfiprintf_r+0x24c>)
 80124d8:	f7ed fe9a 	bl	8000210 <memchr>
 80124dc:	9a04      	ldr	r2, [sp, #16]
 80124de:	b9d8      	cbnz	r0, 8012518 <_vfiprintf_r+0x12c>
 80124e0:	06d1      	lsls	r1, r2, #27
 80124e2:	bf44      	itt	mi
 80124e4:	2320      	movmi	r3, #32
 80124e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80124ea:	0713      	lsls	r3, r2, #28
 80124ec:	bf44      	itt	mi
 80124ee:	232b      	movmi	r3, #43	; 0x2b
 80124f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80124f4:	f89a 3000 	ldrb.w	r3, [sl]
 80124f8:	2b2a      	cmp	r3, #42	; 0x2a
 80124fa:	d015      	beq.n	8012528 <_vfiprintf_r+0x13c>
 80124fc:	9a07      	ldr	r2, [sp, #28]
 80124fe:	4654      	mov	r4, sl
 8012500:	2000      	movs	r0, #0
 8012502:	f04f 0c0a 	mov.w	ip, #10
 8012506:	4621      	mov	r1, r4
 8012508:	f811 3b01 	ldrb.w	r3, [r1], #1
 801250c:	3b30      	subs	r3, #48	; 0x30
 801250e:	2b09      	cmp	r3, #9
 8012510:	d94e      	bls.n	80125b0 <_vfiprintf_r+0x1c4>
 8012512:	b1b0      	cbz	r0, 8012542 <_vfiprintf_r+0x156>
 8012514:	9207      	str	r2, [sp, #28]
 8012516:	e014      	b.n	8012542 <_vfiprintf_r+0x156>
 8012518:	eba0 0308 	sub.w	r3, r0, r8
 801251c:	fa09 f303 	lsl.w	r3, r9, r3
 8012520:	4313      	orrs	r3, r2
 8012522:	9304      	str	r3, [sp, #16]
 8012524:	46a2      	mov	sl, r4
 8012526:	e7d2      	b.n	80124ce <_vfiprintf_r+0xe2>
 8012528:	9b03      	ldr	r3, [sp, #12]
 801252a:	1d19      	adds	r1, r3, #4
 801252c:	681b      	ldr	r3, [r3, #0]
 801252e:	9103      	str	r1, [sp, #12]
 8012530:	2b00      	cmp	r3, #0
 8012532:	bfbb      	ittet	lt
 8012534:	425b      	neglt	r3, r3
 8012536:	f042 0202 	orrlt.w	r2, r2, #2
 801253a:	9307      	strge	r3, [sp, #28]
 801253c:	9307      	strlt	r3, [sp, #28]
 801253e:	bfb8      	it	lt
 8012540:	9204      	strlt	r2, [sp, #16]
 8012542:	7823      	ldrb	r3, [r4, #0]
 8012544:	2b2e      	cmp	r3, #46	; 0x2e
 8012546:	d10c      	bne.n	8012562 <_vfiprintf_r+0x176>
 8012548:	7863      	ldrb	r3, [r4, #1]
 801254a:	2b2a      	cmp	r3, #42	; 0x2a
 801254c:	d135      	bne.n	80125ba <_vfiprintf_r+0x1ce>
 801254e:	9b03      	ldr	r3, [sp, #12]
 8012550:	1d1a      	adds	r2, r3, #4
 8012552:	681b      	ldr	r3, [r3, #0]
 8012554:	9203      	str	r2, [sp, #12]
 8012556:	2b00      	cmp	r3, #0
 8012558:	bfb8      	it	lt
 801255a:	f04f 33ff 	movlt.w	r3, #4294967295
 801255e:	3402      	adds	r4, #2
 8012560:	9305      	str	r3, [sp, #20]
 8012562:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012648 <_vfiprintf_r+0x25c>
 8012566:	7821      	ldrb	r1, [r4, #0]
 8012568:	2203      	movs	r2, #3
 801256a:	4650      	mov	r0, sl
 801256c:	f7ed fe50 	bl	8000210 <memchr>
 8012570:	b140      	cbz	r0, 8012584 <_vfiprintf_r+0x198>
 8012572:	2340      	movs	r3, #64	; 0x40
 8012574:	eba0 000a 	sub.w	r0, r0, sl
 8012578:	fa03 f000 	lsl.w	r0, r3, r0
 801257c:	9b04      	ldr	r3, [sp, #16]
 801257e:	4303      	orrs	r3, r0
 8012580:	3401      	adds	r4, #1
 8012582:	9304      	str	r3, [sp, #16]
 8012584:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012588:	482c      	ldr	r0, [pc, #176]	; (801263c <_vfiprintf_r+0x250>)
 801258a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801258e:	2206      	movs	r2, #6
 8012590:	f7ed fe3e 	bl	8000210 <memchr>
 8012594:	2800      	cmp	r0, #0
 8012596:	d03f      	beq.n	8012618 <_vfiprintf_r+0x22c>
 8012598:	4b29      	ldr	r3, [pc, #164]	; (8012640 <_vfiprintf_r+0x254>)
 801259a:	bb1b      	cbnz	r3, 80125e4 <_vfiprintf_r+0x1f8>
 801259c:	9b03      	ldr	r3, [sp, #12]
 801259e:	3307      	adds	r3, #7
 80125a0:	f023 0307 	bic.w	r3, r3, #7
 80125a4:	3308      	adds	r3, #8
 80125a6:	9303      	str	r3, [sp, #12]
 80125a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80125aa:	443b      	add	r3, r7
 80125ac:	9309      	str	r3, [sp, #36]	; 0x24
 80125ae:	e767      	b.n	8012480 <_vfiprintf_r+0x94>
 80125b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80125b4:	460c      	mov	r4, r1
 80125b6:	2001      	movs	r0, #1
 80125b8:	e7a5      	b.n	8012506 <_vfiprintf_r+0x11a>
 80125ba:	2300      	movs	r3, #0
 80125bc:	3401      	adds	r4, #1
 80125be:	9305      	str	r3, [sp, #20]
 80125c0:	4619      	mov	r1, r3
 80125c2:	f04f 0c0a 	mov.w	ip, #10
 80125c6:	4620      	mov	r0, r4
 80125c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80125cc:	3a30      	subs	r2, #48	; 0x30
 80125ce:	2a09      	cmp	r2, #9
 80125d0:	d903      	bls.n	80125da <_vfiprintf_r+0x1ee>
 80125d2:	2b00      	cmp	r3, #0
 80125d4:	d0c5      	beq.n	8012562 <_vfiprintf_r+0x176>
 80125d6:	9105      	str	r1, [sp, #20]
 80125d8:	e7c3      	b.n	8012562 <_vfiprintf_r+0x176>
 80125da:	fb0c 2101 	mla	r1, ip, r1, r2
 80125de:	4604      	mov	r4, r0
 80125e0:	2301      	movs	r3, #1
 80125e2:	e7f0      	b.n	80125c6 <_vfiprintf_r+0x1da>
 80125e4:	ab03      	add	r3, sp, #12
 80125e6:	9300      	str	r3, [sp, #0]
 80125e8:	462a      	mov	r2, r5
 80125ea:	4b16      	ldr	r3, [pc, #88]	; (8012644 <_vfiprintf_r+0x258>)
 80125ec:	a904      	add	r1, sp, #16
 80125ee:	4630      	mov	r0, r6
 80125f0:	f7fb ff4e 	bl	800e490 <_printf_float>
 80125f4:	4607      	mov	r7, r0
 80125f6:	1c78      	adds	r0, r7, #1
 80125f8:	d1d6      	bne.n	80125a8 <_vfiprintf_r+0x1bc>
 80125fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80125fc:	07d9      	lsls	r1, r3, #31
 80125fe:	d405      	bmi.n	801260c <_vfiprintf_r+0x220>
 8012600:	89ab      	ldrh	r3, [r5, #12]
 8012602:	059a      	lsls	r2, r3, #22
 8012604:	d402      	bmi.n	801260c <_vfiprintf_r+0x220>
 8012606:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012608:	f7fe fec0 	bl	801138c <__retarget_lock_release_recursive>
 801260c:	89ab      	ldrh	r3, [r5, #12]
 801260e:	065b      	lsls	r3, r3, #25
 8012610:	f53f af12 	bmi.w	8012438 <_vfiprintf_r+0x4c>
 8012614:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012616:	e711      	b.n	801243c <_vfiprintf_r+0x50>
 8012618:	ab03      	add	r3, sp, #12
 801261a:	9300      	str	r3, [sp, #0]
 801261c:	462a      	mov	r2, r5
 801261e:	4b09      	ldr	r3, [pc, #36]	; (8012644 <_vfiprintf_r+0x258>)
 8012620:	a904      	add	r1, sp, #16
 8012622:	4630      	mov	r0, r6
 8012624:	f7fc f9d8 	bl	800e9d8 <_printf_i>
 8012628:	e7e4      	b.n	80125f4 <_vfiprintf_r+0x208>
 801262a:	bf00      	nop
 801262c:	080202ec 	.word	0x080202ec
 8012630:	0802030c 	.word	0x0802030c
 8012634:	080202cc 	.word	0x080202cc
 8012638:	08020504 	.word	0x08020504
 801263c:	0802050e 	.word	0x0802050e
 8012640:	0800e491 	.word	0x0800e491
 8012644:	080123c9 	.word	0x080123c9
 8012648:	0802050a 	.word	0x0802050a

0801264c <_read_r>:
 801264c:	b538      	push	{r3, r4, r5, lr}
 801264e:	4d07      	ldr	r5, [pc, #28]	; (801266c <_read_r+0x20>)
 8012650:	4604      	mov	r4, r0
 8012652:	4608      	mov	r0, r1
 8012654:	4611      	mov	r1, r2
 8012656:	2200      	movs	r2, #0
 8012658:	602a      	str	r2, [r5, #0]
 801265a:	461a      	mov	r2, r3
 801265c:	f7ee ffb8 	bl	80015d0 <_read>
 8012660:	1c43      	adds	r3, r0, #1
 8012662:	d102      	bne.n	801266a <_read_r+0x1e>
 8012664:	682b      	ldr	r3, [r5, #0]
 8012666:	b103      	cbz	r3, 801266a <_read_r+0x1e>
 8012668:	6023      	str	r3, [r4, #0]
 801266a:	bd38      	pop	{r3, r4, r5, pc}
 801266c:	2000cec8 	.word	0x2000cec8

08012670 <abort>:
 8012670:	b508      	push	{r3, lr}
 8012672:	2006      	movs	r0, #6
 8012674:	f000 f834 	bl	80126e0 <raise>
 8012678:	2001      	movs	r0, #1
 801267a:	f7ee ff9f 	bl	80015bc <_exit>

0801267e <_malloc_usable_size_r>:
 801267e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012682:	1f18      	subs	r0, r3, #4
 8012684:	2b00      	cmp	r3, #0
 8012686:	bfbc      	itt	lt
 8012688:	580b      	ldrlt	r3, [r1, r0]
 801268a:	18c0      	addlt	r0, r0, r3
 801268c:	4770      	bx	lr

0801268e <_raise_r>:
 801268e:	291f      	cmp	r1, #31
 8012690:	b538      	push	{r3, r4, r5, lr}
 8012692:	4604      	mov	r4, r0
 8012694:	460d      	mov	r5, r1
 8012696:	d904      	bls.n	80126a2 <_raise_r+0x14>
 8012698:	2316      	movs	r3, #22
 801269a:	6003      	str	r3, [r0, #0]
 801269c:	f04f 30ff 	mov.w	r0, #4294967295
 80126a0:	bd38      	pop	{r3, r4, r5, pc}
 80126a2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80126a4:	b112      	cbz	r2, 80126ac <_raise_r+0x1e>
 80126a6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80126aa:	b94b      	cbnz	r3, 80126c0 <_raise_r+0x32>
 80126ac:	4620      	mov	r0, r4
 80126ae:	f000 f831 	bl	8012714 <_getpid_r>
 80126b2:	462a      	mov	r2, r5
 80126b4:	4601      	mov	r1, r0
 80126b6:	4620      	mov	r0, r4
 80126b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80126bc:	f000 b818 	b.w	80126f0 <_kill_r>
 80126c0:	2b01      	cmp	r3, #1
 80126c2:	d00a      	beq.n	80126da <_raise_r+0x4c>
 80126c4:	1c59      	adds	r1, r3, #1
 80126c6:	d103      	bne.n	80126d0 <_raise_r+0x42>
 80126c8:	2316      	movs	r3, #22
 80126ca:	6003      	str	r3, [r0, #0]
 80126cc:	2001      	movs	r0, #1
 80126ce:	e7e7      	b.n	80126a0 <_raise_r+0x12>
 80126d0:	2400      	movs	r4, #0
 80126d2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80126d6:	4628      	mov	r0, r5
 80126d8:	4798      	blx	r3
 80126da:	2000      	movs	r0, #0
 80126dc:	e7e0      	b.n	80126a0 <_raise_r+0x12>
	...

080126e0 <raise>:
 80126e0:	4b02      	ldr	r3, [pc, #8]	; (80126ec <raise+0xc>)
 80126e2:	4601      	mov	r1, r0
 80126e4:	6818      	ldr	r0, [r3, #0]
 80126e6:	f7ff bfd2 	b.w	801268e <_raise_r>
 80126ea:	bf00      	nop
 80126ec:	200000c8 	.word	0x200000c8

080126f0 <_kill_r>:
 80126f0:	b538      	push	{r3, r4, r5, lr}
 80126f2:	4d07      	ldr	r5, [pc, #28]	; (8012710 <_kill_r+0x20>)
 80126f4:	2300      	movs	r3, #0
 80126f6:	4604      	mov	r4, r0
 80126f8:	4608      	mov	r0, r1
 80126fa:	4611      	mov	r1, r2
 80126fc:	602b      	str	r3, [r5, #0]
 80126fe:	f7ee ff4d 	bl	800159c <_kill>
 8012702:	1c43      	adds	r3, r0, #1
 8012704:	d102      	bne.n	801270c <_kill_r+0x1c>
 8012706:	682b      	ldr	r3, [r5, #0]
 8012708:	b103      	cbz	r3, 801270c <_kill_r+0x1c>
 801270a:	6023      	str	r3, [r4, #0]
 801270c:	bd38      	pop	{r3, r4, r5, pc}
 801270e:	bf00      	nop
 8012710:	2000cec8 	.word	0x2000cec8

08012714 <_getpid_r>:
 8012714:	f7ee bf3a 	b.w	800158c <_getpid>

08012718 <_init>:
 8012718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801271a:	bf00      	nop
 801271c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801271e:	bc08      	pop	{r3}
 8012720:	469e      	mov	lr, r3
 8012722:	4770      	bx	lr

08012724 <_fini>:
 8012724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012726:	bf00      	nop
 8012728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801272a:	bc08      	pop	{r3}
 801272c:	469e      	mov	lr, r3
 801272e:	4770      	bx	lr
