Error loading vcs/2020.12-SP2-1

To prevent this in the future, Consider changing or unsetting the
SW_VCS variable.  This variable is likely to have been set in
the ~/.cshrc or ~/.software files.

Even better, try using environment modules described at
http://www.engin.umich.edu/caen/software/modules
In particular, execute these commands to run the default version:
  module load vcs
  vcs
(or use vcs/<version> in the module load command)
These versions are available (module avail vcs):
/usr/caen/misc/modules:
vcs/2017.03-SP1
vcs/2017.12-SP2-1
vcs/2020.03-SP1
vcs/2020.12-SP2-1
vcs/2022.06
vcs/2023.12-SP2-1

Would you like to try to run the default version of vcs (y/n)

Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'test/testbench.sv'
Parsing design file 'verilog/QR_decomp4.sv'
Parsing design file 'verilog/matmul.sv'
Parsing design file 'verilog/fp_add.sv'
Parsing design file 'verilog/fp_mul.sv'
Parsing design file 'verilog/givens_matrix.sv'
Parsing design file 'verilog/givens_rotation.sv'
Parsing design file 'verilog/transpose.sv'
Parsing design file 'verilog/inv_sqrt.sv'
Parsing design file 'verilog/delay_fp.sv'
Top Level Modules:
       testbench
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
verilog/inv_sqrt.sv, 143
inv_sqrt, "delay_fp #(.DELAY(9), .DATA_WIDTH(I_DATA)) delay_i( .clk (clk),  .reset (reset),  .enable (enable_ff),  .in (i_ff),  .out (i_delay_9),  .out_valid (i_delay_9_valid));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
8 modules and 0 UDP read.
recompiling module testbench
recompiling module QR_decomp4
recompiling module matmul
recompiling module fp_add
recompiling module fp_mul
recompiling module givens_matrix
recompiling module givens_rotation
recompiling module transpose
All of 8 modules done
make[1]: Entering directory '/home/tairong/Downloads/mimo-ofdm/csrc'
make[1]: Leaving directory '/home/tairong/Downloads/mimo-ofdm/csrc'
make[1]: Entering directory '/home/tairong/Downloads/mimo-ofdm/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/caen/vcs-2023.12-SP2-1/linux64/lib -L/usr/caen/vcs-2023.12-SP2-1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _186383_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative -lreversedebug /usr/caen/vcs-2023.12-SP2-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/caen/vcs-2023.12-SP2-1/linux64/lib/vcs_save_restore_new.o /usr/caen/verdi-2023.12-SP2-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/tairong/Downloads/mimo-ofdm/csrc'
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
