static T_1 F_1 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_4 )\r\n{\r\nreturn F_2 ( V_4 ) ;\r\n}\r\nstatic void F_3 ( struct V_1 * V_2 , T_1 V_3 ,\r\nT_1 V_4 , T_1 V_5 )\r\n{\r\nF_4 ( V_4 , V_5 ) ;\r\n}\r\nstatic void F_5 ( struct V_1 * V_2 ,\r\nstruct V_6 * V_7 , T_2 V_8 )\r\n{\r\nstruct V_9 * V_10 ;\r\nstruct V_11 * V_11 ;\r\nstruct V_12 * V_13 ;\r\nint V_14 = 0 ;\r\nif ( ! V_7 )\r\nreturn;\r\nif ( V_2 -> V_15 . V_16 ) {\r\nF_6 (encoder, &rdev->ddev->mode_config.encoder_list, head) {\r\nif ( F_7 ( V_10 ) ) {\r\nV_11 = F_8 ( V_10 ) ;\r\nV_13 = V_11 -> V_17 ;\r\nif ( V_13 -> V_7 == V_7 )\r\nV_14 ++ ;\r\n}\r\n}\r\nif ( ( V_14 > 1 ) && ( V_8 == 0 ) )\r\nreturn;\r\n}\r\nif ( V_2 -> V_18 . V_19 -> V_20 )\r\nV_2 -> V_18 . V_19 -> V_20 ( V_2 , V_7 , V_8 ) ;\r\n}\r\nstatic void F_9 ( struct V_1 * V_2 )\r\n{\r\nif ( F_10 ( V_2 ) ) {\r\nV_2 -> V_18 . V_19 = & V_21 ;\r\nV_2 -> V_18 . V_22 = & V_23 ;\r\nV_2 -> V_18 . V_24 = & V_25 ;\r\n} else if ( F_11 ( V_2 ) ) {\r\nV_2 -> V_18 . V_19 = & V_26 ;\r\nV_2 -> V_18 . V_22 = & V_27 ;\r\nV_2 -> V_18 . V_24 = & V_28 ;\r\n} else if ( F_12 ( V_2 ) ) {\r\nV_2 -> V_18 . V_19 = & V_29 ;\r\nV_2 -> V_18 . V_22 = & V_30 ;\r\nV_2 -> V_18 . V_24 = & V_31 ;\r\n} else {\r\nV_2 -> V_18 . V_19 = & V_32 ;\r\nV_2 -> V_18 . V_22 = & V_33 ;\r\nV_2 -> V_18 . V_24 = 0 ;\r\n}\r\n}\r\nstatic int F_13 ( struct V_1 * V_2 )\r\n{\r\nreturn F_14 ( V_2 ) && ! F_15 ( V_2 ) ;\r\n}\r\nint F_16 ( struct V_1 * V_2 )\r\n{\r\nint V_34 ;\r\nif ( ! V_35 || ! F_13 ( V_2 ) )\r\nreturn 0 ;\r\nV_2 -> V_18 . V_36 = true ;\r\nif ( F_17 ( V_2 ) )\r\nV_2 -> V_18 . V_37 = 3 ;\r\nelse if ( F_18 ( V_2 ) )\r\nV_2 -> V_18 . V_37 = 7 ;\r\nelse if ( F_19 ( V_2 ) )\r\nV_2 -> V_18 . V_37 = 7 ;\r\nelse if ( F_20 ( V_2 ) )\r\nV_2 -> V_18 . V_37 = 2 ;\r\nelse if ( F_21 ( V_2 ) )\r\nV_2 -> V_18 . V_37 = 6 ;\r\nelse if ( F_10 ( V_2 ) )\r\nV_2 -> V_18 . V_37 = 6 ;\r\nelse\r\nV_2 -> V_18 . V_37 = 1 ;\r\nfor ( V_34 = 0 ; V_34 < V_2 -> V_18 . V_37 ; V_34 ++ ) {\r\nV_2 -> V_18 . V_7 [ V_34 ] . V_38 = - 1 ;\r\nV_2 -> V_18 . V_7 [ V_34 ] . V_39 = - 1 ;\r\nV_2 -> V_18 . V_7 [ V_34 ] . V_40 = - 1 ;\r\nV_2 -> V_18 . V_7 [ V_34 ] . V_41 = 0 ;\r\nV_2 -> V_18 . V_7 [ V_34 ] . V_42 = 0 ;\r\nV_2 -> V_18 . V_7 [ V_34 ] . V_43 = false ;\r\nV_2 -> V_18 . V_7 [ V_34 ] . V_3 = V_44 [ V_34 ] ;\r\nV_2 -> V_18 . V_7 [ V_34 ] . V_45 = V_34 ;\r\n}\r\nF_9 ( V_2 ) ;\r\nfor ( V_34 = 0 ; V_34 < V_2 -> V_18 . V_37 ; V_34 ++ )\r\nF_5 ( V_2 , & V_2 -> V_18 . V_7 [ V_34 ] , 0 ) ;\r\nreturn 0 ;\r\n}\r\nT_1 F_22 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_4 )\r\n{\r\nif ( V_2 -> V_18 . V_19 -> V_46 )\r\nreturn V_2 -> V_18 . V_19 -> V_46 ( V_2 , V_3 , V_4 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_23 ( struct V_1 * V_2 , T_1 V_3 ,\r\nT_1 V_4 , T_1 V_5 )\r\n{\r\nif ( V_2 -> V_18 . V_19 -> V_47 )\r\nV_2 -> V_18 . V_19 -> V_47 ( V_2 , V_3 , V_4 , V_5 ) ;\r\n}\r\nstatic void F_24 ( struct V_9 * V_10 )\r\n{\r\nstruct V_48 * V_49 = F_25 ( V_10 ) ;\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nstruct V_50 * V_51 ;\r\nint V_52 ;\r\nif ( ! V_49 )\r\nreturn;\r\nV_52 = F_26 ( F_27 ( V_49 ) , & V_51 ) ;\r\nif ( V_52 <= 0 ) {\r\nF_28 ( L_1 , V_52 ) ;\r\nreturn;\r\n}\r\nF_29 ( ! V_51 ) ;\r\nif ( V_11 -> V_18 && V_11 -> V_18 -> V_53 )\r\nV_11 -> V_18 -> V_53 ( V_10 , V_51 , V_52 ) ;\r\nF_30 ( V_51 ) ;\r\n}\r\nstatic void F_31 ( struct V_9 * V_10 )\r\n{\r\nstruct V_48 * V_49 = F_25 ( V_10 ) ;\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nT_2 * V_54 = NULL ;\r\nint V_52 ;\r\nif ( ! V_49 )\r\nreturn;\r\nV_52 = F_32 ( F_27 ( V_49 ) ,\r\n& V_54 ) ;\r\nif ( V_52 < 0 ) {\r\nF_33 ( L_2 ,\r\nV_52 ) ;\r\nV_52 = 0 ;\r\n}\r\nif ( V_11 -> V_18 && V_11 -> V_18 -> V_55 )\r\nV_11 -> V_18 -> V_55 ( V_10 , V_54 , V_52 ) ;\r\nF_30 ( V_54 ) ;\r\n}\r\nstatic void F_34 ( struct V_9 * V_10 ,\r\nstruct V_56 * V_57 )\r\n{\r\nstruct V_48 * V_49 = F_25 ( V_10 ) ;\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nif ( ! V_49 )\r\nreturn;\r\nif ( V_11 -> V_18 && V_11 -> V_18 -> V_58 )\r\nV_11 -> V_18 -> V_58 ( V_10 , V_49 , V_57 ) ;\r\n}\r\nstruct V_6 * F_35 ( struct V_9 * V_10 )\r\n{\r\nstruct V_1 * V_2 = V_10 -> V_59 -> V_60 ;\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nif ( V_11 -> V_18 && V_11 -> V_18 -> V_61 )\r\nreturn V_11 -> V_18 -> V_61 ( V_2 ) ;\r\nreturn NULL ;\r\n}\r\nstatic void F_36 ( struct V_9 * V_10 )\r\n{\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nif ( V_11 -> V_18 && V_11 -> V_18 -> V_62 )\r\nV_11 -> V_18 -> V_62 ( V_10 ) ;\r\n}\r\nvoid F_37 ( struct V_48 * V_49 ,\r\nstruct V_9 * V_10 ,\r\nenum V_63 V_64 )\r\n{\r\nstruct V_65 * V_59 = V_49 -> V_59 ;\r\nstruct V_1 * V_2 = V_59 -> V_60 ;\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nstruct V_12 * V_13 ;\r\nif ( ! F_13 ( V_2 ) )\r\nreturn;\r\nif ( ! F_7 ( V_10 ) )\r\nreturn;\r\nV_13 = V_11 -> V_17 ;\r\nif ( V_64 == V_66 ) {\r\nif ( V_49 -> V_67 == V_68 ) {\r\nstruct V_69 * V_69 = F_38 ( V_49 ) ;\r\nif ( F_39 ( V_69 ) ==\r\nV_70 )\r\nV_11 -> V_18 = V_2 -> V_18 . V_24 ;\r\nelse\r\nV_11 -> V_18 = V_2 -> V_18 . V_22 ;\r\n} else {\r\nV_11 -> V_18 = V_2 -> V_18 . V_22 ;\r\n}\r\nif ( F_40 ( F_27 ( V_49 ) ) ) {\r\nif ( ! V_13 -> V_7 )\r\nV_13 -> V_7 = F_35 ( V_10 ) ;\r\nF_5 ( V_2 , V_13 -> V_7 , 0xf ) ;\r\n} else {\r\nF_5 ( V_2 , V_13 -> V_7 , 0 ) ;\r\nV_13 -> V_7 = NULL ;\r\n}\r\n} else {\r\nF_5 ( V_2 , V_13 -> V_7 , 0 ) ;\r\nV_13 -> V_7 = NULL ;\r\n}\r\n}\r\nvoid F_41 ( struct V_1 * V_2 )\r\n{\r\nint V_34 ;\r\nif ( ! V_2 -> V_18 . V_36 )\r\nreturn;\r\nfor ( V_34 = 0 ; V_34 < V_2 -> V_18 . V_37 ; V_34 ++ )\r\nF_5 ( V_2 , & V_2 -> V_18 . V_7 [ V_34 ] , 0 ) ;\r\nV_2 -> V_18 . V_36 = false ;\r\n}\r\nstatic void F_42 ( struct V_9 * V_10 , unsigned int clock )\r\n{\r\nstruct V_1 * V_2 = V_10 -> V_59 -> V_60 ;\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nstruct V_71 * V_72 = F_43 ( V_10 -> V_72 ) ;\r\nif ( V_11 -> V_18 && V_11 -> V_18 -> V_73 )\r\nV_11 -> V_18 -> V_73 ( V_2 , V_72 , clock ) ;\r\n}\r\nstatic int F_44 ( struct V_9 * V_10 ,\r\nstruct V_56 * V_57 )\r\n{\r\nstruct V_1 * V_2 = V_10 -> V_59 -> V_60 ;\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nstruct V_12 * V_13 = V_11 -> V_17 ;\r\nstruct V_48 * V_49 = F_25 ( V_10 ) ;\r\nT_2 V_74 [ V_75 + V_76 ] ;\r\nstruct V_77 V_78 ;\r\nint V_79 ;\r\nif ( ! V_49 )\r\nreturn - V_80 ;\r\nV_79 = F_45 ( & V_78 , V_57 ) ;\r\nif ( V_79 < 0 ) {\r\nF_28 ( L_3 , V_79 ) ;\r\nreturn V_79 ;\r\n}\r\nif ( V_11 -> V_81 != V_82 ) {\r\nif ( F_46 ( F_27 ( V_49 ) ) ) {\r\nif ( V_11 -> V_81 == V_83 )\r\nV_78 . V_84 = V_85 ;\r\nelse\r\nV_78 . V_84 = V_86 ;\r\n} else {\r\nV_78 . V_84 = V_87 ;\r\n}\r\n}\r\nV_79 = F_47 ( & V_78 , V_74 , sizeof( V_74 ) ) ;\r\nif ( V_79 < 0 ) {\r\nF_28 ( L_4 , V_79 ) ;\r\nreturn V_79 ;\r\n}\r\nif ( V_13 && V_13 -> V_88 && V_11 -> V_18 &&\r\nV_11 -> V_18 -> V_89 )\r\nV_11 -> V_18 -> V_89 ( V_2 , V_13 -> V_88 -> V_3 ,\r\nV_74 , sizeof( V_74 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_48 ( unsigned int clock , int * V_90 , int * V_91 , int V_92 )\r\n{\r\nint V_93 , V_94 ;\r\nunsigned long div , V_95 ;\r\nV_93 = 128 * V_92 ;\r\nV_94 = clock * 1000 ;\r\ndiv = F_49 ( V_93 , V_94 ) ;\r\nV_93 /= div ;\r\nV_94 /= div ;\r\nV_95 = ( ( 128 * V_92 / 1000 ) + ( V_93 - 1 ) ) / V_93 ;\r\nV_93 *= V_95 ;\r\nV_94 *= V_95 ;\r\nif ( V_93 < ( 128 * V_92 / 1500 ) )\r\nF_50 ( V_96 L_5 ) ;\r\nif ( V_93 > ( 128 * V_92 / 300 ) )\r\nF_50 ( V_96 L_6 ) ;\r\n* V_91 = V_93 ;\r\n* V_90 = V_94 ;\r\nF_33 ( L_7 ,\r\n* V_91 , * V_90 , V_92 ) ;\r\n}\r\nstatic const struct V_97 * F_51 ( unsigned int clock )\r\n{\r\nstatic struct V_97 V_98 ;\r\nT_2 V_34 ;\r\nstatic const struct V_97 V_99 [] = {\r\n{ 25175 , 4096 , 25175 , 28224 , 125875 , 6144 , 25175 } ,\r\n{ 25200 , 4096 , 25200 , 6272 , 28000 , 6144 , 25200 } ,\r\n{ 27000 , 4096 , 27000 , 6272 , 30000 , 6144 , 27000 } ,\r\n{ 27027 , 4096 , 27027 , 6272 , 30030 , 6144 , 27027 } ,\r\n{ 54000 , 4096 , 54000 , 6272 , 60000 , 6144 , 54000 } ,\r\n{ 54054 , 4096 , 54054 , 6272 , 60060 , 6144 , 54054 } ,\r\n{ 74176 , 4096 , 74176 , 5733 , 75335 , 6144 , 74176 } ,\r\n{ 74250 , 4096 , 74250 , 6272 , 82500 , 6144 , 74250 } ,\r\n{ 148352 , 4096 , 148352 , 5733 , 150670 , 6144 , 148352 } ,\r\n{ 148500 , 4096 , 148500 , 6272 , 165000 , 6144 , 148500 } ,\r\n} ;\r\nfor ( V_34 = 0 ; V_34 < F_52 ( V_99 ) ; V_34 ++ )\r\nif ( V_99 [ V_34 ] . clock == clock )\r\nreturn & V_99 [ V_34 ] ;\r\nF_48 ( clock , & V_98 . V_100 , & V_98 . V_101 , 32000 ) ;\r\nF_48 ( clock , & V_98 . V_102 , & V_98 . V_103 , 44100 ) ;\r\nF_48 ( clock , & V_98 . V_104 , & V_98 . V_105 , 48000 ) ;\r\nreturn & V_98 ;\r\n}\r\nstatic void F_53 ( struct V_9 * V_10 , unsigned int clock )\r\n{\r\nconst struct V_97 * V_106 = F_51 ( clock ) ;\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nstruct V_12 * V_13 = V_11 -> V_17 ;\r\nif ( ! V_13 || ! V_13 -> V_88 )\r\nreturn;\r\nif ( V_11 -> V_18 && V_11 -> V_18 -> V_107 )\r\nV_11 -> V_18 -> V_107 ( V_10 , V_13 -> V_88 -> V_3 , V_106 ) ;\r\n}\r\nstatic void F_54 ( struct V_9 * V_10 )\r\n{\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nstruct V_12 * V_13 = V_11 -> V_17 ;\r\nif ( ! V_13 || ! V_13 -> V_88 )\r\nreturn;\r\nif ( V_11 -> V_18 && V_11 -> V_18 -> V_108 )\r\nV_11 -> V_18 -> V_108 ( V_10 , V_13 -> V_88 -> V_3 ) ;\r\n}\r\nstatic void F_55 ( struct V_9 * V_10 )\r\n{\r\nint V_109 = 8 ;\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nstruct V_12 * V_13 = V_11 -> V_17 ;\r\nif ( ! V_13 || ! V_13 -> V_88 )\r\nreturn;\r\nif ( V_10 -> V_72 ) {\r\nstruct V_71 * V_71 = F_43 ( V_10 -> V_72 ) ;\r\nV_109 = V_71 -> V_109 ;\r\n}\r\nif ( V_11 -> V_18 && V_11 -> V_18 -> V_110 )\r\nV_11 -> V_18 -> V_110 ( V_10 , V_13 -> V_88 -> V_3 , V_109 ) ;\r\n}\r\nstatic void F_56 ( struct V_9 * V_10 )\r\n{\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nstruct V_12 * V_13 = V_11 -> V_17 ;\r\nif ( ! V_13 || ! V_13 -> V_88 )\r\nreturn;\r\nif ( V_11 -> V_18 && V_11 -> V_18 -> V_111 )\r\nV_11 -> V_18 -> V_111 ( V_10 , V_13 -> V_88 -> V_3 ) ;\r\n}\r\nstatic void F_57 ( struct V_9 * V_10 , bool V_112 )\r\n{\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nstruct V_12 * V_13 = V_11 -> V_17 ;\r\nif ( ! V_13 || ! V_13 -> V_88 )\r\nreturn;\r\nif ( V_11 -> V_18 && V_11 -> V_18 -> V_113 )\r\nV_11 -> V_18 -> V_113 ( V_10 , V_13 -> V_88 -> V_3 , V_112 ) ;\r\n}\r\nstatic void F_58 ( struct V_9 * V_10 ,\r\nstruct V_56 * V_57 )\r\n{\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nstruct V_12 * V_13 = V_11 -> V_17 ;\r\nstruct V_48 * V_49 = F_25 ( V_10 ) ;\r\nif ( ! V_13 || ! V_13 -> V_88 )\r\nreturn;\r\nif ( ! V_49 )\r\nreturn;\r\nif ( F_40 ( F_27 ( V_49 ) ) ) {\r\nF_57 ( V_10 , true ) ;\r\nF_31 ( V_10 ) ;\r\nF_24 ( V_10 ) ;\r\nF_34 ( V_10 , V_57 ) ;\r\nF_42 ( V_10 , V_57 -> clock ) ;\r\nF_54 ( V_10 ) ;\r\nF_55 ( V_10 ) ;\r\nF_53 ( V_10 , V_57 -> clock ) ;\r\nF_56 ( V_10 ) ;\r\nF_36 ( V_10 ) ;\r\nif ( F_44 ( V_10 , V_57 ) < 0 )\r\nreturn;\r\nF_57 ( V_10 , false ) ;\r\n} else {\r\nF_55 ( V_10 ) ;\r\nif ( F_44 ( V_10 , V_57 ) < 0 )\r\nreturn;\r\n}\r\n}\r\nstatic void F_59 ( struct V_9 * V_10 ,\r\nstruct V_56 * V_57 )\r\n{\r\nstruct V_65 * V_59 = V_10 -> V_59 ;\r\nstruct V_1 * V_2 = V_59 -> V_60 ;\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nstruct V_12 * V_13 = V_11 -> V_17 ;\r\nstruct V_48 * V_49 = F_25 ( V_10 ) ;\r\nstruct V_69 * V_69 = F_38 ( V_49 ) ;\r\nstruct V_114 * V_115 =\r\nV_69 -> V_116 ;\r\nif ( ! V_13 || ! V_13 -> V_88 )\r\nreturn;\r\nif ( ! V_49 )\r\nreturn;\r\nif ( F_40 ( F_27 ( V_49 ) ) ) {\r\nF_31 ( V_10 ) ;\r\nF_24 ( V_10 ) ;\r\nF_34 ( V_10 , V_57 ) ;\r\nif ( V_2 -> clock . V_117 || F_60 ( V_2 ) )\r\nF_42 ( V_10 , V_2 -> clock . V_118 * 10 ) ;\r\nelse\r\nF_42 ( V_10 , V_115 -> V_119 ) ;\r\nF_56 ( V_10 ) ;\r\nF_36 ( V_10 ) ;\r\nif ( F_44 ( V_10 , V_57 ) < 0 )\r\nreturn;\r\n}\r\n}\r\nvoid F_61 ( struct V_9 * V_10 ,\r\nstruct V_56 * V_57 )\r\n{\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nif ( V_11 -> V_18 && V_11 -> V_18 -> V_120 )\r\nV_11 -> V_18 -> V_120 ( V_10 , V_57 ) ;\r\n}\r\nvoid F_62 ( struct V_9 * V_10 , int V_57 )\r\n{\r\nstruct V_11 * V_11 = F_8 ( V_10 ) ;\r\nif ( V_11 -> V_18 && V_11 -> V_18 -> V_121 )\r\nV_11 -> V_18 -> V_121 ( V_10 , V_57 == V_122 ) ;\r\n}
