// Seed: 193259984
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45
);
  input wire id_45;
  input wire id_44;
  output wire id_43;
  input wire id_42;
  input wire id_41;
  inout wire id_40;
  input wire id_39;
  inout wire id_38;
  inout wire id_37;
  inout wire id_36;
  inout wire id_35;
  inout wire id_34;
  output wire id_33;
  inout wire id_32;
  output wire id_31;
  output wire id_30;
  output wire id_29;
  inout wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(1 ? -1 : -1 or negedge -1);
  assign id_30 = -1'b0;
  assign id_20 = id_12;
  assign id_31 = id_12;
endmodule
module module_1 #(
    parameter id_8 = 32'd89
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout logic [7:0] id_10;
  inout wire id_9;
  input wire _id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_7,
      id_4,
      id_13,
      id_6,
      id_3,
      id_9,
      id_2,
      id_1,
      id_1,
      id_3,
      id_2,
      id_6,
      id_11,
      id_9,
      id_4,
      id_7,
      id_7,
      id_11,
      id_13,
      id_1,
      id_13,
      id_9,
      id_7,
      id_4,
      id_12,
      id_9,
      id_12,
      id_1,
      id_7,
      id_9,
      id_5,
      id_9,
      id_9,
      id_13,
      id_13,
      id_13,
      id_2,
      id_9,
      id_6,
      id_13,
      id_1,
      id_6,
      id_3
  );
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_14 = -1'b0;
  always @(negedge id_6 or posedge id_14) id_14 = id_8;
  wire [-1 : -1] id_15;
  assign id_10[id_8 : 1] = id_10;
endmodule
