{"vcs1":{"timestamp_begin":1747211318.887366923, "rt":8.36, "ut":8.59, "st":0.62}}
{"vcselab":{"timestamp_begin":1747211327.329119150, "rt":0.48, "ut":0.29, "st":0.10}}
{"link":{"timestamp_begin":1747211327.881128732, "rt":0.47, "ut":0.17, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747211318.152058431}
{"VCS_COMP_START_TIME": 1747211318.152058431}
{"VCS_COMP_END_TIME": 1747211328.538833241}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483056}}
{"vcselab": {"peak_mem": 183884}}
