
NucleoF411RE_RHS_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050b0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000294  08005250  08005250  00006250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080054e4  080054e4  0000706c  2**0
                  CONTENTS
  4 .ARM          00000008  080054e4  080054e4  000064e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080054ec  080054ec  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080054ec  080054ec  000064ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080054f0  080054f0  000064f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080054f4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  2000006c  08005560  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b0  08005560  000072b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b095  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c5e  00000000  00000000  00012131  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a28  00000000  00000000  00013d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007d4  00000000  00000000  000147b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000173da  00000000  00000000  00014f8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c566  00000000  00000000  0002c366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ab6f  00000000  00000000  000388cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c343b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030c8  00000000  00000000  000c3480  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000c6548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005238 	.word	0x08005238

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08005238 	.word	0x08005238

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <SPI_SEND_RECV>:
	*a = aa << 1;
	*b = bb;
}


void SPI_SEND_RECV(SPI_HandleTypeDef *hspi, uint16_t *tx_ptr, uint16_t *rx_ptr, uint8_t size) {
 8000580:	b480      	push	{r7}
 8000582:	b087      	sub	sp, #28
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	607a      	str	r2, [r7, #4]
 800058c:	70fb      	strb	r3, [r7, #3]
	uint16_t Size = size;
 800058e:	78fb      	ldrb	r3, [r7, #3]
 8000590:	827b      	strh	r3, [r7, #18]

	/* Variable used to alternate Rx and Tx during transfer */
	uint32_t txallowed = 1U;
 8000592:	2301      	movs	r3, #1
 8000594:	617b      	str	r3, [r7, #20]

	/* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
	if (hspi->State != HAL_SPI_STATE_BUSY_RX) {
 8000596:	68fb      	ldr	r3, [r7, #12]
 8000598:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800059c:	b2db      	uxtb	r3, r3
 800059e:	2b04      	cmp	r3, #4
 80005a0:	d003      	beq.n	80005aa <SPI_SEND_RECV+0x2a>
		hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	2205      	movs	r2, #5
 80005a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	}

	/* Set the transaction information */
	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	2200      	movs	r2, #0
 80005ae:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi->pRxBuffPtr = (uint8_t *)rx_ptr;
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	687a      	ldr	r2, [r7, #4]
 80005b4:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi->RxXferCount = Size;
 80005b6:	68fb      	ldr	r3, [r7, #12]
 80005b8:	8a7a      	ldrh	r2, [r7, #18]
 80005ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
	hspi->RxXferSize = Size;
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	8a7a      	ldrh	r2, [r7, #18]
 80005c0:	879a      	strh	r2, [r3, #60]	@ 0x3c
	hspi->pTxBuffPtr = (uint8_t *)tx_ptr;
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	68ba      	ldr	r2, [r7, #8]
 80005c6:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi->TxXferCount = Size;
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	8a7a      	ldrh	r2, [r7, #18]
 80005cc:	86da      	strh	r2, [r3, #54]	@ 0x36
	hspi->TxXferSize = Size;
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	8a7a      	ldrh	r2, [r7, #18]
 80005d2:	869a      	strh	r2, [r3, #52]	@ 0x34

	/* Init field not used in handle to zero */
	hspi->RxISR = NULL;
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	2200      	movs	r2, #0
 80005d8:	641a      	str	r2, [r3, #64]	@ 0x40
	hspi->TxISR = NULL;
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	2200      	movs	r2, #0
 80005de:	645a      	str	r2, [r3, #68]	@ 0x44

	/* Check if the SPI is already enabled */
	if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80005ea:	2b40      	cmp	r3, #64	@ 0x40
 80005ec:	d007      	beq.n	80005fe <SPI_SEND_RECV+0x7e>
		/* Enable SPI peripheral */
		__HAL_SPI_ENABLE(hspi);
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	681a      	ldr	r2, [r3, #0]
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80005fc:	601a      	str	r2, [r3, #0]
	}

	// RESET CS_PIN
	if (hspi->Instance == SPI3) {
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4a3c      	ldr	r2, [pc, #240]	@ (80006f4 <SPI_SEND_RECV+0x174>)
 8000604:	4293      	cmp	r3, r2
 8000606:	d104      	bne.n	8000612 <SPI_SEND_RECV+0x92>
		RHS_SPI_CS_Port->BSRR = (uint32_t)RHS_SPI_CS_Pin << 16U;
 8000608:	4b3b      	ldr	r3, [pc, #236]	@ (80006f8 <SPI_SEND_RECV+0x178>)
 800060a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800060e:	619a      	str	r2, [r3, #24]
 8000610:	e04d      	b.n	80006ae <SPI_SEND_RECV+0x12e>
	} else if (hspi->Instance == SPI4) {
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4a39      	ldr	r2, [pc, #228]	@ (80006fc <SPI_SEND_RECV+0x17c>)
 8000618:	4293      	cmp	r3, r2
 800061a:	d148      	bne.n	80006ae <SPI_SEND_RECV+0x12e>
		RHD_SPI_CS_Port->BSRR = (uint32_t)RHD_SPI_CS_Pin << 16U;
 800061c:	4b38      	ldr	r3, [pc, #224]	@ (8000700 <SPI_SEND_RECV+0x180>)
 800061e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000622:	619a      	str	r2, [r3, #24]
	}

	while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U)) {
 8000624:	e043      	b.n	80006ae <SPI_SEND_RECV+0x12e>
		/* Check TXE flag */
		if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U)) {
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	689b      	ldr	r3, [r3, #8]
 800062c:	f003 0302 	and.w	r3, r3, #2
 8000630:	2b02      	cmp	r3, #2
 8000632:	d11b      	bne.n	800066c <SPI_SEND_RECV+0xec>
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000638:	b29b      	uxth	r3, r3
 800063a:	2b00      	cmp	r3, #0
 800063c:	d016      	beq.n	800066c <SPI_SEND_RECV+0xec>
 800063e:	697b      	ldr	r3, [r7, #20]
 8000640:	2b01      	cmp	r3, #1
 8000642:	d113      	bne.n	800066c <SPI_SEND_RECV+0xec>
			hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000648:	881a      	ldrh	r2, [r3, #0]
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	60da      	str	r2, [r3, #12]
			hspi->pTxBuffPtr += sizeof(uint16_t);
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000654:	1c9a      	adds	r2, r3, #2
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	631a      	str	r2, [r3, #48]	@ 0x30
			hspi->TxXferCount--;
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800065e:	b29b      	uxth	r3, r3
 8000660:	3b01      	subs	r3, #1
 8000662:	b29a      	uxth	r2, r3
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	86da      	strh	r2, [r3, #54]	@ 0x36
			/* Next Data is a reception (Rx). Tx not allowed */
			txallowed = 0U;
 8000668:	2300      	movs	r3, #0
 800066a:	617b      	str	r3, [r7, #20]
		}

		/* Check RXNE flag */
		if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U)) {
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	689b      	ldr	r3, [r3, #8]
 8000672:	f003 0301 	and.w	r3, r3, #1
 8000676:	2b01      	cmp	r3, #1
 8000678:	d119      	bne.n	80006ae <SPI_SEND_RECV+0x12e>
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800067e:	b29b      	uxth	r3, r3
 8000680:	2b00      	cmp	r3, #0
 8000682:	d014      	beq.n	80006ae <SPI_SEND_RECV+0x12e>
			*((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	68da      	ldr	r2, [r3, #12]
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800068e:	b292      	uxth	r2, r2
 8000690:	801a      	strh	r2, [r3, #0]
			hspi->pRxBuffPtr += sizeof(uint16_t);
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000696:	1c9a      	adds	r2, r3, #2
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	639a      	str	r2, [r3, #56]	@ 0x38
			hspi->RxXferCount--;
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80006a0:	b29b      	uxth	r3, r3
 80006a2:	3b01      	subs	r3, #1
 80006a4:	b29a      	uxth	r2, r3
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
			/* Next Data is a Transmission (Tx). Tx is allowed */
			txallowed = 1U;
 80006aa:	2301      	movs	r3, #1
 80006ac:	617b      	str	r3, [r7, #20]
	while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U)) {
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80006b2:	b29b      	uxth	r3, r3
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d1b6      	bne.n	8000626 <SPI_SEND_RECV+0xa6>
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80006bc:	b29b      	uxth	r3, r3
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d1b1      	bne.n	8000626 <SPI_SEND_RECV+0xa6>
		}
	}

	// SET CS_PIN
	if (hspi->Instance == SPI3){
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a0b      	ldr	r2, [pc, #44]	@ (80006f4 <SPI_SEND_RECV+0x174>)
 80006c8:	4293      	cmp	r3, r2
 80006ca:	d103      	bne.n	80006d4 <SPI_SEND_RECV+0x154>
		RHS_SPI_CS_Port->BSRR = RHS_SPI_CS_Pin;
 80006cc:	4b0a      	ldr	r3, [pc, #40]	@ (80006f8 <SPI_SEND_RECV+0x178>)
 80006ce:	2204      	movs	r2, #4
 80006d0:	619a      	str	r2, [r3, #24]
	} else if (hspi->Instance == SPI4) {
		RHD_SPI_CS_Port->BSRR = RHD_SPI_CS_Pin;
	}
}
 80006d2:	e008      	b.n	80006e6 <SPI_SEND_RECV+0x166>
	} else if (hspi->Instance == SPI4) {
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a08      	ldr	r2, [pc, #32]	@ (80006fc <SPI_SEND_RECV+0x17c>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d103      	bne.n	80006e6 <SPI_SEND_RECV+0x166>
		RHD_SPI_CS_Port->BSRR = RHD_SPI_CS_Pin;
 80006de:	4b08      	ldr	r3, [pc, #32]	@ (8000700 <SPI_SEND_RECV+0x180>)
 80006e0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80006e4:	619a      	str	r2, [r3, #24]
}
 80006e6:	bf00      	nop
 80006e8:	371c      	adds	r7, #28
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	40003c00 	.word	0x40003c00
 80006f8:	40020c00 	.word	0x40020c00
 80006fc:	40013400 	.word	0x40013400
 8000700:	40020400 	.word	0x40020400

08000704 <binary_string>:
uint8_t reg_address;
uint8_t cmd_selector;
uint16_t lsb_value;


char* binary_string(uint32_t value) {
 8000704:	b480      	push	{r7}
 8000706:	b085      	sub	sp, #20
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
    static char buffer[40];  // 32 bits + 7 spaces + null terminator
    int index = 0;
 800070c:	2300      	movs	r3, #0
 800070e:	60fb      	str	r3, [r7, #12]

    for (int i = 31; i >= 0; i--) {
 8000710:	231f      	movs	r3, #31
 8000712:	60bb      	str	r3, [r7, #8]
 8000714:	e021      	b.n	800075a <binary_string+0x56>
        buffer[index++] = (value & (1 << i)) ? '1' : '0';
 8000716:	2201      	movs	r2, #1
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	fa02 f303 	lsl.w	r3, r2, r3
 800071e:	461a      	mov	r2, r3
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	4013      	ands	r3, r2
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <binary_string+0x28>
 8000728:	2131      	movs	r1, #49	@ 0x31
 800072a:	e000      	b.n	800072e <binary_string+0x2a>
 800072c:	2130      	movs	r1, #48	@ 0x30
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	1c5a      	adds	r2, r3, #1
 8000732:	60fa      	str	r2, [r7, #12]
 8000734:	4a10      	ldr	r2, [pc, #64]	@ (8000778 <binary_string+0x74>)
 8000736:	54d1      	strb	r1, [r2, r3]
        if (i % 8 == 0 && i != 0) {
 8000738:	68bb      	ldr	r3, [r7, #8]
 800073a:	f003 0307 	and.w	r3, r3, #7
 800073e:	2b00      	cmp	r3, #0
 8000740:	d108      	bne.n	8000754 <binary_string+0x50>
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	2b00      	cmp	r3, #0
 8000746:	d005      	beq.n	8000754 <binary_string+0x50>
            buffer[index++] = ' ';
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	1c5a      	adds	r2, r3, #1
 800074c:	60fa      	str	r2, [r7, #12]
 800074e:	4a0a      	ldr	r2, [pc, #40]	@ (8000778 <binary_string+0x74>)
 8000750:	2120      	movs	r1, #32
 8000752:	54d1      	strb	r1, [r2, r3]
    for (int i = 31; i >= 0; i--) {
 8000754:	68bb      	ldr	r3, [r7, #8]
 8000756:	3b01      	subs	r3, #1
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	68bb      	ldr	r3, [r7, #8]
 800075c:	2b00      	cmp	r3, #0
 800075e:	dada      	bge.n	8000716 <binary_string+0x12>
        }
    }
    buffer[index] = '\0';
 8000760:	4a05      	ldr	r2, [pc, #20]	@ (8000778 <binary_string+0x74>)
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	4413      	add	r3, r2
 8000766:	2200      	movs	r2, #0
 8000768:	701a      	strb	r2, [r3, #0]

    return buffer;
 800076a:	4b03      	ldr	r3, [pc, #12]	@ (8000778 <binary_string+0x74>)
}
 800076c:	4618      	mov	r0, r3
 800076e:	3714      	adds	r7, #20
 8000770:	46bd      	mov	sp, r7
 8000772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000776:	4770      	bx	lr
 8000778:	20000094 	.word	0x20000094

0800077c <print_debug_binary>:

void print_debug_binary(uint16_t *rx_vector){
 800077c:	b480      	push	{r7}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
	if (PRINT_DEBUG_BINARY){
		printf("Receiving Data: 0x%04X%04X | %s\r\n", rx_vector[0], rx_vector[1], binary_string((uint32_t)(rx_vector[0] << 16 | rx_vector[1])));
		printf("------------------------------------------------  \r\n");
	}
}
 8000784:	bf00      	nop
 8000786:	370c      	adds	r7, #12
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr

08000790 <print_configuration>:

void print_configuration(uint16_t tx_vector, uint8_t reg_address, uint16_t lsb_value) {
 8000790:	b580      	push	{r7, lr}
 8000792:	b092      	sub	sp, #72	@ 0x48
 8000794:	af00      	add	r7, sp, #0
 8000796:	4603      	mov	r3, r0
 8000798:	80fb      	strh	r3, [r7, #6]
 800079a:	460b      	mov	r3, r1
 800079c:	717b      	strb	r3, [r7, #5]
 800079e:	4613      	mov	r3, r2
 80007a0:	807b      	strh	r3, [r7, #2]
    uint8_t cmd_selector = tx_vector >> 8; // Extract the upper 8 bits for command selector
 80007a2:	88fb      	ldrh	r3, [r7, #6]
 80007a4:	0a1b      	lsrs	r3, r3, #8
 80007a6:	b29b      	uxth	r3, r3
 80007a8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    const char *cmd_type = "Unknown";
 80007ac:	4b63      	ldr	r3, [pc, #396]	@ (800093c <print_configuration+0x1ac>)
 80007ae:	643b      	str	r3, [r7, #64]	@ 0x40
    if ((cmd_selector & 0b11000000) == CONVERT_CMD) {
 80007b0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80007b4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d102      	bne.n	80007c2 <print_configuration+0x32>
        cmd_type = "CONVERT";
 80007bc:	4b60      	ldr	r3, [pc, #384]	@ (8000940 <print_configuration+0x1b0>)
 80007be:	643b      	str	r3, [r7, #64]	@ 0x40
 80007c0:	e017      	b.n	80007f2 <print_configuration+0x62>
    } else if ((cmd_selector & 0b11000000) == WRITE_CMD) {
 80007c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80007c6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80007ca:	2b80      	cmp	r3, #128	@ 0x80
 80007cc:	d102      	bne.n	80007d4 <print_configuration+0x44>
        cmd_type = "WRITE";
 80007ce:	4b5d      	ldr	r3, [pc, #372]	@ (8000944 <print_configuration+0x1b4>)
 80007d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80007d2:	e00e      	b.n	80007f2 <print_configuration+0x62>
    } else if ((cmd_selector & 0b11000000) == READ_CMD) {
 80007d4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80007d8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80007dc:	2bc0      	cmp	r3, #192	@ 0xc0
 80007de:	d102      	bne.n	80007e6 <print_configuration+0x56>
        cmd_type = "READ";
 80007e0:	4b59      	ldr	r3, [pc, #356]	@ (8000948 <print_configuration+0x1b8>)
 80007e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80007e4:	e005      	b.n	80007f2 <print_configuration+0x62>
    } else if (cmd_selector == CLEAR_CMD) {
 80007e6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80007ea:	2b6a      	cmp	r3, #106	@ 0x6a
 80007ec:	d101      	bne.n	80007f2 <print_configuration+0x62>
        cmd_type = "CLEAR";
 80007ee:	4b57      	ldr	r3, [pc, #348]	@ (800094c <print_configuration+0x1bc>)
 80007f0:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    char flag_info[50] = "";
 80007f2:	2300      	movs	r3, #0
 80007f4:	60fb      	str	r3, [r7, #12]
 80007f6:	f107 0310 	add.w	r3, r7, #16
 80007fa:	222e      	movs	r2, #46	@ 0x2e
 80007fc:	2100      	movs	r1, #0
 80007fe:	4618      	mov	r0, r3
 8000800:	f003 ff96 	bl	8004730 <memset>
    if (cmd_selector & 0b00100000) { // U_FLAG
 8000804:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000808:	f003 0320 	and.w	r3, r3, #32
 800080c:	2b00      	cmp	r3, #0
 800080e:	d010      	beq.n	8000832 <print_configuration+0xa2>
        strcat(flag_info, "U_FLAG");
 8000810:	f107 030c 	add.w	r3, r7, #12
 8000814:	4618      	mov	r0, r3
 8000816:	f7ff fce3 	bl	80001e0 <strlen>
 800081a:	4603      	mov	r3, r0
 800081c:	461a      	mov	r2, r3
 800081e:	f107 030c 	add.w	r3, r7, #12
 8000822:	4413      	add	r3, r2
 8000824:	4a4a      	ldr	r2, [pc, #296]	@ (8000950 <print_configuration+0x1c0>)
 8000826:	6810      	ldr	r0, [r2, #0]
 8000828:	6018      	str	r0, [r3, #0]
 800082a:	8891      	ldrh	r1, [r2, #4]
 800082c:	7992      	ldrb	r2, [r2, #6]
 800082e:	8099      	strh	r1, [r3, #4]
 8000830:	719a      	strb	r2, [r3, #6]
    }
    if (cmd_selector & 0b00010000) { // M_FLAG
 8000832:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000836:	f003 0310 	and.w	r3, r3, #16
 800083a:	2b00      	cmp	r3, #0
 800083c:	d020      	beq.n	8000880 <print_configuration+0xf0>
        if (flag_info[0]) strcat(flag_info, " | ");
 800083e:	7b3b      	ldrb	r3, [r7, #12]
 8000840:	2b00      	cmp	r3, #0
 8000842:	d00c      	beq.n	800085e <print_configuration+0xce>
 8000844:	f107 030c 	add.w	r3, r7, #12
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff fcc9 	bl	80001e0 <strlen>
 800084e:	4603      	mov	r3, r0
 8000850:	461a      	mov	r2, r3
 8000852:	f107 030c 	add.w	r3, r7, #12
 8000856:	4413      	add	r3, r2
 8000858:	4a3e      	ldr	r2, [pc, #248]	@ (8000954 <print_configuration+0x1c4>)
 800085a:	6810      	ldr	r0, [r2, #0]
 800085c:	6018      	str	r0, [r3, #0]
        strcat(flag_info, "M_FLAG");
 800085e:	f107 030c 	add.w	r3, r7, #12
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff fcbc 	bl	80001e0 <strlen>
 8000868:	4603      	mov	r3, r0
 800086a:	461a      	mov	r2, r3
 800086c:	f107 030c 	add.w	r3, r7, #12
 8000870:	4413      	add	r3, r2
 8000872:	4a39      	ldr	r2, [pc, #228]	@ (8000958 <print_configuration+0x1c8>)
 8000874:	6810      	ldr	r0, [r2, #0]
 8000876:	6018      	str	r0, [r3, #0]
 8000878:	8891      	ldrh	r1, [r2, #4]
 800087a:	7992      	ldrb	r2, [r2, #6]
 800087c:	8099      	strh	r1, [r3, #4]
 800087e:	719a      	strb	r2, [r3, #6]
    }
    if (cmd_selector & 0b00001000) { // D_FLAG
 8000880:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000884:	f003 0308 	and.w	r3, r3, #8
 8000888:	2b00      	cmp	r3, #0
 800088a:	d020      	beq.n	80008ce <print_configuration+0x13e>
        if (flag_info[0]) strcat(flag_info, " | ");
 800088c:	7b3b      	ldrb	r3, [r7, #12]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d00c      	beq.n	80008ac <print_configuration+0x11c>
 8000892:	f107 030c 	add.w	r3, r7, #12
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff fca2 	bl	80001e0 <strlen>
 800089c:	4603      	mov	r3, r0
 800089e:	461a      	mov	r2, r3
 80008a0:	f107 030c 	add.w	r3, r7, #12
 80008a4:	4413      	add	r3, r2
 80008a6:	4a2b      	ldr	r2, [pc, #172]	@ (8000954 <print_configuration+0x1c4>)
 80008a8:	6810      	ldr	r0, [r2, #0]
 80008aa:	6018      	str	r0, [r3, #0]
        strcat(flag_info, "D_FLAG");
 80008ac:	f107 030c 	add.w	r3, r7, #12
 80008b0:	4618      	mov	r0, r3
 80008b2:	f7ff fc95 	bl	80001e0 <strlen>
 80008b6:	4603      	mov	r3, r0
 80008b8:	461a      	mov	r2, r3
 80008ba:	f107 030c 	add.w	r3, r7, #12
 80008be:	4413      	add	r3, r2
 80008c0:	4a26      	ldr	r2, [pc, #152]	@ (800095c <print_configuration+0x1cc>)
 80008c2:	6810      	ldr	r0, [r2, #0]
 80008c4:	6018      	str	r0, [r3, #0]
 80008c6:	8891      	ldrh	r1, [r2, #4]
 80008c8:	7992      	ldrb	r2, [r2, #6]
 80008ca:	8099      	strh	r1, [r3, #4]
 80008cc:	719a      	strb	r2, [r3, #6]
    }
    if (cmd_selector & 0b00000100) { // H_FLAG
 80008ce:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80008d2:	f003 0304 	and.w	r3, r3, #4
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d020      	beq.n	800091c <print_configuration+0x18c>
        if (flag_info[0]) strcat(flag_info, " | ");
 80008da:	7b3b      	ldrb	r3, [r7, #12]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d00c      	beq.n	80008fa <print_configuration+0x16a>
 80008e0:	f107 030c 	add.w	r3, r7, #12
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff fc7b 	bl	80001e0 <strlen>
 80008ea:	4603      	mov	r3, r0
 80008ec:	461a      	mov	r2, r3
 80008ee:	f107 030c 	add.w	r3, r7, #12
 80008f2:	4413      	add	r3, r2
 80008f4:	4a17      	ldr	r2, [pc, #92]	@ (8000954 <print_configuration+0x1c4>)
 80008f6:	6810      	ldr	r0, [r2, #0]
 80008f8:	6018      	str	r0, [r3, #0]
        strcat(flag_info, "H_FLAG");
 80008fa:	f107 030c 	add.w	r3, r7, #12
 80008fe:	4618      	mov	r0, r3
 8000900:	f7ff fc6e 	bl	80001e0 <strlen>
 8000904:	4603      	mov	r3, r0
 8000906:	461a      	mov	r2, r3
 8000908:	f107 030c 	add.w	r3, r7, #12
 800090c:	4413      	add	r3, r2
 800090e:	4a14      	ldr	r2, [pc, #80]	@ (8000960 <print_configuration+0x1d0>)
 8000910:	6810      	ldr	r0, [r2, #0]
 8000912:	6018      	str	r0, [r3, #0]
 8000914:	8891      	ldrh	r1, [r2, #4]
 8000916:	7992      	ldrb	r2, [r2, #6]
 8000918:	8099      	strh	r1, [r3, #4]
 800091a:	719a      	strb	r2, [r3, #6]
    }
    if (flag_info[0] == '\0') {
 800091c:	7b3b      	ldrb	r3, [r7, #12]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d107      	bne.n	8000932 <print_configuration+0x1a2>
        strcpy(flag_info, "None");
 8000922:	f107 030c 	add.w	r3, r7, #12
 8000926:	4a0f      	ldr	r2, [pc, #60]	@ (8000964 <print_configuration+0x1d4>)
 8000928:	e892 0003 	ldmia.w	r2, {r0, r1}
 800092c:	6018      	str	r0, [r3, #0]
 800092e:	3304      	adds	r3, #4
 8000930:	7019      	strb	r1, [r3, #0]
    if (PRINT_COMMAND_INFO){
    	printf("Command: %s | Register: %d | LSB : 0x%04X | Flags: %s \r\n", cmd_type, reg_address, lsb_value, flag_info);
		printf("------------------------------------------------  \r\n");
    }

}
 8000932:	bf00      	nop
 8000934:	3748      	adds	r7, #72	@ 0x48
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	08005250 	.word	0x08005250
 8000940:	08005258 	.word	0x08005258
 8000944:	08005260 	.word	0x08005260
 8000948:	08005268 	.word	0x08005268
 800094c:	08005270 	.word	0x08005270
 8000950:	08005278 	.word	0x08005278
 8000954:	08005280 	.word	0x08005280
 8000958:	08005284 	.word	0x08005284
 800095c:	0800528c 	.word	0x0800528c
 8000960:	08005294 	.word	0x08005294
 8000964:	0800529c 	.word	0x0800529c

08000968 <RHS2116_Read_Register>:


void RHS2116_Read_Register(SPI_HandleTypeDef *hspi, uint8_t Register){
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
 8000970:	460b      	mov	r3, r1
 8000972:	70fb      	strb	r3, [r7, #3]
	// Register 255 - Read Dummy
	cmd_selector = READ_CMD;
 8000974:	4b17      	ldr	r3, [pc, #92]	@ (80009d4 <RHS2116_Read_Register+0x6c>)
 8000976:	22c0      	movs	r2, #192	@ 0xc0
 8000978:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 800097a:	4a17      	ldr	r2, [pc, #92]	@ (80009d8 <RHS2116_Read_Register+0x70>)
 800097c:	78fb      	ldrb	r3, [r7, #3]
 800097e:	7013      	strb	r3, [r2, #0]
	lsb_value = 0b0000000000000000;
 8000980:	4b16      	ldr	r3, [pc, #88]	@ (80009dc <RHS2116_Read_Register+0x74>)
 8000982:	2200      	movs	r2, #0
 8000984:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8000986:	4b13      	ldr	r3, [pc, #76]	@ (80009d4 <RHS2116_Read_Register+0x6c>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	021b      	lsls	r3, r3, #8
 800098c:	b21a      	sxth	r2, r3
 800098e:	4b12      	ldr	r3, [pc, #72]	@ (80009d8 <RHS2116_Read_Register+0x70>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	b21b      	sxth	r3, r3
 8000994:	4313      	orrs	r3, r2
 8000996:	b21b      	sxth	r3, r3
 8000998:	b29a      	uxth	r2, r3
 800099a:	4b11      	ldr	r3, [pc, #68]	@ (80009e0 <RHS2116_Read_Register+0x78>)
 800099c:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 800099e:	4b0f      	ldr	r3, [pc, #60]	@ (80009dc <RHS2116_Read_Register+0x74>)
 80009a0:	881a      	ldrh	r2, [r3, #0]
 80009a2:	4b0f      	ldr	r3, [pc, #60]	@ (80009e0 <RHS2116_Read_Register+0x78>)
 80009a4:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 80009a6:	4b0f      	ldr	r3, [pc, #60]	@ (80009e4 <RHS2116_Read_Register+0x7c>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	4a0f      	ldr	r2, [pc, #60]	@ (80009e8 <RHS2116_Read_Register+0x80>)
 80009ac:	490c      	ldr	r1, [pc, #48]	@ (80009e0 <RHS2116_Read_Register+0x78>)
 80009ae:	6878      	ldr	r0, [r7, #4]
 80009b0:	f7ff fde6 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 80009b4:	480c      	ldr	r0, [pc, #48]	@ (80009e8 <RHS2116_Read_Register+0x80>)
 80009b6:	f7ff fee1 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 80009ba:	4b09      	ldr	r3, [pc, #36]	@ (80009e0 <RHS2116_Read_Register+0x78>)
 80009bc:	881b      	ldrh	r3, [r3, #0]
 80009be:	4a06      	ldr	r2, [pc, #24]	@ (80009d8 <RHS2116_Read_Register+0x70>)
 80009c0:	7811      	ldrb	r1, [r2, #0]
 80009c2:	4a06      	ldr	r2, [pc, #24]	@ (80009dc <RHS2116_Read_Register+0x74>)
 80009c4:	8812      	ldrh	r2, [r2, #0]
 80009c6:	4618      	mov	r0, r3
 80009c8:	f7ff fee2 	bl	8000790 <print_configuration>
}
 80009cc:	bf00      	nop
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	20000091 	.word	0x20000091
 80009d8:	20000090 	.word	0x20000090
 80009dc:	20000092 	.word	0x20000092
 80009e0:	20000088 	.word	0x20000088
 80009e4:	20000000 	.word	0x20000000
 80009e8:	2000008c 	.word	0x2000008c

080009ec <RHS2116_Clear_Command>:


void RHS2116_Clear_Command(SPI_HandleTypeDef *hspi){
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
	// Clear Command
	cmd_selector = CLEAR_CMD;
 80009f4:	4b17      	ldr	r3, [pc, #92]	@ (8000a54 <RHS2116_Clear_Command+0x68>)
 80009f6:	226a      	movs	r2, #106	@ 0x6a
 80009f8:	701a      	strb	r2, [r3, #0]
	reg_address = 0b00000000;
 80009fa:	4b17      	ldr	r3, [pc, #92]	@ (8000a58 <RHS2116_Clear_Command+0x6c>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	701a      	strb	r2, [r3, #0]
	lsb_value = 0b0000000000000000;
 8000a00:	4b16      	ldr	r3, [pc, #88]	@ (8000a5c <RHS2116_Clear_Command+0x70>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8000a06:	4b13      	ldr	r3, [pc, #76]	@ (8000a54 <RHS2116_Clear_Command+0x68>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	021b      	lsls	r3, r3, #8
 8000a0c:	b21a      	sxth	r2, r3
 8000a0e:	4b12      	ldr	r3, [pc, #72]	@ (8000a58 <RHS2116_Clear_Command+0x6c>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	b21b      	sxth	r3, r3
 8000a14:	4313      	orrs	r3, r2
 8000a16:	b21b      	sxth	r3, r3
 8000a18:	b29a      	uxth	r2, r3
 8000a1a:	4b11      	ldr	r3, [pc, #68]	@ (8000a60 <RHS2116_Clear_Command+0x74>)
 8000a1c:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 8000a1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a5c <RHS2116_Clear_Command+0x70>)
 8000a20:	881a      	ldrh	r2, [r3, #0]
 8000a22:	4b0f      	ldr	r3, [pc, #60]	@ (8000a60 <RHS2116_Clear_Command+0x74>)
 8000a24:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8000a26:	4b0f      	ldr	r3, [pc, #60]	@ (8000a64 <RHS2116_Clear_Command+0x78>)
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	4a0f      	ldr	r2, [pc, #60]	@ (8000a68 <RHS2116_Clear_Command+0x7c>)
 8000a2c:	490c      	ldr	r1, [pc, #48]	@ (8000a60 <RHS2116_Clear_Command+0x74>)
 8000a2e:	6878      	ldr	r0, [r7, #4]
 8000a30:	f7ff fda6 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8000a34:	480c      	ldr	r0, [pc, #48]	@ (8000a68 <RHS2116_Clear_Command+0x7c>)
 8000a36:	f7ff fea1 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8000a3a:	4b09      	ldr	r3, [pc, #36]	@ (8000a60 <RHS2116_Clear_Command+0x74>)
 8000a3c:	881b      	ldrh	r3, [r3, #0]
 8000a3e:	4a06      	ldr	r2, [pc, #24]	@ (8000a58 <RHS2116_Clear_Command+0x6c>)
 8000a40:	7811      	ldrb	r1, [r2, #0]
 8000a42:	4a06      	ldr	r2, [pc, #24]	@ (8000a5c <RHS2116_Clear_Command+0x70>)
 8000a44:	8812      	ldrh	r2, [r2, #0]
 8000a46:	4618      	mov	r0, r3
 8000a48:	f7ff fea2 	bl	8000790 <print_configuration>
}
 8000a4c:	bf00      	nop
 8000a4e:	3708      	adds	r7, #8
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	20000091 	.word	0x20000091
 8000a58:	20000090 	.word	0x20000090
 8000a5c:	20000092 	.word	0x20000092
 8000a60:	20000088 	.word	0x20000088
 8000a64:	20000000 	.word	0x20000000
 8000a68:	2000008c 	.word	0x2000008c

08000a6c <RHS2116_Disable_Stim>:


void RHS2116_Disable_Stim(SPI_HandleTypeDef *hspi, uint8_t Register){
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
 8000a74:	460b      	mov	r3, r1
 8000a76:	70fb      	strb	r3, [r7, #3]
	// Register 32 - Write Disable Stim A
	// Register 33 - Write Disable Stim B
	cmd_selector = WRITE_CMD;
 8000a78:	4b17      	ldr	r3, [pc, #92]	@ (8000ad8 <RHS2116_Disable_Stim+0x6c>)
 8000a7a:	2280      	movs	r2, #128	@ 0x80
 8000a7c:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 8000a7e:	4a17      	ldr	r2, [pc, #92]	@ (8000adc <RHS2116_Disable_Stim+0x70>)
 8000a80:	78fb      	ldrb	r3, [r7, #3]
 8000a82:	7013      	strb	r3, [r2, #0]
	lsb_value = 0b0000000000000000;
 8000a84:	4b16      	ldr	r3, [pc, #88]	@ (8000ae0 <RHS2116_Disable_Stim+0x74>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8000a8a:	4b13      	ldr	r3, [pc, #76]	@ (8000ad8 <RHS2116_Disable_Stim+0x6c>)
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	021b      	lsls	r3, r3, #8
 8000a90:	b21a      	sxth	r2, r3
 8000a92:	4b12      	ldr	r3, [pc, #72]	@ (8000adc <RHS2116_Disable_Stim+0x70>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	b21b      	sxth	r3, r3
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	b21b      	sxth	r3, r3
 8000a9c:	b29a      	uxth	r2, r3
 8000a9e:	4b11      	ldr	r3, [pc, #68]	@ (8000ae4 <RHS2116_Disable_Stim+0x78>)
 8000aa0:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 8000aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae0 <RHS2116_Disable_Stim+0x74>)
 8000aa4:	881a      	ldrh	r2, [r3, #0]
 8000aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae4 <RHS2116_Disable_Stim+0x78>)
 8000aa8:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8000aaa:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae8 <RHS2116_Disable_Stim+0x7c>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	4a0f      	ldr	r2, [pc, #60]	@ (8000aec <RHS2116_Disable_Stim+0x80>)
 8000ab0:	490c      	ldr	r1, [pc, #48]	@ (8000ae4 <RHS2116_Disable_Stim+0x78>)
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	f7ff fd64 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8000ab8:	480c      	ldr	r0, [pc, #48]	@ (8000aec <RHS2116_Disable_Stim+0x80>)
 8000aba:	f7ff fe5f 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8000abe:	4b09      	ldr	r3, [pc, #36]	@ (8000ae4 <RHS2116_Disable_Stim+0x78>)
 8000ac0:	881b      	ldrh	r3, [r3, #0]
 8000ac2:	4a06      	ldr	r2, [pc, #24]	@ (8000adc <RHS2116_Disable_Stim+0x70>)
 8000ac4:	7811      	ldrb	r1, [r2, #0]
 8000ac6:	4a06      	ldr	r2, [pc, #24]	@ (8000ae0 <RHS2116_Disable_Stim+0x74>)
 8000ac8:	8812      	ldrh	r2, [r2, #0]
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff fe60 	bl	8000790 <print_configuration>
}
 8000ad0:	bf00      	nop
 8000ad2:	3708      	adds	r7, #8
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	20000091 	.word	0x20000091
 8000adc:	20000090 	.word	0x20000090
 8000ae0:	20000092 	.word	0x20000092
 8000ae4:	20000088 	.word	0x20000088
 8000ae8:	20000000 	.word	0x20000000
 8000aec:	2000008c 	.word	0x2000008c

08000af0 <RHS2116_PowerUp_DCCouple_LowGain_Amp>:
	print_debug_binary(rx_vector);
	print_configuration(tx_vector[0], reg_address, lsb_value);
}


void RHS2116_PowerUp_DCCouple_LowGain_Amp(SPI_HandleTypeDef *hspi, uint8_t Register){
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
 8000af8:	460b      	mov	r3, r1
 8000afa:	70fb      	strb	r3, [r7, #3]
	// Register 38 - Power Up DC-couple low-gain amplifiers
	cmd_selector = WRITE_CMD;
 8000afc:	4b18      	ldr	r3, [pc, #96]	@ (8000b60 <RHS2116_PowerUp_DCCouple_LowGain_Amp+0x70>)
 8000afe:	2280      	movs	r2, #128	@ 0x80
 8000b00:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 8000b02:	4a18      	ldr	r2, [pc, #96]	@ (8000b64 <RHS2116_PowerUp_DCCouple_LowGain_Amp+0x74>)
 8000b04:	78fb      	ldrb	r3, [r7, #3]
 8000b06:	7013      	strb	r3, [r2, #0]
	lsb_value = 0b1111111111111111;
 8000b08:	4b17      	ldr	r3, [pc, #92]	@ (8000b68 <RHS2116_PowerUp_DCCouple_LowGain_Amp+0x78>)
 8000b0a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b0e:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8000b10:	4b13      	ldr	r3, [pc, #76]	@ (8000b60 <RHS2116_PowerUp_DCCouple_LowGain_Amp+0x70>)
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	021b      	lsls	r3, r3, #8
 8000b16:	b21a      	sxth	r2, r3
 8000b18:	4b12      	ldr	r3, [pc, #72]	@ (8000b64 <RHS2116_PowerUp_DCCouple_LowGain_Amp+0x74>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	b21b      	sxth	r3, r3
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	b21b      	sxth	r3, r3
 8000b22:	b29a      	uxth	r2, r3
 8000b24:	4b11      	ldr	r3, [pc, #68]	@ (8000b6c <RHS2116_PowerUp_DCCouple_LowGain_Amp+0x7c>)
 8000b26:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 8000b28:	4b0f      	ldr	r3, [pc, #60]	@ (8000b68 <RHS2116_PowerUp_DCCouple_LowGain_Amp+0x78>)
 8000b2a:	881a      	ldrh	r2, [r3, #0]
 8000b2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b6c <RHS2116_PowerUp_DCCouple_LowGain_Amp+0x7c>)
 8000b2e:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8000b30:	4b0f      	ldr	r3, [pc, #60]	@ (8000b70 <RHS2116_PowerUp_DCCouple_LowGain_Amp+0x80>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	4a0f      	ldr	r2, [pc, #60]	@ (8000b74 <RHS2116_PowerUp_DCCouple_LowGain_Amp+0x84>)
 8000b36:	490d      	ldr	r1, [pc, #52]	@ (8000b6c <RHS2116_PowerUp_DCCouple_LowGain_Amp+0x7c>)
 8000b38:	6878      	ldr	r0, [r7, #4]
 8000b3a:	f7ff fd21 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8000b3e:	480d      	ldr	r0, [pc, #52]	@ (8000b74 <RHS2116_PowerUp_DCCouple_LowGain_Amp+0x84>)
 8000b40:	f7ff fe1c 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8000b44:	4b09      	ldr	r3, [pc, #36]	@ (8000b6c <RHS2116_PowerUp_DCCouple_LowGain_Amp+0x7c>)
 8000b46:	881b      	ldrh	r3, [r3, #0]
 8000b48:	4a06      	ldr	r2, [pc, #24]	@ (8000b64 <RHS2116_PowerUp_DCCouple_LowGain_Amp+0x74>)
 8000b4a:	7811      	ldrb	r1, [r2, #0]
 8000b4c:	4a06      	ldr	r2, [pc, #24]	@ (8000b68 <RHS2116_PowerUp_DCCouple_LowGain_Amp+0x78>)
 8000b4e:	8812      	ldrh	r2, [r2, #0]
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff fe1d 	bl	8000790 <print_configuration>
}
 8000b56:	bf00      	nop
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	20000091 	.word	0x20000091
 8000b64:	20000090 	.word	0x20000090
 8000b68:	20000092 	.word	0x20000092
 8000b6c:	20000088 	.word	0x20000088
 8000b70:	20000000 	.word	0x20000000
 8000b74:	2000008c 	.word	0x2000008c

08000b78 <RHS2116_Configure_ADC_Sampling_Rate>:


void RHS2116_Configure_ADC_Sampling_Rate(SPI_HandleTypeDef *hspi, uint8_t Register, uint8_t adc_buffer_bias, uint8_t mux_bias){
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	4608      	mov	r0, r1
 8000b82:	4611      	mov	r1, r2
 8000b84:	461a      	mov	r2, r3
 8000b86:	4603      	mov	r3, r0
 8000b88:	70fb      	strb	r3, [r7, #3]
 8000b8a:	460b      	mov	r3, r1
 8000b8c:	70bb      	strb	r3, [r7, #2]
 8000b8e:	4613      	mov	r3, r2
 8000b90:	707b      	strb	r3, [r7, #1]
	// Register 0 - Configure the ADC and analog MUX for a total ADC sampling rate of... EXEMPLE : 480 kS/s ( 16  30 kS/s)
	cmd_selector = WRITE_CMD;
 8000b92:	4b1b      	ldr	r3, [pc, #108]	@ (8000c00 <RHS2116_Configure_ADC_Sampling_Rate+0x88>)
 8000b94:	2280      	movs	r2, #128	@ 0x80
 8000b96:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 8000b98:	4a1a      	ldr	r2, [pc, #104]	@ (8000c04 <RHS2116_Configure_ADC_Sampling_Rate+0x8c>)
 8000b9a:	78fb      	ldrb	r3, [r7, #3]
 8000b9c:	7013      	strb	r3, [r2, #0]
	lsb_value = (adc_buffer_bias << 6) | mux_bias;
 8000b9e:	78bb      	ldrb	r3, [r7, #2]
 8000ba0:	019b      	lsls	r3, r3, #6
 8000ba2:	b21a      	sxth	r2, r3
 8000ba4:	787b      	ldrb	r3, [r7, #1]
 8000ba6:	b21b      	sxth	r3, r3
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	b21b      	sxth	r3, r3
 8000bac:	b29a      	uxth	r2, r3
 8000bae:	4b16      	ldr	r3, [pc, #88]	@ (8000c08 <RHS2116_Configure_ADC_Sampling_Rate+0x90>)
 8000bb0:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8000bb2:	4b13      	ldr	r3, [pc, #76]	@ (8000c00 <RHS2116_Configure_ADC_Sampling_Rate+0x88>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	021b      	lsls	r3, r3, #8
 8000bb8:	b21a      	sxth	r2, r3
 8000bba:	4b12      	ldr	r3, [pc, #72]	@ (8000c04 <RHS2116_Configure_ADC_Sampling_Rate+0x8c>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	b21b      	sxth	r3, r3
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	b21b      	sxth	r3, r3
 8000bc4:	b29a      	uxth	r2, r3
 8000bc6:	4b11      	ldr	r3, [pc, #68]	@ (8000c0c <RHS2116_Configure_ADC_Sampling_Rate+0x94>)
 8000bc8:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 8000bca:	4b0f      	ldr	r3, [pc, #60]	@ (8000c08 <RHS2116_Configure_ADC_Sampling_Rate+0x90>)
 8000bcc:	881a      	ldrh	r2, [r3, #0]
 8000bce:	4b0f      	ldr	r3, [pc, #60]	@ (8000c0c <RHS2116_Configure_ADC_Sampling_Rate+0x94>)
 8000bd0:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8000bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c10 <RHS2116_Configure_ADC_Sampling_Rate+0x98>)
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	4a0f      	ldr	r2, [pc, #60]	@ (8000c14 <RHS2116_Configure_ADC_Sampling_Rate+0x9c>)
 8000bd8:	490c      	ldr	r1, [pc, #48]	@ (8000c0c <RHS2116_Configure_ADC_Sampling_Rate+0x94>)
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f7ff fcd0 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8000be0:	480c      	ldr	r0, [pc, #48]	@ (8000c14 <RHS2116_Configure_ADC_Sampling_Rate+0x9c>)
 8000be2:	f7ff fdcb 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8000be6:	4b09      	ldr	r3, [pc, #36]	@ (8000c0c <RHS2116_Configure_ADC_Sampling_Rate+0x94>)
 8000be8:	881b      	ldrh	r3, [r3, #0]
 8000bea:	4a06      	ldr	r2, [pc, #24]	@ (8000c04 <RHS2116_Configure_ADC_Sampling_Rate+0x8c>)
 8000bec:	7811      	ldrb	r1, [r2, #0]
 8000bee:	4a06      	ldr	r2, [pc, #24]	@ (8000c08 <RHS2116_Configure_ADC_Sampling_Rate+0x90>)
 8000bf0:	8812      	ldrh	r2, [r2, #0]
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f7ff fdcc 	bl	8000790 <print_configuration>
}
 8000bf8:	bf00      	nop
 8000bfa:	3708      	adds	r7, #8
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	20000091 	.word	0x20000091
 8000c04:	20000090 	.word	0x20000090
 8000c08:	20000092 	.word	0x20000092
 8000c0c:	20000088 	.word	0x20000088
 8000c10:	20000000 	.word	0x20000000
 8000c14:	2000008c 	.word	0x2000008c

08000c18 <RHS2116_ADCFormat_DSPSetting_AuxOutput>:


void RHS2116_ADCFormat_DSPSetting_AuxOutput(SPI_HandleTypeDef *hspi, uint8_t Register,
		uint8_t DSPcutoffFreq, uint8_t DSPenable, uint8_t ABSmode, uint8_t TWOScomp, uint8_t weakMISO,
		uint8_t digout1_HiZ, uint8_t digout1, uint8_t digout2_HiZ, uint8_t digout2, uint8_t digoutOD){
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	4608      	mov	r0, r1
 8000c22:	4611      	mov	r1, r2
 8000c24:	461a      	mov	r2, r3
 8000c26:	4603      	mov	r3, r0
 8000c28:	70fb      	strb	r3, [r7, #3]
 8000c2a:	460b      	mov	r3, r1
 8000c2c:	70bb      	strb	r3, [r7, #2]
 8000c2e:	4613      	mov	r3, r2
 8000c30:	707b      	strb	r3, [r7, #1]

	// Register 1 - Set all auxiliary digital outputs to a high-impedance state. Set DSP high-pass filter to 4.665 Hz.
	// IN EXEMPLE : 0x051A --> 0bxxx 0 0 1 0 1 0 0 0 1 1010
	cmd_selector = WRITE_CMD;
 8000c32:	4b31      	ldr	r3, [pc, #196]	@ (8000cf8 <RHS2116_ADCFormat_DSPSetting_AuxOutput+0xe0>)
 8000c34:	2280      	movs	r2, #128	@ 0x80
 8000c36:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 8000c38:	4a30      	ldr	r2, [pc, #192]	@ (8000cfc <RHS2116_ADCFormat_DSPSetting_AuxOutput+0xe4>)
 8000c3a:	78fb      	ldrb	r3, [r7, #3]
 8000c3c:	7013      	strb	r3, [r2, #0]
	lsb_value = (digoutOD << 12) | (digout2 << 11)    | (digout2_HiZ << 10)
 8000c3e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000c42:	031b      	lsls	r3, r3, #12
 8000c44:	b21a      	sxth	r2, r3
 8000c46:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000c4a:	02db      	lsls	r3, r3, #11
 8000c4c:	b21b      	sxth	r3, r3
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	b21a      	sxth	r2, r3
 8000c52:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000c56:	029b      	lsls	r3, r3, #10
 8000c58:	b21b      	sxth	r3, r3
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	b21a      	sxth	r2, r3
			  | (digout1 << 9)   | (digout1_HiZ << 8) | (weakMISO << 7)
 8000c5e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000c62:	025b      	lsls	r3, r3, #9
 8000c64:	b21b      	sxth	r3, r3
 8000c66:	4313      	orrs	r3, r2
 8000c68:	b21a      	sxth	r2, r3
 8000c6a:	7f3b      	ldrb	r3, [r7, #28]
 8000c6c:	021b      	lsls	r3, r3, #8
 8000c6e:	b21b      	sxth	r3, r3
 8000c70:	4313      	orrs	r3, r2
 8000c72:	b21a      	sxth	r2, r3
 8000c74:	7e3b      	ldrb	r3, [r7, #24]
 8000c76:	01db      	lsls	r3, r3, #7
 8000c78:	b21b      	sxth	r3, r3
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	b21a      	sxth	r2, r3
			  | (TWOScomp << 6)  | (ABSmode << 5)  | (DSPenable << 4) | DSPcutoffFreq;
 8000c7e:	7d3b      	ldrb	r3, [r7, #20]
 8000c80:	019b      	lsls	r3, r3, #6
 8000c82:	b21b      	sxth	r3, r3
 8000c84:	4313      	orrs	r3, r2
 8000c86:	b21a      	sxth	r2, r3
 8000c88:	7c3b      	ldrb	r3, [r7, #16]
 8000c8a:	015b      	lsls	r3, r3, #5
 8000c8c:	b21b      	sxth	r3, r3
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	b21a      	sxth	r2, r3
 8000c92:	787b      	ldrb	r3, [r7, #1]
 8000c94:	011b      	lsls	r3, r3, #4
 8000c96:	b21b      	sxth	r3, r3
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	b21a      	sxth	r2, r3
 8000c9c:	78bb      	ldrb	r3, [r7, #2]
 8000c9e:	b21b      	sxth	r3, r3
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	b21b      	sxth	r3, r3
 8000ca4:	b29a      	uxth	r2, r3
	lsb_value = (digoutOD << 12) | (digout2 << 11)    | (digout2_HiZ << 10)
 8000ca6:	4b16      	ldr	r3, [pc, #88]	@ (8000d00 <RHS2116_ADCFormat_DSPSetting_AuxOutput+0xe8>)
 8000ca8:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8000caa:	4b13      	ldr	r3, [pc, #76]	@ (8000cf8 <RHS2116_ADCFormat_DSPSetting_AuxOutput+0xe0>)
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	021b      	lsls	r3, r3, #8
 8000cb0:	b21a      	sxth	r2, r3
 8000cb2:	4b12      	ldr	r3, [pc, #72]	@ (8000cfc <RHS2116_ADCFormat_DSPSetting_AuxOutput+0xe4>)
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	b21b      	sxth	r3, r3
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	b21b      	sxth	r3, r3
 8000cbc:	b29a      	uxth	r2, r3
 8000cbe:	4b11      	ldr	r3, [pc, #68]	@ (8000d04 <RHS2116_ADCFormat_DSPSetting_AuxOutput+0xec>)
 8000cc0:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 8000cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d00 <RHS2116_ADCFormat_DSPSetting_AuxOutput+0xe8>)
 8000cc4:	881a      	ldrh	r2, [r3, #0]
 8000cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d04 <RHS2116_ADCFormat_DSPSetting_AuxOutput+0xec>)
 8000cc8:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8000cca:	4b0f      	ldr	r3, [pc, #60]	@ (8000d08 <RHS2116_ADCFormat_DSPSetting_AuxOutput+0xf0>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	4a0f      	ldr	r2, [pc, #60]	@ (8000d0c <RHS2116_ADCFormat_DSPSetting_AuxOutput+0xf4>)
 8000cd0:	490c      	ldr	r1, [pc, #48]	@ (8000d04 <RHS2116_ADCFormat_DSPSetting_AuxOutput+0xec>)
 8000cd2:	6878      	ldr	r0, [r7, #4]
 8000cd4:	f7ff fc54 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8000cd8:	480c      	ldr	r0, [pc, #48]	@ (8000d0c <RHS2116_ADCFormat_DSPSetting_AuxOutput+0xf4>)
 8000cda:	f7ff fd4f 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8000cde:	4b09      	ldr	r3, [pc, #36]	@ (8000d04 <RHS2116_ADCFormat_DSPSetting_AuxOutput+0xec>)
 8000ce0:	881b      	ldrh	r3, [r3, #0]
 8000ce2:	4a06      	ldr	r2, [pc, #24]	@ (8000cfc <RHS2116_ADCFormat_DSPSetting_AuxOutput+0xe4>)
 8000ce4:	7811      	ldrb	r1, [r2, #0]
 8000ce6:	4a06      	ldr	r2, [pc, #24]	@ (8000d00 <RHS2116_ADCFormat_DSPSetting_AuxOutput+0xe8>)
 8000ce8:	8812      	ldrh	r2, [r2, #0]
 8000cea:	4618      	mov	r0, r3
 8000cec:	f7ff fd50 	bl	8000790 <print_configuration>


}
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	20000091 	.word	0x20000091
 8000cfc:	20000090 	.word	0x20000090
 8000d00:	20000092 	.word	0x20000092
 8000d04:	20000088 	.word	0x20000088
 8000d08:	20000000 	.word	0x20000000
 8000d0c:	2000008c 	.word	0x2000008c

08000d10 <RHS2116_Impedance_Check_Control>:


void RHS2116_Impedance_Check_Control(SPI_HandleTypeDef *hspi, uint8_t Register,
									uint8_t Zcheck_en, uint8_t Zcheck_scale, uint8_t Zcheck_load,
									uint8_t Zcheck_DAC_power, uint8_t Zcheck_select){
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	4608      	mov	r0, r1
 8000d1a:	4611      	mov	r1, r2
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4603      	mov	r3, r0
 8000d20:	70fb      	strb	r3, [r7, #3]
 8000d22:	460b      	mov	r3, r1
 8000d24:	70bb      	strb	r3, [r7, #2]
 8000d26:	4613      	mov	r3, r2
 8000d28:	707b      	strb	r3, [r7, #1]
	// Register 2 - Power up DAC used for impedance testing, but disable impedance testing for now.
	// IN EXEMPLE : 0x0040 --> 0bxx 000000 x 1 0 00 xx 0
	cmd_selector = WRITE_CMD;
 8000d2a:	4b23      	ldr	r3, [pc, #140]	@ (8000db8 <RHS2116_Impedance_Check_Control+0xa8>)
 8000d2c:	2280      	movs	r2, #128	@ 0x80
 8000d2e:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 8000d30:	4a22      	ldr	r2, [pc, #136]	@ (8000dbc <RHS2116_Impedance_Check_Control+0xac>)
 8000d32:	78fb      	ldrb	r3, [r7, #3]
 8000d34:	7013      	strb	r3, [r2, #0]
	lsb_value = (Zcheck_select << 8)  | (Zcheck_DAC_power << 6)  | (Zcheck_load << 5)  | (Zcheck_scale << 4) | Zcheck_en;
 8000d36:	7e3b      	ldrb	r3, [r7, #24]
 8000d38:	021b      	lsls	r3, r3, #8
 8000d3a:	b21a      	sxth	r2, r3
 8000d3c:	7d3b      	ldrb	r3, [r7, #20]
 8000d3e:	019b      	lsls	r3, r3, #6
 8000d40:	b21b      	sxth	r3, r3
 8000d42:	4313      	orrs	r3, r2
 8000d44:	b21a      	sxth	r2, r3
 8000d46:	7c3b      	ldrb	r3, [r7, #16]
 8000d48:	015b      	lsls	r3, r3, #5
 8000d4a:	b21b      	sxth	r3, r3
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	b21a      	sxth	r2, r3
 8000d50:	787b      	ldrb	r3, [r7, #1]
 8000d52:	011b      	lsls	r3, r3, #4
 8000d54:	b21b      	sxth	r3, r3
 8000d56:	4313      	orrs	r3, r2
 8000d58:	b21a      	sxth	r2, r3
 8000d5a:	78bb      	ldrb	r3, [r7, #2]
 8000d5c:	b21b      	sxth	r3, r3
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	b21b      	sxth	r3, r3
 8000d62:	b29a      	uxth	r2, r3
 8000d64:	4b16      	ldr	r3, [pc, #88]	@ (8000dc0 <RHS2116_Impedance_Check_Control+0xb0>)
 8000d66:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8000d68:	4b13      	ldr	r3, [pc, #76]	@ (8000db8 <RHS2116_Impedance_Check_Control+0xa8>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	021b      	lsls	r3, r3, #8
 8000d6e:	b21a      	sxth	r2, r3
 8000d70:	4b12      	ldr	r3, [pc, #72]	@ (8000dbc <RHS2116_Impedance_Check_Control+0xac>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	b21b      	sxth	r3, r3
 8000d76:	4313      	orrs	r3, r2
 8000d78:	b21b      	sxth	r3, r3
 8000d7a:	b29a      	uxth	r2, r3
 8000d7c:	4b11      	ldr	r3, [pc, #68]	@ (8000dc4 <RHS2116_Impedance_Check_Control+0xb4>)
 8000d7e:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 8000d80:	4b0f      	ldr	r3, [pc, #60]	@ (8000dc0 <RHS2116_Impedance_Check_Control+0xb0>)
 8000d82:	881a      	ldrh	r2, [r3, #0]
 8000d84:	4b0f      	ldr	r3, [pc, #60]	@ (8000dc4 <RHS2116_Impedance_Check_Control+0xb4>)
 8000d86:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8000d88:	4b0f      	ldr	r3, [pc, #60]	@ (8000dc8 <RHS2116_Impedance_Check_Control+0xb8>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	4a0f      	ldr	r2, [pc, #60]	@ (8000dcc <RHS2116_Impedance_Check_Control+0xbc>)
 8000d8e:	490d      	ldr	r1, [pc, #52]	@ (8000dc4 <RHS2116_Impedance_Check_Control+0xb4>)
 8000d90:	6878      	ldr	r0, [r7, #4]
 8000d92:	f7ff fbf5 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8000d96:	480d      	ldr	r0, [pc, #52]	@ (8000dcc <RHS2116_Impedance_Check_Control+0xbc>)
 8000d98:	f7ff fcf0 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8000d9c:	4b09      	ldr	r3, [pc, #36]	@ (8000dc4 <RHS2116_Impedance_Check_Control+0xb4>)
 8000d9e:	881b      	ldrh	r3, [r3, #0]
 8000da0:	4a06      	ldr	r2, [pc, #24]	@ (8000dbc <RHS2116_Impedance_Check_Control+0xac>)
 8000da2:	7811      	ldrb	r1, [r2, #0]
 8000da4:	4a06      	ldr	r2, [pc, #24]	@ (8000dc0 <RHS2116_Impedance_Check_Control+0xb0>)
 8000da6:	8812      	ldrh	r2, [r2, #0]
 8000da8:	4618      	mov	r0, r3
 8000daa:	f7ff fcf1 	bl	8000790 <print_configuration>
}
 8000dae:	bf00      	nop
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	20000091 	.word	0x20000091
 8000dbc:	20000090 	.word	0x20000090
 8000dc0:	20000092 	.word	0x20000092
 8000dc4:	20000088 	.word	0x20000088
 8000dc8:	20000000 	.word	0x20000000
 8000dcc:	2000008c 	.word	0x2000008c

08000dd0 <RHS2116_Impedence_Check_DAC>:


void RHS2116_Impedence_Check_DAC(SPI_HandleTypeDef *hspi, uint8_t Register, uint8_t Zcheck_DAC){
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	460b      	mov	r3, r1
 8000dda:	70fb      	strb	r3, [r7, #3]
 8000ddc:	4613      	mov	r3, r2
 8000dde:	70bb      	strb	r3, [r7, #2]
	// Register 3 - Initialize impedance check DAC to midrange value
	// IN EXEMPLE : 0x0080 --> 0bxxxxxxxx 10000000
	cmd_selector = WRITE_CMD;
 8000de0:	4b18      	ldr	r3, [pc, #96]	@ (8000e44 <RHS2116_Impedence_Check_DAC+0x74>)
 8000de2:	2280      	movs	r2, #128	@ 0x80
 8000de4:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 8000de6:	4a18      	ldr	r2, [pc, #96]	@ (8000e48 <RHS2116_Impedence_Check_DAC+0x78>)
 8000de8:	78fb      	ldrb	r3, [r7, #3]
 8000dea:	7013      	strb	r3, [r2, #0]
	lsb_value = Zcheck_DAC;
 8000dec:	78bb      	ldrb	r3, [r7, #2]
 8000dee:	b29a      	uxth	r2, r3
 8000df0:	4b16      	ldr	r3, [pc, #88]	@ (8000e4c <RHS2116_Impedence_Check_DAC+0x7c>)
 8000df2:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8000df4:	4b13      	ldr	r3, [pc, #76]	@ (8000e44 <RHS2116_Impedence_Check_DAC+0x74>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	021b      	lsls	r3, r3, #8
 8000dfa:	b21a      	sxth	r2, r3
 8000dfc:	4b12      	ldr	r3, [pc, #72]	@ (8000e48 <RHS2116_Impedence_Check_DAC+0x78>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	b21b      	sxth	r3, r3
 8000e02:	4313      	orrs	r3, r2
 8000e04:	b21b      	sxth	r3, r3
 8000e06:	b29a      	uxth	r2, r3
 8000e08:	4b11      	ldr	r3, [pc, #68]	@ (8000e50 <RHS2116_Impedence_Check_DAC+0x80>)
 8000e0a:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 8000e0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e4c <RHS2116_Impedence_Check_DAC+0x7c>)
 8000e0e:	881a      	ldrh	r2, [r3, #0]
 8000e10:	4b0f      	ldr	r3, [pc, #60]	@ (8000e50 <RHS2116_Impedence_Check_DAC+0x80>)
 8000e12:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8000e14:	4b0f      	ldr	r3, [pc, #60]	@ (8000e54 <RHS2116_Impedence_Check_DAC+0x84>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	4a0f      	ldr	r2, [pc, #60]	@ (8000e58 <RHS2116_Impedence_Check_DAC+0x88>)
 8000e1a:	490d      	ldr	r1, [pc, #52]	@ (8000e50 <RHS2116_Impedence_Check_DAC+0x80>)
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f7ff fbaf 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8000e22:	480d      	ldr	r0, [pc, #52]	@ (8000e58 <RHS2116_Impedence_Check_DAC+0x88>)
 8000e24:	f7ff fcaa 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8000e28:	4b09      	ldr	r3, [pc, #36]	@ (8000e50 <RHS2116_Impedence_Check_DAC+0x80>)
 8000e2a:	881b      	ldrh	r3, [r3, #0]
 8000e2c:	4a06      	ldr	r2, [pc, #24]	@ (8000e48 <RHS2116_Impedence_Check_DAC+0x78>)
 8000e2e:	7811      	ldrb	r1, [r2, #0]
 8000e30:	4a06      	ldr	r2, [pc, #24]	@ (8000e4c <RHS2116_Impedence_Check_DAC+0x7c>)
 8000e32:	8812      	ldrh	r2, [r2, #0]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff fcab 	bl	8000790 <print_configuration>
}
 8000e3a:	bf00      	nop
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000091 	.word	0x20000091
 8000e48:	20000090 	.word	0x20000090
 8000e4c:	20000092 	.word	0x20000092
 8000e50:	20000088 	.word	0x20000088
 8000e54:	20000000 	.word	0x20000000
 8000e58:	2000008c 	.word	0x2000008c

08000e5c <RHS2116_Amplifier_Bandwidth_Select_Upper>:


void RHS2116_Amplifier_Bandwidth_Select_Upper(SPI_HandleTypeDef *hspi, uint8_t Register, uint8_t RH_sel1, uint8_t RH_sel2){
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
 8000e64:	4608      	mov	r0, r1
 8000e66:	4611      	mov	r1, r2
 8000e68:	461a      	mov	r2, r3
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	70fb      	strb	r3, [r7, #3]
 8000e6e:	460b      	mov	r3, r1
 8000e70:	70bb      	strb	r3, [r7, #2]
 8000e72:	4613      	mov	r3, r2
 8000e74:	707b      	strb	r3, [r7, #1]
	// Register 4 - Set upper cutoff frequency of AC-coupled high-gain amplifiers to 7.5 kHz.
	// IN EXEMPLE : 0x0016 --> 0bxxxxx 00000 010110

	// Register 5 - Set upper cutoff frequency of AC-coupled high-gain amplifiers to 7.5 kHz.
	// IN EXEMPLE : 0x0017 --> 0bxxxxx 00000 010111
	cmd_selector = WRITE_CMD;
 8000e76:	4b1b      	ldr	r3, [pc, #108]	@ (8000ee4 <RHS2116_Amplifier_Bandwidth_Select_Upper+0x88>)
 8000e78:	2280      	movs	r2, #128	@ 0x80
 8000e7a:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 8000e7c:	4a1a      	ldr	r2, [pc, #104]	@ (8000ee8 <RHS2116_Amplifier_Bandwidth_Select_Upper+0x8c>)
 8000e7e:	78fb      	ldrb	r3, [r7, #3]
 8000e80:	7013      	strb	r3, [r2, #0]
	lsb_value = (RH_sel2 << 6) | RH_sel1;
 8000e82:	787b      	ldrb	r3, [r7, #1]
 8000e84:	019b      	lsls	r3, r3, #6
 8000e86:	b21a      	sxth	r2, r3
 8000e88:	78bb      	ldrb	r3, [r7, #2]
 8000e8a:	b21b      	sxth	r3, r3
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	b21b      	sxth	r3, r3
 8000e90:	b29a      	uxth	r2, r3
 8000e92:	4b16      	ldr	r3, [pc, #88]	@ (8000eec <RHS2116_Amplifier_Bandwidth_Select_Upper+0x90>)
 8000e94:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8000e96:	4b13      	ldr	r3, [pc, #76]	@ (8000ee4 <RHS2116_Amplifier_Bandwidth_Select_Upper+0x88>)
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	021b      	lsls	r3, r3, #8
 8000e9c:	b21a      	sxth	r2, r3
 8000e9e:	4b12      	ldr	r3, [pc, #72]	@ (8000ee8 <RHS2116_Amplifier_Bandwidth_Select_Upper+0x8c>)
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	b21b      	sxth	r3, r3
 8000ea4:	4313      	orrs	r3, r2
 8000ea6:	b21b      	sxth	r3, r3
 8000ea8:	b29a      	uxth	r2, r3
 8000eaa:	4b11      	ldr	r3, [pc, #68]	@ (8000ef0 <RHS2116_Amplifier_Bandwidth_Select_Upper+0x94>)
 8000eac:	801a      	strh	r2, [r3, #0]
	tx_vector[1] =  lsb_value;
 8000eae:	4b0f      	ldr	r3, [pc, #60]	@ (8000eec <RHS2116_Amplifier_Bandwidth_Select_Upper+0x90>)
 8000eb0:	881a      	ldrh	r2, [r3, #0]
 8000eb2:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef0 <RHS2116_Amplifier_Bandwidth_Select_Upper+0x94>)
 8000eb4:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8000eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef4 <RHS2116_Amplifier_Bandwidth_Select_Upper+0x98>)
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	4a0f      	ldr	r2, [pc, #60]	@ (8000ef8 <RHS2116_Amplifier_Bandwidth_Select_Upper+0x9c>)
 8000ebc:	490c      	ldr	r1, [pc, #48]	@ (8000ef0 <RHS2116_Amplifier_Bandwidth_Select_Upper+0x94>)
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	f7ff fb5e 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8000ec4:	480c      	ldr	r0, [pc, #48]	@ (8000ef8 <RHS2116_Amplifier_Bandwidth_Select_Upper+0x9c>)
 8000ec6:	f7ff fc59 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8000eca:	4b09      	ldr	r3, [pc, #36]	@ (8000ef0 <RHS2116_Amplifier_Bandwidth_Select_Upper+0x94>)
 8000ecc:	881b      	ldrh	r3, [r3, #0]
 8000ece:	4a06      	ldr	r2, [pc, #24]	@ (8000ee8 <RHS2116_Amplifier_Bandwidth_Select_Upper+0x8c>)
 8000ed0:	7811      	ldrb	r1, [r2, #0]
 8000ed2:	4a06      	ldr	r2, [pc, #24]	@ (8000eec <RHS2116_Amplifier_Bandwidth_Select_Upper+0x90>)
 8000ed4:	8812      	ldrh	r2, [r2, #0]
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff fc5a 	bl	8000790 <print_configuration>
}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	20000091 	.word	0x20000091
 8000ee8:	20000090 	.word	0x20000090
 8000eec:	20000092 	.word	0x20000092
 8000ef0:	20000088 	.word	0x20000088
 8000ef4:	20000000 	.word	0x20000000
 8000ef8:	2000008c 	.word	0x2000008c

08000efc <RHS2116_Amplifier_Bandwidth_Select_Lower>:


void RHS2116_Amplifier_Bandwidth_Select_Lower(SPI_HandleTypeDef *hspi, uint8_t Register, uint8_t RL_sel1, uint8_t RL_sel2, uint8_t RL_sel3){
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	4608      	mov	r0, r1
 8000f06:	4611      	mov	r1, r2
 8000f08:	461a      	mov	r2, r3
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	70fb      	strb	r3, [r7, #3]
 8000f0e:	460b      	mov	r3, r1
 8000f10:	70bb      	strb	r3, [r7, #2]
 8000f12:	4613      	mov	r3, r2
 8000f14:	707b      	strb	r3, [r7, #1]
	// Register 6 - Set lower cutoff frequency of AC-coupled high-gain amplifiers to 5 Hz
	// IN EXEMPLE : 0x00A8 --> 0bxx 0 000001 0101000
	cmd_selector = WRITE_CMD;
 8000f16:	4b1e      	ldr	r3, [pc, #120]	@ (8000f90 <RHS2116_Amplifier_Bandwidth_Select_Lower+0x94>)
 8000f18:	2280      	movs	r2, #128	@ 0x80
 8000f1a:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 8000f1c:	4a1d      	ldr	r2, [pc, #116]	@ (8000f94 <RHS2116_Amplifier_Bandwidth_Select_Lower+0x98>)
 8000f1e:	78fb      	ldrb	r3, [r7, #3]
 8000f20:	7013      	strb	r3, [r2, #0]
	lsb_value = (RL_sel3 << 13) | (RL_sel2 << 7) | RL_sel1;
 8000f22:	7c3b      	ldrb	r3, [r7, #16]
 8000f24:	035b      	lsls	r3, r3, #13
 8000f26:	b21a      	sxth	r2, r3
 8000f28:	787b      	ldrb	r3, [r7, #1]
 8000f2a:	01db      	lsls	r3, r3, #7
 8000f2c:	b21b      	sxth	r3, r3
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	b21a      	sxth	r2, r3
 8000f32:	78bb      	ldrb	r3, [r7, #2]
 8000f34:	b21b      	sxth	r3, r3
 8000f36:	4313      	orrs	r3, r2
 8000f38:	b21b      	sxth	r3, r3
 8000f3a:	b29a      	uxth	r2, r3
 8000f3c:	4b16      	ldr	r3, [pc, #88]	@ (8000f98 <RHS2116_Amplifier_Bandwidth_Select_Lower+0x9c>)
 8000f3e:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8000f40:	4b13      	ldr	r3, [pc, #76]	@ (8000f90 <RHS2116_Amplifier_Bandwidth_Select_Lower+0x94>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	021b      	lsls	r3, r3, #8
 8000f46:	b21a      	sxth	r2, r3
 8000f48:	4b12      	ldr	r3, [pc, #72]	@ (8000f94 <RHS2116_Amplifier_Bandwidth_Select_Lower+0x98>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	b21b      	sxth	r3, r3
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	b21b      	sxth	r3, r3
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	4b11      	ldr	r3, [pc, #68]	@ (8000f9c <RHS2116_Amplifier_Bandwidth_Select_Lower+0xa0>)
 8000f56:	801a      	strh	r2, [r3, #0]
	tx_vector[1] =  lsb_value;
 8000f58:	4b0f      	ldr	r3, [pc, #60]	@ (8000f98 <RHS2116_Amplifier_Bandwidth_Select_Lower+0x9c>)
 8000f5a:	881a      	ldrh	r2, [r3, #0]
 8000f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f9c <RHS2116_Amplifier_Bandwidth_Select_Lower+0xa0>)
 8000f5e:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8000f60:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa0 <RHS2116_Amplifier_Bandwidth_Select_Lower+0xa4>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	4a0f      	ldr	r2, [pc, #60]	@ (8000fa4 <RHS2116_Amplifier_Bandwidth_Select_Lower+0xa8>)
 8000f66:	490d      	ldr	r1, [pc, #52]	@ (8000f9c <RHS2116_Amplifier_Bandwidth_Select_Lower+0xa0>)
 8000f68:	6878      	ldr	r0, [r7, #4]
 8000f6a:	f7ff fb09 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8000f6e:	480d      	ldr	r0, [pc, #52]	@ (8000fa4 <RHS2116_Amplifier_Bandwidth_Select_Lower+0xa8>)
 8000f70:	f7ff fc04 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8000f74:	4b09      	ldr	r3, [pc, #36]	@ (8000f9c <RHS2116_Amplifier_Bandwidth_Select_Lower+0xa0>)
 8000f76:	881b      	ldrh	r3, [r3, #0]
 8000f78:	4a06      	ldr	r2, [pc, #24]	@ (8000f94 <RHS2116_Amplifier_Bandwidth_Select_Lower+0x98>)
 8000f7a:	7811      	ldrb	r1, [r2, #0]
 8000f7c:	4a06      	ldr	r2, [pc, #24]	@ (8000f98 <RHS2116_Amplifier_Bandwidth_Select_Lower+0x9c>)
 8000f7e:	8812      	ldrh	r2, [r2, #0]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff fc05 	bl	8000790 <print_configuration>
}
 8000f86:	bf00      	nop
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000091 	.word	0x20000091
 8000f94:	20000090 	.word	0x20000090
 8000f98:	20000092 	.word	0x20000092
 8000f9c:	20000088 	.word	0x20000088
 8000fa0:	20000000 	.word	0x20000000
 8000fa4:	2000008c 	.word	0x2000008c

08000fa8 <RHS2116_Amplifier_Power_Up>:

void  RHS2116_Amplifier_Power_Up(SPI_HandleTypeDef *hspi, uint8_t Register, uint16_t AC_amp_power){
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	70fb      	strb	r3, [r7, #3]
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	803b      	strh	r3, [r7, #0]
	// Register 8 - Power up all AC-coupled high-gain amplifiers.
	// IN EXEMPLE : 0xFFFF
	cmd_selector = WRITE_CMD;
 8000fb8:	4b17      	ldr	r3, [pc, #92]	@ (8001018 <RHS2116_Amplifier_Power_Up+0x70>)
 8000fba:	2280      	movs	r2, #128	@ 0x80
 8000fbc:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 8000fbe:	4a17      	ldr	r2, [pc, #92]	@ (800101c <RHS2116_Amplifier_Power_Up+0x74>)
 8000fc0:	78fb      	ldrb	r3, [r7, #3]
 8000fc2:	7013      	strb	r3, [r2, #0]
	lsb_value = AC_amp_power;
 8000fc4:	4a16      	ldr	r2, [pc, #88]	@ (8001020 <RHS2116_Amplifier_Power_Up+0x78>)
 8000fc6:	883b      	ldrh	r3, [r7, #0]
 8000fc8:	8013      	strh	r3, [r2, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8000fca:	4b13      	ldr	r3, [pc, #76]	@ (8001018 <RHS2116_Amplifier_Power_Up+0x70>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	021b      	lsls	r3, r3, #8
 8000fd0:	b21a      	sxth	r2, r3
 8000fd2:	4b12      	ldr	r3, [pc, #72]	@ (800101c <RHS2116_Amplifier_Power_Up+0x74>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	b21b      	sxth	r3, r3
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	b21b      	sxth	r3, r3
 8000fdc:	b29a      	uxth	r2, r3
 8000fde:	4b11      	ldr	r3, [pc, #68]	@ (8001024 <RHS2116_Amplifier_Power_Up+0x7c>)
 8000fe0:	801a      	strh	r2, [r3, #0]
	tx_vector[1] =  lsb_value;
 8000fe2:	4b0f      	ldr	r3, [pc, #60]	@ (8001020 <RHS2116_Amplifier_Power_Up+0x78>)
 8000fe4:	881a      	ldrh	r2, [r3, #0]
 8000fe6:	4b0f      	ldr	r3, [pc, #60]	@ (8001024 <RHS2116_Amplifier_Power_Up+0x7c>)
 8000fe8:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8000fea:	4b0f      	ldr	r3, [pc, #60]	@ (8001028 <RHS2116_Amplifier_Power_Up+0x80>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	4a0f      	ldr	r2, [pc, #60]	@ (800102c <RHS2116_Amplifier_Power_Up+0x84>)
 8000ff0:	490c      	ldr	r1, [pc, #48]	@ (8001024 <RHS2116_Amplifier_Power_Up+0x7c>)
 8000ff2:	6878      	ldr	r0, [r7, #4]
 8000ff4:	f7ff fac4 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8000ff8:	480c      	ldr	r0, [pc, #48]	@ (800102c <RHS2116_Amplifier_Power_Up+0x84>)
 8000ffa:	f7ff fbbf 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8000ffe:	4b09      	ldr	r3, [pc, #36]	@ (8001024 <RHS2116_Amplifier_Power_Up+0x7c>)
 8001000:	881b      	ldrh	r3, [r3, #0]
 8001002:	4a06      	ldr	r2, [pc, #24]	@ (800101c <RHS2116_Amplifier_Power_Up+0x74>)
 8001004:	7811      	ldrb	r1, [r2, #0]
 8001006:	4a06      	ldr	r2, [pc, #24]	@ (8001020 <RHS2116_Amplifier_Power_Up+0x78>)
 8001008:	8812      	ldrh	r2, [r2, #0]
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff fbc0 	bl	8000790 <print_configuration>
}
 8001010:	bf00      	nop
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	20000091 	.word	0x20000091
 800101c:	20000090 	.word	0x20000090
 8001020:	20000092 	.word	0x20000092
 8001024:	20000088 	.word	0x20000088
 8001028:	20000000 	.word	0x20000000
 800102c:	2000008c 	.word	0x2000008c

08001030 <RHS2116_Fast_Settle>:

void RHS2116_Fast_Settle(SPI_HandleTypeDef *hspi, uint8_t Register, uint16_t amp_fast_settle){
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	460b      	mov	r3, r1
 800103a:	70fb      	strb	r3, [r7, #3]
 800103c:	4613      	mov	r3, r2
 800103e:	803b      	strh	r3, [r7, #0]
	// Register 10 - Turn off fast settle function on all channels. (This command does not take effect until the U flag is asserted since Register 10 is a triggered register.)
	// IN EXEMPLE : 0x0000
	cmd_selector = WRITE_CMD;
 8001040:	4b1b      	ldr	r3, [pc, #108]	@ (80010b0 <RHS2116_Fast_Settle+0x80>)
 8001042:	2280      	movs	r2, #128	@ 0x80
 8001044:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 8001046:	4a1b      	ldr	r2, [pc, #108]	@ (80010b4 <RHS2116_Fast_Settle+0x84>)
 8001048:	78fb      	ldrb	r3, [r7, #3]
 800104a:	7013      	strb	r3, [r2, #0]
	lsb_value = amp_fast_settle;
 800104c:	4a1a      	ldr	r2, [pc, #104]	@ (80010b8 <RHS2116_Fast_Settle+0x88>)
 800104e:	883b      	ldrh	r3, [r7, #0]
 8001050:	8013      	strh	r3, [r2, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8001052:	4b17      	ldr	r3, [pc, #92]	@ (80010b0 <RHS2116_Fast_Settle+0x80>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	021b      	lsls	r3, r3, #8
 8001058:	b21a      	sxth	r2, r3
 800105a:	4b16      	ldr	r3, [pc, #88]	@ (80010b4 <RHS2116_Fast_Settle+0x84>)
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	b21b      	sxth	r3, r3
 8001060:	4313      	orrs	r3, r2
 8001062:	b21b      	sxth	r3, r3
 8001064:	b29a      	uxth	r2, r3
 8001066:	4b15      	ldr	r3, [pc, #84]	@ (80010bc <RHS2116_Fast_Settle+0x8c>)
 8001068:	801a      	strh	r2, [r3, #0]
	tx_vector[0] |= (1 << U_FLAG); // TRIGGERING U_FLAG
 800106a:	4b14      	ldr	r3, [pc, #80]	@ (80010bc <RHS2116_Fast_Settle+0x8c>)
 800106c:	881b      	ldrh	r3, [r3, #0]
 800106e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001072:	b29a      	uxth	r2, r3
 8001074:	4b11      	ldr	r3, [pc, #68]	@ (80010bc <RHS2116_Fast_Settle+0x8c>)
 8001076:	801a      	strh	r2, [r3, #0]
	tx_vector[1] =  lsb_value;
 8001078:	4b0f      	ldr	r3, [pc, #60]	@ (80010b8 <RHS2116_Fast_Settle+0x88>)
 800107a:	881a      	ldrh	r2, [r3, #0]
 800107c:	4b0f      	ldr	r3, [pc, #60]	@ (80010bc <RHS2116_Fast_Settle+0x8c>)
 800107e:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8001080:	4b0f      	ldr	r3, [pc, #60]	@ (80010c0 <RHS2116_Fast_Settle+0x90>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	4a0f      	ldr	r2, [pc, #60]	@ (80010c4 <RHS2116_Fast_Settle+0x94>)
 8001086:	490d      	ldr	r1, [pc, #52]	@ (80010bc <RHS2116_Fast_Settle+0x8c>)
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff fa79 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 800108e:	480d      	ldr	r0, [pc, #52]	@ (80010c4 <RHS2116_Fast_Settle+0x94>)
 8001090:	f7ff fb74 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8001094:	4b09      	ldr	r3, [pc, #36]	@ (80010bc <RHS2116_Fast_Settle+0x8c>)
 8001096:	881b      	ldrh	r3, [r3, #0]
 8001098:	4a06      	ldr	r2, [pc, #24]	@ (80010b4 <RHS2116_Fast_Settle+0x84>)
 800109a:	7811      	ldrb	r1, [r2, #0]
 800109c:	4a06      	ldr	r2, [pc, #24]	@ (80010b8 <RHS2116_Fast_Settle+0x88>)
 800109e:	8812      	ldrh	r2, [r2, #0]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff fb75 	bl	8000790 <print_configuration>

}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000091 	.word	0x20000091
 80010b4:	20000090 	.word	0x20000090
 80010b8:	20000092 	.word	0x20000092
 80010bc:	20000088 	.word	0x20000088
 80010c0:	20000000 	.word	0x20000000
 80010c4:	2000008c 	.word	0x2000008c

080010c8 <RHS2116_Amplifier_Lower_Cutoff>:


void RHS2116_Amplifier_Lower_Cutoff(SPI_HandleTypeDef *hspi, uint8_t Register, uint16_t amp_fL_select){
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
 80010d0:	460b      	mov	r3, r1
 80010d2:	70fb      	strb	r3, [r7, #3]
 80010d4:	4613      	mov	r3, r2
 80010d6:	803b      	strh	r3, [r7, #0]
	// Register 12 - Set all amplifiers to the lower cutoff frequency set by Register 6. Bits in this register can be set to zero during and immediately following stimulation
	// pulses to rapidly recover from stimulation artifacts. (This command does not take effect until the U flag is asserted since Register 10 is a triggered register.)
	// IN EXEMPLE : 0xFFFF --> 0xFFFF
	cmd_selector = WRITE_CMD;
 80010d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001148 <RHS2116_Amplifier_Lower_Cutoff+0x80>)
 80010da:	2280      	movs	r2, #128	@ 0x80
 80010dc:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 80010de:	4a1b      	ldr	r2, [pc, #108]	@ (800114c <RHS2116_Amplifier_Lower_Cutoff+0x84>)
 80010e0:	78fb      	ldrb	r3, [r7, #3]
 80010e2:	7013      	strb	r3, [r2, #0]
	lsb_value = amp_fL_select;
 80010e4:	4a1a      	ldr	r2, [pc, #104]	@ (8001150 <RHS2116_Amplifier_Lower_Cutoff+0x88>)
 80010e6:	883b      	ldrh	r3, [r7, #0]
 80010e8:	8013      	strh	r3, [r2, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 80010ea:	4b17      	ldr	r3, [pc, #92]	@ (8001148 <RHS2116_Amplifier_Lower_Cutoff+0x80>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	021b      	lsls	r3, r3, #8
 80010f0:	b21a      	sxth	r2, r3
 80010f2:	4b16      	ldr	r3, [pc, #88]	@ (800114c <RHS2116_Amplifier_Lower_Cutoff+0x84>)
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	b21b      	sxth	r3, r3
 80010f8:	4313      	orrs	r3, r2
 80010fa:	b21b      	sxth	r3, r3
 80010fc:	b29a      	uxth	r2, r3
 80010fe:	4b15      	ldr	r3, [pc, #84]	@ (8001154 <RHS2116_Amplifier_Lower_Cutoff+0x8c>)
 8001100:	801a      	strh	r2, [r3, #0]
	tx_vector[0] |= (1 << U_FLAG); // TRIGGERING U_FLAG
 8001102:	4b14      	ldr	r3, [pc, #80]	@ (8001154 <RHS2116_Amplifier_Lower_Cutoff+0x8c>)
 8001104:	881b      	ldrh	r3, [r3, #0]
 8001106:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800110a:	b29a      	uxth	r2, r3
 800110c:	4b11      	ldr	r3, [pc, #68]	@ (8001154 <RHS2116_Amplifier_Lower_Cutoff+0x8c>)
 800110e:	801a      	strh	r2, [r3, #0]
	tx_vector[1] =  lsb_value;
 8001110:	4b0f      	ldr	r3, [pc, #60]	@ (8001150 <RHS2116_Amplifier_Lower_Cutoff+0x88>)
 8001112:	881a      	ldrh	r2, [r3, #0]
 8001114:	4b0f      	ldr	r3, [pc, #60]	@ (8001154 <RHS2116_Amplifier_Lower_Cutoff+0x8c>)
 8001116:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8001118:	4b0f      	ldr	r3, [pc, #60]	@ (8001158 <RHS2116_Amplifier_Lower_Cutoff+0x90>)
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	4a0f      	ldr	r2, [pc, #60]	@ (800115c <RHS2116_Amplifier_Lower_Cutoff+0x94>)
 800111e:	490d      	ldr	r1, [pc, #52]	@ (8001154 <RHS2116_Amplifier_Lower_Cutoff+0x8c>)
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f7ff fa2d 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8001126:	480d      	ldr	r0, [pc, #52]	@ (800115c <RHS2116_Amplifier_Lower_Cutoff+0x94>)
 8001128:	f7ff fb28 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 800112c:	4b09      	ldr	r3, [pc, #36]	@ (8001154 <RHS2116_Amplifier_Lower_Cutoff+0x8c>)
 800112e:	881b      	ldrh	r3, [r3, #0]
 8001130:	4a06      	ldr	r2, [pc, #24]	@ (800114c <RHS2116_Amplifier_Lower_Cutoff+0x84>)
 8001132:	7811      	ldrb	r1, [r2, #0]
 8001134:	4a06      	ldr	r2, [pc, #24]	@ (8001150 <RHS2116_Amplifier_Lower_Cutoff+0x88>)
 8001136:	8812      	ldrh	r2, [r2, #0]
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff fb29 	bl	8000790 <print_configuration>
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20000091 	.word	0x20000091
 800114c:	20000090 	.word	0x20000090
 8001150:	20000092 	.word	0x20000092
 8001154:	20000088 	.word	0x20000088
 8001158:	20000000 	.word	0x20000000
 800115c:	2000008c 	.word	0x2000008c

08001160 <RHS2116_Stimulation_Step_Size>:


void RHS2116_Stimulation_Step_Size(SPI_HandleTypeDef *hspi, uint8_t Register, uint8_t step_sel1, uint8_t step_sel2, uint8_t step_sel3){
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	4608      	mov	r0, r1
 800116a:	4611      	mov	r1, r2
 800116c:	461a      	mov	r2, r3
 800116e:	4603      	mov	r3, r0
 8001170:	70fb      	strb	r3, [r7, #3]
 8001172:	460b      	mov	r3, r1
 8001174:	70bb      	strb	r3, [r7, #2]
 8001176:	4613      	mov	r3, r2
 8001178:	707b      	strb	r3, [r7, #1]
	// Register 34 - Set up a stimulation step size of 1 A, giving us a stimulation range of 255 A on each channel.
	//IN EXEMPLE : 0x00E2 --> Obx 00 000001 1100010
	cmd_selector = WRITE_CMD;
 800117a:	4b1e      	ldr	r3, [pc, #120]	@ (80011f4 <RHS2116_Stimulation_Step_Size+0x94>)
 800117c:	2280      	movs	r2, #128	@ 0x80
 800117e:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 8001180:	4a1d      	ldr	r2, [pc, #116]	@ (80011f8 <RHS2116_Stimulation_Step_Size+0x98>)
 8001182:	78fb      	ldrb	r3, [r7, #3]
 8001184:	7013      	strb	r3, [r2, #0]
	lsb_value = (step_sel3 << 13) | (step_sel2 << 7) | (step_sel1);
 8001186:	7c3b      	ldrb	r3, [r7, #16]
 8001188:	035b      	lsls	r3, r3, #13
 800118a:	b21a      	sxth	r2, r3
 800118c:	787b      	ldrb	r3, [r7, #1]
 800118e:	01db      	lsls	r3, r3, #7
 8001190:	b21b      	sxth	r3, r3
 8001192:	4313      	orrs	r3, r2
 8001194:	b21a      	sxth	r2, r3
 8001196:	78bb      	ldrb	r3, [r7, #2]
 8001198:	b21b      	sxth	r3, r3
 800119a:	4313      	orrs	r3, r2
 800119c:	b21b      	sxth	r3, r3
 800119e:	b29a      	uxth	r2, r3
 80011a0:	4b16      	ldr	r3, [pc, #88]	@ (80011fc <RHS2116_Stimulation_Step_Size+0x9c>)
 80011a2:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 80011a4:	4b13      	ldr	r3, [pc, #76]	@ (80011f4 <RHS2116_Stimulation_Step_Size+0x94>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	021b      	lsls	r3, r3, #8
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <RHS2116_Stimulation_Step_Size+0x98>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	b21b      	sxth	r3, r3
 80011b2:	4313      	orrs	r3, r2
 80011b4:	b21b      	sxth	r3, r3
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <RHS2116_Stimulation_Step_Size+0xa0>)
 80011ba:	801a      	strh	r2, [r3, #0]
	tx_vector[1] =  lsb_value;
 80011bc:	4b0f      	ldr	r3, [pc, #60]	@ (80011fc <RHS2116_Stimulation_Step_Size+0x9c>)
 80011be:	881a      	ldrh	r2, [r3, #0]
 80011c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001200 <RHS2116_Stimulation_Step_Size+0xa0>)
 80011c2:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 80011c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001204 <RHS2116_Stimulation_Step_Size+0xa4>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	4a0f      	ldr	r2, [pc, #60]	@ (8001208 <RHS2116_Stimulation_Step_Size+0xa8>)
 80011ca:	490d      	ldr	r1, [pc, #52]	@ (8001200 <RHS2116_Stimulation_Step_Size+0xa0>)
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff f9d7 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 80011d2:	480d      	ldr	r0, [pc, #52]	@ (8001208 <RHS2116_Stimulation_Step_Size+0xa8>)
 80011d4:	f7ff fad2 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 80011d8:	4b09      	ldr	r3, [pc, #36]	@ (8001200 <RHS2116_Stimulation_Step_Size+0xa0>)
 80011da:	881b      	ldrh	r3, [r3, #0]
 80011dc:	4a06      	ldr	r2, [pc, #24]	@ (80011f8 <RHS2116_Stimulation_Step_Size+0x98>)
 80011de:	7811      	ldrb	r1, [r2, #0]
 80011e0:	4a06      	ldr	r2, [pc, #24]	@ (80011fc <RHS2116_Stimulation_Step_Size+0x9c>)
 80011e2:	8812      	ldrh	r2, [r2, #0]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff fad3 	bl	8000790 <print_configuration>
}
 80011ea:	bf00      	nop
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000091 	.word	0x20000091
 80011f8:	20000090 	.word	0x20000090
 80011fc:	20000092 	.word	0x20000092
 8001200:	20000088 	.word	0x20000088
 8001204:	20000000 	.word	0x20000000
 8001208:	2000008c 	.word	0x2000008c

0800120c <RHS2116_Stimulation_Bias>:

void RHS2116_Stimulation_Bias(SPI_HandleTypeDef *hspi, uint8_t Register, uint8_t stim_nbias, uint8_t stim_pbias){
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	4608      	mov	r0, r1
 8001216:	4611      	mov	r1, r2
 8001218:	461a      	mov	r2, r3
 800121a:	4603      	mov	r3, r0
 800121c:	70fb      	strb	r3, [r7, #3]
 800121e:	460b      	mov	r3, r1
 8001220:	70bb      	strb	r3, [r7, #2]
 8001222:	4613      	mov	r3, r2
 8001224:	707b      	strb	r3, [r7, #1]
	// Register 35 - Set stimulation bias voltages appropriate for a 1 A step size.
	//IN EXEMPLE : 0x00AA --> Obxxxxxxxx 1010 1010
	cmd_selector = WRITE_CMD;
 8001226:	4b1b      	ldr	r3, [pc, #108]	@ (8001294 <RHS2116_Stimulation_Bias+0x88>)
 8001228:	2280      	movs	r2, #128	@ 0x80
 800122a:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 800122c:	4a1a      	ldr	r2, [pc, #104]	@ (8001298 <RHS2116_Stimulation_Bias+0x8c>)
 800122e:	78fb      	ldrb	r3, [r7, #3]
 8001230:	7013      	strb	r3, [r2, #0]
	lsb_value = (stim_pbias << 4) | (stim_nbias);
 8001232:	787b      	ldrb	r3, [r7, #1]
 8001234:	011b      	lsls	r3, r3, #4
 8001236:	b21a      	sxth	r2, r3
 8001238:	78bb      	ldrb	r3, [r7, #2]
 800123a:	b21b      	sxth	r3, r3
 800123c:	4313      	orrs	r3, r2
 800123e:	b21b      	sxth	r3, r3
 8001240:	b29a      	uxth	r2, r3
 8001242:	4b16      	ldr	r3, [pc, #88]	@ (800129c <RHS2116_Stimulation_Bias+0x90>)
 8001244:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8001246:	4b13      	ldr	r3, [pc, #76]	@ (8001294 <RHS2116_Stimulation_Bias+0x88>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	021b      	lsls	r3, r3, #8
 800124c:	b21a      	sxth	r2, r3
 800124e:	4b12      	ldr	r3, [pc, #72]	@ (8001298 <RHS2116_Stimulation_Bias+0x8c>)
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	b21b      	sxth	r3, r3
 8001254:	4313      	orrs	r3, r2
 8001256:	b21b      	sxth	r3, r3
 8001258:	b29a      	uxth	r2, r3
 800125a:	4b11      	ldr	r3, [pc, #68]	@ (80012a0 <RHS2116_Stimulation_Bias+0x94>)
 800125c:	801a      	strh	r2, [r3, #0]
	tx_vector[1] =  lsb_value;
 800125e:	4b0f      	ldr	r3, [pc, #60]	@ (800129c <RHS2116_Stimulation_Bias+0x90>)
 8001260:	881a      	ldrh	r2, [r3, #0]
 8001262:	4b0f      	ldr	r3, [pc, #60]	@ (80012a0 <RHS2116_Stimulation_Bias+0x94>)
 8001264:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8001266:	4b0f      	ldr	r3, [pc, #60]	@ (80012a4 <RHS2116_Stimulation_Bias+0x98>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	4a0f      	ldr	r2, [pc, #60]	@ (80012a8 <RHS2116_Stimulation_Bias+0x9c>)
 800126c:	490c      	ldr	r1, [pc, #48]	@ (80012a0 <RHS2116_Stimulation_Bias+0x94>)
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f7ff f986 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8001274:	480c      	ldr	r0, [pc, #48]	@ (80012a8 <RHS2116_Stimulation_Bias+0x9c>)
 8001276:	f7ff fa81 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 800127a:	4b09      	ldr	r3, [pc, #36]	@ (80012a0 <RHS2116_Stimulation_Bias+0x94>)
 800127c:	881b      	ldrh	r3, [r3, #0]
 800127e:	4a06      	ldr	r2, [pc, #24]	@ (8001298 <RHS2116_Stimulation_Bias+0x8c>)
 8001280:	7811      	ldrb	r1, [r2, #0]
 8001282:	4a06      	ldr	r2, [pc, #24]	@ (800129c <RHS2116_Stimulation_Bias+0x90>)
 8001284:	8812      	ldrh	r2, [r2, #0]
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff fa82 	bl	8000790 <print_configuration>
}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	20000091 	.word	0x20000091
 8001298:	20000090 	.word	0x20000090
 800129c:	20000092 	.word	0x20000092
 80012a0:	20000088 	.word	0x20000088
 80012a4:	20000000 	.word	0x20000000
 80012a8:	2000008c 	.word	0x2000008c

080012ac <RHS2116_Voltage_Charge_Recovery>:

void RHS2116_Voltage_Charge_Recovery(SPI_HandleTypeDef *hspi, uint8_t Register, uint8_t charge_recovery_DAC){
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	460b      	mov	r3, r1
 80012b6:	70fb      	strb	r3, [r7, #3]
 80012b8:	4613      	mov	r3, r2
 80012ba:	70bb      	strb	r3, [r7, #2]
	// Register 36 - Set current-limited charge recovery target voltage to zero.
	//IN EXEMPLE : 0x0080 --> Obxxxxxxxx 10000000
	cmd_selector = WRITE_CMD;
 80012bc:	4b18      	ldr	r3, [pc, #96]	@ (8001320 <RHS2116_Voltage_Charge_Recovery+0x74>)
 80012be:	2280      	movs	r2, #128	@ 0x80
 80012c0:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 80012c2:	4a18      	ldr	r2, [pc, #96]	@ (8001324 <RHS2116_Voltage_Charge_Recovery+0x78>)
 80012c4:	78fb      	ldrb	r3, [r7, #3]
 80012c6:	7013      	strb	r3, [r2, #0]
	lsb_value = charge_recovery_DAC;
 80012c8:	78bb      	ldrb	r3, [r7, #2]
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	4b16      	ldr	r3, [pc, #88]	@ (8001328 <RHS2116_Voltage_Charge_Recovery+0x7c>)
 80012ce:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 80012d0:	4b13      	ldr	r3, [pc, #76]	@ (8001320 <RHS2116_Voltage_Charge_Recovery+0x74>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	021b      	lsls	r3, r3, #8
 80012d6:	b21a      	sxth	r2, r3
 80012d8:	4b12      	ldr	r3, [pc, #72]	@ (8001324 <RHS2116_Voltage_Charge_Recovery+0x78>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	b21b      	sxth	r3, r3
 80012de:	4313      	orrs	r3, r2
 80012e0:	b21b      	sxth	r3, r3
 80012e2:	b29a      	uxth	r2, r3
 80012e4:	4b11      	ldr	r3, [pc, #68]	@ (800132c <RHS2116_Voltage_Charge_Recovery+0x80>)
 80012e6:	801a      	strh	r2, [r3, #0]
	tx_vector[1] =  lsb_value;
 80012e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001328 <RHS2116_Voltage_Charge_Recovery+0x7c>)
 80012ea:	881a      	ldrh	r2, [r3, #0]
 80012ec:	4b0f      	ldr	r3, [pc, #60]	@ (800132c <RHS2116_Voltage_Charge_Recovery+0x80>)
 80012ee:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 80012f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001330 <RHS2116_Voltage_Charge_Recovery+0x84>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	4a0f      	ldr	r2, [pc, #60]	@ (8001334 <RHS2116_Voltage_Charge_Recovery+0x88>)
 80012f6:	490d      	ldr	r1, [pc, #52]	@ (800132c <RHS2116_Voltage_Charge_Recovery+0x80>)
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f7ff f941 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 80012fe:	480d      	ldr	r0, [pc, #52]	@ (8001334 <RHS2116_Voltage_Charge_Recovery+0x88>)
 8001300:	f7ff fa3c 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8001304:	4b09      	ldr	r3, [pc, #36]	@ (800132c <RHS2116_Voltage_Charge_Recovery+0x80>)
 8001306:	881b      	ldrh	r3, [r3, #0]
 8001308:	4a06      	ldr	r2, [pc, #24]	@ (8001324 <RHS2116_Voltage_Charge_Recovery+0x78>)
 800130a:	7811      	ldrb	r1, [r2, #0]
 800130c:	4a06      	ldr	r2, [pc, #24]	@ (8001328 <RHS2116_Voltage_Charge_Recovery+0x7c>)
 800130e:	8812      	ldrh	r2, [r2, #0]
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff fa3d 	bl	8000790 <print_configuration>
}
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20000091 	.word	0x20000091
 8001324:	20000090 	.word	0x20000090
 8001328:	20000092 	.word	0x20000092
 800132c:	20000088 	.word	0x20000088
 8001330:	20000000 	.word	0x20000000
 8001334:	2000008c 	.word	0x2000008c

08001338 <RHS2116_Current_Charge_Recovery>:

void RHS2116_Current_Charge_Recovery(SPI_HandleTypeDef *hspi, uint8_t Register, uint8_t Imax_sel1, uint8_t Imax_sel2, uint8_t Imax_sel3){
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	4608      	mov	r0, r1
 8001342:	4611      	mov	r1, r2
 8001344:	461a      	mov	r2, r3
 8001346:	4603      	mov	r3, r0
 8001348:	70fb      	strb	r3, [r7, #3]
 800134a:	460b      	mov	r3, r1
 800134c:	70bb      	strb	r3, [r7, #2]
 800134e:	4613      	mov	r3, r2
 8001350:	707b      	strb	r3, [r7, #1]
	// Register 37 - Set charge recovery current limit to 1 nA.
	//IN EXEMPLE : 0x4F00 --> Obx 10 011110 0000000
	cmd_selector = WRITE_CMD;
 8001352:	4b1e      	ldr	r3, [pc, #120]	@ (80013cc <RHS2116_Current_Charge_Recovery+0x94>)
 8001354:	2280      	movs	r2, #128	@ 0x80
 8001356:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 8001358:	4a1d      	ldr	r2, [pc, #116]	@ (80013d0 <RHS2116_Current_Charge_Recovery+0x98>)
 800135a:	78fb      	ldrb	r3, [r7, #3]
 800135c:	7013      	strb	r3, [r2, #0]
	lsb_value = (Imax_sel3 << 13) | (Imax_sel2 << 7) | (Imax_sel1);
 800135e:	7c3b      	ldrb	r3, [r7, #16]
 8001360:	035b      	lsls	r3, r3, #13
 8001362:	b21a      	sxth	r2, r3
 8001364:	787b      	ldrb	r3, [r7, #1]
 8001366:	01db      	lsls	r3, r3, #7
 8001368:	b21b      	sxth	r3, r3
 800136a:	4313      	orrs	r3, r2
 800136c:	b21a      	sxth	r2, r3
 800136e:	78bb      	ldrb	r3, [r7, #2]
 8001370:	b21b      	sxth	r3, r3
 8001372:	4313      	orrs	r3, r2
 8001374:	b21b      	sxth	r3, r3
 8001376:	b29a      	uxth	r2, r3
 8001378:	4b16      	ldr	r3, [pc, #88]	@ (80013d4 <RHS2116_Current_Charge_Recovery+0x9c>)
 800137a:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 800137c:	4b13      	ldr	r3, [pc, #76]	@ (80013cc <RHS2116_Current_Charge_Recovery+0x94>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	021b      	lsls	r3, r3, #8
 8001382:	b21a      	sxth	r2, r3
 8001384:	4b12      	ldr	r3, [pc, #72]	@ (80013d0 <RHS2116_Current_Charge_Recovery+0x98>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	b21b      	sxth	r3, r3
 800138a:	4313      	orrs	r3, r2
 800138c:	b21b      	sxth	r3, r3
 800138e:	b29a      	uxth	r2, r3
 8001390:	4b11      	ldr	r3, [pc, #68]	@ (80013d8 <RHS2116_Current_Charge_Recovery+0xa0>)
 8001392:	801a      	strh	r2, [r3, #0]
	tx_vector[1] =  lsb_value;
 8001394:	4b0f      	ldr	r3, [pc, #60]	@ (80013d4 <RHS2116_Current_Charge_Recovery+0x9c>)
 8001396:	881a      	ldrh	r2, [r3, #0]
 8001398:	4b0f      	ldr	r3, [pc, #60]	@ (80013d8 <RHS2116_Current_Charge_Recovery+0xa0>)
 800139a:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 800139c:	4b0f      	ldr	r3, [pc, #60]	@ (80013dc <RHS2116_Current_Charge_Recovery+0xa4>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	4a0f      	ldr	r2, [pc, #60]	@ (80013e0 <RHS2116_Current_Charge_Recovery+0xa8>)
 80013a2:	490d      	ldr	r1, [pc, #52]	@ (80013d8 <RHS2116_Current_Charge_Recovery+0xa0>)
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f7ff f8eb 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 80013aa:	480d      	ldr	r0, [pc, #52]	@ (80013e0 <RHS2116_Current_Charge_Recovery+0xa8>)
 80013ac:	f7ff f9e6 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 80013b0:	4b09      	ldr	r3, [pc, #36]	@ (80013d8 <RHS2116_Current_Charge_Recovery+0xa0>)
 80013b2:	881b      	ldrh	r3, [r3, #0]
 80013b4:	4a06      	ldr	r2, [pc, #24]	@ (80013d0 <RHS2116_Current_Charge_Recovery+0x98>)
 80013b6:	7811      	ldrb	r1, [r2, #0]
 80013b8:	4a06      	ldr	r2, [pc, #24]	@ (80013d4 <RHS2116_Current_Charge_Recovery+0x9c>)
 80013ba:	8812      	ldrh	r2, [r2, #0]
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff f9e7 	bl	8000790 <print_configuration>
}
 80013c2:	bf00      	nop
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	20000091 	.word	0x20000091
 80013d0:	20000090 	.word	0x20000090
 80013d4:	20000092 	.word	0x20000092
 80013d8:	20000088 	.word	0x20000088
 80013dc:	20000000 	.word	0x20000000
 80013e0:	2000008c 	.word	0x2000008c

080013e4 <RHS2116_Stimulation_Turn_ON_OFF>:

void RHS2116_Stimulation_Turn_ON_OFF(SPI_HandleTypeDef *hspi, uint8_t Register, uint16_t stim_status){
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	460b      	mov	r3, r1
 80013ee:	70fb      	strb	r3, [r7, #3]
 80013f0:	4613      	mov	r3, r2
 80013f2:	803b      	strh	r3, [r7, #0]
	// Register 42 - Turn all stimulators off. (This command does not take effect until the U flag is asserted since Register 42 is a triggered register.)
	//IN EXEMPLE : 0x0000
	cmd_selector = WRITE_CMD;
 80013f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001464 <RHS2116_Stimulation_Turn_ON_OFF+0x80>)
 80013f6:	2280      	movs	r2, #128	@ 0x80
 80013f8:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 80013fa:	4a1b      	ldr	r2, [pc, #108]	@ (8001468 <RHS2116_Stimulation_Turn_ON_OFF+0x84>)
 80013fc:	78fb      	ldrb	r3, [r7, #3]
 80013fe:	7013      	strb	r3, [r2, #0]
	lsb_value = stim_status;
 8001400:	4a1a      	ldr	r2, [pc, #104]	@ (800146c <RHS2116_Stimulation_Turn_ON_OFF+0x88>)
 8001402:	883b      	ldrh	r3, [r7, #0]
 8001404:	8013      	strh	r3, [r2, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8001406:	4b17      	ldr	r3, [pc, #92]	@ (8001464 <RHS2116_Stimulation_Turn_ON_OFF+0x80>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	021b      	lsls	r3, r3, #8
 800140c:	b21a      	sxth	r2, r3
 800140e:	4b16      	ldr	r3, [pc, #88]	@ (8001468 <RHS2116_Stimulation_Turn_ON_OFF+0x84>)
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	b21b      	sxth	r3, r3
 8001414:	4313      	orrs	r3, r2
 8001416:	b21b      	sxth	r3, r3
 8001418:	b29a      	uxth	r2, r3
 800141a:	4b15      	ldr	r3, [pc, #84]	@ (8001470 <RHS2116_Stimulation_Turn_ON_OFF+0x8c>)
 800141c:	801a      	strh	r2, [r3, #0]
	tx_vector[0] |= (1 << U_FLAG); // TRIGGERING U_FLAG
 800141e:	4b14      	ldr	r3, [pc, #80]	@ (8001470 <RHS2116_Stimulation_Turn_ON_OFF+0x8c>)
 8001420:	881b      	ldrh	r3, [r3, #0]
 8001422:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001426:	b29a      	uxth	r2, r3
 8001428:	4b11      	ldr	r3, [pc, #68]	@ (8001470 <RHS2116_Stimulation_Turn_ON_OFF+0x8c>)
 800142a:	801a      	strh	r2, [r3, #0]
	tx_vector[1] =  lsb_value;
 800142c:	4b0f      	ldr	r3, [pc, #60]	@ (800146c <RHS2116_Stimulation_Turn_ON_OFF+0x88>)
 800142e:	881a      	ldrh	r2, [r3, #0]
 8001430:	4b0f      	ldr	r3, [pc, #60]	@ (8001470 <RHS2116_Stimulation_Turn_ON_OFF+0x8c>)
 8001432:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8001434:	4b0f      	ldr	r3, [pc, #60]	@ (8001474 <RHS2116_Stimulation_Turn_ON_OFF+0x90>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	4a0f      	ldr	r2, [pc, #60]	@ (8001478 <RHS2116_Stimulation_Turn_ON_OFF+0x94>)
 800143a:	490d      	ldr	r1, [pc, #52]	@ (8001470 <RHS2116_Stimulation_Turn_ON_OFF+0x8c>)
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	f7ff f89f 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8001442:	480d      	ldr	r0, [pc, #52]	@ (8001478 <RHS2116_Stimulation_Turn_ON_OFF+0x94>)
 8001444:	f7ff f99a 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8001448:	4b09      	ldr	r3, [pc, #36]	@ (8001470 <RHS2116_Stimulation_Turn_ON_OFF+0x8c>)
 800144a:	881b      	ldrh	r3, [r3, #0]
 800144c:	4a06      	ldr	r2, [pc, #24]	@ (8001468 <RHS2116_Stimulation_Turn_ON_OFF+0x84>)
 800144e:	7811      	ldrb	r1, [r2, #0]
 8001450:	4a06      	ldr	r2, [pc, #24]	@ (800146c <RHS2116_Stimulation_Turn_ON_OFF+0x88>)
 8001452:	8812      	ldrh	r2, [r2, #0]
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff f99b 	bl	8000790 <print_configuration>
}
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20000091 	.word	0x20000091
 8001468:	20000090 	.word	0x20000090
 800146c:	20000092 	.word	0x20000092
 8001470:	20000088 	.word	0x20000088
 8001474:	20000000 	.word	0x20000000
 8001478:	2000008c 	.word	0x2000008c

0800147c <RHS2116_Stimulator_Polarity>:

void RHS2116_Stimulator_Polarity(SPI_HandleTypeDef *hspi, uint8_t Register, uint16_t stim_pol){
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	460b      	mov	r3, r1
 8001486:	70fb      	strb	r3, [r7, #3]
 8001488:	4613      	mov	r3, r2
 800148a:	803b      	strh	r3, [r7, #0]
	// Register 44 - Set all stimulators to negative polarity. (This command does not take effect until the U flag is asserted since Register 44 is a triggered register.)
	//IN EXEMPLE : 0x0000
	cmd_selector = WRITE_CMD;
 800148c:	4b1b      	ldr	r3, [pc, #108]	@ (80014fc <RHS2116_Stimulator_Polarity+0x80>)
 800148e:	2280      	movs	r2, #128	@ 0x80
 8001490:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 8001492:	4a1b      	ldr	r2, [pc, #108]	@ (8001500 <RHS2116_Stimulator_Polarity+0x84>)
 8001494:	78fb      	ldrb	r3, [r7, #3]
 8001496:	7013      	strb	r3, [r2, #0]
	lsb_value = stim_pol;
 8001498:	4a1a      	ldr	r2, [pc, #104]	@ (8001504 <RHS2116_Stimulator_Polarity+0x88>)
 800149a:	883b      	ldrh	r3, [r7, #0]
 800149c:	8013      	strh	r3, [r2, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 800149e:	4b17      	ldr	r3, [pc, #92]	@ (80014fc <RHS2116_Stimulator_Polarity+0x80>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	021b      	lsls	r3, r3, #8
 80014a4:	b21a      	sxth	r2, r3
 80014a6:	4b16      	ldr	r3, [pc, #88]	@ (8001500 <RHS2116_Stimulator_Polarity+0x84>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	b21b      	sxth	r3, r3
 80014ac:	4313      	orrs	r3, r2
 80014ae:	b21b      	sxth	r3, r3
 80014b0:	b29a      	uxth	r2, r3
 80014b2:	4b15      	ldr	r3, [pc, #84]	@ (8001508 <RHS2116_Stimulator_Polarity+0x8c>)
 80014b4:	801a      	strh	r2, [r3, #0]
	tx_vector[0] |= (1 << U_FLAG); // TRIGGERING U_FLAG
 80014b6:	4b14      	ldr	r3, [pc, #80]	@ (8001508 <RHS2116_Stimulator_Polarity+0x8c>)
 80014b8:	881b      	ldrh	r3, [r3, #0]
 80014ba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014be:	b29a      	uxth	r2, r3
 80014c0:	4b11      	ldr	r3, [pc, #68]	@ (8001508 <RHS2116_Stimulator_Polarity+0x8c>)
 80014c2:	801a      	strh	r2, [r3, #0]
	tx_vector[1] =  lsb_value;
 80014c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001504 <RHS2116_Stimulator_Polarity+0x88>)
 80014c6:	881a      	ldrh	r2, [r3, #0]
 80014c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001508 <RHS2116_Stimulator_Polarity+0x8c>)
 80014ca:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 80014cc:	4b0f      	ldr	r3, [pc, #60]	@ (800150c <RHS2116_Stimulator_Polarity+0x90>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	4a0f      	ldr	r2, [pc, #60]	@ (8001510 <RHS2116_Stimulator_Polarity+0x94>)
 80014d2:	490d      	ldr	r1, [pc, #52]	@ (8001508 <RHS2116_Stimulator_Polarity+0x8c>)
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f7ff f853 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 80014da:	480d      	ldr	r0, [pc, #52]	@ (8001510 <RHS2116_Stimulator_Polarity+0x94>)
 80014dc:	f7ff f94e 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 80014e0:	4b09      	ldr	r3, [pc, #36]	@ (8001508 <RHS2116_Stimulator_Polarity+0x8c>)
 80014e2:	881b      	ldrh	r3, [r3, #0]
 80014e4:	4a06      	ldr	r2, [pc, #24]	@ (8001500 <RHS2116_Stimulator_Polarity+0x84>)
 80014e6:	7811      	ldrb	r1, [r2, #0]
 80014e8:	4a06      	ldr	r2, [pc, #24]	@ (8001504 <RHS2116_Stimulator_Polarity+0x88>)
 80014ea:	8812      	ldrh	r2, [r2, #0]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff f94f 	bl	8000790 <print_configuration>
}
 80014f2:	bf00      	nop
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20000091 	.word	0x20000091
 8001500:	20000090 	.word	0x20000090
 8001504:	20000092 	.word	0x20000092
 8001508:	20000088 	.word	0x20000088
 800150c:	20000000 	.word	0x20000000
 8001510:	2000008c 	.word	0x2000008c

08001514 <RHS2116_Charge_Recovery_Switches>:

void RHS2116_Charge_Recovery_Switches(SPI_HandleTypeDef *hspi, uint8_t Register, uint16_t charge_recovery_switch){
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	460b      	mov	r3, r1
 800151e:	70fb      	strb	r3, [r7, #3]
 8001520:	4613      	mov	r3, r2
 8001522:	803b      	strh	r3, [r7, #0]
	// Register 46 - Open all charge recovery switches. (This command does not take effect until the U flag is asserted since Register 46 is a triggered register.)
	//IN EXEMPLE : 0x0000
	cmd_selector = WRITE_CMD;
 8001524:	4b1b      	ldr	r3, [pc, #108]	@ (8001594 <RHS2116_Charge_Recovery_Switches+0x80>)
 8001526:	2280      	movs	r2, #128	@ 0x80
 8001528:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 800152a:	4a1b      	ldr	r2, [pc, #108]	@ (8001598 <RHS2116_Charge_Recovery_Switches+0x84>)
 800152c:	78fb      	ldrb	r3, [r7, #3]
 800152e:	7013      	strb	r3, [r2, #0]
	lsb_value = charge_recovery_switch;
 8001530:	4a1a      	ldr	r2, [pc, #104]	@ (800159c <RHS2116_Charge_Recovery_Switches+0x88>)
 8001532:	883b      	ldrh	r3, [r7, #0]
 8001534:	8013      	strh	r3, [r2, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8001536:	4b17      	ldr	r3, [pc, #92]	@ (8001594 <RHS2116_Charge_Recovery_Switches+0x80>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	021b      	lsls	r3, r3, #8
 800153c:	b21a      	sxth	r2, r3
 800153e:	4b16      	ldr	r3, [pc, #88]	@ (8001598 <RHS2116_Charge_Recovery_Switches+0x84>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	b21b      	sxth	r3, r3
 8001544:	4313      	orrs	r3, r2
 8001546:	b21b      	sxth	r3, r3
 8001548:	b29a      	uxth	r2, r3
 800154a:	4b15      	ldr	r3, [pc, #84]	@ (80015a0 <RHS2116_Charge_Recovery_Switches+0x8c>)
 800154c:	801a      	strh	r2, [r3, #0]
	tx_vector[0] |= (1 << U_FLAG); // TRIGGERING U_FLAG
 800154e:	4b14      	ldr	r3, [pc, #80]	@ (80015a0 <RHS2116_Charge_Recovery_Switches+0x8c>)
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001556:	b29a      	uxth	r2, r3
 8001558:	4b11      	ldr	r3, [pc, #68]	@ (80015a0 <RHS2116_Charge_Recovery_Switches+0x8c>)
 800155a:	801a      	strh	r2, [r3, #0]
	tx_vector[1] =  lsb_value;
 800155c:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <RHS2116_Charge_Recovery_Switches+0x88>)
 800155e:	881a      	ldrh	r2, [r3, #0]
 8001560:	4b0f      	ldr	r3, [pc, #60]	@ (80015a0 <RHS2116_Charge_Recovery_Switches+0x8c>)
 8001562:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8001564:	4b0f      	ldr	r3, [pc, #60]	@ (80015a4 <RHS2116_Charge_Recovery_Switches+0x90>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	4a0f      	ldr	r2, [pc, #60]	@ (80015a8 <RHS2116_Charge_Recovery_Switches+0x94>)
 800156a:	490d      	ldr	r1, [pc, #52]	@ (80015a0 <RHS2116_Charge_Recovery_Switches+0x8c>)
 800156c:	6878      	ldr	r0, [r7, #4]
 800156e:	f7ff f807 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8001572:	480d      	ldr	r0, [pc, #52]	@ (80015a8 <RHS2116_Charge_Recovery_Switches+0x94>)
 8001574:	f7ff f902 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8001578:	4b09      	ldr	r3, [pc, #36]	@ (80015a0 <RHS2116_Charge_Recovery_Switches+0x8c>)
 800157a:	881b      	ldrh	r3, [r3, #0]
 800157c:	4a06      	ldr	r2, [pc, #24]	@ (8001598 <RHS2116_Charge_Recovery_Switches+0x84>)
 800157e:	7811      	ldrb	r1, [r2, #0]
 8001580:	4a06      	ldr	r2, [pc, #24]	@ (800159c <RHS2116_Charge_Recovery_Switches+0x88>)
 8001582:	8812      	ldrh	r2, [r2, #0]
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff f903 	bl	8000790 <print_configuration>
}
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000091 	.word	0x20000091
 8001598:	20000090 	.word	0x20000090
 800159c:	20000092 	.word	0x20000092
 80015a0:	20000088 	.word	0x20000088
 80015a4:	20000000 	.word	0x20000000
 80015a8:	2000008c 	.word	0x2000008c

080015ac <RHS2116_Current_Limited_Charge_Recovery>:

void RHS2116_Current_Limited_Charge_Recovery(SPI_HandleTypeDef *hspi, uint8_t Register, uint16_t CL_charge_recovery_enable){
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	460b      	mov	r3, r1
 80015b6:	70fb      	strb	r3, [r7, #3]
 80015b8:	4613      	mov	r3, r2
 80015ba:	803b      	strh	r3, [r7, #0]
	// Register 48 - Disable all current-limited charge recovery circuits. (This command does not take effect until the U flag is asserted since Register 48 is a triggered register.)
	//IN EXEMPLE : 0x0000
	cmd_selector = WRITE_CMD;
 80015bc:	4b1b      	ldr	r3, [pc, #108]	@ (800162c <RHS2116_Current_Limited_Charge_Recovery+0x80>)
 80015be:	2280      	movs	r2, #128	@ 0x80
 80015c0:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 80015c2:	4a1b      	ldr	r2, [pc, #108]	@ (8001630 <RHS2116_Current_Limited_Charge_Recovery+0x84>)
 80015c4:	78fb      	ldrb	r3, [r7, #3]
 80015c6:	7013      	strb	r3, [r2, #0]
	lsb_value = CL_charge_recovery_enable;
 80015c8:	4a1a      	ldr	r2, [pc, #104]	@ (8001634 <RHS2116_Current_Limited_Charge_Recovery+0x88>)
 80015ca:	883b      	ldrh	r3, [r7, #0]
 80015cc:	8013      	strh	r3, [r2, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 80015ce:	4b17      	ldr	r3, [pc, #92]	@ (800162c <RHS2116_Current_Limited_Charge_Recovery+0x80>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	021b      	lsls	r3, r3, #8
 80015d4:	b21a      	sxth	r2, r3
 80015d6:	4b16      	ldr	r3, [pc, #88]	@ (8001630 <RHS2116_Current_Limited_Charge_Recovery+0x84>)
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	b21b      	sxth	r3, r3
 80015dc:	4313      	orrs	r3, r2
 80015de:	b21b      	sxth	r3, r3
 80015e0:	b29a      	uxth	r2, r3
 80015e2:	4b15      	ldr	r3, [pc, #84]	@ (8001638 <RHS2116_Current_Limited_Charge_Recovery+0x8c>)
 80015e4:	801a      	strh	r2, [r3, #0]
	tx_vector[0] |= (1 << U_FLAG); // TRIGGERING U_FLAG
 80015e6:	4b14      	ldr	r3, [pc, #80]	@ (8001638 <RHS2116_Current_Limited_Charge_Recovery+0x8c>)
 80015e8:	881b      	ldrh	r3, [r3, #0]
 80015ea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	4b11      	ldr	r3, [pc, #68]	@ (8001638 <RHS2116_Current_Limited_Charge_Recovery+0x8c>)
 80015f2:	801a      	strh	r2, [r3, #0]
	tx_vector[1] =  lsb_value;
 80015f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001634 <RHS2116_Current_Limited_Charge_Recovery+0x88>)
 80015f6:	881a      	ldrh	r2, [r3, #0]
 80015f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001638 <RHS2116_Current_Limited_Charge_Recovery+0x8c>)
 80015fa:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 80015fc:	4b0f      	ldr	r3, [pc, #60]	@ (800163c <RHS2116_Current_Limited_Charge_Recovery+0x90>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	4a0f      	ldr	r2, [pc, #60]	@ (8001640 <RHS2116_Current_Limited_Charge_Recovery+0x94>)
 8001602:	490d      	ldr	r1, [pc, #52]	@ (8001638 <RHS2116_Current_Limited_Charge_Recovery+0x8c>)
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f7fe ffbb 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 800160a:	480d      	ldr	r0, [pc, #52]	@ (8001640 <RHS2116_Current_Limited_Charge_Recovery+0x94>)
 800160c:	f7ff f8b6 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8001610:	4b09      	ldr	r3, [pc, #36]	@ (8001638 <RHS2116_Current_Limited_Charge_Recovery+0x8c>)
 8001612:	881b      	ldrh	r3, [r3, #0]
 8001614:	4a06      	ldr	r2, [pc, #24]	@ (8001630 <RHS2116_Current_Limited_Charge_Recovery+0x84>)
 8001616:	7811      	ldrb	r1, [r2, #0]
 8001618:	4a06      	ldr	r2, [pc, #24]	@ (8001634 <RHS2116_Current_Limited_Charge_Recovery+0x88>)
 800161a:	8812      	ldrh	r2, [r2, #0]
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff f8b7 	bl	8000790 <print_configuration>
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	20000091 	.word	0x20000091
 8001630:	20000090 	.word	0x20000090
 8001634:	20000092 	.word	0x20000092
 8001638:	20000088 	.word	0x20000088
 800163c:	20000000 	.word	0x20000000
 8001640:	2000008c 	.word	0x2000008c

08001644 <RHS2116_Negative_Stimulation_Current_Magnitude>:

void RHS2116_Negative_Stimulation_Current_Magnitude(SPI_HandleTypeDef *hspi, uint8_t negative_current_trim, uint8_t negative_current_magnitude){
 8001644:	b5b0      	push	{r4, r5, r7, lr}
 8001646:	b08c      	sub	sp, #48	@ 0x30
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	460b      	mov	r3, r1
 800164e:	70fb      	strb	r3, [r7, #3]
 8001650:	4613      	mov	r3, r2
 8001652:	70bb      	strb	r3, [r7, #2]
	// Write to registers 64-79, setting the negative stimulation current magnitudes to zero and the current
	// trims to the center point. (These commands do not take effect until the U flag is asserted since Registers 64-79 are triggered registers.)
	// Register 64
	//IN EXEMPLE : 0x8000 --> 0b1000000000000000
	uint16_t register_addresses[] = {
 8001654:	4b2b      	ldr	r3, [pc, #172]	@ (8001704 <RHS2116_Negative_Stimulation_Current_Magnitude+0xc0>)
 8001656:	f107 040c 	add.w	r4, r7, #12
 800165a:	461d      	mov	r5, r3
 800165c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800165e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001660:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001664:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		REGISTER_64, REGISTER_65, REGISTER_66, REGISTER_67, REGISTER_68, REGISTER_69,
		REGISTER_70, REGISTER_71, REGISTER_72, REGISTER_73, REGISTER_74, REGISTER_75,
		REGISTER_76, REGISTER_77, REGISTER_78, REGISTER_79
	};

	for (int i = 0; i < sizeof(register_addresses) / sizeof(register_addresses[0]); i++) {
 8001668:	2300      	movs	r3, #0
 800166a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800166c:	e042      	b.n	80016f4 <RHS2116_Negative_Stimulation_Current_Magnitude+0xb0>
	    reg_address = register_addresses[i];
 800166e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001670:	005b      	lsls	r3, r3, #1
 8001672:	3330      	adds	r3, #48	@ 0x30
 8001674:	443b      	add	r3, r7
 8001676:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800167a:	b2da      	uxtb	r2, r3
 800167c:	4b22      	ldr	r3, [pc, #136]	@ (8001708 <RHS2116_Negative_Stimulation_Current_Magnitude+0xc4>)
 800167e:	701a      	strb	r2, [r3, #0]
	    cmd_selector = WRITE_CMD;
 8001680:	4b22      	ldr	r3, [pc, #136]	@ (800170c <RHS2116_Negative_Stimulation_Current_Magnitude+0xc8>)
 8001682:	2280      	movs	r2, #128	@ 0x80
 8001684:	701a      	strb	r2, [r3, #0]
	    lsb_value = (negative_current_trim << 8) | negative_current_magnitude;
 8001686:	78fb      	ldrb	r3, [r7, #3]
 8001688:	021b      	lsls	r3, r3, #8
 800168a:	b21a      	sxth	r2, r3
 800168c:	78bb      	ldrb	r3, [r7, #2]
 800168e:	b21b      	sxth	r3, r3
 8001690:	4313      	orrs	r3, r2
 8001692:	b21b      	sxth	r3, r3
 8001694:	b29a      	uxth	r2, r3
 8001696:	4b1e      	ldr	r3, [pc, #120]	@ (8001710 <RHS2116_Negative_Stimulation_Current_Magnitude+0xcc>)
 8001698:	801a      	strh	r2, [r3, #0]
	    tx_vector[0] = (cmd_selector << 8) | reg_address;
 800169a:	4b1c      	ldr	r3, [pc, #112]	@ (800170c <RHS2116_Negative_Stimulation_Current_Magnitude+0xc8>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	021b      	lsls	r3, r3, #8
 80016a0:	b21a      	sxth	r2, r3
 80016a2:	4b19      	ldr	r3, [pc, #100]	@ (8001708 <RHS2116_Negative_Stimulation_Current_Magnitude+0xc4>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	b21b      	sxth	r3, r3
 80016a8:	4313      	orrs	r3, r2
 80016aa:	b21b      	sxth	r3, r3
 80016ac:	b29a      	uxth	r2, r3
 80016ae:	4b19      	ldr	r3, [pc, #100]	@ (8001714 <RHS2116_Negative_Stimulation_Current_Magnitude+0xd0>)
 80016b0:	801a      	strh	r2, [r3, #0]
	    tx_vector[0] |= (1 << U_FLAG); // TRIGGERING U_FLAG
 80016b2:	4b18      	ldr	r3, [pc, #96]	@ (8001714 <RHS2116_Negative_Stimulation_Current_Magnitude+0xd0>)
 80016b4:	881b      	ldrh	r3, [r3, #0]
 80016b6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80016ba:	b29a      	uxth	r2, r3
 80016bc:	4b15      	ldr	r3, [pc, #84]	@ (8001714 <RHS2116_Negative_Stimulation_Current_Magnitude+0xd0>)
 80016be:	801a      	strh	r2, [r3, #0]
	    tx_vector[1] = lsb_value;
 80016c0:	4b13      	ldr	r3, [pc, #76]	@ (8001710 <RHS2116_Negative_Stimulation_Current_Magnitude+0xcc>)
 80016c2:	881a      	ldrh	r2, [r3, #0]
 80016c4:	4b13      	ldr	r3, [pc, #76]	@ (8001714 <RHS2116_Negative_Stimulation_Current_Magnitude+0xd0>)
 80016c6:	805a      	strh	r2, [r3, #2]
	    SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 80016c8:	4b13      	ldr	r3, [pc, #76]	@ (8001718 <RHS2116_Negative_Stimulation_Current_Magnitude+0xd4>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	4a13      	ldr	r2, [pc, #76]	@ (800171c <RHS2116_Negative_Stimulation_Current_Magnitude+0xd8>)
 80016ce:	4911      	ldr	r1, [pc, #68]	@ (8001714 <RHS2116_Negative_Stimulation_Current_Magnitude+0xd0>)
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f7fe ff55 	bl	8000580 <SPI_SEND_RECV>
	    print_debug_binary(rx_vector);
 80016d6:	4811      	ldr	r0, [pc, #68]	@ (800171c <RHS2116_Negative_Stimulation_Current_Magnitude+0xd8>)
 80016d8:	f7ff f850 	bl	800077c <print_debug_binary>
	    print_configuration(tx_vector[0], reg_address, lsb_value);
 80016dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001714 <RHS2116_Negative_Stimulation_Current_Magnitude+0xd0>)
 80016de:	881b      	ldrh	r3, [r3, #0]
 80016e0:	4a09      	ldr	r2, [pc, #36]	@ (8001708 <RHS2116_Negative_Stimulation_Current_Magnitude+0xc4>)
 80016e2:	7811      	ldrb	r1, [r2, #0]
 80016e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001710 <RHS2116_Negative_Stimulation_Current_Magnitude+0xcc>)
 80016e6:	8812      	ldrh	r2, [r2, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff f851 	bl	8000790 <print_configuration>
	for (int i = 0; i < sizeof(register_addresses) / sizeof(register_addresses[0]); i++) {
 80016ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016f0:	3301      	adds	r3, #1
 80016f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016f6:	2b0f      	cmp	r3, #15
 80016f8:	d9b9      	bls.n	800166e <RHS2116_Negative_Stimulation_Current_Magnitude+0x2a>
	}
}
 80016fa:	bf00      	nop
 80016fc:	bf00      	nop
 80016fe:	3730      	adds	r7, #48	@ 0x30
 8001700:	46bd      	mov	sp, r7
 8001702:	bdb0      	pop	{r4, r5, r7, pc}
 8001704:	080052a4 	.word	0x080052a4
 8001708:	20000090 	.word	0x20000090
 800170c:	20000091 	.word	0x20000091
 8001710:	20000092 	.word	0x20000092
 8001714:	20000088 	.word	0x20000088
 8001718:	20000000 	.word	0x20000000
 800171c:	2000008c 	.word	0x2000008c

08001720 <RHS2116_Positive_Stimulation_Current_Magnitude>:

void RHS2116_Positive_Stimulation_Current_Magnitude(SPI_HandleTypeDef *hspi, uint8_t positive_current_trim, uint8_t positive_current_magnitude){
 8001720:	b5b0      	push	{r4, r5, r7, lr}
 8001722:	b08c      	sub	sp, #48	@ 0x30
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	460b      	mov	r3, r1
 800172a:	70fb      	strb	r3, [r7, #3]
 800172c:	4613      	mov	r3, r2
 800172e:	70bb      	strb	r3, [r7, #2]
	// Write to registers 96-111, setting the positive stimulation current magnitudes to zero and the current
	// trims to the center point. (These commands do not take effect until the U flag is asserted since Registers 96-111 are triggered registers.)
	//IN EXEMPLE : 0x8000 --> 0b1000000000000000
	uint16_t register_addresses[] = {
 8001730:	4b2b      	ldr	r3, [pc, #172]	@ (80017e0 <RHS2116_Positive_Stimulation_Current_Magnitude+0xc0>)
 8001732:	f107 040c 	add.w	r4, r7, #12
 8001736:	461d      	mov	r5, r3
 8001738:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800173a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800173c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001740:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		REGISTER_96,  REGISTER_97,  REGISTER_98,  REGISTER_99,  REGISTER_100, REGISTER_101,
		REGISTER_102, REGISTER_103, REGISTER_104, REGISTER_105, REGISTER_106, REGISTER_107,
		REGISTER_108, REGISTER_109, REGISTER_110, REGISTER_111
	};

	for (int i = 0; i < sizeof(register_addresses) / sizeof(register_addresses[0]); i++) {
 8001744:	2300      	movs	r3, #0
 8001746:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001748:	e042      	b.n	80017d0 <RHS2116_Positive_Stimulation_Current_Magnitude+0xb0>
	    reg_address = register_addresses[i];
 800174a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800174c:	005b      	lsls	r3, r3, #1
 800174e:	3330      	adds	r3, #48	@ 0x30
 8001750:	443b      	add	r3, r7
 8001752:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8001756:	b2da      	uxtb	r2, r3
 8001758:	4b22      	ldr	r3, [pc, #136]	@ (80017e4 <RHS2116_Positive_Stimulation_Current_Magnitude+0xc4>)
 800175a:	701a      	strb	r2, [r3, #0]
	    cmd_selector = WRITE_CMD;
 800175c:	4b22      	ldr	r3, [pc, #136]	@ (80017e8 <RHS2116_Positive_Stimulation_Current_Magnitude+0xc8>)
 800175e:	2280      	movs	r2, #128	@ 0x80
 8001760:	701a      	strb	r2, [r3, #0]
	    lsb_value = (positive_current_trim << 8) | positive_current_magnitude;
 8001762:	78fb      	ldrb	r3, [r7, #3]
 8001764:	021b      	lsls	r3, r3, #8
 8001766:	b21a      	sxth	r2, r3
 8001768:	78bb      	ldrb	r3, [r7, #2]
 800176a:	b21b      	sxth	r3, r3
 800176c:	4313      	orrs	r3, r2
 800176e:	b21b      	sxth	r3, r3
 8001770:	b29a      	uxth	r2, r3
 8001772:	4b1e      	ldr	r3, [pc, #120]	@ (80017ec <RHS2116_Positive_Stimulation_Current_Magnitude+0xcc>)
 8001774:	801a      	strh	r2, [r3, #0]
	    tx_vector[0] = (cmd_selector << 8) | reg_address;
 8001776:	4b1c      	ldr	r3, [pc, #112]	@ (80017e8 <RHS2116_Positive_Stimulation_Current_Magnitude+0xc8>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	021b      	lsls	r3, r3, #8
 800177c:	b21a      	sxth	r2, r3
 800177e:	4b19      	ldr	r3, [pc, #100]	@ (80017e4 <RHS2116_Positive_Stimulation_Current_Magnitude+0xc4>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	b21b      	sxth	r3, r3
 8001784:	4313      	orrs	r3, r2
 8001786:	b21b      	sxth	r3, r3
 8001788:	b29a      	uxth	r2, r3
 800178a:	4b19      	ldr	r3, [pc, #100]	@ (80017f0 <RHS2116_Positive_Stimulation_Current_Magnitude+0xd0>)
 800178c:	801a      	strh	r2, [r3, #0]
	    tx_vector[0] |= (1 << U_FLAG); // TRIGGERING U_FLAG
 800178e:	4b18      	ldr	r3, [pc, #96]	@ (80017f0 <RHS2116_Positive_Stimulation_Current_Magnitude+0xd0>)
 8001790:	881b      	ldrh	r3, [r3, #0]
 8001792:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001796:	b29a      	uxth	r2, r3
 8001798:	4b15      	ldr	r3, [pc, #84]	@ (80017f0 <RHS2116_Positive_Stimulation_Current_Magnitude+0xd0>)
 800179a:	801a      	strh	r2, [r3, #0]
	    tx_vector[1] = lsb_value;
 800179c:	4b13      	ldr	r3, [pc, #76]	@ (80017ec <RHS2116_Positive_Stimulation_Current_Magnitude+0xcc>)
 800179e:	881a      	ldrh	r2, [r3, #0]
 80017a0:	4b13      	ldr	r3, [pc, #76]	@ (80017f0 <RHS2116_Positive_Stimulation_Current_Magnitude+0xd0>)
 80017a2:	805a      	strh	r2, [r3, #2]
	    SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 80017a4:	4b13      	ldr	r3, [pc, #76]	@ (80017f4 <RHS2116_Positive_Stimulation_Current_Magnitude+0xd4>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	4a13      	ldr	r2, [pc, #76]	@ (80017f8 <RHS2116_Positive_Stimulation_Current_Magnitude+0xd8>)
 80017aa:	4911      	ldr	r1, [pc, #68]	@ (80017f0 <RHS2116_Positive_Stimulation_Current_Magnitude+0xd0>)
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f7fe fee7 	bl	8000580 <SPI_SEND_RECV>
	    print_debug_binary(rx_vector);
 80017b2:	4811      	ldr	r0, [pc, #68]	@ (80017f8 <RHS2116_Positive_Stimulation_Current_Magnitude+0xd8>)
 80017b4:	f7fe ffe2 	bl	800077c <print_debug_binary>
	    print_configuration(tx_vector[0], reg_address, lsb_value);
 80017b8:	4b0d      	ldr	r3, [pc, #52]	@ (80017f0 <RHS2116_Positive_Stimulation_Current_Magnitude+0xd0>)
 80017ba:	881b      	ldrh	r3, [r3, #0]
 80017bc:	4a09      	ldr	r2, [pc, #36]	@ (80017e4 <RHS2116_Positive_Stimulation_Current_Magnitude+0xc4>)
 80017be:	7811      	ldrb	r1, [r2, #0]
 80017c0:	4a0a      	ldr	r2, [pc, #40]	@ (80017ec <RHS2116_Positive_Stimulation_Current_Magnitude+0xcc>)
 80017c2:	8812      	ldrh	r2, [r2, #0]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7fe ffe3 	bl	8000790 <print_configuration>
	for (int i = 0; i < sizeof(register_addresses) / sizeof(register_addresses[0]); i++) {
 80017ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017cc:	3301      	adds	r3, #1
 80017ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017d2:	2b0f      	cmp	r3, #15
 80017d4:	d9b9      	bls.n	800174a <RHS2116_Positive_Stimulation_Current_Magnitude+0x2a>
	}
}
 80017d6:	bf00      	nop
 80017d8:	bf00      	nop
 80017da:	3730      	adds	r7, #48	@ 0x30
 80017dc:	46bd      	mov	sp, r7
 80017de:	bdb0      	pop	{r4, r5, r7, pc}
 80017e0:	080052c4 	.word	0x080052c4
 80017e4:	20000090 	.word	0x20000090
 80017e8:	20000091 	.word	0x20000091
 80017ec:	20000092 	.word	0x20000092
 80017f0:	20000088 	.word	0x20000088
 80017f4:	20000000 	.word	0x20000000
 80017f8:	2000008c 	.word	0x2000008c

080017fc <RHS2116_Read_INTAN>:

void RHS2116_Read_INTAN(SPI_HandleTypeDef *hspi){
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
	// Register 251 - Read I and N
	cmd_selector = READ_CMD;
 8001804:	4b86      	ldr	r3, [pc, #536]	@ (8001a20 <RHS2116_Read_INTAN+0x224>)
 8001806:	22c0      	movs	r2, #192	@ 0xc0
 8001808:	701a      	strb	r2, [r3, #0]
	reg_address = REGISTER_251;
 800180a:	4b86      	ldr	r3, [pc, #536]	@ (8001a24 <RHS2116_Read_INTAN+0x228>)
 800180c:	22fb      	movs	r2, #251	@ 0xfb
 800180e:	701a      	strb	r2, [r3, #0]
	lsb_value = 0b0000000000000000;
 8001810:	4b85      	ldr	r3, [pc, #532]	@ (8001a28 <RHS2116_Read_INTAN+0x22c>)
 8001812:	2200      	movs	r2, #0
 8001814:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8001816:	4b82      	ldr	r3, [pc, #520]	@ (8001a20 <RHS2116_Read_INTAN+0x224>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	021b      	lsls	r3, r3, #8
 800181c:	b21a      	sxth	r2, r3
 800181e:	4b81      	ldr	r3, [pc, #516]	@ (8001a24 <RHS2116_Read_INTAN+0x228>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	b21b      	sxth	r3, r3
 8001824:	4313      	orrs	r3, r2
 8001826:	b21b      	sxth	r3, r3
 8001828:	b29a      	uxth	r2, r3
 800182a:	4b80      	ldr	r3, [pc, #512]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 800182c:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 800182e:	4b7e      	ldr	r3, [pc, #504]	@ (8001a28 <RHS2116_Read_INTAN+0x22c>)
 8001830:	881a      	ldrh	r2, [r3, #0]
 8001832:	4b7e      	ldr	r3, [pc, #504]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 8001834:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8001836:	4b7e      	ldr	r3, [pc, #504]	@ (8001a30 <RHS2116_Read_INTAN+0x234>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	4a7e      	ldr	r2, [pc, #504]	@ (8001a34 <RHS2116_Read_INTAN+0x238>)
 800183c:	497b      	ldr	r1, [pc, #492]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f7fe fe9e 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8001844:	487b      	ldr	r0, [pc, #492]	@ (8001a34 <RHS2116_Read_INTAN+0x238>)
 8001846:	f7fe ff99 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 800184a:	4b78      	ldr	r3, [pc, #480]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 800184c:	881b      	ldrh	r3, [r3, #0]
 800184e:	4a75      	ldr	r2, [pc, #468]	@ (8001a24 <RHS2116_Read_INTAN+0x228>)
 8001850:	7811      	ldrb	r1, [r2, #0]
 8001852:	4a75      	ldr	r2, [pc, #468]	@ (8001a28 <RHS2116_Read_INTAN+0x22c>)
 8001854:	8812      	ldrh	r2, [r2, #0]
 8001856:	4618      	mov	r0, r3
 8001858:	f7fe ff9a 	bl	8000790 <print_configuration>

	// Register 252 - Read T and A
	cmd_selector = READ_CMD;
 800185c:	4b70      	ldr	r3, [pc, #448]	@ (8001a20 <RHS2116_Read_INTAN+0x224>)
 800185e:	22c0      	movs	r2, #192	@ 0xc0
 8001860:	701a      	strb	r2, [r3, #0]
	reg_address = REGISTER_252;
 8001862:	4b70      	ldr	r3, [pc, #448]	@ (8001a24 <RHS2116_Read_INTAN+0x228>)
 8001864:	22fc      	movs	r2, #252	@ 0xfc
 8001866:	701a      	strb	r2, [r3, #0]
	lsb_value = 0b0000000000000000;
 8001868:	4b6f      	ldr	r3, [pc, #444]	@ (8001a28 <RHS2116_Read_INTAN+0x22c>)
 800186a:	2200      	movs	r2, #0
 800186c:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 800186e:	4b6c      	ldr	r3, [pc, #432]	@ (8001a20 <RHS2116_Read_INTAN+0x224>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	021b      	lsls	r3, r3, #8
 8001874:	b21a      	sxth	r2, r3
 8001876:	4b6b      	ldr	r3, [pc, #428]	@ (8001a24 <RHS2116_Read_INTAN+0x228>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	b21b      	sxth	r3, r3
 800187c:	4313      	orrs	r3, r2
 800187e:	b21b      	sxth	r3, r3
 8001880:	b29a      	uxth	r2, r3
 8001882:	4b6a      	ldr	r3, [pc, #424]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 8001884:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 8001886:	4b68      	ldr	r3, [pc, #416]	@ (8001a28 <RHS2116_Read_INTAN+0x22c>)
 8001888:	881a      	ldrh	r2, [r3, #0]
 800188a:	4b68      	ldr	r3, [pc, #416]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 800188c:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 800188e:	4b68      	ldr	r3, [pc, #416]	@ (8001a30 <RHS2116_Read_INTAN+0x234>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	4a68      	ldr	r2, [pc, #416]	@ (8001a34 <RHS2116_Read_INTAN+0x238>)
 8001894:	4965      	ldr	r1, [pc, #404]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f7fe fe72 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 800189c:	4865      	ldr	r0, [pc, #404]	@ (8001a34 <RHS2116_Read_INTAN+0x238>)
 800189e:	f7fe ff6d 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 80018a2:	4b62      	ldr	r3, [pc, #392]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 80018a4:	881b      	ldrh	r3, [r3, #0]
 80018a6:	4a5f      	ldr	r2, [pc, #380]	@ (8001a24 <RHS2116_Read_INTAN+0x228>)
 80018a8:	7811      	ldrb	r1, [r2, #0]
 80018aa:	4a5f      	ldr	r2, [pc, #380]	@ (8001a28 <RHS2116_Read_INTAN+0x22c>)
 80018ac:	8812      	ldrh	r2, [r2, #0]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7fe ff6e 	bl	8000790 <print_configuration>

	// Register 253 - Read N and 0
	cmd_selector = READ_CMD;
 80018b4:	4b5a      	ldr	r3, [pc, #360]	@ (8001a20 <RHS2116_Read_INTAN+0x224>)
 80018b6:	22c0      	movs	r2, #192	@ 0xc0
 80018b8:	701a      	strb	r2, [r3, #0]
	reg_address = REGISTER_253;
 80018ba:	4b5a      	ldr	r3, [pc, #360]	@ (8001a24 <RHS2116_Read_INTAN+0x228>)
 80018bc:	22fd      	movs	r2, #253	@ 0xfd
 80018be:	701a      	strb	r2, [r3, #0]
	lsb_value = 0b0000000000000000;
 80018c0:	4b59      	ldr	r3, [pc, #356]	@ (8001a28 <RHS2116_Read_INTAN+0x22c>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 80018c6:	4b56      	ldr	r3, [pc, #344]	@ (8001a20 <RHS2116_Read_INTAN+0x224>)
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	021b      	lsls	r3, r3, #8
 80018cc:	b21a      	sxth	r2, r3
 80018ce:	4b55      	ldr	r3, [pc, #340]	@ (8001a24 <RHS2116_Read_INTAN+0x228>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	b21b      	sxth	r3, r3
 80018d4:	4313      	orrs	r3, r2
 80018d6:	b21b      	sxth	r3, r3
 80018d8:	b29a      	uxth	r2, r3
 80018da:	4b54      	ldr	r3, [pc, #336]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 80018dc:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 80018de:	4b52      	ldr	r3, [pc, #328]	@ (8001a28 <RHS2116_Read_INTAN+0x22c>)
 80018e0:	881a      	ldrh	r2, [r3, #0]
 80018e2:	4b52      	ldr	r3, [pc, #328]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 80018e4:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 80018e6:	4b52      	ldr	r3, [pc, #328]	@ (8001a30 <RHS2116_Read_INTAN+0x234>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	4a52      	ldr	r2, [pc, #328]	@ (8001a34 <RHS2116_Read_INTAN+0x238>)
 80018ec:	494f      	ldr	r1, [pc, #316]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f7fe fe46 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 80018f4:	484f      	ldr	r0, [pc, #316]	@ (8001a34 <RHS2116_Read_INTAN+0x238>)
 80018f6:	f7fe ff41 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 80018fa:	4b4c      	ldr	r3, [pc, #304]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 80018fc:	881b      	ldrh	r3, [r3, #0]
 80018fe:	4a49      	ldr	r2, [pc, #292]	@ (8001a24 <RHS2116_Read_INTAN+0x228>)
 8001900:	7811      	ldrb	r1, [r2, #0]
 8001902:	4a49      	ldr	r2, [pc, #292]	@ (8001a28 <RHS2116_Read_INTAN+0x22c>)
 8001904:	8812      	ldrh	r2, [r2, #0]
 8001906:	4618      	mov	r0, r3
 8001908:	f7fe ff42 	bl	8000790 <print_configuration>
	printf("Should be I and N:  %c   %c\r\n", (rx_vector[1] >> 8) & 0xFF, rx_vector[1] & 0xFF);
 800190c:	4b49      	ldr	r3, [pc, #292]	@ (8001a34 <RHS2116_Read_INTAN+0x238>)
 800190e:	885b      	ldrh	r3, [r3, #2]
 8001910:	0a1b      	lsrs	r3, r3, #8
 8001912:	b29b      	uxth	r3, r3
 8001914:	b2db      	uxtb	r3, r3
 8001916:	4a47      	ldr	r2, [pc, #284]	@ (8001a34 <RHS2116_Read_INTAN+0x238>)
 8001918:	8852      	ldrh	r2, [r2, #2]
 800191a:	b2d2      	uxtb	r2, r2
 800191c:	4619      	mov	r1, r3
 800191e:	4846      	ldr	r0, [pc, #280]	@ (8001a38 <RHS2116_Read_INTAN+0x23c>)
 8001920:	f002 fdbe 	bl	80044a0 <iprintf>
	printf("------------------------------------------------  \r\n");
 8001924:	4845      	ldr	r0, [pc, #276]	@ (8001a3c <RHS2116_Read_INTAN+0x240>)
 8001926:	f002 fe23 	bl	8004570 <puts>

	// Register 255 - Read Number of Channel and Die Revision (Read Dummy)
	cmd_selector = READ_CMD;
 800192a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a20 <RHS2116_Read_INTAN+0x224>)
 800192c:	22c0      	movs	r2, #192	@ 0xc0
 800192e:	701a      	strb	r2, [r3, #0]
	reg_address = REGISTER_255;
 8001930:	4b3c      	ldr	r3, [pc, #240]	@ (8001a24 <RHS2116_Read_INTAN+0x228>)
 8001932:	22ff      	movs	r2, #255	@ 0xff
 8001934:	701a      	strb	r2, [r3, #0]
	lsb_value = 0b0000000000000000;
 8001936:	4b3c      	ldr	r3, [pc, #240]	@ (8001a28 <RHS2116_Read_INTAN+0x22c>)
 8001938:	2200      	movs	r2, #0
 800193a:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 800193c:	4b38      	ldr	r3, [pc, #224]	@ (8001a20 <RHS2116_Read_INTAN+0x224>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	021b      	lsls	r3, r3, #8
 8001942:	b21a      	sxth	r2, r3
 8001944:	4b37      	ldr	r3, [pc, #220]	@ (8001a24 <RHS2116_Read_INTAN+0x228>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	b21b      	sxth	r3, r3
 800194a:	4313      	orrs	r3, r2
 800194c:	b21b      	sxth	r3, r3
 800194e:	b29a      	uxth	r2, r3
 8001950:	4b36      	ldr	r3, [pc, #216]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 8001952:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 8001954:	4b34      	ldr	r3, [pc, #208]	@ (8001a28 <RHS2116_Read_INTAN+0x22c>)
 8001956:	881a      	ldrh	r2, [r3, #0]
 8001958:	4b34      	ldr	r3, [pc, #208]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 800195a:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 800195c:	4b34      	ldr	r3, [pc, #208]	@ (8001a30 <RHS2116_Read_INTAN+0x234>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	4a34      	ldr	r2, [pc, #208]	@ (8001a34 <RHS2116_Read_INTAN+0x238>)
 8001962:	4932      	ldr	r1, [pc, #200]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	f7fe fe0b 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 800196a:	4832      	ldr	r0, [pc, #200]	@ (8001a34 <RHS2116_Read_INTAN+0x238>)
 800196c:	f7fe ff06 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8001970:	4b2e      	ldr	r3, [pc, #184]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 8001972:	881b      	ldrh	r3, [r3, #0]
 8001974:	4a2b      	ldr	r2, [pc, #172]	@ (8001a24 <RHS2116_Read_INTAN+0x228>)
 8001976:	7811      	ldrb	r1, [r2, #0]
 8001978:	4a2b      	ldr	r2, [pc, #172]	@ (8001a28 <RHS2116_Read_INTAN+0x22c>)
 800197a:	8812      	ldrh	r2, [r2, #0]
 800197c:	4618      	mov	r0, r3
 800197e:	f7fe ff07 	bl	8000790 <print_configuration>
	printf("Should be T and A:  %c   %c\r\n", (rx_vector[1] >> 8) & 0xFF, rx_vector[1] & 0xFF);
 8001982:	4b2c      	ldr	r3, [pc, #176]	@ (8001a34 <RHS2116_Read_INTAN+0x238>)
 8001984:	885b      	ldrh	r3, [r3, #2]
 8001986:	0a1b      	lsrs	r3, r3, #8
 8001988:	b29b      	uxth	r3, r3
 800198a:	b2db      	uxtb	r3, r3
 800198c:	4a29      	ldr	r2, [pc, #164]	@ (8001a34 <RHS2116_Read_INTAN+0x238>)
 800198e:	8852      	ldrh	r2, [r2, #2]
 8001990:	b2d2      	uxtb	r2, r2
 8001992:	4619      	mov	r1, r3
 8001994:	482a      	ldr	r0, [pc, #168]	@ (8001a40 <RHS2116_Read_INTAN+0x244>)
 8001996:	f002 fd83 	bl	80044a0 <iprintf>
	printf("------------------------------------------------  \r\n");
 800199a:	4828      	ldr	r0, [pc, #160]	@ (8001a3c <RHS2116_Read_INTAN+0x240>)
 800199c:	f002 fde8 	bl	8004570 <puts>

	// Register 255 - Read Number of Channel and Die Revision (Read Dummy)
	cmd_selector = READ_CMD;
 80019a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001a20 <RHS2116_Read_INTAN+0x224>)
 80019a2:	22c0      	movs	r2, #192	@ 0xc0
 80019a4:	701a      	strb	r2, [r3, #0]
	reg_address = REGISTER_255;
 80019a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001a24 <RHS2116_Read_INTAN+0x228>)
 80019a8:	22ff      	movs	r2, #255	@ 0xff
 80019aa:	701a      	strb	r2, [r3, #0]
	lsb_value = 0b0000000000000000;
 80019ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001a28 <RHS2116_Read_INTAN+0x22c>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 80019b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001a20 <RHS2116_Read_INTAN+0x224>)
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	021b      	lsls	r3, r3, #8
 80019b8:	b21a      	sxth	r2, r3
 80019ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001a24 <RHS2116_Read_INTAN+0x228>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	b21b      	sxth	r3, r3
 80019c0:	4313      	orrs	r3, r2
 80019c2:	b21b      	sxth	r3, r3
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	4b19      	ldr	r3, [pc, #100]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 80019c8:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 80019ca:	4b17      	ldr	r3, [pc, #92]	@ (8001a28 <RHS2116_Read_INTAN+0x22c>)
 80019cc:	881a      	ldrh	r2, [r3, #0]
 80019ce:	4b17      	ldr	r3, [pc, #92]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 80019d0:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 80019d2:	4b17      	ldr	r3, [pc, #92]	@ (8001a30 <RHS2116_Read_INTAN+0x234>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	4a17      	ldr	r2, [pc, #92]	@ (8001a34 <RHS2116_Read_INTAN+0x238>)
 80019d8:	4914      	ldr	r1, [pc, #80]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f7fe fdd0 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 80019e0:	4814      	ldr	r0, [pc, #80]	@ (8001a34 <RHS2116_Read_INTAN+0x238>)
 80019e2:	f7fe fecb 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 80019e6:	4b11      	ldr	r3, [pc, #68]	@ (8001a2c <RHS2116_Read_INTAN+0x230>)
 80019e8:	881b      	ldrh	r3, [r3, #0]
 80019ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001a24 <RHS2116_Read_INTAN+0x228>)
 80019ec:	7811      	ldrb	r1, [r2, #0]
 80019ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001a28 <RHS2116_Read_INTAN+0x22c>)
 80019f0:	8812      	ldrh	r2, [r2, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7fe fecc 	bl	8000790 <print_configuration>
	printf("Should be N and 0:  %c   %01X\r\n", (rx_vector[1] >> 8) & 0xFF, rx_vector[1] & 0xFF);
 80019f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a34 <RHS2116_Read_INTAN+0x238>)
 80019fa:	885b      	ldrh	r3, [r3, #2]
 80019fc:	0a1b      	lsrs	r3, r3, #8
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	4a0c      	ldr	r2, [pc, #48]	@ (8001a34 <RHS2116_Read_INTAN+0x238>)
 8001a04:	8852      	ldrh	r2, [r2, #2]
 8001a06:	b2d2      	uxtb	r2, r2
 8001a08:	4619      	mov	r1, r3
 8001a0a:	480e      	ldr	r0, [pc, #56]	@ (8001a44 <RHS2116_Read_INTAN+0x248>)
 8001a0c:	f002 fd48 	bl	80044a0 <iprintf>
	printf("------------------------------------------------  \r\n");
 8001a10:	480a      	ldr	r0, [pc, #40]	@ (8001a3c <RHS2116_Read_INTAN+0x240>)
 8001a12:	f002 fdad 	bl	8004570 <puts>
}
 8001a16:	bf00      	nop
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000091 	.word	0x20000091
 8001a24:	20000090 	.word	0x20000090
 8001a28:	20000092 	.word	0x20000092
 8001a2c:	20000088 	.word	0x20000088
 8001a30:	20000000 	.word	0x20000000
 8001a34:	2000008c 	.word	0x2000008c
 8001a38:	080052e4 	.word	0x080052e4
 8001a3c:	08005304 	.word	0x08005304
 8001a40:	08005338 	.word	0x08005338
 8001a44:	08005358 	.word	0x08005358

08001a48 <RHS2116_Read_NumChannel_DieRevision>:

uint16_t RHS2116_Read_NumChannel_DieRevision(SPI_HandleTypeDef *hspi, uint8_t Register){
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	460b      	mov	r3, r1
 8001a52:	70fb      	strb	r3, [r7, #3]
	// Register 254 - Read Number of Channel and Die Revision
	cmd_selector = READ_CMD;
 8001a54:	4b50      	ldr	r3, [pc, #320]	@ (8001b98 <RHS2116_Read_NumChannel_DieRevision+0x150>)
 8001a56:	22c0      	movs	r2, #192	@ 0xc0
 8001a58:	701a      	strb	r2, [r3, #0]
	reg_address = Register;
 8001a5a:	4a50      	ldr	r2, [pc, #320]	@ (8001b9c <RHS2116_Read_NumChannel_DieRevision+0x154>)
 8001a5c:	78fb      	ldrb	r3, [r7, #3]
 8001a5e:	7013      	strb	r3, [r2, #0]
	lsb_value = 0b0000000000000000;
 8001a60:	4b4f      	ldr	r3, [pc, #316]	@ (8001ba0 <RHS2116_Read_NumChannel_DieRevision+0x158>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8001a66:	4b4c      	ldr	r3, [pc, #304]	@ (8001b98 <RHS2116_Read_NumChannel_DieRevision+0x150>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	021b      	lsls	r3, r3, #8
 8001a6c:	b21a      	sxth	r2, r3
 8001a6e:	4b4b      	ldr	r3, [pc, #300]	@ (8001b9c <RHS2116_Read_NumChannel_DieRevision+0x154>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	b21b      	sxth	r3, r3
 8001a74:	4313      	orrs	r3, r2
 8001a76:	b21b      	sxth	r3, r3
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	4b4a      	ldr	r3, [pc, #296]	@ (8001ba4 <RHS2116_Read_NumChannel_DieRevision+0x15c>)
 8001a7c:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 8001a7e:	4b48      	ldr	r3, [pc, #288]	@ (8001ba0 <RHS2116_Read_NumChannel_DieRevision+0x158>)
 8001a80:	881a      	ldrh	r2, [r3, #0]
 8001a82:	4b48      	ldr	r3, [pc, #288]	@ (8001ba4 <RHS2116_Read_NumChannel_DieRevision+0x15c>)
 8001a84:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8001a86:	4b48      	ldr	r3, [pc, #288]	@ (8001ba8 <RHS2116_Read_NumChannel_DieRevision+0x160>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	4a48      	ldr	r2, [pc, #288]	@ (8001bac <RHS2116_Read_NumChannel_DieRevision+0x164>)
 8001a8c:	4945      	ldr	r1, [pc, #276]	@ (8001ba4 <RHS2116_Read_NumChannel_DieRevision+0x15c>)
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f7fe fd76 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8001a94:	4845      	ldr	r0, [pc, #276]	@ (8001bac <RHS2116_Read_NumChannel_DieRevision+0x164>)
 8001a96:	f7fe fe71 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8001a9a:	4b42      	ldr	r3, [pc, #264]	@ (8001ba4 <RHS2116_Read_NumChannel_DieRevision+0x15c>)
 8001a9c:	881b      	ldrh	r3, [r3, #0]
 8001a9e:	4a3f      	ldr	r2, [pc, #252]	@ (8001b9c <RHS2116_Read_NumChannel_DieRevision+0x154>)
 8001aa0:	7811      	ldrb	r1, [r2, #0]
 8001aa2:	4a3f      	ldr	r2, [pc, #252]	@ (8001ba0 <RHS2116_Read_NumChannel_DieRevision+0x158>)
 8001aa4:	8812      	ldrh	r2, [r2, #0]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7fe fe72 	bl	8000790 <print_configuration>

	// Register 255 - Read Dummy
	cmd_selector = READ_CMD;
 8001aac:	4b3a      	ldr	r3, [pc, #232]	@ (8001b98 <RHS2116_Read_NumChannel_DieRevision+0x150>)
 8001aae:	22c0      	movs	r2, #192	@ 0xc0
 8001ab0:	701a      	strb	r2, [r3, #0]
	reg_address = REGISTER_255;
 8001ab2:	4b3a      	ldr	r3, [pc, #232]	@ (8001b9c <RHS2116_Read_NumChannel_DieRevision+0x154>)
 8001ab4:	22ff      	movs	r2, #255	@ 0xff
 8001ab6:	701a      	strb	r2, [r3, #0]
	lsb_value = 0b0000000000000000;
 8001ab8:	4b39      	ldr	r3, [pc, #228]	@ (8001ba0 <RHS2116_Read_NumChannel_DieRevision+0x158>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8001abe:	4b36      	ldr	r3, [pc, #216]	@ (8001b98 <RHS2116_Read_NumChannel_DieRevision+0x150>)
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	021b      	lsls	r3, r3, #8
 8001ac4:	b21a      	sxth	r2, r3
 8001ac6:	4b35      	ldr	r3, [pc, #212]	@ (8001b9c <RHS2116_Read_NumChannel_DieRevision+0x154>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	b21b      	sxth	r3, r3
 8001acc:	4313      	orrs	r3, r2
 8001ace:	b21b      	sxth	r3, r3
 8001ad0:	b29a      	uxth	r2, r3
 8001ad2:	4b34      	ldr	r3, [pc, #208]	@ (8001ba4 <RHS2116_Read_NumChannel_DieRevision+0x15c>)
 8001ad4:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 8001ad6:	4b32      	ldr	r3, [pc, #200]	@ (8001ba0 <RHS2116_Read_NumChannel_DieRevision+0x158>)
 8001ad8:	881a      	ldrh	r2, [r3, #0]
 8001ada:	4b32      	ldr	r3, [pc, #200]	@ (8001ba4 <RHS2116_Read_NumChannel_DieRevision+0x15c>)
 8001adc:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8001ade:	4b32      	ldr	r3, [pc, #200]	@ (8001ba8 <RHS2116_Read_NumChannel_DieRevision+0x160>)
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	4a32      	ldr	r2, [pc, #200]	@ (8001bac <RHS2116_Read_NumChannel_DieRevision+0x164>)
 8001ae4:	492f      	ldr	r1, [pc, #188]	@ (8001ba4 <RHS2116_Read_NumChannel_DieRevision+0x15c>)
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f7fe fd4a 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8001aec:	482f      	ldr	r0, [pc, #188]	@ (8001bac <RHS2116_Read_NumChannel_DieRevision+0x164>)
 8001aee:	f7fe fe45 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8001af2:	4b2c      	ldr	r3, [pc, #176]	@ (8001ba4 <RHS2116_Read_NumChannel_DieRevision+0x15c>)
 8001af4:	881b      	ldrh	r3, [r3, #0]
 8001af6:	4a29      	ldr	r2, [pc, #164]	@ (8001b9c <RHS2116_Read_NumChannel_DieRevision+0x154>)
 8001af8:	7811      	ldrb	r1, [r2, #0]
 8001afa:	4a29      	ldr	r2, [pc, #164]	@ (8001ba0 <RHS2116_Read_NumChannel_DieRevision+0x158>)
 8001afc:	8812      	ldrh	r2, [r2, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7fe fe46 	bl	8000790 <print_configuration>

	// Register 255 - Read Dummy
	cmd_selector = READ_CMD;
 8001b04:	4b24      	ldr	r3, [pc, #144]	@ (8001b98 <RHS2116_Read_NumChannel_DieRevision+0x150>)
 8001b06:	22c0      	movs	r2, #192	@ 0xc0
 8001b08:	701a      	strb	r2, [r3, #0]
	reg_address = REGISTER_255;
 8001b0a:	4b24      	ldr	r3, [pc, #144]	@ (8001b9c <RHS2116_Read_NumChannel_DieRevision+0x154>)
 8001b0c:	22ff      	movs	r2, #255	@ 0xff
 8001b0e:	701a      	strb	r2, [r3, #0]
	lsb_value = 0b0000000000000000;
 8001b10:	4b23      	ldr	r3, [pc, #140]	@ (8001ba0 <RHS2116_Read_NumChannel_DieRevision+0x158>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8001b16:	4b20      	ldr	r3, [pc, #128]	@ (8001b98 <RHS2116_Read_NumChannel_DieRevision+0x150>)
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	021b      	lsls	r3, r3, #8
 8001b1c:	b21a      	sxth	r2, r3
 8001b1e:	4b1f      	ldr	r3, [pc, #124]	@ (8001b9c <RHS2116_Read_NumChannel_DieRevision+0x154>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	b21b      	sxth	r3, r3
 8001b24:	4313      	orrs	r3, r2
 8001b26:	b21b      	sxth	r3, r3
 8001b28:	b29a      	uxth	r2, r3
 8001b2a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ba4 <RHS2116_Read_NumChannel_DieRevision+0x15c>)
 8001b2c:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 8001b2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba0 <RHS2116_Read_NumChannel_DieRevision+0x158>)
 8001b30:	881a      	ldrh	r2, [r3, #0]
 8001b32:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba4 <RHS2116_Read_NumChannel_DieRevision+0x15c>)
 8001b34:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8001b36:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba8 <RHS2116_Read_NumChannel_DieRevision+0x160>)
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	4a1c      	ldr	r2, [pc, #112]	@ (8001bac <RHS2116_Read_NumChannel_DieRevision+0x164>)
 8001b3c:	4919      	ldr	r1, [pc, #100]	@ (8001ba4 <RHS2116_Read_NumChannel_DieRevision+0x15c>)
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f7fe fd1e 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8001b44:	4819      	ldr	r0, [pc, #100]	@ (8001bac <RHS2116_Read_NumChannel_DieRevision+0x164>)
 8001b46:	f7fe fe19 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8001b4a:	4b16      	ldr	r3, [pc, #88]	@ (8001ba4 <RHS2116_Read_NumChannel_DieRevision+0x15c>)
 8001b4c:	881b      	ldrh	r3, [r3, #0]
 8001b4e:	4a13      	ldr	r2, [pc, #76]	@ (8001b9c <RHS2116_Read_NumChannel_DieRevision+0x154>)
 8001b50:	7811      	ldrb	r1, [r2, #0]
 8001b52:	4a13      	ldr	r2, [pc, #76]	@ (8001ba0 <RHS2116_Read_NumChannel_DieRevision+0x158>)
 8001b54:	8812      	ldrh	r2, [r2, #0]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7fe fe1a 	bl	8000790 <print_configuration>

    // Combine values into a 16-bit return value
    uint8_t die_revision = (rx_vector[1] >> 8) & 0xFF;
 8001b5c:	4b13      	ldr	r3, [pc, #76]	@ (8001bac <RHS2116_Read_NumChannel_DieRevision+0x164>)
 8001b5e:	885b      	ldrh	r3, [r3, #2]
 8001b60:	0a1b      	lsrs	r3, r3, #8
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	73fb      	strb	r3, [r7, #15]
    uint8_t num_channels = rx_vector[1] & 0xFF;
 8001b66:	4b11      	ldr	r3, [pc, #68]	@ (8001bac <RHS2116_Read_NumChannel_DieRevision+0x164>)
 8001b68:	885b      	ldrh	r3, [r3, #2]
 8001b6a:	73bb      	strb	r3, [r7, #14]

    printf("Die Revision : %d | #channel: %d\r\n", die_revision, num_channels);
 8001b6c:	7bfb      	ldrb	r3, [r7, #15]
 8001b6e:	7bba      	ldrb	r2, [r7, #14]
 8001b70:	4619      	mov	r1, r3
 8001b72:	480f      	ldr	r0, [pc, #60]	@ (8001bb0 <RHS2116_Read_NumChannel_DieRevision+0x168>)
 8001b74:	f002 fc94 	bl	80044a0 <iprintf>
    printf("------------------------------------------------  \r\n");
 8001b78:	480e      	ldr	r0, [pc, #56]	@ (8001bb4 <RHS2116_Read_NumChannel_DieRevision+0x16c>)
 8001b7a:	f002 fcf9 	bl	8004570 <puts>

    return ((uint16_t)die_revision << 8) | num_channels;
 8001b7e:	7bfb      	ldrb	r3, [r7, #15]
 8001b80:	021b      	lsls	r3, r3, #8
 8001b82:	b21a      	sxth	r2, r3
 8001b84:	7bbb      	ldrb	r3, [r7, #14]
 8001b86:	b21b      	sxth	r3, r3
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	b21b      	sxth	r3, r3
 8001b8c:	b29b      	uxth	r3, r3
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3710      	adds	r7, #16
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	20000091 	.word	0x20000091
 8001b9c:	20000090 	.word	0x20000090
 8001ba0:	20000092 	.word	0x20000092
 8001ba4:	20000088 	.word	0x20000088
 8001ba8:	20000000 	.word	0x20000000
 8001bac:	2000008c 	.word	0x2000008c
 8001bb0:	08005378 	.word	0x08005378
 8001bb4:	08005304 	.word	0x08005304

08001bb8 <RHS2116_Read_Chip_ID>:

uint8_t RHS2116_Read_Chip_ID(SPI_HandleTypeDef *hspi, uint8_t Register){
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	70fb      	strb	r3, [r7, #3]
    // Register 255 - Read Dummy
    cmd_selector = READ_CMD;
 8001bc4:	4b49      	ldr	r3, [pc, #292]	@ (8001cec <RHS2116_Read_Chip_ID+0x134>)
 8001bc6:	22c0      	movs	r2, #192	@ 0xc0
 8001bc8:	701a      	strb	r2, [r3, #0]
    reg_address = Register;
 8001bca:	4a49      	ldr	r2, [pc, #292]	@ (8001cf0 <RHS2116_Read_Chip_ID+0x138>)
 8001bcc:	78fb      	ldrb	r3, [r7, #3]
 8001bce:	7013      	strb	r3, [r2, #0]
    lsb_value = 0b0000000000000000;
 8001bd0:	4b48      	ldr	r3, [pc, #288]	@ (8001cf4 <RHS2116_Read_Chip_ID+0x13c>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	801a      	strh	r2, [r3, #0]
    tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8001bd6:	4b45      	ldr	r3, [pc, #276]	@ (8001cec <RHS2116_Read_Chip_ID+0x134>)
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	021b      	lsls	r3, r3, #8
 8001bdc:	b21a      	sxth	r2, r3
 8001bde:	4b44      	ldr	r3, [pc, #272]	@ (8001cf0 <RHS2116_Read_Chip_ID+0x138>)
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	b21b      	sxth	r3, r3
 8001be4:	4313      	orrs	r3, r2
 8001be6:	b21b      	sxth	r3, r3
 8001be8:	b29a      	uxth	r2, r3
 8001bea:	4b43      	ldr	r3, [pc, #268]	@ (8001cf8 <RHS2116_Read_Chip_ID+0x140>)
 8001bec:	801a      	strh	r2, [r3, #0]
    tx_vector[1] = lsb_value;
 8001bee:	4b41      	ldr	r3, [pc, #260]	@ (8001cf4 <RHS2116_Read_Chip_ID+0x13c>)
 8001bf0:	881a      	ldrh	r2, [r3, #0]
 8001bf2:	4b41      	ldr	r3, [pc, #260]	@ (8001cf8 <RHS2116_Read_Chip_ID+0x140>)
 8001bf4:	805a      	strh	r2, [r3, #2]
    SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8001bf6:	4b41      	ldr	r3, [pc, #260]	@ (8001cfc <RHS2116_Read_Chip_ID+0x144>)
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	4a41      	ldr	r2, [pc, #260]	@ (8001d00 <RHS2116_Read_Chip_ID+0x148>)
 8001bfc:	493e      	ldr	r1, [pc, #248]	@ (8001cf8 <RHS2116_Read_Chip_ID+0x140>)
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f7fe fcbe 	bl	8000580 <SPI_SEND_RECV>
    print_debug_binary(rx_vector);
 8001c04:	483e      	ldr	r0, [pc, #248]	@ (8001d00 <RHS2116_Read_Chip_ID+0x148>)
 8001c06:	f7fe fdb9 	bl	800077c <print_debug_binary>
    print_configuration(tx_vector[0], reg_address, lsb_value);
 8001c0a:	4b3b      	ldr	r3, [pc, #236]	@ (8001cf8 <RHS2116_Read_Chip_ID+0x140>)
 8001c0c:	881b      	ldrh	r3, [r3, #0]
 8001c0e:	4a38      	ldr	r2, [pc, #224]	@ (8001cf0 <RHS2116_Read_Chip_ID+0x138>)
 8001c10:	7811      	ldrb	r1, [r2, #0]
 8001c12:	4a38      	ldr	r2, [pc, #224]	@ (8001cf4 <RHS2116_Read_Chip_ID+0x13c>)
 8001c14:	8812      	ldrh	r2, [r2, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7fe fdba 	bl	8000790 <print_configuration>

    // Register 255 - Read Dummy
    cmd_selector = READ_CMD;
 8001c1c:	4b33      	ldr	r3, [pc, #204]	@ (8001cec <RHS2116_Read_Chip_ID+0x134>)
 8001c1e:	22c0      	movs	r2, #192	@ 0xc0
 8001c20:	701a      	strb	r2, [r3, #0]
    reg_address = Register;
 8001c22:	4a33      	ldr	r2, [pc, #204]	@ (8001cf0 <RHS2116_Read_Chip_ID+0x138>)
 8001c24:	78fb      	ldrb	r3, [r7, #3]
 8001c26:	7013      	strb	r3, [r2, #0]
    lsb_value = 0b0000000000000000;
 8001c28:	4b32      	ldr	r3, [pc, #200]	@ (8001cf4 <RHS2116_Read_Chip_ID+0x13c>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	801a      	strh	r2, [r3, #0]
    tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8001c2e:	4b2f      	ldr	r3, [pc, #188]	@ (8001cec <RHS2116_Read_Chip_ID+0x134>)
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	021b      	lsls	r3, r3, #8
 8001c34:	b21a      	sxth	r2, r3
 8001c36:	4b2e      	ldr	r3, [pc, #184]	@ (8001cf0 <RHS2116_Read_Chip_ID+0x138>)
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	b21b      	sxth	r3, r3
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	b21b      	sxth	r3, r3
 8001c40:	b29a      	uxth	r2, r3
 8001c42:	4b2d      	ldr	r3, [pc, #180]	@ (8001cf8 <RHS2116_Read_Chip_ID+0x140>)
 8001c44:	801a      	strh	r2, [r3, #0]
    tx_vector[1] = lsb_value;
 8001c46:	4b2b      	ldr	r3, [pc, #172]	@ (8001cf4 <RHS2116_Read_Chip_ID+0x13c>)
 8001c48:	881a      	ldrh	r2, [r3, #0]
 8001c4a:	4b2b      	ldr	r3, [pc, #172]	@ (8001cf8 <RHS2116_Read_Chip_ID+0x140>)
 8001c4c:	805a      	strh	r2, [r3, #2]
    SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8001c4e:	4b2b      	ldr	r3, [pc, #172]	@ (8001cfc <RHS2116_Read_Chip_ID+0x144>)
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	4a2b      	ldr	r2, [pc, #172]	@ (8001d00 <RHS2116_Read_Chip_ID+0x148>)
 8001c54:	4928      	ldr	r1, [pc, #160]	@ (8001cf8 <RHS2116_Read_Chip_ID+0x140>)
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f7fe fc92 	bl	8000580 <SPI_SEND_RECV>
    print_debug_binary(rx_vector);
 8001c5c:	4828      	ldr	r0, [pc, #160]	@ (8001d00 <RHS2116_Read_Chip_ID+0x148>)
 8001c5e:	f7fe fd8d 	bl	800077c <print_debug_binary>
    print_configuration(tx_vector[0], reg_address, lsb_value);
 8001c62:	4b25      	ldr	r3, [pc, #148]	@ (8001cf8 <RHS2116_Read_Chip_ID+0x140>)
 8001c64:	881b      	ldrh	r3, [r3, #0]
 8001c66:	4a22      	ldr	r2, [pc, #136]	@ (8001cf0 <RHS2116_Read_Chip_ID+0x138>)
 8001c68:	7811      	ldrb	r1, [r2, #0]
 8001c6a:	4a22      	ldr	r2, [pc, #136]	@ (8001cf4 <RHS2116_Read_Chip_ID+0x13c>)
 8001c6c:	8812      	ldrh	r2, [r2, #0]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7fe fd8e 	bl	8000790 <print_configuration>

    // Register 255 - Read Dummy
    cmd_selector = READ_CMD;
 8001c74:	4b1d      	ldr	r3, [pc, #116]	@ (8001cec <RHS2116_Read_Chip_ID+0x134>)
 8001c76:	22c0      	movs	r2, #192	@ 0xc0
 8001c78:	701a      	strb	r2, [r3, #0]
    reg_address = Register;
 8001c7a:	4a1d      	ldr	r2, [pc, #116]	@ (8001cf0 <RHS2116_Read_Chip_ID+0x138>)
 8001c7c:	78fb      	ldrb	r3, [r7, #3]
 8001c7e:	7013      	strb	r3, [r2, #0]
    lsb_value = 0b0000000000000000;
 8001c80:	4b1c      	ldr	r3, [pc, #112]	@ (8001cf4 <RHS2116_Read_Chip_ID+0x13c>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	801a      	strh	r2, [r3, #0]
    tx_vector[0] = (cmd_selector << 8) | (reg_address);
 8001c86:	4b19      	ldr	r3, [pc, #100]	@ (8001cec <RHS2116_Read_Chip_ID+0x134>)
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	021b      	lsls	r3, r3, #8
 8001c8c:	b21a      	sxth	r2, r3
 8001c8e:	4b18      	ldr	r3, [pc, #96]	@ (8001cf0 <RHS2116_Read_Chip_ID+0x138>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	b21b      	sxth	r3, r3
 8001c94:	4313      	orrs	r3, r2
 8001c96:	b21b      	sxth	r3, r3
 8001c98:	b29a      	uxth	r2, r3
 8001c9a:	4b17      	ldr	r3, [pc, #92]	@ (8001cf8 <RHS2116_Read_Chip_ID+0x140>)
 8001c9c:	801a      	strh	r2, [r3, #0]
    tx_vector[1] = lsb_value;
 8001c9e:	4b15      	ldr	r3, [pc, #84]	@ (8001cf4 <RHS2116_Read_Chip_ID+0x13c>)
 8001ca0:	881a      	ldrh	r2, [r3, #0]
 8001ca2:	4b15      	ldr	r3, [pc, #84]	@ (8001cf8 <RHS2116_Read_Chip_ID+0x140>)
 8001ca4:	805a      	strh	r2, [r3, #2]
    SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8001ca6:	4b15      	ldr	r3, [pc, #84]	@ (8001cfc <RHS2116_Read_Chip_ID+0x144>)
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	4a15      	ldr	r2, [pc, #84]	@ (8001d00 <RHS2116_Read_Chip_ID+0x148>)
 8001cac:	4912      	ldr	r1, [pc, #72]	@ (8001cf8 <RHS2116_Read_Chip_ID+0x140>)
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f7fe fc66 	bl	8000580 <SPI_SEND_RECV>
    print_debug_binary(rx_vector);
 8001cb4:	4812      	ldr	r0, [pc, #72]	@ (8001d00 <RHS2116_Read_Chip_ID+0x148>)
 8001cb6:	f7fe fd61 	bl	800077c <print_debug_binary>
    print_configuration(tx_vector[0], reg_address, lsb_value);
 8001cba:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf8 <RHS2116_Read_Chip_ID+0x140>)
 8001cbc:	881b      	ldrh	r3, [r3, #0]
 8001cbe:	4a0c      	ldr	r2, [pc, #48]	@ (8001cf0 <RHS2116_Read_Chip_ID+0x138>)
 8001cc0:	7811      	ldrb	r1, [r2, #0]
 8001cc2:	4a0c      	ldr	r2, [pc, #48]	@ (8001cf4 <RHS2116_Read_Chip_ID+0x13c>)
 8001cc4:	8812      	ldrh	r2, [r2, #0]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7fe fd62 	bl	8000790 <print_configuration>

    // Extract Chip ID (lower 8 bits)
    uint8_t chip_id = rx_vector[1] & 0xFF;
 8001ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d00 <RHS2116_Read_Chip_ID+0x148>)
 8001cce:	885b      	ldrh	r3, [r3, #2]
 8001cd0:	73fb      	strb	r3, [r7, #15]

    printf("Char Receiving Data - CHIP ID : %d \r\n", chip_id);
 8001cd2:	7bfb      	ldrb	r3, [r7, #15]
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	480b      	ldr	r0, [pc, #44]	@ (8001d04 <RHS2116_Read_Chip_ID+0x14c>)
 8001cd8:	f002 fbe2 	bl	80044a0 <iprintf>
    printf("------------------------------------------------  \r\n");
 8001cdc:	480a      	ldr	r0, [pc, #40]	@ (8001d08 <RHS2116_Read_Chip_ID+0x150>)
 8001cde:	f002 fc47 	bl	8004570 <puts>

    return chip_id;
 8001ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3710      	adds	r7, #16
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	20000091 	.word	0x20000091
 8001cf0:	20000090 	.word	0x20000090
 8001cf4:	20000092 	.word	0x20000092
 8001cf8:	20000088 	.word	0x20000088
 8001cfc:	20000000 	.word	0x20000000
 8001d00:	2000008c 	.word	0x2000008c
 8001d04:	0800539c 	.word	0x0800539c
 8001d08:	08005304 	.word	0x08005304

08001d0c <RHS2116_Convert_Register>:


void RHS2116_Convert_Register(SPI_HandleTypeDef *hspi){
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
	for (int loop = 0 ; loop < 1; loop ++){
 8001d14:	2300      	movs	r3, #0
 8001d16:	60fb      	str	r3, [r7, #12]
 8001d18:	e048      	b.n	8001dac <RHS2116_Convert_Register+0xa0>
		// Register 0
		cmd_selector = CONVERT_CMD;
 8001d1a:	4b28      	ldr	r3, [pc, #160]	@ (8001dbc <RHS2116_Convert_Register+0xb0>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	701a      	strb	r2, [r3, #0]
		reg_address = REGISTER_0;
 8001d20:	4b27      	ldr	r3, [pc, #156]	@ (8001dc0 <RHS2116_Convert_Register+0xb4>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	701a      	strb	r2, [r3, #0]
		lsb_value = 0b0000000000000000;
 8001d26:	4b27      	ldr	r3, [pc, #156]	@ (8001dc4 <RHS2116_Convert_Register+0xb8>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	801a      	strh	r2, [r3, #0]
		tx_vector[0] = (cmd_selector << 12) | (reg_address);
 8001d2c:	4b23      	ldr	r3, [pc, #140]	@ (8001dbc <RHS2116_Convert_Register+0xb0>)
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	031b      	lsls	r3, r3, #12
 8001d32:	b21a      	sxth	r2, r3
 8001d34:	4b22      	ldr	r3, [pc, #136]	@ (8001dc0 <RHS2116_Convert_Register+0xb4>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	b21b      	sxth	r3, r3
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	b21b      	sxth	r3, r3
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	4b21      	ldr	r3, [pc, #132]	@ (8001dc8 <RHS2116_Convert_Register+0xbc>)
 8001d42:	801a      	strh	r2, [r3, #0]
		tx_vector[1] = lsb_value;
 8001d44:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc4 <RHS2116_Convert_Register+0xb8>)
 8001d46:	881a      	ldrh	r2, [r3, #0]
 8001d48:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc8 <RHS2116_Convert_Register+0xbc>)
 8001d4a:	805a      	strh	r2, [r3, #2]
		SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8001d4c:	4b1f      	ldr	r3, [pc, #124]	@ (8001dcc <RHS2116_Convert_Register+0xc0>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	4a1f      	ldr	r2, [pc, #124]	@ (8001dd0 <RHS2116_Convert_Register+0xc4>)
 8001d52:	491d      	ldr	r1, [pc, #116]	@ (8001dc8 <RHS2116_Convert_Register+0xbc>)
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f7fe fc13 	bl	8000580 <SPI_SEND_RECV>
	//	print_debug_binary(rx_vector);
	//	print_configuration(tx_vector[0], reg_address, lsb_value);
	//	printf("For CH %u Receiving Data : 0x%04X%04X | %s\r\n", REGISTER_0, rx_vector[0], rx_vector[1], binary_string((uint32_t)(rx_vector[0] << 16 | rx_vector[1])));
	//	printf("------------------------------------------------  \r\n");

		for (int i = 1; i<15; i++){
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	60bb      	str	r3, [r7, #8]
 8001d5e:	e01f      	b.n	8001da0 <RHS2116_Convert_Register+0x94>
			reg_address = REGISTER_63;
 8001d60:	4b17      	ldr	r3, [pc, #92]	@ (8001dc0 <RHS2116_Convert_Register+0xb4>)
 8001d62:	223f      	movs	r2, #63	@ 0x3f
 8001d64:	701a      	strb	r2, [r3, #0]
			lsb_value = 0b0000000000000000;
 8001d66:	4b17      	ldr	r3, [pc, #92]	@ (8001dc4 <RHS2116_Convert_Register+0xb8>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	801a      	strh	r2, [r3, #0]
			tx_vector[0] = (cmd_selector << 12) | (reg_address);
 8001d6c:	4b13      	ldr	r3, [pc, #76]	@ (8001dbc <RHS2116_Convert_Register+0xb0>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	031b      	lsls	r3, r3, #12
 8001d72:	b21a      	sxth	r2, r3
 8001d74:	4b12      	ldr	r3, [pc, #72]	@ (8001dc0 <RHS2116_Convert_Register+0xb4>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	b21b      	sxth	r3, r3
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	b21b      	sxth	r3, r3
 8001d7e:	b29a      	uxth	r2, r3
 8001d80:	4b11      	ldr	r3, [pc, #68]	@ (8001dc8 <RHS2116_Convert_Register+0xbc>)
 8001d82:	801a      	strh	r2, [r3, #0]
			tx_vector[1] = lsb_value;
 8001d84:	4b0f      	ldr	r3, [pc, #60]	@ (8001dc4 <RHS2116_Convert_Register+0xb8>)
 8001d86:	881a      	ldrh	r2, [r3, #0]
 8001d88:	4b0f      	ldr	r3, [pc, #60]	@ (8001dc8 <RHS2116_Convert_Register+0xbc>)
 8001d8a:	805a      	strh	r2, [r3, #2]
			SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8001d8c:	4b0f      	ldr	r3, [pc, #60]	@ (8001dcc <RHS2116_Convert_Register+0xc0>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	4a0f      	ldr	r2, [pc, #60]	@ (8001dd0 <RHS2116_Convert_Register+0xc4>)
 8001d92:	490d      	ldr	r1, [pc, #52]	@ (8001dc8 <RHS2116_Convert_Register+0xbc>)
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f7fe fbf3 	bl	8000580 <SPI_SEND_RECV>
		for (int i = 1; i<15; i++){
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	60bb      	str	r3, [r7, #8]
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	2b0e      	cmp	r3, #14
 8001da4:	dddc      	ble.n	8001d60 <RHS2116_Convert_Register+0x54>
	for (int loop = 0 ; loop < 1; loop ++){
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	3301      	adds	r3, #1
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	ddb3      	ble.n	8001d1a <RHS2116_Convert_Register+0xe>
	//		print_configuration(tx_vector[0], reg_address, lsb_value);
	//		printf("For CH %u Receiving Data : 0x%04X%04X | %s\r\n", i, rx_vector[0], rx_vector[1], binary_string((uint32_t)(rx_vector[0] << 16 | rx_vector[1])));
	//		printf("------------------------------------------------  \r\n");
		}
	}
}
 8001db2:	bf00      	nop
 8001db4:	bf00      	nop
 8001db6:	3710      	adds	r7, #16
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20000091 	.word	0x20000091
 8001dc0:	20000090 	.word	0x20000090
 8001dc4:	20000092 	.word	0x20000092
 8001dc8:	20000088 	.word	0x20000088
 8001dcc:	20000000 	.word	0x20000000
 8001dd0:	2000008c 	.word	0x2000008c

08001dd4 <INIT_RHS>:


void INIT_RHS(SPI_HandleTypeDef *hspi){
 8001dd4:	b5b0      	push	{r4, r5, r7, lr}
 8001dd6:	b09a      	sub	sp, #104	@ 0x68
 8001dd8:	af08      	add	r7, sp, #32
 8001dda:	6078      	str	r0, [r7, #4]

	//SET CS_PIN
	RHS_SPI_CS_Port->BSRR = RHS_SPI_CS_Pin;
 8001ddc:	4bcd      	ldr	r3, [pc, #820]	@ (8002114 <INIT_RHS+0x340>)
 8001dde:	2204      	movs	r2, #4
 8001de0:	619a      	str	r2, [r3, #24]

	RHS2116_Read_Register(hspi, REGISTER_255);
 8001de2:	21ff      	movs	r1, #255	@ 0xff
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f7fe fdbf 	bl	8000968 <RHS2116_Read_Register>
	RHS2116_Disable_Stim(hspi, REGISTER_32);
 8001dea:	2120      	movs	r1, #32
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f7fe fe3d 	bl	8000a6c <RHS2116_Disable_Stim>
	RHS2116_Disable_Stim(hspi, REGISTER_33);
 8001df2:	2121      	movs	r1, #33	@ 0x21
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	f7fe fe39 	bl	8000a6c <RHS2116_Disable_Stim>
	RHS2116_PowerUp_DCCouple_LowGain_Amp(hspi, REGISTER_38);
 8001dfa:	2126      	movs	r1, #38	@ 0x26
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f7fe fe77 	bl	8000af0 <RHS2116_PowerUp_DCCouple_LowGain_Amp>
	RHS2116_Clear_Command(hspi);
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f7fe fdf2 	bl	80009ec <RHS2116_Clear_Command>
	RHS2116_Configure_ADC_Sampling_Rate(hspi, REGISTER_0, 32, 40);
 8001e08:	2328      	movs	r3, #40	@ 0x28
 8001e0a:	2220      	movs	r2, #32
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f7fe feb2 	bl	8000b78 <RHS2116_Configure_ADC_Sampling_Rate>

	// Register 1 - Set all auxiliary digital outputs to a high-impedance state. Set DSP high-pass filter to 4.665 Hz.
	// IN EXEMPLE : 0x051A --> 0bxxx 0 0 1 0 1 0 0 0 1 1010
	uint8_t DSPcutoffFreq = 0b1010;
 8001e14:	230a      	movs	r3, #10
 8001e16:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint8_t DSPenable = 0b1;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
	uint8_t ABSmode = 0b0;
 8001e20:	2300      	movs	r3, #0
 8001e22:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
	uint8_t TWOScomp = 0b0;
 8001e26:	2300      	movs	r3, #0
 8001e28:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
	uint8_t weakMISO = 0b0;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t digout1_HiZ = 0b1;
 8001e32:	2301      	movs	r3, #1
 8001e34:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
	uint8_t digout1 = 0b0;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
	uint8_t digout2_HiZ = 0b1;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
	uint8_t digout2 = 0b0;
 8001e44:	2300      	movs	r3, #0
 8001e46:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t digoutOD = 0b0;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	RHS2116_ADCFormat_DSPSetting_AuxOutput(hspi, REGISTER_1,
 8001e50:	f897 1046 	ldrb.w	r1, [r7, #70]	@ 0x46
 8001e54:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8001e58:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001e5c:	9307      	str	r3, [sp, #28]
 8001e5e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001e62:	9306      	str	r3, [sp, #24]
 8001e64:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8001e68:	9305      	str	r3, [sp, #20]
 8001e6a:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8001e6e:	9304      	str	r3, [sp, #16]
 8001e70:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8001e74:	9303      	str	r3, [sp, #12]
 8001e76:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001e7a:	9302      	str	r3, [sp, #8]
 8001e7c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001e80:	9301      	str	r3, [sp, #4]
 8001e82:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001e86:	9300      	str	r3, [sp, #0]
 8001e88:	460b      	mov	r3, r1
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f7fe fec3 	bl	8000c18 <RHS2116_ADCFormat_DSPSetting_AuxOutput>
											DSPcutoffFreq, DSPenable,ABSmode, TWOScomp,weakMISO,
											digout1_HiZ, digout1, digout2_HiZ, digout2, digoutOD);
	// Register 2 - Power up DAC used for impedance testing, but disable impedance testing for now.
	// IN EXEMPLE : 0x0040 --> 0bxx 000000 x 1 0 00 xx 0
	uint8_t Zcheck_en = 0b0;
 8001e92:	2300      	movs	r3, #0
 8001e94:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t Zcheck_scale = 0b00;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t Zcheck_load = 0b0;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t Zcheck_DAC_power = 0b1;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint8_t Zcheck_select = 0b000000;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	RHS2116_Impedance_Check_Control(hspi, REGISTER_2, Zcheck_en, Zcheck_scale, Zcheck_load, Zcheck_DAC_power, Zcheck_select);
 8001eb0:	f897 103c 	ldrb.w	r1, [r7, #60]	@ 0x3c
 8001eb4:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8001eb8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001ebc:	9302      	str	r3, [sp, #8]
 8001ebe:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8001ec2:	9301      	str	r3, [sp, #4]
 8001ec4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	460b      	mov	r3, r1
 8001ecc:	2102      	movs	r1, #2
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f7fe ff1e 	bl	8000d10 <RHS2116_Impedance_Check_Control>

	// Register 3 - Initialize impedance check DAC to midrange value
	// IN EXEMPLE : 0x0080 --> 0bxxxxxxxx 10000000
	uint8_t Zcheck_DAC = 0b10000000;
 8001ed4:	2380      	movs	r3, #128	@ 0x80
 8001ed6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
	RHS2116_Impedence_Check_DAC(hspi, REGISTER_3, Zcheck_DAC);
 8001eda:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001ede:	461a      	mov	r2, r3
 8001ee0:	2103      	movs	r1, #3
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f7fe ff74 	bl	8000dd0 <RHS2116_Impedence_Check_DAC>

	// Register 4 - Set upper cutoff frequency of AC-coupled high-gain amplifiers to 7.5 kHz.
	// IN EXEMPLE : 0x0016 --> 0bxxxxx 00000 010110
	uint8_t RH1_sel1  = 0b010110;
 8001ee8:	2316      	movs	r3, #22
 8001eea:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint8_t RH1_sel2  = 0b00000;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	RHS2116_Amplifier_Bandwidth_Select_Upper(hspi, REGISTER_4, RH1_sel1, RH1_sel2);
 8001ef4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001ef8:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001efc:	2104      	movs	r1, #4
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f7fe ffac 	bl	8000e5c <RHS2116_Amplifier_Bandwidth_Select_Upper>

	// Register 5 - Set upper cutoff frequency of AC-coupled high-gain amplifiers to 7.5 kHz.
	// IN EXEMPLE : 0x0017 --> 0bxxxxx 00000 010111
	uint8_t RH2_sel1  = 0b010111;
 8001f04:	2317      	movs	r3, #23
 8001f06:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	uint8_t RH2_sel2  = 0b00000;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	RHS2116_Amplifier_Bandwidth_Select_Upper(hspi, REGISTER_5, RH2_sel1, RH2_sel2);
 8001f10:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001f14:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8001f18:	2105      	movs	r1, #5
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f7fe ff9e 	bl	8000e5c <RHS2116_Amplifier_Bandwidth_Select_Upper>

	// Register 6 - Set lower cutoff frequency of AC-coupled high-gain amplifiers to 5 Hz
	// IN EXEMPLE : 0x00A8 --> 0bxx 0 000001 0101000
	uint8_t RL_Asel1  = 0b0101000;
 8001f20:	2328      	movs	r3, #40	@ 0x28
 8001f22:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	uint8_t RL_Asel2  = 0b000001;
 8001f26:	2301      	movs	r3, #1
 8001f28:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint8_t RL_Asel3  = 0b0;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	RHS2116_Amplifier_Bandwidth_Select_Lower(hspi, REGISTER_6, RL_Asel1, RL_Asel2, RL_Asel3);
 8001f32:	f897 1032 	ldrb.w	r1, [r7, #50]	@ 0x32
 8001f36:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001f3a:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001f3e:	9300      	str	r3, [sp, #0]
 8001f40:	460b      	mov	r3, r1
 8001f42:	2106      	movs	r1, #6
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f7fe ffd9 	bl	8000efc <RHS2116_Amplifier_Bandwidth_Select_Lower>

	// Register 7 - Set alternate lower cutoff frequency (to be used for stimulation artifact recovery) to 1000 Hz
	// IN EXEMPLE : 0x000A --> 0bxx 0 000000 0001010
	uint8_t RL_Bsel1  = 0b0001010;
 8001f4a:	230a      	movs	r3, #10
 8001f4c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	uint8_t RL_Bsel2  = 0b000000;
 8001f50:	2300      	movs	r3, #0
 8001f52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t RL_Bsel3  = 0b0;
 8001f56:	2300      	movs	r3, #0
 8001f58:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	RHS2116_Amplifier_Bandwidth_Select_Lower(hspi, REGISTER_7, RL_Bsel1, RL_Bsel2, RL_Bsel3);
 8001f5c:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8001f60:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001f64:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001f68:	9300      	str	r3, [sp, #0]
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	2107      	movs	r1, #7
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f7fe ffc4 	bl	8000efc <RHS2116_Amplifier_Bandwidth_Select_Lower>

	// Register 8 - Power up all AC-coupled high-gain amplifiers.
	// IN EXEMPLE : 0xFFFF
	uint16_t AC_amp_power  = 0b1111111111111111;
 8001f74:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f78:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	RHS2116_Amplifier_Power_Up(hspi, REGISTER_8, AC_amp_power);
 8001f7a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	2108      	movs	r1, #8
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f7ff f811 	bl	8000fa8 <RHS2116_Amplifier_Power_Up>

	// Register 10 - Turn off fast settle function on all channels. (This command does not take effect until the U flag is asserted since Register 10 is a triggered register.)
	// IN EXEMPLE : 0x0000
	uint16_t amp_fast_settle  = 0b0000000000000000;
 8001f86:	2300      	movs	r3, #0
 8001f88:	857b      	strh	r3, [r7, #42]	@ 0x2a
	RHS2116_Fast_Settle(hspi, REGISTER_10, amp_fast_settle);
 8001f8a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	210a      	movs	r1, #10
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f7ff f84d 	bl	8001030 <RHS2116_Fast_Settle>

	// Register 12 - Set all amplifiers to the lower cutoff frequency set by Register 6. Bits in this register can be set to zero during and immediately following stimulation
	// pulses to rapidly recover from stimulation artifacts. (This command does not take effect until the U flag is asserted since Register 10 is a triggered register.)
	// IN EXEMPLE : 0xFFFF --> 0xFFFF
	uint16_t amp_fL_select  = 0b1111111111111111;
 8001f96:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f9a:	853b      	strh	r3, [r7, #40]	@ 0x28
	RHS2116_Amplifier_Lower_Cutoff(hspi, REGISTER_12, amp_fL_select);
 8001f9c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	210c      	movs	r1, #12
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f7ff f890 	bl	80010c8 <RHS2116_Amplifier_Lower_Cutoff>

	// Register 34 - Set up a stimulation step size of 1 A, giving us a stimulation range of 255 A on each channel.
	//IN EXEMPLE : 0x00E2 --> Obx 00 000001 1100010
	uint8_t step_sel1 = 0b1100010;
 8001fa8:	2362      	movs	r3, #98	@ 0x62
 8001faa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t step_sel2 = 0b000001;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t step_sel3 = 0b00;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	RHS2116_Stimulation_Step_Size(hspi, REGISTER_34, step_sel1, step_sel2, step_sel3);
 8001fba:	f897 1026 	ldrb.w	r1, [r7, #38]	@ 0x26
 8001fbe:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001fc2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	460b      	mov	r3, r1
 8001fca:	2122      	movs	r1, #34	@ 0x22
 8001fcc:	6878      	ldr	r0, [r7, #4]
 8001fce:	f7ff f8c7 	bl	8001160 <RHS2116_Stimulation_Step_Size>

	// Register 35 - Set stimulation bias voltages appropriate for a 1 A step size.
	//IN EXEMPLE : 0x00AA --> Obxxxxxxxx 1010 1010
	uint8_t stim_nbias = 0b1010;
 8001fd2:	230a      	movs	r3, #10
 8001fd4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	uint8_t stim_pbias = 0b1010;
 8001fd8:	230a      	movs	r3, #10
 8001fda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	RHS2116_Stimulation_Bias(hspi, REGISTER_35, stim_nbias, stim_pbias);
 8001fde:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001fe2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001fe6:	2123      	movs	r1, #35	@ 0x23
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f7ff f90f 	bl	800120c <RHS2116_Stimulation_Bias>

	// Register 36 - Set current-limited charge recovery target voltage to zero.
	//IN EXEMPLE : 0x0080 --> Obxxxxxxxx 10000000
	uint8_t charge_recovery_DAC = 0b10000000;
 8001fee:	2380      	movs	r3, #128	@ 0x80
 8001ff0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	RHS2116_Voltage_Charge_Recovery(hspi, REGISTER_36, charge_recovery_DAC);
 8001ff4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	2124      	movs	r1, #36	@ 0x24
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f7ff f955 	bl	80012ac <RHS2116_Voltage_Charge_Recovery>

	// Register 37 - Set charge recovery current limit to 1 nA.
	//IN EXEMPLE : 0x4F00 --> Obx 10 011110 0000000
	uint8_t Imax_sel1 = 0b0000000;
 8002002:	2300      	movs	r3, #0
 8002004:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	uint8_t Imax_sel2 = 0b011110;
 8002008:	231e      	movs	r3, #30
 800200a:	f887 3020 	strb.w	r3, [r7, #32]
	uint8_t Imax_sel3 = 0b10;
 800200e:	2302      	movs	r3, #2
 8002010:	77fb      	strb	r3, [r7, #31]
	RHS2116_Current_Charge_Recovery(hspi, REGISTER_37, Imax_sel1, Imax_sel2, Imax_sel3);
 8002012:	f897 1020 	ldrb.w	r1, [r7, #32]
 8002016:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800201a:	7ffb      	ldrb	r3, [r7, #31]
 800201c:	9300      	str	r3, [sp, #0]
 800201e:	460b      	mov	r3, r1
 8002020:	2125      	movs	r1, #37	@ 0x25
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f7ff f988 	bl	8001338 <RHS2116_Current_Charge_Recovery>

	// Register 42 - Turn all stimulators off. (This command does not take effect until the U flag is asserted since Register 42 is a triggered register.)
	//IN EXEMPLE : 0x0000
	uint16_t stim_status = 0x0000;
 8002028:	2300      	movs	r3, #0
 800202a:	83bb      	strh	r3, [r7, #28]
	RHS2116_Stimulation_Turn_ON_OFF(hspi, REGISTER_42, stim_status);
 800202c:	8bbb      	ldrh	r3, [r7, #28]
 800202e:	461a      	mov	r2, r3
 8002030:	212a      	movs	r1, #42	@ 0x2a
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f7ff f9d6 	bl	80013e4 <RHS2116_Stimulation_Turn_ON_OFF>

	// Register 44 - Set all stimulators to negative polarity. (This command does not take effect until the U flag is asserted since Register 44 is a triggered register.)
	//IN EXEMPLE : 0x0000
	uint16_t stim_pol = 0x0000;
 8002038:	2300      	movs	r3, #0
 800203a:	837b      	strh	r3, [r7, #26]
	RHS2116_Stimulator_Polarity(hspi, REGISTER_44, stim_pol);
 800203c:	8b7b      	ldrh	r3, [r7, #26]
 800203e:	461a      	mov	r2, r3
 8002040:	212c      	movs	r1, #44	@ 0x2c
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f7ff fa1a 	bl	800147c <RHS2116_Stimulator_Polarity>

	// Register 46 - Open all charge recovery switches. (This command does not take effect until the U flag is asserted since Register 46 is a triggered register.)
	//IN EXEMPLE : 0x0000
	uint16_t charge_recovery_switch = 0x0000;
 8002048:	2300      	movs	r3, #0
 800204a:	833b      	strh	r3, [r7, #24]
	RHS2116_Charge_Recovery_Switches(hspi, REGISTER_46, charge_recovery_switch);
 800204c:	8b3b      	ldrh	r3, [r7, #24]
 800204e:	461a      	mov	r2, r3
 8002050:	212e      	movs	r1, #46	@ 0x2e
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f7ff fa5e 	bl	8001514 <RHS2116_Charge_Recovery_Switches>

	// Register 48 - Disable all current-limited charge recovery circuits. (This command does not take effect until the U flag is asserted since Register 48 is a triggered register.)
	//IN EXEMPLE : 0x0000
	uint16_t CL_charge_recovery_enable = 0x0000;
 8002058:	2300      	movs	r3, #0
 800205a:	82fb      	strh	r3, [r7, #22]
	RHS2116_Current_Limited_Charge_Recovery(hspi, REGISTER_48, CL_charge_recovery_enable);
 800205c:	8afb      	ldrh	r3, [r7, #22]
 800205e:	461a      	mov	r2, r3
 8002060:	2130      	movs	r1, #48	@ 0x30
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7ff faa2 	bl	80015ac <RHS2116_Current_Limited_Charge_Recovery>

	// Write to registers 64-79, setting the negative stimulation current magnitudes to zero and the current
	// trims to the center point. (These commands do not take effect until the U flag is asserted since Registers 64-79 are triggered registers.)
	//IN EXEMPLE : 0x8000 --> 0b1000000000000000
	// Define the common values for negative current trim and magnitude
	uint8_t negative_current_trim = 0b10000000;
 8002068:	2380      	movs	r3, #128	@ 0x80
 800206a:	757b      	strb	r3, [r7, #21]
	uint8_t negative_current_magnitude = 0b00000000;
 800206c:	2300      	movs	r3, #0
 800206e:	753b      	strb	r3, [r7, #20]
	RHS2116_Negative_Stimulation_Current_Magnitude(hspi, negative_current_trim, negative_current_magnitude);
 8002070:	7d3a      	ldrb	r2, [r7, #20]
 8002072:	7d7b      	ldrb	r3, [r7, #21]
 8002074:	4619      	mov	r1, r3
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f7ff fae4 	bl	8001644 <RHS2116_Negative_Stimulation_Current_Magnitude>

	// Write to registers 96-111, setting the negative stimulation current magnitudes to zero and the current
	// trims to the center point. (These commands do not take effect until the U flag is asserted since Registers 96-111 are triggered registers.)
	//IN EXEMPLE : 0x8000 --> 0b1000000000000000
	// Define the common values for negative current trim and magnitude
	uint8_t positive_current_trim = 0b10000000;
 800207c:	2380      	movs	r3, #128	@ 0x80
 800207e:	74fb      	strb	r3, [r7, #19]
	uint8_t positive_current_magnitude = 0b00000000;
 8002080:	2300      	movs	r3, #0
 8002082:	74bb      	strb	r3, [r7, #18]
	RHS2116_Positive_Stimulation_Current_Magnitude(hspi, positive_current_trim, positive_current_magnitude);
 8002084:	7cba      	ldrb	r2, [r7, #18]
 8002086:	7cfb      	ldrb	r3, [r7, #19]
 8002088:	4619      	mov	r1, r3
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f7ff fb48 	bl	8001720 <RHS2116_Positive_Stimulation_Current_Magnitude>

	// Should Return ascii character INTAN
	RHS2116_Read_INTAN(hspi);
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f7ff fbb3 	bl	80017fc <RHS2116_Read_INTAN>

	// Should Return Number Of channels and Die Revision of the chip
	uint16_t result = RHS2116_Read_NumChannel_DieRevision(hspi, REGISTER_254);
 8002096:	21fe      	movs	r1, #254	@ 0xfe
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f7ff fcd5 	bl	8001a48 <RHS2116_Read_NumChannel_DieRevision>
 800209e:	4603      	mov	r3, r0
 80020a0:	823b      	strh	r3, [r7, #16]
	uint8_t die_revision = (result >> 8) & 0xFF;
 80020a2:	8a3b      	ldrh	r3, [r7, #16]
 80020a4:	0a1b      	lsrs	r3, r3, #8
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	73fb      	strb	r3, [r7, #15]
	uint8_t num_channels = result & 0xFF;
 80020aa:	8a3b      	ldrh	r3, [r7, #16]
 80020ac:	73bb      	strb	r3, [r7, #14]
	printf("Extracted: Die Revision : %d | Num Channels : %d \r\n", die_revision, num_channels);
 80020ae:	7bfb      	ldrb	r3, [r7, #15]
 80020b0:	7bba      	ldrb	r2, [r7, #14]
 80020b2:	4619      	mov	r1, r3
 80020b4:	4818      	ldr	r0, [pc, #96]	@ (8002118 <INIT_RHS+0x344>)
 80020b6:	f002 f9f3 	bl	80044a0 <iprintf>

	// Should Return Chip ID
	uint8_t chip_id = RHS2116_Read_Chip_ID(hspi, REGISTER_255);
 80020ba:	21ff      	movs	r1, #255	@ 0xff
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f7ff fd7b 	bl	8001bb8 <RHS2116_Read_Chip_ID>
 80020c2:	4603      	mov	r3, r0
 80020c4:	737b      	strb	r3, [r7, #13]
	printf("Extracted CHIP ID: %d \r\n", chip_id);
 80020c6:	7b7b      	ldrb	r3, [r7, #13]
 80020c8:	4619      	mov	r1, r3
 80020ca:	4814      	ldr	r0, [pc, #80]	@ (800211c <INIT_RHS+0x348>)
 80020cc:	f002 f9e8 	bl	80044a0 <iprintf>

	// Register 0
	cmd_selector = CONVERT_CMD;
 80020d0:	4b13      	ldr	r3, [pc, #76]	@ (8002120 <INIT_RHS+0x34c>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	701a      	strb	r2, [r3, #0]
	reg_address = REGISTER_0;
 80020d6:	4b13      	ldr	r3, [pc, #76]	@ (8002124 <INIT_RHS+0x350>)
 80020d8:	2200      	movs	r2, #0
 80020da:	701a      	strb	r2, [r3, #0]
	lsb_value = 0b0000000000000000;
 80020dc:	4b12      	ldr	r3, [pc, #72]	@ (8002128 <INIT_RHS+0x354>)
 80020de:	2200      	movs	r2, #0
 80020e0:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 12) | (reg_address);
 80020e2:	4b0f      	ldr	r3, [pc, #60]	@ (8002120 <INIT_RHS+0x34c>)
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	031b      	lsls	r3, r3, #12
 80020e8:	b21a      	sxth	r2, r3
 80020ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002124 <INIT_RHS+0x350>)
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	b21b      	sxth	r3, r3
 80020f0:	4313      	orrs	r3, r2
 80020f2:	b21b      	sxth	r3, r3
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	4b0d      	ldr	r3, [pc, #52]	@ (800212c <INIT_RHS+0x358>)
 80020f8:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 80020fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002128 <INIT_RHS+0x354>)
 80020fc:	881a      	ldrh	r2, [r3, #0]
 80020fe:	4b0b      	ldr	r3, [pc, #44]	@ (800212c <INIT_RHS+0x358>)
 8002100:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8002102:	4b0b      	ldr	r3, [pc, #44]	@ (8002130 <INIT_RHS+0x35c>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	4a0b      	ldr	r2, [pc, #44]	@ (8002134 <INIT_RHS+0x360>)
 8002108:	4908      	ldr	r1, [pc, #32]	@ (800212c <INIT_RHS+0x358>)
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f7fe fa38 	bl	8000580 <SPI_SEND_RECV>
 8002110:	e012      	b.n	8002138 <INIT_RHS+0x364>
 8002112:	bf00      	nop
 8002114:	40020c00 	.word	0x40020c00
 8002118:	080053c4 	.word	0x080053c4
 800211c:	080053f8 	.word	0x080053f8
 8002120:	20000091 	.word	0x20000091
 8002124:	20000090 	.word	0x20000090
 8002128:	20000092 	.word	0x20000092
 800212c:	20000088 	.word	0x20000088
 8002130:	20000000 	.word	0x20000000
 8002134:	2000008c 	.word	0x2000008c
	print_debug_binary(rx_vector);
 8002138:	489c      	ldr	r0, [pc, #624]	@ (80023ac <INIT_RHS+0x5d8>)
 800213a:	f7fe fb1f 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 800213e:	4b9c      	ldr	r3, [pc, #624]	@ (80023b0 <INIT_RHS+0x5dc>)
 8002140:	881b      	ldrh	r3, [r3, #0]
 8002142:	4a9c      	ldr	r2, [pc, #624]	@ (80023b4 <INIT_RHS+0x5e0>)
 8002144:	7811      	ldrb	r1, [r2, #0]
 8002146:	4a9c      	ldr	r2, [pc, #624]	@ (80023b8 <INIT_RHS+0x5e4>)
 8002148:	8812      	ldrh	r2, [r2, #0]
 800214a:	4618      	mov	r0, r3
 800214c:	f7fe fb20 	bl	8000790 <print_configuration>
//	printf("Receiving Data : 0x%04X%04X | %s\r\n", rx_vector[0], rx_vector[1], binary_string((uint32_t)(rx_vector[0] << 16 | rx_vector[1])));
//	printf("------------------------------------------------  \r\n");


	// Register 0
	cmd_selector = CONVERT_CMD;
 8002150:	4b9a      	ldr	r3, [pc, #616]	@ (80023bc <INIT_RHS+0x5e8>)
 8002152:	2200      	movs	r2, #0
 8002154:	701a      	strb	r2, [r3, #0]
	reg_address = REGISTER_63;
 8002156:	4b97      	ldr	r3, [pc, #604]	@ (80023b4 <INIT_RHS+0x5e0>)
 8002158:	223f      	movs	r2, #63	@ 0x3f
 800215a:	701a      	strb	r2, [r3, #0]
	lsb_value = 0b0000000000000000;
 800215c:	4b96      	ldr	r3, [pc, #600]	@ (80023b8 <INIT_RHS+0x5e4>)
 800215e:	2200      	movs	r2, #0
 8002160:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 12) | (reg_address);
 8002162:	4b96      	ldr	r3, [pc, #600]	@ (80023bc <INIT_RHS+0x5e8>)
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	031b      	lsls	r3, r3, #12
 8002168:	b21a      	sxth	r2, r3
 800216a:	4b92      	ldr	r3, [pc, #584]	@ (80023b4 <INIT_RHS+0x5e0>)
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	b21b      	sxth	r3, r3
 8002170:	4313      	orrs	r3, r2
 8002172:	b21b      	sxth	r3, r3
 8002174:	b29a      	uxth	r2, r3
 8002176:	4b8e      	ldr	r3, [pc, #568]	@ (80023b0 <INIT_RHS+0x5dc>)
 8002178:	801a      	strh	r2, [r3, #0]
	tx_vector[0] |= (1 << D_FLAG);
 800217a:	4b8d      	ldr	r3, [pc, #564]	@ (80023b0 <INIT_RHS+0x5dc>)
 800217c:	881b      	ldrh	r3, [r3, #0]
 800217e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002182:	b29a      	uxth	r2, r3
 8002184:	4b8a      	ldr	r3, [pc, #552]	@ (80023b0 <INIT_RHS+0x5dc>)
 8002186:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 8002188:	4b8b      	ldr	r3, [pc, #556]	@ (80023b8 <INIT_RHS+0x5e4>)
 800218a:	881a      	ldrh	r2, [r3, #0]
 800218c:	4b88      	ldr	r3, [pc, #544]	@ (80023b0 <INIT_RHS+0x5dc>)
 800218e:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8002190:	4b8b      	ldr	r3, [pc, #556]	@ (80023c0 <INIT_RHS+0x5ec>)
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	4a85      	ldr	r2, [pc, #532]	@ (80023ac <INIT_RHS+0x5d8>)
 8002196:	4986      	ldr	r1, [pc, #536]	@ (80023b0 <INIT_RHS+0x5dc>)
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f7fe f9f1 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 800219e:	4883      	ldr	r0, [pc, #524]	@ (80023ac <INIT_RHS+0x5d8>)
 80021a0:	f7fe faec 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 80021a4:	4b82      	ldr	r3, [pc, #520]	@ (80023b0 <INIT_RHS+0x5dc>)
 80021a6:	881b      	ldrh	r3, [r3, #0]
 80021a8:	4a82      	ldr	r2, [pc, #520]	@ (80023b4 <INIT_RHS+0x5e0>)
 80021aa:	7811      	ldrb	r1, [r2, #0]
 80021ac:	4a82      	ldr	r2, [pc, #520]	@ (80023b8 <INIT_RHS+0x5e4>)
 80021ae:	8812      	ldrh	r2, [r2, #0]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7fe faed 	bl	8000790 <print_configuration>
//	printf("Receiving Data : 0x%04X%04X | %s\r\n", rx_vector[0], rx_vector[1], binary_string((uint32_t)(rx_vector[0] << 16 | rx_vector[1])));
//	printf("------------------------------------------------  \r\n");


	// Register 0
	cmd_selector = CONVERT_CMD;
 80021b6:	4b81      	ldr	r3, [pc, #516]	@ (80023bc <INIT_RHS+0x5e8>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	701a      	strb	r2, [r3, #0]
	reg_address = REGISTER_63;
 80021bc:	4b7d      	ldr	r3, [pc, #500]	@ (80023b4 <INIT_RHS+0x5e0>)
 80021be:	223f      	movs	r2, #63	@ 0x3f
 80021c0:	701a      	strb	r2, [r3, #0]
	lsb_value = 0b0000000000000000;
 80021c2:	4b7d      	ldr	r3, [pc, #500]	@ (80023b8 <INIT_RHS+0x5e4>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 12) | (reg_address);
 80021c8:	4b7c      	ldr	r3, [pc, #496]	@ (80023bc <INIT_RHS+0x5e8>)
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	031b      	lsls	r3, r3, #12
 80021ce:	b21a      	sxth	r2, r3
 80021d0:	4b78      	ldr	r3, [pc, #480]	@ (80023b4 <INIT_RHS+0x5e0>)
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	b21b      	sxth	r3, r3
 80021d6:	4313      	orrs	r3, r2
 80021d8:	b21b      	sxth	r3, r3
 80021da:	b29a      	uxth	r2, r3
 80021dc:	4b74      	ldr	r3, [pc, #464]	@ (80023b0 <INIT_RHS+0x5dc>)
 80021de:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 80021e0:	4b75      	ldr	r3, [pc, #468]	@ (80023b8 <INIT_RHS+0x5e4>)
 80021e2:	881a      	ldrh	r2, [r3, #0]
 80021e4:	4b72      	ldr	r3, [pc, #456]	@ (80023b0 <INIT_RHS+0x5dc>)
 80021e6:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 80021e8:	4b75      	ldr	r3, [pc, #468]	@ (80023c0 <INIT_RHS+0x5ec>)
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	4a6f      	ldr	r2, [pc, #444]	@ (80023ac <INIT_RHS+0x5d8>)
 80021ee:	4970      	ldr	r1, [pc, #448]	@ (80023b0 <INIT_RHS+0x5dc>)
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f7fe f9c5 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 80021f6:	486d      	ldr	r0, [pc, #436]	@ (80023ac <INIT_RHS+0x5d8>)
 80021f8:	f7fe fac0 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 80021fc:	4b6c      	ldr	r3, [pc, #432]	@ (80023b0 <INIT_RHS+0x5dc>)
 80021fe:	881b      	ldrh	r3, [r3, #0]
 8002200:	4a6c      	ldr	r2, [pc, #432]	@ (80023b4 <INIT_RHS+0x5e0>)
 8002202:	7811      	ldrb	r1, [r2, #0]
 8002204:	4a6c      	ldr	r2, [pc, #432]	@ (80023b8 <INIT_RHS+0x5e4>)
 8002206:	8812      	ldrh	r2, [r2, #0]
 8002208:	4618      	mov	r0, r3
 800220a:	f7fe fac1 	bl	8000790 <print_configuration>
	printf("Receiving Data - Should be 16bits on MSB: 0x%04X%04X | %s\r\n", rx_vector[0], rx_vector[1], binary_string((uint32_t)(rx_vector[0] << 16 | rx_vector[1])));
 800220e:	4b67      	ldr	r3, [pc, #412]	@ (80023ac <INIT_RHS+0x5d8>)
 8002210:	881b      	ldrh	r3, [r3, #0]
 8002212:	461c      	mov	r4, r3
 8002214:	4b65      	ldr	r3, [pc, #404]	@ (80023ac <INIT_RHS+0x5d8>)
 8002216:	885b      	ldrh	r3, [r3, #2]
 8002218:	461d      	mov	r5, r3
 800221a:	4b64      	ldr	r3, [pc, #400]	@ (80023ac <INIT_RHS+0x5d8>)
 800221c:	881b      	ldrh	r3, [r3, #0]
 800221e:	041b      	lsls	r3, r3, #16
 8002220:	4a62      	ldr	r2, [pc, #392]	@ (80023ac <INIT_RHS+0x5d8>)
 8002222:	8852      	ldrh	r2, [r2, #2]
 8002224:	4313      	orrs	r3, r2
 8002226:	4618      	mov	r0, r3
 8002228:	f7fe fa6c 	bl	8000704 <binary_string>
 800222c:	4603      	mov	r3, r0
 800222e:	462a      	mov	r2, r5
 8002230:	4621      	mov	r1, r4
 8002232:	4864      	ldr	r0, [pc, #400]	@ (80023c4 <INIT_RHS+0x5f0>)
 8002234:	f002 f934 	bl	80044a0 <iprintf>
	printf("------------------------------------------------  \r\n");
 8002238:	4863      	ldr	r0, [pc, #396]	@ (80023c8 <INIT_RHS+0x5f4>)
 800223a:	f002 f999 	bl	8004570 <puts>

	// Register 0
	cmd_selector = CONVERT_CMD;
 800223e:	4b5f      	ldr	r3, [pc, #380]	@ (80023bc <INIT_RHS+0x5e8>)
 8002240:	2200      	movs	r2, #0
 8002242:	701a      	strb	r2, [r3, #0]
	reg_address = REGISTER_63;
 8002244:	4b5b      	ldr	r3, [pc, #364]	@ (80023b4 <INIT_RHS+0x5e0>)
 8002246:	223f      	movs	r2, #63	@ 0x3f
 8002248:	701a      	strb	r2, [r3, #0]
	lsb_value = 0b0000000000000000;
 800224a:	4b5b      	ldr	r3, [pc, #364]	@ (80023b8 <INIT_RHS+0x5e4>)
 800224c:	2200      	movs	r2, #0
 800224e:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 12) | (reg_address);
 8002250:	4b5a      	ldr	r3, [pc, #360]	@ (80023bc <INIT_RHS+0x5e8>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	031b      	lsls	r3, r3, #12
 8002256:	b21a      	sxth	r2, r3
 8002258:	4b56      	ldr	r3, [pc, #344]	@ (80023b4 <INIT_RHS+0x5e0>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	b21b      	sxth	r3, r3
 800225e:	4313      	orrs	r3, r2
 8002260:	b21b      	sxth	r3, r3
 8002262:	b29a      	uxth	r2, r3
 8002264:	4b52      	ldr	r3, [pc, #328]	@ (80023b0 <INIT_RHS+0x5dc>)
 8002266:	801a      	strh	r2, [r3, #0]
	tx_vector[0] |= (1 << D_FLAG);
 8002268:	4b51      	ldr	r3, [pc, #324]	@ (80023b0 <INIT_RHS+0x5dc>)
 800226a:	881b      	ldrh	r3, [r3, #0]
 800226c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002270:	b29a      	uxth	r2, r3
 8002272:	4b4f      	ldr	r3, [pc, #316]	@ (80023b0 <INIT_RHS+0x5dc>)
 8002274:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 8002276:	4b50      	ldr	r3, [pc, #320]	@ (80023b8 <INIT_RHS+0x5e4>)
 8002278:	881a      	ldrh	r2, [r3, #0]
 800227a:	4b4d      	ldr	r3, [pc, #308]	@ (80023b0 <INIT_RHS+0x5dc>)
 800227c:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 800227e:	4b50      	ldr	r3, [pc, #320]	@ (80023c0 <INIT_RHS+0x5ec>)
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	4a4a      	ldr	r2, [pc, #296]	@ (80023ac <INIT_RHS+0x5d8>)
 8002284:	494a      	ldr	r1, [pc, #296]	@ (80023b0 <INIT_RHS+0x5dc>)
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f7fe f97a 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 800228c:	4847      	ldr	r0, [pc, #284]	@ (80023ac <INIT_RHS+0x5d8>)
 800228e:	f7fe fa75 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 8002292:	4b47      	ldr	r3, [pc, #284]	@ (80023b0 <INIT_RHS+0x5dc>)
 8002294:	881b      	ldrh	r3, [r3, #0]
 8002296:	4a47      	ldr	r2, [pc, #284]	@ (80023b4 <INIT_RHS+0x5e0>)
 8002298:	7811      	ldrb	r1, [r2, #0]
 800229a:	4a47      	ldr	r2, [pc, #284]	@ (80023b8 <INIT_RHS+0x5e4>)
 800229c:	8812      	ldrh	r2, [r2, #0]
 800229e:	4618      	mov	r0, r3
 80022a0:	f7fe fa76 	bl	8000790 <print_configuration>
	printf("Receiving Data - Should be 10bits on LSB: 0x%04X%04X | %s\r\n", rx_vector[0], rx_vector[1], binary_string((uint32_t)(rx_vector[0] << 16 | rx_vector[1])));
 80022a4:	4b41      	ldr	r3, [pc, #260]	@ (80023ac <INIT_RHS+0x5d8>)
 80022a6:	881b      	ldrh	r3, [r3, #0]
 80022a8:	461c      	mov	r4, r3
 80022aa:	4b40      	ldr	r3, [pc, #256]	@ (80023ac <INIT_RHS+0x5d8>)
 80022ac:	885b      	ldrh	r3, [r3, #2]
 80022ae:	461d      	mov	r5, r3
 80022b0:	4b3e      	ldr	r3, [pc, #248]	@ (80023ac <INIT_RHS+0x5d8>)
 80022b2:	881b      	ldrh	r3, [r3, #0]
 80022b4:	041b      	lsls	r3, r3, #16
 80022b6:	4a3d      	ldr	r2, [pc, #244]	@ (80023ac <INIT_RHS+0x5d8>)
 80022b8:	8852      	ldrh	r2, [r2, #2]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	4618      	mov	r0, r3
 80022be:	f7fe fa21 	bl	8000704 <binary_string>
 80022c2:	4603      	mov	r3, r0
 80022c4:	462a      	mov	r2, r5
 80022c6:	4621      	mov	r1, r4
 80022c8:	4840      	ldr	r0, [pc, #256]	@ (80023cc <INIT_RHS+0x5f8>)
 80022ca:	f002 f8e9 	bl	80044a0 <iprintf>
	printf("------------------------------------------------  \r\n");
 80022ce:	483e      	ldr	r0, [pc, #248]	@ (80023c8 <INIT_RHS+0x5f4>)
 80022d0:	f002 f94e 	bl	8004570 <puts>

	// Register 0
	cmd_selector = CONVERT_CMD;
 80022d4:	4b39      	ldr	r3, [pc, #228]	@ (80023bc <INIT_RHS+0x5e8>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	701a      	strb	r2, [r3, #0]
	reg_address = REGISTER_63;
 80022da:	4b36      	ldr	r3, [pc, #216]	@ (80023b4 <INIT_RHS+0x5e0>)
 80022dc:	223f      	movs	r2, #63	@ 0x3f
 80022de:	701a      	strb	r2, [r3, #0]
	lsb_value = 0b0000000000000000;
 80022e0:	4b35      	ldr	r3, [pc, #212]	@ (80023b8 <INIT_RHS+0x5e4>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 12) | (reg_address);
 80022e6:	4b35      	ldr	r3, [pc, #212]	@ (80023bc <INIT_RHS+0x5e8>)
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	031b      	lsls	r3, r3, #12
 80022ec:	b21a      	sxth	r2, r3
 80022ee:	4b31      	ldr	r3, [pc, #196]	@ (80023b4 <INIT_RHS+0x5e0>)
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	b21b      	sxth	r3, r3
 80022f4:	4313      	orrs	r3, r2
 80022f6:	b21b      	sxth	r3, r3
 80022f8:	b29a      	uxth	r2, r3
 80022fa:	4b2d      	ldr	r3, [pc, #180]	@ (80023b0 <INIT_RHS+0x5dc>)
 80022fc:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 80022fe:	4b2e      	ldr	r3, [pc, #184]	@ (80023b8 <INIT_RHS+0x5e4>)
 8002300:	881a      	ldrh	r2, [r3, #0]
 8002302:	4b2b      	ldr	r3, [pc, #172]	@ (80023b0 <INIT_RHS+0x5dc>)
 8002304:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 8002306:	4b2e      	ldr	r3, [pc, #184]	@ (80023c0 <INIT_RHS+0x5ec>)
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	4a28      	ldr	r2, [pc, #160]	@ (80023ac <INIT_RHS+0x5d8>)
 800230c:	4928      	ldr	r1, [pc, #160]	@ (80023b0 <INIT_RHS+0x5dc>)
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f7fe f936 	bl	8000580 <SPI_SEND_RECV>
	print_debug_binary(rx_vector);
 8002314:	4825      	ldr	r0, [pc, #148]	@ (80023ac <INIT_RHS+0x5d8>)
 8002316:	f7fe fa31 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 800231a:	4b25      	ldr	r3, [pc, #148]	@ (80023b0 <INIT_RHS+0x5dc>)
 800231c:	881b      	ldrh	r3, [r3, #0]
 800231e:	4a25      	ldr	r2, [pc, #148]	@ (80023b4 <INIT_RHS+0x5e0>)
 8002320:	7811      	ldrb	r1, [r2, #0]
 8002322:	4a25      	ldr	r2, [pc, #148]	@ (80023b8 <INIT_RHS+0x5e4>)
 8002324:	8812      	ldrh	r2, [r2, #0]
 8002326:	4618      	mov	r0, r3
 8002328:	f7fe fa32 	bl	8000790 <print_configuration>
	printf("Receiving Data - Should be 16bits on MSB: 0x%04X%04X | %s\r\n", rx_vector[0], rx_vector[1], binary_string((uint32_t)(rx_vector[0] << 16 | rx_vector[1])));
 800232c:	4b1f      	ldr	r3, [pc, #124]	@ (80023ac <INIT_RHS+0x5d8>)
 800232e:	881b      	ldrh	r3, [r3, #0]
 8002330:	461c      	mov	r4, r3
 8002332:	4b1e      	ldr	r3, [pc, #120]	@ (80023ac <INIT_RHS+0x5d8>)
 8002334:	885b      	ldrh	r3, [r3, #2]
 8002336:	461d      	mov	r5, r3
 8002338:	4b1c      	ldr	r3, [pc, #112]	@ (80023ac <INIT_RHS+0x5d8>)
 800233a:	881b      	ldrh	r3, [r3, #0]
 800233c:	041b      	lsls	r3, r3, #16
 800233e:	4a1b      	ldr	r2, [pc, #108]	@ (80023ac <INIT_RHS+0x5d8>)
 8002340:	8852      	ldrh	r2, [r2, #2]
 8002342:	4313      	orrs	r3, r2
 8002344:	4618      	mov	r0, r3
 8002346:	f7fe f9dd 	bl	8000704 <binary_string>
 800234a:	4603      	mov	r3, r0
 800234c:	462a      	mov	r2, r5
 800234e:	4621      	mov	r1, r4
 8002350:	481c      	ldr	r0, [pc, #112]	@ (80023c4 <INIT_RHS+0x5f0>)
 8002352:	f002 f8a5 	bl	80044a0 <iprintf>
	printf("------------------------------------------------  \r\n");
 8002356:	481c      	ldr	r0, [pc, #112]	@ (80023c8 <INIT_RHS+0x5f4>)
 8002358:	f002 f90a 	bl	8004570 <puts>

	// Register 0
	cmd_selector = CONVERT_CMD;
 800235c:	4b17      	ldr	r3, [pc, #92]	@ (80023bc <INIT_RHS+0x5e8>)
 800235e:	2200      	movs	r2, #0
 8002360:	701a      	strb	r2, [r3, #0]
	reg_address = REGISTER_63;
 8002362:	4b14      	ldr	r3, [pc, #80]	@ (80023b4 <INIT_RHS+0x5e0>)
 8002364:	223f      	movs	r2, #63	@ 0x3f
 8002366:	701a      	strb	r2, [r3, #0]
	lsb_value = 0b0000000000000000;
 8002368:	4b13      	ldr	r3, [pc, #76]	@ (80023b8 <INIT_RHS+0x5e4>)
 800236a:	2200      	movs	r2, #0
 800236c:	801a      	strh	r2, [r3, #0]
	tx_vector[0] = (cmd_selector << 12) | (reg_address);
 800236e:	4b13      	ldr	r3, [pc, #76]	@ (80023bc <INIT_RHS+0x5e8>)
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	031b      	lsls	r3, r3, #12
 8002374:	b21a      	sxth	r2, r3
 8002376:	4b0f      	ldr	r3, [pc, #60]	@ (80023b4 <INIT_RHS+0x5e0>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	b21b      	sxth	r3, r3
 800237c:	4313      	orrs	r3, r2
 800237e:	b21b      	sxth	r3, r3
 8002380:	b29a      	uxth	r2, r3
 8002382:	4b0b      	ldr	r3, [pc, #44]	@ (80023b0 <INIT_RHS+0x5dc>)
 8002384:	801a      	strh	r2, [r3, #0]
	tx_vector[0] |= (1 << D_FLAG);
 8002386:	4b0a      	ldr	r3, [pc, #40]	@ (80023b0 <INIT_RHS+0x5dc>)
 8002388:	881b      	ldrh	r3, [r3, #0]
 800238a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800238e:	b29a      	uxth	r2, r3
 8002390:	4b07      	ldr	r3, [pc, #28]	@ (80023b0 <INIT_RHS+0x5dc>)
 8002392:	801a      	strh	r2, [r3, #0]
	tx_vector[1] = lsb_value;
 8002394:	4b08      	ldr	r3, [pc, #32]	@ (80023b8 <INIT_RHS+0x5e4>)
 8002396:	881a      	ldrh	r2, [r3, #0]
 8002398:	4b05      	ldr	r3, [pc, #20]	@ (80023b0 <INIT_RHS+0x5dc>)
 800239a:	805a      	strh	r2, [r3, #2]
	SPI_SEND_RECV(hspi, tx_vector, rx_vector, data_size);
 800239c:	4b08      	ldr	r3, [pc, #32]	@ (80023c0 <INIT_RHS+0x5ec>)
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	4a02      	ldr	r2, [pc, #8]	@ (80023ac <INIT_RHS+0x5d8>)
 80023a2:	4903      	ldr	r1, [pc, #12]	@ (80023b0 <INIT_RHS+0x5dc>)
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f7fe f8eb 	bl	8000580 <SPI_SEND_RECV>
 80023aa:	e011      	b.n	80023d0 <INIT_RHS+0x5fc>
 80023ac:	2000008c 	.word	0x2000008c
 80023b0:	20000088 	.word	0x20000088
 80023b4:	20000090 	.word	0x20000090
 80023b8:	20000092 	.word	0x20000092
 80023bc:	20000091 	.word	0x20000091
 80023c0:	20000000 	.word	0x20000000
 80023c4:	08005414 	.word	0x08005414
 80023c8:	08005304 	.word	0x08005304
 80023cc:	08005450 	.word	0x08005450
	print_debug_binary(rx_vector);
 80023d0:	4815      	ldr	r0, [pc, #84]	@ (8002428 <INIT_RHS+0x654>)
 80023d2:	f7fe f9d3 	bl	800077c <print_debug_binary>
	print_configuration(tx_vector[0], reg_address, lsb_value);
 80023d6:	4b15      	ldr	r3, [pc, #84]	@ (800242c <INIT_RHS+0x658>)
 80023d8:	881b      	ldrh	r3, [r3, #0]
 80023da:	4a15      	ldr	r2, [pc, #84]	@ (8002430 <INIT_RHS+0x65c>)
 80023dc:	7811      	ldrb	r1, [r2, #0]
 80023de:	4a15      	ldr	r2, [pc, #84]	@ (8002434 <INIT_RHS+0x660>)
 80023e0:	8812      	ldrh	r2, [r2, #0]
 80023e2:	4618      	mov	r0, r3
 80023e4:	f7fe f9d4 	bl	8000790 <print_configuration>
	printf("Receiving Data - Should be 10bits on LSB: 0x%04X%04X | %s\r\n", rx_vector[0], rx_vector[1], binary_string((uint32_t)(rx_vector[0] << 16 | rx_vector[1])));
 80023e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002428 <INIT_RHS+0x654>)
 80023ea:	881b      	ldrh	r3, [r3, #0]
 80023ec:	461c      	mov	r4, r3
 80023ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002428 <INIT_RHS+0x654>)
 80023f0:	885b      	ldrh	r3, [r3, #2]
 80023f2:	461d      	mov	r5, r3
 80023f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002428 <INIT_RHS+0x654>)
 80023f6:	881b      	ldrh	r3, [r3, #0]
 80023f8:	041b      	lsls	r3, r3, #16
 80023fa:	4a0b      	ldr	r2, [pc, #44]	@ (8002428 <INIT_RHS+0x654>)
 80023fc:	8852      	ldrh	r2, [r2, #2]
 80023fe:	4313      	orrs	r3, r2
 8002400:	4618      	mov	r0, r3
 8002402:	f7fe f97f 	bl	8000704 <binary_string>
 8002406:	4603      	mov	r3, r0
 8002408:	462a      	mov	r2, r5
 800240a:	4621      	mov	r1, r4
 800240c:	480a      	ldr	r0, [pc, #40]	@ (8002438 <INIT_RHS+0x664>)
 800240e:	f002 f847 	bl	80044a0 <iprintf>
	printf("------------------------------------------------  \r\n");
 8002412:	480a      	ldr	r0, [pc, #40]	@ (800243c <INIT_RHS+0x668>)
 8002414:	f002 f8ac 	bl	8004570 <puts>

	RHS2116_Convert_Register(hspi);
 8002418:	6878      	ldr	r0, [r7, #4]
 800241a:	f7ff fc77 	bl	8001d0c <RHS2116_Convert_Register>

}
 800241e:	bf00      	nop
 8002420:	3748      	adds	r7, #72	@ 0x48
 8002422:	46bd      	mov	sp, r7
 8002424:	bdb0      	pop	{r4, r5, r7, pc}
 8002426:	bf00      	nop
 8002428:	2000008c 	.word	0x2000008c
 800242c:	20000088 	.word	0x20000088
 8002430:	20000090 	.word	0x20000090
 8002434:	20000092 	.word	0x20000092
 8002438:	08005450 	.word	0x08005450
 800243c:	08005304 	.word	0x08005304

08002440 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002446:	f000 fb61 	bl	8002b0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800244a:	f000 f825 	bl	8002498 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800244e:	f000 f8ed 	bl	800262c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002452:	f000 f8c1 	bl	80025d8 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8002456:	f000 f887 	bl	8002568 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  SPI_HandleTypeDef *hspi;
  printf("Init RHS \r\n");
 800245a:	480d      	ldr	r0, [pc, #52]	@ (8002490 <main+0x50>)
 800245c:	f002 f888 	bl	8004570 <puts>
  hspi = &hspi3;
 8002460:	4b0c      	ldr	r3, [pc, #48]	@ (8002494 <main+0x54>)
 8002462:	607b      	str	r3, [r7, #4]
  SET_BIT(hspi->Instance->CR1, SPI_CR1_SPE);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002472:	601a      	str	r2, [r3, #0]
  hspi->Instance->CR1 |= SPI_CR1_DFF;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002482:	601a      	str	r2, [r3, #0]
  INIT_RHS(hspi);
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f7ff fca5 	bl	8001dd4 <INIT_RHS>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800248a:	bf00      	nop
 800248c:	e7fd      	b.n	800248a <main+0x4a>
 800248e:	bf00      	nop
 8002490:	0800548c 	.word	0x0800548c
 8002494:	200000bc 	.word	0x200000bc

08002498 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b094      	sub	sp, #80	@ 0x50
 800249c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800249e:	f107 0320 	add.w	r3, r7, #32
 80024a2:	2230      	movs	r2, #48	@ 0x30
 80024a4:	2100      	movs	r1, #0
 80024a6:	4618      	mov	r0, r3
 80024a8:	f002 f942 	bl	8004730 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024ac:	f107 030c 	add.w	r3, r7, #12
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	605a      	str	r2, [r3, #4]
 80024b6:	609a      	str	r2, [r3, #8]
 80024b8:	60da      	str	r2, [r3, #12]
 80024ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80024bc:	2300      	movs	r3, #0
 80024be:	60bb      	str	r3, [r7, #8]
 80024c0:	4b27      	ldr	r3, [pc, #156]	@ (8002560 <SystemClock_Config+0xc8>)
 80024c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c4:	4a26      	ldr	r2, [pc, #152]	@ (8002560 <SystemClock_Config+0xc8>)
 80024c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80024cc:	4b24      	ldr	r3, [pc, #144]	@ (8002560 <SystemClock_Config+0xc8>)
 80024ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024d4:	60bb      	str	r3, [r7, #8]
 80024d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024d8:	2300      	movs	r3, #0
 80024da:	607b      	str	r3, [r7, #4]
 80024dc:	4b21      	ldr	r3, [pc, #132]	@ (8002564 <SystemClock_Config+0xcc>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a20      	ldr	r2, [pc, #128]	@ (8002564 <SystemClock_Config+0xcc>)
 80024e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80024e6:	6013      	str	r3, [r2, #0]
 80024e8:	4b1e      	ldr	r3, [pc, #120]	@ (8002564 <SystemClock_Config+0xcc>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80024f0:	607b      	str	r3, [r7, #4]
 80024f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80024f4:	2302      	movs	r3, #2
 80024f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024f8:	2301      	movs	r3, #1
 80024fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024fc:	2310      	movs	r3, #16
 80024fe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002500:	2302      	movs	r3, #2
 8002502:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002504:	2300      	movs	r3, #0
 8002506:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002508:	2308      	movs	r3, #8
 800250a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 200;
 800250c:	23c8      	movs	r3, #200	@ 0xc8
 800250e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002510:	2304      	movs	r3, #4
 8002512:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002514:	2304      	movs	r3, #4
 8002516:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002518:	f107 0320 	add.w	r3, r7, #32
 800251c:	4618      	mov	r0, r3
 800251e:	f000 fdd1 	bl	80030c4 <HAL_RCC_OscConfig>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002528:	f000 f8ec 	bl	8002704 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800252c:	230f      	movs	r3, #15
 800252e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002530:	2302      	movs	r3, #2
 8002532:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002534:	2300      	movs	r3, #0
 8002536:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002538:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800253c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800253e:	2300      	movs	r3, #0
 8002540:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002542:	f107 030c 	add.w	r3, r7, #12
 8002546:	2103      	movs	r1, #3
 8002548:	4618      	mov	r0, r3
 800254a:	f001 f833 	bl	80035b4 <HAL_RCC_ClockConfig>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002554:	f000 f8d6 	bl	8002704 <Error_Handler>
  }
}
 8002558:	bf00      	nop
 800255a:	3750      	adds	r7, #80	@ 0x50
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	40023800 	.word	0x40023800
 8002564:	40007000 	.word	0x40007000

08002568 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800256c:	4b18      	ldr	r3, [pc, #96]	@ (80025d0 <MX_SPI3_Init+0x68>)
 800256e:	4a19      	ldr	r2, [pc, #100]	@ (80025d4 <MX_SPI3_Init+0x6c>)
 8002570:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002572:	4b17      	ldr	r3, [pc, #92]	@ (80025d0 <MX_SPI3_Init+0x68>)
 8002574:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002578:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800257a:	4b15      	ldr	r3, [pc, #84]	@ (80025d0 <MX_SPI3_Init+0x68>)
 800257c:	2200      	movs	r2, #0
 800257e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8002580:	4b13      	ldr	r3, [pc, #76]	@ (80025d0 <MX_SPI3_Init+0x68>)
 8002582:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002586:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002588:	4b11      	ldr	r3, [pc, #68]	@ (80025d0 <MX_SPI3_Init+0x68>)
 800258a:	2200      	movs	r2, #0
 800258c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800258e:	4b10      	ldr	r3, [pc, #64]	@ (80025d0 <MX_SPI3_Init+0x68>)
 8002590:	2200      	movs	r2, #0
 8002592:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002594:	4b0e      	ldr	r3, [pc, #56]	@ (80025d0 <MX_SPI3_Init+0x68>)
 8002596:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800259a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800259c:	4b0c      	ldr	r3, [pc, #48]	@ (80025d0 <MX_SPI3_Init+0x68>)
 800259e:	2228      	movs	r2, #40	@ 0x28
 80025a0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025a2:	4b0b      	ldr	r3, [pc, #44]	@ (80025d0 <MX_SPI3_Init+0x68>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80025a8:	4b09      	ldr	r3, [pc, #36]	@ (80025d0 <MX_SPI3_Init+0x68>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025ae:	4b08      	ldr	r3, [pc, #32]	@ (80025d0 <MX_SPI3_Init+0x68>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80025b4:	4b06      	ldr	r3, [pc, #24]	@ (80025d0 <MX_SPI3_Init+0x68>)
 80025b6:	220a      	movs	r2, #10
 80025b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80025ba:	4805      	ldr	r0, [pc, #20]	@ (80025d0 <MX_SPI3_Init+0x68>)
 80025bc:	f001 fa1a 	bl	80039f4 <HAL_SPI_Init>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 80025c6:	f000 f89d 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80025ca:	bf00      	nop
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	200000bc 	.word	0x200000bc
 80025d4:	40003c00 	.word	0x40003c00

080025d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80025dc:	4b11      	ldr	r3, [pc, #68]	@ (8002624 <MX_USART2_UART_Init+0x4c>)
 80025de:	4a12      	ldr	r2, [pc, #72]	@ (8002628 <MX_USART2_UART_Init+0x50>)
 80025e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80025e2:	4b10      	ldr	r3, [pc, #64]	@ (8002624 <MX_USART2_UART_Init+0x4c>)
 80025e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002624 <MX_USART2_UART_Init+0x4c>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002624 <MX_USART2_UART_Init+0x4c>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002624 <MX_USART2_UART_Init+0x4c>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025fc:	4b09      	ldr	r3, [pc, #36]	@ (8002624 <MX_USART2_UART_Init+0x4c>)
 80025fe:	220c      	movs	r2, #12
 8002600:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002602:	4b08      	ldr	r3, [pc, #32]	@ (8002624 <MX_USART2_UART_Init+0x4c>)
 8002604:	2200      	movs	r2, #0
 8002606:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002608:	4b06      	ldr	r3, [pc, #24]	@ (8002624 <MX_USART2_UART_Init+0x4c>)
 800260a:	2200      	movs	r2, #0
 800260c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800260e:	4805      	ldr	r0, [pc, #20]	@ (8002624 <MX_USART2_UART_Init+0x4c>)
 8002610:	f001 fa79 	bl	8003b06 <HAL_UART_Init>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800261a:	f000 f873 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800261e:	bf00      	nop
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	20000114 	.word	0x20000114
 8002628:	40004400 	.word	0x40004400

0800262c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b08a      	sub	sp, #40	@ 0x28
 8002630:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002632:	f107 0314 	add.w	r3, r7, #20
 8002636:	2200      	movs	r2, #0
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	605a      	str	r2, [r3, #4]
 800263c:	609a      	str	r2, [r3, #8]
 800263e:	60da      	str	r2, [r3, #12]
 8002640:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002642:	2300      	movs	r3, #0
 8002644:	613b      	str	r3, [r7, #16]
 8002646:	4b24      	ldr	r3, [pc, #144]	@ (80026d8 <MX_GPIO_Init+0xac>)
 8002648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264a:	4a23      	ldr	r2, [pc, #140]	@ (80026d8 <MX_GPIO_Init+0xac>)
 800264c:	f043 0304 	orr.w	r3, r3, #4
 8002650:	6313      	str	r3, [r2, #48]	@ 0x30
 8002652:	4b21      	ldr	r3, [pc, #132]	@ (80026d8 <MX_GPIO_Init+0xac>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002656:	f003 0304 	and.w	r3, r3, #4
 800265a:	613b      	str	r3, [r7, #16]
 800265c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800265e:	2300      	movs	r3, #0
 8002660:	60fb      	str	r3, [r7, #12]
 8002662:	4b1d      	ldr	r3, [pc, #116]	@ (80026d8 <MX_GPIO_Init+0xac>)
 8002664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002666:	4a1c      	ldr	r2, [pc, #112]	@ (80026d8 <MX_GPIO_Init+0xac>)
 8002668:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800266c:	6313      	str	r3, [r2, #48]	@ 0x30
 800266e:	4b1a      	ldr	r3, [pc, #104]	@ (80026d8 <MX_GPIO_Init+0xac>)
 8002670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002676:	60fb      	str	r3, [r7, #12]
 8002678:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	60bb      	str	r3, [r7, #8]
 800267e:	4b16      	ldr	r3, [pc, #88]	@ (80026d8 <MX_GPIO_Init+0xac>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002682:	4a15      	ldr	r2, [pc, #84]	@ (80026d8 <MX_GPIO_Init+0xac>)
 8002684:	f043 0301 	orr.w	r3, r3, #1
 8002688:	6313      	str	r3, [r2, #48]	@ 0x30
 800268a:	4b13      	ldr	r3, [pc, #76]	@ (80026d8 <MX_GPIO_Init+0xac>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	60bb      	str	r3, [r7, #8]
 8002694:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002696:	2300      	movs	r3, #0
 8002698:	607b      	str	r3, [r7, #4]
 800269a:	4b0f      	ldr	r3, [pc, #60]	@ (80026d8 <MX_GPIO_Init+0xac>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269e:	4a0e      	ldr	r2, [pc, #56]	@ (80026d8 <MX_GPIO_Init+0xac>)
 80026a0:	f043 0302 	orr.w	r3, r3, #2
 80026a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026a6:	4b0c      	ldr	r3, [pc, #48]	@ (80026d8 <MX_GPIO_Init+0xac>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026aa:	f003 0302 	and.w	r3, r3, #2
 80026ae:	607b      	str	r3, [r7, #4]
 80026b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80026b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80026b8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80026bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026be:	2300      	movs	r3, #0
 80026c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80026c2:	f107 0314 	add.w	r3, r7, #20
 80026c6:	4619      	mov	r1, r3
 80026c8:	4804      	ldr	r0, [pc, #16]	@ (80026dc <MX_GPIO_Init+0xb0>)
 80026ca:	f000 fb77 	bl	8002dbc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80026ce:	bf00      	nop
 80026d0:	3728      	adds	r7, #40	@ 0x28
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	40023800 	.word	0x40023800
 80026dc:	40020800 	.word	0x40020800

080026e0 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80026e8:	1d39      	adds	r1, r7, #4
 80026ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80026ee:	2201      	movs	r2, #1
 80026f0:	4803      	ldr	r0, [pc, #12]	@ (8002700 <__io_putchar+0x20>)
 80026f2:	f001 fa58 	bl	8003ba6 <HAL_UART_Transmit>

  return ch;
 80026f6:	687b      	ldr	r3, [r7, #4]
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	20000114 	.word	0x20000114

08002704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002708:	b672      	cpsid	i
}
 800270a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800270c:	bf00      	nop
 800270e:	e7fd      	b.n	800270c <Error_Handler+0x8>

08002710 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002716:	2300      	movs	r3, #0
 8002718:	607b      	str	r3, [r7, #4]
 800271a:	4b10      	ldr	r3, [pc, #64]	@ (800275c <HAL_MspInit+0x4c>)
 800271c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271e:	4a0f      	ldr	r2, [pc, #60]	@ (800275c <HAL_MspInit+0x4c>)
 8002720:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002724:	6453      	str	r3, [r2, #68]	@ 0x44
 8002726:	4b0d      	ldr	r3, [pc, #52]	@ (800275c <HAL_MspInit+0x4c>)
 8002728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800272a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800272e:	607b      	str	r3, [r7, #4]
 8002730:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002732:	2300      	movs	r3, #0
 8002734:	603b      	str	r3, [r7, #0]
 8002736:	4b09      	ldr	r3, [pc, #36]	@ (800275c <HAL_MspInit+0x4c>)
 8002738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273a:	4a08      	ldr	r2, [pc, #32]	@ (800275c <HAL_MspInit+0x4c>)
 800273c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002740:	6413      	str	r3, [r2, #64]	@ 0x40
 8002742:	4b06      	ldr	r3, [pc, #24]	@ (800275c <HAL_MspInit+0x4c>)
 8002744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800274a:	603b      	str	r3, [r7, #0]
 800274c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800274e:	2007      	movs	r0, #7
 8002750:	f000 fb00 	bl	8002d54 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002754:	bf00      	nop
 8002756:	3708      	adds	r7, #8
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	40023800 	.word	0x40023800

08002760 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b090      	sub	sp, #64	@ 0x40
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002768:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	605a      	str	r2, [r3, #4]
 8002772:	609a      	str	r2, [r3, #8]
 8002774:	60da      	str	r2, [r3, #12]
 8002776:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a34      	ldr	r2, [pc, #208]	@ (8002850 <HAL_SPI_MspInit+0xf0>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d161      	bne.n	8002846 <HAL_SPI_MspInit+0xe6>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002782:	2300      	movs	r3, #0
 8002784:	617b      	str	r3, [r7, #20]
 8002786:	4b33      	ldr	r3, [pc, #204]	@ (8002854 <HAL_SPI_MspInit+0xf4>)
 8002788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278a:	4a32      	ldr	r2, [pc, #200]	@ (8002854 <HAL_SPI_MspInit+0xf4>)
 800278c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002790:	6413      	str	r3, [r2, #64]	@ 0x40
 8002792:	4b30      	ldr	r3, [pc, #192]	@ (8002854 <HAL_SPI_MspInit+0xf4>)
 8002794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002796:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800279a:	617b      	str	r3, [r7, #20]
 800279c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800279e:	2300      	movs	r3, #0
 80027a0:	613b      	str	r3, [r7, #16]
 80027a2:	4b2c      	ldr	r3, [pc, #176]	@ (8002854 <HAL_SPI_MspInit+0xf4>)
 80027a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a6:	4a2b      	ldr	r2, [pc, #172]	@ (8002854 <HAL_SPI_MspInit+0xf4>)
 80027a8:	f043 0304 	orr.w	r3, r3, #4
 80027ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ae:	4b29      	ldr	r3, [pc, #164]	@ (8002854 <HAL_SPI_MspInit+0xf4>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b2:	f003 0304 	and.w	r3, r3, #4
 80027b6:	613b      	str	r3, [r7, #16]
 80027b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ba:	2300      	movs	r3, #0
 80027bc:	60fb      	str	r3, [r7, #12]
 80027be:	4b25      	ldr	r3, [pc, #148]	@ (8002854 <HAL_SPI_MspInit+0xf4>)
 80027c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c2:	4a24      	ldr	r2, [pc, #144]	@ (8002854 <HAL_SPI_MspInit+0xf4>)
 80027c4:	f043 0302 	orr.w	r3, r3, #2
 80027c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ca:	4b22      	ldr	r3, [pc, #136]	@ (8002854 <HAL_SPI_MspInit+0xf4>)
 80027cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	60fb      	str	r3, [r7, #12]
 80027d4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = RHS_SPI_CLK_Pin;
 80027d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027dc:	2302      	movs	r3, #2
 80027de:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e0:	2300      	movs	r3, #0
 80027e2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027e4:	2303      	movs	r3, #3
 80027e6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80027e8:	2306      	movs	r3, #6
 80027ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(RHS_SPI_CLK_Port, &GPIO_InitStruct);
 80027ec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80027f0:	4619      	mov	r1, r3
 80027f2:	4819      	ldr	r0, [pc, #100]	@ (8002858 <HAL_SPI_MspInit+0xf8>)
 80027f4:	f000 fae2 	bl	8002dbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RHS_SPI_MISO_Pin|RHS_SPI_MOSI_Pin;
 80027f8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80027fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027fe:	2302      	movs	r3, #2
 8002800:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002802:	2300      	movs	r3, #0
 8002804:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002806:	2303      	movs	r3, #3
 8002808:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800280a:	2306      	movs	r3, #6
 800280c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(RHS_SPI_MISO_Port, &GPIO_InitStruct);
 800280e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002812:	4619      	mov	r1, r3
 8002814:	4810      	ldr	r0, [pc, #64]	@ (8002858 <HAL_SPI_MspInit+0xf8>)
 8002816:	f000 fad1 	bl	8002dbc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800281a:	f107 0318 	add.w	r3, r7, #24
 800281e:	2200      	movs	r2, #0
 8002820:	601a      	str	r2, [r3, #0]
 8002822:	605a      	str	r2, [r3, #4]
 8002824:	609a      	str	r2, [r3, #8]
 8002826:	60da      	str	r2, [r3, #12]
 8002828:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin   = RHS_SPI_CS_Pin;
 800282a:	2304      	movs	r3, #4
 800282c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800282e:	2301      	movs	r3, #1
 8002830:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8002832:	2300      	movs	r3, #0
 8002834:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002836:	2303      	movs	r3, #3
 8002838:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(RHS_SPI_CS_Port, &GPIO_InitStruct);
 800283a:	f107 0318 	add.w	r3, r7, #24
 800283e:	4619      	mov	r1, r3
 8002840:	4806      	ldr	r0, [pc, #24]	@ (800285c <HAL_SPI_MspInit+0xfc>)
 8002842:	f000 fabb 	bl	8002dbc <HAL_GPIO_Init>
  /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002846:	bf00      	nop
 8002848:	3740      	adds	r7, #64	@ 0x40
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	40003c00 	.word	0x40003c00
 8002854:	40023800 	.word	0x40023800
 8002858:	40020800 	.word	0x40020800
 800285c:	40020c00 	.word	0x40020c00

08002860 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08a      	sub	sp, #40	@ 0x28
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002868:	f107 0314 	add.w	r3, r7, #20
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]
 8002870:	605a      	str	r2, [r3, #4]
 8002872:	609a      	str	r2, [r3, #8]
 8002874:	60da      	str	r2, [r3, #12]
 8002876:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a19      	ldr	r2, [pc, #100]	@ (80028e4 <HAL_UART_MspInit+0x84>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d12b      	bne.n	80028da <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002882:	2300      	movs	r3, #0
 8002884:	613b      	str	r3, [r7, #16]
 8002886:	4b18      	ldr	r3, [pc, #96]	@ (80028e8 <HAL_UART_MspInit+0x88>)
 8002888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800288a:	4a17      	ldr	r2, [pc, #92]	@ (80028e8 <HAL_UART_MspInit+0x88>)
 800288c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002890:	6413      	str	r3, [r2, #64]	@ 0x40
 8002892:	4b15      	ldr	r3, [pc, #84]	@ (80028e8 <HAL_UART_MspInit+0x88>)
 8002894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800289a:	613b      	str	r3, [r7, #16]
 800289c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800289e:	2300      	movs	r3, #0
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	4b11      	ldr	r3, [pc, #68]	@ (80028e8 <HAL_UART_MspInit+0x88>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a6:	4a10      	ldr	r2, [pc, #64]	@ (80028e8 <HAL_UART_MspInit+0x88>)
 80028a8:	f043 0301 	orr.w	r3, r3, #1
 80028ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ae:	4b0e      	ldr	r3, [pc, #56]	@ (80028e8 <HAL_UART_MspInit+0x88>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	60fb      	str	r3, [r7, #12]
 80028b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80028ba:	230c      	movs	r3, #12
 80028bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028be:	2302      	movs	r3, #2
 80028c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c2:	2300      	movs	r3, #0
 80028c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028c6:	2303      	movs	r3, #3
 80028c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028ca:	2307      	movs	r3, #7
 80028cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ce:	f107 0314 	add.w	r3, r7, #20
 80028d2:	4619      	mov	r1, r3
 80028d4:	4805      	ldr	r0, [pc, #20]	@ (80028ec <HAL_UART_MspInit+0x8c>)
 80028d6:	f000 fa71 	bl	8002dbc <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80028da:	bf00      	nop
 80028dc:	3728      	adds	r7, #40	@ 0x28
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40004400 	.word	0x40004400
 80028e8:	40023800 	.word	0x40023800
 80028ec:	40020000 	.word	0x40020000

080028f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80028f4:	bf00      	nop
 80028f6:	e7fd      	b.n	80028f4 <NMI_Handler+0x4>

080028f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028fc:	bf00      	nop
 80028fe:	e7fd      	b.n	80028fc <HardFault_Handler+0x4>

08002900 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002904:	bf00      	nop
 8002906:	e7fd      	b.n	8002904 <MemManage_Handler+0x4>

08002908 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800290c:	bf00      	nop
 800290e:	e7fd      	b.n	800290c <BusFault_Handler+0x4>

08002910 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002914:	bf00      	nop
 8002916:	e7fd      	b.n	8002914 <UsageFault_Handler+0x4>

08002918 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800291c:	bf00      	nop
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr

08002926 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002926:	b480      	push	{r7}
 8002928:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800292a:	bf00      	nop
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002938:	bf00      	nop
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr

08002942 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002946:	f000 f933 	bl	8002bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800294a:	bf00      	nop
 800294c:	bd80      	pop	{r7, pc}

0800294e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b086      	sub	sp, #24
 8002952:	af00      	add	r7, sp, #0
 8002954:	60f8      	str	r0, [r7, #12]
 8002956:	60b9      	str	r1, [r7, #8]
 8002958:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800295a:	2300      	movs	r3, #0
 800295c:	617b      	str	r3, [r7, #20]
 800295e:	e00a      	b.n	8002976 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002960:	f3af 8000 	nop.w
 8002964:	4601      	mov	r1, r0
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	1c5a      	adds	r2, r3, #1
 800296a:	60ba      	str	r2, [r7, #8]
 800296c:	b2ca      	uxtb	r2, r1
 800296e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	3301      	adds	r3, #1
 8002974:	617b      	str	r3, [r7, #20]
 8002976:	697a      	ldr	r2, [r7, #20]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	429a      	cmp	r2, r3
 800297c:	dbf0      	blt.n	8002960 <_read+0x12>
  }

  return len;
 800297e:	687b      	ldr	r3, [r7, #4]
}
 8002980:	4618      	mov	r0, r3
 8002982:	3718      	adds	r7, #24
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}

08002988 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b086      	sub	sp, #24
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002994:	2300      	movs	r3, #0
 8002996:	617b      	str	r3, [r7, #20]
 8002998:	e009      	b.n	80029ae <_write+0x26>
  {
    __io_putchar(*ptr++);
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	1c5a      	adds	r2, r3, #1
 800299e:	60ba      	str	r2, [r7, #8]
 80029a0:	781b      	ldrb	r3, [r3, #0]
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7ff fe9c 	bl	80026e0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	3301      	adds	r3, #1
 80029ac:	617b      	str	r3, [r7, #20]
 80029ae:	697a      	ldr	r2, [r7, #20]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	dbf1      	blt.n	800299a <_write+0x12>
  }
  return len;
 80029b6:	687b      	ldr	r3, [r7, #4]
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3718      	adds	r7, #24
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <_close>:

int _close(int file)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80029c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029e8:	605a      	str	r2, [r3, #4]
  return 0;
 80029ea:	2300      	movs	r3, #0
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <_isatty>:

int _isatty(int file)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002a00:	2301      	movs	r3, #1
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr

08002a0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	b085      	sub	sp, #20
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	60f8      	str	r0, [r7, #12]
 8002a16:	60b9      	str	r1, [r7, #8]
 8002a18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002a1a:	2300      	movs	r3, #0
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3714      	adds	r7, #20
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b086      	sub	sp, #24
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a30:	4a14      	ldr	r2, [pc, #80]	@ (8002a84 <_sbrk+0x5c>)
 8002a32:	4b15      	ldr	r3, [pc, #84]	@ (8002a88 <_sbrk+0x60>)
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a3c:	4b13      	ldr	r3, [pc, #76]	@ (8002a8c <_sbrk+0x64>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d102      	bne.n	8002a4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a44:	4b11      	ldr	r3, [pc, #68]	@ (8002a8c <_sbrk+0x64>)
 8002a46:	4a12      	ldr	r2, [pc, #72]	@ (8002a90 <_sbrk+0x68>)
 8002a48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a4a:	4b10      	ldr	r3, [pc, #64]	@ (8002a8c <_sbrk+0x64>)
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4413      	add	r3, r2
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d207      	bcs.n	8002a68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a58:	f001 feb8 	bl	80047cc <__errno>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	220c      	movs	r2, #12
 8002a60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a62:	f04f 33ff 	mov.w	r3, #4294967295
 8002a66:	e009      	b.n	8002a7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a68:	4b08      	ldr	r3, [pc, #32]	@ (8002a8c <_sbrk+0x64>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a6e:	4b07      	ldr	r3, [pc, #28]	@ (8002a8c <_sbrk+0x64>)
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4413      	add	r3, r2
 8002a76:	4a05      	ldr	r2, [pc, #20]	@ (8002a8c <_sbrk+0x64>)
 8002a78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3718      	adds	r7, #24
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	20020000 	.word	0x20020000
 8002a88:	00000400 	.word	0x00000400
 8002a8c:	2000015c 	.word	0x2000015c
 8002a90:	200002b0 	.word	0x200002b0

08002a94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a98:	4b06      	ldr	r3, [pc, #24]	@ (8002ab4 <SystemInit+0x20>)
 8002a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a9e:	4a05      	ldr	r2, [pc, #20]	@ (8002ab4 <SystemInit+0x20>)
 8002aa0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002aa4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002aa8:	bf00      	nop
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	e000ed00 	.word	0xe000ed00

08002ab8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002ab8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002af0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002abc:	f7ff ffea 	bl	8002a94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ac0:	480c      	ldr	r0, [pc, #48]	@ (8002af4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ac2:	490d      	ldr	r1, [pc, #52]	@ (8002af8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ac4:	4a0d      	ldr	r2, [pc, #52]	@ (8002afc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ac6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ac8:	e002      	b.n	8002ad0 <LoopCopyDataInit>

08002aca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002aca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002acc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ace:	3304      	adds	r3, #4

08002ad0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ad0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ad2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ad4:	d3f9      	bcc.n	8002aca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8002b00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ad8:	4c0a      	ldr	r4, [pc, #40]	@ (8002b04 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ada:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002adc:	e001      	b.n	8002ae2 <LoopFillZerobss>

08002ade <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ade:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ae0:	3204      	adds	r2, #4

08002ae2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ae2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ae4:	d3fb      	bcc.n	8002ade <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ae6:	f001 fe77 	bl	80047d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002aea:	f7ff fca9 	bl	8002440 <main>
  bx  lr    
 8002aee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002af0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002af4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002af8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002afc:	080054f4 	.word	0x080054f4
  ldr r2, =_sbss
 8002b00:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002b04:	200002b0 	.word	0x200002b0

08002b08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b08:	e7fe      	b.n	8002b08 <ADC_IRQHandler>
	...

08002b0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b10:	4b0e      	ldr	r3, [pc, #56]	@ (8002b4c <HAL_Init+0x40>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a0d      	ldr	r2, [pc, #52]	@ (8002b4c <HAL_Init+0x40>)
 8002b16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b4c <HAL_Init+0x40>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a0a      	ldr	r2, [pc, #40]	@ (8002b4c <HAL_Init+0x40>)
 8002b22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b28:	4b08      	ldr	r3, [pc, #32]	@ (8002b4c <HAL_Init+0x40>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a07      	ldr	r2, [pc, #28]	@ (8002b4c <HAL_Init+0x40>)
 8002b2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b34:	2003      	movs	r0, #3
 8002b36:	f000 f90d 	bl	8002d54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b3a:	2000      	movs	r0, #0
 8002b3c:	f000 f808 	bl	8002b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b40:	f7ff fde6 	bl	8002710 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	40023c00 	.word	0x40023c00

08002b50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b58:	4b12      	ldr	r3, [pc, #72]	@ (8002ba4 <HAL_InitTick+0x54>)
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	4b12      	ldr	r3, [pc, #72]	@ (8002ba8 <HAL_InitTick+0x58>)
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	4619      	mov	r1, r3
 8002b62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b66:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f000 f917 	bl	8002da2 <HAL_SYSTICK_Config>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e00e      	b.n	8002b9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2b0f      	cmp	r3, #15
 8002b82:	d80a      	bhi.n	8002b9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b84:	2200      	movs	r2, #0
 8002b86:	6879      	ldr	r1, [r7, #4]
 8002b88:	f04f 30ff 	mov.w	r0, #4294967295
 8002b8c:	f000 f8ed 	bl	8002d6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b90:	4a06      	ldr	r2, [pc, #24]	@ (8002bac <HAL_InitTick+0x5c>)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b96:	2300      	movs	r3, #0
 8002b98:	e000      	b.n	8002b9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3708      	adds	r7, #8
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	20000004 	.word	0x20000004
 8002ba8:	2000000c 	.word	0x2000000c
 8002bac:	20000008 	.word	0x20000008

08002bb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bb4:	4b06      	ldr	r3, [pc, #24]	@ (8002bd0 <HAL_IncTick+0x20>)
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	461a      	mov	r2, r3
 8002bba:	4b06      	ldr	r3, [pc, #24]	@ (8002bd4 <HAL_IncTick+0x24>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	4a04      	ldr	r2, [pc, #16]	@ (8002bd4 <HAL_IncTick+0x24>)
 8002bc2:	6013      	str	r3, [r2, #0]
}
 8002bc4:	bf00      	nop
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	2000000c 	.word	0x2000000c
 8002bd4:	20000160 	.word	0x20000160

08002bd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
  return uwTick;
 8002bdc:	4b03      	ldr	r3, [pc, #12]	@ (8002bec <HAL_GetTick+0x14>)
 8002bde:	681b      	ldr	r3, [r3, #0]
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	20000160 	.word	0x20000160

08002bf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b085      	sub	sp, #20
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f003 0307 	and.w	r3, r3, #7
 8002bfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c00:	4b0c      	ldr	r3, [pc, #48]	@ (8002c34 <__NVIC_SetPriorityGrouping+0x44>)
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c06:	68ba      	ldr	r2, [r7, #8]
 8002c08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c22:	4a04      	ldr	r2, [pc, #16]	@ (8002c34 <__NVIC_SetPriorityGrouping+0x44>)
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	60d3      	str	r3, [r2, #12]
}
 8002c28:	bf00      	nop
 8002c2a:	3714      	adds	r7, #20
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr
 8002c34:	e000ed00 	.word	0xe000ed00

08002c38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c3c:	4b04      	ldr	r3, [pc, #16]	@ (8002c50 <__NVIC_GetPriorityGrouping+0x18>)
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	0a1b      	lsrs	r3, r3, #8
 8002c42:	f003 0307 	and.w	r3, r3, #7
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr
 8002c50:	e000ed00 	.word	0xe000ed00

08002c54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	6039      	str	r1, [r7, #0]
 8002c5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	db0a      	blt.n	8002c7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	b2da      	uxtb	r2, r3
 8002c6c:	490c      	ldr	r1, [pc, #48]	@ (8002ca0 <__NVIC_SetPriority+0x4c>)
 8002c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c72:	0112      	lsls	r2, r2, #4
 8002c74:	b2d2      	uxtb	r2, r2
 8002c76:	440b      	add	r3, r1
 8002c78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c7c:	e00a      	b.n	8002c94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	b2da      	uxtb	r2, r3
 8002c82:	4908      	ldr	r1, [pc, #32]	@ (8002ca4 <__NVIC_SetPriority+0x50>)
 8002c84:	79fb      	ldrb	r3, [r7, #7]
 8002c86:	f003 030f 	and.w	r3, r3, #15
 8002c8a:	3b04      	subs	r3, #4
 8002c8c:	0112      	lsls	r2, r2, #4
 8002c8e:	b2d2      	uxtb	r2, r2
 8002c90:	440b      	add	r3, r1
 8002c92:	761a      	strb	r2, [r3, #24]
}
 8002c94:	bf00      	nop
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr
 8002ca0:	e000e100 	.word	0xe000e100
 8002ca4:	e000ed00 	.word	0xe000ed00

08002ca8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b089      	sub	sp, #36	@ 0x24
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f003 0307 	and.w	r3, r3, #7
 8002cba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	f1c3 0307 	rsb	r3, r3, #7
 8002cc2:	2b04      	cmp	r3, #4
 8002cc4:	bf28      	it	cs
 8002cc6:	2304      	movcs	r3, #4
 8002cc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	3304      	adds	r3, #4
 8002cce:	2b06      	cmp	r3, #6
 8002cd0:	d902      	bls.n	8002cd8 <NVIC_EncodePriority+0x30>
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	3b03      	subs	r3, #3
 8002cd6:	e000      	b.n	8002cda <NVIC_EncodePriority+0x32>
 8002cd8:	2300      	movs	r3, #0
 8002cda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce6:	43da      	mvns	r2, r3
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	401a      	ands	r2, r3
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cf0:	f04f 31ff 	mov.w	r1, #4294967295
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfa:	43d9      	mvns	r1, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d00:	4313      	orrs	r3, r2
         );
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3724      	adds	r7, #36	@ 0x24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
	...

08002d10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d20:	d301      	bcc.n	8002d26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d22:	2301      	movs	r3, #1
 8002d24:	e00f      	b.n	8002d46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d26:	4a0a      	ldr	r2, [pc, #40]	@ (8002d50 <SysTick_Config+0x40>)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	3b01      	subs	r3, #1
 8002d2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d2e:	210f      	movs	r1, #15
 8002d30:	f04f 30ff 	mov.w	r0, #4294967295
 8002d34:	f7ff ff8e 	bl	8002c54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d38:	4b05      	ldr	r3, [pc, #20]	@ (8002d50 <SysTick_Config+0x40>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d3e:	4b04      	ldr	r3, [pc, #16]	@ (8002d50 <SysTick_Config+0x40>)
 8002d40:	2207      	movs	r2, #7
 8002d42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3708      	adds	r7, #8
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	e000e010 	.word	0xe000e010

08002d54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f7ff ff47 	bl	8002bf0 <__NVIC_SetPriorityGrouping>
}
 8002d62:	bf00      	nop
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b086      	sub	sp, #24
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	4603      	mov	r3, r0
 8002d72:	60b9      	str	r1, [r7, #8]
 8002d74:	607a      	str	r2, [r7, #4]
 8002d76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d7c:	f7ff ff5c 	bl	8002c38 <__NVIC_GetPriorityGrouping>
 8002d80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	68b9      	ldr	r1, [r7, #8]
 8002d86:	6978      	ldr	r0, [r7, #20]
 8002d88:	f7ff ff8e 	bl	8002ca8 <NVIC_EncodePriority>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d92:	4611      	mov	r1, r2
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7ff ff5d 	bl	8002c54 <__NVIC_SetPriority>
}
 8002d9a:	bf00      	nop
 8002d9c:	3718      	adds	r7, #24
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b082      	sub	sp, #8
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f7ff ffb0 	bl	8002d10 <SysTick_Config>
 8002db0:	4603      	mov	r3, r0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3708      	adds	r7, #8
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
	...

08002dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b089      	sub	sp, #36	@ 0x24
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	61fb      	str	r3, [r7, #28]
 8002dd6:	e159      	b.n	800308c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002dd8:	2201      	movs	r2, #1
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8002de0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	697a      	ldr	r2, [r7, #20]
 8002de8:	4013      	ands	r3, r2
 8002dea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002dec:	693a      	ldr	r2, [r7, #16]
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	f040 8148 	bne.w	8003086 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f003 0303 	and.w	r3, r3, #3
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d005      	beq.n	8002e0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d130      	bne.n	8002e70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	2203      	movs	r2, #3
 8002e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1e:	43db      	mvns	r3, r3
 8002e20:	69ba      	ldr	r2, [r7, #24]
 8002e22:	4013      	ands	r3, r2
 8002e24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	68da      	ldr	r2, [r3, #12]
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	69ba      	ldr	r2, [r7, #24]
 8002e3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e44:	2201      	movs	r2, #1
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4c:	43db      	mvns	r3, r3
 8002e4e:	69ba      	ldr	r2, [r7, #24]
 8002e50:	4013      	ands	r3, r2
 8002e52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	091b      	lsrs	r3, r3, #4
 8002e5a:	f003 0201 	and.w	r2, r3, #1
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f003 0303 	and.w	r3, r3, #3
 8002e78:	2b03      	cmp	r3, #3
 8002e7a:	d017      	beq.n	8002eac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	2203      	movs	r2, #3
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	43db      	mvns	r3, r3
 8002e8e:	69ba      	ldr	r2, [r7, #24]
 8002e90:	4013      	ands	r3, r2
 8002e92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	689a      	ldr	r2, [r3, #8]
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea0:	69ba      	ldr	r2, [r7, #24]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	69ba      	ldr	r2, [r7, #24]
 8002eaa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f003 0303 	and.w	r3, r3, #3
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d123      	bne.n	8002f00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	08da      	lsrs	r2, r3, #3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	3208      	adds	r2, #8
 8002ec0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ec4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	f003 0307 	and.w	r3, r3, #7
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	220f      	movs	r2, #15
 8002ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed4:	43db      	mvns	r3, r3
 8002ed6:	69ba      	ldr	r2, [r7, #24]
 8002ed8:	4013      	ands	r3, r2
 8002eda:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	691a      	ldr	r2, [r3, #16]
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	f003 0307 	and.w	r3, r3, #7
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	69ba      	ldr	r2, [r7, #24]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	08da      	lsrs	r2, r3, #3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	3208      	adds	r2, #8
 8002efa:	69b9      	ldr	r1, [r7, #24]
 8002efc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	2203      	movs	r2, #3
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	43db      	mvns	r3, r3
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	4013      	ands	r3, r2
 8002f16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f003 0203 	and.w	r2, r3, #3
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	005b      	lsls	r3, r3, #1
 8002f24:	fa02 f303 	lsl.w	r3, r2, r3
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	69ba      	ldr	r2, [r7, #24]
 8002f32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	f000 80a2 	beq.w	8003086 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f42:	2300      	movs	r3, #0
 8002f44:	60fb      	str	r3, [r7, #12]
 8002f46:	4b57      	ldr	r3, [pc, #348]	@ (80030a4 <HAL_GPIO_Init+0x2e8>)
 8002f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f4a:	4a56      	ldr	r2, [pc, #344]	@ (80030a4 <HAL_GPIO_Init+0x2e8>)
 8002f4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f50:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f52:	4b54      	ldr	r3, [pc, #336]	@ (80030a4 <HAL_GPIO_Init+0x2e8>)
 8002f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f5a:	60fb      	str	r3, [r7, #12]
 8002f5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f5e:	4a52      	ldr	r2, [pc, #328]	@ (80030a8 <HAL_GPIO_Init+0x2ec>)
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	089b      	lsrs	r3, r3, #2
 8002f64:	3302      	adds	r3, #2
 8002f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	f003 0303 	and.w	r3, r3, #3
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	220f      	movs	r2, #15
 8002f76:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7a:	43db      	mvns	r3, r3
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a49      	ldr	r2, [pc, #292]	@ (80030ac <HAL_GPIO_Init+0x2f0>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d019      	beq.n	8002fbe <HAL_GPIO_Init+0x202>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a48      	ldr	r2, [pc, #288]	@ (80030b0 <HAL_GPIO_Init+0x2f4>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d013      	beq.n	8002fba <HAL_GPIO_Init+0x1fe>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a47      	ldr	r2, [pc, #284]	@ (80030b4 <HAL_GPIO_Init+0x2f8>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d00d      	beq.n	8002fb6 <HAL_GPIO_Init+0x1fa>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a46      	ldr	r2, [pc, #280]	@ (80030b8 <HAL_GPIO_Init+0x2fc>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d007      	beq.n	8002fb2 <HAL_GPIO_Init+0x1f6>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a45      	ldr	r2, [pc, #276]	@ (80030bc <HAL_GPIO_Init+0x300>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d101      	bne.n	8002fae <HAL_GPIO_Init+0x1f2>
 8002faa:	2304      	movs	r3, #4
 8002fac:	e008      	b.n	8002fc0 <HAL_GPIO_Init+0x204>
 8002fae:	2307      	movs	r3, #7
 8002fb0:	e006      	b.n	8002fc0 <HAL_GPIO_Init+0x204>
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e004      	b.n	8002fc0 <HAL_GPIO_Init+0x204>
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	e002      	b.n	8002fc0 <HAL_GPIO_Init+0x204>
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e000      	b.n	8002fc0 <HAL_GPIO_Init+0x204>
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	69fa      	ldr	r2, [r7, #28]
 8002fc2:	f002 0203 	and.w	r2, r2, #3
 8002fc6:	0092      	lsls	r2, r2, #2
 8002fc8:	4093      	lsls	r3, r2
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fd0:	4935      	ldr	r1, [pc, #212]	@ (80030a8 <HAL_GPIO_Init+0x2ec>)
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	089b      	lsrs	r3, r3, #2
 8002fd6:	3302      	adds	r3, #2
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fde:	4b38      	ldr	r3, [pc, #224]	@ (80030c0 <HAL_GPIO_Init+0x304>)
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	43db      	mvns	r3, r3
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	4013      	ands	r3, r2
 8002fec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d003      	beq.n	8003002 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002ffa:	69ba      	ldr	r2, [r7, #24]
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003002:	4a2f      	ldr	r2, [pc, #188]	@ (80030c0 <HAL_GPIO_Init+0x304>)
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003008:	4b2d      	ldr	r3, [pc, #180]	@ (80030c0 <HAL_GPIO_Init+0x304>)
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	43db      	mvns	r3, r3
 8003012:	69ba      	ldr	r2, [r7, #24]
 8003014:	4013      	ands	r3, r2
 8003016:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d003      	beq.n	800302c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	4313      	orrs	r3, r2
 800302a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800302c:	4a24      	ldr	r2, [pc, #144]	@ (80030c0 <HAL_GPIO_Init+0x304>)
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003032:	4b23      	ldr	r3, [pc, #140]	@ (80030c0 <HAL_GPIO_Init+0x304>)
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	43db      	mvns	r3, r3
 800303c:	69ba      	ldr	r2, [r7, #24]
 800303e:	4013      	ands	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d003      	beq.n	8003056 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	4313      	orrs	r3, r2
 8003054:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003056:	4a1a      	ldr	r2, [pc, #104]	@ (80030c0 <HAL_GPIO_Init+0x304>)
 8003058:	69bb      	ldr	r3, [r7, #24]
 800305a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800305c:	4b18      	ldr	r3, [pc, #96]	@ (80030c0 <HAL_GPIO_Init+0x304>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	43db      	mvns	r3, r3
 8003066:	69ba      	ldr	r2, [r7, #24]
 8003068:	4013      	ands	r3, r2
 800306a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d003      	beq.n	8003080 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	4313      	orrs	r3, r2
 800307e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003080:	4a0f      	ldr	r2, [pc, #60]	@ (80030c0 <HAL_GPIO_Init+0x304>)
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	3301      	adds	r3, #1
 800308a:	61fb      	str	r3, [r7, #28]
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	2b0f      	cmp	r3, #15
 8003090:	f67f aea2 	bls.w	8002dd8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003094:	bf00      	nop
 8003096:	bf00      	nop
 8003098:	3724      	adds	r7, #36	@ 0x24
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	40023800 	.word	0x40023800
 80030a8:	40013800 	.word	0x40013800
 80030ac:	40020000 	.word	0x40020000
 80030b0:	40020400 	.word	0x40020400
 80030b4:	40020800 	.word	0x40020800
 80030b8:	40020c00 	.word	0x40020c00
 80030bc:	40021000 	.word	0x40021000
 80030c0:	40013c00 	.word	0x40013c00

080030c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b086      	sub	sp, #24
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e267      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d075      	beq.n	80031ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80030e2:	4b88      	ldr	r3, [pc, #544]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	f003 030c 	and.w	r3, r3, #12
 80030ea:	2b04      	cmp	r3, #4
 80030ec:	d00c      	beq.n	8003108 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030ee:	4b85      	ldr	r3, [pc, #532]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80030f6:	2b08      	cmp	r3, #8
 80030f8:	d112      	bne.n	8003120 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030fa:	4b82      	ldr	r3, [pc, #520]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003102:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003106:	d10b      	bne.n	8003120 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003108:	4b7e      	ldr	r3, [pc, #504]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003110:	2b00      	cmp	r3, #0
 8003112:	d05b      	beq.n	80031cc <HAL_RCC_OscConfig+0x108>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d157      	bne.n	80031cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e242      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003128:	d106      	bne.n	8003138 <HAL_RCC_OscConfig+0x74>
 800312a:	4b76      	ldr	r3, [pc, #472]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a75      	ldr	r2, [pc, #468]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 8003130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003134:	6013      	str	r3, [r2, #0]
 8003136:	e01d      	b.n	8003174 <HAL_RCC_OscConfig+0xb0>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003140:	d10c      	bne.n	800315c <HAL_RCC_OscConfig+0x98>
 8003142:	4b70      	ldr	r3, [pc, #448]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a6f      	ldr	r2, [pc, #444]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 8003148:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800314c:	6013      	str	r3, [r2, #0]
 800314e:	4b6d      	ldr	r3, [pc, #436]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a6c      	ldr	r2, [pc, #432]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 8003154:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003158:	6013      	str	r3, [r2, #0]
 800315a:	e00b      	b.n	8003174 <HAL_RCC_OscConfig+0xb0>
 800315c:	4b69      	ldr	r3, [pc, #420]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a68      	ldr	r2, [pc, #416]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 8003162:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003166:	6013      	str	r3, [r2, #0]
 8003168:	4b66      	ldr	r3, [pc, #408]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a65      	ldr	r2, [pc, #404]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 800316e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003172:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d013      	beq.n	80031a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800317c:	f7ff fd2c 	bl	8002bd8 <HAL_GetTick>
 8003180:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003182:	e008      	b.n	8003196 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003184:	f7ff fd28 	bl	8002bd8 <HAL_GetTick>
 8003188:	4602      	mov	r2, r0
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	2b64      	cmp	r3, #100	@ 0x64
 8003190:	d901      	bls.n	8003196 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e207      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003196:	4b5b      	ldr	r3, [pc, #364]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d0f0      	beq.n	8003184 <HAL_RCC_OscConfig+0xc0>
 80031a2:	e014      	b.n	80031ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031a4:	f7ff fd18 	bl	8002bd8 <HAL_GetTick>
 80031a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031aa:	e008      	b.n	80031be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031ac:	f7ff fd14 	bl	8002bd8 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b64      	cmp	r3, #100	@ 0x64
 80031b8:	d901      	bls.n	80031be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e1f3      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031be:	4b51      	ldr	r3, [pc, #324]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d1f0      	bne.n	80031ac <HAL_RCC_OscConfig+0xe8>
 80031ca:	e000      	b.n	80031ce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d063      	beq.n	80032a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80031da:	4b4a      	ldr	r3, [pc, #296]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f003 030c 	and.w	r3, r3, #12
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d00b      	beq.n	80031fe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031e6:	4b47      	ldr	r3, [pc, #284]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80031ee:	2b08      	cmp	r3, #8
 80031f0:	d11c      	bne.n	800322c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031f2:	4b44      	ldr	r3, [pc, #272]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d116      	bne.n	800322c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031fe:	4b41      	ldr	r3, [pc, #260]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d005      	beq.n	8003216 <HAL_RCC_OscConfig+0x152>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	68db      	ldr	r3, [r3, #12]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d001      	beq.n	8003216 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e1c7      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003216:	4b3b      	ldr	r3, [pc, #236]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	691b      	ldr	r3, [r3, #16]
 8003222:	00db      	lsls	r3, r3, #3
 8003224:	4937      	ldr	r1, [pc, #220]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 8003226:	4313      	orrs	r3, r2
 8003228:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800322a:	e03a      	b.n	80032a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d020      	beq.n	8003276 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003234:	4b34      	ldr	r3, [pc, #208]	@ (8003308 <HAL_RCC_OscConfig+0x244>)
 8003236:	2201      	movs	r2, #1
 8003238:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800323a:	f7ff fccd 	bl	8002bd8 <HAL_GetTick>
 800323e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003240:	e008      	b.n	8003254 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003242:	f7ff fcc9 	bl	8002bd8 <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	2b02      	cmp	r3, #2
 800324e:	d901      	bls.n	8003254 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003250:	2303      	movs	r3, #3
 8003252:	e1a8      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003254:	4b2b      	ldr	r3, [pc, #172]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0302 	and.w	r3, r3, #2
 800325c:	2b00      	cmp	r3, #0
 800325e:	d0f0      	beq.n	8003242 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003260:	4b28      	ldr	r3, [pc, #160]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	691b      	ldr	r3, [r3, #16]
 800326c:	00db      	lsls	r3, r3, #3
 800326e:	4925      	ldr	r1, [pc, #148]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 8003270:	4313      	orrs	r3, r2
 8003272:	600b      	str	r3, [r1, #0]
 8003274:	e015      	b.n	80032a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003276:	4b24      	ldr	r3, [pc, #144]	@ (8003308 <HAL_RCC_OscConfig+0x244>)
 8003278:	2200      	movs	r2, #0
 800327a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800327c:	f7ff fcac 	bl	8002bd8 <HAL_GetTick>
 8003280:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003282:	e008      	b.n	8003296 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003284:	f7ff fca8 	bl	8002bd8 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b02      	cmp	r3, #2
 8003290:	d901      	bls.n	8003296 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	e187      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003296:	4b1b      	ldr	r3, [pc, #108]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0302 	and.w	r3, r3, #2
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d1f0      	bne.n	8003284 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0308 	and.w	r3, r3, #8
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d036      	beq.n	800331c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	695b      	ldr	r3, [r3, #20]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d016      	beq.n	80032e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032b6:	4b15      	ldr	r3, [pc, #84]	@ (800330c <HAL_RCC_OscConfig+0x248>)
 80032b8:	2201      	movs	r2, #1
 80032ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032bc:	f7ff fc8c 	bl	8002bd8 <HAL_GetTick>
 80032c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032c2:	e008      	b.n	80032d6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032c4:	f7ff fc88 	bl	8002bd8 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d901      	bls.n	80032d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e167      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003304 <HAL_RCC_OscConfig+0x240>)
 80032d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d0f0      	beq.n	80032c4 <HAL_RCC_OscConfig+0x200>
 80032e2:	e01b      	b.n	800331c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032e4:	4b09      	ldr	r3, [pc, #36]	@ (800330c <HAL_RCC_OscConfig+0x248>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032ea:	f7ff fc75 	bl	8002bd8 <HAL_GetTick>
 80032ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032f0:	e00e      	b.n	8003310 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032f2:	f7ff fc71 	bl	8002bd8 <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d907      	bls.n	8003310 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e150      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
 8003304:	40023800 	.word	0x40023800
 8003308:	42470000 	.word	0x42470000
 800330c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003310:	4b88      	ldr	r3, [pc, #544]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 8003312:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003314:	f003 0302 	and.w	r3, r3, #2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d1ea      	bne.n	80032f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0304 	and.w	r3, r3, #4
 8003324:	2b00      	cmp	r3, #0
 8003326:	f000 8097 	beq.w	8003458 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800332a:	2300      	movs	r3, #0
 800332c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800332e:	4b81      	ldr	r3, [pc, #516]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 8003330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003332:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10f      	bne.n	800335a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800333a:	2300      	movs	r3, #0
 800333c:	60bb      	str	r3, [r7, #8]
 800333e:	4b7d      	ldr	r3, [pc, #500]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 8003340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003342:	4a7c      	ldr	r2, [pc, #496]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 8003344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003348:	6413      	str	r3, [r2, #64]	@ 0x40
 800334a:	4b7a      	ldr	r3, [pc, #488]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 800334c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003352:	60bb      	str	r3, [r7, #8]
 8003354:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003356:	2301      	movs	r3, #1
 8003358:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800335a:	4b77      	ldr	r3, [pc, #476]	@ (8003538 <HAL_RCC_OscConfig+0x474>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003362:	2b00      	cmp	r3, #0
 8003364:	d118      	bne.n	8003398 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003366:	4b74      	ldr	r3, [pc, #464]	@ (8003538 <HAL_RCC_OscConfig+0x474>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a73      	ldr	r2, [pc, #460]	@ (8003538 <HAL_RCC_OscConfig+0x474>)
 800336c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003370:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003372:	f7ff fc31 	bl	8002bd8 <HAL_GetTick>
 8003376:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003378:	e008      	b.n	800338c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800337a:	f7ff fc2d 	bl	8002bd8 <HAL_GetTick>
 800337e:	4602      	mov	r2, r0
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	2b02      	cmp	r3, #2
 8003386:	d901      	bls.n	800338c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003388:	2303      	movs	r3, #3
 800338a:	e10c      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800338c:	4b6a      	ldr	r3, [pc, #424]	@ (8003538 <HAL_RCC_OscConfig+0x474>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003394:	2b00      	cmp	r3, #0
 8003396:	d0f0      	beq.n	800337a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	2b01      	cmp	r3, #1
 800339e:	d106      	bne.n	80033ae <HAL_RCC_OscConfig+0x2ea>
 80033a0:	4b64      	ldr	r3, [pc, #400]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 80033a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033a4:	4a63      	ldr	r2, [pc, #396]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 80033a6:	f043 0301 	orr.w	r3, r3, #1
 80033aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80033ac:	e01c      	b.n	80033e8 <HAL_RCC_OscConfig+0x324>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	2b05      	cmp	r3, #5
 80033b4:	d10c      	bne.n	80033d0 <HAL_RCC_OscConfig+0x30c>
 80033b6:	4b5f      	ldr	r3, [pc, #380]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 80033b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ba:	4a5e      	ldr	r2, [pc, #376]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 80033bc:	f043 0304 	orr.w	r3, r3, #4
 80033c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80033c2:	4b5c      	ldr	r3, [pc, #368]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 80033c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c6:	4a5b      	ldr	r2, [pc, #364]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 80033c8:	f043 0301 	orr.w	r3, r3, #1
 80033cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80033ce:	e00b      	b.n	80033e8 <HAL_RCC_OscConfig+0x324>
 80033d0:	4b58      	ldr	r3, [pc, #352]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 80033d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033d4:	4a57      	ldr	r2, [pc, #348]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 80033d6:	f023 0301 	bic.w	r3, r3, #1
 80033da:	6713      	str	r3, [r2, #112]	@ 0x70
 80033dc:	4b55      	ldr	r3, [pc, #340]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 80033de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033e0:	4a54      	ldr	r2, [pc, #336]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 80033e2:	f023 0304 	bic.w	r3, r3, #4
 80033e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d015      	beq.n	800341c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033f0:	f7ff fbf2 	bl	8002bd8 <HAL_GetTick>
 80033f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033f6:	e00a      	b.n	800340e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033f8:	f7ff fbee 	bl	8002bd8 <HAL_GetTick>
 80033fc:	4602      	mov	r2, r0
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003406:	4293      	cmp	r3, r2
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e0cb      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800340e:	4b49      	ldr	r3, [pc, #292]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 8003410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d0ee      	beq.n	80033f8 <HAL_RCC_OscConfig+0x334>
 800341a:	e014      	b.n	8003446 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800341c:	f7ff fbdc 	bl	8002bd8 <HAL_GetTick>
 8003420:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003422:	e00a      	b.n	800343a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003424:	f7ff fbd8 	bl	8002bd8 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003432:	4293      	cmp	r3, r2
 8003434:	d901      	bls.n	800343a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e0b5      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800343a:	4b3e      	ldr	r3, [pc, #248]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 800343c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800343e:	f003 0302 	and.w	r3, r3, #2
 8003442:	2b00      	cmp	r3, #0
 8003444:	d1ee      	bne.n	8003424 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003446:	7dfb      	ldrb	r3, [r7, #23]
 8003448:	2b01      	cmp	r3, #1
 800344a:	d105      	bne.n	8003458 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800344c:	4b39      	ldr	r3, [pc, #228]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 800344e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003450:	4a38      	ldr	r2, [pc, #224]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 8003452:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003456:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	699b      	ldr	r3, [r3, #24]
 800345c:	2b00      	cmp	r3, #0
 800345e:	f000 80a1 	beq.w	80035a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003462:	4b34      	ldr	r3, [pc, #208]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f003 030c 	and.w	r3, r3, #12
 800346a:	2b08      	cmp	r3, #8
 800346c:	d05c      	beq.n	8003528 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	699b      	ldr	r3, [r3, #24]
 8003472:	2b02      	cmp	r3, #2
 8003474:	d141      	bne.n	80034fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003476:	4b31      	ldr	r3, [pc, #196]	@ (800353c <HAL_RCC_OscConfig+0x478>)
 8003478:	2200      	movs	r2, #0
 800347a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800347c:	f7ff fbac 	bl	8002bd8 <HAL_GetTick>
 8003480:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003482:	e008      	b.n	8003496 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003484:	f7ff fba8 	bl	8002bd8 <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	2b02      	cmp	r3, #2
 8003490:	d901      	bls.n	8003496 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e087      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003496:	4b27      	ldr	r3, [pc, #156]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1f0      	bne.n	8003484 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	69da      	ldr	r2, [r3, #28]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a1b      	ldr	r3, [r3, #32]
 80034aa:	431a      	orrs	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b0:	019b      	lsls	r3, r3, #6
 80034b2:	431a      	orrs	r2, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b8:	085b      	lsrs	r3, r3, #1
 80034ba:	3b01      	subs	r3, #1
 80034bc:	041b      	lsls	r3, r3, #16
 80034be:	431a      	orrs	r2, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c4:	061b      	lsls	r3, r3, #24
 80034c6:	491b      	ldr	r1, [pc, #108]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034cc:	4b1b      	ldr	r3, [pc, #108]	@ (800353c <HAL_RCC_OscConfig+0x478>)
 80034ce:	2201      	movs	r2, #1
 80034d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d2:	f7ff fb81 	bl	8002bd8 <HAL_GetTick>
 80034d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034d8:	e008      	b.n	80034ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034da:	f7ff fb7d 	bl	8002bd8 <HAL_GetTick>
 80034de:	4602      	mov	r2, r0
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d901      	bls.n	80034ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e05c      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034ec:	4b11      	ldr	r3, [pc, #68]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d0f0      	beq.n	80034da <HAL_RCC_OscConfig+0x416>
 80034f8:	e054      	b.n	80035a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034fa:	4b10      	ldr	r3, [pc, #64]	@ (800353c <HAL_RCC_OscConfig+0x478>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003500:	f7ff fb6a 	bl	8002bd8 <HAL_GetTick>
 8003504:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003506:	e008      	b.n	800351a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003508:	f7ff fb66 	bl	8002bd8 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b02      	cmp	r3, #2
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e045      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800351a:	4b06      	ldr	r3, [pc, #24]	@ (8003534 <HAL_RCC_OscConfig+0x470>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d1f0      	bne.n	8003508 <HAL_RCC_OscConfig+0x444>
 8003526:	e03d      	b.n	80035a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	699b      	ldr	r3, [r3, #24]
 800352c:	2b01      	cmp	r3, #1
 800352e:	d107      	bne.n	8003540 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e038      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
 8003534:	40023800 	.word	0x40023800
 8003538:	40007000 	.word	0x40007000
 800353c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003540:	4b1b      	ldr	r3, [pc, #108]	@ (80035b0 <HAL_RCC_OscConfig+0x4ec>)
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	699b      	ldr	r3, [r3, #24]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d028      	beq.n	80035a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003558:	429a      	cmp	r2, r3
 800355a:	d121      	bne.n	80035a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003566:	429a      	cmp	r2, r3
 8003568:	d11a      	bne.n	80035a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800356a:	68fa      	ldr	r2, [r7, #12]
 800356c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003570:	4013      	ands	r3, r2
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003576:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003578:	4293      	cmp	r3, r2
 800357a:	d111      	bne.n	80035a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003586:	085b      	lsrs	r3, r3, #1
 8003588:	3b01      	subs	r3, #1
 800358a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800358c:	429a      	cmp	r2, r3
 800358e:	d107      	bne.n	80035a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800359a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800359c:	429a      	cmp	r2, r3
 800359e:	d001      	beq.n	80035a4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e000      	b.n	80035a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3718      	adds	r7, #24
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	40023800 	.word	0x40023800

080035b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d101      	bne.n	80035c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e0cc      	b.n	8003762 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035c8:	4b68      	ldr	r3, [pc, #416]	@ (800376c <HAL_RCC_ClockConfig+0x1b8>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0307 	and.w	r3, r3, #7
 80035d0:	683a      	ldr	r2, [r7, #0]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d90c      	bls.n	80035f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035d6:	4b65      	ldr	r3, [pc, #404]	@ (800376c <HAL_RCC_ClockConfig+0x1b8>)
 80035d8:	683a      	ldr	r2, [r7, #0]
 80035da:	b2d2      	uxtb	r2, r2
 80035dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035de:	4b63      	ldr	r3, [pc, #396]	@ (800376c <HAL_RCC_ClockConfig+0x1b8>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0307 	and.w	r3, r3, #7
 80035e6:	683a      	ldr	r2, [r7, #0]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d001      	beq.n	80035f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e0b8      	b.n	8003762 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0302 	and.w	r3, r3, #2
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d020      	beq.n	800363e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0304 	and.w	r3, r3, #4
 8003604:	2b00      	cmp	r3, #0
 8003606:	d005      	beq.n	8003614 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003608:	4b59      	ldr	r3, [pc, #356]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	4a58      	ldr	r2, [pc, #352]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 800360e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003612:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0308 	and.w	r3, r3, #8
 800361c:	2b00      	cmp	r3, #0
 800361e:	d005      	beq.n	800362c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003620:	4b53      	ldr	r3, [pc, #332]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	4a52      	ldr	r2, [pc, #328]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 8003626:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800362a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800362c:	4b50      	ldr	r3, [pc, #320]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	494d      	ldr	r1, [pc, #308]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 800363a:	4313      	orrs	r3, r2
 800363c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	2b00      	cmp	r3, #0
 8003648:	d044      	beq.n	80036d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	2b01      	cmp	r3, #1
 8003650:	d107      	bne.n	8003662 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003652:	4b47      	ldr	r3, [pc, #284]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d119      	bne.n	8003692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e07f      	b.n	8003762 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	2b02      	cmp	r3, #2
 8003668:	d003      	beq.n	8003672 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800366e:	2b03      	cmp	r3, #3
 8003670:	d107      	bne.n	8003682 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003672:	4b3f      	ldr	r3, [pc, #252]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d109      	bne.n	8003692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e06f      	b.n	8003762 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003682:	4b3b      	ldr	r3, [pc, #236]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0302 	and.w	r3, r3, #2
 800368a:	2b00      	cmp	r3, #0
 800368c:	d101      	bne.n	8003692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e067      	b.n	8003762 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003692:	4b37      	ldr	r3, [pc, #220]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f023 0203 	bic.w	r2, r3, #3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	4934      	ldr	r1, [pc, #208]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036a4:	f7ff fa98 	bl	8002bd8 <HAL_GetTick>
 80036a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036aa:	e00a      	b.n	80036c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036ac:	f7ff fa94 	bl	8002bd8 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d901      	bls.n	80036c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e04f      	b.n	8003762 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036c2:	4b2b      	ldr	r3, [pc, #172]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	f003 020c 	and.w	r2, r3, #12
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d1eb      	bne.n	80036ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036d4:	4b25      	ldr	r3, [pc, #148]	@ (800376c <HAL_RCC_ClockConfig+0x1b8>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0307 	and.w	r3, r3, #7
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d20c      	bcs.n	80036fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036e2:	4b22      	ldr	r3, [pc, #136]	@ (800376c <HAL_RCC_ClockConfig+0x1b8>)
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	b2d2      	uxtb	r2, r2
 80036e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ea:	4b20      	ldr	r3, [pc, #128]	@ (800376c <HAL_RCC_ClockConfig+0x1b8>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0307 	and.w	r3, r3, #7
 80036f2:	683a      	ldr	r2, [r7, #0]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d001      	beq.n	80036fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e032      	b.n	8003762 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0304 	and.w	r3, r3, #4
 8003704:	2b00      	cmp	r3, #0
 8003706:	d008      	beq.n	800371a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003708:	4b19      	ldr	r3, [pc, #100]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	4916      	ldr	r1, [pc, #88]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 8003716:	4313      	orrs	r3, r2
 8003718:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0308 	and.w	r3, r3, #8
 8003722:	2b00      	cmp	r3, #0
 8003724:	d009      	beq.n	800373a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003726:	4b12      	ldr	r3, [pc, #72]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	691b      	ldr	r3, [r3, #16]
 8003732:	00db      	lsls	r3, r3, #3
 8003734:	490e      	ldr	r1, [pc, #56]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 8003736:	4313      	orrs	r3, r2
 8003738:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800373a:	f000 f821 	bl	8003780 <HAL_RCC_GetSysClockFreq>
 800373e:	4602      	mov	r2, r0
 8003740:	4b0b      	ldr	r3, [pc, #44]	@ (8003770 <HAL_RCC_ClockConfig+0x1bc>)
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	091b      	lsrs	r3, r3, #4
 8003746:	f003 030f 	and.w	r3, r3, #15
 800374a:	490a      	ldr	r1, [pc, #40]	@ (8003774 <HAL_RCC_ClockConfig+0x1c0>)
 800374c:	5ccb      	ldrb	r3, [r1, r3]
 800374e:	fa22 f303 	lsr.w	r3, r2, r3
 8003752:	4a09      	ldr	r2, [pc, #36]	@ (8003778 <HAL_RCC_ClockConfig+0x1c4>)
 8003754:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003756:	4b09      	ldr	r3, [pc, #36]	@ (800377c <HAL_RCC_ClockConfig+0x1c8>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4618      	mov	r0, r3
 800375c:	f7ff f9f8 	bl	8002b50 <HAL_InitTick>

  return HAL_OK;
 8003760:	2300      	movs	r3, #0
}
 8003762:	4618      	mov	r0, r3
 8003764:	3710      	adds	r7, #16
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	40023c00 	.word	0x40023c00
 8003770:	40023800 	.word	0x40023800
 8003774:	08005498 	.word	0x08005498
 8003778:	20000004 	.word	0x20000004
 800377c:	20000008 	.word	0x20000008

08003780 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003780:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003784:	b094      	sub	sp, #80	@ 0x50
 8003786:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003788:	2300      	movs	r3, #0
 800378a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800378c:	2300      	movs	r3, #0
 800378e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003790:	2300      	movs	r3, #0
 8003792:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003794:	2300      	movs	r3, #0
 8003796:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003798:	4b79      	ldr	r3, [pc, #484]	@ (8003980 <HAL_RCC_GetSysClockFreq+0x200>)
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	f003 030c 	and.w	r3, r3, #12
 80037a0:	2b08      	cmp	r3, #8
 80037a2:	d00d      	beq.n	80037c0 <HAL_RCC_GetSysClockFreq+0x40>
 80037a4:	2b08      	cmp	r3, #8
 80037a6:	f200 80e1 	bhi.w	800396c <HAL_RCC_GetSysClockFreq+0x1ec>
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d002      	beq.n	80037b4 <HAL_RCC_GetSysClockFreq+0x34>
 80037ae:	2b04      	cmp	r3, #4
 80037b0:	d003      	beq.n	80037ba <HAL_RCC_GetSysClockFreq+0x3a>
 80037b2:	e0db      	b.n	800396c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037b4:	4b73      	ldr	r3, [pc, #460]	@ (8003984 <HAL_RCC_GetSysClockFreq+0x204>)
 80037b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037b8:	e0db      	b.n	8003972 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037ba:	4b73      	ldr	r3, [pc, #460]	@ (8003988 <HAL_RCC_GetSysClockFreq+0x208>)
 80037bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037be:	e0d8      	b.n	8003972 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037c0:	4b6f      	ldr	r3, [pc, #444]	@ (8003980 <HAL_RCC_GetSysClockFreq+0x200>)
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80037c8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037ca:	4b6d      	ldr	r3, [pc, #436]	@ (8003980 <HAL_RCC_GetSysClockFreq+0x200>)
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d063      	beq.n	800389e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037d6:	4b6a      	ldr	r3, [pc, #424]	@ (8003980 <HAL_RCC_GetSysClockFreq+0x200>)
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	099b      	lsrs	r3, r3, #6
 80037dc:	2200      	movs	r2, #0
 80037de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80037e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80037e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80037ea:	2300      	movs	r3, #0
 80037ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80037ee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80037f2:	4622      	mov	r2, r4
 80037f4:	462b      	mov	r3, r5
 80037f6:	f04f 0000 	mov.w	r0, #0
 80037fa:	f04f 0100 	mov.w	r1, #0
 80037fe:	0159      	lsls	r1, r3, #5
 8003800:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003804:	0150      	lsls	r0, r2, #5
 8003806:	4602      	mov	r2, r0
 8003808:	460b      	mov	r3, r1
 800380a:	4621      	mov	r1, r4
 800380c:	1a51      	subs	r1, r2, r1
 800380e:	6139      	str	r1, [r7, #16]
 8003810:	4629      	mov	r1, r5
 8003812:	eb63 0301 	sbc.w	r3, r3, r1
 8003816:	617b      	str	r3, [r7, #20]
 8003818:	f04f 0200 	mov.w	r2, #0
 800381c:	f04f 0300 	mov.w	r3, #0
 8003820:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003824:	4659      	mov	r1, fp
 8003826:	018b      	lsls	r3, r1, #6
 8003828:	4651      	mov	r1, sl
 800382a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800382e:	4651      	mov	r1, sl
 8003830:	018a      	lsls	r2, r1, #6
 8003832:	4651      	mov	r1, sl
 8003834:	ebb2 0801 	subs.w	r8, r2, r1
 8003838:	4659      	mov	r1, fp
 800383a:	eb63 0901 	sbc.w	r9, r3, r1
 800383e:	f04f 0200 	mov.w	r2, #0
 8003842:	f04f 0300 	mov.w	r3, #0
 8003846:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800384a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800384e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003852:	4690      	mov	r8, r2
 8003854:	4699      	mov	r9, r3
 8003856:	4623      	mov	r3, r4
 8003858:	eb18 0303 	adds.w	r3, r8, r3
 800385c:	60bb      	str	r3, [r7, #8]
 800385e:	462b      	mov	r3, r5
 8003860:	eb49 0303 	adc.w	r3, r9, r3
 8003864:	60fb      	str	r3, [r7, #12]
 8003866:	f04f 0200 	mov.w	r2, #0
 800386a:	f04f 0300 	mov.w	r3, #0
 800386e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003872:	4629      	mov	r1, r5
 8003874:	024b      	lsls	r3, r1, #9
 8003876:	4621      	mov	r1, r4
 8003878:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800387c:	4621      	mov	r1, r4
 800387e:	024a      	lsls	r2, r1, #9
 8003880:	4610      	mov	r0, r2
 8003882:	4619      	mov	r1, r3
 8003884:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003886:	2200      	movs	r2, #0
 8003888:	62bb      	str	r3, [r7, #40]	@ 0x28
 800388a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800388c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003890:	f7fc fcfe 	bl	8000290 <__aeabi_uldivmod>
 8003894:	4602      	mov	r2, r0
 8003896:	460b      	mov	r3, r1
 8003898:	4613      	mov	r3, r2
 800389a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800389c:	e058      	b.n	8003950 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800389e:	4b38      	ldr	r3, [pc, #224]	@ (8003980 <HAL_RCC_GetSysClockFreq+0x200>)
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	099b      	lsrs	r3, r3, #6
 80038a4:	2200      	movs	r2, #0
 80038a6:	4618      	mov	r0, r3
 80038a8:	4611      	mov	r1, r2
 80038aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80038ae:	623b      	str	r3, [r7, #32]
 80038b0:	2300      	movs	r3, #0
 80038b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80038b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80038b8:	4642      	mov	r2, r8
 80038ba:	464b      	mov	r3, r9
 80038bc:	f04f 0000 	mov.w	r0, #0
 80038c0:	f04f 0100 	mov.w	r1, #0
 80038c4:	0159      	lsls	r1, r3, #5
 80038c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038ca:	0150      	lsls	r0, r2, #5
 80038cc:	4602      	mov	r2, r0
 80038ce:	460b      	mov	r3, r1
 80038d0:	4641      	mov	r1, r8
 80038d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80038d6:	4649      	mov	r1, r9
 80038d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80038dc:	f04f 0200 	mov.w	r2, #0
 80038e0:	f04f 0300 	mov.w	r3, #0
 80038e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80038e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80038ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80038f0:	ebb2 040a 	subs.w	r4, r2, sl
 80038f4:	eb63 050b 	sbc.w	r5, r3, fp
 80038f8:	f04f 0200 	mov.w	r2, #0
 80038fc:	f04f 0300 	mov.w	r3, #0
 8003900:	00eb      	lsls	r3, r5, #3
 8003902:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003906:	00e2      	lsls	r2, r4, #3
 8003908:	4614      	mov	r4, r2
 800390a:	461d      	mov	r5, r3
 800390c:	4643      	mov	r3, r8
 800390e:	18e3      	adds	r3, r4, r3
 8003910:	603b      	str	r3, [r7, #0]
 8003912:	464b      	mov	r3, r9
 8003914:	eb45 0303 	adc.w	r3, r5, r3
 8003918:	607b      	str	r3, [r7, #4]
 800391a:	f04f 0200 	mov.w	r2, #0
 800391e:	f04f 0300 	mov.w	r3, #0
 8003922:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003926:	4629      	mov	r1, r5
 8003928:	028b      	lsls	r3, r1, #10
 800392a:	4621      	mov	r1, r4
 800392c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003930:	4621      	mov	r1, r4
 8003932:	028a      	lsls	r2, r1, #10
 8003934:	4610      	mov	r0, r2
 8003936:	4619      	mov	r1, r3
 8003938:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800393a:	2200      	movs	r2, #0
 800393c:	61bb      	str	r3, [r7, #24]
 800393e:	61fa      	str	r2, [r7, #28]
 8003940:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003944:	f7fc fca4 	bl	8000290 <__aeabi_uldivmod>
 8003948:	4602      	mov	r2, r0
 800394a:	460b      	mov	r3, r1
 800394c:	4613      	mov	r3, r2
 800394e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003950:	4b0b      	ldr	r3, [pc, #44]	@ (8003980 <HAL_RCC_GetSysClockFreq+0x200>)
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	0c1b      	lsrs	r3, r3, #16
 8003956:	f003 0303 	and.w	r3, r3, #3
 800395a:	3301      	adds	r3, #1
 800395c:	005b      	lsls	r3, r3, #1
 800395e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003960:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003962:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003964:	fbb2 f3f3 	udiv	r3, r2, r3
 8003968:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800396a:	e002      	b.n	8003972 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800396c:	4b05      	ldr	r3, [pc, #20]	@ (8003984 <HAL_RCC_GetSysClockFreq+0x204>)
 800396e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003970:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003972:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003974:	4618      	mov	r0, r3
 8003976:	3750      	adds	r7, #80	@ 0x50
 8003978:	46bd      	mov	sp, r7
 800397a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800397e:	bf00      	nop
 8003980:	40023800 	.word	0x40023800
 8003984:	00f42400 	.word	0x00f42400
 8003988:	007a1200 	.word	0x007a1200

0800398c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800398c:	b480      	push	{r7}
 800398e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003990:	4b03      	ldr	r3, [pc, #12]	@ (80039a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003992:	681b      	ldr	r3, [r3, #0]
}
 8003994:	4618      	mov	r0, r3
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	20000004 	.word	0x20000004

080039a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039a8:	f7ff fff0 	bl	800398c <HAL_RCC_GetHCLKFreq>
 80039ac:	4602      	mov	r2, r0
 80039ae:	4b05      	ldr	r3, [pc, #20]	@ (80039c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	0a9b      	lsrs	r3, r3, #10
 80039b4:	f003 0307 	and.w	r3, r3, #7
 80039b8:	4903      	ldr	r1, [pc, #12]	@ (80039c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039ba:	5ccb      	ldrb	r3, [r1, r3]
 80039bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	40023800 	.word	0x40023800
 80039c8:	080054a8 	.word	0x080054a8

080039cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039d0:	f7ff ffdc 	bl	800398c <HAL_RCC_GetHCLKFreq>
 80039d4:	4602      	mov	r2, r0
 80039d6:	4b05      	ldr	r3, [pc, #20]	@ (80039ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	0b5b      	lsrs	r3, r3, #13
 80039dc:	f003 0307 	and.w	r3, r3, #7
 80039e0:	4903      	ldr	r1, [pc, #12]	@ (80039f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039e2:	5ccb      	ldrb	r3, [r1, r3]
 80039e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	40023800 	.word	0x40023800
 80039f0:	080054a8 	.word	0x080054a8

080039f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d101      	bne.n	8003a06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e07b      	b.n	8003afe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d108      	bne.n	8003a20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a16:	d009      	beq.n	8003a2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	61da      	str	r2, [r3, #28]
 8003a1e:	e005      	b.n	8003a2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d106      	bne.n	8003a4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f7fe fe8a 	bl	8002760 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2202      	movs	r2, #2
 8003a50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a62:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003a74:	431a      	orrs	r2, r3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	691b      	ldr	r3, [r3, #16]
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	431a      	orrs	r2, r3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	431a      	orrs	r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a9c:	431a      	orrs	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	69db      	ldr	r3, [r3, #28]
 8003aa2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003aa6:	431a      	orrs	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
 8003aac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ab0:	ea42 0103 	orr.w	r1, r2, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ab8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	699b      	ldr	r3, [r3, #24]
 8003ac8:	0c1b      	lsrs	r3, r3, #16
 8003aca:	f003 0104 	and.w	r1, r3, #4
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad2:	f003 0210 	and.w	r2, r3, #16
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	69da      	ldr	r2, [r3, #28]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003aec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3708      	adds	r7, #8
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}

08003b06 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b06:	b580      	push	{r7, lr}
 8003b08:	b082      	sub	sp, #8
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d101      	bne.n	8003b18 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e042      	b.n	8003b9e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d106      	bne.n	8003b32 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f7fe fe97 	bl	8002860 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2224      	movs	r2, #36	@ 0x24
 8003b36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68da      	ldr	r2, [r3, #12]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b48:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f000 f972 	bl	8003e34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	691a      	ldr	r2, [r3, #16]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b5e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695a      	ldr	r2, [r3, #20]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b6e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	68da      	ldr	r2, [r3, #12]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b7e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2220      	movs	r2, #32
 8003b8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2220      	movs	r2, #32
 8003b92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003b9c:	2300      	movs	r3, #0
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b08a      	sub	sp, #40	@ 0x28
 8003baa:	af02      	add	r7, sp, #8
 8003bac:	60f8      	str	r0, [r7, #12]
 8003bae:	60b9      	str	r1, [r7, #8]
 8003bb0:	603b      	str	r3, [r7, #0]
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b20      	cmp	r3, #32
 8003bc4:	d175      	bne.n	8003cb2 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d002      	beq.n	8003bd2 <HAL_UART_Transmit+0x2c>
 8003bcc:	88fb      	ldrh	r3, [r7, #6]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d101      	bne.n	8003bd6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e06e      	b.n	8003cb4 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2221      	movs	r2, #33	@ 0x21
 8003be0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003be4:	f7fe fff8 	bl	8002bd8 <HAL_GetTick>
 8003be8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	88fa      	ldrh	r2, [r7, #6]
 8003bee:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	88fa      	ldrh	r2, [r7, #6]
 8003bf4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bfe:	d108      	bne.n	8003c12 <HAL_UART_Transmit+0x6c>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	691b      	ldr	r3, [r3, #16]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d104      	bne.n	8003c12 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	61bb      	str	r3, [r7, #24]
 8003c10:	e003      	b.n	8003c1a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c16:	2300      	movs	r3, #0
 8003c18:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c1a:	e02e      	b.n	8003c7a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	9300      	str	r3, [sp, #0]
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	2200      	movs	r2, #0
 8003c24:	2180      	movs	r1, #128	@ 0x80
 8003c26:	68f8      	ldr	r0, [r7, #12]
 8003c28:	f000 f848 	bl	8003cbc <UART_WaitOnFlagUntilTimeout>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d005      	beq.n	8003c3e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2220      	movs	r2, #32
 8003c36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e03a      	b.n	8003cb4 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d10b      	bne.n	8003c5c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	881b      	ldrh	r3, [r3, #0]
 8003c48:	461a      	mov	r2, r3
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c52:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	3302      	adds	r3, #2
 8003c58:	61bb      	str	r3, [r7, #24]
 8003c5a:	e007      	b.n	8003c6c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	781a      	ldrb	r2, [r3, #0]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	3301      	adds	r3, #1
 8003c6a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	3b01      	subs	r3, #1
 8003c74:	b29a      	uxth	r2, r3
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d1cb      	bne.n	8003c1c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	9300      	str	r3, [sp, #0]
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	2140      	movs	r1, #64	@ 0x40
 8003c8e:	68f8      	ldr	r0, [r7, #12]
 8003c90:	f000 f814 	bl	8003cbc <UART_WaitOnFlagUntilTimeout>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d005      	beq.n	8003ca6 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2220      	movs	r2, #32
 8003c9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e006      	b.n	8003cb4 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2220      	movs	r2, #32
 8003caa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	e000      	b.n	8003cb4 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003cb2:	2302      	movs	r3, #2
  }
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3720      	adds	r7, #32
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b086      	sub	sp, #24
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	603b      	str	r3, [r7, #0]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ccc:	e03b      	b.n	8003d46 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cce:	6a3b      	ldr	r3, [r7, #32]
 8003cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd4:	d037      	beq.n	8003d46 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cd6:	f7fe ff7f 	bl	8002bd8 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	6a3a      	ldr	r2, [r7, #32]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d302      	bcc.n	8003cec <UART_WaitOnFlagUntilTimeout+0x30>
 8003ce6:	6a3b      	ldr	r3, [r7, #32]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d101      	bne.n	8003cf0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e03a      	b.n	8003d66 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	f003 0304 	and.w	r3, r3, #4
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d023      	beq.n	8003d46 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	2b80      	cmp	r3, #128	@ 0x80
 8003d02:	d020      	beq.n	8003d46 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	2b40      	cmp	r3, #64	@ 0x40
 8003d08:	d01d      	beq.n	8003d46 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0308 	and.w	r3, r3, #8
 8003d14:	2b08      	cmp	r3, #8
 8003d16:	d116      	bne.n	8003d46 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003d18:	2300      	movs	r3, #0
 8003d1a:	617b      	str	r3, [r7, #20]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	617b      	str	r3, [r7, #20]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	617b      	str	r3, [r7, #20]
 8003d2c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d2e:	68f8      	ldr	r0, [r7, #12]
 8003d30:	f000 f81d 	bl	8003d6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2208      	movs	r2, #8
 8003d38:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e00f      	b.n	8003d66 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	4013      	ands	r3, r2
 8003d50:	68ba      	ldr	r2, [r7, #8]
 8003d52:	429a      	cmp	r2, r3
 8003d54:	bf0c      	ite	eq
 8003d56:	2301      	moveq	r3, #1
 8003d58:	2300      	movne	r3, #0
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	79fb      	ldrb	r3, [r7, #7]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d0b4      	beq.n	8003cce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3718      	adds	r7, #24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d6e:	b480      	push	{r7}
 8003d70:	b095      	sub	sp, #84	@ 0x54
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	330c      	adds	r3, #12
 8003d7c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d80:	e853 3f00 	ldrex	r3, [r3]
 8003d84:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	330c      	adds	r3, #12
 8003d94:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d96:	643a      	str	r2, [r7, #64]	@ 0x40
 8003d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d9a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d9c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d9e:	e841 2300 	strex	r3, r2, [r1]
 8003da2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d1e5      	bne.n	8003d76 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	3314      	adds	r3, #20
 8003db0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db2:	6a3b      	ldr	r3, [r7, #32]
 8003db4:	e853 3f00 	ldrex	r3, [r3]
 8003db8:	61fb      	str	r3, [r7, #28]
   return(result);
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	f023 0301 	bic.w	r3, r3, #1
 8003dc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	3314      	adds	r3, #20
 8003dc8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003dca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003dd2:	e841 2300 	strex	r3, r2, [r1]
 8003dd6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d1e5      	bne.n	8003daa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d119      	bne.n	8003e1a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	330c      	adds	r3, #12
 8003dec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	e853 3f00 	ldrex	r3, [r3]
 8003df4:	60bb      	str	r3, [r7, #8]
   return(result);
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	f023 0310 	bic.w	r3, r3, #16
 8003dfc:	647b      	str	r3, [r7, #68]	@ 0x44
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	330c      	adds	r3, #12
 8003e04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e06:	61ba      	str	r2, [r7, #24]
 8003e08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e0a:	6979      	ldr	r1, [r7, #20]
 8003e0c:	69ba      	ldr	r2, [r7, #24]
 8003e0e:	e841 2300 	strex	r3, r2, [r1]
 8003e12:	613b      	str	r3, [r7, #16]
   return(result);
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d1e5      	bne.n	8003de6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2220      	movs	r2, #32
 8003e1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003e28:	bf00      	nop
 8003e2a:	3754      	adds	r7, #84	@ 0x54
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e38:	b0c0      	sub	sp, #256	@ 0x100
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e50:	68d9      	ldr	r1, [r3, #12]
 8003e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	ea40 0301 	orr.w	r3, r0, r1
 8003e5c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e62:	689a      	ldr	r2, [r3, #8]
 8003e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e68:	691b      	ldr	r3, [r3, #16]
 8003e6a:	431a      	orrs	r2, r3
 8003e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e70:	695b      	ldr	r3, [r3, #20]
 8003e72:	431a      	orrs	r2, r3
 8003e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e78:	69db      	ldr	r3, [r3, #28]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003e8c:	f021 010c 	bic.w	r1, r1, #12
 8003e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003e9a:	430b      	orrs	r3, r1
 8003e9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eae:	6999      	ldr	r1, [r3, #24]
 8003eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	ea40 0301 	orr.w	r3, r0, r1
 8003eba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	4b8f      	ldr	r3, [pc, #572]	@ (8004100 <UART_SetConfig+0x2cc>)
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d005      	beq.n	8003ed4 <UART_SetConfig+0xa0>
 8003ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	4b8d      	ldr	r3, [pc, #564]	@ (8004104 <UART_SetConfig+0x2d0>)
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d104      	bne.n	8003ede <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ed4:	f7ff fd7a 	bl	80039cc <HAL_RCC_GetPCLK2Freq>
 8003ed8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003edc:	e003      	b.n	8003ee6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ede:	f7ff fd61 	bl	80039a4 <HAL_RCC_GetPCLK1Freq>
 8003ee2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eea:	69db      	ldr	r3, [r3, #28]
 8003eec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ef0:	f040 810c 	bne.w	800410c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ef4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003efe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003f02:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003f06:	4622      	mov	r2, r4
 8003f08:	462b      	mov	r3, r5
 8003f0a:	1891      	adds	r1, r2, r2
 8003f0c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003f0e:	415b      	adcs	r3, r3
 8003f10:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f12:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003f16:	4621      	mov	r1, r4
 8003f18:	eb12 0801 	adds.w	r8, r2, r1
 8003f1c:	4629      	mov	r1, r5
 8003f1e:	eb43 0901 	adc.w	r9, r3, r1
 8003f22:	f04f 0200 	mov.w	r2, #0
 8003f26:	f04f 0300 	mov.w	r3, #0
 8003f2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f36:	4690      	mov	r8, r2
 8003f38:	4699      	mov	r9, r3
 8003f3a:	4623      	mov	r3, r4
 8003f3c:	eb18 0303 	adds.w	r3, r8, r3
 8003f40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003f44:	462b      	mov	r3, r5
 8003f46:	eb49 0303 	adc.w	r3, r9, r3
 8003f4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003f5a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003f5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003f62:	460b      	mov	r3, r1
 8003f64:	18db      	adds	r3, r3, r3
 8003f66:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f68:	4613      	mov	r3, r2
 8003f6a:	eb42 0303 	adc.w	r3, r2, r3
 8003f6e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f70:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003f74:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003f78:	f7fc f98a 	bl	8000290 <__aeabi_uldivmod>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	460b      	mov	r3, r1
 8003f80:	4b61      	ldr	r3, [pc, #388]	@ (8004108 <UART_SetConfig+0x2d4>)
 8003f82:	fba3 2302 	umull	r2, r3, r3, r2
 8003f86:	095b      	lsrs	r3, r3, #5
 8003f88:	011c      	lsls	r4, r3, #4
 8003f8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f94:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003f98:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003f9c:	4642      	mov	r2, r8
 8003f9e:	464b      	mov	r3, r9
 8003fa0:	1891      	adds	r1, r2, r2
 8003fa2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003fa4:	415b      	adcs	r3, r3
 8003fa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fa8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003fac:	4641      	mov	r1, r8
 8003fae:	eb12 0a01 	adds.w	sl, r2, r1
 8003fb2:	4649      	mov	r1, r9
 8003fb4:	eb43 0b01 	adc.w	fp, r3, r1
 8003fb8:	f04f 0200 	mov.w	r2, #0
 8003fbc:	f04f 0300 	mov.w	r3, #0
 8003fc0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003fc4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003fc8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fcc:	4692      	mov	sl, r2
 8003fce:	469b      	mov	fp, r3
 8003fd0:	4643      	mov	r3, r8
 8003fd2:	eb1a 0303 	adds.w	r3, sl, r3
 8003fd6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003fda:	464b      	mov	r3, r9
 8003fdc:	eb4b 0303 	adc.w	r3, fp, r3
 8003fe0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ff0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003ff4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	18db      	adds	r3, r3, r3
 8003ffc:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ffe:	4613      	mov	r3, r2
 8004000:	eb42 0303 	adc.w	r3, r2, r3
 8004004:	647b      	str	r3, [r7, #68]	@ 0x44
 8004006:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800400a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800400e:	f7fc f93f 	bl	8000290 <__aeabi_uldivmod>
 8004012:	4602      	mov	r2, r0
 8004014:	460b      	mov	r3, r1
 8004016:	4611      	mov	r1, r2
 8004018:	4b3b      	ldr	r3, [pc, #236]	@ (8004108 <UART_SetConfig+0x2d4>)
 800401a:	fba3 2301 	umull	r2, r3, r3, r1
 800401e:	095b      	lsrs	r3, r3, #5
 8004020:	2264      	movs	r2, #100	@ 0x64
 8004022:	fb02 f303 	mul.w	r3, r2, r3
 8004026:	1acb      	subs	r3, r1, r3
 8004028:	00db      	lsls	r3, r3, #3
 800402a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800402e:	4b36      	ldr	r3, [pc, #216]	@ (8004108 <UART_SetConfig+0x2d4>)
 8004030:	fba3 2302 	umull	r2, r3, r3, r2
 8004034:	095b      	lsrs	r3, r3, #5
 8004036:	005b      	lsls	r3, r3, #1
 8004038:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800403c:	441c      	add	r4, r3
 800403e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004042:	2200      	movs	r2, #0
 8004044:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004048:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800404c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004050:	4642      	mov	r2, r8
 8004052:	464b      	mov	r3, r9
 8004054:	1891      	adds	r1, r2, r2
 8004056:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004058:	415b      	adcs	r3, r3
 800405a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800405c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004060:	4641      	mov	r1, r8
 8004062:	1851      	adds	r1, r2, r1
 8004064:	6339      	str	r1, [r7, #48]	@ 0x30
 8004066:	4649      	mov	r1, r9
 8004068:	414b      	adcs	r3, r1
 800406a:	637b      	str	r3, [r7, #52]	@ 0x34
 800406c:	f04f 0200 	mov.w	r2, #0
 8004070:	f04f 0300 	mov.w	r3, #0
 8004074:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004078:	4659      	mov	r1, fp
 800407a:	00cb      	lsls	r3, r1, #3
 800407c:	4651      	mov	r1, sl
 800407e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004082:	4651      	mov	r1, sl
 8004084:	00ca      	lsls	r2, r1, #3
 8004086:	4610      	mov	r0, r2
 8004088:	4619      	mov	r1, r3
 800408a:	4603      	mov	r3, r0
 800408c:	4642      	mov	r2, r8
 800408e:	189b      	adds	r3, r3, r2
 8004090:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004094:	464b      	mov	r3, r9
 8004096:	460a      	mov	r2, r1
 8004098:	eb42 0303 	adc.w	r3, r2, r3
 800409c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80040a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80040ac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80040b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80040b4:	460b      	mov	r3, r1
 80040b6:	18db      	adds	r3, r3, r3
 80040b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040ba:	4613      	mov	r3, r2
 80040bc:	eb42 0303 	adc.w	r3, r2, r3
 80040c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80040c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80040ca:	f7fc f8e1 	bl	8000290 <__aeabi_uldivmod>
 80040ce:	4602      	mov	r2, r0
 80040d0:	460b      	mov	r3, r1
 80040d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004108 <UART_SetConfig+0x2d4>)
 80040d4:	fba3 1302 	umull	r1, r3, r3, r2
 80040d8:	095b      	lsrs	r3, r3, #5
 80040da:	2164      	movs	r1, #100	@ 0x64
 80040dc:	fb01 f303 	mul.w	r3, r1, r3
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	00db      	lsls	r3, r3, #3
 80040e4:	3332      	adds	r3, #50	@ 0x32
 80040e6:	4a08      	ldr	r2, [pc, #32]	@ (8004108 <UART_SetConfig+0x2d4>)
 80040e8:	fba2 2303 	umull	r2, r3, r2, r3
 80040ec:	095b      	lsrs	r3, r3, #5
 80040ee:	f003 0207 	and.w	r2, r3, #7
 80040f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4422      	add	r2, r4
 80040fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040fc:	e106      	b.n	800430c <UART_SetConfig+0x4d8>
 80040fe:	bf00      	nop
 8004100:	40011000 	.word	0x40011000
 8004104:	40011400 	.word	0x40011400
 8004108:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800410c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004110:	2200      	movs	r2, #0
 8004112:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004116:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800411a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800411e:	4642      	mov	r2, r8
 8004120:	464b      	mov	r3, r9
 8004122:	1891      	adds	r1, r2, r2
 8004124:	6239      	str	r1, [r7, #32]
 8004126:	415b      	adcs	r3, r3
 8004128:	627b      	str	r3, [r7, #36]	@ 0x24
 800412a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800412e:	4641      	mov	r1, r8
 8004130:	1854      	adds	r4, r2, r1
 8004132:	4649      	mov	r1, r9
 8004134:	eb43 0501 	adc.w	r5, r3, r1
 8004138:	f04f 0200 	mov.w	r2, #0
 800413c:	f04f 0300 	mov.w	r3, #0
 8004140:	00eb      	lsls	r3, r5, #3
 8004142:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004146:	00e2      	lsls	r2, r4, #3
 8004148:	4614      	mov	r4, r2
 800414a:	461d      	mov	r5, r3
 800414c:	4643      	mov	r3, r8
 800414e:	18e3      	adds	r3, r4, r3
 8004150:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004154:	464b      	mov	r3, r9
 8004156:	eb45 0303 	adc.w	r3, r5, r3
 800415a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800415e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800416a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800416e:	f04f 0200 	mov.w	r2, #0
 8004172:	f04f 0300 	mov.w	r3, #0
 8004176:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800417a:	4629      	mov	r1, r5
 800417c:	008b      	lsls	r3, r1, #2
 800417e:	4621      	mov	r1, r4
 8004180:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004184:	4621      	mov	r1, r4
 8004186:	008a      	lsls	r2, r1, #2
 8004188:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800418c:	f7fc f880 	bl	8000290 <__aeabi_uldivmod>
 8004190:	4602      	mov	r2, r0
 8004192:	460b      	mov	r3, r1
 8004194:	4b60      	ldr	r3, [pc, #384]	@ (8004318 <UART_SetConfig+0x4e4>)
 8004196:	fba3 2302 	umull	r2, r3, r3, r2
 800419a:	095b      	lsrs	r3, r3, #5
 800419c:	011c      	lsls	r4, r3, #4
 800419e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041a2:	2200      	movs	r2, #0
 80041a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80041a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80041ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80041b0:	4642      	mov	r2, r8
 80041b2:	464b      	mov	r3, r9
 80041b4:	1891      	adds	r1, r2, r2
 80041b6:	61b9      	str	r1, [r7, #24]
 80041b8:	415b      	adcs	r3, r3
 80041ba:	61fb      	str	r3, [r7, #28]
 80041bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041c0:	4641      	mov	r1, r8
 80041c2:	1851      	adds	r1, r2, r1
 80041c4:	6139      	str	r1, [r7, #16]
 80041c6:	4649      	mov	r1, r9
 80041c8:	414b      	adcs	r3, r1
 80041ca:	617b      	str	r3, [r7, #20]
 80041cc:	f04f 0200 	mov.w	r2, #0
 80041d0:	f04f 0300 	mov.w	r3, #0
 80041d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80041d8:	4659      	mov	r1, fp
 80041da:	00cb      	lsls	r3, r1, #3
 80041dc:	4651      	mov	r1, sl
 80041de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041e2:	4651      	mov	r1, sl
 80041e4:	00ca      	lsls	r2, r1, #3
 80041e6:	4610      	mov	r0, r2
 80041e8:	4619      	mov	r1, r3
 80041ea:	4603      	mov	r3, r0
 80041ec:	4642      	mov	r2, r8
 80041ee:	189b      	adds	r3, r3, r2
 80041f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80041f4:	464b      	mov	r3, r9
 80041f6:	460a      	mov	r2, r1
 80041f8:	eb42 0303 	adc.w	r3, r2, r3
 80041fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	67bb      	str	r3, [r7, #120]	@ 0x78
 800420a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800420c:	f04f 0200 	mov.w	r2, #0
 8004210:	f04f 0300 	mov.w	r3, #0
 8004214:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004218:	4649      	mov	r1, r9
 800421a:	008b      	lsls	r3, r1, #2
 800421c:	4641      	mov	r1, r8
 800421e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004222:	4641      	mov	r1, r8
 8004224:	008a      	lsls	r2, r1, #2
 8004226:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800422a:	f7fc f831 	bl	8000290 <__aeabi_uldivmod>
 800422e:	4602      	mov	r2, r0
 8004230:	460b      	mov	r3, r1
 8004232:	4611      	mov	r1, r2
 8004234:	4b38      	ldr	r3, [pc, #224]	@ (8004318 <UART_SetConfig+0x4e4>)
 8004236:	fba3 2301 	umull	r2, r3, r3, r1
 800423a:	095b      	lsrs	r3, r3, #5
 800423c:	2264      	movs	r2, #100	@ 0x64
 800423e:	fb02 f303 	mul.w	r3, r2, r3
 8004242:	1acb      	subs	r3, r1, r3
 8004244:	011b      	lsls	r3, r3, #4
 8004246:	3332      	adds	r3, #50	@ 0x32
 8004248:	4a33      	ldr	r2, [pc, #204]	@ (8004318 <UART_SetConfig+0x4e4>)
 800424a:	fba2 2303 	umull	r2, r3, r2, r3
 800424e:	095b      	lsrs	r3, r3, #5
 8004250:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004254:	441c      	add	r4, r3
 8004256:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800425a:	2200      	movs	r2, #0
 800425c:	673b      	str	r3, [r7, #112]	@ 0x70
 800425e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004260:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004264:	4642      	mov	r2, r8
 8004266:	464b      	mov	r3, r9
 8004268:	1891      	adds	r1, r2, r2
 800426a:	60b9      	str	r1, [r7, #8]
 800426c:	415b      	adcs	r3, r3
 800426e:	60fb      	str	r3, [r7, #12]
 8004270:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004274:	4641      	mov	r1, r8
 8004276:	1851      	adds	r1, r2, r1
 8004278:	6039      	str	r1, [r7, #0]
 800427a:	4649      	mov	r1, r9
 800427c:	414b      	adcs	r3, r1
 800427e:	607b      	str	r3, [r7, #4]
 8004280:	f04f 0200 	mov.w	r2, #0
 8004284:	f04f 0300 	mov.w	r3, #0
 8004288:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800428c:	4659      	mov	r1, fp
 800428e:	00cb      	lsls	r3, r1, #3
 8004290:	4651      	mov	r1, sl
 8004292:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004296:	4651      	mov	r1, sl
 8004298:	00ca      	lsls	r2, r1, #3
 800429a:	4610      	mov	r0, r2
 800429c:	4619      	mov	r1, r3
 800429e:	4603      	mov	r3, r0
 80042a0:	4642      	mov	r2, r8
 80042a2:	189b      	adds	r3, r3, r2
 80042a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80042a6:	464b      	mov	r3, r9
 80042a8:	460a      	mov	r2, r1
 80042aa:	eb42 0303 	adc.w	r3, r2, r3
 80042ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80042b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	2200      	movs	r2, #0
 80042b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80042ba:	667a      	str	r2, [r7, #100]	@ 0x64
 80042bc:	f04f 0200 	mov.w	r2, #0
 80042c0:	f04f 0300 	mov.w	r3, #0
 80042c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80042c8:	4649      	mov	r1, r9
 80042ca:	008b      	lsls	r3, r1, #2
 80042cc:	4641      	mov	r1, r8
 80042ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042d2:	4641      	mov	r1, r8
 80042d4:	008a      	lsls	r2, r1, #2
 80042d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80042da:	f7fb ffd9 	bl	8000290 <__aeabi_uldivmod>
 80042de:	4602      	mov	r2, r0
 80042e0:	460b      	mov	r3, r1
 80042e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004318 <UART_SetConfig+0x4e4>)
 80042e4:	fba3 1302 	umull	r1, r3, r3, r2
 80042e8:	095b      	lsrs	r3, r3, #5
 80042ea:	2164      	movs	r1, #100	@ 0x64
 80042ec:	fb01 f303 	mul.w	r3, r1, r3
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	011b      	lsls	r3, r3, #4
 80042f4:	3332      	adds	r3, #50	@ 0x32
 80042f6:	4a08      	ldr	r2, [pc, #32]	@ (8004318 <UART_SetConfig+0x4e4>)
 80042f8:	fba2 2303 	umull	r2, r3, r2, r3
 80042fc:	095b      	lsrs	r3, r3, #5
 80042fe:	f003 020f 	and.w	r2, r3, #15
 8004302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4422      	add	r2, r4
 800430a:	609a      	str	r2, [r3, #8]
}
 800430c:	bf00      	nop
 800430e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004312:	46bd      	mov	sp, r7
 8004314:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004318:	51eb851f 	.word	0x51eb851f

0800431c <std>:
 800431c:	2300      	movs	r3, #0
 800431e:	b510      	push	{r4, lr}
 8004320:	4604      	mov	r4, r0
 8004322:	e9c0 3300 	strd	r3, r3, [r0]
 8004326:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800432a:	6083      	str	r3, [r0, #8]
 800432c:	8181      	strh	r1, [r0, #12]
 800432e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004330:	81c2      	strh	r2, [r0, #14]
 8004332:	6183      	str	r3, [r0, #24]
 8004334:	4619      	mov	r1, r3
 8004336:	2208      	movs	r2, #8
 8004338:	305c      	adds	r0, #92	@ 0x5c
 800433a:	f000 f9f9 	bl	8004730 <memset>
 800433e:	4b0d      	ldr	r3, [pc, #52]	@ (8004374 <std+0x58>)
 8004340:	6263      	str	r3, [r4, #36]	@ 0x24
 8004342:	4b0d      	ldr	r3, [pc, #52]	@ (8004378 <std+0x5c>)
 8004344:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004346:	4b0d      	ldr	r3, [pc, #52]	@ (800437c <std+0x60>)
 8004348:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800434a:	4b0d      	ldr	r3, [pc, #52]	@ (8004380 <std+0x64>)
 800434c:	6323      	str	r3, [r4, #48]	@ 0x30
 800434e:	4b0d      	ldr	r3, [pc, #52]	@ (8004384 <std+0x68>)
 8004350:	6224      	str	r4, [r4, #32]
 8004352:	429c      	cmp	r4, r3
 8004354:	d006      	beq.n	8004364 <std+0x48>
 8004356:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800435a:	4294      	cmp	r4, r2
 800435c:	d002      	beq.n	8004364 <std+0x48>
 800435e:	33d0      	adds	r3, #208	@ 0xd0
 8004360:	429c      	cmp	r4, r3
 8004362:	d105      	bne.n	8004370 <std+0x54>
 8004364:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004368:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800436c:	f000 ba58 	b.w	8004820 <__retarget_lock_init_recursive>
 8004370:	bd10      	pop	{r4, pc}
 8004372:	bf00      	nop
 8004374:	08004581 	.word	0x08004581
 8004378:	080045a3 	.word	0x080045a3
 800437c:	080045db 	.word	0x080045db
 8004380:	080045ff 	.word	0x080045ff
 8004384:	20000164 	.word	0x20000164

08004388 <stdio_exit_handler>:
 8004388:	4a02      	ldr	r2, [pc, #8]	@ (8004394 <stdio_exit_handler+0xc>)
 800438a:	4903      	ldr	r1, [pc, #12]	@ (8004398 <stdio_exit_handler+0x10>)
 800438c:	4803      	ldr	r0, [pc, #12]	@ (800439c <stdio_exit_handler+0x14>)
 800438e:	f000 b869 	b.w	8004464 <_fwalk_sglue>
 8004392:	bf00      	nop
 8004394:	20000010 	.word	0x20000010
 8004398:	080050c1 	.word	0x080050c1
 800439c:	20000020 	.word	0x20000020

080043a0 <cleanup_stdio>:
 80043a0:	6841      	ldr	r1, [r0, #4]
 80043a2:	4b0c      	ldr	r3, [pc, #48]	@ (80043d4 <cleanup_stdio+0x34>)
 80043a4:	4299      	cmp	r1, r3
 80043a6:	b510      	push	{r4, lr}
 80043a8:	4604      	mov	r4, r0
 80043aa:	d001      	beq.n	80043b0 <cleanup_stdio+0x10>
 80043ac:	f000 fe88 	bl	80050c0 <_fflush_r>
 80043b0:	68a1      	ldr	r1, [r4, #8]
 80043b2:	4b09      	ldr	r3, [pc, #36]	@ (80043d8 <cleanup_stdio+0x38>)
 80043b4:	4299      	cmp	r1, r3
 80043b6:	d002      	beq.n	80043be <cleanup_stdio+0x1e>
 80043b8:	4620      	mov	r0, r4
 80043ba:	f000 fe81 	bl	80050c0 <_fflush_r>
 80043be:	68e1      	ldr	r1, [r4, #12]
 80043c0:	4b06      	ldr	r3, [pc, #24]	@ (80043dc <cleanup_stdio+0x3c>)
 80043c2:	4299      	cmp	r1, r3
 80043c4:	d004      	beq.n	80043d0 <cleanup_stdio+0x30>
 80043c6:	4620      	mov	r0, r4
 80043c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043cc:	f000 be78 	b.w	80050c0 <_fflush_r>
 80043d0:	bd10      	pop	{r4, pc}
 80043d2:	bf00      	nop
 80043d4:	20000164 	.word	0x20000164
 80043d8:	200001cc 	.word	0x200001cc
 80043dc:	20000234 	.word	0x20000234

080043e0 <global_stdio_init.part.0>:
 80043e0:	b510      	push	{r4, lr}
 80043e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004410 <global_stdio_init.part.0+0x30>)
 80043e4:	4c0b      	ldr	r4, [pc, #44]	@ (8004414 <global_stdio_init.part.0+0x34>)
 80043e6:	4a0c      	ldr	r2, [pc, #48]	@ (8004418 <global_stdio_init.part.0+0x38>)
 80043e8:	601a      	str	r2, [r3, #0]
 80043ea:	4620      	mov	r0, r4
 80043ec:	2200      	movs	r2, #0
 80043ee:	2104      	movs	r1, #4
 80043f0:	f7ff ff94 	bl	800431c <std>
 80043f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80043f8:	2201      	movs	r2, #1
 80043fa:	2109      	movs	r1, #9
 80043fc:	f7ff ff8e 	bl	800431c <std>
 8004400:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004404:	2202      	movs	r2, #2
 8004406:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800440a:	2112      	movs	r1, #18
 800440c:	f7ff bf86 	b.w	800431c <std>
 8004410:	2000029c 	.word	0x2000029c
 8004414:	20000164 	.word	0x20000164
 8004418:	08004389 	.word	0x08004389

0800441c <__sfp_lock_acquire>:
 800441c:	4801      	ldr	r0, [pc, #4]	@ (8004424 <__sfp_lock_acquire+0x8>)
 800441e:	f000 ba00 	b.w	8004822 <__retarget_lock_acquire_recursive>
 8004422:	bf00      	nop
 8004424:	200002a5 	.word	0x200002a5

08004428 <__sfp_lock_release>:
 8004428:	4801      	ldr	r0, [pc, #4]	@ (8004430 <__sfp_lock_release+0x8>)
 800442a:	f000 b9fb 	b.w	8004824 <__retarget_lock_release_recursive>
 800442e:	bf00      	nop
 8004430:	200002a5 	.word	0x200002a5

08004434 <__sinit>:
 8004434:	b510      	push	{r4, lr}
 8004436:	4604      	mov	r4, r0
 8004438:	f7ff fff0 	bl	800441c <__sfp_lock_acquire>
 800443c:	6a23      	ldr	r3, [r4, #32]
 800443e:	b11b      	cbz	r3, 8004448 <__sinit+0x14>
 8004440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004444:	f7ff bff0 	b.w	8004428 <__sfp_lock_release>
 8004448:	4b04      	ldr	r3, [pc, #16]	@ (800445c <__sinit+0x28>)
 800444a:	6223      	str	r3, [r4, #32]
 800444c:	4b04      	ldr	r3, [pc, #16]	@ (8004460 <__sinit+0x2c>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1f5      	bne.n	8004440 <__sinit+0xc>
 8004454:	f7ff ffc4 	bl	80043e0 <global_stdio_init.part.0>
 8004458:	e7f2      	b.n	8004440 <__sinit+0xc>
 800445a:	bf00      	nop
 800445c:	080043a1 	.word	0x080043a1
 8004460:	2000029c 	.word	0x2000029c

08004464 <_fwalk_sglue>:
 8004464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004468:	4607      	mov	r7, r0
 800446a:	4688      	mov	r8, r1
 800446c:	4614      	mov	r4, r2
 800446e:	2600      	movs	r6, #0
 8004470:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004474:	f1b9 0901 	subs.w	r9, r9, #1
 8004478:	d505      	bpl.n	8004486 <_fwalk_sglue+0x22>
 800447a:	6824      	ldr	r4, [r4, #0]
 800447c:	2c00      	cmp	r4, #0
 800447e:	d1f7      	bne.n	8004470 <_fwalk_sglue+0xc>
 8004480:	4630      	mov	r0, r6
 8004482:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004486:	89ab      	ldrh	r3, [r5, #12]
 8004488:	2b01      	cmp	r3, #1
 800448a:	d907      	bls.n	800449c <_fwalk_sglue+0x38>
 800448c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004490:	3301      	adds	r3, #1
 8004492:	d003      	beq.n	800449c <_fwalk_sglue+0x38>
 8004494:	4629      	mov	r1, r5
 8004496:	4638      	mov	r0, r7
 8004498:	47c0      	blx	r8
 800449a:	4306      	orrs	r6, r0
 800449c:	3568      	adds	r5, #104	@ 0x68
 800449e:	e7e9      	b.n	8004474 <_fwalk_sglue+0x10>

080044a0 <iprintf>:
 80044a0:	b40f      	push	{r0, r1, r2, r3}
 80044a2:	b507      	push	{r0, r1, r2, lr}
 80044a4:	4906      	ldr	r1, [pc, #24]	@ (80044c0 <iprintf+0x20>)
 80044a6:	ab04      	add	r3, sp, #16
 80044a8:	6808      	ldr	r0, [r1, #0]
 80044aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80044ae:	6881      	ldr	r1, [r0, #8]
 80044b0:	9301      	str	r3, [sp, #4]
 80044b2:	f000 fadb 	bl	8004a6c <_vfiprintf_r>
 80044b6:	b003      	add	sp, #12
 80044b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80044bc:	b004      	add	sp, #16
 80044be:	4770      	bx	lr
 80044c0:	2000001c 	.word	0x2000001c

080044c4 <_puts_r>:
 80044c4:	6a03      	ldr	r3, [r0, #32]
 80044c6:	b570      	push	{r4, r5, r6, lr}
 80044c8:	6884      	ldr	r4, [r0, #8]
 80044ca:	4605      	mov	r5, r0
 80044cc:	460e      	mov	r6, r1
 80044ce:	b90b      	cbnz	r3, 80044d4 <_puts_r+0x10>
 80044d0:	f7ff ffb0 	bl	8004434 <__sinit>
 80044d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80044d6:	07db      	lsls	r3, r3, #31
 80044d8:	d405      	bmi.n	80044e6 <_puts_r+0x22>
 80044da:	89a3      	ldrh	r3, [r4, #12]
 80044dc:	0598      	lsls	r0, r3, #22
 80044de:	d402      	bmi.n	80044e6 <_puts_r+0x22>
 80044e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80044e2:	f000 f99e 	bl	8004822 <__retarget_lock_acquire_recursive>
 80044e6:	89a3      	ldrh	r3, [r4, #12]
 80044e8:	0719      	lsls	r1, r3, #28
 80044ea:	d502      	bpl.n	80044f2 <_puts_r+0x2e>
 80044ec:	6923      	ldr	r3, [r4, #16]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d135      	bne.n	800455e <_puts_r+0x9a>
 80044f2:	4621      	mov	r1, r4
 80044f4:	4628      	mov	r0, r5
 80044f6:	f000 f8c5 	bl	8004684 <__swsetup_r>
 80044fa:	b380      	cbz	r0, 800455e <_puts_r+0x9a>
 80044fc:	f04f 35ff 	mov.w	r5, #4294967295
 8004500:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004502:	07da      	lsls	r2, r3, #31
 8004504:	d405      	bmi.n	8004512 <_puts_r+0x4e>
 8004506:	89a3      	ldrh	r3, [r4, #12]
 8004508:	059b      	lsls	r3, r3, #22
 800450a:	d402      	bmi.n	8004512 <_puts_r+0x4e>
 800450c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800450e:	f000 f989 	bl	8004824 <__retarget_lock_release_recursive>
 8004512:	4628      	mov	r0, r5
 8004514:	bd70      	pop	{r4, r5, r6, pc}
 8004516:	2b00      	cmp	r3, #0
 8004518:	da04      	bge.n	8004524 <_puts_r+0x60>
 800451a:	69a2      	ldr	r2, [r4, #24]
 800451c:	429a      	cmp	r2, r3
 800451e:	dc17      	bgt.n	8004550 <_puts_r+0x8c>
 8004520:	290a      	cmp	r1, #10
 8004522:	d015      	beq.n	8004550 <_puts_r+0x8c>
 8004524:	6823      	ldr	r3, [r4, #0]
 8004526:	1c5a      	adds	r2, r3, #1
 8004528:	6022      	str	r2, [r4, #0]
 800452a:	7019      	strb	r1, [r3, #0]
 800452c:	68a3      	ldr	r3, [r4, #8]
 800452e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004532:	3b01      	subs	r3, #1
 8004534:	60a3      	str	r3, [r4, #8]
 8004536:	2900      	cmp	r1, #0
 8004538:	d1ed      	bne.n	8004516 <_puts_r+0x52>
 800453a:	2b00      	cmp	r3, #0
 800453c:	da11      	bge.n	8004562 <_puts_r+0x9e>
 800453e:	4622      	mov	r2, r4
 8004540:	210a      	movs	r1, #10
 8004542:	4628      	mov	r0, r5
 8004544:	f000 f85f 	bl	8004606 <__swbuf_r>
 8004548:	3001      	adds	r0, #1
 800454a:	d0d7      	beq.n	80044fc <_puts_r+0x38>
 800454c:	250a      	movs	r5, #10
 800454e:	e7d7      	b.n	8004500 <_puts_r+0x3c>
 8004550:	4622      	mov	r2, r4
 8004552:	4628      	mov	r0, r5
 8004554:	f000 f857 	bl	8004606 <__swbuf_r>
 8004558:	3001      	adds	r0, #1
 800455a:	d1e7      	bne.n	800452c <_puts_r+0x68>
 800455c:	e7ce      	b.n	80044fc <_puts_r+0x38>
 800455e:	3e01      	subs	r6, #1
 8004560:	e7e4      	b.n	800452c <_puts_r+0x68>
 8004562:	6823      	ldr	r3, [r4, #0]
 8004564:	1c5a      	adds	r2, r3, #1
 8004566:	6022      	str	r2, [r4, #0]
 8004568:	220a      	movs	r2, #10
 800456a:	701a      	strb	r2, [r3, #0]
 800456c:	e7ee      	b.n	800454c <_puts_r+0x88>
	...

08004570 <puts>:
 8004570:	4b02      	ldr	r3, [pc, #8]	@ (800457c <puts+0xc>)
 8004572:	4601      	mov	r1, r0
 8004574:	6818      	ldr	r0, [r3, #0]
 8004576:	f7ff bfa5 	b.w	80044c4 <_puts_r>
 800457a:	bf00      	nop
 800457c:	2000001c 	.word	0x2000001c

08004580 <__sread>:
 8004580:	b510      	push	{r4, lr}
 8004582:	460c      	mov	r4, r1
 8004584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004588:	f000 f8fc 	bl	8004784 <_read_r>
 800458c:	2800      	cmp	r0, #0
 800458e:	bfab      	itete	ge
 8004590:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004592:	89a3      	ldrhlt	r3, [r4, #12]
 8004594:	181b      	addge	r3, r3, r0
 8004596:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800459a:	bfac      	ite	ge
 800459c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800459e:	81a3      	strhlt	r3, [r4, #12]
 80045a0:	bd10      	pop	{r4, pc}

080045a2 <__swrite>:
 80045a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045a6:	461f      	mov	r7, r3
 80045a8:	898b      	ldrh	r3, [r1, #12]
 80045aa:	05db      	lsls	r3, r3, #23
 80045ac:	4605      	mov	r5, r0
 80045ae:	460c      	mov	r4, r1
 80045b0:	4616      	mov	r6, r2
 80045b2:	d505      	bpl.n	80045c0 <__swrite+0x1e>
 80045b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045b8:	2302      	movs	r3, #2
 80045ba:	2200      	movs	r2, #0
 80045bc:	f000 f8d0 	bl	8004760 <_lseek_r>
 80045c0:	89a3      	ldrh	r3, [r4, #12]
 80045c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80045c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80045ca:	81a3      	strh	r3, [r4, #12]
 80045cc:	4632      	mov	r2, r6
 80045ce:	463b      	mov	r3, r7
 80045d0:	4628      	mov	r0, r5
 80045d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045d6:	f000 b8e7 	b.w	80047a8 <_write_r>

080045da <__sseek>:
 80045da:	b510      	push	{r4, lr}
 80045dc:	460c      	mov	r4, r1
 80045de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045e2:	f000 f8bd 	bl	8004760 <_lseek_r>
 80045e6:	1c43      	adds	r3, r0, #1
 80045e8:	89a3      	ldrh	r3, [r4, #12]
 80045ea:	bf15      	itete	ne
 80045ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80045ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80045f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80045f6:	81a3      	strheq	r3, [r4, #12]
 80045f8:	bf18      	it	ne
 80045fa:	81a3      	strhne	r3, [r4, #12]
 80045fc:	bd10      	pop	{r4, pc}

080045fe <__sclose>:
 80045fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004602:	f000 b89d 	b.w	8004740 <_close_r>

08004606 <__swbuf_r>:
 8004606:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004608:	460e      	mov	r6, r1
 800460a:	4614      	mov	r4, r2
 800460c:	4605      	mov	r5, r0
 800460e:	b118      	cbz	r0, 8004618 <__swbuf_r+0x12>
 8004610:	6a03      	ldr	r3, [r0, #32]
 8004612:	b90b      	cbnz	r3, 8004618 <__swbuf_r+0x12>
 8004614:	f7ff ff0e 	bl	8004434 <__sinit>
 8004618:	69a3      	ldr	r3, [r4, #24]
 800461a:	60a3      	str	r3, [r4, #8]
 800461c:	89a3      	ldrh	r3, [r4, #12]
 800461e:	071a      	lsls	r2, r3, #28
 8004620:	d501      	bpl.n	8004626 <__swbuf_r+0x20>
 8004622:	6923      	ldr	r3, [r4, #16]
 8004624:	b943      	cbnz	r3, 8004638 <__swbuf_r+0x32>
 8004626:	4621      	mov	r1, r4
 8004628:	4628      	mov	r0, r5
 800462a:	f000 f82b 	bl	8004684 <__swsetup_r>
 800462e:	b118      	cbz	r0, 8004638 <__swbuf_r+0x32>
 8004630:	f04f 37ff 	mov.w	r7, #4294967295
 8004634:	4638      	mov	r0, r7
 8004636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004638:	6823      	ldr	r3, [r4, #0]
 800463a:	6922      	ldr	r2, [r4, #16]
 800463c:	1a98      	subs	r0, r3, r2
 800463e:	6963      	ldr	r3, [r4, #20]
 8004640:	b2f6      	uxtb	r6, r6
 8004642:	4283      	cmp	r3, r0
 8004644:	4637      	mov	r7, r6
 8004646:	dc05      	bgt.n	8004654 <__swbuf_r+0x4e>
 8004648:	4621      	mov	r1, r4
 800464a:	4628      	mov	r0, r5
 800464c:	f000 fd38 	bl	80050c0 <_fflush_r>
 8004650:	2800      	cmp	r0, #0
 8004652:	d1ed      	bne.n	8004630 <__swbuf_r+0x2a>
 8004654:	68a3      	ldr	r3, [r4, #8]
 8004656:	3b01      	subs	r3, #1
 8004658:	60a3      	str	r3, [r4, #8]
 800465a:	6823      	ldr	r3, [r4, #0]
 800465c:	1c5a      	adds	r2, r3, #1
 800465e:	6022      	str	r2, [r4, #0]
 8004660:	701e      	strb	r6, [r3, #0]
 8004662:	6962      	ldr	r2, [r4, #20]
 8004664:	1c43      	adds	r3, r0, #1
 8004666:	429a      	cmp	r2, r3
 8004668:	d004      	beq.n	8004674 <__swbuf_r+0x6e>
 800466a:	89a3      	ldrh	r3, [r4, #12]
 800466c:	07db      	lsls	r3, r3, #31
 800466e:	d5e1      	bpl.n	8004634 <__swbuf_r+0x2e>
 8004670:	2e0a      	cmp	r6, #10
 8004672:	d1df      	bne.n	8004634 <__swbuf_r+0x2e>
 8004674:	4621      	mov	r1, r4
 8004676:	4628      	mov	r0, r5
 8004678:	f000 fd22 	bl	80050c0 <_fflush_r>
 800467c:	2800      	cmp	r0, #0
 800467e:	d0d9      	beq.n	8004634 <__swbuf_r+0x2e>
 8004680:	e7d6      	b.n	8004630 <__swbuf_r+0x2a>
	...

08004684 <__swsetup_r>:
 8004684:	b538      	push	{r3, r4, r5, lr}
 8004686:	4b29      	ldr	r3, [pc, #164]	@ (800472c <__swsetup_r+0xa8>)
 8004688:	4605      	mov	r5, r0
 800468a:	6818      	ldr	r0, [r3, #0]
 800468c:	460c      	mov	r4, r1
 800468e:	b118      	cbz	r0, 8004698 <__swsetup_r+0x14>
 8004690:	6a03      	ldr	r3, [r0, #32]
 8004692:	b90b      	cbnz	r3, 8004698 <__swsetup_r+0x14>
 8004694:	f7ff fece 	bl	8004434 <__sinit>
 8004698:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800469c:	0719      	lsls	r1, r3, #28
 800469e:	d422      	bmi.n	80046e6 <__swsetup_r+0x62>
 80046a0:	06da      	lsls	r2, r3, #27
 80046a2:	d407      	bmi.n	80046b4 <__swsetup_r+0x30>
 80046a4:	2209      	movs	r2, #9
 80046a6:	602a      	str	r2, [r5, #0]
 80046a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046ac:	81a3      	strh	r3, [r4, #12]
 80046ae:	f04f 30ff 	mov.w	r0, #4294967295
 80046b2:	e033      	b.n	800471c <__swsetup_r+0x98>
 80046b4:	0758      	lsls	r0, r3, #29
 80046b6:	d512      	bpl.n	80046de <__swsetup_r+0x5a>
 80046b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80046ba:	b141      	cbz	r1, 80046ce <__swsetup_r+0x4a>
 80046bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80046c0:	4299      	cmp	r1, r3
 80046c2:	d002      	beq.n	80046ca <__swsetup_r+0x46>
 80046c4:	4628      	mov	r0, r5
 80046c6:	f000 f8af 	bl	8004828 <_free_r>
 80046ca:	2300      	movs	r3, #0
 80046cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80046ce:	89a3      	ldrh	r3, [r4, #12]
 80046d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80046d4:	81a3      	strh	r3, [r4, #12]
 80046d6:	2300      	movs	r3, #0
 80046d8:	6063      	str	r3, [r4, #4]
 80046da:	6923      	ldr	r3, [r4, #16]
 80046dc:	6023      	str	r3, [r4, #0]
 80046de:	89a3      	ldrh	r3, [r4, #12]
 80046e0:	f043 0308 	orr.w	r3, r3, #8
 80046e4:	81a3      	strh	r3, [r4, #12]
 80046e6:	6923      	ldr	r3, [r4, #16]
 80046e8:	b94b      	cbnz	r3, 80046fe <__swsetup_r+0x7a>
 80046ea:	89a3      	ldrh	r3, [r4, #12]
 80046ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80046f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046f4:	d003      	beq.n	80046fe <__swsetup_r+0x7a>
 80046f6:	4621      	mov	r1, r4
 80046f8:	4628      	mov	r0, r5
 80046fa:	f000 fd2f 	bl	800515c <__smakebuf_r>
 80046fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004702:	f013 0201 	ands.w	r2, r3, #1
 8004706:	d00a      	beq.n	800471e <__swsetup_r+0x9a>
 8004708:	2200      	movs	r2, #0
 800470a:	60a2      	str	r2, [r4, #8]
 800470c:	6962      	ldr	r2, [r4, #20]
 800470e:	4252      	negs	r2, r2
 8004710:	61a2      	str	r2, [r4, #24]
 8004712:	6922      	ldr	r2, [r4, #16]
 8004714:	b942      	cbnz	r2, 8004728 <__swsetup_r+0xa4>
 8004716:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800471a:	d1c5      	bne.n	80046a8 <__swsetup_r+0x24>
 800471c:	bd38      	pop	{r3, r4, r5, pc}
 800471e:	0799      	lsls	r1, r3, #30
 8004720:	bf58      	it	pl
 8004722:	6962      	ldrpl	r2, [r4, #20]
 8004724:	60a2      	str	r2, [r4, #8]
 8004726:	e7f4      	b.n	8004712 <__swsetup_r+0x8e>
 8004728:	2000      	movs	r0, #0
 800472a:	e7f7      	b.n	800471c <__swsetup_r+0x98>
 800472c:	2000001c 	.word	0x2000001c

08004730 <memset>:
 8004730:	4402      	add	r2, r0
 8004732:	4603      	mov	r3, r0
 8004734:	4293      	cmp	r3, r2
 8004736:	d100      	bne.n	800473a <memset+0xa>
 8004738:	4770      	bx	lr
 800473a:	f803 1b01 	strb.w	r1, [r3], #1
 800473e:	e7f9      	b.n	8004734 <memset+0x4>

08004740 <_close_r>:
 8004740:	b538      	push	{r3, r4, r5, lr}
 8004742:	4d06      	ldr	r5, [pc, #24]	@ (800475c <_close_r+0x1c>)
 8004744:	2300      	movs	r3, #0
 8004746:	4604      	mov	r4, r0
 8004748:	4608      	mov	r0, r1
 800474a:	602b      	str	r3, [r5, #0]
 800474c:	f7fe f938 	bl	80029c0 <_close>
 8004750:	1c43      	adds	r3, r0, #1
 8004752:	d102      	bne.n	800475a <_close_r+0x1a>
 8004754:	682b      	ldr	r3, [r5, #0]
 8004756:	b103      	cbz	r3, 800475a <_close_r+0x1a>
 8004758:	6023      	str	r3, [r4, #0]
 800475a:	bd38      	pop	{r3, r4, r5, pc}
 800475c:	200002a0 	.word	0x200002a0

08004760 <_lseek_r>:
 8004760:	b538      	push	{r3, r4, r5, lr}
 8004762:	4d07      	ldr	r5, [pc, #28]	@ (8004780 <_lseek_r+0x20>)
 8004764:	4604      	mov	r4, r0
 8004766:	4608      	mov	r0, r1
 8004768:	4611      	mov	r1, r2
 800476a:	2200      	movs	r2, #0
 800476c:	602a      	str	r2, [r5, #0]
 800476e:	461a      	mov	r2, r3
 8004770:	f7fe f94d 	bl	8002a0e <_lseek>
 8004774:	1c43      	adds	r3, r0, #1
 8004776:	d102      	bne.n	800477e <_lseek_r+0x1e>
 8004778:	682b      	ldr	r3, [r5, #0]
 800477a:	b103      	cbz	r3, 800477e <_lseek_r+0x1e>
 800477c:	6023      	str	r3, [r4, #0]
 800477e:	bd38      	pop	{r3, r4, r5, pc}
 8004780:	200002a0 	.word	0x200002a0

08004784 <_read_r>:
 8004784:	b538      	push	{r3, r4, r5, lr}
 8004786:	4d07      	ldr	r5, [pc, #28]	@ (80047a4 <_read_r+0x20>)
 8004788:	4604      	mov	r4, r0
 800478a:	4608      	mov	r0, r1
 800478c:	4611      	mov	r1, r2
 800478e:	2200      	movs	r2, #0
 8004790:	602a      	str	r2, [r5, #0]
 8004792:	461a      	mov	r2, r3
 8004794:	f7fe f8db 	bl	800294e <_read>
 8004798:	1c43      	adds	r3, r0, #1
 800479a:	d102      	bne.n	80047a2 <_read_r+0x1e>
 800479c:	682b      	ldr	r3, [r5, #0]
 800479e:	b103      	cbz	r3, 80047a2 <_read_r+0x1e>
 80047a0:	6023      	str	r3, [r4, #0]
 80047a2:	bd38      	pop	{r3, r4, r5, pc}
 80047a4:	200002a0 	.word	0x200002a0

080047a8 <_write_r>:
 80047a8:	b538      	push	{r3, r4, r5, lr}
 80047aa:	4d07      	ldr	r5, [pc, #28]	@ (80047c8 <_write_r+0x20>)
 80047ac:	4604      	mov	r4, r0
 80047ae:	4608      	mov	r0, r1
 80047b0:	4611      	mov	r1, r2
 80047b2:	2200      	movs	r2, #0
 80047b4:	602a      	str	r2, [r5, #0]
 80047b6:	461a      	mov	r2, r3
 80047b8:	f7fe f8e6 	bl	8002988 <_write>
 80047bc:	1c43      	adds	r3, r0, #1
 80047be:	d102      	bne.n	80047c6 <_write_r+0x1e>
 80047c0:	682b      	ldr	r3, [r5, #0]
 80047c2:	b103      	cbz	r3, 80047c6 <_write_r+0x1e>
 80047c4:	6023      	str	r3, [r4, #0]
 80047c6:	bd38      	pop	{r3, r4, r5, pc}
 80047c8:	200002a0 	.word	0x200002a0

080047cc <__errno>:
 80047cc:	4b01      	ldr	r3, [pc, #4]	@ (80047d4 <__errno+0x8>)
 80047ce:	6818      	ldr	r0, [r3, #0]
 80047d0:	4770      	bx	lr
 80047d2:	bf00      	nop
 80047d4:	2000001c 	.word	0x2000001c

080047d8 <__libc_init_array>:
 80047d8:	b570      	push	{r4, r5, r6, lr}
 80047da:	4d0d      	ldr	r5, [pc, #52]	@ (8004810 <__libc_init_array+0x38>)
 80047dc:	4c0d      	ldr	r4, [pc, #52]	@ (8004814 <__libc_init_array+0x3c>)
 80047de:	1b64      	subs	r4, r4, r5
 80047e0:	10a4      	asrs	r4, r4, #2
 80047e2:	2600      	movs	r6, #0
 80047e4:	42a6      	cmp	r6, r4
 80047e6:	d109      	bne.n	80047fc <__libc_init_array+0x24>
 80047e8:	4d0b      	ldr	r5, [pc, #44]	@ (8004818 <__libc_init_array+0x40>)
 80047ea:	4c0c      	ldr	r4, [pc, #48]	@ (800481c <__libc_init_array+0x44>)
 80047ec:	f000 fd24 	bl	8005238 <_init>
 80047f0:	1b64      	subs	r4, r4, r5
 80047f2:	10a4      	asrs	r4, r4, #2
 80047f4:	2600      	movs	r6, #0
 80047f6:	42a6      	cmp	r6, r4
 80047f8:	d105      	bne.n	8004806 <__libc_init_array+0x2e>
 80047fa:	bd70      	pop	{r4, r5, r6, pc}
 80047fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004800:	4798      	blx	r3
 8004802:	3601      	adds	r6, #1
 8004804:	e7ee      	b.n	80047e4 <__libc_init_array+0xc>
 8004806:	f855 3b04 	ldr.w	r3, [r5], #4
 800480a:	4798      	blx	r3
 800480c:	3601      	adds	r6, #1
 800480e:	e7f2      	b.n	80047f6 <__libc_init_array+0x1e>
 8004810:	080054ec 	.word	0x080054ec
 8004814:	080054ec 	.word	0x080054ec
 8004818:	080054ec 	.word	0x080054ec
 800481c:	080054f0 	.word	0x080054f0

08004820 <__retarget_lock_init_recursive>:
 8004820:	4770      	bx	lr

08004822 <__retarget_lock_acquire_recursive>:
 8004822:	4770      	bx	lr

08004824 <__retarget_lock_release_recursive>:
 8004824:	4770      	bx	lr
	...

08004828 <_free_r>:
 8004828:	b538      	push	{r3, r4, r5, lr}
 800482a:	4605      	mov	r5, r0
 800482c:	2900      	cmp	r1, #0
 800482e:	d041      	beq.n	80048b4 <_free_r+0x8c>
 8004830:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004834:	1f0c      	subs	r4, r1, #4
 8004836:	2b00      	cmp	r3, #0
 8004838:	bfb8      	it	lt
 800483a:	18e4      	addlt	r4, r4, r3
 800483c:	f000 f8e0 	bl	8004a00 <__malloc_lock>
 8004840:	4a1d      	ldr	r2, [pc, #116]	@ (80048b8 <_free_r+0x90>)
 8004842:	6813      	ldr	r3, [r2, #0]
 8004844:	b933      	cbnz	r3, 8004854 <_free_r+0x2c>
 8004846:	6063      	str	r3, [r4, #4]
 8004848:	6014      	str	r4, [r2, #0]
 800484a:	4628      	mov	r0, r5
 800484c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004850:	f000 b8dc 	b.w	8004a0c <__malloc_unlock>
 8004854:	42a3      	cmp	r3, r4
 8004856:	d908      	bls.n	800486a <_free_r+0x42>
 8004858:	6820      	ldr	r0, [r4, #0]
 800485a:	1821      	adds	r1, r4, r0
 800485c:	428b      	cmp	r3, r1
 800485e:	bf01      	itttt	eq
 8004860:	6819      	ldreq	r1, [r3, #0]
 8004862:	685b      	ldreq	r3, [r3, #4]
 8004864:	1809      	addeq	r1, r1, r0
 8004866:	6021      	streq	r1, [r4, #0]
 8004868:	e7ed      	b.n	8004846 <_free_r+0x1e>
 800486a:	461a      	mov	r2, r3
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	b10b      	cbz	r3, 8004874 <_free_r+0x4c>
 8004870:	42a3      	cmp	r3, r4
 8004872:	d9fa      	bls.n	800486a <_free_r+0x42>
 8004874:	6811      	ldr	r1, [r2, #0]
 8004876:	1850      	adds	r0, r2, r1
 8004878:	42a0      	cmp	r0, r4
 800487a:	d10b      	bne.n	8004894 <_free_r+0x6c>
 800487c:	6820      	ldr	r0, [r4, #0]
 800487e:	4401      	add	r1, r0
 8004880:	1850      	adds	r0, r2, r1
 8004882:	4283      	cmp	r3, r0
 8004884:	6011      	str	r1, [r2, #0]
 8004886:	d1e0      	bne.n	800484a <_free_r+0x22>
 8004888:	6818      	ldr	r0, [r3, #0]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	6053      	str	r3, [r2, #4]
 800488e:	4408      	add	r0, r1
 8004890:	6010      	str	r0, [r2, #0]
 8004892:	e7da      	b.n	800484a <_free_r+0x22>
 8004894:	d902      	bls.n	800489c <_free_r+0x74>
 8004896:	230c      	movs	r3, #12
 8004898:	602b      	str	r3, [r5, #0]
 800489a:	e7d6      	b.n	800484a <_free_r+0x22>
 800489c:	6820      	ldr	r0, [r4, #0]
 800489e:	1821      	adds	r1, r4, r0
 80048a0:	428b      	cmp	r3, r1
 80048a2:	bf04      	itt	eq
 80048a4:	6819      	ldreq	r1, [r3, #0]
 80048a6:	685b      	ldreq	r3, [r3, #4]
 80048a8:	6063      	str	r3, [r4, #4]
 80048aa:	bf04      	itt	eq
 80048ac:	1809      	addeq	r1, r1, r0
 80048ae:	6021      	streq	r1, [r4, #0]
 80048b0:	6054      	str	r4, [r2, #4]
 80048b2:	e7ca      	b.n	800484a <_free_r+0x22>
 80048b4:	bd38      	pop	{r3, r4, r5, pc}
 80048b6:	bf00      	nop
 80048b8:	200002ac 	.word	0x200002ac

080048bc <sbrk_aligned>:
 80048bc:	b570      	push	{r4, r5, r6, lr}
 80048be:	4e0f      	ldr	r6, [pc, #60]	@ (80048fc <sbrk_aligned+0x40>)
 80048c0:	460c      	mov	r4, r1
 80048c2:	6831      	ldr	r1, [r6, #0]
 80048c4:	4605      	mov	r5, r0
 80048c6:	b911      	cbnz	r1, 80048ce <sbrk_aligned+0x12>
 80048c8:	f000 fca6 	bl	8005218 <_sbrk_r>
 80048cc:	6030      	str	r0, [r6, #0]
 80048ce:	4621      	mov	r1, r4
 80048d0:	4628      	mov	r0, r5
 80048d2:	f000 fca1 	bl	8005218 <_sbrk_r>
 80048d6:	1c43      	adds	r3, r0, #1
 80048d8:	d103      	bne.n	80048e2 <sbrk_aligned+0x26>
 80048da:	f04f 34ff 	mov.w	r4, #4294967295
 80048de:	4620      	mov	r0, r4
 80048e0:	bd70      	pop	{r4, r5, r6, pc}
 80048e2:	1cc4      	adds	r4, r0, #3
 80048e4:	f024 0403 	bic.w	r4, r4, #3
 80048e8:	42a0      	cmp	r0, r4
 80048ea:	d0f8      	beq.n	80048de <sbrk_aligned+0x22>
 80048ec:	1a21      	subs	r1, r4, r0
 80048ee:	4628      	mov	r0, r5
 80048f0:	f000 fc92 	bl	8005218 <_sbrk_r>
 80048f4:	3001      	adds	r0, #1
 80048f6:	d1f2      	bne.n	80048de <sbrk_aligned+0x22>
 80048f8:	e7ef      	b.n	80048da <sbrk_aligned+0x1e>
 80048fa:	bf00      	nop
 80048fc:	200002a8 	.word	0x200002a8

08004900 <_malloc_r>:
 8004900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004904:	1ccd      	adds	r5, r1, #3
 8004906:	f025 0503 	bic.w	r5, r5, #3
 800490a:	3508      	adds	r5, #8
 800490c:	2d0c      	cmp	r5, #12
 800490e:	bf38      	it	cc
 8004910:	250c      	movcc	r5, #12
 8004912:	2d00      	cmp	r5, #0
 8004914:	4606      	mov	r6, r0
 8004916:	db01      	blt.n	800491c <_malloc_r+0x1c>
 8004918:	42a9      	cmp	r1, r5
 800491a:	d904      	bls.n	8004926 <_malloc_r+0x26>
 800491c:	230c      	movs	r3, #12
 800491e:	6033      	str	r3, [r6, #0]
 8004920:	2000      	movs	r0, #0
 8004922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004926:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80049fc <_malloc_r+0xfc>
 800492a:	f000 f869 	bl	8004a00 <__malloc_lock>
 800492e:	f8d8 3000 	ldr.w	r3, [r8]
 8004932:	461c      	mov	r4, r3
 8004934:	bb44      	cbnz	r4, 8004988 <_malloc_r+0x88>
 8004936:	4629      	mov	r1, r5
 8004938:	4630      	mov	r0, r6
 800493a:	f7ff ffbf 	bl	80048bc <sbrk_aligned>
 800493e:	1c43      	adds	r3, r0, #1
 8004940:	4604      	mov	r4, r0
 8004942:	d158      	bne.n	80049f6 <_malloc_r+0xf6>
 8004944:	f8d8 4000 	ldr.w	r4, [r8]
 8004948:	4627      	mov	r7, r4
 800494a:	2f00      	cmp	r7, #0
 800494c:	d143      	bne.n	80049d6 <_malloc_r+0xd6>
 800494e:	2c00      	cmp	r4, #0
 8004950:	d04b      	beq.n	80049ea <_malloc_r+0xea>
 8004952:	6823      	ldr	r3, [r4, #0]
 8004954:	4639      	mov	r1, r7
 8004956:	4630      	mov	r0, r6
 8004958:	eb04 0903 	add.w	r9, r4, r3
 800495c:	f000 fc5c 	bl	8005218 <_sbrk_r>
 8004960:	4581      	cmp	r9, r0
 8004962:	d142      	bne.n	80049ea <_malloc_r+0xea>
 8004964:	6821      	ldr	r1, [r4, #0]
 8004966:	1a6d      	subs	r5, r5, r1
 8004968:	4629      	mov	r1, r5
 800496a:	4630      	mov	r0, r6
 800496c:	f7ff ffa6 	bl	80048bc <sbrk_aligned>
 8004970:	3001      	adds	r0, #1
 8004972:	d03a      	beq.n	80049ea <_malloc_r+0xea>
 8004974:	6823      	ldr	r3, [r4, #0]
 8004976:	442b      	add	r3, r5
 8004978:	6023      	str	r3, [r4, #0]
 800497a:	f8d8 3000 	ldr.w	r3, [r8]
 800497e:	685a      	ldr	r2, [r3, #4]
 8004980:	bb62      	cbnz	r2, 80049dc <_malloc_r+0xdc>
 8004982:	f8c8 7000 	str.w	r7, [r8]
 8004986:	e00f      	b.n	80049a8 <_malloc_r+0xa8>
 8004988:	6822      	ldr	r2, [r4, #0]
 800498a:	1b52      	subs	r2, r2, r5
 800498c:	d420      	bmi.n	80049d0 <_malloc_r+0xd0>
 800498e:	2a0b      	cmp	r2, #11
 8004990:	d917      	bls.n	80049c2 <_malloc_r+0xc2>
 8004992:	1961      	adds	r1, r4, r5
 8004994:	42a3      	cmp	r3, r4
 8004996:	6025      	str	r5, [r4, #0]
 8004998:	bf18      	it	ne
 800499a:	6059      	strne	r1, [r3, #4]
 800499c:	6863      	ldr	r3, [r4, #4]
 800499e:	bf08      	it	eq
 80049a0:	f8c8 1000 	streq.w	r1, [r8]
 80049a4:	5162      	str	r2, [r4, r5]
 80049a6:	604b      	str	r3, [r1, #4]
 80049a8:	4630      	mov	r0, r6
 80049aa:	f000 f82f 	bl	8004a0c <__malloc_unlock>
 80049ae:	f104 000b 	add.w	r0, r4, #11
 80049b2:	1d23      	adds	r3, r4, #4
 80049b4:	f020 0007 	bic.w	r0, r0, #7
 80049b8:	1ac2      	subs	r2, r0, r3
 80049ba:	bf1c      	itt	ne
 80049bc:	1a1b      	subne	r3, r3, r0
 80049be:	50a3      	strne	r3, [r4, r2]
 80049c0:	e7af      	b.n	8004922 <_malloc_r+0x22>
 80049c2:	6862      	ldr	r2, [r4, #4]
 80049c4:	42a3      	cmp	r3, r4
 80049c6:	bf0c      	ite	eq
 80049c8:	f8c8 2000 	streq.w	r2, [r8]
 80049cc:	605a      	strne	r2, [r3, #4]
 80049ce:	e7eb      	b.n	80049a8 <_malloc_r+0xa8>
 80049d0:	4623      	mov	r3, r4
 80049d2:	6864      	ldr	r4, [r4, #4]
 80049d4:	e7ae      	b.n	8004934 <_malloc_r+0x34>
 80049d6:	463c      	mov	r4, r7
 80049d8:	687f      	ldr	r7, [r7, #4]
 80049da:	e7b6      	b.n	800494a <_malloc_r+0x4a>
 80049dc:	461a      	mov	r2, r3
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	42a3      	cmp	r3, r4
 80049e2:	d1fb      	bne.n	80049dc <_malloc_r+0xdc>
 80049e4:	2300      	movs	r3, #0
 80049e6:	6053      	str	r3, [r2, #4]
 80049e8:	e7de      	b.n	80049a8 <_malloc_r+0xa8>
 80049ea:	230c      	movs	r3, #12
 80049ec:	6033      	str	r3, [r6, #0]
 80049ee:	4630      	mov	r0, r6
 80049f0:	f000 f80c 	bl	8004a0c <__malloc_unlock>
 80049f4:	e794      	b.n	8004920 <_malloc_r+0x20>
 80049f6:	6005      	str	r5, [r0, #0]
 80049f8:	e7d6      	b.n	80049a8 <_malloc_r+0xa8>
 80049fa:	bf00      	nop
 80049fc:	200002ac 	.word	0x200002ac

08004a00 <__malloc_lock>:
 8004a00:	4801      	ldr	r0, [pc, #4]	@ (8004a08 <__malloc_lock+0x8>)
 8004a02:	f7ff bf0e 	b.w	8004822 <__retarget_lock_acquire_recursive>
 8004a06:	bf00      	nop
 8004a08:	200002a4 	.word	0x200002a4

08004a0c <__malloc_unlock>:
 8004a0c:	4801      	ldr	r0, [pc, #4]	@ (8004a14 <__malloc_unlock+0x8>)
 8004a0e:	f7ff bf09 	b.w	8004824 <__retarget_lock_release_recursive>
 8004a12:	bf00      	nop
 8004a14:	200002a4 	.word	0x200002a4

08004a18 <__sfputc_r>:
 8004a18:	6893      	ldr	r3, [r2, #8]
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	b410      	push	{r4}
 8004a20:	6093      	str	r3, [r2, #8]
 8004a22:	da08      	bge.n	8004a36 <__sfputc_r+0x1e>
 8004a24:	6994      	ldr	r4, [r2, #24]
 8004a26:	42a3      	cmp	r3, r4
 8004a28:	db01      	blt.n	8004a2e <__sfputc_r+0x16>
 8004a2a:	290a      	cmp	r1, #10
 8004a2c:	d103      	bne.n	8004a36 <__sfputc_r+0x1e>
 8004a2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a32:	f7ff bde8 	b.w	8004606 <__swbuf_r>
 8004a36:	6813      	ldr	r3, [r2, #0]
 8004a38:	1c58      	adds	r0, r3, #1
 8004a3a:	6010      	str	r0, [r2, #0]
 8004a3c:	7019      	strb	r1, [r3, #0]
 8004a3e:	4608      	mov	r0, r1
 8004a40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a44:	4770      	bx	lr

08004a46 <__sfputs_r>:
 8004a46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a48:	4606      	mov	r6, r0
 8004a4a:	460f      	mov	r7, r1
 8004a4c:	4614      	mov	r4, r2
 8004a4e:	18d5      	adds	r5, r2, r3
 8004a50:	42ac      	cmp	r4, r5
 8004a52:	d101      	bne.n	8004a58 <__sfputs_r+0x12>
 8004a54:	2000      	movs	r0, #0
 8004a56:	e007      	b.n	8004a68 <__sfputs_r+0x22>
 8004a58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a5c:	463a      	mov	r2, r7
 8004a5e:	4630      	mov	r0, r6
 8004a60:	f7ff ffda 	bl	8004a18 <__sfputc_r>
 8004a64:	1c43      	adds	r3, r0, #1
 8004a66:	d1f3      	bne.n	8004a50 <__sfputs_r+0xa>
 8004a68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004a6c <_vfiprintf_r>:
 8004a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a70:	460d      	mov	r5, r1
 8004a72:	b09d      	sub	sp, #116	@ 0x74
 8004a74:	4614      	mov	r4, r2
 8004a76:	4698      	mov	r8, r3
 8004a78:	4606      	mov	r6, r0
 8004a7a:	b118      	cbz	r0, 8004a84 <_vfiprintf_r+0x18>
 8004a7c:	6a03      	ldr	r3, [r0, #32]
 8004a7e:	b90b      	cbnz	r3, 8004a84 <_vfiprintf_r+0x18>
 8004a80:	f7ff fcd8 	bl	8004434 <__sinit>
 8004a84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004a86:	07d9      	lsls	r1, r3, #31
 8004a88:	d405      	bmi.n	8004a96 <_vfiprintf_r+0x2a>
 8004a8a:	89ab      	ldrh	r3, [r5, #12]
 8004a8c:	059a      	lsls	r2, r3, #22
 8004a8e:	d402      	bmi.n	8004a96 <_vfiprintf_r+0x2a>
 8004a90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004a92:	f7ff fec6 	bl	8004822 <__retarget_lock_acquire_recursive>
 8004a96:	89ab      	ldrh	r3, [r5, #12]
 8004a98:	071b      	lsls	r3, r3, #28
 8004a9a:	d501      	bpl.n	8004aa0 <_vfiprintf_r+0x34>
 8004a9c:	692b      	ldr	r3, [r5, #16]
 8004a9e:	b99b      	cbnz	r3, 8004ac8 <_vfiprintf_r+0x5c>
 8004aa0:	4629      	mov	r1, r5
 8004aa2:	4630      	mov	r0, r6
 8004aa4:	f7ff fdee 	bl	8004684 <__swsetup_r>
 8004aa8:	b170      	cbz	r0, 8004ac8 <_vfiprintf_r+0x5c>
 8004aaa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004aac:	07dc      	lsls	r4, r3, #31
 8004aae:	d504      	bpl.n	8004aba <_vfiprintf_r+0x4e>
 8004ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ab4:	b01d      	add	sp, #116	@ 0x74
 8004ab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004aba:	89ab      	ldrh	r3, [r5, #12]
 8004abc:	0598      	lsls	r0, r3, #22
 8004abe:	d4f7      	bmi.n	8004ab0 <_vfiprintf_r+0x44>
 8004ac0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004ac2:	f7ff feaf 	bl	8004824 <__retarget_lock_release_recursive>
 8004ac6:	e7f3      	b.n	8004ab0 <_vfiprintf_r+0x44>
 8004ac8:	2300      	movs	r3, #0
 8004aca:	9309      	str	r3, [sp, #36]	@ 0x24
 8004acc:	2320      	movs	r3, #32
 8004ace:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004ad2:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ad6:	2330      	movs	r3, #48	@ 0x30
 8004ad8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004c88 <_vfiprintf_r+0x21c>
 8004adc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004ae0:	f04f 0901 	mov.w	r9, #1
 8004ae4:	4623      	mov	r3, r4
 8004ae6:	469a      	mov	sl, r3
 8004ae8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004aec:	b10a      	cbz	r2, 8004af2 <_vfiprintf_r+0x86>
 8004aee:	2a25      	cmp	r2, #37	@ 0x25
 8004af0:	d1f9      	bne.n	8004ae6 <_vfiprintf_r+0x7a>
 8004af2:	ebba 0b04 	subs.w	fp, sl, r4
 8004af6:	d00b      	beq.n	8004b10 <_vfiprintf_r+0xa4>
 8004af8:	465b      	mov	r3, fp
 8004afa:	4622      	mov	r2, r4
 8004afc:	4629      	mov	r1, r5
 8004afe:	4630      	mov	r0, r6
 8004b00:	f7ff ffa1 	bl	8004a46 <__sfputs_r>
 8004b04:	3001      	adds	r0, #1
 8004b06:	f000 80a7 	beq.w	8004c58 <_vfiprintf_r+0x1ec>
 8004b0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004b0c:	445a      	add	r2, fp
 8004b0e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004b10:	f89a 3000 	ldrb.w	r3, [sl]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	f000 809f 	beq.w	8004c58 <_vfiprintf_r+0x1ec>
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b24:	f10a 0a01 	add.w	sl, sl, #1
 8004b28:	9304      	str	r3, [sp, #16]
 8004b2a:	9307      	str	r3, [sp, #28]
 8004b2c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004b30:	931a      	str	r3, [sp, #104]	@ 0x68
 8004b32:	4654      	mov	r4, sl
 8004b34:	2205      	movs	r2, #5
 8004b36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b3a:	4853      	ldr	r0, [pc, #332]	@ (8004c88 <_vfiprintf_r+0x21c>)
 8004b3c:	f7fb fb58 	bl	80001f0 <memchr>
 8004b40:	9a04      	ldr	r2, [sp, #16]
 8004b42:	b9d8      	cbnz	r0, 8004b7c <_vfiprintf_r+0x110>
 8004b44:	06d1      	lsls	r1, r2, #27
 8004b46:	bf44      	itt	mi
 8004b48:	2320      	movmi	r3, #32
 8004b4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b4e:	0713      	lsls	r3, r2, #28
 8004b50:	bf44      	itt	mi
 8004b52:	232b      	movmi	r3, #43	@ 0x2b
 8004b54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b58:	f89a 3000 	ldrb.w	r3, [sl]
 8004b5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b5e:	d015      	beq.n	8004b8c <_vfiprintf_r+0x120>
 8004b60:	9a07      	ldr	r2, [sp, #28]
 8004b62:	4654      	mov	r4, sl
 8004b64:	2000      	movs	r0, #0
 8004b66:	f04f 0c0a 	mov.w	ip, #10
 8004b6a:	4621      	mov	r1, r4
 8004b6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b70:	3b30      	subs	r3, #48	@ 0x30
 8004b72:	2b09      	cmp	r3, #9
 8004b74:	d94b      	bls.n	8004c0e <_vfiprintf_r+0x1a2>
 8004b76:	b1b0      	cbz	r0, 8004ba6 <_vfiprintf_r+0x13a>
 8004b78:	9207      	str	r2, [sp, #28]
 8004b7a:	e014      	b.n	8004ba6 <_vfiprintf_r+0x13a>
 8004b7c:	eba0 0308 	sub.w	r3, r0, r8
 8004b80:	fa09 f303 	lsl.w	r3, r9, r3
 8004b84:	4313      	orrs	r3, r2
 8004b86:	9304      	str	r3, [sp, #16]
 8004b88:	46a2      	mov	sl, r4
 8004b8a:	e7d2      	b.n	8004b32 <_vfiprintf_r+0xc6>
 8004b8c:	9b03      	ldr	r3, [sp, #12]
 8004b8e:	1d19      	adds	r1, r3, #4
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	9103      	str	r1, [sp, #12]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	bfbb      	ittet	lt
 8004b98:	425b      	neglt	r3, r3
 8004b9a:	f042 0202 	orrlt.w	r2, r2, #2
 8004b9e:	9307      	strge	r3, [sp, #28]
 8004ba0:	9307      	strlt	r3, [sp, #28]
 8004ba2:	bfb8      	it	lt
 8004ba4:	9204      	strlt	r2, [sp, #16]
 8004ba6:	7823      	ldrb	r3, [r4, #0]
 8004ba8:	2b2e      	cmp	r3, #46	@ 0x2e
 8004baa:	d10a      	bne.n	8004bc2 <_vfiprintf_r+0x156>
 8004bac:	7863      	ldrb	r3, [r4, #1]
 8004bae:	2b2a      	cmp	r3, #42	@ 0x2a
 8004bb0:	d132      	bne.n	8004c18 <_vfiprintf_r+0x1ac>
 8004bb2:	9b03      	ldr	r3, [sp, #12]
 8004bb4:	1d1a      	adds	r2, r3, #4
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	9203      	str	r2, [sp, #12]
 8004bba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004bbe:	3402      	adds	r4, #2
 8004bc0:	9305      	str	r3, [sp, #20]
 8004bc2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004c98 <_vfiprintf_r+0x22c>
 8004bc6:	7821      	ldrb	r1, [r4, #0]
 8004bc8:	2203      	movs	r2, #3
 8004bca:	4650      	mov	r0, sl
 8004bcc:	f7fb fb10 	bl	80001f0 <memchr>
 8004bd0:	b138      	cbz	r0, 8004be2 <_vfiprintf_r+0x176>
 8004bd2:	9b04      	ldr	r3, [sp, #16]
 8004bd4:	eba0 000a 	sub.w	r0, r0, sl
 8004bd8:	2240      	movs	r2, #64	@ 0x40
 8004bda:	4082      	lsls	r2, r0
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	3401      	adds	r4, #1
 8004be0:	9304      	str	r3, [sp, #16]
 8004be2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004be6:	4829      	ldr	r0, [pc, #164]	@ (8004c8c <_vfiprintf_r+0x220>)
 8004be8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004bec:	2206      	movs	r2, #6
 8004bee:	f7fb faff 	bl	80001f0 <memchr>
 8004bf2:	2800      	cmp	r0, #0
 8004bf4:	d03f      	beq.n	8004c76 <_vfiprintf_r+0x20a>
 8004bf6:	4b26      	ldr	r3, [pc, #152]	@ (8004c90 <_vfiprintf_r+0x224>)
 8004bf8:	bb1b      	cbnz	r3, 8004c42 <_vfiprintf_r+0x1d6>
 8004bfa:	9b03      	ldr	r3, [sp, #12]
 8004bfc:	3307      	adds	r3, #7
 8004bfe:	f023 0307 	bic.w	r3, r3, #7
 8004c02:	3308      	adds	r3, #8
 8004c04:	9303      	str	r3, [sp, #12]
 8004c06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c08:	443b      	add	r3, r7
 8004c0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c0c:	e76a      	b.n	8004ae4 <_vfiprintf_r+0x78>
 8004c0e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c12:	460c      	mov	r4, r1
 8004c14:	2001      	movs	r0, #1
 8004c16:	e7a8      	b.n	8004b6a <_vfiprintf_r+0xfe>
 8004c18:	2300      	movs	r3, #0
 8004c1a:	3401      	adds	r4, #1
 8004c1c:	9305      	str	r3, [sp, #20]
 8004c1e:	4619      	mov	r1, r3
 8004c20:	f04f 0c0a 	mov.w	ip, #10
 8004c24:	4620      	mov	r0, r4
 8004c26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c2a:	3a30      	subs	r2, #48	@ 0x30
 8004c2c:	2a09      	cmp	r2, #9
 8004c2e:	d903      	bls.n	8004c38 <_vfiprintf_r+0x1cc>
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d0c6      	beq.n	8004bc2 <_vfiprintf_r+0x156>
 8004c34:	9105      	str	r1, [sp, #20]
 8004c36:	e7c4      	b.n	8004bc2 <_vfiprintf_r+0x156>
 8004c38:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c3c:	4604      	mov	r4, r0
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e7f0      	b.n	8004c24 <_vfiprintf_r+0x1b8>
 8004c42:	ab03      	add	r3, sp, #12
 8004c44:	9300      	str	r3, [sp, #0]
 8004c46:	462a      	mov	r2, r5
 8004c48:	4b12      	ldr	r3, [pc, #72]	@ (8004c94 <_vfiprintf_r+0x228>)
 8004c4a:	a904      	add	r1, sp, #16
 8004c4c:	4630      	mov	r0, r6
 8004c4e:	f3af 8000 	nop.w
 8004c52:	4607      	mov	r7, r0
 8004c54:	1c78      	adds	r0, r7, #1
 8004c56:	d1d6      	bne.n	8004c06 <_vfiprintf_r+0x19a>
 8004c58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c5a:	07d9      	lsls	r1, r3, #31
 8004c5c:	d405      	bmi.n	8004c6a <_vfiprintf_r+0x1fe>
 8004c5e:	89ab      	ldrh	r3, [r5, #12]
 8004c60:	059a      	lsls	r2, r3, #22
 8004c62:	d402      	bmi.n	8004c6a <_vfiprintf_r+0x1fe>
 8004c64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c66:	f7ff fddd 	bl	8004824 <__retarget_lock_release_recursive>
 8004c6a:	89ab      	ldrh	r3, [r5, #12]
 8004c6c:	065b      	lsls	r3, r3, #25
 8004c6e:	f53f af1f 	bmi.w	8004ab0 <_vfiprintf_r+0x44>
 8004c72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004c74:	e71e      	b.n	8004ab4 <_vfiprintf_r+0x48>
 8004c76:	ab03      	add	r3, sp, #12
 8004c78:	9300      	str	r3, [sp, #0]
 8004c7a:	462a      	mov	r2, r5
 8004c7c:	4b05      	ldr	r3, [pc, #20]	@ (8004c94 <_vfiprintf_r+0x228>)
 8004c7e:	a904      	add	r1, sp, #16
 8004c80:	4630      	mov	r0, r6
 8004c82:	f000 f879 	bl	8004d78 <_printf_i>
 8004c86:	e7e4      	b.n	8004c52 <_vfiprintf_r+0x1e6>
 8004c88:	080054b0 	.word	0x080054b0
 8004c8c:	080054ba 	.word	0x080054ba
 8004c90:	00000000 	.word	0x00000000
 8004c94:	08004a47 	.word	0x08004a47
 8004c98:	080054b6 	.word	0x080054b6

08004c9c <_printf_common>:
 8004c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ca0:	4616      	mov	r6, r2
 8004ca2:	4698      	mov	r8, r3
 8004ca4:	688a      	ldr	r2, [r1, #8]
 8004ca6:	690b      	ldr	r3, [r1, #16]
 8004ca8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004cac:	4293      	cmp	r3, r2
 8004cae:	bfb8      	it	lt
 8004cb0:	4613      	movlt	r3, r2
 8004cb2:	6033      	str	r3, [r6, #0]
 8004cb4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004cb8:	4607      	mov	r7, r0
 8004cba:	460c      	mov	r4, r1
 8004cbc:	b10a      	cbz	r2, 8004cc2 <_printf_common+0x26>
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	6033      	str	r3, [r6, #0]
 8004cc2:	6823      	ldr	r3, [r4, #0]
 8004cc4:	0699      	lsls	r1, r3, #26
 8004cc6:	bf42      	ittt	mi
 8004cc8:	6833      	ldrmi	r3, [r6, #0]
 8004cca:	3302      	addmi	r3, #2
 8004ccc:	6033      	strmi	r3, [r6, #0]
 8004cce:	6825      	ldr	r5, [r4, #0]
 8004cd0:	f015 0506 	ands.w	r5, r5, #6
 8004cd4:	d106      	bne.n	8004ce4 <_printf_common+0x48>
 8004cd6:	f104 0a19 	add.w	sl, r4, #25
 8004cda:	68e3      	ldr	r3, [r4, #12]
 8004cdc:	6832      	ldr	r2, [r6, #0]
 8004cde:	1a9b      	subs	r3, r3, r2
 8004ce0:	42ab      	cmp	r3, r5
 8004ce2:	dc26      	bgt.n	8004d32 <_printf_common+0x96>
 8004ce4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ce8:	6822      	ldr	r2, [r4, #0]
 8004cea:	3b00      	subs	r3, #0
 8004cec:	bf18      	it	ne
 8004cee:	2301      	movne	r3, #1
 8004cf0:	0692      	lsls	r2, r2, #26
 8004cf2:	d42b      	bmi.n	8004d4c <_printf_common+0xb0>
 8004cf4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004cf8:	4641      	mov	r1, r8
 8004cfa:	4638      	mov	r0, r7
 8004cfc:	47c8      	blx	r9
 8004cfe:	3001      	adds	r0, #1
 8004d00:	d01e      	beq.n	8004d40 <_printf_common+0xa4>
 8004d02:	6823      	ldr	r3, [r4, #0]
 8004d04:	6922      	ldr	r2, [r4, #16]
 8004d06:	f003 0306 	and.w	r3, r3, #6
 8004d0a:	2b04      	cmp	r3, #4
 8004d0c:	bf02      	ittt	eq
 8004d0e:	68e5      	ldreq	r5, [r4, #12]
 8004d10:	6833      	ldreq	r3, [r6, #0]
 8004d12:	1aed      	subeq	r5, r5, r3
 8004d14:	68a3      	ldr	r3, [r4, #8]
 8004d16:	bf0c      	ite	eq
 8004d18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d1c:	2500      	movne	r5, #0
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	bfc4      	itt	gt
 8004d22:	1a9b      	subgt	r3, r3, r2
 8004d24:	18ed      	addgt	r5, r5, r3
 8004d26:	2600      	movs	r6, #0
 8004d28:	341a      	adds	r4, #26
 8004d2a:	42b5      	cmp	r5, r6
 8004d2c:	d11a      	bne.n	8004d64 <_printf_common+0xc8>
 8004d2e:	2000      	movs	r0, #0
 8004d30:	e008      	b.n	8004d44 <_printf_common+0xa8>
 8004d32:	2301      	movs	r3, #1
 8004d34:	4652      	mov	r2, sl
 8004d36:	4641      	mov	r1, r8
 8004d38:	4638      	mov	r0, r7
 8004d3a:	47c8      	blx	r9
 8004d3c:	3001      	adds	r0, #1
 8004d3e:	d103      	bne.n	8004d48 <_printf_common+0xac>
 8004d40:	f04f 30ff 	mov.w	r0, #4294967295
 8004d44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d48:	3501      	adds	r5, #1
 8004d4a:	e7c6      	b.n	8004cda <_printf_common+0x3e>
 8004d4c:	18e1      	adds	r1, r4, r3
 8004d4e:	1c5a      	adds	r2, r3, #1
 8004d50:	2030      	movs	r0, #48	@ 0x30
 8004d52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004d56:	4422      	add	r2, r4
 8004d58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004d5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004d60:	3302      	adds	r3, #2
 8004d62:	e7c7      	b.n	8004cf4 <_printf_common+0x58>
 8004d64:	2301      	movs	r3, #1
 8004d66:	4622      	mov	r2, r4
 8004d68:	4641      	mov	r1, r8
 8004d6a:	4638      	mov	r0, r7
 8004d6c:	47c8      	blx	r9
 8004d6e:	3001      	adds	r0, #1
 8004d70:	d0e6      	beq.n	8004d40 <_printf_common+0xa4>
 8004d72:	3601      	adds	r6, #1
 8004d74:	e7d9      	b.n	8004d2a <_printf_common+0x8e>
	...

08004d78 <_printf_i>:
 8004d78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d7c:	7e0f      	ldrb	r7, [r1, #24]
 8004d7e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004d80:	2f78      	cmp	r7, #120	@ 0x78
 8004d82:	4691      	mov	r9, r2
 8004d84:	4680      	mov	r8, r0
 8004d86:	460c      	mov	r4, r1
 8004d88:	469a      	mov	sl, r3
 8004d8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004d8e:	d807      	bhi.n	8004da0 <_printf_i+0x28>
 8004d90:	2f62      	cmp	r7, #98	@ 0x62
 8004d92:	d80a      	bhi.n	8004daa <_printf_i+0x32>
 8004d94:	2f00      	cmp	r7, #0
 8004d96:	f000 80d2 	beq.w	8004f3e <_printf_i+0x1c6>
 8004d9a:	2f58      	cmp	r7, #88	@ 0x58
 8004d9c:	f000 80b9 	beq.w	8004f12 <_printf_i+0x19a>
 8004da0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004da4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004da8:	e03a      	b.n	8004e20 <_printf_i+0xa8>
 8004daa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004dae:	2b15      	cmp	r3, #21
 8004db0:	d8f6      	bhi.n	8004da0 <_printf_i+0x28>
 8004db2:	a101      	add	r1, pc, #4	@ (adr r1, 8004db8 <_printf_i+0x40>)
 8004db4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004db8:	08004e11 	.word	0x08004e11
 8004dbc:	08004e25 	.word	0x08004e25
 8004dc0:	08004da1 	.word	0x08004da1
 8004dc4:	08004da1 	.word	0x08004da1
 8004dc8:	08004da1 	.word	0x08004da1
 8004dcc:	08004da1 	.word	0x08004da1
 8004dd0:	08004e25 	.word	0x08004e25
 8004dd4:	08004da1 	.word	0x08004da1
 8004dd8:	08004da1 	.word	0x08004da1
 8004ddc:	08004da1 	.word	0x08004da1
 8004de0:	08004da1 	.word	0x08004da1
 8004de4:	08004f25 	.word	0x08004f25
 8004de8:	08004e4f 	.word	0x08004e4f
 8004dec:	08004edf 	.word	0x08004edf
 8004df0:	08004da1 	.word	0x08004da1
 8004df4:	08004da1 	.word	0x08004da1
 8004df8:	08004f47 	.word	0x08004f47
 8004dfc:	08004da1 	.word	0x08004da1
 8004e00:	08004e4f 	.word	0x08004e4f
 8004e04:	08004da1 	.word	0x08004da1
 8004e08:	08004da1 	.word	0x08004da1
 8004e0c:	08004ee7 	.word	0x08004ee7
 8004e10:	6833      	ldr	r3, [r6, #0]
 8004e12:	1d1a      	adds	r2, r3, #4
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	6032      	str	r2, [r6, #0]
 8004e18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004e20:	2301      	movs	r3, #1
 8004e22:	e09d      	b.n	8004f60 <_printf_i+0x1e8>
 8004e24:	6833      	ldr	r3, [r6, #0]
 8004e26:	6820      	ldr	r0, [r4, #0]
 8004e28:	1d19      	adds	r1, r3, #4
 8004e2a:	6031      	str	r1, [r6, #0]
 8004e2c:	0606      	lsls	r6, r0, #24
 8004e2e:	d501      	bpl.n	8004e34 <_printf_i+0xbc>
 8004e30:	681d      	ldr	r5, [r3, #0]
 8004e32:	e003      	b.n	8004e3c <_printf_i+0xc4>
 8004e34:	0645      	lsls	r5, r0, #25
 8004e36:	d5fb      	bpl.n	8004e30 <_printf_i+0xb8>
 8004e38:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004e3c:	2d00      	cmp	r5, #0
 8004e3e:	da03      	bge.n	8004e48 <_printf_i+0xd0>
 8004e40:	232d      	movs	r3, #45	@ 0x2d
 8004e42:	426d      	negs	r5, r5
 8004e44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e48:	4859      	ldr	r0, [pc, #356]	@ (8004fb0 <_printf_i+0x238>)
 8004e4a:	230a      	movs	r3, #10
 8004e4c:	e011      	b.n	8004e72 <_printf_i+0xfa>
 8004e4e:	6821      	ldr	r1, [r4, #0]
 8004e50:	6833      	ldr	r3, [r6, #0]
 8004e52:	0608      	lsls	r0, r1, #24
 8004e54:	f853 5b04 	ldr.w	r5, [r3], #4
 8004e58:	d402      	bmi.n	8004e60 <_printf_i+0xe8>
 8004e5a:	0649      	lsls	r1, r1, #25
 8004e5c:	bf48      	it	mi
 8004e5e:	b2ad      	uxthmi	r5, r5
 8004e60:	2f6f      	cmp	r7, #111	@ 0x6f
 8004e62:	4853      	ldr	r0, [pc, #332]	@ (8004fb0 <_printf_i+0x238>)
 8004e64:	6033      	str	r3, [r6, #0]
 8004e66:	bf14      	ite	ne
 8004e68:	230a      	movne	r3, #10
 8004e6a:	2308      	moveq	r3, #8
 8004e6c:	2100      	movs	r1, #0
 8004e6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004e72:	6866      	ldr	r6, [r4, #4]
 8004e74:	60a6      	str	r6, [r4, #8]
 8004e76:	2e00      	cmp	r6, #0
 8004e78:	bfa2      	ittt	ge
 8004e7a:	6821      	ldrge	r1, [r4, #0]
 8004e7c:	f021 0104 	bicge.w	r1, r1, #4
 8004e80:	6021      	strge	r1, [r4, #0]
 8004e82:	b90d      	cbnz	r5, 8004e88 <_printf_i+0x110>
 8004e84:	2e00      	cmp	r6, #0
 8004e86:	d04b      	beq.n	8004f20 <_printf_i+0x1a8>
 8004e88:	4616      	mov	r6, r2
 8004e8a:	fbb5 f1f3 	udiv	r1, r5, r3
 8004e8e:	fb03 5711 	mls	r7, r3, r1, r5
 8004e92:	5dc7      	ldrb	r7, [r0, r7]
 8004e94:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004e98:	462f      	mov	r7, r5
 8004e9a:	42bb      	cmp	r3, r7
 8004e9c:	460d      	mov	r5, r1
 8004e9e:	d9f4      	bls.n	8004e8a <_printf_i+0x112>
 8004ea0:	2b08      	cmp	r3, #8
 8004ea2:	d10b      	bne.n	8004ebc <_printf_i+0x144>
 8004ea4:	6823      	ldr	r3, [r4, #0]
 8004ea6:	07df      	lsls	r7, r3, #31
 8004ea8:	d508      	bpl.n	8004ebc <_printf_i+0x144>
 8004eaa:	6923      	ldr	r3, [r4, #16]
 8004eac:	6861      	ldr	r1, [r4, #4]
 8004eae:	4299      	cmp	r1, r3
 8004eb0:	bfde      	ittt	le
 8004eb2:	2330      	movle	r3, #48	@ 0x30
 8004eb4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004eb8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004ebc:	1b92      	subs	r2, r2, r6
 8004ebe:	6122      	str	r2, [r4, #16]
 8004ec0:	f8cd a000 	str.w	sl, [sp]
 8004ec4:	464b      	mov	r3, r9
 8004ec6:	aa03      	add	r2, sp, #12
 8004ec8:	4621      	mov	r1, r4
 8004eca:	4640      	mov	r0, r8
 8004ecc:	f7ff fee6 	bl	8004c9c <_printf_common>
 8004ed0:	3001      	adds	r0, #1
 8004ed2:	d14a      	bne.n	8004f6a <_printf_i+0x1f2>
 8004ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ed8:	b004      	add	sp, #16
 8004eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ede:	6823      	ldr	r3, [r4, #0]
 8004ee0:	f043 0320 	orr.w	r3, r3, #32
 8004ee4:	6023      	str	r3, [r4, #0]
 8004ee6:	4833      	ldr	r0, [pc, #204]	@ (8004fb4 <_printf_i+0x23c>)
 8004ee8:	2778      	movs	r7, #120	@ 0x78
 8004eea:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004eee:	6823      	ldr	r3, [r4, #0]
 8004ef0:	6831      	ldr	r1, [r6, #0]
 8004ef2:	061f      	lsls	r7, r3, #24
 8004ef4:	f851 5b04 	ldr.w	r5, [r1], #4
 8004ef8:	d402      	bmi.n	8004f00 <_printf_i+0x188>
 8004efa:	065f      	lsls	r7, r3, #25
 8004efc:	bf48      	it	mi
 8004efe:	b2ad      	uxthmi	r5, r5
 8004f00:	6031      	str	r1, [r6, #0]
 8004f02:	07d9      	lsls	r1, r3, #31
 8004f04:	bf44      	itt	mi
 8004f06:	f043 0320 	orrmi.w	r3, r3, #32
 8004f0a:	6023      	strmi	r3, [r4, #0]
 8004f0c:	b11d      	cbz	r5, 8004f16 <_printf_i+0x19e>
 8004f0e:	2310      	movs	r3, #16
 8004f10:	e7ac      	b.n	8004e6c <_printf_i+0xf4>
 8004f12:	4827      	ldr	r0, [pc, #156]	@ (8004fb0 <_printf_i+0x238>)
 8004f14:	e7e9      	b.n	8004eea <_printf_i+0x172>
 8004f16:	6823      	ldr	r3, [r4, #0]
 8004f18:	f023 0320 	bic.w	r3, r3, #32
 8004f1c:	6023      	str	r3, [r4, #0]
 8004f1e:	e7f6      	b.n	8004f0e <_printf_i+0x196>
 8004f20:	4616      	mov	r6, r2
 8004f22:	e7bd      	b.n	8004ea0 <_printf_i+0x128>
 8004f24:	6833      	ldr	r3, [r6, #0]
 8004f26:	6825      	ldr	r5, [r4, #0]
 8004f28:	6961      	ldr	r1, [r4, #20]
 8004f2a:	1d18      	adds	r0, r3, #4
 8004f2c:	6030      	str	r0, [r6, #0]
 8004f2e:	062e      	lsls	r6, r5, #24
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	d501      	bpl.n	8004f38 <_printf_i+0x1c0>
 8004f34:	6019      	str	r1, [r3, #0]
 8004f36:	e002      	b.n	8004f3e <_printf_i+0x1c6>
 8004f38:	0668      	lsls	r0, r5, #25
 8004f3a:	d5fb      	bpl.n	8004f34 <_printf_i+0x1bc>
 8004f3c:	8019      	strh	r1, [r3, #0]
 8004f3e:	2300      	movs	r3, #0
 8004f40:	6123      	str	r3, [r4, #16]
 8004f42:	4616      	mov	r6, r2
 8004f44:	e7bc      	b.n	8004ec0 <_printf_i+0x148>
 8004f46:	6833      	ldr	r3, [r6, #0]
 8004f48:	1d1a      	adds	r2, r3, #4
 8004f4a:	6032      	str	r2, [r6, #0]
 8004f4c:	681e      	ldr	r6, [r3, #0]
 8004f4e:	6862      	ldr	r2, [r4, #4]
 8004f50:	2100      	movs	r1, #0
 8004f52:	4630      	mov	r0, r6
 8004f54:	f7fb f94c 	bl	80001f0 <memchr>
 8004f58:	b108      	cbz	r0, 8004f5e <_printf_i+0x1e6>
 8004f5a:	1b80      	subs	r0, r0, r6
 8004f5c:	6060      	str	r0, [r4, #4]
 8004f5e:	6863      	ldr	r3, [r4, #4]
 8004f60:	6123      	str	r3, [r4, #16]
 8004f62:	2300      	movs	r3, #0
 8004f64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f68:	e7aa      	b.n	8004ec0 <_printf_i+0x148>
 8004f6a:	6923      	ldr	r3, [r4, #16]
 8004f6c:	4632      	mov	r2, r6
 8004f6e:	4649      	mov	r1, r9
 8004f70:	4640      	mov	r0, r8
 8004f72:	47d0      	blx	sl
 8004f74:	3001      	adds	r0, #1
 8004f76:	d0ad      	beq.n	8004ed4 <_printf_i+0x15c>
 8004f78:	6823      	ldr	r3, [r4, #0]
 8004f7a:	079b      	lsls	r3, r3, #30
 8004f7c:	d413      	bmi.n	8004fa6 <_printf_i+0x22e>
 8004f7e:	68e0      	ldr	r0, [r4, #12]
 8004f80:	9b03      	ldr	r3, [sp, #12]
 8004f82:	4298      	cmp	r0, r3
 8004f84:	bfb8      	it	lt
 8004f86:	4618      	movlt	r0, r3
 8004f88:	e7a6      	b.n	8004ed8 <_printf_i+0x160>
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	4632      	mov	r2, r6
 8004f8e:	4649      	mov	r1, r9
 8004f90:	4640      	mov	r0, r8
 8004f92:	47d0      	blx	sl
 8004f94:	3001      	adds	r0, #1
 8004f96:	d09d      	beq.n	8004ed4 <_printf_i+0x15c>
 8004f98:	3501      	adds	r5, #1
 8004f9a:	68e3      	ldr	r3, [r4, #12]
 8004f9c:	9903      	ldr	r1, [sp, #12]
 8004f9e:	1a5b      	subs	r3, r3, r1
 8004fa0:	42ab      	cmp	r3, r5
 8004fa2:	dcf2      	bgt.n	8004f8a <_printf_i+0x212>
 8004fa4:	e7eb      	b.n	8004f7e <_printf_i+0x206>
 8004fa6:	2500      	movs	r5, #0
 8004fa8:	f104 0619 	add.w	r6, r4, #25
 8004fac:	e7f5      	b.n	8004f9a <_printf_i+0x222>
 8004fae:	bf00      	nop
 8004fb0:	080054c1 	.word	0x080054c1
 8004fb4:	080054d2 	.word	0x080054d2

08004fb8 <__sflush_r>:
 8004fb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004fbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fc0:	0716      	lsls	r6, r2, #28
 8004fc2:	4605      	mov	r5, r0
 8004fc4:	460c      	mov	r4, r1
 8004fc6:	d454      	bmi.n	8005072 <__sflush_r+0xba>
 8004fc8:	684b      	ldr	r3, [r1, #4]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	dc02      	bgt.n	8004fd4 <__sflush_r+0x1c>
 8004fce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	dd48      	ble.n	8005066 <__sflush_r+0xae>
 8004fd4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004fd6:	2e00      	cmp	r6, #0
 8004fd8:	d045      	beq.n	8005066 <__sflush_r+0xae>
 8004fda:	2300      	movs	r3, #0
 8004fdc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004fe0:	682f      	ldr	r7, [r5, #0]
 8004fe2:	6a21      	ldr	r1, [r4, #32]
 8004fe4:	602b      	str	r3, [r5, #0]
 8004fe6:	d030      	beq.n	800504a <__sflush_r+0x92>
 8004fe8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004fea:	89a3      	ldrh	r3, [r4, #12]
 8004fec:	0759      	lsls	r1, r3, #29
 8004fee:	d505      	bpl.n	8004ffc <__sflush_r+0x44>
 8004ff0:	6863      	ldr	r3, [r4, #4]
 8004ff2:	1ad2      	subs	r2, r2, r3
 8004ff4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004ff6:	b10b      	cbz	r3, 8004ffc <__sflush_r+0x44>
 8004ff8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004ffa:	1ad2      	subs	r2, r2, r3
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005000:	6a21      	ldr	r1, [r4, #32]
 8005002:	4628      	mov	r0, r5
 8005004:	47b0      	blx	r6
 8005006:	1c43      	adds	r3, r0, #1
 8005008:	89a3      	ldrh	r3, [r4, #12]
 800500a:	d106      	bne.n	800501a <__sflush_r+0x62>
 800500c:	6829      	ldr	r1, [r5, #0]
 800500e:	291d      	cmp	r1, #29
 8005010:	d82b      	bhi.n	800506a <__sflush_r+0xb2>
 8005012:	4a2a      	ldr	r2, [pc, #168]	@ (80050bc <__sflush_r+0x104>)
 8005014:	410a      	asrs	r2, r1
 8005016:	07d6      	lsls	r6, r2, #31
 8005018:	d427      	bmi.n	800506a <__sflush_r+0xb2>
 800501a:	2200      	movs	r2, #0
 800501c:	6062      	str	r2, [r4, #4]
 800501e:	04d9      	lsls	r1, r3, #19
 8005020:	6922      	ldr	r2, [r4, #16]
 8005022:	6022      	str	r2, [r4, #0]
 8005024:	d504      	bpl.n	8005030 <__sflush_r+0x78>
 8005026:	1c42      	adds	r2, r0, #1
 8005028:	d101      	bne.n	800502e <__sflush_r+0x76>
 800502a:	682b      	ldr	r3, [r5, #0]
 800502c:	b903      	cbnz	r3, 8005030 <__sflush_r+0x78>
 800502e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005030:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005032:	602f      	str	r7, [r5, #0]
 8005034:	b1b9      	cbz	r1, 8005066 <__sflush_r+0xae>
 8005036:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800503a:	4299      	cmp	r1, r3
 800503c:	d002      	beq.n	8005044 <__sflush_r+0x8c>
 800503e:	4628      	mov	r0, r5
 8005040:	f7ff fbf2 	bl	8004828 <_free_r>
 8005044:	2300      	movs	r3, #0
 8005046:	6363      	str	r3, [r4, #52]	@ 0x34
 8005048:	e00d      	b.n	8005066 <__sflush_r+0xae>
 800504a:	2301      	movs	r3, #1
 800504c:	4628      	mov	r0, r5
 800504e:	47b0      	blx	r6
 8005050:	4602      	mov	r2, r0
 8005052:	1c50      	adds	r0, r2, #1
 8005054:	d1c9      	bne.n	8004fea <__sflush_r+0x32>
 8005056:	682b      	ldr	r3, [r5, #0]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d0c6      	beq.n	8004fea <__sflush_r+0x32>
 800505c:	2b1d      	cmp	r3, #29
 800505e:	d001      	beq.n	8005064 <__sflush_r+0xac>
 8005060:	2b16      	cmp	r3, #22
 8005062:	d11e      	bne.n	80050a2 <__sflush_r+0xea>
 8005064:	602f      	str	r7, [r5, #0]
 8005066:	2000      	movs	r0, #0
 8005068:	e022      	b.n	80050b0 <__sflush_r+0xf8>
 800506a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800506e:	b21b      	sxth	r3, r3
 8005070:	e01b      	b.n	80050aa <__sflush_r+0xf2>
 8005072:	690f      	ldr	r7, [r1, #16]
 8005074:	2f00      	cmp	r7, #0
 8005076:	d0f6      	beq.n	8005066 <__sflush_r+0xae>
 8005078:	0793      	lsls	r3, r2, #30
 800507a:	680e      	ldr	r6, [r1, #0]
 800507c:	bf08      	it	eq
 800507e:	694b      	ldreq	r3, [r1, #20]
 8005080:	600f      	str	r7, [r1, #0]
 8005082:	bf18      	it	ne
 8005084:	2300      	movne	r3, #0
 8005086:	eba6 0807 	sub.w	r8, r6, r7
 800508a:	608b      	str	r3, [r1, #8]
 800508c:	f1b8 0f00 	cmp.w	r8, #0
 8005090:	dde9      	ble.n	8005066 <__sflush_r+0xae>
 8005092:	6a21      	ldr	r1, [r4, #32]
 8005094:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005096:	4643      	mov	r3, r8
 8005098:	463a      	mov	r2, r7
 800509a:	4628      	mov	r0, r5
 800509c:	47b0      	blx	r6
 800509e:	2800      	cmp	r0, #0
 80050a0:	dc08      	bgt.n	80050b4 <__sflush_r+0xfc>
 80050a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80050aa:	81a3      	strh	r3, [r4, #12]
 80050ac:	f04f 30ff 	mov.w	r0, #4294967295
 80050b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050b4:	4407      	add	r7, r0
 80050b6:	eba8 0800 	sub.w	r8, r8, r0
 80050ba:	e7e7      	b.n	800508c <__sflush_r+0xd4>
 80050bc:	dfbffffe 	.word	0xdfbffffe

080050c0 <_fflush_r>:
 80050c0:	b538      	push	{r3, r4, r5, lr}
 80050c2:	690b      	ldr	r3, [r1, #16]
 80050c4:	4605      	mov	r5, r0
 80050c6:	460c      	mov	r4, r1
 80050c8:	b913      	cbnz	r3, 80050d0 <_fflush_r+0x10>
 80050ca:	2500      	movs	r5, #0
 80050cc:	4628      	mov	r0, r5
 80050ce:	bd38      	pop	{r3, r4, r5, pc}
 80050d0:	b118      	cbz	r0, 80050da <_fflush_r+0x1a>
 80050d2:	6a03      	ldr	r3, [r0, #32]
 80050d4:	b90b      	cbnz	r3, 80050da <_fflush_r+0x1a>
 80050d6:	f7ff f9ad 	bl	8004434 <__sinit>
 80050da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d0f3      	beq.n	80050ca <_fflush_r+0xa>
 80050e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80050e4:	07d0      	lsls	r0, r2, #31
 80050e6:	d404      	bmi.n	80050f2 <_fflush_r+0x32>
 80050e8:	0599      	lsls	r1, r3, #22
 80050ea:	d402      	bmi.n	80050f2 <_fflush_r+0x32>
 80050ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80050ee:	f7ff fb98 	bl	8004822 <__retarget_lock_acquire_recursive>
 80050f2:	4628      	mov	r0, r5
 80050f4:	4621      	mov	r1, r4
 80050f6:	f7ff ff5f 	bl	8004fb8 <__sflush_r>
 80050fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80050fc:	07da      	lsls	r2, r3, #31
 80050fe:	4605      	mov	r5, r0
 8005100:	d4e4      	bmi.n	80050cc <_fflush_r+0xc>
 8005102:	89a3      	ldrh	r3, [r4, #12]
 8005104:	059b      	lsls	r3, r3, #22
 8005106:	d4e1      	bmi.n	80050cc <_fflush_r+0xc>
 8005108:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800510a:	f7ff fb8b 	bl	8004824 <__retarget_lock_release_recursive>
 800510e:	e7dd      	b.n	80050cc <_fflush_r+0xc>

08005110 <__swhatbuf_r>:
 8005110:	b570      	push	{r4, r5, r6, lr}
 8005112:	460c      	mov	r4, r1
 8005114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005118:	2900      	cmp	r1, #0
 800511a:	b096      	sub	sp, #88	@ 0x58
 800511c:	4615      	mov	r5, r2
 800511e:	461e      	mov	r6, r3
 8005120:	da0d      	bge.n	800513e <__swhatbuf_r+0x2e>
 8005122:	89a3      	ldrh	r3, [r4, #12]
 8005124:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005128:	f04f 0100 	mov.w	r1, #0
 800512c:	bf14      	ite	ne
 800512e:	2340      	movne	r3, #64	@ 0x40
 8005130:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005134:	2000      	movs	r0, #0
 8005136:	6031      	str	r1, [r6, #0]
 8005138:	602b      	str	r3, [r5, #0]
 800513a:	b016      	add	sp, #88	@ 0x58
 800513c:	bd70      	pop	{r4, r5, r6, pc}
 800513e:	466a      	mov	r2, sp
 8005140:	f000 f848 	bl	80051d4 <_fstat_r>
 8005144:	2800      	cmp	r0, #0
 8005146:	dbec      	blt.n	8005122 <__swhatbuf_r+0x12>
 8005148:	9901      	ldr	r1, [sp, #4]
 800514a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800514e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005152:	4259      	negs	r1, r3
 8005154:	4159      	adcs	r1, r3
 8005156:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800515a:	e7eb      	b.n	8005134 <__swhatbuf_r+0x24>

0800515c <__smakebuf_r>:
 800515c:	898b      	ldrh	r3, [r1, #12]
 800515e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005160:	079d      	lsls	r5, r3, #30
 8005162:	4606      	mov	r6, r0
 8005164:	460c      	mov	r4, r1
 8005166:	d507      	bpl.n	8005178 <__smakebuf_r+0x1c>
 8005168:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800516c:	6023      	str	r3, [r4, #0]
 800516e:	6123      	str	r3, [r4, #16]
 8005170:	2301      	movs	r3, #1
 8005172:	6163      	str	r3, [r4, #20]
 8005174:	b003      	add	sp, #12
 8005176:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005178:	ab01      	add	r3, sp, #4
 800517a:	466a      	mov	r2, sp
 800517c:	f7ff ffc8 	bl	8005110 <__swhatbuf_r>
 8005180:	9f00      	ldr	r7, [sp, #0]
 8005182:	4605      	mov	r5, r0
 8005184:	4639      	mov	r1, r7
 8005186:	4630      	mov	r0, r6
 8005188:	f7ff fbba 	bl	8004900 <_malloc_r>
 800518c:	b948      	cbnz	r0, 80051a2 <__smakebuf_r+0x46>
 800518e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005192:	059a      	lsls	r2, r3, #22
 8005194:	d4ee      	bmi.n	8005174 <__smakebuf_r+0x18>
 8005196:	f023 0303 	bic.w	r3, r3, #3
 800519a:	f043 0302 	orr.w	r3, r3, #2
 800519e:	81a3      	strh	r3, [r4, #12]
 80051a0:	e7e2      	b.n	8005168 <__smakebuf_r+0xc>
 80051a2:	89a3      	ldrh	r3, [r4, #12]
 80051a4:	6020      	str	r0, [r4, #0]
 80051a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051aa:	81a3      	strh	r3, [r4, #12]
 80051ac:	9b01      	ldr	r3, [sp, #4]
 80051ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80051b2:	b15b      	cbz	r3, 80051cc <__smakebuf_r+0x70>
 80051b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80051b8:	4630      	mov	r0, r6
 80051ba:	f000 f81d 	bl	80051f8 <_isatty_r>
 80051be:	b128      	cbz	r0, 80051cc <__smakebuf_r+0x70>
 80051c0:	89a3      	ldrh	r3, [r4, #12]
 80051c2:	f023 0303 	bic.w	r3, r3, #3
 80051c6:	f043 0301 	orr.w	r3, r3, #1
 80051ca:	81a3      	strh	r3, [r4, #12]
 80051cc:	89a3      	ldrh	r3, [r4, #12]
 80051ce:	431d      	orrs	r5, r3
 80051d0:	81a5      	strh	r5, [r4, #12]
 80051d2:	e7cf      	b.n	8005174 <__smakebuf_r+0x18>

080051d4 <_fstat_r>:
 80051d4:	b538      	push	{r3, r4, r5, lr}
 80051d6:	4d07      	ldr	r5, [pc, #28]	@ (80051f4 <_fstat_r+0x20>)
 80051d8:	2300      	movs	r3, #0
 80051da:	4604      	mov	r4, r0
 80051dc:	4608      	mov	r0, r1
 80051de:	4611      	mov	r1, r2
 80051e0:	602b      	str	r3, [r5, #0]
 80051e2:	f7fd fbf9 	bl	80029d8 <_fstat>
 80051e6:	1c43      	adds	r3, r0, #1
 80051e8:	d102      	bne.n	80051f0 <_fstat_r+0x1c>
 80051ea:	682b      	ldr	r3, [r5, #0]
 80051ec:	b103      	cbz	r3, 80051f0 <_fstat_r+0x1c>
 80051ee:	6023      	str	r3, [r4, #0]
 80051f0:	bd38      	pop	{r3, r4, r5, pc}
 80051f2:	bf00      	nop
 80051f4:	200002a0 	.word	0x200002a0

080051f8 <_isatty_r>:
 80051f8:	b538      	push	{r3, r4, r5, lr}
 80051fa:	4d06      	ldr	r5, [pc, #24]	@ (8005214 <_isatty_r+0x1c>)
 80051fc:	2300      	movs	r3, #0
 80051fe:	4604      	mov	r4, r0
 8005200:	4608      	mov	r0, r1
 8005202:	602b      	str	r3, [r5, #0]
 8005204:	f7fd fbf8 	bl	80029f8 <_isatty>
 8005208:	1c43      	adds	r3, r0, #1
 800520a:	d102      	bne.n	8005212 <_isatty_r+0x1a>
 800520c:	682b      	ldr	r3, [r5, #0]
 800520e:	b103      	cbz	r3, 8005212 <_isatty_r+0x1a>
 8005210:	6023      	str	r3, [r4, #0]
 8005212:	bd38      	pop	{r3, r4, r5, pc}
 8005214:	200002a0 	.word	0x200002a0

08005218 <_sbrk_r>:
 8005218:	b538      	push	{r3, r4, r5, lr}
 800521a:	4d06      	ldr	r5, [pc, #24]	@ (8005234 <_sbrk_r+0x1c>)
 800521c:	2300      	movs	r3, #0
 800521e:	4604      	mov	r4, r0
 8005220:	4608      	mov	r0, r1
 8005222:	602b      	str	r3, [r5, #0]
 8005224:	f7fd fc00 	bl	8002a28 <_sbrk>
 8005228:	1c43      	adds	r3, r0, #1
 800522a:	d102      	bne.n	8005232 <_sbrk_r+0x1a>
 800522c:	682b      	ldr	r3, [r5, #0]
 800522e:	b103      	cbz	r3, 8005232 <_sbrk_r+0x1a>
 8005230:	6023      	str	r3, [r4, #0]
 8005232:	bd38      	pop	{r3, r4, r5, pc}
 8005234:	200002a0 	.word	0x200002a0

08005238 <_init>:
 8005238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800523a:	bf00      	nop
 800523c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800523e:	bc08      	pop	{r3}
 8005240:	469e      	mov	lr, r3
 8005242:	4770      	bx	lr

08005244 <_fini>:
 8005244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005246:	bf00      	nop
 8005248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800524a:	bc08      	pop	{r3}
 800524c:	469e      	mov	lr, r3
 800524e:	4770      	bx	lr
