
Black_Pill_boot_arr_to_flash.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e60  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002308  08004000  08004000  00005000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006308  08006308  00008070  2**0
                  CONTENTS
  4 .ARM          00000008  08006308  08006308  00007308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006310  08006310  00008070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006310  08006310  00007310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006314  08006314  00007314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08006318  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e0  20000070  08006388  00008070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000450  08006388  00008450  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006cda  00000000  00000000  000080a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000183e  00000000  00000000  0000ed7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000758  00000000  00000000  000105b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000168d3  00000000  00000000  00010d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00008b96  00000000  00000000  000275e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00087fa8  00000000  00000000  00030179  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000b8121  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 0000055a  00000000  00000000  000b8164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002448  00000000  00000000  000b86c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000bab08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003fe8 	.word	0x08003fe8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003fe8 	.word	0x08003fe8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000578:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800057c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000580:	f003 0301 	and.w	r3, r3, #1
 8000584:	2b00      	cmp	r3, #0
 8000586:	d013      	beq.n	80005b0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000588:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800058c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000590:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000594:	2b00      	cmp	r3, #0
 8000596:	d00b      	beq.n	80005b0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000598:	e000      	b.n	800059c <ITM_SendChar+0x2c>
    {
      __NOP();
 800059a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800059c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d0f9      	beq.n	800059a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005a6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005aa:	687a      	ldr	r2, [r7, #4]
 80005ac:	b2d2      	uxtb	r2, r2
 80005ae:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005b0:	687b      	ldr	r3, [r7, #4]
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	370c      	adds	r7, #12
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr

080005be <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 80005be:	b580      	push	{r7, lr}
 80005c0:	b082      	sub	sp, #8
 80005c2:	af00      	add	r7, sp, #0
 80005c4:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	4618      	mov	r0, r3
 80005ca:	f7ff ffd1 	bl	8000570 <ITM_SendChar>
	return ch;
 80005ce:	687b      	ldr	r3, [r7, #4]
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3708      	adds	r7, #8
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}

080005d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b090      	sub	sp, #64	@ 0x40
 80005dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005de:	f000 fe05 	bl	80011ec <HAL_Init>

  /* USER CODE BEGIN Init */
  bytes_to_programm = sizeof(my_arr);
 80005e2:	4b8e      	ldr	r3, [pc, #568]	@ (800081c <main+0x244>)
 80005e4:	f242 2208 	movw	r2, #8712	@ 0x2208
 80005e8:	601a      	str	r2, [r3, #0]
  uint8_t sectors_to_erase = 0;
 80005ea:	2300      	movs	r3, #0
 80005ec:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if(bytes_to_programm % 0x1000) {							// делим на минимальный блок для очистки, т.е. сектор (4КБ)
 80005f0:	4b8a      	ldr	r3, [pc, #552]	@ (800081c <main+0x244>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d007      	beq.n	800060c <main+0x34>
	  sectors_to_erase = (bytes_to_programm / 0x1000) + 1;
 80005fc:	4b87      	ldr	r3, [pc, #540]	@ (800081c <main+0x244>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	0b1b      	lsrs	r3, r3, #12
 8000602:	b2db      	uxtb	r3, r3
 8000604:	3301      	adds	r3, #1
 8000606:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800060a:	e004      	b.n	8000616 <main+0x3e>
  } else {
	  sectors_to_erase = bytes_to_programm / 0x1000;
 800060c:	4b83      	ldr	r3, [pc, #524]	@ (800081c <main+0x244>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	0b1b      	lsrs	r3, r3, #12
 8000612:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }
  printf("sectors_to_erase = %d, remainder of the division = %" PRId32 "  \n", sectors_to_erase, (bytes_to_programm % 0x1000));
 8000616:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800061a:	4b80      	ldr	r3, [pc, #512]	@ (800081c <main+0x244>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000622:	461a      	mov	r2, r3
 8000624:	487e      	ldr	r0, [pc, #504]	@ (8000820 <main+0x248>)
 8000626:	f002 fdc7 	bl	80031b8 <iprintf>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800062a:	f000 f96d 	bl	8000908 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800062e:	f000 f9ff 	bl	8000a30 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000632:	f000 f9c7 	bl	80009c4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  printf("LED begin\n");														// Начинаем шить флеш, включаем диод
 8000636:	487b      	ldr	r0, [pc, #492]	@ (8000824 <main+0x24c>)
 8000638:	f002 fe2e 	bl	8003298 <puts>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800063c:	2200      	movs	r2, #0
 800063e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000642:	4879      	ldr	r0, [pc, #484]	@ (8000828 <main+0x250>)
 8000644:	f001 f9ec 	bl	8001a20 <HAL_GPIO_WritePin>

  for(int i = 0; i < sectors_to_erase; i++) {									// Стираем нужные сектора (4КБ), проверяя бизи бит
 8000648:	2300      	movs	r3, #0
 800064a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800064c:	e024      	b.n	8000698 <main+0xc0>
	WriteEnable();																// Включаем запись флеш и проверяем
 800064e:	f000 fa57 	bl	8000b00 <WriteEnable>
	if(Check_Ready_to_Write()) printf("WEN OK \n");
 8000652:	f000 fa71 	bl	8000b38 <Check_Ready_to_Write>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d003      	beq.n	8000664 <main+0x8c>
 800065c:	4873      	ldr	r0, [pc, #460]	@ (800082c <main+0x254>)
 800065e:	f002 fe1b 	bl	8003298 <puts>
 8000662:	e002      	b.n	800066a <main+0x92>
	else printf("WEN NOK \n");
 8000664:	4872      	ldr	r0, [pc, #456]	@ (8000830 <main+0x258>)
 8000666:	f002 fe17 	bl	8003298 <puts>

	printf("Erase sector %d \n", i);
 800066a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800066c:	4871      	ldr	r0, [pc, #452]	@ (8000834 <main+0x25c>)
 800066e:	f002 fda3 	bl	80031b8 <iprintf>
    Sector_Erase(i);
 8000672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000674:	4618      	mov	r0, r3
 8000676:	f000 fa89 	bl	8000b8c <Sector_Erase>
    while(Check_BUSY_bit()){
 800067a:	e005      	b.n	8000688 <main+0xb0>
	  printf("BUSY \n");
 800067c:	486e      	ldr	r0, [pc, #440]	@ (8000838 <main+0x260>)
 800067e:	f002 fe0b 	bl	8003298 <puts>
	  HAL_Delay(50);
 8000682:	2032      	movs	r0, #50	@ 0x32
 8000684:	f000 fe5a 	bl	800133c <HAL_Delay>
    while(Check_BUSY_bit()){
 8000688:	f000 fab6 	bl	8000bf8 <Check_BUSY_bit>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d1f4      	bne.n	800067c <main+0xa4>
  for(int i = 0; i < sectors_to_erase; i++) {									// Стираем нужные сектора (4КБ), проверяя бизи бит
 8000692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000694:	3301      	adds	r3, #1
 8000696:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000698:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800069c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800069e:	429a      	cmp	r2, r3
 80006a0:	dbd5      	blt.n	800064e <main+0x76>
    }
  }

  WriteEnable();																// Включаем запись флеш и проверяем
 80006a2:	f000 fa2d 	bl	8000b00 <WriteEnable>
  if(Check_Ready_to_Write()) printf("WEN OK \n");
 80006a6:	f000 fa47 	bl	8000b38 <Check_Ready_to_Write>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d003      	beq.n	80006b8 <main+0xe0>
 80006b0:	485e      	ldr	r0, [pc, #376]	@ (800082c <main+0x254>)
 80006b2:	f002 fdf1 	bl	8003298 <puts>
 80006b6:	e002      	b.n	80006be <main+0xe6>
  else printf("WEN NOK \n");
 80006b8:	485d      	ldr	r0, [pc, #372]	@ (8000830 <main+0x258>)
 80006ba:	f002 fded 	bl	8003298 <puts>

  Write_Firmware(my_arr, 0);													// Шьем прошивку во флеш
 80006be:	2100      	movs	r1, #0
 80006c0:	485e      	ldr	r0, [pc, #376]	@ (800083c <main+0x264>)
 80006c2:	f000 faff 	bl	8000cc4 <Write_Firmware>

  for(int i = 0; i < 2; i++){
 80006c6:	2300      	movs	r3, #0
 80006c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80006ca:	e0e4      	b.n	8000896 <main+0x2be>
  Pages_printed_counter = 0;
 80006cc:	4b5c      	ldr	r3, [pc, #368]	@ (8000840 <main+0x268>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
  uint32_t errors_counter = 0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	633b      	str	r3, [r7, #48]	@ 0x30
  for (uint32_t i = 0; i < bytes_to_programm; i += 0x100) {						// Читаем и выводим постранично
 80006d6:	2300      	movs	r3, #0
 80006d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006da:	e0cc      	b.n	8000876 <main+0x29e>
	Read_Data(i);
 80006dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80006de:	f000 fab3 	bl	8000c48 <Read_Data>

	printf("Page: %" PRId32 " \n", Pages_printed_counter);						// Выводим в 16м формате по странице
 80006e2:	4b57      	ldr	r3, [pc, #348]	@ (8000840 <main+0x268>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	4619      	mov	r1, r3
 80006e8:	4856      	ldr	r0, [pc, #344]	@ (8000844 <main+0x26c>)
 80006ea:	f002 fd65 	bl	80031b8 <iprintf>
	for(int x = 0; x < 16; x++){
 80006ee:	2300      	movs	r3, #0
 80006f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80006f2:	e018      	b.n	8000726 <main+0x14e>
  	  for(int i = 0; i < 16; i++){				 								// Квадратом 16 на 16
 80006f4:	2300      	movs	r3, #0
 80006f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80006f8:	e00c      	b.n	8000714 <main+0x13c>
  		printf("0x%02X ", RX_Data_256[i + x*16]);
 80006fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006fc:	011a      	lsls	r2, r3, #4
 80006fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000700:	4413      	add	r3, r2
 8000702:	4a51      	ldr	r2, [pc, #324]	@ (8000848 <main+0x270>)
 8000704:	5cd3      	ldrb	r3, [r2, r3]
 8000706:	4619      	mov	r1, r3
 8000708:	4850      	ldr	r0, [pc, #320]	@ (800084c <main+0x274>)
 800070a:	f002 fd55 	bl	80031b8 <iprintf>
  	  for(int i = 0; i < 16; i++){				 								// Квадратом 16 на 16
 800070e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000710:	3301      	adds	r3, #1
 8000712:	627b      	str	r3, [r7, #36]	@ 0x24
 8000714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000716:	2b0f      	cmp	r3, #15
 8000718:	ddef      	ble.n	80006fa <main+0x122>
  	  }
  	  printf("\n");
 800071a:	200a      	movs	r0, #10
 800071c:	f002 fd5e 	bl	80031dc <putchar>
	for(int x = 0; x < 16; x++){
 8000720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000722:	3301      	adds	r3, #1
 8000724:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000728:	2b0f      	cmp	r3, #15
 800072a:	dde3      	ble.n	80006f4 <main+0x11c>
  	  //HAL_Delay(100);
  	}
  	printf("\n");
 800072c:	200a      	movs	r0, #10
 800072e:	f002 fd55 	bl	80031dc <putchar>

  	if(i + 0x100 < bytes_to_programm) {											// Если выводим полную страницу - сохраняем в буфер 256 байт
 8000732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000734:	f503 7280 	add.w	r2, r3, #256	@ 0x100
 8000738:	4b38      	ldr	r3, [pc, #224]	@ (800081c <main+0x244>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	429a      	cmp	r2, r3
 800073e:	d213      	bcs.n	8000768 <main+0x190>
  	  for(uint32_t x = 0; x < 256; x++){
 8000740:	2300      	movs	r3, #0
 8000742:	623b      	str	r3, [r7, #32]
 8000744:	e00c      	b.n	8000760 <main+0x188>
  	    TX_Data_256[x] = my_arr[i + x]; 										// TX_Data_256 используем как проверочный буфер, один хрен он больше не нужен
 8000746:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000748:	6a3b      	ldr	r3, [r7, #32]
 800074a:	4413      	add	r3, r2
 800074c:	4a3b      	ldr	r2, [pc, #236]	@ (800083c <main+0x264>)
 800074e:	5cd1      	ldrb	r1, [r2, r3]
 8000750:	4a3f      	ldr	r2, [pc, #252]	@ (8000850 <main+0x278>)
 8000752:	6a3b      	ldr	r3, [r7, #32]
 8000754:	4413      	add	r3, r2
 8000756:	460a      	mov	r2, r1
 8000758:	701a      	strb	r2, [r3, #0]
  	  for(uint32_t x = 0; x < 256; x++){
 800075a:	6a3b      	ldr	r3, [r7, #32]
 800075c:	3301      	adds	r3, #1
 800075e:	623b      	str	r3, [r7, #32]
 8000760:	6a3b      	ldr	r3, [r7, #32]
 8000762:	2bff      	cmp	r3, #255	@ 0xff
 8000764:	d9ef      	bls.n	8000746 <main+0x16e>
 8000766:	e027      	b.n	80007b8 <main+0x1e0>
  	  }
  	} else {																	// Если выводим не полную (последнюю) страницу
  		for(uint32_t x = 0; x < bytes_to_programm - i; x++){					// TX_Data_256 используем как проверочный буфер, один хрен он больше не нужен
 8000768:	2300      	movs	r3, #0
 800076a:	61fb      	str	r3, [r7, #28]
 800076c:	e00c      	b.n	8000788 <main+0x1b0>
  		  TX_Data_256[x] = my_arr[i + x];
 800076e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000770:	69fb      	ldr	r3, [r7, #28]
 8000772:	4413      	add	r3, r2
 8000774:	4a31      	ldr	r2, [pc, #196]	@ (800083c <main+0x264>)
 8000776:	5cd1      	ldrb	r1, [r2, r3]
 8000778:	4a35      	ldr	r2, [pc, #212]	@ (8000850 <main+0x278>)
 800077a:	69fb      	ldr	r3, [r7, #28]
 800077c:	4413      	add	r3, r2
 800077e:	460a      	mov	r2, r1
 8000780:	701a      	strb	r2, [r3, #0]
  		for(uint32_t x = 0; x < bytes_to_programm - i; x++){					// TX_Data_256 используем как проверочный буфер, один хрен он больше не нужен
 8000782:	69fb      	ldr	r3, [r7, #28]
 8000784:	3301      	adds	r3, #1
 8000786:	61fb      	str	r3, [r7, #28]
 8000788:	4b24      	ldr	r3, [pc, #144]	@ (800081c <main+0x244>)
 800078a:	681a      	ldr	r2, [r3, #0]
 800078c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800078e:	1ad3      	subs	r3, r2, r3
 8000790:	69fa      	ldr	r2, [r7, #28]
 8000792:	429a      	cmp	r2, r3
 8000794:	d3eb      	bcc.n	800076e <main+0x196>
  		}
  		for(uint32_t x = (bytes_to_programm - i); x < 256; x++){				// Остальное забиваем единицами
 8000796:	4b21      	ldr	r3, [pc, #132]	@ (800081c <main+0x244>)
 8000798:	681a      	ldr	r2, [r3, #0]
 800079a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800079c:	1ad3      	subs	r3, r2, r3
 800079e:	61bb      	str	r3, [r7, #24]
 80007a0:	e007      	b.n	80007b2 <main+0x1da>
  		  TX_Data_256[x] = 0xFF;
 80007a2:	4a2b      	ldr	r2, [pc, #172]	@ (8000850 <main+0x278>)
 80007a4:	69bb      	ldr	r3, [r7, #24]
 80007a6:	4413      	add	r3, r2
 80007a8:	22ff      	movs	r2, #255	@ 0xff
 80007aa:	701a      	strb	r2, [r3, #0]
  		for(uint32_t x = (bytes_to_programm - i); x < 256; x++){				// Остальное забиваем единицами
 80007ac:	69bb      	ldr	r3, [r7, #24]
 80007ae:	3301      	adds	r3, #1
 80007b0:	61bb      	str	r3, [r7, #24]
 80007b2:	69bb      	ldr	r3, [r7, #24]
 80007b4:	2bff      	cmp	r3, #255	@ 0xff
 80007b6:	d9f4      	bls.n	80007a2 <main+0x1ca>
  		}
  	}

  	if(memcmp(TX_Data_256, RX_Data_256, (sizeof(uint8_t)*256))) {				// Проверка на совпадение
 80007b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007bc:	4922      	ldr	r1, [pc, #136]	@ (8000848 <main+0x270>)
 80007be:	4824      	ldr	r0, [pc, #144]	@ (8000850 <main+0x278>)
 80007c0:	f002 fe4a 	bl	8003458 <memcmp>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d046      	beq.n	8000858 <main+0x280>
  		printf("NOT equal \n");
 80007ca:	4822      	ldr	r0, [pc, #136]	@ (8000854 <main+0x27c>)
 80007cc:	f002 fd64 	bl	8003298 <puts>
  		errors_counter++;
 80007d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80007d2:	3301      	adds	r3, #1
 80007d4:	633b      	str	r3, [r7, #48]	@ 0x30

  		for(int x = 0; x < 16; x++){											// Если не совпало, выводим что не совпало
 80007d6:	2300      	movs	r3, #0
 80007d8:	617b      	str	r3, [r7, #20]
 80007da:	e018      	b.n	800080e <main+0x236>
  	  		for(int i = 0; i < 16; i++){
 80007dc:	2300      	movs	r3, #0
 80007de:	613b      	str	r3, [r7, #16]
 80007e0:	e00c      	b.n	80007fc <main+0x224>
  	  			printf("0x%02X ", TX_Data_256[i + x*16]);						// Выводим в 16м формате
 80007e2:	697b      	ldr	r3, [r7, #20]
 80007e4:	011a      	lsls	r2, r3, #4
 80007e6:	693b      	ldr	r3, [r7, #16]
 80007e8:	4413      	add	r3, r2
 80007ea:	4a19      	ldr	r2, [pc, #100]	@ (8000850 <main+0x278>)
 80007ec:	5cd3      	ldrb	r3, [r2, r3]
 80007ee:	4619      	mov	r1, r3
 80007f0:	4816      	ldr	r0, [pc, #88]	@ (800084c <main+0x274>)
 80007f2:	f002 fce1 	bl	80031b8 <iprintf>
  	  		for(int i = 0; i < 16; i++){
 80007f6:	693b      	ldr	r3, [r7, #16]
 80007f8:	3301      	adds	r3, #1
 80007fa:	613b      	str	r3, [r7, #16]
 80007fc:	693b      	ldr	r3, [r7, #16]
 80007fe:	2b0f      	cmp	r3, #15
 8000800:	ddef      	ble.n	80007e2 <main+0x20a>
  	  		}
  	  		printf("\n");
 8000802:	200a      	movs	r0, #10
 8000804:	f002 fcea 	bl	80031dc <putchar>
  		for(int x = 0; x < 16; x++){											// Если не совпало, выводим что не совпало
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	3301      	adds	r3, #1
 800080c:	617b      	str	r3, [r7, #20]
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	2b0f      	cmp	r3, #15
 8000812:	dde3      	ble.n	80007dc <main+0x204>
  	  		//HAL_Delay(100);
  	  	}
  	  	printf("\n");
 8000814:	200a      	movs	r0, #10
 8000816:	f002 fce1 	bl	80031dc <putchar>
 800081a:	e020      	b.n	800085e <main+0x286>
 800081c:	2000008c 	.word	0x2000008c
 8000820:	08004000 	.word	0x08004000
 8000824:	0800403c 	.word	0x0800403c
 8000828:	40020800 	.word	0x40020800
 800082c:	08004048 	.word	0x08004048
 8000830:	08004050 	.word	0x08004050
 8000834:	0800405c 	.word	0x0800405c
 8000838:	08004070 	.word	0x08004070
 800083c:	080040bc 	.word	0x080040bc
 8000840:	200002a0 	.word	0x200002a0
 8000844:	08004078 	.word	0x08004078
 8000848:	20000094 	.word	0x20000094
 800084c:	08004084 	.word	0x08004084
 8000850:	20000194 	.word	0x20000194
 8000854:	0800408c 	.word	0x0800408c
  	} else {
  		printf("Page is OK \n");
 8000858:	4822      	ldr	r0, [pc, #136]	@ (80008e4 <main+0x30c>)
 800085a:	f002 fd1d 	bl	8003298 <puts>
  	}
  	printf("\n");
 800085e:	200a      	movs	r0, #10
 8000860:	f002 fcbc 	bl	80031dc <putchar>

  	Pages_printed_counter++;
 8000864:	4b20      	ldr	r3, [pc, #128]	@ (80008e8 <main+0x310>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	3301      	adds	r3, #1
 800086a:	4a1f      	ldr	r2, [pc, #124]	@ (80008e8 <main+0x310>)
 800086c:	6013      	str	r3, [r2, #0]
  for (uint32_t i = 0; i < bytes_to_programm; i += 0x100) {						// Читаем и выводим постранично
 800086e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000870:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000874:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000876:	4b1d      	ldr	r3, [pc, #116]	@ (80008ec <main+0x314>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800087c:	429a      	cmp	r2, r3
 800087e:	f4ff af2d 	bcc.w	80006dc <main+0x104>
  }

  printf("Errors: %" PRId32 " \n", errors_counter);
 8000882:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000884:	481a      	ldr	r0, [pc, #104]	@ (80008f0 <main+0x318>)
 8000886:	f002 fc97 	bl	80031b8 <iprintf>
  printf("\n");
 800088a:	200a      	movs	r0, #10
 800088c:	f002 fca6 	bl	80031dc <putchar>
  for(int i = 0; i < 2; i++){
 8000890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000892:	3301      	adds	r3, #1
 8000894:	637b      	str	r3, [r7, #52]	@ 0x34
 8000896:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000898:	2b01      	cmp	r3, #1
 800089a:	f77f af17 	ble.w	80006cc <main+0xf4>
  }

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800089e:	2201      	movs	r2, #1
 80008a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008a4:	4813      	ldr	r0, [pc, #76]	@ (80008f4 <main+0x31c>)
 80008a6:	f001 f8bb 	bl	8001a20 <HAL_GPIO_WritePin>
  //HAL_Delay(500);
  printf("LED end\n");
 80008aa:	4813      	ldr	r0, [pc, #76]	@ (80008f8 <main+0x320>)
 80008ac:	f002 fcf4 	bl	8003298 <puts>
//  printf("\n");



  uint32_t appJumpAddress;
  appJumpAddress = * ((volatile uint32_t*)(APP_START_ADDRESS + 4));
 80008b0:	4b12      	ldr	r3, [pc, #72]	@ (80008fc <main+0x324>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	60fb      	str	r3, [r7, #12]

  HAL_SPI_DeInit(&hspi1);
 80008b6:	4812      	ldr	r0, [pc, #72]	@ (8000900 <main+0x328>)
 80008b8:	f001 fe47 	bl	800254a <HAL_SPI_DeInit>
  HAL_RCC_DeInit();
 80008bc:	f001 fcee 	bl	800229c <HAL_RCC_DeInit>
  HAL_DeInit();
 80008c0:	f000 fcb6 	bl	8001230 <HAL_DeInit>

  void(*GoToApp)(void);
  GoToApp = (void (*)(void)) appJumpAddress;
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	60bb      	str	r3, [r7, #8]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c8:	b672      	cpsid	i
}
 80008ca:	bf00      	nop

  __disable_irq();
  __set_MSP(*((volatile uint32_t*)APP_START_ADDRESS));
 80008cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000904 <main+0x32c>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	f383 8808 	msr	MSP, r3
}
 80008d8:	bf00      	nop
  GoToApp();
 80008da:	68bb      	ldr	r3, [r7, #8]
 80008dc:	4798      	blx	r3

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008de:	bf00      	nop
 80008e0:	e7fd      	b.n	80008de <main+0x306>
 80008e2:	bf00      	nop
 80008e4:	08004098 	.word	0x08004098
 80008e8:	200002a0 	.word	0x200002a0
 80008ec:	2000008c 	.word	0x2000008c
 80008f0:	080040a4 	.word	0x080040a4
 80008f4:	40020800 	.word	0x40020800
 80008f8:	080040b4 	.word	0x080040b4
 80008fc:	0800c004 	.word	0x0800c004
 8000900:	200002a4 	.word	0x200002a4
 8000904:	0800c000 	.word	0x0800c000

08000908 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b094      	sub	sp, #80	@ 0x50
 800090c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800090e:	f107 0320 	add.w	r3, r7, #32
 8000912:	2230      	movs	r2, #48	@ 0x30
 8000914:	2100      	movs	r1, #0
 8000916:	4618      	mov	r0, r3
 8000918:	f002 fdae 	bl	8003478 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800091c:	f107 030c 	add.w	r3, r7, #12
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	605a      	str	r2, [r3, #4]
 8000926:	609a      	str	r2, [r3, #8]
 8000928:	60da      	str	r2, [r3, #12]
 800092a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800092c:	2300      	movs	r3, #0
 800092e:	60bb      	str	r3, [r7, #8]
 8000930:	4b22      	ldr	r3, [pc, #136]	@ (80009bc <SystemClock_Config+0xb4>)
 8000932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000934:	4a21      	ldr	r2, [pc, #132]	@ (80009bc <SystemClock_Config+0xb4>)
 8000936:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800093a:	6413      	str	r3, [r2, #64]	@ 0x40
 800093c:	4b1f      	ldr	r3, [pc, #124]	@ (80009bc <SystemClock_Config+0xb4>)
 800093e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000940:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000944:	60bb      	str	r3, [r7, #8]
 8000946:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000948:	2300      	movs	r3, #0
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	4b1c      	ldr	r3, [pc, #112]	@ (80009c0 <SystemClock_Config+0xb8>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a1b      	ldr	r2, [pc, #108]	@ (80009c0 <SystemClock_Config+0xb8>)
 8000952:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000956:	6013      	str	r3, [r2, #0]
 8000958:	4b19      	ldr	r3, [pc, #100]	@ (80009c0 <SystemClock_Config+0xb8>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000960:	607b      	str	r3, [r7, #4]
 8000962:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000964:	2302      	movs	r3, #2
 8000966:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000968:	2301      	movs	r3, #1
 800096a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800096c:	2310      	movs	r3, #16
 800096e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000970:	2300      	movs	r3, #0
 8000972:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000974:	f107 0320 	add.w	r3, r7, #32
 8000978:	4618      	mov	r0, r3
 800097a:	f001 f86b 	bl	8001a54 <HAL_RCC_OscConfig>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000984:	f000 fa90 	bl	8000ea8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000988:	230f      	movs	r3, #15
 800098a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800098c:	2300      	movs	r3, #0
 800098e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000990:	2300      	movs	r3, #0
 8000992:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000994:	2300      	movs	r3, #0
 8000996:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000998:	2300      	movs	r3, #0
 800099a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800099c:	f107 030c 	add.w	r3, r7, #12
 80009a0:	2100      	movs	r1, #0
 80009a2:	4618      	mov	r0, r3
 80009a4:	f001 face 	bl	8001f44 <HAL_RCC_ClockConfig>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80009ae:	f000 fa7b 	bl	8000ea8 <Error_Handler>
  }
}
 80009b2:	bf00      	nop
 80009b4:	3750      	adds	r7, #80	@ 0x50
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40023800 	.word	0x40023800
 80009c0:	40007000 	.word	0x40007000

080009c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80009c8:	4b17      	ldr	r3, [pc, #92]	@ (8000a28 <MX_SPI1_Init+0x64>)
 80009ca:	4a18      	ldr	r2, [pc, #96]	@ (8000a2c <MX_SPI1_Init+0x68>)
 80009cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009ce:	4b16      	ldr	r3, [pc, #88]	@ (8000a28 <MX_SPI1_Init+0x64>)
 80009d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009d6:	4b14      	ldr	r3, [pc, #80]	@ (8000a28 <MX_SPI1_Init+0x64>)
 80009d8:	2200      	movs	r2, #0
 80009da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009dc:	4b12      	ldr	r3, [pc, #72]	@ (8000a28 <MX_SPI1_Init+0x64>)
 80009de:	2200      	movs	r2, #0
 80009e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009e2:	4b11      	ldr	r3, [pc, #68]	@ (8000a28 <MX_SPI1_Init+0x64>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000a28 <MX_SPI1_Init+0x64>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000a28 <MX_SPI1_Init+0x64>)
 80009f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80009f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000a28 <MX_SPI1_Init+0x64>)
 80009f8:	2238      	movs	r2, #56	@ 0x38
 80009fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000a28 <MX_SPI1_Init+0x64>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a02:	4b09      	ldr	r3, [pc, #36]	@ (8000a28 <MX_SPI1_Init+0x64>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a08:	4b07      	ldr	r3, [pc, #28]	@ (8000a28 <MX_SPI1_Init+0x64>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a0e:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <MX_SPI1_Init+0x64>)
 8000a10:	220a      	movs	r2, #10
 8000a12:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a14:	4804      	ldr	r0, [pc, #16]	@ (8000a28 <MX_SPI1_Init+0x64>)
 8000a16:	f001 fd0f 	bl	8002438 <HAL_SPI_Init>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000a20:	f000 fa42 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	200002a4 	.word	0x200002a4
 8000a2c:	40013000 	.word	0x40013000

08000a30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b088      	sub	sp, #32
 8000a34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a36:	f107 030c 	add.w	r3, r7, #12
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
 8000a3e:	605a      	str	r2, [r3, #4]
 8000a40:	609a      	str	r2, [r3, #8]
 8000a42:	60da      	str	r2, [r3, #12]
 8000a44:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	60bb      	str	r3, [r7, #8]
 8000a4a:	4b2a      	ldr	r3, [pc, #168]	@ (8000af4 <MX_GPIO_Init+0xc4>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	4a29      	ldr	r2, [pc, #164]	@ (8000af4 <MX_GPIO_Init+0xc4>)
 8000a50:	f043 0304 	orr.w	r3, r3, #4
 8000a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a56:	4b27      	ldr	r3, [pc, #156]	@ (8000af4 <MX_GPIO_Init+0xc4>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5a:	f003 0304 	and.w	r3, r3, #4
 8000a5e:	60bb      	str	r3, [r7, #8]
 8000a60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	607b      	str	r3, [r7, #4]
 8000a66:	4b23      	ldr	r3, [pc, #140]	@ (8000af4 <MX_GPIO_Init+0xc4>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	4a22      	ldr	r2, [pc, #136]	@ (8000af4 <MX_GPIO_Init+0xc4>)
 8000a6c:	f043 0301 	orr.w	r3, r3, #1
 8000a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a72:	4b20      	ldr	r3, [pc, #128]	@ (8000af4 <MX_GPIO_Init+0xc4>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	f003 0301 	and.w	r3, r3, #1
 8000a7a:	607b      	str	r3, [r7, #4]
 8000a7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	603b      	str	r3, [r7, #0]
 8000a82:	4b1c      	ldr	r3, [pc, #112]	@ (8000af4 <MX_GPIO_Init+0xc4>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a86:	4a1b      	ldr	r2, [pc, #108]	@ (8000af4 <MX_GPIO_Init+0xc4>)
 8000a88:	f043 0302 	orr.w	r3, r3, #2
 8000a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a8e:	4b19      	ldr	r3, [pc, #100]	@ (8000af4 <MX_GPIO_Init+0xc4>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	f003 0302 	and.w	r3, r3, #2
 8000a96:	603b      	str	r3, [r7, #0]
 8000a98:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aa0:	4815      	ldr	r0, [pc, #84]	@ (8000af8 <MX_GPIO_Init+0xc8>)
 8000aa2:	f000 ffbd 	bl	8001a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_SET);
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	2110      	movs	r1, #16
 8000aaa:	4814      	ldr	r0, [pc, #80]	@ (8000afc <MX_GPIO_Init+0xcc>)
 8000aac:	f000 ffb8 	bl	8001a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ab0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ab4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aba:	2300      	movs	r3, #0
 8000abc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ac2:	f107 030c 	add.w	r3, r7, #12
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	480b      	ldr	r0, [pc, #44]	@ (8000af8 <MX_GPIO_Init+0xc8>)
 8000aca:	f000 fd41 	bl	8001550 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_SPI_Pin */
  GPIO_InitStruct.Pin = CS_SPI_Pin;
 8000ace:	2310      	movs	r3, #16
 8000ad0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000ada:	2301      	movs	r3, #1
 8000adc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CS_SPI_GPIO_Port, &GPIO_InitStruct);
 8000ade:	f107 030c 	add.w	r3, r7, #12
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4805      	ldr	r0, [pc, #20]	@ (8000afc <MX_GPIO_Init+0xcc>)
 8000ae6:	f000 fd33 	bl	8001550 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000aea:	bf00      	nop
 8000aec:	3720      	adds	r7, #32
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40023800 	.word	0x40023800
 8000af8:	40020800 	.word	0x40020800
 8000afc:	40020000 	.word	0x40020000

08000b00 <WriteEnable>:

/* USER CODE BEGIN 4 */

void WriteEnable (void){
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_RESET);						// write enable
 8000b04:	2200      	movs	r2, #0
 8000b06:	2110      	movs	r1, #16
 8000b08:	4808      	ldr	r0, [pc, #32]	@ (8000b2c <WriteEnable+0x2c>)
 8000b0a:	f000 ff89 	bl	8001a20 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &Write_Enable_cmd, sizeof(Write_Enable_cmd), 1000);
 8000b0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b12:	2201      	movs	r2, #1
 8000b14:	4906      	ldr	r1, [pc, #24]	@ (8000b30 <WriteEnable+0x30>)
 8000b16:	4807      	ldr	r0, [pc, #28]	@ (8000b34 <WriteEnable+0x34>)
 8000b18:	f001 fd3f 	bl	800259a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_SET);
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	2110      	movs	r1, #16
 8000b20:	4802      	ldr	r0, [pc, #8]	@ (8000b2c <WriteEnable+0x2c>)
 8000b22:	f000 ff7d 	bl	8001a20 <HAL_GPIO_WritePin>
	//HAL_Delay(50);
}
 8000b26:	bf00      	nop
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40020000 	.word	0x40020000
 8000b30:	20000000 	.word	0x20000000
 8000b34:	200002a4 	.word	0x200002a4

08000b38 <Check_Ready_to_Write>:

int Check_Ready_to_Write (void){
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_RESET);						// read status register
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	2110      	movs	r1, #16
 8000b40:	480e      	ldr	r0, [pc, #56]	@ (8000b7c <Check_Ready_to_Write+0x44>)
 8000b42:	f000 ff6d 	bl	8001a20 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &Read_Status_Register_cmd, sizeof(Read_Status_Register_cmd), 1000);
 8000b46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	490c      	ldr	r1, [pc, #48]	@ (8000b80 <Check_Ready_to_Write+0x48>)
 8000b4e:	480d      	ldr	r0, [pc, #52]	@ (8000b84 <Check_Ready_to_Write+0x4c>)
 8000b50:	f001 fd23 	bl	800259a <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &RX_Data_1, sizeof(RX_Data_1), 1000);
 8000b54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b58:	2201      	movs	r2, #1
 8000b5a:	490b      	ldr	r1, [pc, #44]	@ (8000b88 <Check_Ready_to_Write+0x50>)
 8000b5c:	4809      	ldr	r0, [pc, #36]	@ (8000b84 <Check_Ready_to_Write+0x4c>)
 8000b5e:	f001 fe5f 	bl	8002820 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_SET);
 8000b62:	2201      	movs	r2, #1
 8000b64:	2110      	movs	r1, #16
 8000b66:	4805      	ldr	r0, [pc, #20]	@ (8000b7c <Check_Ready_to_Write+0x44>)
 8000b68:	f000 ff5a 	bl	8001a20 <HAL_GPIO_WritePin>
	//HAL_Delay(50);

	return ((RX_Data_1 >> 1) & 1);
 8000b6c:	4b06      	ldr	r3, [pc, #24]	@ (8000b88 <Check_Ready_to_Write+0x50>)
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	085b      	lsrs	r3, r3, #1
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	f003 0301 	and.w	r3, r3, #1
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	40020000 	.word	0x40020000
 8000b80:	20000002 	.word	0x20000002
 8000b84:	200002a4 	.word	0x200002a4
 8000b88:	20000090 	.word	0x20000090

08000b8c <Sector_Erase>:

void Sector_Erase (uint32_t sector){
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b084      	sub	sp, #16
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
	uint32_t sector_addr = sector * 0x1000;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	031b      	lsls	r3, r3, #12
 8000b98:	60fb      	str	r3, [r7, #12]
	TX_Sector_Erase[0] = Sector_Erase_cmd;
 8000b9a:	4b13      	ldr	r3, [pc, #76]	@ (8000be8 <Sector_Erase+0x5c>)
 8000b9c:	781a      	ldrb	r2, [r3, #0]
 8000b9e:	4b13      	ldr	r3, [pc, #76]	@ (8000bec <Sector_Erase+0x60>)
 8000ba0:	701a      	strb	r2, [r3, #0]
	TX_Sector_Erase[1] = (uint8_t)(sector_addr >> 16) & 0xFF;
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	0c1b      	lsrs	r3, r3, #16
 8000ba6:	b2da      	uxtb	r2, r3
 8000ba8:	4b10      	ldr	r3, [pc, #64]	@ (8000bec <Sector_Erase+0x60>)
 8000baa:	705a      	strb	r2, [r3, #1]
	TX_Sector_Erase[2] = (uint8_t)(sector_addr >> 8) & 0xFF;
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	0a1b      	lsrs	r3, r3, #8
 8000bb0:	b2da      	uxtb	r2, r3
 8000bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000bec <Sector_Erase+0x60>)
 8000bb4:	709a      	strb	r2, [r3, #2]
	TX_Sector_Erase[3] = (uint8_t)(sector_addr & 0xFF);
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	b2da      	uxtb	r2, r3
 8000bba:	4b0c      	ldr	r3, [pc, #48]	@ (8000bec <Sector_Erase+0x60>)
 8000bbc:	70da      	strb	r2, [r3, #3]

	HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_RESET);						// sector erase
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2110      	movs	r1, #16
 8000bc2:	480b      	ldr	r0, [pc, #44]	@ (8000bf0 <Sector_Erase+0x64>)
 8000bc4:	f000 ff2c 	bl	8001a20 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, TX_Sector_Erase, sizeof(TX_Sector_Erase), 1000);
 8000bc8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bcc:	2204      	movs	r2, #4
 8000bce:	4907      	ldr	r1, [pc, #28]	@ (8000bec <Sector_Erase+0x60>)
 8000bd0:	4808      	ldr	r0, [pc, #32]	@ (8000bf4 <Sector_Erase+0x68>)
 8000bd2:	f001 fce2 	bl	800259a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_SET);
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	2110      	movs	r1, #16
 8000bda:	4805      	ldr	r0, [pc, #20]	@ (8000bf0 <Sector_Erase+0x64>)
 8000bdc:	f000 ff20 	bl	8001a20 <HAL_GPIO_WritePin>
	//HAL_Delay(50);
}
 8000be0:	bf00      	nop
 8000be2:	3710      	adds	r7, #16
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	20000001 	.word	0x20000001
 8000bec:	20000294 	.word	0x20000294
 8000bf0:	40020000 	.word	0x40020000
 8000bf4:	200002a4 	.word	0x200002a4

08000bf8 <Check_BUSY_bit>:

int Check_BUSY_bit (void){
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_RESET);						// read status register
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	2110      	movs	r1, #16
 8000c00:	480d      	ldr	r0, [pc, #52]	@ (8000c38 <Check_BUSY_bit+0x40>)
 8000c02:	f000 ff0d 	bl	8001a20 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &Read_Status_Register_cmd, sizeof(Read_Status_Register_cmd), 1000);
 8000c06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	490b      	ldr	r1, [pc, #44]	@ (8000c3c <Check_BUSY_bit+0x44>)
 8000c0e:	480c      	ldr	r0, [pc, #48]	@ (8000c40 <Check_BUSY_bit+0x48>)
 8000c10:	f001 fcc3 	bl	800259a <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &RX_Data_1, sizeof(RX_Data_1), 1000);
 8000c14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c18:	2201      	movs	r2, #1
 8000c1a:	490a      	ldr	r1, [pc, #40]	@ (8000c44 <Check_BUSY_bit+0x4c>)
 8000c1c:	4808      	ldr	r0, [pc, #32]	@ (8000c40 <Check_BUSY_bit+0x48>)
 8000c1e:	f001 fdff 	bl	8002820 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_SET);
 8000c22:	2201      	movs	r2, #1
 8000c24:	2110      	movs	r1, #16
 8000c26:	4804      	ldr	r0, [pc, #16]	@ (8000c38 <Check_BUSY_bit+0x40>)
 8000c28:	f000 fefa 	bl	8001a20 <HAL_GPIO_WritePin>
	//HAL_Delay(50);

	return (RX_Data_1 & 1);
 8000c2c:	4b05      	ldr	r3, [pc, #20]	@ (8000c44 <Check_BUSY_bit+0x4c>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	f003 0301 	and.w	r3, r3, #1
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	40020000 	.word	0x40020000
 8000c3c:	20000002 	.word	0x20000002
 8000c40:	200002a4 	.word	0x200002a4
 8000c44:	20000090 	.word	0x20000090

08000c48 <Read_Data>:
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&my_arr[0], 256, 2000);
	HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_SET);
	//HAL_Delay(50);
}

void Read_Data(uint32_t addr){
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
	TX_Read_Data [0] = Read_Data_cmd;
 8000c50:	4b17      	ldr	r3, [pc, #92]	@ (8000cb0 <Read_Data+0x68>)
 8000c52:	781a      	ldrb	r2, [r3, #0]
 8000c54:	4b17      	ldr	r3, [pc, #92]	@ (8000cb4 <Read_Data+0x6c>)
 8000c56:	701a      	strb	r2, [r3, #0]
	TX_Read_Data [1] = (uint8_t)(addr >> 16) & 0xFF;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	0c1b      	lsrs	r3, r3, #16
 8000c5c:	b2da      	uxtb	r2, r3
 8000c5e:	4b15      	ldr	r3, [pc, #84]	@ (8000cb4 <Read_Data+0x6c>)
 8000c60:	705a      	strb	r2, [r3, #1]
	TX_Read_Data [2] = (uint8_t)(addr >> 8) & 0xFF;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	0a1b      	lsrs	r3, r3, #8
 8000c66:	b2da      	uxtb	r2, r3
 8000c68:	4b12      	ldr	r3, [pc, #72]	@ (8000cb4 <Read_Data+0x6c>)
 8000c6a:	709a      	strb	r2, [r3, #2]
	TX_Read_Data [3] = (uint8_t)(addr & 0xFF);
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	b2da      	uxtb	r2, r3
 8000c70:	4b10      	ldr	r3, [pc, #64]	@ (8000cb4 <Read_Data+0x6c>)
 8000c72:	70da      	strb	r2, [r3, #3]

	HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_RESET);						// read first page
 8000c74:	2200      	movs	r2, #0
 8000c76:	2110      	movs	r1, #16
 8000c78:	480f      	ldr	r0, [pc, #60]	@ (8000cb8 <Read_Data+0x70>)
 8000c7a:	f000 fed1 	bl	8001a20 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, TX_Read_Data, sizeof(TX_Read_Data), 1000);
 8000c7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c82:	2204      	movs	r2, #4
 8000c84:	490b      	ldr	r1, [pc, #44]	@ (8000cb4 <Read_Data+0x6c>)
 8000c86:	480d      	ldr	r0, [pc, #52]	@ (8000cbc <Read_Data+0x74>)
 8000c88:	f001 fc87 	bl	800259a <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, RX_Data_256, sizeof(RX_Data_256), 1000);
 8000c8c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c90:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c94:	490a      	ldr	r1, [pc, #40]	@ (8000cc0 <Read_Data+0x78>)
 8000c96:	4809      	ldr	r0, [pc, #36]	@ (8000cbc <Read_Data+0x74>)
 8000c98:	f001 fdc2 	bl	8002820 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_SET);
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	2110      	movs	r1, #16
 8000ca0:	4805      	ldr	r0, [pc, #20]	@ (8000cb8 <Read_Data+0x70>)
 8000ca2:	f000 febd 	bl	8001a20 <HAL_GPIO_WritePin>
	//HAL_Delay(50);
}
 8000ca6:	bf00      	nop
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	20000004 	.word	0x20000004
 8000cb4:	2000029c 	.word	0x2000029c
 8000cb8:	40020000 	.word	0x40020000
 8000cbc:	200002a4 	.word	0x200002a4
 8000cc0:	20000094 	.word	0x20000094

08000cc4 <Write_Firmware>:

void Write_Firmware(const uint8_t * firmware, uint32_t flash_start_addr) {
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b088      	sub	sp, #32
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
 8000ccc:	6039      	str	r1, [r7, #0]
	uint32_t bytes_is_programmed = 0;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	61fb      	str	r3, [r7, #28]
	uint8_t counter = 0;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	76fb      	strb	r3, [r7, #27]

	while(bytes_to_programm - bytes_is_programmed >= 0x100) {
 8000cd6:	e058      	b.n	8000d8a <Write_Firmware+0xc6>
	  TX_Page_Program [0] = Page_Program;
 8000cd8:	4b6a      	ldr	r3, [pc, #424]	@ (8000e84 <Write_Firmware+0x1c0>)
 8000cda:	781a      	ldrb	r2, [r3, #0]
 8000cdc:	4b6a      	ldr	r3, [pc, #424]	@ (8000e88 <Write_Firmware+0x1c4>)
 8000cde:	701a      	strb	r2, [r3, #0]
	  TX_Page_Program [1] = (uint8_t)(flash_start_addr >> 16) & 0xFF;
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	0c1b      	lsrs	r3, r3, #16
 8000ce4:	b2da      	uxtb	r2, r3
 8000ce6:	4b68      	ldr	r3, [pc, #416]	@ (8000e88 <Write_Firmware+0x1c4>)
 8000ce8:	705a      	strb	r2, [r3, #1]
	  TX_Page_Program [2] = (uint8_t)(flash_start_addr >> 8) & 0xFF;
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	0a1b      	lsrs	r3, r3, #8
 8000cee:	b2da      	uxtb	r2, r3
 8000cf0:	4b65      	ldr	r3, [pc, #404]	@ (8000e88 <Write_Firmware+0x1c4>)
 8000cf2:	709a      	strb	r2, [r3, #2]
	  TX_Page_Program [3] = (uint8_t)(flash_start_addr & 0xFF);
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	b2da      	uxtb	r2, r3
 8000cf8:	4b63      	ldr	r3, [pc, #396]	@ (8000e88 <Write_Firmware+0x1c4>)
 8000cfa:	70da      	strb	r2, [r3, #3]

	  counter = 0;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	76fb      	strb	r3, [r7, #27]
	  for(int i = bytes_is_programmed; i < (bytes_is_programmed + 256); i++) {
 8000d00:	69fb      	ldr	r3, [r7, #28]
 8000d02:	617b      	str	r3, [r7, #20]
 8000d04:	e00c      	b.n	8000d20 <Write_Firmware+0x5c>
		TX_Data_256[counter] = firmware[i];
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	687a      	ldr	r2, [r7, #4]
 8000d0a:	441a      	add	r2, r3
 8000d0c:	7efb      	ldrb	r3, [r7, #27]
 8000d0e:	7811      	ldrb	r1, [r2, #0]
 8000d10:	4a5e      	ldr	r2, [pc, #376]	@ (8000e8c <Write_Firmware+0x1c8>)
 8000d12:	54d1      	strb	r1, [r2, r3]
		counter++;
 8000d14:	7efb      	ldrb	r3, [r7, #27]
 8000d16:	3301      	adds	r3, #1
 8000d18:	76fb      	strb	r3, [r7, #27]
	  for(int i = bytes_is_programmed; i < (bytes_is_programmed + 256); i++) {
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	617b      	str	r3, [r7, #20]
 8000d20:	69fb      	ldr	r3, [r7, #28]
 8000d22:	f503 7280 	add.w	r2, r3, #256	@ 0x100
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	d8ec      	bhi.n	8000d06 <Write_Firmware+0x42>
	  }

	  HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_RESET);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	2110      	movs	r1, #16
 8000d30:	4857      	ldr	r0, [pc, #348]	@ (8000e90 <Write_Firmware+0x1cc>)
 8000d32:	f000 fe75 	bl	8001a20 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi1, TX_Page_Program, sizeof(TX_Page_Program), 1000);
 8000d36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d3a:	2204      	movs	r2, #4
 8000d3c:	4952      	ldr	r1, [pc, #328]	@ (8000e88 <Write_Firmware+0x1c4>)
 8000d3e:	4855      	ldr	r0, [pc, #340]	@ (8000e94 <Write_Firmware+0x1d0>)
 8000d40:	f001 fc2b 	bl	800259a <HAL_SPI_Transmit>
	  //HAL_SPI_Transmit(&hspi1, firmware[bytes_is_programmed], 256, 2000);		// шьем страницу флеш с нужным смещением по массиву
	  HAL_SPI_Transmit(&hspi1, TX_Data_256, 256, 2000);
 8000d44:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000d48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d4c:	494f      	ldr	r1, [pc, #316]	@ (8000e8c <Write_Firmware+0x1c8>)
 8000d4e:	4851      	ldr	r0, [pc, #324]	@ (8000e94 <Write_Firmware+0x1d0>)
 8000d50:	f001 fc23 	bl	800259a <HAL_SPI_Transmit>
	  HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_SET);
 8000d54:	2201      	movs	r2, #1
 8000d56:	2110      	movs	r1, #16
 8000d58:	484d      	ldr	r0, [pc, #308]	@ (8000e90 <Write_Firmware+0x1cc>)
 8000d5a:	f000 fe61 	bl	8001a20 <HAL_GPIO_WritePin>
	  //HAL_Delay(50);

	  while(Check_BUSY_bit()){
 8000d5e:	bf00      	nop
 8000d60:	f7ff ff4a 	bl	8000bf8 <Check_BUSY_bit>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d1fa      	bne.n	8000d60 <Write_Firmware+0x9c>
		//printf("BUSY \n");
	  }

	  bytes_is_programmed += 0x100;
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000d70:	61fb      	str	r3, [r7, #28]
	  flash_start_addr += 0x100;
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000d78:	603b      	str	r3, [r7, #0]

	  if(bytes_to_programm - bytes_is_programmed >= 0x100) {
 8000d7a:	4b47      	ldr	r3, [pc, #284]	@ (8000e98 <Write_Firmware+0x1d4>)
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	2bff      	cmp	r3, #255	@ 0xff
 8000d84:	d901      	bls.n	8000d8a <Write_Firmware+0xc6>
		  WriteEnable();																	// Включаем запись флеш и проверяем
 8000d86:	f7ff febb 	bl	8000b00 <WriteEnable>
	while(bytes_to_programm - bytes_is_programmed >= 0x100) {
 8000d8a:	4b43      	ldr	r3, [pc, #268]	@ (8000e98 <Write_Firmware+0x1d4>)
 8000d8c:	681a      	ldr	r2, [r3, #0]
 8000d8e:	69fb      	ldr	r3, [r7, #28]
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	2bff      	cmp	r3, #255	@ 0xff
 8000d94:	d8a0      	bhi.n	8000cd8 <Write_Firmware+0x14>
		  //if(Check_Ready_to_Write()) printf("WEN OK \n");
		  //else printf("WEN NOK \n");
	  }
	}

	if(bytes_to_programm - bytes_is_programmed > 0) {
 8000d96:	4b40      	ldr	r3, [pc, #256]	@ (8000e98 <Write_Firmware+0x1d4>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	69fa      	ldr	r2, [r7, #28]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d06d      	beq.n	8000e7c <Write_Firmware+0x1b8>
	  WriteEnable();																	// Включаем запись флеш и проверяем
 8000da0:	f7ff feae 	bl	8000b00 <WriteEnable>
	  if(Check_Ready_to_Write()) printf("WEN OK \n");
 8000da4:	f7ff fec8 	bl	8000b38 <Check_Ready_to_Write>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d003      	beq.n	8000db6 <Write_Firmware+0xf2>
 8000dae:	483b      	ldr	r0, [pc, #236]	@ (8000e9c <Write_Firmware+0x1d8>)
 8000db0:	f002 fa72 	bl	8003298 <puts>
 8000db4:	e002      	b.n	8000dbc <Write_Firmware+0xf8>
	  else printf("WEN NOK \n");
 8000db6:	483a      	ldr	r0, [pc, #232]	@ (8000ea0 <Write_Firmware+0x1dc>)
 8000db8:	f002 fa6e 	bl	8003298 <puts>

	  TX_Page_Program [0] = Page_Program;
 8000dbc:	4b31      	ldr	r3, [pc, #196]	@ (8000e84 <Write_Firmware+0x1c0>)
 8000dbe:	781a      	ldrb	r2, [r3, #0]
 8000dc0:	4b31      	ldr	r3, [pc, #196]	@ (8000e88 <Write_Firmware+0x1c4>)
 8000dc2:	701a      	strb	r2, [r3, #0]
	  TX_Page_Program [1] = (uint8_t)(flash_start_addr >> 16) & 0xFF;
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	0c1b      	lsrs	r3, r3, #16
 8000dc8:	b2da      	uxtb	r2, r3
 8000dca:	4b2f      	ldr	r3, [pc, #188]	@ (8000e88 <Write_Firmware+0x1c4>)
 8000dcc:	705a      	strb	r2, [r3, #1]
	  TX_Page_Program [2] = (uint8_t)(flash_start_addr >> 8) & 0xFF;
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	0a1b      	lsrs	r3, r3, #8
 8000dd2:	b2da      	uxtb	r2, r3
 8000dd4:	4b2c      	ldr	r3, [pc, #176]	@ (8000e88 <Write_Firmware+0x1c4>)
 8000dd6:	709a      	strb	r2, [r3, #2]
	  TX_Page_Program [3] = (uint8_t)(flash_start_addr & 0xFF);
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	b2da      	uxtb	r2, r3
 8000ddc:	4b2a      	ldr	r3, [pc, #168]	@ (8000e88 <Write_Firmware+0x1c4>)
 8000dde:	70da      	strb	r2, [r3, #3]

	  counter = 0;
 8000de0:	2300      	movs	r3, #0
 8000de2:	76fb      	strb	r3, [r7, #27]
	  for(uint32_t i = bytes_is_programmed; i < bytes_to_programm; i++) {				// Дописываем оставшиеся байты
 8000de4:	69fb      	ldr	r3, [r7, #28]
 8000de6:	613b      	str	r3, [r7, #16]
 8000de8:	e00c      	b.n	8000e04 <Write_Firmware+0x140>
		TX_Data_256[counter] = firmware[i];
 8000dea:	687a      	ldr	r2, [r7, #4]
 8000dec:	693b      	ldr	r3, [r7, #16]
 8000dee:	441a      	add	r2, r3
 8000df0:	7efb      	ldrb	r3, [r7, #27]
 8000df2:	7811      	ldrb	r1, [r2, #0]
 8000df4:	4a25      	ldr	r2, [pc, #148]	@ (8000e8c <Write_Firmware+0x1c8>)
 8000df6:	54d1      	strb	r1, [r2, r3]
		counter++;
 8000df8:	7efb      	ldrb	r3, [r7, #27]
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	76fb      	strb	r3, [r7, #27]
	  for(uint32_t i = bytes_is_programmed; i < bytes_to_programm; i++) {				// Дописываем оставшиеся байты
 8000dfe:	693b      	ldr	r3, [r7, #16]
 8000e00:	3301      	adds	r3, #1
 8000e02:	613b      	str	r3, [r7, #16]
 8000e04:	4b24      	ldr	r3, [pc, #144]	@ (8000e98 <Write_Firmware+0x1d4>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	693a      	ldr	r2, [r7, #16]
 8000e0a:	429a      	cmp	r2, r3
 8000e0c:	d3ed      	bcc.n	8000dea <Write_Firmware+0x126>
	  }

	  for(int i = 0; i < (256 - (bytes_to_programm % 256)); i++) {						// Остальные байты страницы забиваем единицами
 8000e0e:	2300      	movs	r3, #0
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	e009      	b.n	8000e28 <Write_Firmware+0x164>
	  	TX_Data_256[counter] = 0xFF;
 8000e14:	7efb      	ldrb	r3, [r7, #27]
 8000e16:	4a1d      	ldr	r2, [pc, #116]	@ (8000e8c <Write_Firmware+0x1c8>)
 8000e18:	21ff      	movs	r1, #255	@ 0xff
 8000e1a:	54d1      	strb	r1, [r2, r3]
	  	counter++;
 8000e1c:	7efb      	ldrb	r3, [r7, #27]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	76fb      	strb	r3, [r7, #27]
	  for(int i = 0; i < (256 - (bytes_to_programm % 256)); i++) {						// Остальные байты страницы забиваем единицами
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	3301      	adds	r3, #1
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	4b1b      	ldr	r3, [pc, #108]	@ (8000e98 <Write_Firmware+0x1d4>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	f5c3 7280 	rsb	r2, r3, #256	@ 0x100
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d8ed      	bhi.n	8000e14 <Write_Firmware+0x150>
	  }

	  HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_RESET);
 8000e38:	2200      	movs	r2, #0
 8000e3a:	2110      	movs	r1, #16
 8000e3c:	4814      	ldr	r0, [pc, #80]	@ (8000e90 <Write_Firmware+0x1cc>)
 8000e3e:	f000 fdef 	bl	8001a20 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi1, TX_Page_Program, sizeof(TX_Page_Program), 1000);
 8000e42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e46:	2204      	movs	r2, #4
 8000e48:	490f      	ldr	r1, [pc, #60]	@ (8000e88 <Write_Firmware+0x1c4>)
 8000e4a:	4812      	ldr	r0, [pc, #72]	@ (8000e94 <Write_Firmware+0x1d0>)
 8000e4c:	f001 fba5 	bl	800259a <HAL_SPI_Transmit>
	  //HAL_SPI_Transmit(&hspi1, (uint8_t *)&firmware[bytes_is_programmed], (bytes_to_programm - bytes_is_programmed), 2000);		// шьем страницу флеш с нужным смещением по массиву
	  HAL_SPI_Transmit(&hspi1, TX_Data_256, 256, 2000);
 8000e50:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e54:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e58:	490c      	ldr	r1, [pc, #48]	@ (8000e8c <Write_Firmware+0x1c8>)
 8000e5a:	480e      	ldr	r0, [pc, #56]	@ (8000e94 <Write_Firmware+0x1d0>)
 8000e5c:	f001 fb9d 	bl	800259a <HAL_SPI_Transmit>
	  HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_SET);
 8000e60:	2201      	movs	r2, #1
 8000e62:	2110      	movs	r1, #16
 8000e64:	480a      	ldr	r0, [pc, #40]	@ (8000e90 <Write_Firmware+0x1cc>)
 8000e66:	f000 fddb 	bl	8001a20 <HAL_GPIO_WritePin>
	  //HAL_Delay(50);

	  while(Check_BUSY_bit()){
 8000e6a:	e002      	b.n	8000e72 <Write_Firmware+0x1ae>
		printf("BUSY \n");
 8000e6c:	480d      	ldr	r0, [pc, #52]	@ (8000ea4 <Write_Firmware+0x1e0>)
 8000e6e:	f002 fa13 	bl	8003298 <puts>
	  while(Check_BUSY_bit()){
 8000e72:	f7ff fec1 	bl	8000bf8 <Check_BUSY_bit>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d1f7      	bne.n	8000e6c <Write_Firmware+0x1a8>
	  }
}
}
 8000e7c:	bf00      	nop
 8000e7e:	3720      	adds	r7, #32
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	20000003 	.word	0x20000003
 8000e88:	20000298 	.word	0x20000298
 8000e8c:	20000194 	.word	0x20000194
 8000e90:	40020000 	.word	0x40020000
 8000e94:	200002a4 	.word	0x200002a4
 8000e98:	2000008c 	.word	0x2000008c
 8000e9c:	08004048 	.word	0x08004048
 8000ea0:	08004050 	.word	0x08004050
 8000ea4:	08004070 	.word	0x08004070

08000ea8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000eac:	b672      	cpsid	i
}
 8000eae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eb0:	bf00      	nop
 8000eb2:	e7fd      	b.n	8000eb0 <Error_Handler+0x8>

08000eb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eba:	2300      	movs	r3, #0
 8000ebc:	607b      	str	r3, [r7, #4]
 8000ebe:	4b10      	ldr	r3, [pc, #64]	@ (8000f00 <HAL_MspInit+0x4c>)
 8000ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ec2:	4a0f      	ldr	r2, [pc, #60]	@ (8000f00 <HAL_MspInit+0x4c>)
 8000ec4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ec8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000eca:	4b0d      	ldr	r3, [pc, #52]	@ (8000f00 <HAL_MspInit+0x4c>)
 8000ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ece:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ed2:	607b      	str	r3, [r7, #4]
 8000ed4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	603b      	str	r3, [r7, #0]
 8000eda:	4b09      	ldr	r3, [pc, #36]	@ (8000f00 <HAL_MspInit+0x4c>)
 8000edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ede:	4a08      	ldr	r2, [pc, #32]	@ (8000f00 <HAL_MspInit+0x4c>)
 8000ee0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ee4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ee6:	4b06      	ldr	r3, [pc, #24]	@ (8000f00 <HAL_MspInit+0x4c>)
 8000ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eee:	603b      	str	r3, [r7, #0]
 8000ef0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	40023800 	.word	0x40023800

08000f04 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08a      	sub	sp, #40	@ 0x28
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0c:	f107 0314 	add.w	r3, r7, #20
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	605a      	str	r2, [r3, #4]
 8000f16:	609a      	str	r2, [r3, #8]
 8000f18:	60da      	str	r2, [r3, #12]
 8000f1a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a19      	ldr	r2, [pc, #100]	@ (8000f88 <HAL_SPI_MspInit+0x84>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d12b      	bne.n	8000f7e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	613b      	str	r3, [r7, #16]
 8000f2a:	4b18      	ldr	r3, [pc, #96]	@ (8000f8c <HAL_SPI_MspInit+0x88>)
 8000f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f2e:	4a17      	ldr	r2, [pc, #92]	@ (8000f8c <HAL_SPI_MspInit+0x88>)
 8000f30:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f34:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f36:	4b15      	ldr	r3, [pc, #84]	@ (8000f8c <HAL_SPI_MspInit+0x88>)
 8000f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f3e:	613b      	str	r3, [r7, #16]
 8000f40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f42:	2300      	movs	r3, #0
 8000f44:	60fb      	str	r3, [r7, #12]
 8000f46:	4b11      	ldr	r3, [pc, #68]	@ (8000f8c <HAL_SPI_MspInit+0x88>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4a:	4a10      	ldr	r2, [pc, #64]	@ (8000f8c <HAL_SPI_MspInit+0x88>)
 8000f4c:	f043 0301 	orr.w	r3, r3, #1
 8000f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f52:	4b0e      	ldr	r3, [pc, #56]	@ (8000f8c <HAL_SPI_MspInit+0x88>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f56:	f003 0301 	and.w	r3, r3, #1
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000f5e:	23e0      	movs	r3, #224	@ 0xe0
 8000f60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f62:	2302      	movs	r3, #2
 8000f64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f6e:	2305      	movs	r3, #5
 8000f70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f72:	f107 0314 	add.w	r3, r7, #20
 8000f76:	4619      	mov	r1, r3
 8000f78:	4805      	ldr	r0, [pc, #20]	@ (8000f90 <HAL_SPI_MspInit+0x8c>)
 8000f7a:	f000 fae9 	bl	8001550 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000f7e:	bf00      	nop
 8000f80:	3728      	adds	r7, #40	@ 0x28
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40013000 	.word	0x40013000
 8000f8c:	40023800 	.word	0x40023800
 8000f90:	40020000 	.word	0x40020000

08000f94 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a08      	ldr	r2, [pc, #32]	@ (8000fc4 <HAL_SPI_MspDeInit+0x30>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d109      	bne.n	8000fba <HAL_SPI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8000fa6:	4b08      	ldr	r3, [pc, #32]	@ (8000fc8 <HAL_SPI_MspDeInit+0x34>)
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000faa:	4a07      	ldr	r2, [pc, #28]	@ (8000fc8 <HAL_SPI_MspDeInit+0x34>)
 8000fac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000fb0:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8000fb2:	21e0      	movs	r1, #224	@ 0xe0
 8000fb4:	4805      	ldr	r0, [pc, #20]	@ (8000fcc <HAL_SPI_MspDeInit+0x38>)
 8000fb6:	f000 fc4f 	bl	8001858 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	40013000 	.word	0x40013000
 8000fc8:	40023800 	.word	0x40023800
 8000fcc:	40020000 	.word	0x40020000

08000fd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <NMI_Handler+0x4>

08000fd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fdc:	bf00      	nop
 8000fde:	e7fd      	b.n	8000fdc <HardFault_Handler+0x4>

08000fe0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <MemManage_Handler+0x4>

08000fe8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fec:	bf00      	nop
 8000fee:	e7fd      	b.n	8000fec <BusFault_Handler+0x4>

08000ff0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ff4:	bf00      	nop
 8000ff6:	e7fd      	b.n	8000ff4 <UsageFault_Handler+0x4>

08000ff8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr

08001006 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001006:	b480      	push	{r7}
 8001008:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800100a:	bf00      	nop
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001018:	bf00      	nop
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001022:	b580      	push	{r7, lr}
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001026:	f000 f969 	bl	80012fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}

0800102e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b086      	sub	sp, #24
 8001032:	af00      	add	r7, sp, #0
 8001034:	60f8      	str	r0, [r7, #12]
 8001036:	60b9      	str	r1, [r7, #8]
 8001038:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800103a:	2300      	movs	r3, #0
 800103c:	617b      	str	r3, [r7, #20]
 800103e:	e00a      	b.n	8001056 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001040:	f3af 8000 	nop.w
 8001044:	4601      	mov	r1, r0
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	1c5a      	adds	r2, r3, #1
 800104a:	60ba      	str	r2, [r7, #8]
 800104c:	b2ca      	uxtb	r2, r1
 800104e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	3301      	adds	r3, #1
 8001054:	617b      	str	r3, [r7, #20]
 8001056:	697a      	ldr	r2, [r7, #20]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	429a      	cmp	r2, r3
 800105c:	dbf0      	blt.n	8001040 <_read+0x12>
  }

  return len;
 800105e:	687b      	ldr	r3, [r7, #4]
}
 8001060:	4618      	mov	r0, r3
 8001062:	3718      	adds	r7, #24
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af00      	add	r7, sp, #0
 800106e:	60f8      	str	r0, [r7, #12]
 8001070:	60b9      	str	r1, [r7, #8]
 8001072:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]
 8001078:	e009      	b.n	800108e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	1c5a      	adds	r2, r3, #1
 800107e:	60ba      	str	r2, [r7, #8]
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff fa9b 	bl	80005be <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	3301      	adds	r3, #1
 800108c:	617b      	str	r3, [r7, #20]
 800108e:	697a      	ldr	r2, [r7, #20]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	429a      	cmp	r2, r3
 8001094:	dbf1      	blt.n	800107a <_write+0x12>
  }
  return len;
 8001096:	687b      	ldr	r3, [r7, #4]
}
 8001098:	4618      	mov	r0, r3
 800109a:	3718      	adds	r7, #24
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <_close>:

int _close(int file)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80010a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	370c      	adds	r7, #12
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010c8:	605a      	str	r2, [r3, #4]
  return 0;
 80010ca:	2300      	movs	r3, #0
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr

080010d8 <_isatty>:

int _isatty(int file)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010e0:	2301      	movs	r3, #1
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	370c      	adds	r7, #12
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010ee:	b480      	push	{r7}
 80010f0:	b085      	sub	sp, #20
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	60f8      	str	r0, [r7, #12]
 80010f6:	60b9      	str	r1, [r7, #8]
 80010f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010fa:	2300      	movs	r3, #0
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	3714      	adds	r7, #20
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001110:	4a14      	ldr	r2, [pc, #80]	@ (8001164 <_sbrk+0x5c>)
 8001112:	4b15      	ldr	r3, [pc, #84]	@ (8001168 <_sbrk+0x60>)
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800111c:	4b13      	ldr	r3, [pc, #76]	@ (800116c <_sbrk+0x64>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d102      	bne.n	800112a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001124:	4b11      	ldr	r3, [pc, #68]	@ (800116c <_sbrk+0x64>)
 8001126:	4a12      	ldr	r2, [pc, #72]	@ (8001170 <_sbrk+0x68>)
 8001128:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800112a:	4b10      	ldr	r3, [pc, #64]	@ (800116c <_sbrk+0x64>)
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4413      	add	r3, r2
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	429a      	cmp	r2, r3
 8001136:	d207      	bcs.n	8001148 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001138:	f002 f9ec 	bl	8003514 <__errno>
 800113c:	4603      	mov	r3, r0
 800113e:	220c      	movs	r2, #12
 8001140:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001142:	f04f 33ff 	mov.w	r3, #4294967295
 8001146:	e009      	b.n	800115c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001148:	4b08      	ldr	r3, [pc, #32]	@ (800116c <_sbrk+0x64>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800114e:	4b07      	ldr	r3, [pc, #28]	@ (800116c <_sbrk+0x64>)
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4413      	add	r3, r2
 8001156:	4a05      	ldr	r2, [pc, #20]	@ (800116c <_sbrk+0x64>)
 8001158:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800115a:	68fb      	ldr	r3, [r7, #12]
}
 800115c:	4618      	mov	r0, r3
 800115e:	3718      	adds	r7, #24
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	20020000 	.word	0x20020000
 8001168:	00000400 	.word	0x00000400
 800116c:	200002fc 	.word	0x200002fc
 8001170:	20000450 	.word	0x20000450

08001174 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001178:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <SystemInit+0x20>)
 800117a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800117e:	4a05      	ldr	r2, [pc, #20]	@ (8001194 <SystemInit+0x20>)
 8001180:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001184:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001188:	bf00      	nop
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	e000ed00 	.word	0xe000ed00

08001198 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001198:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011d0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800119c:	f7ff ffea 	bl	8001174 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011a0:	480c      	ldr	r0, [pc, #48]	@ (80011d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011a2:	490d      	ldr	r1, [pc, #52]	@ (80011d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011a4:	4a0d      	ldr	r2, [pc, #52]	@ (80011dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011a8:	e002      	b.n	80011b0 <LoopCopyDataInit>

080011aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ae:	3304      	adds	r3, #4

080011b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011b4:	d3f9      	bcc.n	80011aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011b6:	4a0a      	ldr	r2, [pc, #40]	@ (80011e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011b8:	4c0a      	ldr	r4, [pc, #40]	@ (80011e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011bc:	e001      	b.n	80011c2 <LoopFillZerobss>

080011be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011c0:	3204      	adds	r2, #4

080011c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011c4:	d3fb      	bcc.n	80011be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011c6:	f002 f9ab 	bl	8003520 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011ca:	f7ff fa05 	bl	80005d8 <main>
  bx  lr    
 80011ce:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80011d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011d8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80011dc:	08006318 	.word	0x08006318
  ldr r2, =_sbss
 80011e0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80011e4:	20000450 	.word	0x20000450

080011e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011e8:	e7fe      	b.n	80011e8 <ADC_IRQHandler>
	...

080011ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011f0:	4b0e      	ldr	r3, [pc, #56]	@ (800122c <HAL_Init+0x40>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a0d      	ldr	r2, [pc, #52]	@ (800122c <HAL_Init+0x40>)
 80011f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80011fc:	4b0b      	ldr	r3, [pc, #44]	@ (800122c <HAL_Init+0x40>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a0a      	ldr	r2, [pc, #40]	@ (800122c <HAL_Init+0x40>)
 8001202:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001206:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001208:	4b08      	ldr	r3, [pc, #32]	@ (800122c <HAL_Init+0x40>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a07      	ldr	r2, [pc, #28]	@ (800122c <HAL_Init+0x40>)
 800120e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001212:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001214:	2003      	movs	r0, #3
 8001216:	f000 f967 	bl	80014e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800121a:	200f      	movs	r0, #15
 800121c:	f000 f83e 	bl	800129c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001220:	f7ff fe48 	bl	8000eb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001224:	2300      	movs	r3, #0
}
 8001226:	4618      	mov	r0, r3
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40023c00 	.word	0x40023c00

08001230 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8001234:	4b11      	ldr	r3, [pc, #68]	@ (800127c <HAL_DeInit+0x4c>)
 8001236:	4a12      	ldr	r2, [pc, #72]	@ (8001280 <HAL_DeInit+0x50>)
 8001238:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 800123a:	4b10      	ldr	r3, [pc, #64]	@ (800127c <HAL_DeInit+0x4c>)
 800123c:	2200      	movs	r2, #0
 800123e:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8001240:	4b0e      	ldr	r3, [pc, #56]	@ (800127c <HAL_DeInit+0x4c>)
 8001242:	4a10      	ldr	r2, [pc, #64]	@ (8001284 <HAL_DeInit+0x54>)
 8001244:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8001246:	4b0d      	ldr	r3, [pc, #52]	@ (800127c <HAL_DeInit+0x4c>)
 8001248:	2200      	movs	r2, #0
 800124a:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 800124c:	4b0b      	ldr	r3, [pc, #44]	@ (800127c <HAL_DeInit+0x4c>)
 800124e:	4a0e      	ldr	r2, [pc, #56]	@ (8001288 <HAL_DeInit+0x58>)
 8001250:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8001252:	4b0a      	ldr	r3, [pc, #40]	@ (800127c <HAL_DeInit+0x4c>)
 8001254:	2200      	movs	r2, #0
 8001256:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8001258:	4b08      	ldr	r3, [pc, #32]	@ (800127c <HAL_DeInit+0x4c>)
 800125a:	2280      	movs	r2, #128	@ 0x80
 800125c:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 800125e:	4b07      	ldr	r3, [pc, #28]	@ (800127c <HAL_DeInit+0x4c>)
 8001260:	2200      	movs	r2, #0
 8001262:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8001264:	4b05      	ldr	r3, [pc, #20]	@ (800127c <HAL_DeInit+0x4c>)
 8001266:	f04f 32ff 	mov.w	r2, #4294967295
 800126a:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 800126c:	4b03      	ldr	r3, [pc, #12]	@ (800127c <HAL_DeInit+0x4c>)
 800126e:	2200      	movs	r2, #0
 8001270:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8001272:	f000 f80b 	bl	800128c <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8001276:	2300      	movs	r3, #0
}
 8001278:	4618      	mov	r0, r3
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40023800 	.word	0x40023800
 8001280:	10e2c80f 	.word	0x10e2c80f
 8001284:	00177931 	.word	0x00177931
 8001288:	0060109f 	.word	0x0060109f

0800128c <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8001290:	bf00      	nop
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
	...

0800129c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012a4:	4b12      	ldr	r3, [pc, #72]	@ (80012f0 <HAL_InitTick+0x54>)
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	4b12      	ldr	r3, [pc, #72]	@ (80012f4 <HAL_InitTick+0x58>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	4619      	mov	r1, r3
 80012ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ba:	4618      	mov	r0, r3
 80012bc:	f000 f93b 	bl	8001536 <HAL_SYSTICK_Config>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
 80012c8:	e00e      	b.n	80012e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2b0f      	cmp	r3, #15
 80012ce:	d80a      	bhi.n	80012e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012d0:	2200      	movs	r2, #0
 80012d2:	6879      	ldr	r1, [r7, #4]
 80012d4:	f04f 30ff 	mov.w	r0, #4294967295
 80012d8:	f000 f911 	bl	80014fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012dc:	4a06      	ldr	r2, [pc, #24]	@ (80012f8 <HAL_InitTick+0x5c>)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012e2:	2300      	movs	r3, #0
 80012e4:	e000      	b.n	80012e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000008 	.word	0x20000008
 80012f4:	20000010 	.word	0x20000010
 80012f8:	2000000c 	.word	0x2000000c

080012fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001300:	4b06      	ldr	r3, [pc, #24]	@ (800131c <HAL_IncTick+0x20>)
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	461a      	mov	r2, r3
 8001306:	4b06      	ldr	r3, [pc, #24]	@ (8001320 <HAL_IncTick+0x24>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4413      	add	r3, r2
 800130c:	4a04      	ldr	r2, [pc, #16]	@ (8001320 <HAL_IncTick+0x24>)
 800130e:	6013      	str	r3, [r2, #0]
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	20000010 	.word	0x20000010
 8001320:	20000300 	.word	0x20000300

08001324 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  return uwTick;
 8001328:	4b03      	ldr	r3, [pc, #12]	@ (8001338 <HAL_GetTick+0x14>)
 800132a:	681b      	ldr	r3, [r3, #0]
}
 800132c:	4618      	mov	r0, r3
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	20000300 	.word	0x20000300

0800133c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001344:	f7ff ffee 	bl	8001324 <HAL_GetTick>
 8001348:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001354:	d005      	beq.n	8001362 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001356:	4b0a      	ldr	r3, [pc, #40]	@ (8001380 <HAL_Delay+0x44>)
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	461a      	mov	r2, r3
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	4413      	add	r3, r2
 8001360:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001362:	bf00      	nop
 8001364:	f7ff ffde 	bl	8001324 <HAL_GetTick>
 8001368:	4602      	mov	r2, r0
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	68fa      	ldr	r2, [r7, #12]
 8001370:	429a      	cmp	r2, r3
 8001372:	d8f7      	bhi.n	8001364 <HAL_Delay+0x28>
  {
  }
}
 8001374:	bf00      	nop
 8001376:	bf00      	nop
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20000010 	.word	0x20000010

08001384 <__NVIC_SetPriorityGrouping>:
{
 8001384:	b480      	push	{r7}
 8001386:	b085      	sub	sp, #20
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f003 0307 	and.w	r3, r3, #7
 8001392:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001394:	4b0c      	ldr	r3, [pc, #48]	@ (80013c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800139a:	68ba      	ldr	r2, [r7, #8]
 800139c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013a0:	4013      	ands	r3, r2
 80013a2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013b6:	4a04      	ldr	r2, [pc, #16]	@ (80013c8 <__NVIC_SetPriorityGrouping+0x44>)
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	60d3      	str	r3, [r2, #12]
}
 80013bc:	bf00      	nop
 80013be:	3714      	adds	r7, #20
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr
 80013c8:	e000ed00 	.word	0xe000ed00

080013cc <__NVIC_GetPriorityGrouping>:
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013d0:	4b04      	ldr	r3, [pc, #16]	@ (80013e4 <__NVIC_GetPriorityGrouping+0x18>)
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	0a1b      	lsrs	r3, r3, #8
 80013d6:	f003 0307 	and.w	r3, r3, #7
}
 80013da:	4618      	mov	r0, r3
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	e000ed00 	.word	0xe000ed00

080013e8 <__NVIC_SetPriority>:
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	6039      	str	r1, [r7, #0]
 80013f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	db0a      	blt.n	8001412 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	b2da      	uxtb	r2, r3
 8001400:	490c      	ldr	r1, [pc, #48]	@ (8001434 <__NVIC_SetPriority+0x4c>)
 8001402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001406:	0112      	lsls	r2, r2, #4
 8001408:	b2d2      	uxtb	r2, r2
 800140a:	440b      	add	r3, r1
 800140c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001410:	e00a      	b.n	8001428 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	b2da      	uxtb	r2, r3
 8001416:	4908      	ldr	r1, [pc, #32]	@ (8001438 <__NVIC_SetPriority+0x50>)
 8001418:	79fb      	ldrb	r3, [r7, #7]
 800141a:	f003 030f 	and.w	r3, r3, #15
 800141e:	3b04      	subs	r3, #4
 8001420:	0112      	lsls	r2, r2, #4
 8001422:	b2d2      	uxtb	r2, r2
 8001424:	440b      	add	r3, r1
 8001426:	761a      	strb	r2, [r3, #24]
}
 8001428:	bf00      	nop
 800142a:	370c      	adds	r7, #12
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr
 8001434:	e000e100 	.word	0xe000e100
 8001438:	e000ed00 	.word	0xe000ed00

0800143c <NVIC_EncodePriority>:
{
 800143c:	b480      	push	{r7}
 800143e:	b089      	sub	sp, #36	@ 0x24
 8001440:	af00      	add	r7, sp, #0
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	f003 0307 	and.w	r3, r3, #7
 800144e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001450:	69fb      	ldr	r3, [r7, #28]
 8001452:	f1c3 0307 	rsb	r3, r3, #7
 8001456:	2b04      	cmp	r3, #4
 8001458:	bf28      	it	cs
 800145a:	2304      	movcs	r3, #4
 800145c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	3304      	adds	r3, #4
 8001462:	2b06      	cmp	r3, #6
 8001464:	d902      	bls.n	800146c <NVIC_EncodePriority+0x30>
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	3b03      	subs	r3, #3
 800146a:	e000      	b.n	800146e <NVIC_EncodePriority+0x32>
 800146c:	2300      	movs	r3, #0
 800146e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001470:	f04f 32ff 	mov.w	r2, #4294967295
 8001474:	69bb      	ldr	r3, [r7, #24]
 8001476:	fa02 f303 	lsl.w	r3, r2, r3
 800147a:	43da      	mvns	r2, r3
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	401a      	ands	r2, r3
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001484:	f04f 31ff 	mov.w	r1, #4294967295
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	fa01 f303 	lsl.w	r3, r1, r3
 800148e:	43d9      	mvns	r1, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001494:	4313      	orrs	r3, r2
}
 8001496:	4618      	mov	r0, r3
 8001498:	3724      	adds	r7, #36	@ 0x24
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
	...

080014a4 <SysTick_Config>:
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	3b01      	subs	r3, #1
 80014b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014b4:	d301      	bcc.n	80014ba <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80014b6:	2301      	movs	r3, #1
 80014b8:	e00f      	b.n	80014da <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014ba:	4a0a      	ldr	r2, [pc, #40]	@ (80014e4 <SysTick_Config+0x40>)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3b01      	subs	r3, #1
 80014c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014c2:	210f      	movs	r1, #15
 80014c4:	f04f 30ff 	mov.w	r0, #4294967295
 80014c8:	f7ff ff8e 	bl	80013e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014cc:	4b05      	ldr	r3, [pc, #20]	@ (80014e4 <SysTick_Config+0x40>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014d2:	4b04      	ldr	r3, [pc, #16]	@ (80014e4 <SysTick_Config+0x40>)
 80014d4:	2207      	movs	r2, #7
 80014d6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80014d8:	2300      	movs	r3, #0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	e000e010 	.word	0xe000e010

080014e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f7ff ff47 	bl	8001384 <__NVIC_SetPriorityGrouping>
}
 80014f6:	bf00      	nop
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}

080014fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014fe:	b580      	push	{r7, lr}
 8001500:	b086      	sub	sp, #24
 8001502:	af00      	add	r7, sp, #0
 8001504:	4603      	mov	r3, r0
 8001506:	60b9      	str	r1, [r7, #8]
 8001508:	607a      	str	r2, [r7, #4]
 800150a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800150c:	2300      	movs	r3, #0
 800150e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001510:	f7ff ff5c 	bl	80013cc <__NVIC_GetPriorityGrouping>
 8001514:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001516:	687a      	ldr	r2, [r7, #4]
 8001518:	68b9      	ldr	r1, [r7, #8]
 800151a:	6978      	ldr	r0, [r7, #20]
 800151c:	f7ff ff8e 	bl	800143c <NVIC_EncodePriority>
 8001520:	4602      	mov	r2, r0
 8001522:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001526:	4611      	mov	r1, r2
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff ff5d 	bl	80013e8 <__NVIC_SetPriority>
}
 800152e:	bf00      	nop
 8001530:	3718      	adds	r7, #24
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b082      	sub	sp, #8
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f7ff ffb0 	bl	80014a4 <SysTick_Config>
 8001544:	4603      	mov	r3, r0
}
 8001546:	4618      	mov	r0, r3
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
	...

08001550 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001550:	b480      	push	{r7}
 8001552:	b089      	sub	sp, #36	@ 0x24
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800155a:	2300      	movs	r3, #0
 800155c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800155e:	2300      	movs	r3, #0
 8001560:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001562:	2300      	movs	r3, #0
 8001564:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001566:	2300      	movs	r3, #0
 8001568:	61fb      	str	r3, [r7, #28]
 800156a:	e159      	b.n	8001820 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800156c:	2201      	movs	r2, #1
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	697a      	ldr	r2, [r7, #20]
 800157c:	4013      	ands	r3, r2
 800157e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001580:	693a      	ldr	r2, [r7, #16]
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	429a      	cmp	r2, r3
 8001586:	f040 8148 	bne.w	800181a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f003 0303 	and.w	r3, r3, #3
 8001592:	2b01      	cmp	r3, #1
 8001594:	d005      	beq.n	80015a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d130      	bne.n	8001604 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	2203      	movs	r2, #3
 80015ae:	fa02 f303 	lsl.w	r3, r2, r3
 80015b2:	43db      	mvns	r3, r3
 80015b4:	69ba      	ldr	r2, [r7, #24]
 80015b6:	4013      	ands	r3, r2
 80015b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	68da      	ldr	r2, [r3, #12]
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	fa02 f303 	lsl.w	r3, r2, r3
 80015c6:	69ba      	ldr	r2, [r7, #24]
 80015c8:	4313      	orrs	r3, r2
 80015ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	69ba      	ldr	r2, [r7, #24]
 80015d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015d8:	2201      	movs	r2, #1
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	43db      	mvns	r3, r3
 80015e2:	69ba      	ldr	r2, [r7, #24]
 80015e4:	4013      	ands	r3, r2
 80015e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	091b      	lsrs	r3, r3, #4
 80015ee:	f003 0201 	and.w	r2, r3, #1
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	fa02 f303 	lsl.w	r3, r2, r3
 80015f8:	69ba      	ldr	r2, [r7, #24]
 80015fa:	4313      	orrs	r3, r2
 80015fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	69ba      	ldr	r2, [r7, #24]
 8001602:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f003 0303 	and.w	r3, r3, #3
 800160c:	2b03      	cmp	r3, #3
 800160e:	d017      	beq.n	8001640 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	2203      	movs	r2, #3
 800161c:	fa02 f303 	lsl.w	r3, r2, r3
 8001620:	43db      	mvns	r3, r3
 8001622:	69ba      	ldr	r2, [r7, #24]
 8001624:	4013      	ands	r3, r2
 8001626:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	689a      	ldr	r2, [r3, #8]
 800162c:	69fb      	ldr	r3, [r7, #28]
 800162e:	005b      	lsls	r3, r3, #1
 8001630:	fa02 f303 	lsl.w	r3, r2, r3
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	4313      	orrs	r3, r2
 8001638:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	69ba      	ldr	r2, [r7, #24]
 800163e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f003 0303 	and.w	r3, r3, #3
 8001648:	2b02      	cmp	r3, #2
 800164a:	d123      	bne.n	8001694 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	08da      	lsrs	r2, r3, #3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	3208      	adds	r2, #8
 8001654:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001658:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	f003 0307 	and.w	r3, r3, #7
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	220f      	movs	r2, #15
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	43db      	mvns	r3, r3
 800166a:	69ba      	ldr	r2, [r7, #24]
 800166c:	4013      	ands	r3, r2
 800166e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	691a      	ldr	r2, [r3, #16]
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	f003 0307 	and.w	r3, r3, #7
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	4313      	orrs	r3, r2
 8001684:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	08da      	lsrs	r2, r3, #3
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	3208      	adds	r2, #8
 800168e:	69b9      	ldr	r1, [r7, #24]
 8001690:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	2203      	movs	r2, #3
 80016a0:	fa02 f303 	lsl.w	r3, r2, r3
 80016a4:	43db      	mvns	r3, r3
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	4013      	ands	r3, r2
 80016aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f003 0203 	and.w	r2, r3, #3
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	fa02 f303 	lsl.w	r3, r2, r3
 80016bc:	69ba      	ldr	r2, [r7, #24]
 80016be:	4313      	orrs	r3, r2
 80016c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	f000 80a2 	beq.w	800181a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	4b57      	ldr	r3, [pc, #348]	@ (8001838 <HAL_GPIO_Init+0x2e8>)
 80016dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016de:	4a56      	ldr	r2, [pc, #344]	@ (8001838 <HAL_GPIO_Init+0x2e8>)
 80016e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016e6:	4b54      	ldr	r3, [pc, #336]	@ (8001838 <HAL_GPIO_Init+0x2e8>)
 80016e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016f2:	4a52      	ldr	r2, [pc, #328]	@ (800183c <HAL_GPIO_Init+0x2ec>)
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	089b      	lsrs	r3, r3, #2
 80016f8:	3302      	adds	r3, #2
 80016fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	f003 0303 	and.w	r3, r3, #3
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	220f      	movs	r2, #15
 800170a:	fa02 f303 	lsl.w	r3, r2, r3
 800170e:	43db      	mvns	r3, r3
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	4013      	ands	r3, r2
 8001714:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4a49      	ldr	r2, [pc, #292]	@ (8001840 <HAL_GPIO_Init+0x2f0>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d019      	beq.n	8001752 <HAL_GPIO_Init+0x202>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4a48      	ldr	r2, [pc, #288]	@ (8001844 <HAL_GPIO_Init+0x2f4>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d013      	beq.n	800174e <HAL_GPIO_Init+0x1fe>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4a47      	ldr	r2, [pc, #284]	@ (8001848 <HAL_GPIO_Init+0x2f8>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d00d      	beq.n	800174a <HAL_GPIO_Init+0x1fa>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4a46      	ldr	r2, [pc, #280]	@ (800184c <HAL_GPIO_Init+0x2fc>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d007      	beq.n	8001746 <HAL_GPIO_Init+0x1f6>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4a45      	ldr	r2, [pc, #276]	@ (8001850 <HAL_GPIO_Init+0x300>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d101      	bne.n	8001742 <HAL_GPIO_Init+0x1f2>
 800173e:	2304      	movs	r3, #4
 8001740:	e008      	b.n	8001754 <HAL_GPIO_Init+0x204>
 8001742:	2307      	movs	r3, #7
 8001744:	e006      	b.n	8001754 <HAL_GPIO_Init+0x204>
 8001746:	2303      	movs	r3, #3
 8001748:	e004      	b.n	8001754 <HAL_GPIO_Init+0x204>
 800174a:	2302      	movs	r3, #2
 800174c:	e002      	b.n	8001754 <HAL_GPIO_Init+0x204>
 800174e:	2301      	movs	r3, #1
 8001750:	e000      	b.n	8001754 <HAL_GPIO_Init+0x204>
 8001752:	2300      	movs	r3, #0
 8001754:	69fa      	ldr	r2, [r7, #28]
 8001756:	f002 0203 	and.w	r2, r2, #3
 800175a:	0092      	lsls	r2, r2, #2
 800175c:	4093      	lsls	r3, r2
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	4313      	orrs	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001764:	4935      	ldr	r1, [pc, #212]	@ (800183c <HAL_GPIO_Init+0x2ec>)
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	089b      	lsrs	r3, r3, #2
 800176a:	3302      	adds	r3, #2
 800176c:	69ba      	ldr	r2, [r7, #24]
 800176e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001772:	4b38      	ldr	r3, [pc, #224]	@ (8001854 <HAL_GPIO_Init+0x304>)
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	43db      	mvns	r3, r3
 800177c:	69ba      	ldr	r2, [r7, #24]
 800177e:	4013      	ands	r3, r2
 8001780:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d003      	beq.n	8001796 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	4313      	orrs	r3, r2
 8001794:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001796:	4a2f      	ldr	r2, [pc, #188]	@ (8001854 <HAL_GPIO_Init+0x304>)
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800179c:	4b2d      	ldr	r3, [pc, #180]	@ (8001854 <HAL_GPIO_Init+0x304>)
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	43db      	mvns	r3, r3
 80017a6:	69ba      	ldr	r2, [r7, #24]
 80017a8:	4013      	ands	r3, r2
 80017aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d003      	beq.n	80017c0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	4313      	orrs	r3, r2
 80017be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017c0:	4a24      	ldr	r2, [pc, #144]	@ (8001854 <HAL_GPIO_Init+0x304>)
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80017c6:	4b23      	ldr	r3, [pc, #140]	@ (8001854 <HAL_GPIO_Init+0x304>)
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	43db      	mvns	r3, r3
 80017d0:	69ba      	ldr	r2, [r7, #24]
 80017d2:	4013      	ands	r3, r2
 80017d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d003      	beq.n	80017ea <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80017e2:	69ba      	ldr	r2, [r7, #24]
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	4313      	orrs	r3, r2
 80017e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017ea:	4a1a      	ldr	r2, [pc, #104]	@ (8001854 <HAL_GPIO_Init+0x304>)
 80017ec:	69bb      	ldr	r3, [r7, #24]
 80017ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017f0:	4b18      	ldr	r3, [pc, #96]	@ (8001854 <HAL_GPIO_Init+0x304>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	43db      	mvns	r3, r3
 80017fa:	69ba      	ldr	r2, [r7, #24]
 80017fc:	4013      	ands	r3, r2
 80017fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001808:	2b00      	cmp	r3, #0
 800180a:	d003      	beq.n	8001814 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800180c:	69ba      	ldr	r2, [r7, #24]
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	4313      	orrs	r3, r2
 8001812:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001814:	4a0f      	ldr	r2, [pc, #60]	@ (8001854 <HAL_GPIO_Init+0x304>)
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	3301      	adds	r3, #1
 800181e:	61fb      	str	r3, [r7, #28]
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	2b0f      	cmp	r3, #15
 8001824:	f67f aea2 	bls.w	800156c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001828:	bf00      	nop
 800182a:	bf00      	nop
 800182c:	3724      	adds	r7, #36	@ 0x24
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	40023800 	.word	0x40023800
 800183c:	40013800 	.word	0x40013800
 8001840:	40020000 	.word	0x40020000
 8001844:	40020400 	.word	0x40020400
 8001848:	40020800 	.word	0x40020800
 800184c:	40020c00 	.word	0x40020c00
 8001850:	40021000 	.word	0x40021000
 8001854:	40013c00 	.word	0x40013c00

08001858 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001858:	b480      	push	{r7}
 800185a:	b087      	sub	sp, #28
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001862:	2300      	movs	r3, #0
 8001864:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8001866:	2300      	movs	r3, #0
 8001868:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800186a:	2300      	movs	r3, #0
 800186c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]
 8001872:	e0bb      	b.n	80019ec <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001874:	2201      	movs	r2, #1
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	fa02 f303 	lsl.w	r3, r2, r3
 800187c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800187e:	683a      	ldr	r2, [r7, #0]
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	4013      	ands	r3, r2
 8001884:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8001886:	68fa      	ldr	r2, [r7, #12]
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	429a      	cmp	r2, r3
 800188c:	f040 80ab 	bne.w	80019e6 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001890:	4a5c      	ldr	r2, [pc, #368]	@ (8001a04 <HAL_GPIO_DeInit+0x1ac>)
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	089b      	lsrs	r3, r3, #2
 8001896:	3302      	adds	r3, #2
 8001898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800189c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	f003 0303 	and.w	r3, r3, #3
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	220f      	movs	r2, #15
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	68ba      	ldr	r2, [r7, #8]
 80018ae:	4013      	ands	r3, r2
 80018b0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4a54      	ldr	r2, [pc, #336]	@ (8001a08 <HAL_GPIO_DeInit+0x1b0>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d019      	beq.n	80018ee <HAL_GPIO_DeInit+0x96>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a53      	ldr	r2, [pc, #332]	@ (8001a0c <HAL_GPIO_DeInit+0x1b4>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d013      	beq.n	80018ea <HAL_GPIO_DeInit+0x92>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a52      	ldr	r2, [pc, #328]	@ (8001a10 <HAL_GPIO_DeInit+0x1b8>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d00d      	beq.n	80018e6 <HAL_GPIO_DeInit+0x8e>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a51      	ldr	r2, [pc, #324]	@ (8001a14 <HAL_GPIO_DeInit+0x1bc>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d007      	beq.n	80018e2 <HAL_GPIO_DeInit+0x8a>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a50      	ldr	r2, [pc, #320]	@ (8001a18 <HAL_GPIO_DeInit+0x1c0>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d101      	bne.n	80018de <HAL_GPIO_DeInit+0x86>
 80018da:	2304      	movs	r3, #4
 80018dc:	e008      	b.n	80018f0 <HAL_GPIO_DeInit+0x98>
 80018de:	2307      	movs	r3, #7
 80018e0:	e006      	b.n	80018f0 <HAL_GPIO_DeInit+0x98>
 80018e2:	2303      	movs	r3, #3
 80018e4:	e004      	b.n	80018f0 <HAL_GPIO_DeInit+0x98>
 80018e6:	2302      	movs	r3, #2
 80018e8:	e002      	b.n	80018f0 <HAL_GPIO_DeInit+0x98>
 80018ea:	2301      	movs	r3, #1
 80018ec:	e000      	b.n	80018f0 <HAL_GPIO_DeInit+0x98>
 80018ee:	2300      	movs	r3, #0
 80018f0:	697a      	ldr	r2, [r7, #20]
 80018f2:	f002 0203 	and.w	r2, r2, #3
 80018f6:	0092      	lsls	r2, r2, #2
 80018f8:	4093      	lsls	r3, r2
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d132      	bne.n	8001966 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001900:	4b46      	ldr	r3, [pc, #280]	@ (8001a1c <HAL_GPIO_DeInit+0x1c4>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	43db      	mvns	r3, r3
 8001908:	4944      	ldr	r1, [pc, #272]	@ (8001a1c <HAL_GPIO_DeInit+0x1c4>)
 800190a:	4013      	ands	r3, r2
 800190c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800190e:	4b43      	ldr	r3, [pc, #268]	@ (8001a1c <HAL_GPIO_DeInit+0x1c4>)
 8001910:	685a      	ldr	r2, [r3, #4]
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	43db      	mvns	r3, r3
 8001916:	4941      	ldr	r1, [pc, #260]	@ (8001a1c <HAL_GPIO_DeInit+0x1c4>)
 8001918:	4013      	ands	r3, r2
 800191a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800191c:	4b3f      	ldr	r3, [pc, #252]	@ (8001a1c <HAL_GPIO_DeInit+0x1c4>)
 800191e:	68da      	ldr	r2, [r3, #12]
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	43db      	mvns	r3, r3
 8001924:	493d      	ldr	r1, [pc, #244]	@ (8001a1c <HAL_GPIO_DeInit+0x1c4>)
 8001926:	4013      	ands	r3, r2
 8001928:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800192a:	4b3c      	ldr	r3, [pc, #240]	@ (8001a1c <HAL_GPIO_DeInit+0x1c4>)
 800192c:	689a      	ldr	r2, [r3, #8]
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	43db      	mvns	r3, r3
 8001932:	493a      	ldr	r1, [pc, #232]	@ (8001a1c <HAL_GPIO_DeInit+0x1c4>)
 8001934:	4013      	ands	r3, r2
 8001936:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	f003 0303 	and.w	r3, r3, #3
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	220f      	movs	r2, #15
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001948:	4a2e      	ldr	r2, [pc, #184]	@ (8001a04 <HAL_GPIO_DeInit+0x1ac>)
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	089b      	lsrs	r3, r3, #2
 800194e:	3302      	adds	r3, #2
 8001950:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	43da      	mvns	r2, r3
 8001958:	482a      	ldr	r0, [pc, #168]	@ (8001a04 <HAL_GPIO_DeInit+0x1ac>)
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	089b      	lsrs	r3, r3, #2
 800195e:	400a      	ands	r2, r1
 8001960:	3302      	adds	r3, #2
 8001962:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	2103      	movs	r1, #3
 8001970:	fa01 f303 	lsl.w	r3, r1, r3
 8001974:	43db      	mvns	r3, r3
 8001976:	401a      	ands	r2, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	08da      	lsrs	r2, r3, #3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3208      	adds	r2, #8
 8001984:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	f003 0307 	and.w	r3, r3, #7
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	220f      	movs	r2, #15
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	43db      	mvns	r3, r3
 8001998:	697a      	ldr	r2, [r7, #20]
 800199a:	08d2      	lsrs	r2, r2, #3
 800199c:	4019      	ands	r1, r3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	3208      	adds	r2, #8
 80019a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	68da      	ldr	r2, [r3, #12]
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	2103      	movs	r1, #3
 80019b0:	fa01 f303 	lsl.w	r3, r1, r3
 80019b4:	43db      	mvns	r3, r3
 80019b6:	401a      	ands	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	685a      	ldr	r2, [r3, #4]
 80019c0:	2101      	movs	r1, #1
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	fa01 f303 	lsl.w	r3, r1, r3
 80019c8:	43db      	mvns	r3, r3
 80019ca:	401a      	ands	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	689a      	ldr	r2, [r3, #8]
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	005b      	lsls	r3, r3, #1
 80019d8:	2103      	movs	r1, #3
 80019da:	fa01 f303 	lsl.w	r3, r1, r3
 80019de:	43db      	mvns	r3, r3
 80019e0:	401a      	ands	r2, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	3301      	adds	r3, #1
 80019ea:	617b      	str	r3, [r7, #20]
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	2b0f      	cmp	r3, #15
 80019f0:	f67f af40 	bls.w	8001874 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80019f4:	bf00      	nop
 80019f6:	bf00      	nop
 80019f8:	371c      	adds	r7, #28
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	40013800 	.word	0x40013800
 8001a08:	40020000 	.word	0x40020000
 8001a0c:	40020400 	.word	0x40020400
 8001a10:	40020800 	.word	0x40020800
 8001a14:	40020c00 	.word	0x40020c00
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	40013c00 	.word	0x40013c00

08001a20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	460b      	mov	r3, r1
 8001a2a:	807b      	strh	r3, [r7, #2]
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a30:	787b      	ldrb	r3, [r7, #1]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d003      	beq.n	8001a3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a36:	887a      	ldrh	r2, [r7, #2]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a3c:	e003      	b.n	8001a46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a3e:	887b      	ldrh	r3, [r7, #2]
 8001a40:	041a      	lsls	r2, r3, #16
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	619a      	str	r2, [r3, #24]
}
 8001a46:	bf00      	nop
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
	...

08001a54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d101      	bne.n	8001a66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e267      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d075      	beq.n	8001b5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001a72:	4b88      	ldr	r3, [pc, #544]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	f003 030c 	and.w	r3, r3, #12
 8001a7a:	2b04      	cmp	r3, #4
 8001a7c:	d00c      	beq.n	8001a98 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a7e:	4b85      	ldr	r3, [pc, #532]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001a86:	2b08      	cmp	r3, #8
 8001a88:	d112      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a8a:	4b82      	ldr	r3, [pc, #520]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a96:	d10b      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a98:	4b7e      	ldr	r3, [pc, #504]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d05b      	beq.n	8001b5c <HAL_RCC_OscConfig+0x108>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d157      	bne.n	8001b5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e242      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ab8:	d106      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x74>
 8001aba:	4b76      	ldr	r3, [pc, #472]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a75      	ldr	r2, [pc, #468]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001ac0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ac4:	6013      	str	r3, [r2, #0]
 8001ac6:	e01d      	b.n	8001b04 <HAL_RCC_OscConfig+0xb0>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ad0:	d10c      	bne.n	8001aec <HAL_RCC_OscConfig+0x98>
 8001ad2:	4b70      	ldr	r3, [pc, #448]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a6f      	ldr	r2, [pc, #444]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001ad8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001adc:	6013      	str	r3, [r2, #0]
 8001ade:	4b6d      	ldr	r3, [pc, #436]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a6c      	ldr	r2, [pc, #432]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001ae4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ae8:	6013      	str	r3, [r2, #0]
 8001aea:	e00b      	b.n	8001b04 <HAL_RCC_OscConfig+0xb0>
 8001aec:	4b69      	ldr	r3, [pc, #420]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a68      	ldr	r2, [pc, #416]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001af2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001af6:	6013      	str	r3, [r2, #0]
 8001af8:	4b66      	ldr	r3, [pc, #408]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a65      	ldr	r2, [pc, #404]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001afe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d013      	beq.n	8001b34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b0c:	f7ff fc0a 	bl	8001324 <HAL_GetTick>
 8001b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b12:	e008      	b.n	8001b26 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b14:	f7ff fc06 	bl	8001324 <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	2b64      	cmp	r3, #100	@ 0x64
 8001b20:	d901      	bls.n	8001b26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e207      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b26:	4b5b      	ldr	r3, [pc, #364]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d0f0      	beq.n	8001b14 <HAL_RCC_OscConfig+0xc0>
 8001b32:	e014      	b.n	8001b5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b34:	f7ff fbf6 	bl	8001324 <HAL_GetTick>
 8001b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b3a:	e008      	b.n	8001b4e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b3c:	f7ff fbf2 	bl	8001324 <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	2b64      	cmp	r3, #100	@ 0x64
 8001b48:	d901      	bls.n	8001b4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e1f3      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b4e:	4b51      	ldr	r3, [pc, #324]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d1f0      	bne.n	8001b3c <HAL_RCC_OscConfig+0xe8>
 8001b5a:	e000      	b.n	8001b5e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0302 	and.w	r3, r3, #2
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d063      	beq.n	8001c32 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b6a:	4b4a      	ldr	r3, [pc, #296]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f003 030c 	and.w	r3, r3, #12
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d00b      	beq.n	8001b8e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b76:	4b47      	ldr	r3, [pc, #284]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b7e:	2b08      	cmp	r3, #8
 8001b80:	d11c      	bne.n	8001bbc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b82:	4b44      	ldr	r3, [pc, #272]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d116      	bne.n	8001bbc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b8e:	4b41      	ldr	r3, [pc, #260]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d005      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x152>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	68db      	ldr	r3, [r3, #12]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d001      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e1c7      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ba6:	4b3b      	ldr	r3, [pc, #236]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	00db      	lsls	r3, r3, #3
 8001bb4:	4937      	ldr	r1, [pc, #220]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bba:	e03a      	b.n	8001c32 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d020      	beq.n	8001c06 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bc4:	4b34      	ldr	r3, [pc, #208]	@ (8001c98 <HAL_RCC_OscConfig+0x244>)
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bca:	f7ff fbab 	bl	8001324 <HAL_GetTick>
 8001bce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd0:	e008      	b.n	8001be4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bd2:	f7ff fba7 	bl	8001324 <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d901      	bls.n	8001be4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001be0:	2303      	movs	r3, #3
 8001be2:	e1a8      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001be4:	4b2b      	ldr	r3, [pc, #172]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0302 	and.w	r3, r3, #2
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d0f0      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bf0:	4b28      	ldr	r3, [pc, #160]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	691b      	ldr	r3, [r3, #16]
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	4925      	ldr	r1, [pc, #148]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001c00:	4313      	orrs	r3, r2
 8001c02:	600b      	str	r3, [r1, #0]
 8001c04:	e015      	b.n	8001c32 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c06:	4b24      	ldr	r3, [pc, #144]	@ (8001c98 <HAL_RCC_OscConfig+0x244>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c0c:	f7ff fb8a 	bl	8001324 <HAL_GetTick>
 8001c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c14:	f7ff fb86 	bl	8001324 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e187      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c26:	4b1b      	ldr	r3, [pc, #108]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1f0      	bne.n	8001c14 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0308 	and.w	r3, r3, #8
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d036      	beq.n	8001cac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	695b      	ldr	r3, [r3, #20]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d016      	beq.n	8001c74 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c46:	4b15      	ldr	r3, [pc, #84]	@ (8001c9c <HAL_RCC_OscConfig+0x248>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c4c:	f7ff fb6a 	bl	8001324 <HAL_GetTick>
 8001c50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c52:	e008      	b.n	8001c66 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c54:	f7ff fb66 	bl	8001324 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e167      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c66:	4b0b      	ldr	r3, [pc, #44]	@ (8001c94 <HAL_RCC_OscConfig+0x240>)
 8001c68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d0f0      	beq.n	8001c54 <HAL_RCC_OscConfig+0x200>
 8001c72:	e01b      	b.n	8001cac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c74:	4b09      	ldr	r3, [pc, #36]	@ (8001c9c <HAL_RCC_OscConfig+0x248>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c7a:	f7ff fb53 	bl	8001324 <HAL_GetTick>
 8001c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c80:	e00e      	b.n	8001ca0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c82:	f7ff fb4f 	bl	8001324 <HAL_GetTick>
 8001c86:	4602      	mov	r2, r0
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d907      	bls.n	8001ca0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001c90:	2303      	movs	r3, #3
 8001c92:	e150      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
 8001c94:	40023800 	.word	0x40023800
 8001c98:	42470000 	.word	0x42470000
 8001c9c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ca0:	4b88      	ldr	r3, [pc, #544]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001ca2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ca4:	f003 0302 	and.w	r3, r3, #2
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d1ea      	bne.n	8001c82 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0304 	and.w	r3, r3, #4
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	f000 8097 	beq.w	8001de8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cbe:	4b81      	ldr	r3, [pc, #516]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d10f      	bne.n	8001cea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60bb      	str	r3, [r7, #8]
 8001cce:	4b7d      	ldr	r3, [pc, #500]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd2:	4a7c      	ldr	r2, [pc, #496]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001cd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cda:	4b7a      	ldr	r3, [pc, #488]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ce2:	60bb      	str	r3, [r7, #8]
 8001ce4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cea:	4b77      	ldr	r3, [pc, #476]	@ (8001ec8 <HAL_RCC_OscConfig+0x474>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d118      	bne.n	8001d28 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cf6:	4b74      	ldr	r3, [pc, #464]	@ (8001ec8 <HAL_RCC_OscConfig+0x474>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a73      	ldr	r2, [pc, #460]	@ (8001ec8 <HAL_RCC_OscConfig+0x474>)
 8001cfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d02:	f7ff fb0f 	bl	8001324 <HAL_GetTick>
 8001d06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d08:	e008      	b.n	8001d1c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d0a:	f7ff fb0b 	bl	8001324 <HAL_GetTick>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	2b02      	cmp	r3, #2
 8001d16:	d901      	bls.n	8001d1c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	e10c      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d1c:	4b6a      	ldr	r3, [pc, #424]	@ (8001ec8 <HAL_RCC_OscConfig+0x474>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d0f0      	beq.n	8001d0a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d106      	bne.n	8001d3e <HAL_RCC_OscConfig+0x2ea>
 8001d30:	4b64      	ldr	r3, [pc, #400]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001d32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d34:	4a63      	ldr	r2, [pc, #396]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001d36:	f043 0301 	orr.w	r3, r3, #1
 8001d3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d3c:	e01c      	b.n	8001d78 <HAL_RCC_OscConfig+0x324>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	2b05      	cmp	r3, #5
 8001d44:	d10c      	bne.n	8001d60 <HAL_RCC_OscConfig+0x30c>
 8001d46:	4b5f      	ldr	r3, [pc, #380]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001d48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d4a:	4a5e      	ldr	r2, [pc, #376]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001d4c:	f043 0304 	orr.w	r3, r3, #4
 8001d50:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d52:	4b5c      	ldr	r3, [pc, #368]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001d54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d56:	4a5b      	ldr	r2, [pc, #364]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001d58:	f043 0301 	orr.w	r3, r3, #1
 8001d5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d5e:	e00b      	b.n	8001d78 <HAL_RCC_OscConfig+0x324>
 8001d60:	4b58      	ldr	r3, [pc, #352]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001d62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d64:	4a57      	ldr	r2, [pc, #348]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001d66:	f023 0301 	bic.w	r3, r3, #1
 8001d6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d6c:	4b55      	ldr	r3, [pc, #340]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001d6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d70:	4a54      	ldr	r2, [pc, #336]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001d72:	f023 0304 	bic.w	r3, r3, #4
 8001d76:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d015      	beq.n	8001dac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d80:	f7ff fad0 	bl	8001324 <HAL_GetTick>
 8001d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d86:	e00a      	b.n	8001d9e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d88:	f7ff facc 	bl	8001324 <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e0cb      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d9e:	4b49      	ldr	r3, [pc, #292]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d0ee      	beq.n	8001d88 <HAL_RCC_OscConfig+0x334>
 8001daa:	e014      	b.n	8001dd6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dac:	f7ff faba 	bl	8001324 <HAL_GetTick>
 8001db0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001db2:	e00a      	b.n	8001dca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001db4:	f7ff fab6 	bl	8001324 <HAL_GetTick>
 8001db8:	4602      	mov	r2, r0
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e0b5      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dca:	4b3e      	ldr	r3, [pc, #248]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d1ee      	bne.n	8001db4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001dd6:	7dfb      	ldrb	r3, [r7, #23]
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d105      	bne.n	8001de8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ddc:	4b39      	ldr	r3, [pc, #228]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de0:	4a38      	ldr	r2, [pc, #224]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001de2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001de6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	f000 80a1 	beq.w	8001f34 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001df2:	4b34      	ldr	r3, [pc, #208]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	f003 030c 	and.w	r3, r3, #12
 8001dfa:	2b08      	cmp	r3, #8
 8001dfc:	d05c      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	699b      	ldr	r3, [r3, #24]
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d141      	bne.n	8001e8a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e06:	4b31      	ldr	r3, [pc, #196]	@ (8001ecc <HAL_RCC_OscConfig+0x478>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e0c:	f7ff fa8a 	bl	8001324 <HAL_GetTick>
 8001e10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e12:	e008      	b.n	8001e26 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e14:	f7ff fa86 	bl	8001324 <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	2b02      	cmp	r3, #2
 8001e20:	d901      	bls.n	8001e26 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001e22:	2303      	movs	r3, #3
 8001e24:	e087      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e26:	4b27      	ldr	r3, [pc, #156]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d1f0      	bne.n	8001e14 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	69da      	ldr	r2, [r3, #28]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6a1b      	ldr	r3, [r3, #32]
 8001e3a:	431a      	orrs	r2, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e40:	019b      	lsls	r3, r3, #6
 8001e42:	431a      	orrs	r2, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e48:	085b      	lsrs	r3, r3, #1
 8001e4a:	3b01      	subs	r3, #1
 8001e4c:	041b      	lsls	r3, r3, #16
 8001e4e:	431a      	orrs	r2, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e54:	061b      	lsls	r3, r3, #24
 8001e56:	491b      	ldr	r1, [pc, #108]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001ecc <HAL_RCC_OscConfig+0x478>)
 8001e5e:	2201      	movs	r2, #1
 8001e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e62:	f7ff fa5f 	bl	8001324 <HAL_GetTick>
 8001e66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e68:	e008      	b.n	8001e7c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e6a:	f7ff fa5b 	bl	8001324 <HAL_GetTick>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d901      	bls.n	8001e7c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e05c      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e7c:	4b11      	ldr	r3, [pc, #68]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d0f0      	beq.n	8001e6a <HAL_RCC_OscConfig+0x416>
 8001e88:	e054      	b.n	8001f34 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e8a:	4b10      	ldr	r3, [pc, #64]	@ (8001ecc <HAL_RCC_OscConfig+0x478>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e90:	f7ff fa48 	bl	8001324 <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e96:	e008      	b.n	8001eaa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e98:	f7ff fa44 	bl	8001324 <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	2b02      	cmp	r3, #2
 8001ea4:	d901      	bls.n	8001eaa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e045      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eaa:	4b06      	ldr	r3, [pc, #24]	@ (8001ec4 <HAL_RCC_OscConfig+0x470>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d1f0      	bne.n	8001e98 <HAL_RCC_OscConfig+0x444>
 8001eb6:	e03d      	b.n	8001f34 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d107      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e038      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
 8001ec4:	40023800 	.word	0x40023800
 8001ec8:	40007000 	.word	0x40007000
 8001ecc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ed0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f40 <HAL_RCC_OscConfig+0x4ec>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	699b      	ldr	r3, [r3, #24]
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d028      	beq.n	8001f30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d121      	bne.n	8001f30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d11a      	bne.n	8001f30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001efa:	68fa      	ldr	r2, [r7, #12]
 8001efc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001f00:	4013      	ands	r3, r2
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001f06:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d111      	bne.n	8001f30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f16:	085b      	lsrs	r3, r3, #1
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d107      	bne.n	8001f30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f2a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d001      	beq.n	8001f34 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e000      	b.n	8001f36 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3718      	adds	r7, #24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40023800 	.word	0x40023800

08001f44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d101      	bne.n	8001f58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e0cc      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f58:	4b68      	ldr	r3, [pc, #416]	@ (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0307 	and.w	r3, r3, #7
 8001f60:	683a      	ldr	r2, [r7, #0]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d90c      	bls.n	8001f80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f66:	4b65      	ldr	r3, [pc, #404]	@ (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8001f68:	683a      	ldr	r2, [r7, #0]
 8001f6a:	b2d2      	uxtb	r2, r2
 8001f6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f6e:	4b63      	ldr	r3, [pc, #396]	@ (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0307 	and.w	r3, r3, #7
 8001f76:	683a      	ldr	r2, [r7, #0]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d001      	beq.n	8001f80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e0b8      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d020      	beq.n	8001fce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d005      	beq.n	8001fa4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f98:	4b59      	ldr	r3, [pc, #356]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	4a58      	ldr	r2, [pc, #352]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 8001f9e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001fa2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0308 	and.w	r3, r3, #8
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d005      	beq.n	8001fbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fb0:	4b53      	ldr	r3, [pc, #332]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	4a52      	ldr	r2, [pc, #328]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 8001fb6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001fba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fbc:	4b50      	ldr	r3, [pc, #320]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	494d      	ldr	r1, [pc, #308]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d044      	beq.n	8002064 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d107      	bne.n	8001ff2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fe2:	4b47      	ldr	r3, [pc, #284]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d119      	bne.n	8002022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e07f      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d003      	beq.n	8002002 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ffe:	2b03      	cmp	r3, #3
 8002000:	d107      	bne.n	8002012 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002002:	4b3f      	ldr	r3, [pc, #252]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d109      	bne.n	8002022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e06f      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002012:	4b3b      	ldr	r3, [pc, #236]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d101      	bne.n	8002022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e067      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002022:	4b37      	ldr	r3, [pc, #220]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	f023 0203 	bic.w	r2, r3, #3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	4934      	ldr	r1, [pc, #208]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 8002030:	4313      	orrs	r3, r2
 8002032:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002034:	f7ff f976 	bl	8001324 <HAL_GetTick>
 8002038:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800203a:	e00a      	b.n	8002052 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800203c:	f7ff f972 	bl	8001324 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	f241 3288 	movw	r2, #5000	@ 0x1388
 800204a:	4293      	cmp	r3, r2
 800204c:	d901      	bls.n	8002052 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e04f      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002052:	4b2b      	ldr	r3, [pc, #172]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	f003 020c 	and.w	r2, r3, #12
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	429a      	cmp	r2, r3
 8002062:	d1eb      	bne.n	800203c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002064:	4b25      	ldr	r3, [pc, #148]	@ (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0307 	and.w	r3, r3, #7
 800206c:	683a      	ldr	r2, [r7, #0]
 800206e:	429a      	cmp	r2, r3
 8002070:	d20c      	bcs.n	800208c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002072:	4b22      	ldr	r3, [pc, #136]	@ (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 8002074:	683a      	ldr	r2, [r7, #0]
 8002076:	b2d2      	uxtb	r2, r2
 8002078:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800207a:	4b20      	ldr	r3, [pc, #128]	@ (80020fc <HAL_RCC_ClockConfig+0x1b8>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0307 	and.w	r3, r3, #7
 8002082:	683a      	ldr	r2, [r7, #0]
 8002084:	429a      	cmp	r2, r3
 8002086:	d001      	beq.n	800208c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e032      	b.n	80020f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0304 	and.w	r3, r3, #4
 8002094:	2b00      	cmp	r3, #0
 8002096:	d008      	beq.n	80020aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002098:	4b19      	ldr	r3, [pc, #100]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	4916      	ldr	r1, [pc, #88]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 80020a6:	4313      	orrs	r3, r2
 80020a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0308 	and.w	r3, r3, #8
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d009      	beq.n	80020ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020b6:	4b12      	ldr	r3, [pc, #72]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	691b      	ldr	r3, [r3, #16]
 80020c2:	00db      	lsls	r3, r3, #3
 80020c4:	490e      	ldr	r1, [pc, #56]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 80020c6:	4313      	orrs	r3, r2
 80020c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80020ca:	f000 f821 	bl	8002110 <HAL_RCC_GetSysClockFreq>
 80020ce:	4602      	mov	r2, r0
 80020d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002100 <HAL_RCC_ClockConfig+0x1bc>)
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	091b      	lsrs	r3, r3, #4
 80020d6:	f003 030f 	and.w	r3, r3, #15
 80020da:	490a      	ldr	r1, [pc, #40]	@ (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 80020dc:	5ccb      	ldrb	r3, [r1, r3]
 80020de:	fa22 f303 	lsr.w	r3, r2, r3
 80020e2:	4a09      	ldr	r2, [pc, #36]	@ (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 80020e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80020e6:	4b09      	ldr	r3, [pc, #36]	@ (800210c <HAL_RCC_ClockConfig+0x1c8>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7ff f8d6 	bl	800129c <HAL_InitTick>

  return HAL_OK;
 80020f0:	2300      	movs	r3, #0
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	40023c00 	.word	0x40023c00
 8002100:	40023800 	.word	0x40023800
 8002104:	080062c4 	.word	0x080062c4
 8002108:	20000008 	.word	0x20000008
 800210c:	2000000c 	.word	0x2000000c

08002110 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002110:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002114:	b090      	sub	sp, #64	@ 0x40
 8002116:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002118:	2300      	movs	r3, #0
 800211a:	637b      	str	r3, [r7, #52]	@ 0x34
 800211c:	2300      	movs	r3, #0
 800211e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002120:	2300      	movs	r3, #0
 8002122:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002124:	2300      	movs	r3, #0
 8002126:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002128:	4b59      	ldr	r3, [pc, #356]	@ (8002290 <HAL_RCC_GetSysClockFreq+0x180>)
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f003 030c 	and.w	r3, r3, #12
 8002130:	2b08      	cmp	r3, #8
 8002132:	d00d      	beq.n	8002150 <HAL_RCC_GetSysClockFreq+0x40>
 8002134:	2b08      	cmp	r3, #8
 8002136:	f200 80a1 	bhi.w	800227c <HAL_RCC_GetSysClockFreq+0x16c>
 800213a:	2b00      	cmp	r3, #0
 800213c:	d002      	beq.n	8002144 <HAL_RCC_GetSysClockFreq+0x34>
 800213e:	2b04      	cmp	r3, #4
 8002140:	d003      	beq.n	800214a <HAL_RCC_GetSysClockFreq+0x3a>
 8002142:	e09b      	b.n	800227c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002144:	4b53      	ldr	r3, [pc, #332]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x184>)
 8002146:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8002148:	e09b      	b.n	8002282 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800214a:	4b53      	ldr	r3, [pc, #332]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x188>)
 800214c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800214e:	e098      	b.n	8002282 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002150:	4b4f      	ldr	r3, [pc, #316]	@ (8002290 <HAL_RCC_GetSysClockFreq+0x180>)
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002158:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800215a:	4b4d      	ldr	r3, [pc, #308]	@ (8002290 <HAL_RCC_GetSysClockFreq+0x180>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d028      	beq.n	80021b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002166:	4b4a      	ldr	r3, [pc, #296]	@ (8002290 <HAL_RCC_GetSysClockFreq+0x180>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	099b      	lsrs	r3, r3, #6
 800216c:	2200      	movs	r2, #0
 800216e:	623b      	str	r3, [r7, #32]
 8002170:	627a      	str	r2, [r7, #36]	@ 0x24
 8002172:	6a3b      	ldr	r3, [r7, #32]
 8002174:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002178:	2100      	movs	r1, #0
 800217a:	4b47      	ldr	r3, [pc, #284]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x188>)
 800217c:	fb03 f201 	mul.w	r2, r3, r1
 8002180:	2300      	movs	r3, #0
 8002182:	fb00 f303 	mul.w	r3, r0, r3
 8002186:	4413      	add	r3, r2
 8002188:	4a43      	ldr	r2, [pc, #268]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x188>)
 800218a:	fba0 1202 	umull	r1, r2, r0, r2
 800218e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002190:	460a      	mov	r2, r1
 8002192:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002194:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002196:	4413      	add	r3, r2
 8002198:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800219a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800219c:	2200      	movs	r2, #0
 800219e:	61bb      	str	r3, [r7, #24]
 80021a0:	61fa      	str	r2, [r7, #28]
 80021a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80021aa:	f7fe f869 	bl	8000280 <__aeabi_uldivmod>
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	4613      	mov	r3, r2
 80021b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021b6:	e053      	b.n	8002260 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021b8:	4b35      	ldr	r3, [pc, #212]	@ (8002290 <HAL_RCC_GetSysClockFreq+0x180>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	099b      	lsrs	r3, r3, #6
 80021be:	2200      	movs	r2, #0
 80021c0:	613b      	str	r3, [r7, #16]
 80021c2:	617a      	str	r2, [r7, #20]
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80021ca:	f04f 0b00 	mov.w	fp, #0
 80021ce:	4652      	mov	r2, sl
 80021d0:	465b      	mov	r3, fp
 80021d2:	f04f 0000 	mov.w	r0, #0
 80021d6:	f04f 0100 	mov.w	r1, #0
 80021da:	0159      	lsls	r1, r3, #5
 80021dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021e0:	0150      	lsls	r0, r2, #5
 80021e2:	4602      	mov	r2, r0
 80021e4:	460b      	mov	r3, r1
 80021e6:	ebb2 080a 	subs.w	r8, r2, sl
 80021ea:	eb63 090b 	sbc.w	r9, r3, fp
 80021ee:	f04f 0200 	mov.w	r2, #0
 80021f2:	f04f 0300 	mov.w	r3, #0
 80021f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80021fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80021fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002202:	ebb2 0408 	subs.w	r4, r2, r8
 8002206:	eb63 0509 	sbc.w	r5, r3, r9
 800220a:	f04f 0200 	mov.w	r2, #0
 800220e:	f04f 0300 	mov.w	r3, #0
 8002212:	00eb      	lsls	r3, r5, #3
 8002214:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002218:	00e2      	lsls	r2, r4, #3
 800221a:	4614      	mov	r4, r2
 800221c:	461d      	mov	r5, r3
 800221e:	eb14 030a 	adds.w	r3, r4, sl
 8002222:	603b      	str	r3, [r7, #0]
 8002224:	eb45 030b 	adc.w	r3, r5, fp
 8002228:	607b      	str	r3, [r7, #4]
 800222a:	f04f 0200 	mov.w	r2, #0
 800222e:	f04f 0300 	mov.w	r3, #0
 8002232:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002236:	4629      	mov	r1, r5
 8002238:	028b      	lsls	r3, r1, #10
 800223a:	4621      	mov	r1, r4
 800223c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002240:	4621      	mov	r1, r4
 8002242:	028a      	lsls	r2, r1, #10
 8002244:	4610      	mov	r0, r2
 8002246:	4619      	mov	r1, r3
 8002248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800224a:	2200      	movs	r2, #0
 800224c:	60bb      	str	r3, [r7, #8]
 800224e:	60fa      	str	r2, [r7, #12]
 8002250:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002254:	f7fe f814 	bl	8000280 <__aeabi_uldivmod>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	4613      	mov	r3, r2
 800225e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002260:	4b0b      	ldr	r3, [pc, #44]	@ (8002290 <HAL_RCC_GetSysClockFreq+0x180>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	0c1b      	lsrs	r3, r3, #16
 8002266:	f003 0303 	and.w	r3, r3, #3
 800226a:	3301      	adds	r3, #1
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8002270:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002274:	fbb2 f3f3 	udiv	r3, r2, r3
 8002278:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800227a:	e002      	b.n	8002282 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800227c:	4b05      	ldr	r3, [pc, #20]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x184>)
 800227e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002280:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002284:	4618      	mov	r0, r3
 8002286:	3740      	adds	r7, #64	@ 0x40
 8002288:	46bd      	mov	sp, r7
 800228a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800228e:	bf00      	nop
 8002290:	40023800 	.word	0x40023800
 8002294:	00f42400 	.word	0x00f42400
 8002298:	017d7840 	.word	0x017d7840

0800229c <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80022a2:	f7ff f83f 	bl	8001324 <HAL_GetTick>
 80022a6:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80022a8:	4b5d      	ldr	r3, [pc, #372]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a5c      	ldr	r2, [pc, #368]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80022ae:	f043 0301 	orr.w	r3, r3, #1
 80022b2:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80022b4:	e008      	b.n	80022c8 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022b6:	f7ff f835 	bl	8001324 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e0a7      	b.n	8002418 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80022c8:	4b55      	ldr	r3, [pc, #340]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0f0      	beq.n	80022b6 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 80022d4:	4b52      	ldr	r3, [pc, #328]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a51      	ldr	r2, [pc, #324]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80022da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022de:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80022e0:	f7ff f820 	bl	8001324 <HAL_GetTick>
 80022e4:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 80022e6:	4b4e      	ldr	r3, [pc, #312]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80022ec:	e00a      	b.n	8002304 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022ee:	f7ff f819 	bl	8001324 <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d901      	bls.n	8002304 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e089      	b.n	8002418 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8002304:	4b46      	ldr	r3, [pc, #280]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	f003 030c 	and.w	r3, r3, #12
 800230c:	2b00      	cmp	r3, #0
 800230e:	d1ee      	bne.n	80022ee <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002310:	f7ff f808 	bl	8001324 <HAL_GetTick>
 8002314:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8002316:	4b42      	ldr	r3, [pc, #264]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a41      	ldr	r2, [pc, #260]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 800231c:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 8002320:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002322:	e008      	b.n	8002336 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002324:	f7fe fffe 	bl	8001324 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b64      	cmp	r3, #100	@ 0x64
 8002330:	d901      	bls.n	8002336 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e070      	b.n	8002418 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002336:	4b3a      	ldr	r3, [pc, #232]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d1f0      	bne.n	8002324 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002342:	f7fe ffef 	bl	8001324 <HAL_GetTick>
 8002346:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002348:	4b35      	ldr	r3, [pc, #212]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a34      	ldr	r2, [pc, #208]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 800234e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002352:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002354:	e008      	b.n	8002368 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002356:	f7fe ffe5 	bl	8001324 <HAL_GetTick>
 800235a:	4602      	mov	r2, r0
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e057      	b.n	8002418 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002368:	4b2d      	ldr	r3, [pc, #180]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d1f0      	bne.n	8002356 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002374:	f7fe ffd6 	bl	8001324 <HAL_GetTick>
 8002378:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 800237a:	4b29      	ldr	r3, [pc, #164]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a28      	ldr	r2, [pc, #160]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 8002380:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002384:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8002386:	e008      	b.n	800239a <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002388:	f7fe ffcc 	bl	8001324 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b02      	cmp	r3, #2
 8002394:	d901      	bls.n	800239a <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e03e      	b.n	8002418 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800239a:	4b21      	ldr	r3, [pc, #132]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1f0      	bne.n	8002388 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 80023a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80023a8:	4a1e      	ldr	r2, [pc, #120]	@ (8002424 <HAL_RCC_DeInit+0x188>)
 80023aa:	605a      	str	r2, [r3, #4]
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F411xE)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 80023ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80023ae:	4a1e      	ldr	r2, [pc, #120]	@ (8002428 <HAL_RCC_DeInit+0x18c>)
 80023b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 80023b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	4a19      	ldr	r2, [pc, #100]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80023ba:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 80023be:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 80023c0:	4b17      	ldr	r3, [pc, #92]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	4a16      	ldr	r2, [pc, #88]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80023c6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80023ca:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 80023cc:	4b14      	ldr	r3, [pc, #80]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	4a13      	ldr	r2, [pc, #76]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80023d2:	f443 031f 	orr.w	r3, r3, #10420224	@ 0x9f0000
 80023d6:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 80023d8:	4b11      	ldr	r3, [pc, #68]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	4a10      	ldr	r2, [pc, #64]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80023de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80023e2:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80023e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80023e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80023ea:	f023 0301 	bic.w	r3, r3, #1
 80023ee:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 80023f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80023f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023f4:	4a0a      	ldr	r2, [pc, #40]	@ (8002420 <HAL_RCC_DeInit+0x184>)
 80023f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023fa:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 80023fc:	4b0b      	ldr	r3, [pc, #44]	@ (800242c <HAL_RCC_DeInit+0x190>)
 80023fe:	4a0c      	ldr	r2, [pc, #48]	@ (8002430 <HAL_RCC_DeInit+0x194>)
 8002400:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 8002402:	4b0c      	ldr	r3, [pc, #48]	@ (8002434 <HAL_RCC_DeInit+0x198>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f7fe ff48 	bl	800129c <HAL_InitTick>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e000      	b.n	8002418 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 8002416:	2300      	movs	r3, #0
  }
}
 8002418:	4618      	mov	r0, r3
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	40023800 	.word	0x40023800
 8002424:	04003010 	.word	0x04003010
 8002428:	20003010 	.word	0x20003010
 800242c:	20000008 	.word	0x20000008
 8002430:	00f42400 	.word	0x00f42400
 8002434:	2000000c 	.word	0x2000000c

08002438 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d101      	bne.n	800244a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e07b      	b.n	8002542 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800244e:	2b00      	cmp	r3, #0
 8002450:	d108      	bne.n	8002464 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800245a:	d009      	beq.n	8002470 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	61da      	str	r2, [r3, #28]
 8002462:	e005      	b.n	8002470 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2200      	movs	r2, #0
 8002474:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d106      	bne.n	8002490 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f7fe fd3a 	bl	8000f04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2202      	movs	r2, #2
 8002494:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80024a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80024b8:	431a      	orrs	r2, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024c2:	431a      	orrs	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	f003 0302 	and.w	r3, r3, #2
 80024cc:	431a      	orrs	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	695b      	ldr	r3, [r3, #20]
 80024d2:	f003 0301 	and.w	r3, r3, #1
 80024d6:	431a      	orrs	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024e0:	431a      	orrs	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80024ea:	431a      	orrs	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6a1b      	ldr	r3, [r3, #32]
 80024f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024f4:	ea42 0103 	orr.w	r1, r2, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024fc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	430a      	orrs	r2, r1
 8002506:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	699b      	ldr	r3, [r3, #24]
 800250c:	0c1b      	lsrs	r3, r3, #16
 800250e:	f003 0104 	and.w	r1, r3, #4
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002516:	f003 0210 	and.w	r2, r3, #16
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	430a      	orrs	r2, r1
 8002520:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	69da      	ldr	r2, [r3, #28]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002530:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002540:	2300      	movs	r3, #0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b082      	sub	sp, #8
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d101      	bne.n	800255c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e01a      	b.n	8002592 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2202      	movs	r2, #2
 8002560:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002572:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f7fe fd0d 	bl	8000f94 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	b088      	sub	sp, #32
 800259e:	af00      	add	r7, sp, #0
 80025a0:	60f8      	str	r0, [r7, #12]
 80025a2:	60b9      	str	r1, [r7, #8]
 80025a4:	603b      	str	r3, [r7, #0]
 80025a6:	4613      	mov	r3, r2
 80025a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80025aa:	2300      	movs	r3, #0
 80025ac:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d101      	bne.n	80025bc <HAL_SPI_Transmit+0x22>
 80025b8:	2302      	movs	r3, #2
 80025ba:	e12d      	b.n	8002818 <HAL_SPI_Transmit+0x27e>
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2201      	movs	r2, #1
 80025c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80025c4:	f7fe feae 	bl	8001324 <HAL_GetTick>
 80025c8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80025ca:	88fb      	ldrh	r3, [r7, #6]
 80025cc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d002      	beq.n	80025e0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80025da:	2302      	movs	r3, #2
 80025dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80025de:	e116      	b.n	800280e <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d002      	beq.n	80025ec <HAL_SPI_Transmit+0x52>
 80025e6:	88fb      	ldrh	r3, [r7, #6]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d102      	bne.n	80025f2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	77fb      	strb	r3, [r7, #31]
    goto error;
 80025f0:	e10d      	b.n	800280e <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2203      	movs	r2, #3
 80025f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2200      	movs	r2, #0
 80025fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	68ba      	ldr	r2, [r7, #8]
 8002604:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	88fa      	ldrh	r2, [r7, #6]
 800260a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	88fa      	ldrh	r2, [r7, #6]
 8002610:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2200      	movs	r2, #0
 800261c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2200      	movs	r2, #0
 8002622:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2200      	movs	r2, #0
 8002628:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2200      	movs	r2, #0
 800262e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002638:	d10f      	bne.n	800265a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002648:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002658:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002664:	2b40      	cmp	r3, #64	@ 0x40
 8002666:	d007      	beq.n	8002678 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002676:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002680:	d14f      	bne.n	8002722 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d002      	beq.n	8002690 <HAL_SPI_Transmit+0xf6>
 800268a:	8afb      	ldrh	r3, [r7, #22]
 800268c:	2b01      	cmp	r3, #1
 800268e:	d142      	bne.n	8002716 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002694:	881a      	ldrh	r2, [r3, #0]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a0:	1c9a      	adds	r2, r3, #2
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	3b01      	subs	r3, #1
 80026ae:	b29a      	uxth	r2, r3
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80026b4:	e02f      	b.n	8002716 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	f003 0302 	and.w	r3, r3, #2
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d112      	bne.n	80026ea <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c8:	881a      	ldrh	r2, [r3, #0]
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d4:	1c9a      	adds	r2, r3, #2
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80026de:	b29b      	uxth	r3, r3
 80026e0:	3b01      	subs	r3, #1
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80026e8:	e015      	b.n	8002716 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80026ea:	f7fe fe1b 	bl	8001324 <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	683a      	ldr	r2, [r7, #0]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d803      	bhi.n	8002702 <HAL_SPI_Transmit+0x168>
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002700:	d102      	bne.n	8002708 <HAL_SPI_Transmit+0x16e>
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d106      	bne.n	8002716 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002714:	e07b      	b.n	800280e <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800271a:	b29b      	uxth	r3, r3
 800271c:	2b00      	cmp	r3, #0
 800271e:	d1ca      	bne.n	80026b6 <HAL_SPI_Transmit+0x11c>
 8002720:	e050      	b.n	80027c4 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d002      	beq.n	8002730 <HAL_SPI_Transmit+0x196>
 800272a:	8afb      	ldrh	r3, [r7, #22]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d144      	bne.n	80027ba <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	330c      	adds	r3, #12
 800273a:	7812      	ldrb	r2, [r2, #0]
 800273c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002742:	1c5a      	adds	r2, r3, #1
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800274c:	b29b      	uxth	r3, r3
 800274e:	3b01      	subs	r3, #1
 8002750:	b29a      	uxth	r2, r3
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002756:	e030      	b.n	80027ba <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b02      	cmp	r3, #2
 8002764:	d113      	bne.n	800278e <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	330c      	adds	r3, #12
 8002770:	7812      	ldrb	r2, [r2, #0]
 8002772:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002778:	1c5a      	adds	r2, r3, #1
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002782:	b29b      	uxth	r3, r3
 8002784:	3b01      	subs	r3, #1
 8002786:	b29a      	uxth	r2, r3
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800278c:	e015      	b.n	80027ba <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800278e:	f7fe fdc9 	bl	8001324 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	683a      	ldr	r2, [r7, #0]
 800279a:	429a      	cmp	r2, r3
 800279c:	d803      	bhi.n	80027a6 <HAL_SPI_Transmit+0x20c>
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a4:	d102      	bne.n	80027ac <HAL_SPI_Transmit+0x212>
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d106      	bne.n	80027ba <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2201      	movs	r2, #1
 80027b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80027b8:	e029      	b.n	800280e <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027be:	b29b      	uxth	r3, r3
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1c9      	bne.n	8002758 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80027c4:	69ba      	ldr	r2, [r7, #24]
 80027c6:	6839      	ldr	r1, [r7, #0]
 80027c8:	68f8      	ldr	r0, [r7, #12]
 80027ca:	f000 fbdf 	bl	8002f8c <SPI_EndRxTxTransaction>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d002      	beq.n	80027da <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2220      	movs	r2, #32
 80027d8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d10a      	bne.n	80027f8 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80027e2:	2300      	movs	r3, #0
 80027e4:	613b      	str	r3, [r7, #16]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	613b      	str	r3, [r7, #16]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	613b      	str	r3, [r7, #16]
 80027f6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d002      	beq.n	8002806 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	77fb      	strb	r3, [r7, #31]
 8002804:	e003      	b.n	800280e <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2201      	movs	r2, #1
 800280a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2200      	movs	r2, #0
 8002812:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8002816:	7ffb      	ldrb	r3, [r7, #31]
}
 8002818:	4618      	mov	r0, r3
 800281a:	3720      	adds	r7, #32
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b088      	sub	sp, #32
 8002824:	af02      	add	r7, sp, #8
 8002826:	60f8      	str	r0, [r7, #12]
 8002828:	60b9      	str	r1, [r7, #8]
 800282a:	603b      	str	r3, [r7, #0]
 800282c:	4613      	mov	r3, r2
 800282e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002830:	2300      	movs	r3, #0
 8002832:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800283a:	b2db      	uxtb	r3, r3
 800283c:	2b01      	cmp	r3, #1
 800283e:	d002      	beq.n	8002846 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8002840:	2302      	movs	r3, #2
 8002842:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002844:	e0fb      	b.n	8002a3e <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800284e:	d112      	bne.n	8002876 <HAL_SPI_Receive+0x56>
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d10e      	bne.n	8002876 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2204      	movs	r2, #4
 800285c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002860:	88fa      	ldrh	r2, [r7, #6]
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	9300      	str	r3, [sp, #0]
 8002866:	4613      	mov	r3, r2
 8002868:	68ba      	ldr	r2, [r7, #8]
 800286a:	68b9      	ldr	r1, [r7, #8]
 800286c:	68f8      	ldr	r0, [r7, #12]
 800286e:	f000 f8ef 	bl	8002a50 <HAL_SPI_TransmitReceive>
 8002872:	4603      	mov	r3, r0
 8002874:	e0e8      	b.n	8002a48 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800287c:	2b01      	cmp	r3, #1
 800287e:	d101      	bne.n	8002884 <HAL_SPI_Receive+0x64>
 8002880:	2302      	movs	r3, #2
 8002882:	e0e1      	b.n	8002a48 <HAL_SPI_Receive+0x228>
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2201      	movs	r2, #1
 8002888:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800288c:	f7fe fd4a 	bl	8001324 <HAL_GetTick>
 8002890:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d002      	beq.n	800289e <HAL_SPI_Receive+0x7e>
 8002898:	88fb      	ldrh	r3, [r7, #6]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d102      	bne.n	80028a4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80028a2:	e0cc      	b.n	8002a3e <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2204      	movs	r2, #4
 80028a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2200      	movs	r2, #0
 80028b0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	68ba      	ldr	r2, [r7, #8]
 80028b6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	88fa      	ldrh	r2, [r7, #6]
 80028bc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	88fa      	ldrh	r2, [r7, #6]
 80028c2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2200      	movs	r2, #0
 80028c8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2200      	movs	r2, #0
 80028ce:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2200      	movs	r2, #0
 80028d4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2200      	movs	r2, #0
 80028da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2200      	movs	r2, #0
 80028e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028ea:	d10f      	bne.n	800290c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028fa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800290a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002916:	2b40      	cmp	r3, #64	@ 0x40
 8002918:	d007      	beq.n	800292a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002928:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d16a      	bne.n	8002a08 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002932:	e032      	b.n	800299a <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	2b01      	cmp	r3, #1
 8002940:	d115      	bne.n	800296e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f103 020c 	add.w	r2, r3, #12
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800294e:	7812      	ldrb	r2, [r2, #0]
 8002950:	b2d2      	uxtb	r2, r2
 8002952:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002958:	1c5a      	adds	r2, r3, #1
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002962:	b29b      	uxth	r3, r3
 8002964:	3b01      	subs	r3, #1
 8002966:	b29a      	uxth	r2, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800296c:	e015      	b.n	800299a <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800296e:	f7fe fcd9 	bl	8001324 <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	683a      	ldr	r2, [r7, #0]
 800297a:	429a      	cmp	r2, r3
 800297c:	d803      	bhi.n	8002986 <HAL_SPI_Receive+0x166>
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002984:	d102      	bne.n	800298c <HAL_SPI_Receive+0x16c>
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d106      	bne.n	800299a <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002998:	e051      	b.n	8002a3e <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800299e:	b29b      	uxth	r3, r3
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1c7      	bne.n	8002934 <HAL_SPI_Receive+0x114>
 80029a4:	e035      	b.n	8002a12 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f003 0301 	and.w	r3, r3, #1
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d113      	bne.n	80029dc <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	68da      	ldr	r2, [r3, #12]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029be:	b292      	uxth	r2, r2
 80029c0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029c6:	1c9a      	adds	r2, r3, #2
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029d0:	b29b      	uxth	r3, r3
 80029d2:	3b01      	subs	r3, #1
 80029d4:	b29a      	uxth	r2, r3
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80029da:	e015      	b.n	8002a08 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80029dc:	f7fe fca2 	bl	8001324 <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	683a      	ldr	r2, [r7, #0]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d803      	bhi.n	80029f4 <HAL_SPI_Receive+0x1d4>
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f2:	d102      	bne.n	80029fa <HAL_SPI_Receive+0x1da>
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d106      	bne.n	8002a08 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2201      	movs	r2, #1
 8002a02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002a06:	e01a      	b.n	8002a3e <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a0c:	b29b      	uxth	r3, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d1c9      	bne.n	80029a6 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	6839      	ldr	r1, [r7, #0]
 8002a16:	68f8      	ldr	r0, [r7, #12]
 8002a18:	f000 fa52 	bl	8002ec0 <SPI_EndRxTransaction>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d002      	beq.n	8002a28 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2220      	movs	r2, #32
 8002a26:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d002      	beq.n	8002a36 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	75fb      	strb	r3, [r7, #23]
 8002a34:	e003      	b.n	8002a3e <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8002a46:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3718      	adds	r7, #24
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b08c      	sub	sp, #48	@ 0x30
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	60b9      	str	r1, [r7, #8]
 8002a5a:	607a      	str	r2, [r7, #4]
 8002a5c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002a62:	2300      	movs	r3, #0
 8002a64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d101      	bne.n	8002a76 <HAL_SPI_TransmitReceive+0x26>
 8002a72:	2302      	movs	r3, #2
 8002a74:	e198      	b.n	8002da8 <HAL_SPI_TransmitReceive+0x358>
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2201      	movs	r2, #1
 8002a7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a7e:	f7fe fc51 	bl	8001324 <HAL_GetTick>
 8002a82:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002a8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002a94:	887b      	ldrh	r3, [r7, #2]
 8002a96:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002a98:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d00f      	beq.n	8002ac0 <HAL_SPI_TransmitReceive+0x70>
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002aa6:	d107      	bne.n	8002ab8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d103      	bne.n	8002ab8 <HAL_SPI_TransmitReceive+0x68>
 8002ab0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002ab4:	2b04      	cmp	r3, #4
 8002ab6:	d003      	beq.n	8002ac0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002ab8:	2302      	movs	r3, #2
 8002aba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8002abe:	e16d      	b.n	8002d9c <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d005      	beq.n	8002ad2 <HAL_SPI_TransmitReceive+0x82>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d002      	beq.n	8002ad2 <HAL_SPI_TransmitReceive+0x82>
 8002acc:	887b      	ldrh	r3, [r7, #2]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d103      	bne.n	8002ada <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8002ad8:	e160      	b.n	8002d9c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b04      	cmp	r3, #4
 8002ae4:	d003      	beq.n	8002aee <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2205      	movs	r2, #5
 8002aea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2200      	movs	r2, #0
 8002af2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	887a      	ldrh	r2, [r7, #2]
 8002afe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	887a      	ldrh	r2, [r7, #2]
 8002b04:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	68ba      	ldr	r2, [r7, #8]
 8002b0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	887a      	ldrh	r2, [r7, #2]
 8002b10:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	887a      	ldrh	r2, [r7, #2]
 8002b16:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2200      	movs	r2, #0
 8002b22:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b2e:	2b40      	cmp	r3, #64	@ 0x40
 8002b30:	d007      	beq.n	8002b42 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b40:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b4a:	d17c      	bne.n	8002c46 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d002      	beq.n	8002b5a <HAL_SPI_TransmitReceive+0x10a>
 8002b54:	8b7b      	ldrh	r3, [r7, #26]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d16a      	bne.n	8002c30 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b5e:	881a      	ldrh	r2, [r3, #0]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b6a:	1c9a      	adds	r2, r3, #2
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	3b01      	subs	r3, #1
 8002b78:	b29a      	uxth	r2, r3
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b7e:	e057      	b.n	8002c30 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d11b      	bne.n	8002bc6 <HAL_SPI_TransmitReceive+0x176>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d016      	beq.n	8002bc6 <HAL_SPI_TransmitReceive+0x176>
 8002b98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d113      	bne.n	8002bc6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba2:	881a      	ldrh	r2, [r3, #0]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bae:	1c9a      	adds	r2, r3, #2
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	3b01      	subs	r3, #1
 8002bbc:	b29a      	uxth	r2, r3
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	f003 0301 	and.w	r3, r3, #1
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d119      	bne.n	8002c08 <HAL_SPI_TransmitReceive+0x1b8>
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d014      	beq.n	8002c08 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	68da      	ldr	r2, [r3, #12]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002be8:	b292      	uxth	r2, r2
 8002bea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bf0:	1c9a      	adds	r2, r3, #2
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002bfa:	b29b      	uxth	r3, r3
 8002bfc:	3b01      	subs	r3, #1
 8002bfe:	b29a      	uxth	r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002c04:	2301      	movs	r3, #1
 8002c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002c08:	f7fe fb8c 	bl	8001324 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d80b      	bhi.n	8002c30 <HAL_SPI_TransmitReceive+0x1e0>
 8002c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c1e:	d007      	beq.n	8002c30 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8002c2e:	e0b5      	b.n	8002d9c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1a2      	bne.n	8002b80 <HAL_SPI_TransmitReceive+0x130>
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d19d      	bne.n	8002b80 <HAL_SPI_TransmitReceive+0x130>
 8002c44:	e080      	b.n	8002d48 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d002      	beq.n	8002c54 <HAL_SPI_TransmitReceive+0x204>
 8002c4e:	8b7b      	ldrh	r3, [r7, #26]
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d16f      	bne.n	8002d34 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	330c      	adds	r3, #12
 8002c5e:	7812      	ldrb	r2, [r2, #0]
 8002c60:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c66:	1c5a      	adds	r2, r3, #1
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	3b01      	subs	r3, #1
 8002c74:	b29a      	uxth	r2, r3
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c7a:	e05b      	b.n	8002d34 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d11c      	bne.n	8002cc4 <HAL_SPI_TransmitReceive+0x274>
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d017      	beq.n	8002cc4 <HAL_SPI_TransmitReceive+0x274>
 8002c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d114      	bne.n	8002cc4 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	330c      	adds	r3, #12
 8002ca4:	7812      	ldrb	r2, [r2, #0]
 8002ca6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cac:	1c5a      	adds	r2, r3, #1
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	3b01      	subs	r3, #1
 8002cba:	b29a      	uxth	r2, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d119      	bne.n	8002d06 <HAL_SPI_TransmitReceive+0x2b6>
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d014      	beq.n	8002d06 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	68da      	ldr	r2, [r3, #12]
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ce6:	b2d2      	uxtb	r2, r2
 8002ce8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cee:	1c5a      	adds	r2, r3, #1
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	b29a      	uxth	r2, r3
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002d02:	2301      	movs	r3, #1
 8002d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002d06:	f7fe fb0d 	bl	8001324 <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d803      	bhi.n	8002d1e <HAL_SPI_TransmitReceive+0x2ce>
 8002d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d1c:	d102      	bne.n	8002d24 <HAL_SPI_TransmitReceive+0x2d4>
 8002d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d107      	bne.n	8002d34 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8002d32:	e033      	b.n	8002d9c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d19e      	bne.n	8002c7c <HAL_SPI_TransmitReceive+0x22c>
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d199      	bne.n	8002c7c <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d4a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002d4c:	68f8      	ldr	r0, [r7, #12]
 8002d4e:	f000 f91d 	bl	8002f8c <SPI_EndRxTxTransaction>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d006      	beq.n	8002d66 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2220      	movs	r2, #32
 8002d62:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8002d64:	e01a      	b.n	8002d9c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d10a      	bne.n	8002d84 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d6e:	2300      	movs	r3, #0
 8002d70:	617b      	str	r3, [r7, #20]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	617b      	str	r3, [r7, #20]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	617b      	str	r3, [r7, #20]
 8002d82:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d003      	beq.n	8002d94 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d92:	e003      	b.n	8002d9c <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8002da4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3730      	adds	r7, #48	@ 0x30
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b088      	sub	sp, #32
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	603b      	str	r3, [r7, #0]
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002dc0:	f7fe fab0 	bl	8001324 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dc8:	1a9b      	subs	r3, r3, r2
 8002dca:	683a      	ldr	r2, [r7, #0]
 8002dcc:	4413      	add	r3, r2
 8002dce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002dd0:	f7fe faa8 	bl	8001324 <HAL_GetTick>
 8002dd4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002dd6:	4b39      	ldr	r3, [pc, #228]	@ (8002ebc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	015b      	lsls	r3, r3, #5
 8002ddc:	0d1b      	lsrs	r3, r3, #20
 8002dde:	69fa      	ldr	r2, [r7, #28]
 8002de0:	fb02 f303 	mul.w	r3, r2, r3
 8002de4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002de6:	e054      	b.n	8002e92 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dee:	d050      	beq.n	8002e92 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002df0:	f7fe fa98 	bl	8001324 <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	69fa      	ldr	r2, [r7, #28]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d902      	bls.n	8002e06 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d13d      	bne.n	8002e82 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	685a      	ldr	r2, [r3, #4]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002e14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e1e:	d111      	bne.n	8002e44 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e28:	d004      	beq.n	8002e34 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e32:	d107      	bne.n	8002e44 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e4c:	d10f      	bne.n	8002e6e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e5c:	601a      	str	r2, [r3, #0]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e017      	b.n	8002eb2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	3b01      	subs	r3, #1
 8002e90:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	689a      	ldr	r2, [r3, #8]
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	68ba      	ldr	r2, [r7, #8]
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	bf0c      	ite	eq
 8002ea2:	2301      	moveq	r3, #1
 8002ea4:	2300      	movne	r3, #0
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	79fb      	ldrb	r3, [r7, #7]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d19b      	bne.n	8002de8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3720      	adds	r7, #32
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	20000008 	.word	0x20000008

08002ec0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af02      	add	r7, sp, #8
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	60b9      	str	r1, [r7, #8]
 8002eca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ed4:	d111      	bne.n	8002efa <SPI_EndRxTransaction+0x3a>
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ede:	d004      	beq.n	8002eea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ee8:	d107      	bne.n	8002efa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ef8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f02:	d12a      	bne.n	8002f5a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f0c:	d012      	beq.n	8002f34 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	9300      	str	r3, [sp, #0]
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	2200      	movs	r2, #0
 8002f16:	2180      	movs	r1, #128	@ 0x80
 8002f18:	68f8      	ldr	r0, [r7, #12]
 8002f1a:	f7ff ff49 	bl	8002db0 <SPI_WaitFlagStateUntilTimeout>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d02d      	beq.n	8002f80 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f28:	f043 0220 	orr.w	r2, r3, #32
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002f30:	2303      	movs	r3, #3
 8002f32:	e026      	b.n	8002f82 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	9300      	str	r3, [sp, #0]
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	2101      	movs	r1, #1
 8002f3e:	68f8      	ldr	r0, [r7, #12]
 8002f40:	f7ff ff36 	bl	8002db0 <SPI_WaitFlagStateUntilTimeout>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d01a      	beq.n	8002f80 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f4e:	f043 0220 	orr.w	r2, r3, #32
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e013      	b.n	8002f82 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	9300      	str	r3, [sp, #0]
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	2200      	movs	r2, #0
 8002f62:	2101      	movs	r1, #1
 8002f64:	68f8      	ldr	r0, [r7, #12]
 8002f66:	f7ff ff23 	bl	8002db0 <SPI_WaitFlagStateUntilTimeout>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d007      	beq.n	8002f80 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f74:	f043 0220 	orr.w	r2, r3, #32
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	e000      	b.n	8002f82 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3710      	adds	r7, #16
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
	...

08002f8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b088      	sub	sp, #32
 8002f90:	af02      	add	r7, sp, #8
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	9300      	str	r3, [sp, #0]
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	2102      	movs	r1, #2
 8002fa2:	68f8      	ldr	r0, [r7, #12]
 8002fa4:	f7ff ff04 	bl	8002db0 <SPI_WaitFlagStateUntilTimeout>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d007      	beq.n	8002fbe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb2:	f043 0220 	orr.w	r2, r3, #32
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e032      	b.n	8003024 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800302c <SPI_EndRxTxTransaction+0xa0>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a1b      	ldr	r2, [pc, #108]	@ (8003030 <SPI_EndRxTxTransaction+0xa4>)
 8002fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc8:	0d5b      	lsrs	r3, r3, #21
 8002fca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002fce:	fb02 f303 	mul.w	r3, r2, r3
 8002fd2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002fdc:	d112      	bne.n	8003004 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	9300      	str	r3, [sp, #0]
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	2180      	movs	r1, #128	@ 0x80
 8002fe8:	68f8      	ldr	r0, [r7, #12]
 8002fea:	f7ff fee1 	bl	8002db0 <SPI_WaitFlagStateUntilTimeout>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d016      	beq.n	8003022 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ff8:	f043 0220 	orr.w	r2, r3, #32
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e00f      	b.n	8003024 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d00a      	beq.n	8003020 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	3b01      	subs	r3, #1
 800300e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800301a:	2b80      	cmp	r3, #128	@ 0x80
 800301c:	d0f2      	beq.n	8003004 <SPI_EndRxTxTransaction+0x78>
 800301e:	e000      	b.n	8003022 <SPI_EndRxTxTransaction+0x96>
        break;
 8003020:	bf00      	nop
  }

  return HAL_OK;
 8003022:	2300      	movs	r3, #0
}
 8003024:	4618      	mov	r0, r3
 8003026:	3718      	adds	r7, #24
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	20000008 	.word	0x20000008
 8003030:	165e9f81 	.word	0x165e9f81

08003034 <std>:
 8003034:	2300      	movs	r3, #0
 8003036:	b510      	push	{r4, lr}
 8003038:	4604      	mov	r4, r0
 800303a:	e9c0 3300 	strd	r3, r3, [r0]
 800303e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003042:	6083      	str	r3, [r0, #8]
 8003044:	8181      	strh	r1, [r0, #12]
 8003046:	6643      	str	r3, [r0, #100]	@ 0x64
 8003048:	81c2      	strh	r2, [r0, #14]
 800304a:	6183      	str	r3, [r0, #24]
 800304c:	4619      	mov	r1, r3
 800304e:	2208      	movs	r2, #8
 8003050:	305c      	adds	r0, #92	@ 0x5c
 8003052:	f000 fa11 	bl	8003478 <memset>
 8003056:	4b0d      	ldr	r3, [pc, #52]	@ (800308c <std+0x58>)
 8003058:	6263      	str	r3, [r4, #36]	@ 0x24
 800305a:	4b0d      	ldr	r3, [pc, #52]	@ (8003090 <std+0x5c>)
 800305c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800305e:	4b0d      	ldr	r3, [pc, #52]	@ (8003094 <std+0x60>)
 8003060:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003062:	4b0d      	ldr	r3, [pc, #52]	@ (8003098 <std+0x64>)
 8003064:	6323      	str	r3, [r4, #48]	@ 0x30
 8003066:	4b0d      	ldr	r3, [pc, #52]	@ (800309c <std+0x68>)
 8003068:	6224      	str	r4, [r4, #32]
 800306a:	429c      	cmp	r4, r3
 800306c:	d006      	beq.n	800307c <std+0x48>
 800306e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003072:	4294      	cmp	r4, r2
 8003074:	d002      	beq.n	800307c <std+0x48>
 8003076:	33d0      	adds	r3, #208	@ 0xd0
 8003078:	429c      	cmp	r4, r3
 800307a:	d105      	bne.n	8003088 <std+0x54>
 800307c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003084:	f000 ba70 	b.w	8003568 <__retarget_lock_init_recursive>
 8003088:	bd10      	pop	{r4, pc}
 800308a:	bf00      	nop
 800308c:	080032a9 	.word	0x080032a9
 8003090:	080032cb 	.word	0x080032cb
 8003094:	08003303 	.word	0x08003303
 8003098:	08003327 	.word	0x08003327
 800309c:	20000304 	.word	0x20000304

080030a0 <stdio_exit_handler>:
 80030a0:	4a02      	ldr	r2, [pc, #8]	@ (80030ac <stdio_exit_handler+0xc>)
 80030a2:	4903      	ldr	r1, [pc, #12]	@ (80030b0 <stdio_exit_handler+0x10>)
 80030a4:	4803      	ldr	r0, [pc, #12]	@ (80030b4 <stdio_exit_handler+0x14>)
 80030a6:	f000 b869 	b.w	800317c <_fwalk_sglue>
 80030aa:	bf00      	nop
 80030ac:	20000014 	.word	0x20000014
 80030b0:	08003e09 	.word	0x08003e09
 80030b4:	20000024 	.word	0x20000024

080030b8 <cleanup_stdio>:
 80030b8:	6841      	ldr	r1, [r0, #4]
 80030ba:	4b0c      	ldr	r3, [pc, #48]	@ (80030ec <cleanup_stdio+0x34>)
 80030bc:	4299      	cmp	r1, r3
 80030be:	b510      	push	{r4, lr}
 80030c0:	4604      	mov	r4, r0
 80030c2:	d001      	beq.n	80030c8 <cleanup_stdio+0x10>
 80030c4:	f000 fea0 	bl	8003e08 <_fflush_r>
 80030c8:	68a1      	ldr	r1, [r4, #8]
 80030ca:	4b09      	ldr	r3, [pc, #36]	@ (80030f0 <cleanup_stdio+0x38>)
 80030cc:	4299      	cmp	r1, r3
 80030ce:	d002      	beq.n	80030d6 <cleanup_stdio+0x1e>
 80030d0:	4620      	mov	r0, r4
 80030d2:	f000 fe99 	bl	8003e08 <_fflush_r>
 80030d6:	68e1      	ldr	r1, [r4, #12]
 80030d8:	4b06      	ldr	r3, [pc, #24]	@ (80030f4 <cleanup_stdio+0x3c>)
 80030da:	4299      	cmp	r1, r3
 80030dc:	d004      	beq.n	80030e8 <cleanup_stdio+0x30>
 80030de:	4620      	mov	r0, r4
 80030e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030e4:	f000 be90 	b.w	8003e08 <_fflush_r>
 80030e8:	bd10      	pop	{r4, pc}
 80030ea:	bf00      	nop
 80030ec:	20000304 	.word	0x20000304
 80030f0:	2000036c 	.word	0x2000036c
 80030f4:	200003d4 	.word	0x200003d4

080030f8 <global_stdio_init.part.0>:
 80030f8:	b510      	push	{r4, lr}
 80030fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003128 <global_stdio_init.part.0+0x30>)
 80030fc:	4c0b      	ldr	r4, [pc, #44]	@ (800312c <global_stdio_init.part.0+0x34>)
 80030fe:	4a0c      	ldr	r2, [pc, #48]	@ (8003130 <global_stdio_init.part.0+0x38>)
 8003100:	601a      	str	r2, [r3, #0]
 8003102:	4620      	mov	r0, r4
 8003104:	2200      	movs	r2, #0
 8003106:	2104      	movs	r1, #4
 8003108:	f7ff ff94 	bl	8003034 <std>
 800310c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003110:	2201      	movs	r2, #1
 8003112:	2109      	movs	r1, #9
 8003114:	f7ff ff8e 	bl	8003034 <std>
 8003118:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800311c:	2202      	movs	r2, #2
 800311e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003122:	2112      	movs	r1, #18
 8003124:	f7ff bf86 	b.w	8003034 <std>
 8003128:	2000043c 	.word	0x2000043c
 800312c:	20000304 	.word	0x20000304
 8003130:	080030a1 	.word	0x080030a1

08003134 <__sfp_lock_acquire>:
 8003134:	4801      	ldr	r0, [pc, #4]	@ (800313c <__sfp_lock_acquire+0x8>)
 8003136:	f000 ba18 	b.w	800356a <__retarget_lock_acquire_recursive>
 800313a:	bf00      	nop
 800313c:	20000445 	.word	0x20000445

08003140 <__sfp_lock_release>:
 8003140:	4801      	ldr	r0, [pc, #4]	@ (8003148 <__sfp_lock_release+0x8>)
 8003142:	f000 ba13 	b.w	800356c <__retarget_lock_release_recursive>
 8003146:	bf00      	nop
 8003148:	20000445 	.word	0x20000445

0800314c <__sinit>:
 800314c:	b510      	push	{r4, lr}
 800314e:	4604      	mov	r4, r0
 8003150:	f7ff fff0 	bl	8003134 <__sfp_lock_acquire>
 8003154:	6a23      	ldr	r3, [r4, #32]
 8003156:	b11b      	cbz	r3, 8003160 <__sinit+0x14>
 8003158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800315c:	f7ff bff0 	b.w	8003140 <__sfp_lock_release>
 8003160:	4b04      	ldr	r3, [pc, #16]	@ (8003174 <__sinit+0x28>)
 8003162:	6223      	str	r3, [r4, #32]
 8003164:	4b04      	ldr	r3, [pc, #16]	@ (8003178 <__sinit+0x2c>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1f5      	bne.n	8003158 <__sinit+0xc>
 800316c:	f7ff ffc4 	bl	80030f8 <global_stdio_init.part.0>
 8003170:	e7f2      	b.n	8003158 <__sinit+0xc>
 8003172:	bf00      	nop
 8003174:	080030b9 	.word	0x080030b9
 8003178:	2000043c 	.word	0x2000043c

0800317c <_fwalk_sglue>:
 800317c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003180:	4607      	mov	r7, r0
 8003182:	4688      	mov	r8, r1
 8003184:	4614      	mov	r4, r2
 8003186:	2600      	movs	r6, #0
 8003188:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800318c:	f1b9 0901 	subs.w	r9, r9, #1
 8003190:	d505      	bpl.n	800319e <_fwalk_sglue+0x22>
 8003192:	6824      	ldr	r4, [r4, #0]
 8003194:	2c00      	cmp	r4, #0
 8003196:	d1f7      	bne.n	8003188 <_fwalk_sglue+0xc>
 8003198:	4630      	mov	r0, r6
 800319a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800319e:	89ab      	ldrh	r3, [r5, #12]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d907      	bls.n	80031b4 <_fwalk_sglue+0x38>
 80031a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80031a8:	3301      	adds	r3, #1
 80031aa:	d003      	beq.n	80031b4 <_fwalk_sglue+0x38>
 80031ac:	4629      	mov	r1, r5
 80031ae:	4638      	mov	r0, r7
 80031b0:	47c0      	blx	r8
 80031b2:	4306      	orrs	r6, r0
 80031b4:	3568      	adds	r5, #104	@ 0x68
 80031b6:	e7e9      	b.n	800318c <_fwalk_sglue+0x10>

080031b8 <iprintf>:
 80031b8:	b40f      	push	{r0, r1, r2, r3}
 80031ba:	b507      	push	{r0, r1, r2, lr}
 80031bc:	4906      	ldr	r1, [pc, #24]	@ (80031d8 <iprintf+0x20>)
 80031be:	ab04      	add	r3, sp, #16
 80031c0:	6808      	ldr	r0, [r1, #0]
 80031c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80031c6:	6881      	ldr	r1, [r0, #8]
 80031c8:	9301      	str	r3, [sp, #4]
 80031ca:	f000 faf3 	bl	80037b4 <_vfiprintf_r>
 80031ce:	b003      	add	sp, #12
 80031d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80031d4:	b004      	add	sp, #16
 80031d6:	4770      	bx	lr
 80031d8:	20000020 	.word	0x20000020

080031dc <putchar>:
 80031dc:	4b02      	ldr	r3, [pc, #8]	@ (80031e8 <putchar+0xc>)
 80031de:	4601      	mov	r1, r0
 80031e0:	6818      	ldr	r0, [r3, #0]
 80031e2:	6882      	ldr	r2, [r0, #8]
 80031e4:	f000 be9a 	b.w	8003f1c <_putc_r>
 80031e8:	20000020 	.word	0x20000020

080031ec <_puts_r>:
 80031ec:	6a03      	ldr	r3, [r0, #32]
 80031ee:	b570      	push	{r4, r5, r6, lr}
 80031f0:	6884      	ldr	r4, [r0, #8]
 80031f2:	4605      	mov	r5, r0
 80031f4:	460e      	mov	r6, r1
 80031f6:	b90b      	cbnz	r3, 80031fc <_puts_r+0x10>
 80031f8:	f7ff ffa8 	bl	800314c <__sinit>
 80031fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80031fe:	07db      	lsls	r3, r3, #31
 8003200:	d405      	bmi.n	800320e <_puts_r+0x22>
 8003202:	89a3      	ldrh	r3, [r4, #12]
 8003204:	0598      	lsls	r0, r3, #22
 8003206:	d402      	bmi.n	800320e <_puts_r+0x22>
 8003208:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800320a:	f000 f9ae 	bl	800356a <__retarget_lock_acquire_recursive>
 800320e:	89a3      	ldrh	r3, [r4, #12]
 8003210:	0719      	lsls	r1, r3, #28
 8003212:	d502      	bpl.n	800321a <_puts_r+0x2e>
 8003214:	6923      	ldr	r3, [r4, #16]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d135      	bne.n	8003286 <_puts_r+0x9a>
 800321a:	4621      	mov	r1, r4
 800321c:	4628      	mov	r0, r5
 800321e:	f000 f8c5 	bl	80033ac <__swsetup_r>
 8003222:	b380      	cbz	r0, 8003286 <_puts_r+0x9a>
 8003224:	f04f 35ff 	mov.w	r5, #4294967295
 8003228:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800322a:	07da      	lsls	r2, r3, #31
 800322c:	d405      	bmi.n	800323a <_puts_r+0x4e>
 800322e:	89a3      	ldrh	r3, [r4, #12]
 8003230:	059b      	lsls	r3, r3, #22
 8003232:	d402      	bmi.n	800323a <_puts_r+0x4e>
 8003234:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003236:	f000 f999 	bl	800356c <__retarget_lock_release_recursive>
 800323a:	4628      	mov	r0, r5
 800323c:	bd70      	pop	{r4, r5, r6, pc}
 800323e:	2b00      	cmp	r3, #0
 8003240:	da04      	bge.n	800324c <_puts_r+0x60>
 8003242:	69a2      	ldr	r2, [r4, #24]
 8003244:	429a      	cmp	r2, r3
 8003246:	dc17      	bgt.n	8003278 <_puts_r+0x8c>
 8003248:	290a      	cmp	r1, #10
 800324a:	d015      	beq.n	8003278 <_puts_r+0x8c>
 800324c:	6823      	ldr	r3, [r4, #0]
 800324e:	1c5a      	adds	r2, r3, #1
 8003250:	6022      	str	r2, [r4, #0]
 8003252:	7019      	strb	r1, [r3, #0]
 8003254:	68a3      	ldr	r3, [r4, #8]
 8003256:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800325a:	3b01      	subs	r3, #1
 800325c:	60a3      	str	r3, [r4, #8]
 800325e:	2900      	cmp	r1, #0
 8003260:	d1ed      	bne.n	800323e <_puts_r+0x52>
 8003262:	2b00      	cmp	r3, #0
 8003264:	da11      	bge.n	800328a <_puts_r+0x9e>
 8003266:	4622      	mov	r2, r4
 8003268:	210a      	movs	r1, #10
 800326a:	4628      	mov	r0, r5
 800326c:	f000 f85f 	bl	800332e <__swbuf_r>
 8003270:	3001      	adds	r0, #1
 8003272:	d0d7      	beq.n	8003224 <_puts_r+0x38>
 8003274:	250a      	movs	r5, #10
 8003276:	e7d7      	b.n	8003228 <_puts_r+0x3c>
 8003278:	4622      	mov	r2, r4
 800327a:	4628      	mov	r0, r5
 800327c:	f000 f857 	bl	800332e <__swbuf_r>
 8003280:	3001      	adds	r0, #1
 8003282:	d1e7      	bne.n	8003254 <_puts_r+0x68>
 8003284:	e7ce      	b.n	8003224 <_puts_r+0x38>
 8003286:	3e01      	subs	r6, #1
 8003288:	e7e4      	b.n	8003254 <_puts_r+0x68>
 800328a:	6823      	ldr	r3, [r4, #0]
 800328c:	1c5a      	adds	r2, r3, #1
 800328e:	6022      	str	r2, [r4, #0]
 8003290:	220a      	movs	r2, #10
 8003292:	701a      	strb	r2, [r3, #0]
 8003294:	e7ee      	b.n	8003274 <_puts_r+0x88>
	...

08003298 <puts>:
 8003298:	4b02      	ldr	r3, [pc, #8]	@ (80032a4 <puts+0xc>)
 800329a:	4601      	mov	r1, r0
 800329c:	6818      	ldr	r0, [r3, #0]
 800329e:	f7ff bfa5 	b.w	80031ec <_puts_r>
 80032a2:	bf00      	nop
 80032a4:	20000020 	.word	0x20000020

080032a8 <__sread>:
 80032a8:	b510      	push	{r4, lr}
 80032aa:	460c      	mov	r4, r1
 80032ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032b0:	f000 f90c 	bl	80034cc <_read_r>
 80032b4:	2800      	cmp	r0, #0
 80032b6:	bfab      	itete	ge
 80032b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80032ba:	89a3      	ldrhlt	r3, [r4, #12]
 80032bc:	181b      	addge	r3, r3, r0
 80032be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80032c2:	bfac      	ite	ge
 80032c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80032c6:	81a3      	strhlt	r3, [r4, #12]
 80032c8:	bd10      	pop	{r4, pc}

080032ca <__swrite>:
 80032ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032ce:	461f      	mov	r7, r3
 80032d0:	898b      	ldrh	r3, [r1, #12]
 80032d2:	05db      	lsls	r3, r3, #23
 80032d4:	4605      	mov	r5, r0
 80032d6:	460c      	mov	r4, r1
 80032d8:	4616      	mov	r6, r2
 80032da:	d505      	bpl.n	80032e8 <__swrite+0x1e>
 80032dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032e0:	2302      	movs	r3, #2
 80032e2:	2200      	movs	r2, #0
 80032e4:	f000 f8e0 	bl	80034a8 <_lseek_r>
 80032e8:	89a3      	ldrh	r3, [r4, #12]
 80032ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80032ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80032f2:	81a3      	strh	r3, [r4, #12]
 80032f4:	4632      	mov	r2, r6
 80032f6:	463b      	mov	r3, r7
 80032f8:	4628      	mov	r0, r5
 80032fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80032fe:	f000 b8f7 	b.w	80034f0 <_write_r>

08003302 <__sseek>:
 8003302:	b510      	push	{r4, lr}
 8003304:	460c      	mov	r4, r1
 8003306:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800330a:	f000 f8cd 	bl	80034a8 <_lseek_r>
 800330e:	1c43      	adds	r3, r0, #1
 8003310:	89a3      	ldrh	r3, [r4, #12]
 8003312:	bf15      	itete	ne
 8003314:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003316:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800331a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800331e:	81a3      	strheq	r3, [r4, #12]
 8003320:	bf18      	it	ne
 8003322:	81a3      	strhne	r3, [r4, #12]
 8003324:	bd10      	pop	{r4, pc}

08003326 <__sclose>:
 8003326:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800332a:	f000 b8ad 	b.w	8003488 <_close_r>

0800332e <__swbuf_r>:
 800332e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003330:	460e      	mov	r6, r1
 8003332:	4614      	mov	r4, r2
 8003334:	4605      	mov	r5, r0
 8003336:	b118      	cbz	r0, 8003340 <__swbuf_r+0x12>
 8003338:	6a03      	ldr	r3, [r0, #32]
 800333a:	b90b      	cbnz	r3, 8003340 <__swbuf_r+0x12>
 800333c:	f7ff ff06 	bl	800314c <__sinit>
 8003340:	69a3      	ldr	r3, [r4, #24]
 8003342:	60a3      	str	r3, [r4, #8]
 8003344:	89a3      	ldrh	r3, [r4, #12]
 8003346:	071a      	lsls	r2, r3, #28
 8003348:	d501      	bpl.n	800334e <__swbuf_r+0x20>
 800334a:	6923      	ldr	r3, [r4, #16]
 800334c:	b943      	cbnz	r3, 8003360 <__swbuf_r+0x32>
 800334e:	4621      	mov	r1, r4
 8003350:	4628      	mov	r0, r5
 8003352:	f000 f82b 	bl	80033ac <__swsetup_r>
 8003356:	b118      	cbz	r0, 8003360 <__swbuf_r+0x32>
 8003358:	f04f 37ff 	mov.w	r7, #4294967295
 800335c:	4638      	mov	r0, r7
 800335e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003360:	6823      	ldr	r3, [r4, #0]
 8003362:	6922      	ldr	r2, [r4, #16]
 8003364:	1a98      	subs	r0, r3, r2
 8003366:	6963      	ldr	r3, [r4, #20]
 8003368:	b2f6      	uxtb	r6, r6
 800336a:	4283      	cmp	r3, r0
 800336c:	4637      	mov	r7, r6
 800336e:	dc05      	bgt.n	800337c <__swbuf_r+0x4e>
 8003370:	4621      	mov	r1, r4
 8003372:	4628      	mov	r0, r5
 8003374:	f000 fd48 	bl	8003e08 <_fflush_r>
 8003378:	2800      	cmp	r0, #0
 800337a:	d1ed      	bne.n	8003358 <__swbuf_r+0x2a>
 800337c:	68a3      	ldr	r3, [r4, #8]
 800337e:	3b01      	subs	r3, #1
 8003380:	60a3      	str	r3, [r4, #8]
 8003382:	6823      	ldr	r3, [r4, #0]
 8003384:	1c5a      	adds	r2, r3, #1
 8003386:	6022      	str	r2, [r4, #0]
 8003388:	701e      	strb	r6, [r3, #0]
 800338a:	6962      	ldr	r2, [r4, #20]
 800338c:	1c43      	adds	r3, r0, #1
 800338e:	429a      	cmp	r2, r3
 8003390:	d004      	beq.n	800339c <__swbuf_r+0x6e>
 8003392:	89a3      	ldrh	r3, [r4, #12]
 8003394:	07db      	lsls	r3, r3, #31
 8003396:	d5e1      	bpl.n	800335c <__swbuf_r+0x2e>
 8003398:	2e0a      	cmp	r6, #10
 800339a:	d1df      	bne.n	800335c <__swbuf_r+0x2e>
 800339c:	4621      	mov	r1, r4
 800339e:	4628      	mov	r0, r5
 80033a0:	f000 fd32 	bl	8003e08 <_fflush_r>
 80033a4:	2800      	cmp	r0, #0
 80033a6:	d0d9      	beq.n	800335c <__swbuf_r+0x2e>
 80033a8:	e7d6      	b.n	8003358 <__swbuf_r+0x2a>
	...

080033ac <__swsetup_r>:
 80033ac:	b538      	push	{r3, r4, r5, lr}
 80033ae:	4b29      	ldr	r3, [pc, #164]	@ (8003454 <__swsetup_r+0xa8>)
 80033b0:	4605      	mov	r5, r0
 80033b2:	6818      	ldr	r0, [r3, #0]
 80033b4:	460c      	mov	r4, r1
 80033b6:	b118      	cbz	r0, 80033c0 <__swsetup_r+0x14>
 80033b8:	6a03      	ldr	r3, [r0, #32]
 80033ba:	b90b      	cbnz	r3, 80033c0 <__swsetup_r+0x14>
 80033bc:	f7ff fec6 	bl	800314c <__sinit>
 80033c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033c4:	0719      	lsls	r1, r3, #28
 80033c6:	d422      	bmi.n	800340e <__swsetup_r+0x62>
 80033c8:	06da      	lsls	r2, r3, #27
 80033ca:	d407      	bmi.n	80033dc <__swsetup_r+0x30>
 80033cc:	2209      	movs	r2, #9
 80033ce:	602a      	str	r2, [r5, #0]
 80033d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80033d4:	81a3      	strh	r3, [r4, #12]
 80033d6:	f04f 30ff 	mov.w	r0, #4294967295
 80033da:	e033      	b.n	8003444 <__swsetup_r+0x98>
 80033dc:	0758      	lsls	r0, r3, #29
 80033de:	d512      	bpl.n	8003406 <__swsetup_r+0x5a>
 80033e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80033e2:	b141      	cbz	r1, 80033f6 <__swsetup_r+0x4a>
 80033e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80033e8:	4299      	cmp	r1, r3
 80033ea:	d002      	beq.n	80033f2 <__swsetup_r+0x46>
 80033ec:	4628      	mov	r0, r5
 80033ee:	f000 f8bf 	bl	8003570 <_free_r>
 80033f2:	2300      	movs	r3, #0
 80033f4:	6363      	str	r3, [r4, #52]	@ 0x34
 80033f6:	89a3      	ldrh	r3, [r4, #12]
 80033f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80033fc:	81a3      	strh	r3, [r4, #12]
 80033fe:	2300      	movs	r3, #0
 8003400:	6063      	str	r3, [r4, #4]
 8003402:	6923      	ldr	r3, [r4, #16]
 8003404:	6023      	str	r3, [r4, #0]
 8003406:	89a3      	ldrh	r3, [r4, #12]
 8003408:	f043 0308 	orr.w	r3, r3, #8
 800340c:	81a3      	strh	r3, [r4, #12]
 800340e:	6923      	ldr	r3, [r4, #16]
 8003410:	b94b      	cbnz	r3, 8003426 <__swsetup_r+0x7a>
 8003412:	89a3      	ldrh	r3, [r4, #12]
 8003414:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003418:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800341c:	d003      	beq.n	8003426 <__swsetup_r+0x7a>
 800341e:	4621      	mov	r1, r4
 8003420:	4628      	mov	r0, r5
 8003422:	f000 fd3f 	bl	8003ea4 <__smakebuf_r>
 8003426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800342a:	f013 0201 	ands.w	r2, r3, #1
 800342e:	d00a      	beq.n	8003446 <__swsetup_r+0x9a>
 8003430:	2200      	movs	r2, #0
 8003432:	60a2      	str	r2, [r4, #8]
 8003434:	6962      	ldr	r2, [r4, #20]
 8003436:	4252      	negs	r2, r2
 8003438:	61a2      	str	r2, [r4, #24]
 800343a:	6922      	ldr	r2, [r4, #16]
 800343c:	b942      	cbnz	r2, 8003450 <__swsetup_r+0xa4>
 800343e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003442:	d1c5      	bne.n	80033d0 <__swsetup_r+0x24>
 8003444:	bd38      	pop	{r3, r4, r5, pc}
 8003446:	0799      	lsls	r1, r3, #30
 8003448:	bf58      	it	pl
 800344a:	6962      	ldrpl	r2, [r4, #20]
 800344c:	60a2      	str	r2, [r4, #8]
 800344e:	e7f4      	b.n	800343a <__swsetup_r+0x8e>
 8003450:	2000      	movs	r0, #0
 8003452:	e7f7      	b.n	8003444 <__swsetup_r+0x98>
 8003454:	20000020 	.word	0x20000020

08003458 <memcmp>:
 8003458:	b510      	push	{r4, lr}
 800345a:	3901      	subs	r1, #1
 800345c:	4402      	add	r2, r0
 800345e:	4290      	cmp	r0, r2
 8003460:	d101      	bne.n	8003466 <memcmp+0xe>
 8003462:	2000      	movs	r0, #0
 8003464:	e005      	b.n	8003472 <memcmp+0x1a>
 8003466:	7803      	ldrb	r3, [r0, #0]
 8003468:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800346c:	42a3      	cmp	r3, r4
 800346e:	d001      	beq.n	8003474 <memcmp+0x1c>
 8003470:	1b18      	subs	r0, r3, r4
 8003472:	bd10      	pop	{r4, pc}
 8003474:	3001      	adds	r0, #1
 8003476:	e7f2      	b.n	800345e <memcmp+0x6>

08003478 <memset>:
 8003478:	4402      	add	r2, r0
 800347a:	4603      	mov	r3, r0
 800347c:	4293      	cmp	r3, r2
 800347e:	d100      	bne.n	8003482 <memset+0xa>
 8003480:	4770      	bx	lr
 8003482:	f803 1b01 	strb.w	r1, [r3], #1
 8003486:	e7f9      	b.n	800347c <memset+0x4>

08003488 <_close_r>:
 8003488:	b538      	push	{r3, r4, r5, lr}
 800348a:	4d06      	ldr	r5, [pc, #24]	@ (80034a4 <_close_r+0x1c>)
 800348c:	2300      	movs	r3, #0
 800348e:	4604      	mov	r4, r0
 8003490:	4608      	mov	r0, r1
 8003492:	602b      	str	r3, [r5, #0]
 8003494:	f7fd fe04 	bl	80010a0 <_close>
 8003498:	1c43      	adds	r3, r0, #1
 800349a:	d102      	bne.n	80034a2 <_close_r+0x1a>
 800349c:	682b      	ldr	r3, [r5, #0]
 800349e:	b103      	cbz	r3, 80034a2 <_close_r+0x1a>
 80034a0:	6023      	str	r3, [r4, #0]
 80034a2:	bd38      	pop	{r3, r4, r5, pc}
 80034a4:	20000440 	.word	0x20000440

080034a8 <_lseek_r>:
 80034a8:	b538      	push	{r3, r4, r5, lr}
 80034aa:	4d07      	ldr	r5, [pc, #28]	@ (80034c8 <_lseek_r+0x20>)
 80034ac:	4604      	mov	r4, r0
 80034ae:	4608      	mov	r0, r1
 80034b0:	4611      	mov	r1, r2
 80034b2:	2200      	movs	r2, #0
 80034b4:	602a      	str	r2, [r5, #0]
 80034b6:	461a      	mov	r2, r3
 80034b8:	f7fd fe19 	bl	80010ee <_lseek>
 80034bc:	1c43      	adds	r3, r0, #1
 80034be:	d102      	bne.n	80034c6 <_lseek_r+0x1e>
 80034c0:	682b      	ldr	r3, [r5, #0]
 80034c2:	b103      	cbz	r3, 80034c6 <_lseek_r+0x1e>
 80034c4:	6023      	str	r3, [r4, #0]
 80034c6:	bd38      	pop	{r3, r4, r5, pc}
 80034c8:	20000440 	.word	0x20000440

080034cc <_read_r>:
 80034cc:	b538      	push	{r3, r4, r5, lr}
 80034ce:	4d07      	ldr	r5, [pc, #28]	@ (80034ec <_read_r+0x20>)
 80034d0:	4604      	mov	r4, r0
 80034d2:	4608      	mov	r0, r1
 80034d4:	4611      	mov	r1, r2
 80034d6:	2200      	movs	r2, #0
 80034d8:	602a      	str	r2, [r5, #0]
 80034da:	461a      	mov	r2, r3
 80034dc:	f7fd fda7 	bl	800102e <_read>
 80034e0:	1c43      	adds	r3, r0, #1
 80034e2:	d102      	bne.n	80034ea <_read_r+0x1e>
 80034e4:	682b      	ldr	r3, [r5, #0]
 80034e6:	b103      	cbz	r3, 80034ea <_read_r+0x1e>
 80034e8:	6023      	str	r3, [r4, #0]
 80034ea:	bd38      	pop	{r3, r4, r5, pc}
 80034ec:	20000440 	.word	0x20000440

080034f0 <_write_r>:
 80034f0:	b538      	push	{r3, r4, r5, lr}
 80034f2:	4d07      	ldr	r5, [pc, #28]	@ (8003510 <_write_r+0x20>)
 80034f4:	4604      	mov	r4, r0
 80034f6:	4608      	mov	r0, r1
 80034f8:	4611      	mov	r1, r2
 80034fa:	2200      	movs	r2, #0
 80034fc:	602a      	str	r2, [r5, #0]
 80034fe:	461a      	mov	r2, r3
 8003500:	f7fd fdb2 	bl	8001068 <_write>
 8003504:	1c43      	adds	r3, r0, #1
 8003506:	d102      	bne.n	800350e <_write_r+0x1e>
 8003508:	682b      	ldr	r3, [r5, #0]
 800350a:	b103      	cbz	r3, 800350e <_write_r+0x1e>
 800350c:	6023      	str	r3, [r4, #0]
 800350e:	bd38      	pop	{r3, r4, r5, pc}
 8003510:	20000440 	.word	0x20000440

08003514 <__errno>:
 8003514:	4b01      	ldr	r3, [pc, #4]	@ (800351c <__errno+0x8>)
 8003516:	6818      	ldr	r0, [r3, #0]
 8003518:	4770      	bx	lr
 800351a:	bf00      	nop
 800351c:	20000020 	.word	0x20000020

08003520 <__libc_init_array>:
 8003520:	b570      	push	{r4, r5, r6, lr}
 8003522:	4d0d      	ldr	r5, [pc, #52]	@ (8003558 <__libc_init_array+0x38>)
 8003524:	4c0d      	ldr	r4, [pc, #52]	@ (800355c <__libc_init_array+0x3c>)
 8003526:	1b64      	subs	r4, r4, r5
 8003528:	10a4      	asrs	r4, r4, #2
 800352a:	2600      	movs	r6, #0
 800352c:	42a6      	cmp	r6, r4
 800352e:	d109      	bne.n	8003544 <__libc_init_array+0x24>
 8003530:	4d0b      	ldr	r5, [pc, #44]	@ (8003560 <__libc_init_array+0x40>)
 8003532:	4c0c      	ldr	r4, [pc, #48]	@ (8003564 <__libc_init_array+0x44>)
 8003534:	f000 fd58 	bl	8003fe8 <_init>
 8003538:	1b64      	subs	r4, r4, r5
 800353a:	10a4      	asrs	r4, r4, #2
 800353c:	2600      	movs	r6, #0
 800353e:	42a6      	cmp	r6, r4
 8003540:	d105      	bne.n	800354e <__libc_init_array+0x2e>
 8003542:	bd70      	pop	{r4, r5, r6, pc}
 8003544:	f855 3b04 	ldr.w	r3, [r5], #4
 8003548:	4798      	blx	r3
 800354a:	3601      	adds	r6, #1
 800354c:	e7ee      	b.n	800352c <__libc_init_array+0xc>
 800354e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003552:	4798      	blx	r3
 8003554:	3601      	adds	r6, #1
 8003556:	e7f2      	b.n	800353e <__libc_init_array+0x1e>
 8003558:	08006310 	.word	0x08006310
 800355c:	08006310 	.word	0x08006310
 8003560:	08006310 	.word	0x08006310
 8003564:	08006314 	.word	0x08006314

08003568 <__retarget_lock_init_recursive>:
 8003568:	4770      	bx	lr

0800356a <__retarget_lock_acquire_recursive>:
 800356a:	4770      	bx	lr

0800356c <__retarget_lock_release_recursive>:
 800356c:	4770      	bx	lr
	...

08003570 <_free_r>:
 8003570:	b538      	push	{r3, r4, r5, lr}
 8003572:	4605      	mov	r5, r0
 8003574:	2900      	cmp	r1, #0
 8003576:	d041      	beq.n	80035fc <_free_r+0x8c>
 8003578:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800357c:	1f0c      	subs	r4, r1, #4
 800357e:	2b00      	cmp	r3, #0
 8003580:	bfb8      	it	lt
 8003582:	18e4      	addlt	r4, r4, r3
 8003584:	f000 f8e0 	bl	8003748 <__malloc_lock>
 8003588:	4a1d      	ldr	r2, [pc, #116]	@ (8003600 <_free_r+0x90>)
 800358a:	6813      	ldr	r3, [r2, #0]
 800358c:	b933      	cbnz	r3, 800359c <_free_r+0x2c>
 800358e:	6063      	str	r3, [r4, #4]
 8003590:	6014      	str	r4, [r2, #0]
 8003592:	4628      	mov	r0, r5
 8003594:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003598:	f000 b8dc 	b.w	8003754 <__malloc_unlock>
 800359c:	42a3      	cmp	r3, r4
 800359e:	d908      	bls.n	80035b2 <_free_r+0x42>
 80035a0:	6820      	ldr	r0, [r4, #0]
 80035a2:	1821      	adds	r1, r4, r0
 80035a4:	428b      	cmp	r3, r1
 80035a6:	bf01      	itttt	eq
 80035a8:	6819      	ldreq	r1, [r3, #0]
 80035aa:	685b      	ldreq	r3, [r3, #4]
 80035ac:	1809      	addeq	r1, r1, r0
 80035ae:	6021      	streq	r1, [r4, #0]
 80035b0:	e7ed      	b.n	800358e <_free_r+0x1e>
 80035b2:	461a      	mov	r2, r3
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	b10b      	cbz	r3, 80035bc <_free_r+0x4c>
 80035b8:	42a3      	cmp	r3, r4
 80035ba:	d9fa      	bls.n	80035b2 <_free_r+0x42>
 80035bc:	6811      	ldr	r1, [r2, #0]
 80035be:	1850      	adds	r0, r2, r1
 80035c0:	42a0      	cmp	r0, r4
 80035c2:	d10b      	bne.n	80035dc <_free_r+0x6c>
 80035c4:	6820      	ldr	r0, [r4, #0]
 80035c6:	4401      	add	r1, r0
 80035c8:	1850      	adds	r0, r2, r1
 80035ca:	4283      	cmp	r3, r0
 80035cc:	6011      	str	r1, [r2, #0]
 80035ce:	d1e0      	bne.n	8003592 <_free_r+0x22>
 80035d0:	6818      	ldr	r0, [r3, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	6053      	str	r3, [r2, #4]
 80035d6:	4408      	add	r0, r1
 80035d8:	6010      	str	r0, [r2, #0]
 80035da:	e7da      	b.n	8003592 <_free_r+0x22>
 80035dc:	d902      	bls.n	80035e4 <_free_r+0x74>
 80035de:	230c      	movs	r3, #12
 80035e0:	602b      	str	r3, [r5, #0]
 80035e2:	e7d6      	b.n	8003592 <_free_r+0x22>
 80035e4:	6820      	ldr	r0, [r4, #0]
 80035e6:	1821      	adds	r1, r4, r0
 80035e8:	428b      	cmp	r3, r1
 80035ea:	bf04      	itt	eq
 80035ec:	6819      	ldreq	r1, [r3, #0]
 80035ee:	685b      	ldreq	r3, [r3, #4]
 80035f0:	6063      	str	r3, [r4, #4]
 80035f2:	bf04      	itt	eq
 80035f4:	1809      	addeq	r1, r1, r0
 80035f6:	6021      	streq	r1, [r4, #0]
 80035f8:	6054      	str	r4, [r2, #4]
 80035fa:	e7ca      	b.n	8003592 <_free_r+0x22>
 80035fc:	bd38      	pop	{r3, r4, r5, pc}
 80035fe:	bf00      	nop
 8003600:	2000044c 	.word	0x2000044c

08003604 <sbrk_aligned>:
 8003604:	b570      	push	{r4, r5, r6, lr}
 8003606:	4e0f      	ldr	r6, [pc, #60]	@ (8003644 <sbrk_aligned+0x40>)
 8003608:	460c      	mov	r4, r1
 800360a:	6831      	ldr	r1, [r6, #0]
 800360c:	4605      	mov	r5, r0
 800360e:	b911      	cbnz	r1, 8003616 <sbrk_aligned+0x12>
 8003610:	f000 fcda 	bl	8003fc8 <_sbrk_r>
 8003614:	6030      	str	r0, [r6, #0]
 8003616:	4621      	mov	r1, r4
 8003618:	4628      	mov	r0, r5
 800361a:	f000 fcd5 	bl	8003fc8 <_sbrk_r>
 800361e:	1c43      	adds	r3, r0, #1
 8003620:	d103      	bne.n	800362a <sbrk_aligned+0x26>
 8003622:	f04f 34ff 	mov.w	r4, #4294967295
 8003626:	4620      	mov	r0, r4
 8003628:	bd70      	pop	{r4, r5, r6, pc}
 800362a:	1cc4      	adds	r4, r0, #3
 800362c:	f024 0403 	bic.w	r4, r4, #3
 8003630:	42a0      	cmp	r0, r4
 8003632:	d0f8      	beq.n	8003626 <sbrk_aligned+0x22>
 8003634:	1a21      	subs	r1, r4, r0
 8003636:	4628      	mov	r0, r5
 8003638:	f000 fcc6 	bl	8003fc8 <_sbrk_r>
 800363c:	3001      	adds	r0, #1
 800363e:	d1f2      	bne.n	8003626 <sbrk_aligned+0x22>
 8003640:	e7ef      	b.n	8003622 <sbrk_aligned+0x1e>
 8003642:	bf00      	nop
 8003644:	20000448 	.word	0x20000448

08003648 <_malloc_r>:
 8003648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800364c:	1ccd      	adds	r5, r1, #3
 800364e:	f025 0503 	bic.w	r5, r5, #3
 8003652:	3508      	adds	r5, #8
 8003654:	2d0c      	cmp	r5, #12
 8003656:	bf38      	it	cc
 8003658:	250c      	movcc	r5, #12
 800365a:	2d00      	cmp	r5, #0
 800365c:	4606      	mov	r6, r0
 800365e:	db01      	blt.n	8003664 <_malloc_r+0x1c>
 8003660:	42a9      	cmp	r1, r5
 8003662:	d904      	bls.n	800366e <_malloc_r+0x26>
 8003664:	230c      	movs	r3, #12
 8003666:	6033      	str	r3, [r6, #0]
 8003668:	2000      	movs	r0, #0
 800366a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800366e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003744 <_malloc_r+0xfc>
 8003672:	f000 f869 	bl	8003748 <__malloc_lock>
 8003676:	f8d8 3000 	ldr.w	r3, [r8]
 800367a:	461c      	mov	r4, r3
 800367c:	bb44      	cbnz	r4, 80036d0 <_malloc_r+0x88>
 800367e:	4629      	mov	r1, r5
 8003680:	4630      	mov	r0, r6
 8003682:	f7ff ffbf 	bl	8003604 <sbrk_aligned>
 8003686:	1c43      	adds	r3, r0, #1
 8003688:	4604      	mov	r4, r0
 800368a:	d158      	bne.n	800373e <_malloc_r+0xf6>
 800368c:	f8d8 4000 	ldr.w	r4, [r8]
 8003690:	4627      	mov	r7, r4
 8003692:	2f00      	cmp	r7, #0
 8003694:	d143      	bne.n	800371e <_malloc_r+0xd6>
 8003696:	2c00      	cmp	r4, #0
 8003698:	d04b      	beq.n	8003732 <_malloc_r+0xea>
 800369a:	6823      	ldr	r3, [r4, #0]
 800369c:	4639      	mov	r1, r7
 800369e:	4630      	mov	r0, r6
 80036a0:	eb04 0903 	add.w	r9, r4, r3
 80036a4:	f000 fc90 	bl	8003fc8 <_sbrk_r>
 80036a8:	4581      	cmp	r9, r0
 80036aa:	d142      	bne.n	8003732 <_malloc_r+0xea>
 80036ac:	6821      	ldr	r1, [r4, #0]
 80036ae:	1a6d      	subs	r5, r5, r1
 80036b0:	4629      	mov	r1, r5
 80036b2:	4630      	mov	r0, r6
 80036b4:	f7ff ffa6 	bl	8003604 <sbrk_aligned>
 80036b8:	3001      	adds	r0, #1
 80036ba:	d03a      	beq.n	8003732 <_malloc_r+0xea>
 80036bc:	6823      	ldr	r3, [r4, #0]
 80036be:	442b      	add	r3, r5
 80036c0:	6023      	str	r3, [r4, #0]
 80036c2:	f8d8 3000 	ldr.w	r3, [r8]
 80036c6:	685a      	ldr	r2, [r3, #4]
 80036c8:	bb62      	cbnz	r2, 8003724 <_malloc_r+0xdc>
 80036ca:	f8c8 7000 	str.w	r7, [r8]
 80036ce:	e00f      	b.n	80036f0 <_malloc_r+0xa8>
 80036d0:	6822      	ldr	r2, [r4, #0]
 80036d2:	1b52      	subs	r2, r2, r5
 80036d4:	d420      	bmi.n	8003718 <_malloc_r+0xd0>
 80036d6:	2a0b      	cmp	r2, #11
 80036d8:	d917      	bls.n	800370a <_malloc_r+0xc2>
 80036da:	1961      	adds	r1, r4, r5
 80036dc:	42a3      	cmp	r3, r4
 80036de:	6025      	str	r5, [r4, #0]
 80036e0:	bf18      	it	ne
 80036e2:	6059      	strne	r1, [r3, #4]
 80036e4:	6863      	ldr	r3, [r4, #4]
 80036e6:	bf08      	it	eq
 80036e8:	f8c8 1000 	streq.w	r1, [r8]
 80036ec:	5162      	str	r2, [r4, r5]
 80036ee:	604b      	str	r3, [r1, #4]
 80036f0:	4630      	mov	r0, r6
 80036f2:	f000 f82f 	bl	8003754 <__malloc_unlock>
 80036f6:	f104 000b 	add.w	r0, r4, #11
 80036fa:	1d23      	adds	r3, r4, #4
 80036fc:	f020 0007 	bic.w	r0, r0, #7
 8003700:	1ac2      	subs	r2, r0, r3
 8003702:	bf1c      	itt	ne
 8003704:	1a1b      	subne	r3, r3, r0
 8003706:	50a3      	strne	r3, [r4, r2]
 8003708:	e7af      	b.n	800366a <_malloc_r+0x22>
 800370a:	6862      	ldr	r2, [r4, #4]
 800370c:	42a3      	cmp	r3, r4
 800370e:	bf0c      	ite	eq
 8003710:	f8c8 2000 	streq.w	r2, [r8]
 8003714:	605a      	strne	r2, [r3, #4]
 8003716:	e7eb      	b.n	80036f0 <_malloc_r+0xa8>
 8003718:	4623      	mov	r3, r4
 800371a:	6864      	ldr	r4, [r4, #4]
 800371c:	e7ae      	b.n	800367c <_malloc_r+0x34>
 800371e:	463c      	mov	r4, r7
 8003720:	687f      	ldr	r7, [r7, #4]
 8003722:	e7b6      	b.n	8003692 <_malloc_r+0x4a>
 8003724:	461a      	mov	r2, r3
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	42a3      	cmp	r3, r4
 800372a:	d1fb      	bne.n	8003724 <_malloc_r+0xdc>
 800372c:	2300      	movs	r3, #0
 800372e:	6053      	str	r3, [r2, #4]
 8003730:	e7de      	b.n	80036f0 <_malloc_r+0xa8>
 8003732:	230c      	movs	r3, #12
 8003734:	6033      	str	r3, [r6, #0]
 8003736:	4630      	mov	r0, r6
 8003738:	f000 f80c 	bl	8003754 <__malloc_unlock>
 800373c:	e794      	b.n	8003668 <_malloc_r+0x20>
 800373e:	6005      	str	r5, [r0, #0]
 8003740:	e7d6      	b.n	80036f0 <_malloc_r+0xa8>
 8003742:	bf00      	nop
 8003744:	2000044c 	.word	0x2000044c

08003748 <__malloc_lock>:
 8003748:	4801      	ldr	r0, [pc, #4]	@ (8003750 <__malloc_lock+0x8>)
 800374a:	f7ff bf0e 	b.w	800356a <__retarget_lock_acquire_recursive>
 800374e:	bf00      	nop
 8003750:	20000444 	.word	0x20000444

08003754 <__malloc_unlock>:
 8003754:	4801      	ldr	r0, [pc, #4]	@ (800375c <__malloc_unlock+0x8>)
 8003756:	f7ff bf09 	b.w	800356c <__retarget_lock_release_recursive>
 800375a:	bf00      	nop
 800375c:	20000444 	.word	0x20000444

08003760 <__sfputc_r>:
 8003760:	6893      	ldr	r3, [r2, #8]
 8003762:	3b01      	subs	r3, #1
 8003764:	2b00      	cmp	r3, #0
 8003766:	b410      	push	{r4}
 8003768:	6093      	str	r3, [r2, #8]
 800376a:	da08      	bge.n	800377e <__sfputc_r+0x1e>
 800376c:	6994      	ldr	r4, [r2, #24]
 800376e:	42a3      	cmp	r3, r4
 8003770:	db01      	blt.n	8003776 <__sfputc_r+0x16>
 8003772:	290a      	cmp	r1, #10
 8003774:	d103      	bne.n	800377e <__sfputc_r+0x1e>
 8003776:	f85d 4b04 	ldr.w	r4, [sp], #4
 800377a:	f7ff bdd8 	b.w	800332e <__swbuf_r>
 800377e:	6813      	ldr	r3, [r2, #0]
 8003780:	1c58      	adds	r0, r3, #1
 8003782:	6010      	str	r0, [r2, #0]
 8003784:	7019      	strb	r1, [r3, #0]
 8003786:	4608      	mov	r0, r1
 8003788:	f85d 4b04 	ldr.w	r4, [sp], #4
 800378c:	4770      	bx	lr

0800378e <__sfputs_r>:
 800378e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003790:	4606      	mov	r6, r0
 8003792:	460f      	mov	r7, r1
 8003794:	4614      	mov	r4, r2
 8003796:	18d5      	adds	r5, r2, r3
 8003798:	42ac      	cmp	r4, r5
 800379a:	d101      	bne.n	80037a0 <__sfputs_r+0x12>
 800379c:	2000      	movs	r0, #0
 800379e:	e007      	b.n	80037b0 <__sfputs_r+0x22>
 80037a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037a4:	463a      	mov	r2, r7
 80037a6:	4630      	mov	r0, r6
 80037a8:	f7ff ffda 	bl	8003760 <__sfputc_r>
 80037ac:	1c43      	adds	r3, r0, #1
 80037ae:	d1f3      	bne.n	8003798 <__sfputs_r+0xa>
 80037b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080037b4 <_vfiprintf_r>:
 80037b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037b8:	460d      	mov	r5, r1
 80037ba:	b09d      	sub	sp, #116	@ 0x74
 80037bc:	4614      	mov	r4, r2
 80037be:	4698      	mov	r8, r3
 80037c0:	4606      	mov	r6, r0
 80037c2:	b118      	cbz	r0, 80037cc <_vfiprintf_r+0x18>
 80037c4:	6a03      	ldr	r3, [r0, #32]
 80037c6:	b90b      	cbnz	r3, 80037cc <_vfiprintf_r+0x18>
 80037c8:	f7ff fcc0 	bl	800314c <__sinit>
 80037cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80037ce:	07d9      	lsls	r1, r3, #31
 80037d0:	d405      	bmi.n	80037de <_vfiprintf_r+0x2a>
 80037d2:	89ab      	ldrh	r3, [r5, #12]
 80037d4:	059a      	lsls	r2, r3, #22
 80037d6:	d402      	bmi.n	80037de <_vfiprintf_r+0x2a>
 80037d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80037da:	f7ff fec6 	bl	800356a <__retarget_lock_acquire_recursive>
 80037de:	89ab      	ldrh	r3, [r5, #12]
 80037e0:	071b      	lsls	r3, r3, #28
 80037e2:	d501      	bpl.n	80037e8 <_vfiprintf_r+0x34>
 80037e4:	692b      	ldr	r3, [r5, #16]
 80037e6:	b99b      	cbnz	r3, 8003810 <_vfiprintf_r+0x5c>
 80037e8:	4629      	mov	r1, r5
 80037ea:	4630      	mov	r0, r6
 80037ec:	f7ff fdde 	bl	80033ac <__swsetup_r>
 80037f0:	b170      	cbz	r0, 8003810 <_vfiprintf_r+0x5c>
 80037f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80037f4:	07dc      	lsls	r4, r3, #31
 80037f6:	d504      	bpl.n	8003802 <_vfiprintf_r+0x4e>
 80037f8:	f04f 30ff 	mov.w	r0, #4294967295
 80037fc:	b01d      	add	sp, #116	@ 0x74
 80037fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003802:	89ab      	ldrh	r3, [r5, #12]
 8003804:	0598      	lsls	r0, r3, #22
 8003806:	d4f7      	bmi.n	80037f8 <_vfiprintf_r+0x44>
 8003808:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800380a:	f7ff feaf 	bl	800356c <__retarget_lock_release_recursive>
 800380e:	e7f3      	b.n	80037f8 <_vfiprintf_r+0x44>
 8003810:	2300      	movs	r3, #0
 8003812:	9309      	str	r3, [sp, #36]	@ 0x24
 8003814:	2320      	movs	r3, #32
 8003816:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800381a:	f8cd 800c 	str.w	r8, [sp, #12]
 800381e:	2330      	movs	r3, #48	@ 0x30
 8003820:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80039d0 <_vfiprintf_r+0x21c>
 8003824:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003828:	f04f 0901 	mov.w	r9, #1
 800382c:	4623      	mov	r3, r4
 800382e:	469a      	mov	sl, r3
 8003830:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003834:	b10a      	cbz	r2, 800383a <_vfiprintf_r+0x86>
 8003836:	2a25      	cmp	r2, #37	@ 0x25
 8003838:	d1f9      	bne.n	800382e <_vfiprintf_r+0x7a>
 800383a:	ebba 0b04 	subs.w	fp, sl, r4
 800383e:	d00b      	beq.n	8003858 <_vfiprintf_r+0xa4>
 8003840:	465b      	mov	r3, fp
 8003842:	4622      	mov	r2, r4
 8003844:	4629      	mov	r1, r5
 8003846:	4630      	mov	r0, r6
 8003848:	f7ff ffa1 	bl	800378e <__sfputs_r>
 800384c:	3001      	adds	r0, #1
 800384e:	f000 80a7 	beq.w	80039a0 <_vfiprintf_r+0x1ec>
 8003852:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003854:	445a      	add	r2, fp
 8003856:	9209      	str	r2, [sp, #36]	@ 0x24
 8003858:	f89a 3000 	ldrb.w	r3, [sl]
 800385c:	2b00      	cmp	r3, #0
 800385e:	f000 809f 	beq.w	80039a0 <_vfiprintf_r+0x1ec>
 8003862:	2300      	movs	r3, #0
 8003864:	f04f 32ff 	mov.w	r2, #4294967295
 8003868:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800386c:	f10a 0a01 	add.w	sl, sl, #1
 8003870:	9304      	str	r3, [sp, #16]
 8003872:	9307      	str	r3, [sp, #28]
 8003874:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003878:	931a      	str	r3, [sp, #104]	@ 0x68
 800387a:	4654      	mov	r4, sl
 800387c:	2205      	movs	r2, #5
 800387e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003882:	4853      	ldr	r0, [pc, #332]	@ (80039d0 <_vfiprintf_r+0x21c>)
 8003884:	f7fc fcac 	bl	80001e0 <memchr>
 8003888:	9a04      	ldr	r2, [sp, #16]
 800388a:	b9d8      	cbnz	r0, 80038c4 <_vfiprintf_r+0x110>
 800388c:	06d1      	lsls	r1, r2, #27
 800388e:	bf44      	itt	mi
 8003890:	2320      	movmi	r3, #32
 8003892:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003896:	0713      	lsls	r3, r2, #28
 8003898:	bf44      	itt	mi
 800389a:	232b      	movmi	r3, #43	@ 0x2b
 800389c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80038a0:	f89a 3000 	ldrb.w	r3, [sl]
 80038a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80038a6:	d015      	beq.n	80038d4 <_vfiprintf_r+0x120>
 80038a8:	9a07      	ldr	r2, [sp, #28]
 80038aa:	4654      	mov	r4, sl
 80038ac:	2000      	movs	r0, #0
 80038ae:	f04f 0c0a 	mov.w	ip, #10
 80038b2:	4621      	mov	r1, r4
 80038b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80038b8:	3b30      	subs	r3, #48	@ 0x30
 80038ba:	2b09      	cmp	r3, #9
 80038bc:	d94b      	bls.n	8003956 <_vfiprintf_r+0x1a2>
 80038be:	b1b0      	cbz	r0, 80038ee <_vfiprintf_r+0x13a>
 80038c0:	9207      	str	r2, [sp, #28]
 80038c2:	e014      	b.n	80038ee <_vfiprintf_r+0x13a>
 80038c4:	eba0 0308 	sub.w	r3, r0, r8
 80038c8:	fa09 f303 	lsl.w	r3, r9, r3
 80038cc:	4313      	orrs	r3, r2
 80038ce:	9304      	str	r3, [sp, #16]
 80038d0:	46a2      	mov	sl, r4
 80038d2:	e7d2      	b.n	800387a <_vfiprintf_r+0xc6>
 80038d4:	9b03      	ldr	r3, [sp, #12]
 80038d6:	1d19      	adds	r1, r3, #4
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	9103      	str	r1, [sp, #12]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	bfbb      	ittet	lt
 80038e0:	425b      	neglt	r3, r3
 80038e2:	f042 0202 	orrlt.w	r2, r2, #2
 80038e6:	9307      	strge	r3, [sp, #28]
 80038e8:	9307      	strlt	r3, [sp, #28]
 80038ea:	bfb8      	it	lt
 80038ec:	9204      	strlt	r2, [sp, #16]
 80038ee:	7823      	ldrb	r3, [r4, #0]
 80038f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80038f2:	d10a      	bne.n	800390a <_vfiprintf_r+0x156>
 80038f4:	7863      	ldrb	r3, [r4, #1]
 80038f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80038f8:	d132      	bne.n	8003960 <_vfiprintf_r+0x1ac>
 80038fa:	9b03      	ldr	r3, [sp, #12]
 80038fc:	1d1a      	adds	r2, r3, #4
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	9203      	str	r2, [sp, #12]
 8003902:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003906:	3402      	adds	r4, #2
 8003908:	9305      	str	r3, [sp, #20]
 800390a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80039e0 <_vfiprintf_r+0x22c>
 800390e:	7821      	ldrb	r1, [r4, #0]
 8003910:	2203      	movs	r2, #3
 8003912:	4650      	mov	r0, sl
 8003914:	f7fc fc64 	bl	80001e0 <memchr>
 8003918:	b138      	cbz	r0, 800392a <_vfiprintf_r+0x176>
 800391a:	9b04      	ldr	r3, [sp, #16]
 800391c:	eba0 000a 	sub.w	r0, r0, sl
 8003920:	2240      	movs	r2, #64	@ 0x40
 8003922:	4082      	lsls	r2, r0
 8003924:	4313      	orrs	r3, r2
 8003926:	3401      	adds	r4, #1
 8003928:	9304      	str	r3, [sp, #16]
 800392a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800392e:	4829      	ldr	r0, [pc, #164]	@ (80039d4 <_vfiprintf_r+0x220>)
 8003930:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003934:	2206      	movs	r2, #6
 8003936:	f7fc fc53 	bl	80001e0 <memchr>
 800393a:	2800      	cmp	r0, #0
 800393c:	d03f      	beq.n	80039be <_vfiprintf_r+0x20a>
 800393e:	4b26      	ldr	r3, [pc, #152]	@ (80039d8 <_vfiprintf_r+0x224>)
 8003940:	bb1b      	cbnz	r3, 800398a <_vfiprintf_r+0x1d6>
 8003942:	9b03      	ldr	r3, [sp, #12]
 8003944:	3307      	adds	r3, #7
 8003946:	f023 0307 	bic.w	r3, r3, #7
 800394a:	3308      	adds	r3, #8
 800394c:	9303      	str	r3, [sp, #12]
 800394e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003950:	443b      	add	r3, r7
 8003952:	9309      	str	r3, [sp, #36]	@ 0x24
 8003954:	e76a      	b.n	800382c <_vfiprintf_r+0x78>
 8003956:	fb0c 3202 	mla	r2, ip, r2, r3
 800395a:	460c      	mov	r4, r1
 800395c:	2001      	movs	r0, #1
 800395e:	e7a8      	b.n	80038b2 <_vfiprintf_r+0xfe>
 8003960:	2300      	movs	r3, #0
 8003962:	3401      	adds	r4, #1
 8003964:	9305      	str	r3, [sp, #20]
 8003966:	4619      	mov	r1, r3
 8003968:	f04f 0c0a 	mov.w	ip, #10
 800396c:	4620      	mov	r0, r4
 800396e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003972:	3a30      	subs	r2, #48	@ 0x30
 8003974:	2a09      	cmp	r2, #9
 8003976:	d903      	bls.n	8003980 <_vfiprintf_r+0x1cc>
 8003978:	2b00      	cmp	r3, #0
 800397a:	d0c6      	beq.n	800390a <_vfiprintf_r+0x156>
 800397c:	9105      	str	r1, [sp, #20]
 800397e:	e7c4      	b.n	800390a <_vfiprintf_r+0x156>
 8003980:	fb0c 2101 	mla	r1, ip, r1, r2
 8003984:	4604      	mov	r4, r0
 8003986:	2301      	movs	r3, #1
 8003988:	e7f0      	b.n	800396c <_vfiprintf_r+0x1b8>
 800398a:	ab03      	add	r3, sp, #12
 800398c:	9300      	str	r3, [sp, #0]
 800398e:	462a      	mov	r2, r5
 8003990:	4b12      	ldr	r3, [pc, #72]	@ (80039dc <_vfiprintf_r+0x228>)
 8003992:	a904      	add	r1, sp, #16
 8003994:	4630      	mov	r0, r6
 8003996:	f3af 8000 	nop.w
 800399a:	4607      	mov	r7, r0
 800399c:	1c78      	adds	r0, r7, #1
 800399e:	d1d6      	bne.n	800394e <_vfiprintf_r+0x19a>
 80039a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80039a2:	07d9      	lsls	r1, r3, #31
 80039a4:	d405      	bmi.n	80039b2 <_vfiprintf_r+0x1fe>
 80039a6:	89ab      	ldrh	r3, [r5, #12]
 80039a8:	059a      	lsls	r2, r3, #22
 80039aa:	d402      	bmi.n	80039b2 <_vfiprintf_r+0x1fe>
 80039ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80039ae:	f7ff fddd 	bl	800356c <__retarget_lock_release_recursive>
 80039b2:	89ab      	ldrh	r3, [r5, #12]
 80039b4:	065b      	lsls	r3, r3, #25
 80039b6:	f53f af1f 	bmi.w	80037f8 <_vfiprintf_r+0x44>
 80039ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80039bc:	e71e      	b.n	80037fc <_vfiprintf_r+0x48>
 80039be:	ab03      	add	r3, sp, #12
 80039c0:	9300      	str	r3, [sp, #0]
 80039c2:	462a      	mov	r2, r5
 80039c4:	4b05      	ldr	r3, [pc, #20]	@ (80039dc <_vfiprintf_r+0x228>)
 80039c6:	a904      	add	r1, sp, #16
 80039c8:	4630      	mov	r0, r6
 80039ca:	f000 f879 	bl	8003ac0 <_printf_i>
 80039ce:	e7e4      	b.n	800399a <_vfiprintf_r+0x1e6>
 80039d0:	080062d4 	.word	0x080062d4
 80039d4:	080062de 	.word	0x080062de
 80039d8:	00000000 	.word	0x00000000
 80039dc:	0800378f 	.word	0x0800378f
 80039e0:	080062da 	.word	0x080062da

080039e4 <_printf_common>:
 80039e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039e8:	4616      	mov	r6, r2
 80039ea:	4698      	mov	r8, r3
 80039ec:	688a      	ldr	r2, [r1, #8]
 80039ee:	690b      	ldr	r3, [r1, #16]
 80039f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80039f4:	4293      	cmp	r3, r2
 80039f6:	bfb8      	it	lt
 80039f8:	4613      	movlt	r3, r2
 80039fa:	6033      	str	r3, [r6, #0]
 80039fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003a00:	4607      	mov	r7, r0
 8003a02:	460c      	mov	r4, r1
 8003a04:	b10a      	cbz	r2, 8003a0a <_printf_common+0x26>
 8003a06:	3301      	adds	r3, #1
 8003a08:	6033      	str	r3, [r6, #0]
 8003a0a:	6823      	ldr	r3, [r4, #0]
 8003a0c:	0699      	lsls	r1, r3, #26
 8003a0e:	bf42      	ittt	mi
 8003a10:	6833      	ldrmi	r3, [r6, #0]
 8003a12:	3302      	addmi	r3, #2
 8003a14:	6033      	strmi	r3, [r6, #0]
 8003a16:	6825      	ldr	r5, [r4, #0]
 8003a18:	f015 0506 	ands.w	r5, r5, #6
 8003a1c:	d106      	bne.n	8003a2c <_printf_common+0x48>
 8003a1e:	f104 0a19 	add.w	sl, r4, #25
 8003a22:	68e3      	ldr	r3, [r4, #12]
 8003a24:	6832      	ldr	r2, [r6, #0]
 8003a26:	1a9b      	subs	r3, r3, r2
 8003a28:	42ab      	cmp	r3, r5
 8003a2a:	dc26      	bgt.n	8003a7a <_printf_common+0x96>
 8003a2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003a30:	6822      	ldr	r2, [r4, #0]
 8003a32:	3b00      	subs	r3, #0
 8003a34:	bf18      	it	ne
 8003a36:	2301      	movne	r3, #1
 8003a38:	0692      	lsls	r2, r2, #26
 8003a3a:	d42b      	bmi.n	8003a94 <_printf_common+0xb0>
 8003a3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003a40:	4641      	mov	r1, r8
 8003a42:	4638      	mov	r0, r7
 8003a44:	47c8      	blx	r9
 8003a46:	3001      	adds	r0, #1
 8003a48:	d01e      	beq.n	8003a88 <_printf_common+0xa4>
 8003a4a:	6823      	ldr	r3, [r4, #0]
 8003a4c:	6922      	ldr	r2, [r4, #16]
 8003a4e:	f003 0306 	and.w	r3, r3, #6
 8003a52:	2b04      	cmp	r3, #4
 8003a54:	bf02      	ittt	eq
 8003a56:	68e5      	ldreq	r5, [r4, #12]
 8003a58:	6833      	ldreq	r3, [r6, #0]
 8003a5a:	1aed      	subeq	r5, r5, r3
 8003a5c:	68a3      	ldr	r3, [r4, #8]
 8003a5e:	bf0c      	ite	eq
 8003a60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003a64:	2500      	movne	r5, #0
 8003a66:	4293      	cmp	r3, r2
 8003a68:	bfc4      	itt	gt
 8003a6a:	1a9b      	subgt	r3, r3, r2
 8003a6c:	18ed      	addgt	r5, r5, r3
 8003a6e:	2600      	movs	r6, #0
 8003a70:	341a      	adds	r4, #26
 8003a72:	42b5      	cmp	r5, r6
 8003a74:	d11a      	bne.n	8003aac <_printf_common+0xc8>
 8003a76:	2000      	movs	r0, #0
 8003a78:	e008      	b.n	8003a8c <_printf_common+0xa8>
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	4652      	mov	r2, sl
 8003a7e:	4641      	mov	r1, r8
 8003a80:	4638      	mov	r0, r7
 8003a82:	47c8      	blx	r9
 8003a84:	3001      	adds	r0, #1
 8003a86:	d103      	bne.n	8003a90 <_printf_common+0xac>
 8003a88:	f04f 30ff 	mov.w	r0, #4294967295
 8003a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a90:	3501      	adds	r5, #1
 8003a92:	e7c6      	b.n	8003a22 <_printf_common+0x3e>
 8003a94:	18e1      	adds	r1, r4, r3
 8003a96:	1c5a      	adds	r2, r3, #1
 8003a98:	2030      	movs	r0, #48	@ 0x30
 8003a9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003a9e:	4422      	add	r2, r4
 8003aa0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003aa4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003aa8:	3302      	adds	r3, #2
 8003aaa:	e7c7      	b.n	8003a3c <_printf_common+0x58>
 8003aac:	2301      	movs	r3, #1
 8003aae:	4622      	mov	r2, r4
 8003ab0:	4641      	mov	r1, r8
 8003ab2:	4638      	mov	r0, r7
 8003ab4:	47c8      	blx	r9
 8003ab6:	3001      	adds	r0, #1
 8003ab8:	d0e6      	beq.n	8003a88 <_printf_common+0xa4>
 8003aba:	3601      	adds	r6, #1
 8003abc:	e7d9      	b.n	8003a72 <_printf_common+0x8e>
	...

08003ac0 <_printf_i>:
 8003ac0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ac4:	7e0f      	ldrb	r7, [r1, #24]
 8003ac6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003ac8:	2f78      	cmp	r7, #120	@ 0x78
 8003aca:	4691      	mov	r9, r2
 8003acc:	4680      	mov	r8, r0
 8003ace:	460c      	mov	r4, r1
 8003ad0:	469a      	mov	sl, r3
 8003ad2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003ad6:	d807      	bhi.n	8003ae8 <_printf_i+0x28>
 8003ad8:	2f62      	cmp	r7, #98	@ 0x62
 8003ada:	d80a      	bhi.n	8003af2 <_printf_i+0x32>
 8003adc:	2f00      	cmp	r7, #0
 8003ade:	f000 80d2 	beq.w	8003c86 <_printf_i+0x1c6>
 8003ae2:	2f58      	cmp	r7, #88	@ 0x58
 8003ae4:	f000 80b9 	beq.w	8003c5a <_printf_i+0x19a>
 8003ae8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003aec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003af0:	e03a      	b.n	8003b68 <_printf_i+0xa8>
 8003af2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003af6:	2b15      	cmp	r3, #21
 8003af8:	d8f6      	bhi.n	8003ae8 <_printf_i+0x28>
 8003afa:	a101      	add	r1, pc, #4	@ (adr r1, 8003b00 <_printf_i+0x40>)
 8003afc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003b00:	08003b59 	.word	0x08003b59
 8003b04:	08003b6d 	.word	0x08003b6d
 8003b08:	08003ae9 	.word	0x08003ae9
 8003b0c:	08003ae9 	.word	0x08003ae9
 8003b10:	08003ae9 	.word	0x08003ae9
 8003b14:	08003ae9 	.word	0x08003ae9
 8003b18:	08003b6d 	.word	0x08003b6d
 8003b1c:	08003ae9 	.word	0x08003ae9
 8003b20:	08003ae9 	.word	0x08003ae9
 8003b24:	08003ae9 	.word	0x08003ae9
 8003b28:	08003ae9 	.word	0x08003ae9
 8003b2c:	08003c6d 	.word	0x08003c6d
 8003b30:	08003b97 	.word	0x08003b97
 8003b34:	08003c27 	.word	0x08003c27
 8003b38:	08003ae9 	.word	0x08003ae9
 8003b3c:	08003ae9 	.word	0x08003ae9
 8003b40:	08003c8f 	.word	0x08003c8f
 8003b44:	08003ae9 	.word	0x08003ae9
 8003b48:	08003b97 	.word	0x08003b97
 8003b4c:	08003ae9 	.word	0x08003ae9
 8003b50:	08003ae9 	.word	0x08003ae9
 8003b54:	08003c2f 	.word	0x08003c2f
 8003b58:	6833      	ldr	r3, [r6, #0]
 8003b5a:	1d1a      	adds	r2, r3, #4
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6032      	str	r2, [r6, #0]
 8003b60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003b64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e09d      	b.n	8003ca8 <_printf_i+0x1e8>
 8003b6c:	6833      	ldr	r3, [r6, #0]
 8003b6e:	6820      	ldr	r0, [r4, #0]
 8003b70:	1d19      	adds	r1, r3, #4
 8003b72:	6031      	str	r1, [r6, #0]
 8003b74:	0606      	lsls	r6, r0, #24
 8003b76:	d501      	bpl.n	8003b7c <_printf_i+0xbc>
 8003b78:	681d      	ldr	r5, [r3, #0]
 8003b7a:	e003      	b.n	8003b84 <_printf_i+0xc4>
 8003b7c:	0645      	lsls	r5, r0, #25
 8003b7e:	d5fb      	bpl.n	8003b78 <_printf_i+0xb8>
 8003b80:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003b84:	2d00      	cmp	r5, #0
 8003b86:	da03      	bge.n	8003b90 <_printf_i+0xd0>
 8003b88:	232d      	movs	r3, #45	@ 0x2d
 8003b8a:	426d      	negs	r5, r5
 8003b8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b90:	4859      	ldr	r0, [pc, #356]	@ (8003cf8 <_printf_i+0x238>)
 8003b92:	230a      	movs	r3, #10
 8003b94:	e011      	b.n	8003bba <_printf_i+0xfa>
 8003b96:	6821      	ldr	r1, [r4, #0]
 8003b98:	6833      	ldr	r3, [r6, #0]
 8003b9a:	0608      	lsls	r0, r1, #24
 8003b9c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003ba0:	d402      	bmi.n	8003ba8 <_printf_i+0xe8>
 8003ba2:	0649      	lsls	r1, r1, #25
 8003ba4:	bf48      	it	mi
 8003ba6:	b2ad      	uxthmi	r5, r5
 8003ba8:	2f6f      	cmp	r7, #111	@ 0x6f
 8003baa:	4853      	ldr	r0, [pc, #332]	@ (8003cf8 <_printf_i+0x238>)
 8003bac:	6033      	str	r3, [r6, #0]
 8003bae:	bf14      	ite	ne
 8003bb0:	230a      	movne	r3, #10
 8003bb2:	2308      	moveq	r3, #8
 8003bb4:	2100      	movs	r1, #0
 8003bb6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003bba:	6866      	ldr	r6, [r4, #4]
 8003bbc:	60a6      	str	r6, [r4, #8]
 8003bbe:	2e00      	cmp	r6, #0
 8003bc0:	bfa2      	ittt	ge
 8003bc2:	6821      	ldrge	r1, [r4, #0]
 8003bc4:	f021 0104 	bicge.w	r1, r1, #4
 8003bc8:	6021      	strge	r1, [r4, #0]
 8003bca:	b90d      	cbnz	r5, 8003bd0 <_printf_i+0x110>
 8003bcc:	2e00      	cmp	r6, #0
 8003bce:	d04b      	beq.n	8003c68 <_printf_i+0x1a8>
 8003bd0:	4616      	mov	r6, r2
 8003bd2:	fbb5 f1f3 	udiv	r1, r5, r3
 8003bd6:	fb03 5711 	mls	r7, r3, r1, r5
 8003bda:	5dc7      	ldrb	r7, [r0, r7]
 8003bdc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003be0:	462f      	mov	r7, r5
 8003be2:	42bb      	cmp	r3, r7
 8003be4:	460d      	mov	r5, r1
 8003be6:	d9f4      	bls.n	8003bd2 <_printf_i+0x112>
 8003be8:	2b08      	cmp	r3, #8
 8003bea:	d10b      	bne.n	8003c04 <_printf_i+0x144>
 8003bec:	6823      	ldr	r3, [r4, #0]
 8003bee:	07df      	lsls	r7, r3, #31
 8003bf0:	d508      	bpl.n	8003c04 <_printf_i+0x144>
 8003bf2:	6923      	ldr	r3, [r4, #16]
 8003bf4:	6861      	ldr	r1, [r4, #4]
 8003bf6:	4299      	cmp	r1, r3
 8003bf8:	bfde      	ittt	le
 8003bfa:	2330      	movle	r3, #48	@ 0x30
 8003bfc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003c00:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003c04:	1b92      	subs	r2, r2, r6
 8003c06:	6122      	str	r2, [r4, #16]
 8003c08:	f8cd a000 	str.w	sl, [sp]
 8003c0c:	464b      	mov	r3, r9
 8003c0e:	aa03      	add	r2, sp, #12
 8003c10:	4621      	mov	r1, r4
 8003c12:	4640      	mov	r0, r8
 8003c14:	f7ff fee6 	bl	80039e4 <_printf_common>
 8003c18:	3001      	adds	r0, #1
 8003c1a:	d14a      	bne.n	8003cb2 <_printf_i+0x1f2>
 8003c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c20:	b004      	add	sp, #16
 8003c22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c26:	6823      	ldr	r3, [r4, #0]
 8003c28:	f043 0320 	orr.w	r3, r3, #32
 8003c2c:	6023      	str	r3, [r4, #0]
 8003c2e:	4833      	ldr	r0, [pc, #204]	@ (8003cfc <_printf_i+0x23c>)
 8003c30:	2778      	movs	r7, #120	@ 0x78
 8003c32:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003c36:	6823      	ldr	r3, [r4, #0]
 8003c38:	6831      	ldr	r1, [r6, #0]
 8003c3a:	061f      	lsls	r7, r3, #24
 8003c3c:	f851 5b04 	ldr.w	r5, [r1], #4
 8003c40:	d402      	bmi.n	8003c48 <_printf_i+0x188>
 8003c42:	065f      	lsls	r7, r3, #25
 8003c44:	bf48      	it	mi
 8003c46:	b2ad      	uxthmi	r5, r5
 8003c48:	6031      	str	r1, [r6, #0]
 8003c4a:	07d9      	lsls	r1, r3, #31
 8003c4c:	bf44      	itt	mi
 8003c4e:	f043 0320 	orrmi.w	r3, r3, #32
 8003c52:	6023      	strmi	r3, [r4, #0]
 8003c54:	b11d      	cbz	r5, 8003c5e <_printf_i+0x19e>
 8003c56:	2310      	movs	r3, #16
 8003c58:	e7ac      	b.n	8003bb4 <_printf_i+0xf4>
 8003c5a:	4827      	ldr	r0, [pc, #156]	@ (8003cf8 <_printf_i+0x238>)
 8003c5c:	e7e9      	b.n	8003c32 <_printf_i+0x172>
 8003c5e:	6823      	ldr	r3, [r4, #0]
 8003c60:	f023 0320 	bic.w	r3, r3, #32
 8003c64:	6023      	str	r3, [r4, #0]
 8003c66:	e7f6      	b.n	8003c56 <_printf_i+0x196>
 8003c68:	4616      	mov	r6, r2
 8003c6a:	e7bd      	b.n	8003be8 <_printf_i+0x128>
 8003c6c:	6833      	ldr	r3, [r6, #0]
 8003c6e:	6825      	ldr	r5, [r4, #0]
 8003c70:	6961      	ldr	r1, [r4, #20]
 8003c72:	1d18      	adds	r0, r3, #4
 8003c74:	6030      	str	r0, [r6, #0]
 8003c76:	062e      	lsls	r6, r5, #24
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	d501      	bpl.n	8003c80 <_printf_i+0x1c0>
 8003c7c:	6019      	str	r1, [r3, #0]
 8003c7e:	e002      	b.n	8003c86 <_printf_i+0x1c6>
 8003c80:	0668      	lsls	r0, r5, #25
 8003c82:	d5fb      	bpl.n	8003c7c <_printf_i+0x1bc>
 8003c84:	8019      	strh	r1, [r3, #0]
 8003c86:	2300      	movs	r3, #0
 8003c88:	6123      	str	r3, [r4, #16]
 8003c8a:	4616      	mov	r6, r2
 8003c8c:	e7bc      	b.n	8003c08 <_printf_i+0x148>
 8003c8e:	6833      	ldr	r3, [r6, #0]
 8003c90:	1d1a      	adds	r2, r3, #4
 8003c92:	6032      	str	r2, [r6, #0]
 8003c94:	681e      	ldr	r6, [r3, #0]
 8003c96:	6862      	ldr	r2, [r4, #4]
 8003c98:	2100      	movs	r1, #0
 8003c9a:	4630      	mov	r0, r6
 8003c9c:	f7fc faa0 	bl	80001e0 <memchr>
 8003ca0:	b108      	cbz	r0, 8003ca6 <_printf_i+0x1e6>
 8003ca2:	1b80      	subs	r0, r0, r6
 8003ca4:	6060      	str	r0, [r4, #4]
 8003ca6:	6863      	ldr	r3, [r4, #4]
 8003ca8:	6123      	str	r3, [r4, #16]
 8003caa:	2300      	movs	r3, #0
 8003cac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003cb0:	e7aa      	b.n	8003c08 <_printf_i+0x148>
 8003cb2:	6923      	ldr	r3, [r4, #16]
 8003cb4:	4632      	mov	r2, r6
 8003cb6:	4649      	mov	r1, r9
 8003cb8:	4640      	mov	r0, r8
 8003cba:	47d0      	blx	sl
 8003cbc:	3001      	adds	r0, #1
 8003cbe:	d0ad      	beq.n	8003c1c <_printf_i+0x15c>
 8003cc0:	6823      	ldr	r3, [r4, #0]
 8003cc2:	079b      	lsls	r3, r3, #30
 8003cc4:	d413      	bmi.n	8003cee <_printf_i+0x22e>
 8003cc6:	68e0      	ldr	r0, [r4, #12]
 8003cc8:	9b03      	ldr	r3, [sp, #12]
 8003cca:	4298      	cmp	r0, r3
 8003ccc:	bfb8      	it	lt
 8003cce:	4618      	movlt	r0, r3
 8003cd0:	e7a6      	b.n	8003c20 <_printf_i+0x160>
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	4632      	mov	r2, r6
 8003cd6:	4649      	mov	r1, r9
 8003cd8:	4640      	mov	r0, r8
 8003cda:	47d0      	blx	sl
 8003cdc:	3001      	adds	r0, #1
 8003cde:	d09d      	beq.n	8003c1c <_printf_i+0x15c>
 8003ce0:	3501      	adds	r5, #1
 8003ce2:	68e3      	ldr	r3, [r4, #12]
 8003ce4:	9903      	ldr	r1, [sp, #12]
 8003ce6:	1a5b      	subs	r3, r3, r1
 8003ce8:	42ab      	cmp	r3, r5
 8003cea:	dcf2      	bgt.n	8003cd2 <_printf_i+0x212>
 8003cec:	e7eb      	b.n	8003cc6 <_printf_i+0x206>
 8003cee:	2500      	movs	r5, #0
 8003cf0:	f104 0619 	add.w	r6, r4, #25
 8003cf4:	e7f5      	b.n	8003ce2 <_printf_i+0x222>
 8003cf6:	bf00      	nop
 8003cf8:	080062e5 	.word	0x080062e5
 8003cfc:	080062f6 	.word	0x080062f6

08003d00 <__sflush_r>:
 8003d00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d08:	0716      	lsls	r6, r2, #28
 8003d0a:	4605      	mov	r5, r0
 8003d0c:	460c      	mov	r4, r1
 8003d0e:	d454      	bmi.n	8003dba <__sflush_r+0xba>
 8003d10:	684b      	ldr	r3, [r1, #4]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	dc02      	bgt.n	8003d1c <__sflush_r+0x1c>
 8003d16:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	dd48      	ble.n	8003dae <__sflush_r+0xae>
 8003d1c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003d1e:	2e00      	cmp	r6, #0
 8003d20:	d045      	beq.n	8003dae <__sflush_r+0xae>
 8003d22:	2300      	movs	r3, #0
 8003d24:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003d28:	682f      	ldr	r7, [r5, #0]
 8003d2a:	6a21      	ldr	r1, [r4, #32]
 8003d2c:	602b      	str	r3, [r5, #0]
 8003d2e:	d030      	beq.n	8003d92 <__sflush_r+0x92>
 8003d30:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003d32:	89a3      	ldrh	r3, [r4, #12]
 8003d34:	0759      	lsls	r1, r3, #29
 8003d36:	d505      	bpl.n	8003d44 <__sflush_r+0x44>
 8003d38:	6863      	ldr	r3, [r4, #4]
 8003d3a:	1ad2      	subs	r2, r2, r3
 8003d3c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003d3e:	b10b      	cbz	r3, 8003d44 <__sflush_r+0x44>
 8003d40:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003d42:	1ad2      	subs	r2, r2, r3
 8003d44:	2300      	movs	r3, #0
 8003d46:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003d48:	6a21      	ldr	r1, [r4, #32]
 8003d4a:	4628      	mov	r0, r5
 8003d4c:	47b0      	blx	r6
 8003d4e:	1c43      	adds	r3, r0, #1
 8003d50:	89a3      	ldrh	r3, [r4, #12]
 8003d52:	d106      	bne.n	8003d62 <__sflush_r+0x62>
 8003d54:	6829      	ldr	r1, [r5, #0]
 8003d56:	291d      	cmp	r1, #29
 8003d58:	d82b      	bhi.n	8003db2 <__sflush_r+0xb2>
 8003d5a:	4a2a      	ldr	r2, [pc, #168]	@ (8003e04 <__sflush_r+0x104>)
 8003d5c:	410a      	asrs	r2, r1
 8003d5e:	07d6      	lsls	r6, r2, #31
 8003d60:	d427      	bmi.n	8003db2 <__sflush_r+0xb2>
 8003d62:	2200      	movs	r2, #0
 8003d64:	6062      	str	r2, [r4, #4]
 8003d66:	04d9      	lsls	r1, r3, #19
 8003d68:	6922      	ldr	r2, [r4, #16]
 8003d6a:	6022      	str	r2, [r4, #0]
 8003d6c:	d504      	bpl.n	8003d78 <__sflush_r+0x78>
 8003d6e:	1c42      	adds	r2, r0, #1
 8003d70:	d101      	bne.n	8003d76 <__sflush_r+0x76>
 8003d72:	682b      	ldr	r3, [r5, #0]
 8003d74:	b903      	cbnz	r3, 8003d78 <__sflush_r+0x78>
 8003d76:	6560      	str	r0, [r4, #84]	@ 0x54
 8003d78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d7a:	602f      	str	r7, [r5, #0]
 8003d7c:	b1b9      	cbz	r1, 8003dae <__sflush_r+0xae>
 8003d7e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003d82:	4299      	cmp	r1, r3
 8003d84:	d002      	beq.n	8003d8c <__sflush_r+0x8c>
 8003d86:	4628      	mov	r0, r5
 8003d88:	f7ff fbf2 	bl	8003570 <_free_r>
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	6363      	str	r3, [r4, #52]	@ 0x34
 8003d90:	e00d      	b.n	8003dae <__sflush_r+0xae>
 8003d92:	2301      	movs	r3, #1
 8003d94:	4628      	mov	r0, r5
 8003d96:	47b0      	blx	r6
 8003d98:	4602      	mov	r2, r0
 8003d9a:	1c50      	adds	r0, r2, #1
 8003d9c:	d1c9      	bne.n	8003d32 <__sflush_r+0x32>
 8003d9e:	682b      	ldr	r3, [r5, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d0c6      	beq.n	8003d32 <__sflush_r+0x32>
 8003da4:	2b1d      	cmp	r3, #29
 8003da6:	d001      	beq.n	8003dac <__sflush_r+0xac>
 8003da8:	2b16      	cmp	r3, #22
 8003daa:	d11e      	bne.n	8003dea <__sflush_r+0xea>
 8003dac:	602f      	str	r7, [r5, #0]
 8003dae:	2000      	movs	r0, #0
 8003db0:	e022      	b.n	8003df8 <__sflush_r+0xf8>
 8003db2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003db6:	b21b      	sxth	r3, r3
 8003db8:	e01b      	b.n	8003df2 <__sflush_r+0xf2>
 8003dba:	690f      	ldr	r7, [r1, #16]
 8003dbc:	2f00      	cmp	r7, #0
 8003dbe:	d0f6      	beq.n	8003dae <__sflush_r+0xae>
 8003dc0:	0793      	lsls	r3, r2, #30
 8003dc2:	680e      	ldr	r6, [r1, #0]
 8003dc4:	bf08      	it	eq
 8003dc6:	694b      	ldreq	r3, [r1, #20]
 8003dc8:	600f      	str	r7, [r1, #0]
 8003dca:	bf18      	it	ne
 8003dcc:	2300      	movne	r3, #0
 8003dce:	eba6 0807 	sub.w	r8, r6, r7
 8003dd2:	608b      	str	r3, [r1, #8]
 8003dd4:	f1b8 0f00 	cmp.w	r8, #0
 8003dd8:	dde9      	ble.n	8003dae <__sflush_r+0xae>
 8003dda:	6a21      	ldr	r1, [r4, #32]
 8003ddc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003dde:	4643      	mov	r3, r8
 8003de0:	463a      	mov	r2, r7
 8003de2:	4628      	mov	r0, r5
 8003de4:	47b0      	blx	r6
 8003de6:	2800      	cmp	r0, #0
 8003de8:	dc08      	bgt.n	8003dfc <__sflush_r+0xfc>
 8003dea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003dee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003df2:	81a3      	strh	r3, [r4, #12]
 8003df4:	f04f 30ff 	mov.w	r0, #4294967295
 8003df8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003dfc:	4407      	add	r7, r0
 8003dfe:	eba8 0800 	sub.w	r8, r8, r0
 8003e02:	e7e7      	b.n	8003dd4 <__sflush_r+0xd4>
 8003e04:	dfbffffe 	.word	0xdfbffffe

08003e08 <_fflush_r>:
 8003e08:	b538      	push	{r3, r4, r5, lr}
 8003e0a:	690b      	ldr	r3, [r1, #16]
 8003e0c:	4605      	mov	r5, r0
 8003e0e:	460c      	mov	r4, r1
 8003e10:	b913      	cbnz	r3, 8003e18 <_fflush_r+0x10>
 8003e12:	2500      	movs	r5, #0
 8003e14:	4628      	mov	r0, r5
 8003e16:	bd38      	pop	{r3, r4, r5, pc}
 8003e18:	b118      	cbz	r0, 8003e22 <_fflush_r+0x1a>
 8003e1a:	6a03      	ldr	r3, [r0, #32]
 8003e1c:	b90b      	cbnz	r3, 8003e22 <_fflush_r+0x1a>
 8003e1e:	f7ff f995 	bl	800314c <__sinit>
 8003e22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d0f3      	beq.n	8003e12 <_fflush_r+0xa>
 8003e2a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003e2c:	07d0      	lsls	r0, r2, #31
 8003e2e:	d404      	bmi.n	8003e3a <_fflush_r+0x32>
 8003e30:	0599      	lsls	r1, r3, #22
 8003e32:	d402      	bmi.n	8003e3a <_fflush_r+0x32>
 8003e34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e36:	f7ff fb98 	bl	800356a <__retarget_lock_acquire_recursive>
 8003e3a:	4628      	mov	r0, r5
 8003e3c:	4621      	mov	r1, r4
 8003e3e:	f7ff ff5f 	bl	8003d00 <__sflush_r>
 8003e42:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003e44:	07da      	lsls	r2, r3, #31
 8003e46:	4605      	mov	r5, r0
 8003e48:	d4e4      	bmi.n	8003e14 <_fflush_r+0xc>
 8003e4a:	89a3      	ldrh	r3, [r4, #12]
 8003e4c:	059b      	lsls	r3, r3, #22
 8003e4e:	d4e1      	bmi.n	8003e14 <_fflush_r+0xc>
 8003e50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e52:	f7ff fb8b 	bl	800356c <__retarget_lock_release_recursive>
 8003e56:	e7dd      	b.n	8003e14 <_fflush_r+0xc>

08003e58 <__swhatbuf_r>:
 8003e58:	b570      	push	{r4, r5, r6, lr}
 8003e5a:	460c      	mov	r4, r1
 8003e5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e60:	2900      	cmp	r1, #0
 8003e62:	b096      	sub	sp, #88	@ 0x58
 8003e64:	4615      	mov	r5, r2
 8003e66:	461e      	mov	r6, r3
 8003e68:	da0d      	bge.n	8003e86 <__swhatbuf_r+0x2e>
 8003e6a:	89a3      	ldrh	r3, [r4, #12]
 8003e6c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003e70:	f04f 0100 	mov.w	r1, #0
 8003e74:	bf14      	ite	ne
 8003e76:	2340      	movne	r3, #64	@ 0x40
 8003e78:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003e7c:	2000      	movs	r0, #0
 8003e7e:	6031      	str	r1, [r6, #0]
 8003e80:	602b      	str	r3, [r5, #0]
 8003e82:	b016      	add	sp, #88	@ 0x58
 8003e84:	bd70      	pop	{r4, r5, r6, pc}
 8003e86:	466a      	mov	r2, sp
 8003e88:	f000 f87c 	bl	8003f84 <_fstat_r>
 8003e8c:	2800      	cmp	r0, #0
 8003e8e:	dbec      	blt.n	8003e6a <__swhatbuf_r+0x12>
 8003e90:	9901      	ldr	r1, [sp, #4]
 8003e92:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003e96:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003e9a:	4259      	negs	r1, r3
 8003e9c:	4159      	adcs	r1, r3
 8003e9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003ea2:	e7eb      	b.n	8003e7c <__swhatbuf_r+0x24>

08003ea4 <__smakebuf_r>:
 8003ea4:	898b      	ldrh	r3, [r1, #12]
 8003ea6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ea8:	079d      	lsls	r5, r3, #30
 8003eaa:	4606      	mov	r6, r0
 8003eac:	460c      	mov	r4, r1
 8003eae:	d507      	bpl.n	8003ec0 <__smakebuf_r+0x1c>
 8003eb0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003eb4:	6023      	str	r3, [r4, #0]
 8003eb6:	6123      	str	r3, [r4, #16]
 8003eb8:	2301      	movs	r3, #1
 8003eba:	6163      	str	r3, [r4, #20]
 8003ebc:	b003      	add	sp, #12
 8003ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ec0:	ab01      	add	r3, sp, #4
 8003ec2:	466a      	mov	r2, sp
 8003ec4:	f7ff ffc8 	bl	8003e58 <__swhatbuf_r>
 8003ec8:	9f00      	ldr	r7, [sp, #0]
 8003eca:	4605      	mov	r5, r0
 8003ecc:	4639      	mov	r1, r7
 8003ece:	4630      	mov	r0, r6
 8003ed0:	f7ff fbba 	bl	8003648 <_malloc_r>
 8003ed4:	b948      	cbnz	r0, 8003eea <__smakebuf_r+0x46>
 8003ed6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003eda:	059a      	lsls	r2, r3, #22
 8003edc:	d4ee      	bmi.n	8003ebc <__smakebuf_r+0x18>
 8003ede:	f023 0303 	bic.w	r3, r3, #3
 8003ee2:	f043 0302 	orr.w	r3, r3, #2
 8003ee6:	81a3      	strh	r3, [r4, #12]
 8003ee8:	e7e2      	b.n	8003eb0 <__smakebuf_r+0xc>
 8003eea:	89a3      	ldrh	r3, [r4, #12]
 8003eec:	6020      	str	r0, [r4, #0]
 8003eee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ef2:	81a3      	strh	r3, [r4, #12]
 8003ef4:	9b01      	ldr	r3, [sp, #4]
 8003ef6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003efa:	b15b      	cbz	r3, 8003f14 <__smakebuf_r+0x70>
 8003efc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003f00:	4630      	mov	r0, r6
 8003f02:	f000 f851 	bl	8003fa8 <_isatty_r>
 8003f06:	b128      	cbz	r0, 8003f14 <__smakebuf_r+0x70>
 8003f08:	89a3      	ldrh	r3, [r4, #12]
 8003f0a:	f023 0303 	bic.w	r3, r3, #3
 8003f0e:	f043 0301 	orr.w	r3, r3, #1
 8003f12:	81a3      	strh	r3, [r4, #12]
 8003f14:	89a3      	ldrh	r3, [r4, #12]
 8003f16:	431d      	orrs	r5, r3
 8003f18:	81a5      	strh	r5, [r4, #12]
 8003f1a:	e7cf      	b.n	8003ebc <__smakebuf_r+0x18>

08003f1c <_putc_r>:
 8003f1c:	b570      	push	{r4, r5, r6, lr}
 8003f1e:	460d      	mov	r5, r1
 8003f20:	4614      	mov	r4, r2
 8003f22:	4606      	mov	r6, r0
 8003f24:	b118      	cbz	r0, 8003f2e <_putc_r+0x12>
 8003f26:	6a03      	ldr	r3, [r0, #32]
 8003f28:	b90b      	cbnz	r3, 8003f2e <_putc_r+0x12>
 8003f2a:	f7ff f90f 	bl	800314c <__sinit>
 8003f2e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f30:	07d8      	lsls	r0, r3, #31
 8003f32:	d405      	bmi.n	8003f40 <_putc_r+0x24>
 8003f34:	89a3      	ldrh	r3, [r4, #12]
 8003f36:	0599      	lsls	r1, r3, #22
 8003f38:	d402      	bmi.n	8003f40 <_putc_r+0x24>
 8003f3a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f3c:	f7ff fb15 	bl	800356a <__retarget_lock_acquire_recursive>
 8003f40:	68a3      	ldr	r3, [r4, #8]
 8003f42:	3b01      	subs	r3, #1
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	60a3      	str	r3, [r4, #8]
 8003f48:	da05      	bge.n	8003f56 <_putc_r+0x3a>
 8003f4a:	69a2      	ldr	r2, [r4, #24]
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	db12      	blt.n	8003f76 <_putc_r+0x5a>
 8003f50:	b2eb      	uxtb	r3, r5
 8003f52:	2b0a      	cmp	r3, #10
 8003f54:	d00f      	beq.n	8003f76 <_putc_r+0x5a>
 8003f56:	6823      	ldr	r3, [r4, #0]
 8003f58:	1c5a      	adds	r2, r3, #1
 8003f5a:	6022      	str	r2, [r4, #0]
 8003f5c:	701d      	strb	r5, [r3, #0]
 8003f5e:	b2ed      	uxtb	r5, r5
 8003f60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f62:	07da      	lsls	r2, r3, #31
 8003f64:	d405      	bmi.n	8003f72 <_putc_r+0x56>
 8003f66:	89a3      	ldrh	r3, [r4, #12]
 8003f68:	059b      	lsls	r3, r3, #22
 8003f6a:	d402      	bmi.n	8003f72 <_putc_r+0x56>
 8003f6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f6e:	f7ff fafd 	bl	800356c <__retarget_lock_release_recursive>
 8003f72:	4628      	mov	r0, r5
 8003f74:	bd70      	pop	{r4, r5, r6, pc}
 8003f76:	4629      	mov	r1, r5
 8003f78:	4622      	mov	r2, r4
 8003f7a:	4630      	mov	r0, r6
 8003f7c:	f7ff f9d7 	bl	800332e <__swbuf_r>
 8003f80:	4605      	mov	r5, r0
 8003f82:	e7ed      	b.n	8003f60 <_putc_r+0x44>

08003f84 <_fstat_r>:
 8003f84:	b538      	push	{r3, r4, r5, lr}
 8003f86:	4d07      	ldr	r5, [pc, #28]	@ (8003fa4 <_fstat_r+0x20>)
 8003f88:	2300      	movs	r3, #0
 8003f8a:	4604      	mov	r4, r0
 8003f8c:	4608      	mov	r0, r1
 8003f8e:	4611      	mov	r1, r2
 8003f90:	602b      	str	r3, [r5, #0]
 8003f92:	f7fd f891 	bl	80010b8 <_fstat>
 8003f96:	1c43      	adds	r3, r0, #1
 8003f98:	d102      	bne.n	8003fa0 <_fstat_r+0x1c>
 8003f9a:	682b      	ldr	r3, [r5, #0]
 8003f9c:	b103      	cbz	r3, 8003fa0 <_fstat_r+0x1c>
 8003f9e:	6023      	str	r3, [r4, #0]
 8003fa0:	bd38      	pop	{r3, r4, r5, pc}
 8003fa2:	bf00      	nop
 8003fa4:	20000440 	.word	0x20000440

08003fa8 <_isatty_r>:
 8003fa8:	b538      	push	{r3, r4, r5, lr}
 8003faa:	4d06      	ldr	r5, [pc, #24]	@ (8003fc4 <_isatty_r+0x1c>)
 8003fac:	2300      	movs	r3, #0
 8003fae:	4604      	mov	r4, r0
 8003fb0:	4608      	mov	r0, r1
 8003fb2:	602b      	str	r3, [r5, #0]
 8003fb4:	f7fd f890 	bl	80010d8 <_isatty>
 8003fb8:	1c43      	adds	r3, r0, #1
 8003fba:	d102      	bne.n	8003fc2 <_isatty_r+0x1a>
 8003fbc:	682b      	ldr	r3, [r5, #0]
 8003fbe:	b103      	cbz	r3, 8003fc2 <_isatty_r+0x1a>
 8003fc0:	6023      	str	r3, [r4, #0]
 8003fc2:	bd38      	pop	{r3, r4, r5, pc}
 8003fc4:	20000440 	.word	0x20000440

08003fc8 <_sbrk_r>:
 8003fc8:	b538      	push	{r3, r4, r5, lr}
 8003fca:	4d06      	ldr	r5, [pc, #24]	@ (8003fe4 <_sbrk_r+0x1c>)
 8003fcc:	2300      	movs	r3, #0
 8003fce:	4604      	mov	r4, r0
 8003fd0:	4608      	mov	r0, r1
 8003fd2:	602b      	str	r3, [r5, #0]
 8003fd4:	f7fd f898 	bl	8001108 <_sbrk>
 8003fd8:	1c43      	adds	r3, r0, #1
 8003fda:	d102      	bne.n	8003fe2 <_sbrk_r+0x1a>
 8003fdc:	682b      	ldr	r3, [r5, #0]
 8003fde:	b103      	cbz	r3, 8003fe2 <_sbrk_r+0x1a>
 8003fe0:	6023      	str	r3, [r4, #0]
 8003fe2:	bd38      	pop	{r3, r4, r5, pc}
 8003fe4:	20000440 	.word	0x20000440

08003fe8 <_init>:
 8003fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fea:	bf00      	nop
 8003fec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fee:	bc08      	pop	{r3}
 8003ff0:	469e      	mov	lr, r3
 8003ff2:	4770      	bx	lr

08003ff4 <_fini>:
 8003ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ff6:	bf00      	nop
 8003ff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ffa:	bc08      	pop	{r3}
 8003ffc:	469e      	mov	lr, r3
 8003ffe:	4770      	bx	lr
