<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Line split page</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    }  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Line split page</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-center">
Go <a href="mod14.html#l2">back</a>
<pre class="code"><br clear=all>
1779                    always @(*) begin
1780       1/1          	mprj_adr_o = 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1781       1/1          	mprj_adr_o[31:2] = mprj_adr;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1782       1/1          	mprj_adr_o[1:0] = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1783                    end
1784                    assign mprj_dat_r = mprj_dat_i;
1785                    assign mprj_dat_o = mprj_dat_w;
1786                    assign mprj_ack = mprj_ack_i;
1787                    assign hk_stb_o = hk_stb;
1788                    assign hk_cyc_o = hk_cyc;
1789                    assign hk_dat_r = hk_dat_i;
1790                    assign hk_ack = hk_ack_i;
1791                    assign debug_out = 1'd0;
1792                    always @(*) begin
1793       1/1          	sys_uart_rx = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1794       1/1          	if ((debug_in == 1'd1)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1795                    	end else begin
1796       1/1          		sys_uart_rx = serial_rx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1797                    	end
1798                    end
1799                    always @(*) begin
1800       1/1          	dbg_uart_dbg_uart_rx = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1801       1/1          	if ((debug_in == 1'd1)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1802       1/1          		dbg_uart_dbg_uart_rx = serial_rx;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
1803                    	end else begin
1804                    	end
1805                    end
1806                    always @(*) begin
1807       1/1          	serial_tx = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1808       1/1          	if ((debug_in == 1'd1)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1809       1/1          		serial_tx = dbg_uart_dbg_uart_tx;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
1810                    	end else begin
1811       1/1          		serial_tx = sys_uart_tx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1812                    	end
1813                    end
1814                    assign uart_enabled = (uart_enabled_o | debug_in);
1815                    assign qspi_enabled = 1'd0;
1816                    assign trap = 1'd0;
1817                    assign clk_out = clk_in;
1818                    assign resetn_out = resetn_in;
1819                    assign serial_load_out = serial_load_in;
1820                    assign serial_data_2_out = serial_data_2_in;
1821                    assign serial_resetn_out = serial_resetn_in;
1822                    assign serial_clock_out = serial_clock_in;
1823                    assign rstb_l_out = rstb_l_in;
1824                    assign por_l_out = por_l_in;
1825                    assign porb_h_out = porb_h_in;
1826                    assign mgmtsoc_bus_error = error;
1827                    always @(*) begin
1828       1/1          	mgmtsoc_interrupt = 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1829       1/1          	mgmtsoc_interrupt[0] = mgmtsoc_irq;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1830       1/1          	mgmtsoc_interrupt[1] = uart_irq;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1831       1/1          	mgmtsoc_interrupt[2] = gpioin0_gpioin0_irq;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1832       1/1          	mgmtsoc_interrupt[3] = gpioin1_gpioin1_irq;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1833       1/1          	mgmtsoc_interrupt[4] = gpioin2_gpioin2_irq;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1834       1/1          	mgmtsoc_interrupt[5] = gpioin3_gpioin3_irq;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1835       1/1          	mgmtsoc_interrupt[6] = gpioin4_gpioin4_irq;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1836       1/1          	mgmtsoc_interrupt[7] = gpioin5_gpioin5_irq;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1837                    end
1838                    assign sys_clk = core_clk;
1839                    assign por_clk = core_clk;
1840                    assign sys_rst = int_rst;
1841                    assign mgmtsoc_bus_errors_status = mgmtsoc_bus_errors;
1842                    assign mgmtsoc_zero_trigger = (mgmtsoc_value == 1'd0);
1843                    assign mgmtsoc_zero0 = mgmtsoc_zero_status;
1844                    assign mgmtsoc_zero1 = mgmtsoc_zero_pending;
1845                    always @(*) begin
1846       1/1          	mgmtsoc_zero_clear = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1847       1/1          	if ((mgmtsoc_pending_re &amp; mgmtsoc_pending_r)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1848       1/1          		mgmtsoc_zero_clear = 1'd1;
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;
1849                    	end
                        MISSING_ELSE
1850                    end
1851                    assign mgmtsoc_irq = (mgmtsoc_pending_status &amp; mgmtsoc_enable_storage);
1852                    assign mgmtsoc_zero_status = mgmtsoc_zero_trigger;
1853                    assign dff_di = dff_bus_dat_w[31:0];
1854                    always @(*) begin
1855       1/1          	dff_we = 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1856       1/1          	dff_we[0] = (((dff_bus_sel[0] &amp; dff_bus_we) &amp; dff_bus_stb) &amp; dff_bus_cyc);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1857       1/1          	dff_we[1] = (((dff_bus_sel[1] &amp; dff_bus_we) &amp; dff_bus_stb) &amp; dff_bus_cyc);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1858       1/1          	dff_we[2] = (((dff_bus_sel[2] &amp; dff_bus_we) &amp; dff_bus_stb) &amp; dff_bus_cyc);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1859       1/1          	dff_we[3] = (((dff_bus_sel[3] &amp; dff_bus_we) &amp; dff_bus_stb) &amp; dff_bus_cyc);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1860                    end
1861                    assign dff_bus_dat_r[31:0] = dff_do;
1862                    assign dff_en = (dff_bus_stb &amp; dff_bus_cyc);
1863                    assign dff2_di = dff2_bus_dat_w[31:0];
1864                    always @(*) begin
1865       1/1          	dff2_we = 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1866       1/1          	dff2_we[0] = (((dff2_bus_sel[0] &amp; dff2_bus_we) &amp; dff2_bus_stb) &amp; dff2_bus_cyc);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1867       1/1          	dff2_we[1] = (((dff2_bus_sel[1] &amp; dff2_bus_we) &amp; dff2_bus_stb) &amp; dff2_bus_cyc);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1868       1/1          	dff2_we[2] = (((dff2_bus_sel[2] &amp; dff2_bus_we) &amp; dff2_bus_stb) &amp; dff2_bus_cyc);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1869       1/1          	dff2_we[3] = (((dff2_bus_sel[3] &amp; dff2_bus_we) &amp; dff2_bus_stb) &amp; dff2_bus_cyc);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1870                    end
1871                    assign dff2_bus_dat_r[31:0] = dff2_do;
1872                    assign dff2_en = (dff2_bus_stb &amp; dff2_bus_cyc);
1873                    assign mgmtsoc_litespisdrphycore_div = mgmtsoc_litespisdrphycore_spi_clk_divisor;
1874                    assign mgmtsoc_litespisdrphycore_sample_cnt = 1'd1;
1875                    assign mgmtsoc_litespisdrphycore_update_cnt = 1'd1;
1876                    assign mgmtsoc_litespisdrphycore_wait = mgmtsoc_litespisdrphycore_cs;
1877                    assign mgmtsoc_litespisdrphycore_cs_enable = mgmtsoc_litespisdrphycore_done;
1878                    assign flash_cs_n = (~mgmtsoc_litespisdrphycore_cs_enable);
1879                    assign flash_io1_oeb = 1'd1;
1880                    assign flash_io1_do = 1'd0;
1881                    assign flash_io2_do = 1'd0;
1882                    assign flash_io3_do = 1'd0;
1883                    assign flash_io2_oeb = 1'd1;
1884                    assign flash_io3_oeb = 1'd1;
1885                    assign mgmtsoc_litespisdrphycore_dq_oe = mgmtsoc_litespisdrphycore_sink_payload_mask;
1886                    always @(*) begin
1887       1/1          	mgmtsoc_litespisdrphycore_dq_o = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1888       1/1          	case (mgmtsoc_litespisdrphycore_sink_payload_width)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1889                    		1'd1: begin
1890       1/1          			mgmtsoc_litespisdrphycore_dq_o = mgmtsoc_litespisdrphycore_sr_out[31];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1891                    		end
1892                    		2'd2: begin
1893       <font color = "red">0/1     ==>  			mgmtsoc_litespisdrphycore_dq_o = mgmtsoc_litespisdrphycore_sr_out[31:30];</font>
1894                    		end
1895                    		3'd4: begin
1896       <font color = "red">0/1     ==>  			mgmtsoc_litespisdrphycore_dq_o = mgmtsoc_litespisdrphycore_sr_out[31:28];</font>
1897                    		end
1898                    		4'd8: begin
1899       <font color = "red">0/1     ==>  			mgmtsoc_litespisdrphycore_dq_o = mgmtsoc_litespisdrphycore_sr_out[31:24];</font>
1900                    		end
                        MISSING_DEFAULT
1901                    	endcase
1902                    end
1903                    assign mgmtsoc_litespisdrphycore_source_payload_data = mgmtsoc_litespisdrphycore_sr_in;
1904                    assign mgmtsoc_litespisdrphycore_spi_clk_divisor = mgmtsoc_litespisdrphycore_storage;
1905                    assign mgmtsoc_litespisdrphycore_posedge = ((mgmtsoc_litespisdrphycore_en &amp; (~mgmtsoc_litespisdrphycore_clk)) &amp; (mgmtsoc_litespisdrphycore_cnt == mgmtsoc_litespisdrphycore_div));
1906                    assign mgmtsoc_litespisdrphycore_negedge = ((mgmtsoc_litespisdrphycore_en &amp; mgmtsoc_litespisdrphycore_clk) &amp; (mgmtsoc_litespisdrphycore_cnt == mgmtsoc_litespisdrphycore_div));
1907                    assign mgmtsoc_litespisdrphycore_sample = (mgmtsoc_litespisdrphycore_cnt == mgmtsoc_litespisdrphycore_sample_cnt);
1908                    assign mgmtsoc_litespisdrphycore_update = (mgmtsoc_litespisdrphycore_cnt == mgmtsoc_litespisdrphycore_update_cnt);
1909                    assign mgmtsoc_litespisdrphycore_done = (mgmtsoc_litespisdrphycore_count == 1'd0);
1910                    always @(*) begin
1911       1/1          	litespiphy_next_state = 2'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1912       1/1          	litespiphy_next_state = litespiphy_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1913       1/1          	case (litespiphy_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1914                    		1'd1: begin
1915       1/1          			if (mgmtsoc_litespisdrphycore_negedge) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1916       1/1          				if ((mgmtsoc_litespisdrphycore_sr_cnt == 1'd0)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1917       1/1          					litespiphy_next_state = 2'd2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1918                    				end
                        MISSING_ELSE
1919                    			end
                        MISSING_ELSE
1920                    		end
1921                    		2'd2: begin
1922       1/1          			if (((mgmtsoc_litespisdrphycore_spi_clk_divisor &gt; 1'd0) | mgmtsoc_litespisdrphycore_posedge_reg2)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1923       1/1          				litespiphy_next_state = 2'd3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1924                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
1925                    		end
1926                    		2'd3: begin
1927       1/1          			if (mgmtsoc_litespisdrphycore_source_ready) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1928       1/1          				litespiphy_next_state = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1929                    			end
                        MISSING_ELSE
1930                    		end
1931                    		default: begin
1932       1/1          			if ((mgmtsoc_litespisdrphycore_cs_enable &amp; mgmtsoc_litespisdrphycore_sink_valid)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1933       1/1          				litespiphy_next_state = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1934                    			end
                        MISSING_ELSE
1935                    		end
1936                    	endcase
1937                    end
1938                    always @(*) begin
1939       1/1          	mgmtsoc_litespisdrphycore_sink_ready = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1940       1/1          	case (litespiphy_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1941                    		1'd1: begin
1942                    		end
1943                    		2'd2: begin
1944       1/1          			if (((mgmtsoc_litespisdrphycore_spi_clk_divisor &gt; 1'd0) | mgmtsoc_litespisdrphycore_posedge_reg2)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1945       1/1          				mgmtsoc_litespisdrphycore_sink_ready = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1946                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
1947                    		end
1948                    		2'd3: begin
1949                    		end
1950                    		default: begin
1951                    		end
1952                    	endcase
1953                    end
1954                    always @(*) begin
1955       1/1          	mgmtsoc_litespisdrphycore_en = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1956       1/1          	case (litespiphy_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1957                    		1'd1: begin
1958       1/1          			mgmtsoc_litespisdrphycore_en = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1959                    		end
1960                    		2'd2: begin
1961                    		end
1962                    		2'd3: begin
1963                    		end
1964                    		default: begin
1965                    		end
1966                    	endcase
1967                    end
1968                    always @(*) begin
1969       1/1          	mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value = 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1970       1/1          	case (litespiphy_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1971                    		1'd1: begin
1972       1/1          			if (mgmtsoc_litespisdrphycore_negedge) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1973       1/1          				mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value = (mgmtsoc_litespisdrphycore_sr_cnt - mgmtsoc_litespisdrphycore_sink_payload_width);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1974                    			end
                        MISSING_ELSE
1975                    		end
1976                    		2'd2: begin
1977                    		end
1978                    		2'd3: begin
1979                    		end
1980                    		default: begin
1981       1/1          			if ((mgmtsoc_litespisdrphycore_cs_enable &amp; mgmtsoc_litespisdrphycore_sink_valid)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1982       1/1          				mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value = (mgmtsoc_litespisdrphycore_sink_payload_len - mgmtsoc_litespisdrphycore_sink_payload_width);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1983                    			end
                        MISSING_ELSE
1984                    		end
1985                    	endcase
1986                    end
1987                    always @(*) begin
1988       1/1          	mgmtsoc_litespisdrphycore_sr_out_load = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1989       1/1          	case (litespiphy_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1990                    		1'd1: begin
1991                    		end
1992                    		2'd2: begin
1993                    		end
1994                    		2'd3: begin
1995                    		end
1996                    		default: begin
1997       1/1          			if ((mgmtsoc_litespisdrphycore_cs_enable &amp; mgmtsoc_litespisdrphycore_sink_valid)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1998       1/1          				mgmtsoc_litespisdrphycore_sr_out_load = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
1999                    			end
                        MISSING_ELSE
2000                    		end
2001                    	endcase
2002                    end
2003                    always @(*) begin
2004       1/1          	mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2005       1/1          	case (litespiphy_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2006                    		1'd1: begin
2007       1/1          			if (mgmtsoc_litespisdrphycore_negedge) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2008       1/1          				mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2009                    			end
                        MISSING_ELSE
2010                    		end
2011                    		2'd2: begin
2012                    		end
2013                    		2'd3: begin
2014                    		end
2015                    		default: begin
2016       1/1          			if ((mgmtsoc_litespisdrphycore_cs_enable &amp; mgmtsoc_litespisdrphycore_sink_valid)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2017       1/1          				mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2018                    			end
                        MISSING_ELSE
2019                    		end
2020                    	endcase
2021                    end
2022                    always @(*) begin
2023       1/1          	mgmtsoc_litespisdrphycore_sr_out_shift = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2024       1/1          	case (litespiphy_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2025                    		1'd1: begin
2026       1/1          			if (mgmtsoc_litespisdrphycore_negedge) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2027       1/1          				mgmtsoc_litespisdrphycore_sr_out_shift = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2028                    			end
                        MISSING_ELSE
2029                    		end
2030                    		2'd2: begin
2031                    		end
2032                    		2'd3: begin
2033                    		end
2034                    		default: begin
2035                    		end
2036                    	endcase
2037                    end
2038                    always @(*) begin
2039       1/1          	mgmtsoc_litespisdrphycore_sr_in_shift = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2040       1/1          	case (litespiphy_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2041                    		1'd1: begin
2042       1/1          			if (mgmtsoc_litespisdrphycore_posedge_reg2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2043       1/1          				mgmtsoc_litespisdrphycore_sr_in_shift = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2044                    			end
                        MISSING_ELSE
2045                    		end
2046                    		2'd2: begin
2047       1/1          			if (((mgmtsoc_litespisdrphycore_spi_clk_divisor &gt; 1'd0) | mgmtsoc_litespisdrphycore_posedge_reg2)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2048       1/1          				mgmtsoc_litespisdrphycore_sr_in_shift = (mgmtsoc_litespisdrphycore_spi_clk_divisor == 1'd0);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2049                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
2050                    		end
2051                    		2'd3: begin
2052                    		end
2053                    		default: begin
2054                    		end
2055                    	endcase
2056                    end
2057                    always @(*) begin
2058       1/1          	mgmtsoc_litespisdrphycore_source_valid = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2059       1/1          	case (litespiphy_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2060                    		1'd1: begin
2061                    		end
2062                    		2'd2: begin
2063                    		end
2064                    		2'd3: begin
2065       1/1          			mgmtsoc_litespisdrphycore_source_valid = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2066                    		end
2067                    		default: begin
2068                    		end
2069                    	endcase
2070                    end
2071                    always @(*) begin
2072       1/1          	mgmtsoc_litespisdrphycore_source_last = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2073       1/1          	case (litespiphy_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2074                    		1'd1: begin
2075                    		end
2076                    		2'd2: begin
2077                    		end
2078                    		2'd3: begin
2079       1/1          			mgmtsoc_litespisdrphycore_source_last = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2080                    		end
2081                    		default: begin
2082                    		end
2083                    	endcase
2084                    end
2085                    assign mgmtsoc_litespisdrphycore_cs = mgmtsoc_crossbar_cs;
2086                    assign mgmtsoc_litespimmap_sink_valid = mgmtsoc_port_mmap_user_port_source_valid;
2087                    assign mgmtsoc_port_mmap_user_port_source_ready = mgmtsoc_litespimmap_sink_ready;
2088                    assign mgmtsoc_litespimmap_sink_first = mgmtsoc_port_mmap_user_port_source_first;
2089                    assign mgmtsoc_litespimmap_sink_last = mgmtsoc_port_mmap_user_port_source_last;
2090                    assign mgmtsoc_litespimmap_sink_payload_data = mgmtsoc_port_mmap_user_port_source_payload_data;
2091                    assign mgmtsoc_port_mmap_user_port_sink_valid = mgmtsoc_litespimmap_source_valid;
2092                    assign mgmtsoc_litespimmap_source_ready = mgmtsoc_port_mmap_user_port_sink_ready;
2093                    assign mgmtsoc_port_mmap_user_port_sink_first = mgmtsoc_litespimmap_source_first;
2094                    assign mgmtsoc_port_mmap_user_port_sink_last = mgmtsoc_litespimmap_source_last;
2095                    assign mgmtsoc_port_mmap_user_port_sink_payload_data = mgmtsoc_litespimmap_source_payload_data;
2096                    assign mgmtsoc_port_mmap_user_port_sink_payload_len = mgmtsoc_litespimmap_source_payload_len;
2097                    assign mgmtsoc_port_mmap_user_port_sink_payload_width = mgmtsoc_litespimmap_source_payload_width;
2098                    assign mgmtsoc_port_mmap_user_port_sink_payload_mask = mgmtsoc_litespimmap_source_payload_mask;
2099                    assign mgmtsoc_master_sink_sink_valid = mgmtsoc_port_master_user_port_source_valid;
2100                    assign mgmtsoc_port_master_user_port_source_ready = mgmtsoc_master_sink_sink_ready;
2101                    assign mgmtsoc_master_sink_sink_first = mgmtsoc_port_master_user_port_source_first;
2102                    assign mgmtsoc_master_sink_sink_last = mgmtsoc_port_master_user_port_source_last;
2103                    assign mgmtsoc_master_sink_sink_payload_data = mgmtsoc_port_master_user_port_source_payload_data;
2104                    assign mgmtsoc_port_master_user_port_sink_valid = mgmtsoc_master_source_source_valid;
2105                    assign mgmtsoc_master_source_source_ready = mgmtsoc_port_master_user_port_sink_ready;
2106                    assign mgmtsoc_port_master_user_port_sink_first = mgmtsoc_master_source_source_first;
2107                    assign mgmtsoc_port_master_user_port_sink_last = mgmtsoc_master_source_source_last;
2108                    assign mgmtsoc_port_master_user_port_sink_payload_data = mgmtsoc_master_source_source_payload_data;
2109                    assign mgmtsoc_port_master_user_port_sink_payload_len = mgmtsoc_master_source_source_payload_len;
2110                    assign mgmtsoc_port_master_user_port_sink_payload_width = mgmtsoc_master_source_source_payload_width;
2111                    assign mgmtsoc_port_master_user_port_sink_payload_mask = mgmtsoc_master_source_source_payload_mask;
2112                    assign mgmtsoc_litespisdrphycore_sink_valid = mgmtsoc_crossbar_source_valid;
2113                    assign mgmtsoc_crossbar_source_ready = mgmtsoc_litespisdrphycore_sink_ready;
2114                    assign mgmtsoc_litespisdrphycore_sink_first = mgmtsoc_crossbar_source_first;
2115                    assign mgmtsoc_litespisdrphycore_sink_last = mgmtsoc_crossbar_source_last;
2116                    assign mgmtsoc_litespisdrphycore_sink_payload_data = mgmtsoc_crossbar_source_payload_data;
2117                    assign mgmtsoc_litespisdrphycore_sink_payload_len = mgmtsoc_crossbar_source_payload_len;
2118                    assign mgmtsoc_litespisdrphycore_sink_payload_width = mgmtsoc_crossbar_source_payload_width;
2119                    assign mgmtsoc_litespisdrphycore_sink_payload_mask = mgmtsoc_crossbar_source_payload_mask;
2120                    assign mgmtsoc_crossbar_sink_valid = mgmtsoc_litespisdrphycore_source_valid;
2121                    assign mgmtsoc_litespisdrphycore_source_ready = mgmtsoc_crossbar_sink_ready;
2122                    assign mgmtsoc_crossbar_sink_first = mgmtsoc_litespisdrphycore_source_first;
2123                    assign mgmtsoc_crossbar_sink_last = mgmtsoc_litespisdrphycore_source_last;
2124                    assign mgmtsoc_crossbar_sink_payload_data = mgmtsoc_litespisdrphycore_source_payload_data;
2125                    assign mgmtsoc_port_mmap_internal_port_sink_valid = mgmtsoc_port_mmap_user_port_sink_valid;
2126                    assign mgmtsoc_port_mmap_user_port_sink_ready = mgmtsoc_port_mmap_internal_port_sink_ready;
2127                    assign mgmtsoc_port_mmap_internal_port_sink_first = mgmtsoc_port_mmap_user_port_sink_first;
2128                    assign mgmtsoc_port_mmap_internal_port_sink_last = mgmtsoc_port_mmap_user_port_sink_last;
2129                    assign mgmtsoc_port_mmap_internal_port_sink_payload_data = mgmtsoc_port_mmap_user_port_sink_payload_data;
2130                    assign mgmtsoc_port_mmap_internal_port_sink_payload_len = mgmtsoc_port_mmap_user_port_sink_payload_len;
2131                    assign mgmtsoc_port_mmap_internal_port_sink_payload_width = mgmtsoc_port_mmap_user_port_sink_payload_width;
2132                    assign mgmtsoc_port_mmap_internal_port_sink_payload_mask = mgmtsoc_port_mmap_user_port_sink_payload_mask;
2133                    assign mgmtsoc_port_mmap_user_port_source_valid = mgmtsoc_port_mmap_internal_port_source_valid;
2134                    assign mgmtsoc_port_mmap_internal_port_source_ready = mgmtsoc_port_mmap_user_port_source_ready;
2135                    assign mgmtsoc_port_mmap_user_port_source_first = mgmtsoc_port_mmap_internal_port_source_first;
2136                    assign mgmtsoc_port_mmap_user_port_source_last = mgmtsoc_port_mmap_internal_port_source_last;
2137                    assign mgmtsoc_port_mmap_user_port_source_payload_data = mgmtsoc_port_mmap_internal_port_source_payload_data;
2138                    assign mgmtsoc_port_mmap_request = mgmtsoc_litespimmap_cs;
2139                    assign mgmtsoc_port_master_internal_port_sink_valid = mgmtsoc_port_master_user_port_sink_valid;
2140                    assign mgmtsoc_port_master_user_port_sink_ready = mgmtsoc_port_master_internal_port_sink_ready;
2141                    assign mgmtsoc_port_master_internal_port_sink_first = mgmtsoc_port_master_user_port_sink_first;
2142                    assign mgmtsoc_port_master_internal_port_sink_last = mgmtsoc_port_master_user_port_sink_last;
2143                    assign mgmtsoc_port_master_internal_port_sink_payload_data = mgmtsoc_port_master_user_port_sink_payload_data;
2144                    assign mgmtsoc_port_master_internal_port_sink_payload_len = mgmtsoc_port_master_user_port_sink_payload_len;
2145                    assign mgmtsoc_port_master_internal_port_sink_payload_width = mgmtsoc_port_master_user_port_sink_payload_width;
2146                    assign mgmtsoc_port_master_internal_port_sink_payload_mask = mgmtsoc_port_master_user_port_sink_payload_mask;
2147                    assign mgmtsoc_port_master_user_port_source_valid = mgmtsoc_port_master_internal_port_source_valid;
2148                    assign mgmtsoc_port_master_internal_port_source_ready = mgmtsoc_port_master_user_port_source_ready;
2149                    assign mgmtsoc_port_master_user_port_source_first = mgmtsoc_port_master_internal_port_source_first;
2150                    assign mgmtsoc_port_master_user_port_source_last = mgmtsoc_port_master_internal_port_source_last;
2151                    assign mgmtsoc_port_master_user_port_source_payload_data = mgmtsoc_port_master_internal_port_source_payload_data;
2152                    assign mgmtsoc_port_master_request = mgmtsoc_master_cs;
2153                    assign litespi_tx_mux_endpoint0_sink_valid = mgmtsoc_port_mmap_internal_port_sink_valid;
2154                    assign mgmtsoc_port_mmap_internal_port_sink_ready = litespi_tx_mux_endpoint0_sink_ready;
2155                    assign litespi_tx_mux_endpoint0_sink_first = mgmtsoc_port_mmap_internal_port_sink_first;
2156                    assign litespi_tx_mux_endpoint0_sink_last = mgmtsoc_port_mmap_internal_port_sink_last;
2157                    assign litespi_tx_mux_endpoint0_sink_payload_data = mgmtsoc_port_mmap_internal_port_sink_payload_data;
2158                    assign litespi_tx_mux_endpoint0_sink_payload_len = mgmtsoc_port_mmap_internal_port_sink_payload_len;
2159                    assign litespi_tx_mux_endpoint0_sink_payload_width = mgmtsoc_port_mmap_internal_port_sink_payload_width;
2160                    assign litespi_tx_mux_endpoint0_sink_payload_mask = mgmtsoc_port_mmap_internal_port_sink_payload_mask;
2161                    assign mgmtsoc_port_mmap_internal_port_source_valid = litespi_rx_demux_endpoint0_source_valid;
2162                    assign litespi_rx_demux_endpoint0_source_ready = mgmtsoc_port_mmap_internal_port_source_ready;
2163                    assign mgmtsoc_port_mmap_internal_port_source_first = litespi_rx_demux_endpoint0_source_first;
2164                    assign mgmtsoc_port_mmap_internal_port_source_last = litespi_rx_demux_endpoint0_source_last;
2165                    assign mgmtsoc_port_mmap_internal_port_source_payload_data = litespi_rx_demux_endpoint0_source_payload_data;
2166                    assign litespi_tx_mux_endpoint1_sink_valid = mgmtsoc_port_master_internal_port_sink_valid;
2167                    assign mgmtsoc_port_master_internal_port_sink_ready = litespi_tx_mux_endpoint1_sink_ready;
2168                    assign litespi_tx_mux_endpoint1_sink_first = mgmtsoc_port_master_internal_port_sink_first;
2169                    assign litespi_tx_mux_endpoint1_sink_last = mgmtsoc_port_master_internal_port_sink_last;
2170                    assign litespi_tx_mux_endpoint1_sink_payload_data = mgmtsoc_port_master_internal_port_sink_payload_data;
2171                    assign litespi_tx_mux_endpoint1_sink_payload_len = mgmtsoc_port_master_internal_port_sink_payload_len;
2172                    assign litespi_tx_mux_endpoint1_sink_payload_width = mgmtsoc_port_master_internal_port_sink_payload_width;
2173                    assign litespi_tx_mux_endpoint1_sink_payload_mask = mgmtsoc_port_master_internal_port_sink_payload_mask;
2174                    assign mgmtsoc_port_master_internal_port_source_valid = litespi_rx_demux_endpoint1_source_valid;
2175                    assign litespi_rx_demux_endpoint1_source_ready = mgmtsoc_port_master_internal_port_source_ready;
2176                    assign mgmtsoc_port_master_internal_port_source_first = litespi_rx_demux_endpoint1_source_first;
2177                    assign mgmtsoc_port_master_internal_port_source_last = litespi_rx_demux_endpoint1_source_last;
2178                    assign mgmtsoc_port_master_internal_port_source_payload_data = litespi_rx_demux_endpoint1_source_payload_data;
2179                    assign litespi_request = {mgmtsoc_port_master_request, mgmtsoc_port_mmap_request};
2180                    assign mgmtsoc_crossbar_source_valid = litespi_tx_mux_source_valid;
2181                    assign litespi_tx_mux_source_ready = mgmtsoc_crossbar_source_ready;
2182                    assign mgmtsoc_crossbar_source_first = litespi_tx_mux_source_first;
2183                    assign mgmtsoc_crossbar_source_last = litespi_tx_mux_source_last;
2184                    assign mgmtsoc_crossbar_source_payload_data = litespi_tx_mux_source_payload_data;
2185                    assign mgmtsoc_crossbar_source_payload_len = litespi_tx_mux_source_payload_len;
2186                    assign mgmtsoc_crossbar_source_payload_width = litespi_tx_mux_source_payload_width;
2187                    assign mgmtsoc_crossbar_source_payload_mask = litespi_tx_mux_source_payload_mask;
2188                    assign litespi_tx_mux_sel = litespi_grant;
2189                    assign litespi_rx_demux_sink_valid = mgmtsoc_crossbar_sink_valid;
2190                    assign mgmtsoc_crossbar_sink_ready = litespi_rx_demux_sink_ready;
2191                    assign litespi_rx_demux_sink_first = mgmtsoc_crossbar_sink_first;
2192                    assign litespi_rx_demux_sink_last = mgmtsoc_crossbar_sink_last;
2193                    assign litespi_rx_demux_sink_payload_data = mgmtsoc_crossbar_sink_payload_data;
2194                    assign litespi_rx_demux_sel = litespi_grant;
2195                    always @(*) begin
2196       1/1          	mgmtsoc_crossbar_cs = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2197       1/1          	case (litespi_grant)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2198                    		1'd0: begin
2199       1/1          			mgmtsoc_crossbar_cs = mgmtsoc_litespimmap_cs;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2200                    		end
2201                    		1'd1: begin
2202       <font color = "red">0/1     ==>  			mgmtsoc_crossbar_cs = mgmtsoc_master_cs;</font>
2203                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2204                    	endcase
2205                    end
2206                    always @(*) begin
2207       1/1          	litespi_tx_mux_source_valid = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2208       1/1          	case (litespi_tx_mux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2209                    		1'd0: begin
2210       1/1          			litespi_tx_mux_source_valid = litespi_tx_mux_endpoint0_sink_valid;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2211                    		end
2212                    		1'd1: begin
2213       <font color = "red">0/1     ==>  			litespi_tx_mux_source_valid = litespi_tx_mux_endpoint1_sink_valid;</font>
2214                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2215                    	endcase
2216                    end
2217                    always @(*) begin
2218       1/1          	litespi_tx_mux_endpoint1_sink_ready = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2219       1/1          	case (litespi_tx_mux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2220                    		1'd0: begin
2221                    		end
2222                    		1'd1: begin
2223       <font color = "red">0/1     ==>  			litespi_tx_mux_endpoint1_sink_ready = litespi_tx_mux_source_ready;</font>
2224                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2225                    	endcase
2226                    end
2227                    always @(*) begin
2228       1/1          	litespi_tx_mux_source_first = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2229       1/1          	case (litespi_tx_mux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2230                    		1'd0: begin
2231       1/1          			litespi_tx_mux_source_first = litespi_tx_mux_endpoint0_sink_first;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2232                    		end
2233                    		1'd1: begin
2234       <font color = "red">0/1     ==>  			litespi_tx_mux_source_first = litespi_tx_mux_endpoint1_sink_first;</font>
2235                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2236                    	endcase
2237                    end
2238                    always @(*) begin
2239       1/1          	litespi_tx_mux_source_last = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2240       1/1          	case (litespi_tx_mux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2241                    		1'd0: begin
2242       1/1          			litespi_tx_mux_source_last = litespi_tx_mux_endpoint0_sink_last;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2243                    		end
2244                    		1'd1: begin
2245       <font color = "red">0/1     ==>  			litespi_tx_mux_source_last = litespi_tx_mux_endpoint1_sink_last;</font>
2246                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2247                    	endcase
2248                    end
2249                    always @(*) begin
2250       1/1          	litespi_tx_mux_source_payload_data = 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2251       1/1          	case (litespi_tx_mux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2252                    		1'd0: begin
2253       1/1          			litespi_tx_mux_source_payload_data = litespi_tx_mux_endpoint0_sink_payload_data;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2254                    		end
2255                    		1'd1: begin
2256       <font color = "red">0/1     ==>  			litespi_tx_mux_source_payload_data = litespi_tx_mux_endpoint1_sink_payload_data;</font>
2257                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2258                    	endcase
2259                    end
2260                    always @(*) begin
2261       1/1          	litespi_tx_mux_source_payload_len = 6'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2262       1/1          	case (litespi_tx_mux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2263                    		1'd0: begin
2264       1/1          			litespi_tx_mux_source_payload_len = litespi_tx_mux_endpoint0_sink_payload_len;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2265                    		end
2266                    		1'd1: begin
2267       <font color = "red">0/1     ==>  			litespi_tx_mux_source_payload_len = litespi_tx_mux_endpoint1_sink_payload_len;</font>
2268                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2269                    	endcase
2270                    end
2271                    always @(*) begin
2272       1/1          	litespi_tx_mux_source_payload_width = 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2273       1/1          	case (litespi_tx_mux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2274                    		1'd0: begin
2275       1/1          			litespi_tx_mux_source_payload_width = litespi_tx_mux_endpoint0_sink_payload_width;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2276                    		end
2277                    		1'd1: begin
2278       <font color = "red">0/1     ==>  			litespi_tx_mux_source_payload_width = litespi_tx_mux_endpoint1_sink_payload_width;</font>
2279                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2280                    	endcase
2281                    end
2282                    always @(*) begin
2283       1/1          	litespi_tx_mux_source_payload_mask = 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2284       1/1          	case (litespi_tx_mux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2285                    		1'd0: begin
2286       1/1          			litespi_tx_mux_source_payload_mask = litespi_tx_mux_endpoint0_sink_payload_mask;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2287                    		end
2288                    		1'd1: begin
2289       <font color = "red">0/1     ==>  			litespi_tx_mux_source_payload_mask = litespi_tx_mux_endpoint1_sink_payload_mask;</font>
2290                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2291                    	endcase
2292                    end
2293                    always @(*) begin
2294       1/1          	litespi_tx_mux_endpoint0_sink_ready = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2295       1/1          	case (litespi_tx_mux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2296                    		1'd0: begin
2297       1/1          			litespi_tx_mux_endpoint0_sink_ready = litespi_tx_mux_source_ready;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2298                    		end
2299                    		1'd1: begin
2300                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2301                    	endcase
2302                    end
2303                    always @(*) begin
2304       1/1          	litespi_rx_demux_sink_ready = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2305       1/1          	case (litespi_rx_demux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2306                    		1'd0: begin
2307       1/1          			litespi_rx_demux_sink_ready = litespi_rx_demux_endpoint0_source_ready;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2308                    		end
2309                    		1'd1: begin
2310       <font color = "red">0/1     ==>  			litespi_rx_demux_sink_ready = litespi_rx_demux_endpoint1_source_ready;</font>
2311                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2312                    	endcase
2313                    end
2314                    always @(*) begin
2315       1/1          	litespi_rx_demux_endpoint0_source_valid = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2316       1/1          	case (litespi_rx_demux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2317                    		1'd0: begin
2318       1/1          			litespi_rx_demux_endpoint0_source_valid = litespi_rx_demux_sink_valid;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2319                    		end
2320                    		1'd1: begin
2321                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2322                    	endcase
2323                    end
2324                    always @(*) begin
2325       1/1          	litespi_rx_demux_endpoint0_source_first = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2326       1/1          	case (litespi_rx_demux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2327                    		1'd0: begin
2328       1/1          			litespi_rx_demux_endpoint0_source_first = litespi_rx_demux_sink_first;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2329                    		end
2330                    		1'd1: begin
2331                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2332                    	endcase
2333                    end
2334                    always @(*) begin
2335       1/1          	litespi_rx_demux_endpoint0_source_last = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2336       1/1          	case (litespi_rx_demux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2337                    		1'd0: begin
2338       1/1          			litespi_rx_demux_endpoint0_source_last = litespi_rx_demux_sink_last;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2339                    		end
2340                    		1'd1: begin
2341                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2342                    	endcase
2343                    end
2344                    always @(*) begin
2345       1/1          	litespi_rx_demux_endpoint0_source_payload_data = 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2346       1/1          	case (litespi_rx_demux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2347                    		1'd0: begin
2348       1/1          			litespi_rx_demux_endpoint0_source_payload_data = litespi_rx_demux_sink_payload_data;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2349                    		end
2350                    		1'd1: begin
2351                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2352                    	endcase
2353                    end
2354                    always @(*) begin
2355       1/1          	litespi_rx_demux_endpoint1_source_valid = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2356       1/1          	case (litespi_rx_demux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2357                    		1'd0: begin
2358                    		end
2359                    		1'd1: begin
2360       <font color = "red">0/1     ==>  			litespi_rx_demux_endpoint1_source_valid = litespi_rx_demux_sink_valid;</font>
2361                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2362                    	endcase
2363                    end
2364                    always @(*) begin
2365       1/1          	litespi_rx_demux_endpoint1_source_first = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2366       1/1          	case (litespi_rx_demux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2367                    		1'd0: begin
2368                    		end
2369                    		1'd1: begin
2370       <font color = "red">0/1     ==>  			litespi_rx_demux_endpoint1_source_first = litespi_rx_demux_sink_first;</font>
2371                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2372                    	endcase
2373                    end
2374                    always @(*) begin
2375       1/1          	litespi_rx_demux_endpoint1_source_last = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2376       1/1          	case (litespi_rx_demux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2377                    		1'd0: begin
2378                    		end
2379                    		1'd1: begin
2380       <font color = "red">0/1     ==>  			litespi_rx_demux_endpoint1_source_last = litespi_rx_demux_sink_last;</font>
2381                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2382                    	endcase
2383                    end
2384                    always @(*) begin
2385       1/1          	litespi_rx_demux_endpoint1_source_payload_data = 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2386       1/1          	case (litespi_rx_demux_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2387                    		1'd0: begin
2388                    		end
2389                    		1'd1: begin
2390       <font color = "red">0/1     ==>  			litespi_rx_demux_endpoint1_source_payload_data = litespi_rx_demux_sink_payload_data;</font>
2391                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
2392                    	endcase
2393                    end
2394                    assign mgmtsoc_litespimmap_spi_dummy_bits = mgmtsoc_litespimmap_storage;
2395                    assign mgmtsoc_litespimmap_done = (mgmtsoc_litespimmap_count == 1'd0);
2396                    always @(*) begin
2397       1/1          	litespi_next_state = 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2398       1/1          	litespi_next_state = litespi_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2399       1/1          	case (litespi_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2400                    		1'd1: begin
2401       1/1          			if (mgmtsoc_litespimmap_source_ready) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2402       1/1          				litespi_next_state = 2'd2;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2403                    			end
                        MISSING_ELSE
2404                    		end
2405                    		2'd2: begin
2406       1/1          			if (mgmtsoc_litespimmap_sink_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2407       1/1          				litespi_next_state = 2'd3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2408                    			end
                        MISSING_ELSE
2409                    		end
2410                    		2'd3: begin
2411       1/1          			if (mgmtsoc_litespimmap_source_ready) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2412       1/1          				litespi_next_state = 3'd4;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2413                    			end
                        MISSING_ELSE
2414                    		end
2415                    		3'd4: begin
2416       1/1          			if (mgmtsoc_litespimmap_sink_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2417       1/1          				if ((mgmtsoc_litespimmap_spi_dummy_bits == 1'd0)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2418       1/1          					litespi_next_state = 3'd7;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2419                    				end else begin
2420       <font color = "red">0/1     ==>  					litespi_next_state = 3'd5;</font>
2421                    				end
2422                    			end
                        MISSING_ELSE
2423                    		end
2424                    		3'd5: begin
2425       <font color = "red">0/1     ==>  			if (mgmtsoc_litespimmap_source_ready) begin</font>
2426       <font color = "red">0/1     ==>  				litespi_next_state = 3'd6;</font>
2427                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
2428                    		end
2429                    		3'd6: begin
2430       <font color = "red">0/1     ==>  			if (mgmtsoc_litespimmap_sink_valid) begin</font>
2431       <font color = "red">0/1     ==>  				litespi_next_state = 3'd7;</font>
2432                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
2433                    		end
2434                    		3'd7: begin
2435       1/1          			if (mgmtsoc_litespimmap_source_ready) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2436       1/1          				litespi_next_state = 4'd8;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2437                    			end
                        MISSING_ELSE
2438                    		end
2439                    		4'd8: begin
2440       1/1          			if (mgmtsoc_litespimmap_sink_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2441       1/1          				litespi_next_state = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2442                    			end
                        MISSING_ELSE
2443                    		end
2444                    		default: begin
2445       1/1          			if (((mgmtsoc_litespimmap_bus_cyc &amp; mgmtsoc_litespimmap_bus_stb) &amp; (~mgmtsoc_litespimmap_bus_we))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2446       1/1          				if ((mgmtsoc_litespimmap_burst_cs &amp; (mgmtsoc_litespimmap_bus_adr == mgmtsoc_litespimmap_burst_adr))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2447       1/1          					litespi_next_state = 3'd7;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2448                    				end else begin
2449       1/1          					litespi_next_state = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2450                    				end
2451                    			end
                        MISSING_ELSE
2452                    		end
2453                    	endcase
2454                    end
2455                    always @(*) begin
2456       1/1          	mgmtsoc_litespimmap_bus_dat_r = 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2457       1/1          	case (litespi_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2458                    		1'd1: begin
2459                    		end
2460                    		2'd2: begin
2461                    		end
2462                    		2'd3: begin
2463                    		end
2464                    		3'd4: begin
2465                    		end
2466                    		3'd5: begin
2467                    		end
2468                    		3'd6: begin
2469                    		end
2470                    		3'd7: begin
2471                    		end
2472                    		4'd8: begin
2473       1/1          			mgmtsoc_litespimmap_bus_dat_r = {mgmtsoc_litespimmap_sink_payload_data[7:0], mgmtsoc_litespimmap_sink_payload_data[15:8], mgmtsoc_litespimmap_sink_payload_data[23:16], mgmtsoc_litespimmap_sink_payload_data[31:24]};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2474                    		end
2475                    		default: begin
2476                    		end
2477                    	endcase
2478                    end
2479                    always @(*) begin
2480       1/1          	mgmtsoc_litespimmap_source_valid = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2481       1/1          	case (litespi_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2482                    		1'd1: begin
2483       1/1          			mgmtsoc_litespimmap_source_valid = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2484                    		end
2485                    		2'd2: begin
2486                    		end
2487                    		2'd3: begin
2488       1/1          			mgmtsoc_litespimmap_source_valid = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2489                    		end
2490                    		3'd4: begin
2491                    		end
2492                    		3'd5: begin
2493       <font color = "red">0/1     ==>  			mgmtsoc_litespimmap_source_valid = 1'd1;</font>
2494                    		end
2495                    		3'd6: begin
2496                    		end
2497                    		3'd7: begin
2498       1/1          			mgmtsoc_litespimmap_source_valid = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2499                    		end
2500                    		4'd8: begin
2501                    		end
2502                    		default: begin
2503                    		end
2504                    	endcase
2505                    end
2506                    always @(*) begin
2507       1/1          	mgmtsoc_litespimmap_burst_cs_litespi_next_value0 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2508       1/1          	case (litespi_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2509                    		1'd1: begin
2510                    		end
2511                    		2'd2: begin
2512                    		end
2513                    		2'd3: begin
2514       1/1          			mgmtsoc_litespimmap_burst_cs_litespi_next_value0 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2515                    		end
2516                    		3'd4: begin
2517                    		end
2518                    		3'd5: begin
2519       <font color = "red">0/1     ==>  			mgmtsoc_litespimmap_burst_cs_litespi_next_value0 = 1'd1;</font>
2520                    		end
2521                    		3'd6: begin
2522                    		end
2523                    		3'd7: begin
2524                    		end
2525                    		4'd8: begin
2526                    		end
2527                    		default: begin
2528       1/1          			mgmtsoc_litespimmap_burst_cs_litespi_next_value0 = (mgmtsoc_litespimmap_burst_cs &amp; (~mgmtsoc_litespimmap_done));
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2529                    		end
2530                    	endcase
2531                    end
2532                    always @(*) begin
2533       1/1          	mgmtsoc_litespimmap_burst_cs_litespi_next_value_ce0 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2534       1/1          	case (litespi_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2535                    		1'd1: begin
2536                    		end
2537                    		2'd2: begin
2538                    		end
2539                    		2'd3: begin
2540       1/1          			mgmtsoc_litespimmap_burst_cs_litespi_next_value_ce0 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2541                    		end
2542                    		3'd4: begin
2543                    		end
2544                    		3'd5: begin
2545       <font color = "red">0/1     ==>  			mgmtsoc_litespimmap_burst_cs_litespi_next_value_ce0 = 1'd1;</font>
2546                    		end
2547                    		3'd6: begin
2548                    		end
2549                    		3'd7: begin
2550                    		end
2551                    		4'd8: begin
2552                    		end
2553                    		default: begin
2554       1/1          			mgmtsoc_litespimmap_burst_cs_litespi_next_value_ce0 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2555                    		end
2556                    	endcase
2557                    end
2558                    always @(*) begin
2559       1/1          	mgmtsoc_litespimmap_source_last = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2560       1/1          	case (litespi_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2561                    		1'd1: begin
2562                    		end
2563                    		2'd2: begin
2564                    		end
2565                    		2'd3: begin
2566                    		end
2567                    		3'd4: begin
2568                    		end
2569                    		3'd5: begin
2570                    		end
2571                    		3'd6: begin
2572                    		end
2573                    		3'd7: begin
2574       1/1          			mgmtsoc_litespimmap_source_last = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2575                    		end
2576                    		4'd8: begin
2577                    		end
2578                    		default: begin
2579                    		end
2580                    	endcase
2581                    end
2582                    always @(*) begin
2583       1/1          	mgmtsoc_litespimmap_bus_ack = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2584       1/1          	case (litespi_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2585                    		1'd1: begin
2586                    		end
2587                    		2'd2: begin
2588                    		end
2589                    		2'd3: begin
2590                    		end
2591                    		3'd4: begin
2592                    		end
2593                    		3'd5: begin
2594                    		end
2595                    		3'd6: begin
2596                    		end
2597                    		3'd7: begin
2598                    		end
2599                    		4'd8: begin
2600       1/1          			if (mgmtsoc_litespimmap_sink_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2601       1/1          				mgmtsoc_litespimmap_bus_ack = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2602                    			end
                        MISSING_ELSE
2603                    		end
2604                    		default: begin
2605                    		end
2606                    	endcase
2607                    end
2608                    always @(*) begin
2609       1/1          	mgmtsoc_litespimmap_source_payload_data = 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2610       1/1          	case (litespi_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2611                    		1'd1: begin
2612       1/1          			mgmtsoc_litespimmap_source_payload_data = 2'd3;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2613                    		end
2614                    		2'd2: begin
2615                    		end
2616                    		2'd3: begin
2617       1/1          			mgmtsoc_litespimmap_source_payload_data = {mgmtsoc_litespimmap_bus_adr, mgmtsoc_litespimmap};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2618                    		end
2619                    		3'd4: begin
2620                    		end
2621                    		3'd5: begin
2622       <font color = "red">0/1     ==>  			mgmtsoc_litespimmap_source_payload_data = mgmtsoc_litespimmap_dummy;</font>
2623                    		end
2624                    		3'd6: begin
2625                    		end
2626                    		3'd7: begin
2627                    		end
2628                    		4'd8: begin
2629                    		end
2630                    		default: begin
2631                    		end
2632                    	endcase
2633                    end
2634                    always @(*) begin
2635       1/1          	mgmtsoc_litespimmap_source_payload_len = 6'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2636       1/1          	case (litespi_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2637                    		1'd1: begin
2638       1/1          			mgmtsoc_litespimmap_source_payload_len = 4'd8;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2639                    		end
2640                    		2'd2: begin
2641                    		end
2642                    		2'd3: begin
2643       1/1          			mgmtsoc_litespimmap_source_payload_len = 5'd24;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2644                    		end
2645                    		3'd4: begin
2646                    		end
2647                    		3'd5: begin
2648       <font color = "red">0/1     ==>  			mgmtsoc_litespimmap_source_payload_len = mgmtsoc_litespimmap_spi_dummy_bits;</font>
2649                    		end
2650                    		3'd6: begin
2651                    		end
2652                    		3'd7: begin
2653       1/1          			mgmtsoc_litespimmap_source_payload_len = 6'd32;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2654                    		end
2655                    		4'd8: begin
2656                    		end
2657                    		default: begin
2658                    		end
2659                    	endcase
2660                    end
2661                    always @(*) begin
2662       1/1          	mgmtsoc_litespimmap_source_payload_width = 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2663       1/1          	case (litespi_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2664                    		1'd1: begin
2665       1/1          			mgmtsoc_litespimmap_source_payload_width = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2666                    		end
2667                    		2'd2: begin
2668                    		end
2669                    		2'd3: begin
2670       1/1          			mgmtsoc_litespimmap_source_payload_width = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2671                    		end
2672                    		3'd4: begin
2673                    		end
2674                    		3'd5: begin
2675       <font color = "red">0/1     ==>  			mgmtsoc_litespimmap_source_payload_width = 1'd1;</font>
2676                    		end
2677                    		3'd6: begin
2678                    		end
2679                    		3'd7: begin
2680       1/1          			mgmtsoc_litespimmap_source_payload_width = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2681                    		end
2682                    		4'd8: begin
2683                    		end
2684                    		default: begin
2685                    		end
2686                    	endcase
2687                    end
2688                    always @(*) begin
2689       1/1          	mgmtsoc_litespimmap_source_payload_mask = 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2690       1/1          	case (litespi_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2691                    		1'd1: begin
2692       1/1          			mgmtsoc_litespimmap_source_payload_mask = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2693                    		end
2694                    		2'd2: begin
2695                    		end
2696                    		2'd3: begin
2697       1/1          			mgmtsoc_litespimmap_source_payload_mask = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2698                    		end
2699                    		3'd4: begin
2700                    		end
2701                    		3'd5: begin
2702       <font color = "red">0/1     ==>  			mgmtsoc_litespimmap_source_payload_mask = 1'd1;</font>
2703                    		end
2704                    		3'd6: begin
2705                    		end
2706                    		3'd7: begin
2707       1/1          			mgmtsoc_litespimmap_source_payload_mask = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2708                    		end
2709                    		4'd8: begin
2710                    		end
2711                    		default: begin
2712                    		end
2713                    	endcase
2714                    end
2715                    always @(*) begin
2716       1/1          	mgmtsoc_litespimmap_burst_adr_litespi_next_value1 = 30'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2717       1/1          	case (litespi_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2718                    		1'd1: begin
2719       1/1          			mgmtsoc_litespimmap_burst_adr_litespi_next_value1 = mgmtsoc_litespimmap_bus_adr;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2720                    		end
2721                    		2'd2: begin
2722                    		end
2723                    		2'd3: begin
2724       1/1          			mgmtsoc_litespimmap_burst_adr_litespi_next_value1 = mgmtsoc_litespimmap_bus_adr;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2725                    		end
2726                    		3'd4: begin
2727                    		end
2728                    		3'd5: begin
2729       <font color = "red">0/1     ==>  			mgmtsoc_litespimmap_burst_adr_litespi_next_value1 = mgmtsoc_litespimmap_bus_adr;</font>
2730                    		end
2731                    		3'd6: begin
2732                    		end
2733                    		3'd7: begin
2734                    		end
2735                    		4'd8: begin
2736       1/1          			if (mgmtsoc_litespimmap_sink_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2737       1/1          				mgmtsoc_litespimmap_burst_adr_litespi_next_value1 = (mgmtsoc_litespimmap_burst_adr + 1'd1);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2738                    			end
                        MISSING_ELSE
2739                    		end
2740                    		default: begin
2741                    		end
2742                    	endcase
2743                    end
2744                    always @(*) begin
2745       1/1          	mgmtsoc_litespimmap_cs = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2746       1/1          	case (litespi_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2747                    		1'd1: begin
2748       1/1          			mgmtsoc_litespimmap_cs = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2749                    		end
2750                    		2'd2: begin
2751       1/1          			mgmtsoc_litespimmap_cs = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2752                    		end
2753                    		2'd3: begin
2754       1/1          			mgmtsoc_litespimmap_cs = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2755                    		end
2756                    		3'd4: begin
2757       1/1          			mgmtsoc_litespimmap_cs = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2758                    		end
2759                    		3'd5: begin
2760       <font color = "red">0/1     ==>  			mgmtsoc_litespimmap_cs = 1'd1;</font>
2761                    		end
2762                    		3'd6: begin
2763       <font color = "red">0/1     ==>  			mgmtsoc_litespimmap_cs = 1'd1;</font>
2764                    		end
2765                    		3'd7: begin
2766       1/1          			mgmtsoc_litespimmap_cs = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2767                    		end
2768                    		4'd8: begin
2769       1/1          			mgmtsoc_litespimmap_cs = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2770                    		end
2771                    		default: begin
2772       1/1          			mgmtsoc_litespimmap_cs = mgmtsoc_litespimmap_burst_cs;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2773       1/1          			if (((mgmtsoc_litespimmap_bus_cyc &amp; mgmtsoc_litespimmap_bus_stb) &amp; (~mgmtsoc_litespimmap_bus_we))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2774       1/1          				if ((mgmtsoc_litespimmap_burst_cs &amp; (mgmtsoc_litespimmap_bus_adr == mgmtsoc_litespimmap_burst_adr))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2775                    				end else begin
2776       1/1          					mgmtsoc_litespimmap_cs = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2777                    				end
2778                    			end
                        MISSING_ELSE
2779                    		end
2780                    	endcase
2781                    end
2782                    always @(*) begin
2783       1/1          	mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2784       1/1          	case (litespi_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2785                    		1'd1: begin
2786       1/1          			mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2787                    		end
2788                    		2'd2: begin
2789                    		end
2790                    		2'd3: begin
2791       1/1          			mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2792                    		end
2793                    		3'd4: begin
2794                    		end
2795                    		3'd5: begin
2796       <font color = "red">0/1     ==>  			mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1 = 1'd1;</font>
2797                    		end
2798                    		3'd6: begin
2799                    		end
2800                    		3'd7: begin
2801                    		end
2802                    		4'd8: begin
2803       1/1          			if (mgmtsoc_litespimmap_sink_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2804       1/1          				mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2805                    			end
                        MISSING_ELSE
2806                    		end
2807                    		default: begin
2808                    		end
2809                    	endcase
2810                    end
2811                    always @(*) begin
2812       1/1          	mgmtsoc_litespimmap_sink_ready = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2813       1/1          	case (litespi_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2814                    		1'd1: begin
2815                    		end
2816                    		2'd2: begin
2817       1/1          			mgmtsoc_litespimmap_sink_ready = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2818                    		end
2819                    		2'd3: begin
2820                    		end
2821                    		3'd4: begin
2822       1/1          			mgmtsoc_litespimmap_sink_ready = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2823                    		end
2824                    		3'd5: begin
2825                    		end
2826                    		3'd6: begin
2827       <font color = "red">0/1     ==>  			mgmtsoc_litespimmap_sink_ready = 1'd1;</font>
2828                    		end
2829                    		3'd7: begin
2830                    		end
2831                    		4'd8: begin
2832       1/1          			mgmtsoc_litespimmap_sink_ready = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2833                    		end
2834                    		default: begin
2835                    		end
2836                    	endcase
2837                    end
2838                    always @(*) begin
2839       1/1          	mgmtsoc_litespimmap_wait = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2840       1/1          	case (litespi_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2841                    		1'd1: begin
2842                    		end
2843                    		2'd2: begin
2844                    		end
2845                    		2'd3: begin
2846                    		end
2847                    		3'd4: begin
2848                    		end
2849                    		3'd5: begin
2850                    		end
2851                    		3'd6: begin
2852                    		end
2853                    		3'd7: begin
2854                    		end
2855                    		4'd8: begin
2856                    		end
2857                    		default: begin
2858       1/1          			mgmtsoc_litespimmap_wait = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2859                    		end
2860                    	endcase
2861                    end
2862                    assign mgmtsoc_master_rx_fifo_sink_valid = mgmtsoc_master_sink_sink_valid;
2863                    assign mgmtsoc_master_sink_sink_ready = mgmtsoc_master_rx_fifo_sink_ready;
2864                    assign mgmtsoc_master_rx_fifo_sink_first = mgmtsoc_master_sink_sink_first;
2865                    assign mgmtsoc_master_rx_fifo_sink_last = mgmtsoc_master_sink_sink_last;
2866                    assign mgmtsoc_master_rx_fifo_sink_payload_data = mgmtsoc_master_sink_sink_payload_data;
2867                    assign mgmtsoc_master_source_source_valid = mgmtsoc_master_tx_fifo_source_valid;
2868                    assign mgmtsoc_master_tx_fifo_source_ready = mgmtsoc_master_source_source_ready;
2869                    assign mgmtsoc_master_source_source_first = mgmtsoc_master_tx_fifo_source_first;
2870                    assign mgmtsoc_master_source_source_last = mgmtsoc_master_tx_fifo_source_last;
2871                    assign mgmtsoc_master_source_source_payload_data = mgmtsoc_master_tx_fifo_source_payload_data;
2872                    assign mgmtsoc_master_source_source_payload_len = mgmtsoc_master_tx_fifo_source_payload_len;
2873                    assign mgmtsoc_master_source_source_payload_width = mgmtsoc_master_tx_fifo_source_payload_width;
2874                    assign mgmtsoc_master_source_source_payload_mask = mgmtsoc_master_tx_fifo_source_payload_mask;
2875                    assign mgmtsoc_master_cs = mgmtsoc_master_cs_storage;
2876                    assign mgmtsoc_master_tx_fifo_sink_valid = mgmtsoc_master_rxtx_re;
2877                    assign mgmtsoc_master_tx_ready = mgmtsoc_master_tx_fifo_sink_ready;
2878                    assign mgmtsoc_master_tx_fifo_sink_payload_data = mgmtsoc_master_rxtx_r;
2879                    assign mgmtsoc_master_tx_fifo_sink_payload_len = mgmtsoc_master_len;
2880                    assign mgmtsoc_master_tx_fifo_sink_payload_width = mgmtsoc_master_width;
2881                    assign mgmtsoc_master_tx_fifo_sink_payload_mask = mgmtsoc_master_mask;
2882                    assign mgmtsoc_master_tx_fifo_sink_last = 1'd1;
2883                    assign mgmtsoc_master_rx_fifo_source_ready = mgmtsoc_master_rxtx_we;
2884                    assign mgmtsoc_master_rx_ready = mgmtsoc_master_rx_fifo_source_valid;
2885                    assign mgmtsoc_master_rxtx_w = mgmtsoc_master_rx_fifo_source_payload_data;
2886                    assign mgmtsoc_master_tx_fifo_sink_ready = ((~mgmtsoc_master_tx_fifo_source_valid) | mgmtsoc_master_tx_fifo_source_ready);
2887                    assign mgmtsoc_master_rx_fifo_sink_ready = ((~mgmtsoc_master_rx_fifo_source_valid) | mgmtsoc_master_rx_fifo_source_ready);
2888                    assign spi_master_start0 = spi_master_start1;
2889                    assign spi_master_length0 = spi_master_length1;
2890                    assign spi_master_done1 = spi_master_done0;
2891                    assign spi_master_mosi = spi_master_mosi_storage;
2892                    assign spi_master_miso_status = spi_master_miso;
2893                    assign spi_master_cs = spi_master_sel;
2894                    assign spi_master_cs_mode = spi_master_mode0;
2895                    assign spi_master_loopback = spi_master_mode1;
2896                    assign spi_master_clk_rise = (spi_master_clk_divider1 == (spi_master_clk_divider0[15:1] - 1'd1));
2897                    assign spi_master_clk_fall = (spi_master_clk_divider1 == (spi_master_clk_divider0 - 1'd1));
2898                    assign spi_master_clk_divider0 = spimaster_storage;
2899                    always @(*) begin
2900       1/1          	spimaster_next_state = 2'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2901       1/1          	spimaster_next_state = spimaster_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2902       1/1          	case (spimaster_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2903                    		1'd1: begin
2904       1/1          			if (spi_master_clk_fall) begin
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2905       1/1          				spimaster_next_state = 2'd2;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2906                    			end
                        MISSING_ELSE
2907                    		end
2908                    		2'd2: begin
2909       1/1          			if (spi_master_clk_fall) begin
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2910       1/1          				if ((spi_master_count == (spi_master_length0 - 1'd1))) begin
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2911       1/1          					spimaster_next_state = 2'd3;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2912                    				end
                        MISSING_ELSE
2913                    			end
                        MISSING_ELSE
2914                    		end
2915                    		2'd3: begin
2916       1/1          			if (spi_master_clk_rise) begin
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2917       1/1          				spimaster_next_state = 1'd0;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2918                    			end
                        MISSING_ELSE
2919                    		end
2920                    		default: begin
2921       1/1          			if (spi_master_start0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2922       1/1          				spimaster_next_state = 1'd1;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2923                    			end
                        MISSING_ELSE
2924                    		end
2925                    	endcase
2926                    end
2927                    always @(*) begin
2928       1/1          	spi_master_count_spimaster_next_value = 3'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2929       1/1          	case (spimaster_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2930                    		1'd1: begin
2931       1/1          			spi_master_count_spimaster_next_value = 1'd0;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2932                    		end
2933                    		2'd2: begin
2934       1/1          			if (spi_master_clk_fall) begin
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2935       1/1          				spi_master_count_spimaster_next_value = (spi_master_count + 1'd1);
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2936                    			end
                        MISSING_ELSE
2937                    		end
2938                    		2'd3: begin
2939                    		end
2940                    		default: begin
2941                    		end
2942                    	endcase
2943                    end
2944                    always @(*) begin
2945       1/1          	spi_master_done0 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2946       1/1          	case (spimaster_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2947                    		1'd1: begin
2948                    		end
2949                    		2'd2: begin
2950                    		end
2951                    		2'd3: begin
2952                    		end
2953                    		default: begin
2954       1/1          			spi_master_done0 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2955       1/1          			if (spi_master_start0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2956       1/1          				spi_master_done0 = 1'd0;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2957                    			end
                        MISSING_ELSE
2958                    		end
2959                    	endcase
2960                    end
2961                    always @(*) begin
2962       1/1          	spi_master_count_spimaster_next_value_ce = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2963       1/1          	case (spimaster_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2964                    		1'd1: begin
2965       1/1          			spi_master_count_spimaster_next_value_ce = 1'd1;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2966                    		end
2967                    		2'd2: begin
2968       1/1          			if (spi_master_clk_fall) begin
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2969       1/1          				spi_master_count_spimaster_next_value_ce = 1'd1;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2970                    			end
                        MISSING_ELSE
2971                    		end
2972                    		2'd3: begin
2973                    		end
2974                    		default: begin
2975                    		end
2976                    	endcase
2977                    end
2978                    always @(*) begin
2979       1/1          	spi_master_irq = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2980       1/1          	case (spimaster_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2981                    		1'd1: begin
2982                    		end
2983                    		2'd2: begin
2984                    		end
2985                    		2'd3: begin
2986       1/1          			if (spi_master_clk_rise) begin
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2987       1/1          				spi_master_irq = 1'd1;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
2988                    			end
                        MISSING_ELSE
2989                    		end
2990                    		default: begin
2991                    		end
2992                    	endcase
2993                    end
2994                    always @(*) begin
2995       1/1          	spi_master_clk_enable = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2996       1/1          	case (spimaster_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
2997                    		1'd1: begin
2998                    		end
2999                    		2'd2: begin
3000       1/1          			spi_master_clk_enable = 1'd1;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
3001                    		end
3002                    		2'd3: begin
3003                    		end
3004                    		default: begin
3005                    		end
3006                    	endcase
3007                    end
3008                    always @(*) begin
3009       1/1          	spi_master_xfer_enable = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3010       1/1          	case (spimaster_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3011                    		1'd1: begin
3012       1/1          			if (spi_master_clk_fall) begin
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
3013       1/1          				spi_master_xfer_enable = 1'd1;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
3014                    			end
                        MISSING_ELSE
3015                    		end
3016                    		2'd2: begin
3017       1/1          			spi_master_xfer_enable = 1'd1;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
3018                    		end
3019                    		2'd3: begin
3020       1/1          			spi_master_xfer_enable = 1'd1;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
3021                    		end
3022                    		default: begin
3023                    		end
3024                    	endcase
3025                    end
3026                    always @(*) begin
3027       1/1          	spi_master_mosi_latch = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3028       1/1          	case (spimaster_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3029                    		1'd1: begin
3030                    		end
3031                    		2'd2: begin
3032                    		end
3033                    		2'd3: begin
3034                    		end
3035                    		default: begin
3036       1/1          			if (spi_master_start0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3037       1/1          				spi_master_mosi_latch = 1'd1;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
3038                    			end
                        MISSING_ELSE
3039                    		end
3040                    	endcase
3041                    end
3042                    always @(*) begin
3043       1/1          	spi_master_miso_latch = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3044       1/1          	case (spimaster_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3045                    		1'd1: begin
3046                    		end
3047                    		2'd2: begin
3048                    		end
3049                    		2'd3: begin
3050       1/1          			if (spi_master_clk_rise) begin
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
3051       1/1          				spi_master_miso_latch = 1'd1;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
3052                    			end
                        MISSING_ELSE
3053                    		end
3054                    		default: begin
3055                    		end
3056                    	endcase
3057                    end
3058                    assign mprj_wb_iena = mprj_wb_iena_storage;
3059                    always @(*) begin
3060       1/1          	rs232phy_rs232phytx_next_state = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3061       1/1          	rs232phy_rs232phytx_next_state = rs232phy_rs232phytx_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3062       1/1          	case (rs232phy_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3063                    		1'd1: begin
3064       1/1          			if (uart_phy_tx_tick) begin
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3065       1/1          				if ((uart_phy_tx_count == 4'd9)) begin
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3066       1/1          					rs232phy_rs232phytx_next_state = 1'd0;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3067                    				end
                        MISSING_ELSE
3068                    			end
                        MISSING_ELSE
3069                    		end
3070                    		default: begin
3071       1/1          			if (uart_phy_tx_sink_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3072       1/1          				rs232phy_rs232phytx_next_state = 1'd1;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3073                    			end
                        MISSING_ELSE
3074                    		end
3075                    	endcase
3076                    end
3077                    always @(*) begin
3078       1/1          	sys_uart_tx_rs232phy_rs232phytx_next_value_ce1 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3079       1/1          	case (rs232phy_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3080                    		1'd1: begin
3081       1/1          			if (uart_phy_tx_tick) begin
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3082       1/1          				sys_uart_tx_rs232phy_rs232phytx_next_value_ce1 = 1'd1;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3083                    			end
                        MISSING_ELSE
3084                    		end
3085                    		default: begin
3086       1/1          			sys_uart_tx_rs232phy_rs232phytx_next_value_ce1 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3087       1/1          			if (uart_phy_tx_sink_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3088       1/1          				sys_uart_tx_rs232phy_rs232phytx_next_value_ce1 = 1'd1;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3089                    			end
                        MISSING_ELSE
3090                    		end
3091                    	endcase
3092                    end
3093                    always @(*) begin
3094       1/1          	uart_phy_tx_data_rs232phy_rs232phytx_next_value2 = 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3095       1/1          	case (rs232phy_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3096                    		1'd1: begin
3097       1/1          			if (uart_phy_tx_tick) begin
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3098       1/1          				uart_phy_tx_data_rs232phy_rs232phytx_next_value2 = {1'd1, uart_phy_tx_data[7:1]};
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3099                    			end
                        MISSING_ELSE
3100                    		end
3101                    		default: begin
3102       1/1          			if (uart_phy_tx_sink_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3103       1/1          				uart_phy_tx_data_rs232phy_rs232phytx_next_value2 = uart_phy_tx_sink_payload_data;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3104                    			end
                        MISSING_ELSE
3105                    		end
3106                    	endcase
3107                    end
3108                    always @(*) begin
3109       1/1          	uart_phy_tx_sink_ready = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3110       1/1          	case (rs232phy_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3111                    		1'd1: begin
3112       1/1          			if (uart_phy_tx_tick) begin
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3113       1/1          				if ((uart_phy_tx_count == 4'd9)) begin
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3114       1/1          					uart_phy_tx_sink_ready = 1'd1;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3115                    				end
                        MISSING_ELSE
3116                    			end
                        MISSING_ELSE
3117                    		end
3118                    		default: begin
3119                    		end
3120                    	endcase
3121                    end
3122                    always @(*) begin
3123       1/1          	uart_phy_tx_data_rs232phy_rs232phytx_next_value_ce2 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3124       1/1          	case (rs232phy_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3125                    		1'd1: begin
3126       1/1          			if (uart_phy_tx_tick) begin
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3127       1/1          				uart_phy_tx_data_rs232phy_rs232phytx_next_value_ce2 = 1'd1;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3128                    			end
                        MISSING_ELSE
3129                    		end
3130                    		default: begin
3131       1/1          			if (uart_phy_tx_sink_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3132       1/1          				uart_phy_tx_data_rs232phy_rs232phytx_next_value_ce2 = 1'd1;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3133                    			end
                        MISSING_ELSE
3134                    		end
3135                    	endcase
3136                    end
3137                    always @(*) begin
3138       1/1          	uart_phy_tx_enable = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3139       1/1          	case (rs232phy_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3140                    		1'd1: begin
3141       1/1          			uart_phy_tx_enable = 1'd1;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3142                    		end
3143                    		default: begin
3144                    		end
3145                    	endcase
3146                    end
3147                    always @(*) begin
3148       1/1          	uart_phy_tx_count_rs232phy_rs232phytx_next_value0 = 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3149       1/1          	case (rs232phy_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3150                    		1'd1: begin
3151       1/1          			if (uart_phy_tx_tick) begin
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3152       1/1          				uart_phy_tx_count_rs232phy_rs232phytx_next_value0 = (uart_phy_tx_count + 1'd1);
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3153                    			end
                        MISSING_ELSE
3154                    		end
3155                    		default: begin
3156       1/1          			uart_phy_tx_count_rs232phy_rs232phytx_next_value0 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3157                    		end
3158                    	endcase
3159                    end
3160                    always @(*) begin
3161       1/1          	uart_phy_tx_count_rs232phy_rs232phytx_next_value_ce0 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3162       1/1          	case (rs232phy_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3163                    		1'd1: begin
3164       1/1          			if (uart_phy_tx_tick) begin
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3165       1/1          				uart_phy_tx_count_rs232phy_rs232phytx_next_value_ce0 = 1'd1;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3166                    			end
                        MISSING_ELSE
3167                    		end
3168                    		default: begin
3169       1/1          			uart_phy_tx_count_rs232phy_rs232phytx_next_value_ce0 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3170                    		end
3171                    	endcase
3172                    end
3173                    always @(*) begin
3174       1/1          	sys_uart_tx_rs232phy_rs232phytx_next_value1 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3175       1/1          	case (rs232phy_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3176                    		1'd1: begin
3177       1/1          			if (uart_phy_tx_tick) begin
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3178       1/1          				sys_uart_tx_rs232phy_rs232phytx_next_value1 = uart_phy_tx_data;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3179                    			end
                        MISSING_ELSE
3180                    		end
3181                    		default: begin
3182       1/1          			sys_uart_tx_rs232phy_rs232phytx_next_value1 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3183       1/1          			if (uart_phy_tx_sink_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3184       1/1          				sys_uart_tx_rs232phy_rs232phytx_next_value1 = 1'd0;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
3185                    			end
                        MISSING_ELSE
3186                    		end
3187                    	endcase
3188                    end
3189                    always @(*) begin
3190       1/1          	rs232phy_rs232phyrx_next_state = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3191       1/1          	rs232phy_rs232phyrx_next_state = rs232phy_rs232phyrx_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3192       1/1          	case (rs232phy_rs232phyrx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3193                    		1'd1: begin
3194       1/1          			if (uart_phy_rx_tick) begin
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3195       1/1          				if ((uart_phy_rx_count == 4'd9)) begin
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3196       1/1          					rs232phy_rs232phyrx_next_state = 1'd0;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3197                    				end
                        MISSING_ELSE
3198                    			end
                        MISSING_ELSE
3199                    		end
3200                    		default: begin
3201       1/1          			if (((uart_phy_rx_rx == 1'd0) &amp; (uart_phy_rx_rx_d == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3202       1/1          				rs232phy_rs232phyrx_next_state = 1'd1;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3203                    			end
                        MISSING_ELSE
3204                    		end
3205                    	endcase
3206                    end
3207                    always @(*) begin
3208       1/1          	uart_phy_rx_data_rs232phy_rs232phyrx_next_value1 = 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3209       1/1          	case (rs232phy_rs232phyrx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3210                    		1'd1: begin
3211       1/1          			if (uart_phy_rx_tick) begin
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3212       1/1          				uart_phy_rx_data_rs232phy_rs232phyrx_next_value1 = {uart_phy_rx_rx, uart_phy_rx_data[7:1]};
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3213                    			end
                        MISSING_ELSE
3214                    		end
3215                    		default: begin
3216                    		end
3217                    	endcase
3218                    end
3219                    always @(*) begin
3220       1/1          	uart_phy_rx_data_rs232phy_rs232phyrx_next_value_ce1 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3221       1/1          	case (rs232phy_rs232phyrx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3222                    		1'd1: begin
3223       1/1          			if (uart_phy_rx_tick) begin
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3224       1/1          				uart_phy_rx_data_rs232phy_rs232phyrx_next_value_ce1 = 1'd1;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3225                    			end
                        MISSING_ELSE
3226                    		end
3227                    		default: begin
3228                    		end
3229                    	endcase
3230                    end
3231                    always @(*) begin
3232       1/1          	uart_phy_rx_source_valid = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3233       1/1          	case (rs232phy_rs232phyrx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3234                    		1'd1: begin
3235       1/1          			if (uart_phy_rx_tick) begin
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3236       1/1          				if ((uart_phy_rx_count == 4'd9)) begin
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3237       1/1          					uart_phy_rx_source_valid = (uart_phy_rx_rx == 1'd1);
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3238                    				end
                        MISSING_ELSE
3239                    			end
                        MISSING_ELSE
3240                    		end
3241                    		default: begin
3242                    		end
3243                    	endcase
3244                    end
3245                    always @(*) begin
3246       1/1          	uart_phy_rx_source_payload_data = 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3247       1/1          	case (rs232phy_rs232phyrx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3248                    		1'd1: begin
3249       1/1          			if (uart_phy_rx_tick) begin
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3250       1/1          				if ((uart_phy_rx_count == 4'd9)) begin
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3251       1/1          					uart_phy_rx_source_payload_data = uart_phy_rx_data;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3252                    				end
                        MISSING_ELSE
3253                    			end
                        MISSING_ELSE
3254                    		end
3255                    		default: begin
3256                    		end
3257                    	endcase
3258                    end
3259                    always @(*) begin
3260       1/1          	uart_phy_rx_enable = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3261       1/1          	case (rs232phy_rs232phyrx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3262                    		1'd1: begin
3263       1/1          			uart_phy_rx_enable = 1'd1;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3264                    		end
3265                    		default: begin
3266                    		end
3267                    	endcase
3268                    end
3269                    always @(*) begin
3270       1/1          	uart_phy_rx_count_rs232phy_rs232phyrx_next_value0 = 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3271       1/1          	case (rs232phy_rs232phyrx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3272                    		1'd1: begin
3273       1/1          			if (uart_phy_rx_tick) begin
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3274       1/1          				uart_phy_rx_count_rs232phy_rs232phyrx_next_value0 = (uart_phy_rx_count + 1'd1);
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3275                    			end
                        MISSING_ELSE
3276                    		end
3277                    		default: begin
3278       1/1          			uart_phy_rx_count_rs232phy_rs232phyrx_next_value0 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3279                    		end
3280                    	endcase
3281                    end
3282                    always @(*) begin
3283       1/1          	uart_phy_rx_count_rs232phy_rs232phyrx_next_value_ce0 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3284       1/1          	case (rs232phy_rs232phyrx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3285                    		1'd1: begin
3286       1/1          			if (uart_phy_rx_tick) begin
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3287       1/1          				uart_phy_rx_count_rs232phy_rs232phyrx_next_value_ce0 = 1'd1;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3288                    			end
                        MISSING_ELSE
3289                    		end
3290                    		default: begin
3291       1/1          			uart_phy_rx_count_rs232phy_rs232phyrx_next_value_ce0 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3292                    		end
3293                    	endcase
3294                    end
3295                    assign uart_uart_sink_valid = uart_phy_rx_source_valid;
3296                    assign uart_phy_rx_source_ready = uart_uart_sink_ready;
3297                    assign uart_uart_sink_first = uart_phy_rx_source_first;
3298                    assign uart_uart_sink_last = uart_phy_rx_source_last;
3299                    assign uart_uart_sink_payload_data = uart_phy_rx_source_payload_data;
3300                    assign uart_phy_tx_sink_valid = uart_uart_source_valid;
3301                    assign uart_uart_source_ready = uart_phy_tx_sink_ready;
3302                    assign uart_phy_tx_sink_first = uart_uart_source_first;
3303                    assign uart_phy_tx_sink_last = uart_uart_source_last;
3304                    assign uart_phy_tx_sink_payload_data = uart_uart_source_payload_data;
3305                    assign uart_tx_fifo_sink_valid = uart_rxtx_re;
3306                    assign uart_tx_fifo_sink_payload_data = uart_rxtx_r;
3307                    assign uart_uart_source_valid = uart_tx_fifo_source_valid;
3308                    assign uart_tx_fifo_source_ready = uart_uart_source_ready;
3309                    assign uart_uart_source_first = uart_tx_fifo_source_first;
3310                    assign uart_uart_source_last = uart_tx_fifo_source_last;
3311                    assign uart_uart_source_payload_data = uart_tx_fifo_source_payload_data;
3312                    assign uart_txfull_status = (~uart_tx_fifo_sink_ready);
3313                    assign uart_txempty_status = (~uart_tx_fifo_source_valid);
3314                    assign uart_tx_trigger = uart_tx_fifo_sink_ready;
3315                    assign uart_rx_fifo_sink_valid = uart_uart_sink_valid;
3316                    assign uart_uart_sink_ready = uart_rx_fifo_sink_ready;
3317                    assign uart_rx_fifo_sink_first = uart_uart_sink_first;
3318                    assign uart_rx_fifo_sink_last = uart_uart_sink_last;
3319                    assign uart_rx_fifo_sink_payload_data = uart_uart_sink_payload_data;
3320                    assign uart_rxtx_w = uart_rx_fifo_source_payload_data;
3321                    assign uart_rx_fifo_source_ready = (uart_rx_clear | (1'd0 &amp; uart_rxtx_we));
3322                    assign uart_rxempty_status = (~uart_rx_fifo_source_valid);
3323                    assign uart_rxfull_status = (~uart_rx_fifo_sink_ready);
3324                    assign uart_rx_trigger = uart_rx_fifo_source_valid;
3325                    assign uart_tx0 = uart_tx_status;
3326                    assign uart_tx1 = uart_tx_pending;
3327                    always @(*) begin
3328       1/1          	uart_tx_clear = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3329       1/1          	if ((uart_pending_re &amp; uart_pending_r[0])) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3330       1/1          		uart_tx_clear = 1'd1;
           Tests:       <span title = "compilation/simv/IRQ_uart_rx">T43</span>&nbsp;<span title = "compilation/simv/IRQ_uart">T44</span>&nbsp;
3331                    	end
                        MISSING_ELSE
3332                    end
3333                    assign uart_rx0 = uart_rx_status;
3334                    assign uart_rx1 = uart_rx_pending;
3335                    always @(*) begin
3336       1/1          	uart_rx_clear = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3337       1/1          	if ((uart_pending_re &amp; uart_pending_r[1])) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3338       1/1          		uart_rx_clear = 1'd1;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
3339                    	end
                        MISSING_ELSE
3340                    end
3341                    assign uart_irq = ((uart_pending_status[0] &amp; uart_enable_storage[0]) | (uart_pending_status[1] &amp; uart_enable_storage[1]));
3342                    assign uart_tx_status = uart_tx_trigger;
3343                    assign uart_rx_status = uart_rx_trigger;
3344                    assign uart_tx_fifo_syncfifo_din = {uart_tx_fifo_fifo_in_last, uart_tx_fifo_fifo_in_first, uart_tx_fifo_fifo_in_payload_data};
3345                    assign {uart_tx_fifo_fifo_out_last, uart_tx_fifo_fifo_out_first, uart_tx_fifo_fifo_out_payload_data} = uart_tx_fifo_syncfifo_dout;
3346                    assign uart_tx_fifo_sink_ready = uart_tx_fifo_syncfifo_writable;
3347                    assign uart_tx_fifo_syncfifo_we = uart_tx_fifo_sink_valid;
3348                    assign uart_tx_fifo_fifo_in_first = uart_tx_fifo_sink_first;
3349                    assign uart_tx_fifo_fifo_in_last = uart_tx_fifo_sink_last;
3350                    assign uart_tx_fifo_fifo_in_payload_data = uart_tx_fifo_sink_payload_data;
3351                    assign uart_tx_fifo_source_valid = uart_tx_fifo_readable;
3352                    assign uart_tx_fifo_source_first = uart_tx_fifo_fifo_out_first;
3353                    assign uart_tx_fifo_source_last = uart_tx_fifo_fifo_out_last;
3354                    assign uart_tx_fifo_source_payload_data = uart_tx_fifo_fifo_out_payload_data;
3355                    assign uart_tx_fifo_re = uart_tx_fifo_source_ready;
3356                    assign uart_tx_fifo_syncfifo_re = (uart_tx_fifo_syncfifo_readable &amp; ((~uart_tx_fifo_readable) | uart_tx_fifo_re));
3357                    assign uart_tx_fifo_level1 = (uart_tx_fifo_level0 + uart_tx_fifo_readable);
3358                    always @(*) begin
3359       1/1          	uart_tx_fifo_wrport_adr = 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3360       1/1          	if (uart_tx_fifo_replace) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3361       <font color = "red">0/1     ==>  		uart_tx_fifo_wrport_adr = (uart_tx_fifo_produce - 1'd1);</font>
3362                    	end else begin
3363       1/1          		uart_tx_fifo_wrport_adr = uart_tx_fifo_produce;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3364                    	end
3365                    end
3366                    assign uart_tx_fifo_wrport_dat_w = uart_tx_fifo_syncfifo_din;
3367                    assign uart_tx_fifo_wrport_we = (uart_tx_fifo_syncfifo_we &amp; (uart_tx_fifo_syncfifo_writable | uart_tx_fifo_replace));
3368                    assign uart_tx_fifo_do_read = (uart_tx_fifo_syncfifo_readable &amp; uart_tx_fifo_syncfifo_re);
3369                    assign uart_tx_fifo_rdport_adr = uart_tx_fifo_consume;
3370                    assign uart_tx_fifo_syncfifo_dout = uart_tx_fifo_rdport_dat_r;
3371                    assign uart_tx_fifo_rdport_re = uart_tx_fifo_do_read;
3372                    assign uart_tx_fifo_syncfifo_writable = (uart_tx_fifo_level0 != 5'd16);
3373                    assign uart_tx_fifo_syncfifo_readable = (uart_tx_fifo_level0 != 1'd0);
3374                    assign uart_rx_fifo_syncfifo_din = {uart_rx_fifo_fifo_in_last, uart_rx_fifo_fifo_in_first, uart_rx_fifo_fifo_in_payload_data};
3375                    assign {uart_rx_fifo_fifo_out_last, uart_rx_fifo_fifo_out_first, uart_rx_fifo_fifo_out_payload_data} = uart_rx_fifo_syncfifo_dout;
3376                    assign uart_rx_fifo_sink_ready = uart_rx_fifo_syncfifo_writable;
3377                    assign uart_rx_fifo_syncfifo_we = uart_rx_fifo_sink_valid;
3378                    assign uart_rx_fifo_fifo_in_first = uart_rx_fifo_sink_first;
3379                    assign uart_rx_fifo_fifo_in_last = uart_rx_fifo_sink_last;
3380                    assign uart_rx_fifo_fifo_in_payload_data = uart_rx_fifo_sink_payload_data;
3381                    assign uart_rx_fifo_source_valid = uart_rx_fifo_readable;
3382                    assign uart_rx_fifo_source_first = uart_rx_fifo_fifo_out_first;
3383                    assign uart_rx_fifo_source_last = uart_rx_fifo_fifo_out_last;
3384                    assign uart_rx_fifo_source_payload_data = uart_rx_fifo_fifo_out_payload_data;
3385                    assign uart_rx_fifo_re = uart_rx_fifo_source_ready;
3386                    assign uart_rx_fifo_syncfifo_re = (uart_rx_fifo_syncfifo_readable &amp; ((~uart_rx_fifo_readable) | uart_rx_fifo_re));
3387                    assign uart_rx_fifo_level1 = (uart_rx_fifo_level0 + uart_rx_fifo_readable);
3388                    always @(*) begin
3389       1/1          	uart_rx_fifo_wrport_adr = 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3390       1/1          	if (uart_rx_fifo_replace) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3391       <font color = "red">0/1     ==>  		uart_rx_fifo_wrport_adr = (uart_rx_fifo_produce - 1'd1);</font>
3392                    	end else begin
3393       1/1          		uart_rx_fifo_wrport_adr = uart_rx_fifo_produce;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3394                    	end
3395                    end
3396                    assign uart_rx_fifo_wrport_dat_w = uart_rx_fifo_syncfifo_din;
3397                    assign uart_rx_fifo_wrport_we = (uart_rx_fifo_syncfifo_we &amp; (uart_rx_fifo_syncfifo_writable | uart_rx_fifo_replace));
3398                    assign uart_rx_fifo_do_read = (uart_rx_fifo_syncfifo_readable &amp; uart_rx_fifo_syncfifo_re);
3399                    assign uart_rx_fifo_rdport_adr = uart_rx_fifo_consume;
3400                    assign uart_rx_fifo_syncfifo_dout = uart_rx_fifo_rdport_dat_r;
3401                    assign uart_rx_fifo_rdport_re = uart_rx_fifo_do_read;
3402                    assign uart_rx_fifo_syncfifo_writable = (uart_rx_fifo_level0 != 5'd16);
3403                    assign uart_rx_fifo_syncfifo_readable = (uart_rx_fifo_level0 != 1'd0);
3404                    assign dbg_uart_wait = (~dbg_uart_is_ongoing);
3405                    assign dbg_uart_reset = dbg_uart_done;
3406                    assign dbg_uart_wishbone_adr = dbg_uart_address;
3407                    assign dbg_uart_wishbone_dat_w = dbg_uart_data;
3408                    assign dbg_uart_wishbone_sel = 4'd15;
3409                    always @(*) begin
3410       1/1          	dbg_uart_tx_sink_payload_data = 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3411       1/1          	case (dbg_uart_bytes_count)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3412                    		1'd0: begin
3413       1/1          			dbg_uart_tx_sink_payload_data = dbg_uart_data[31:24];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3414                    		end
3415                    		1'd1: begin
3416       1/1          			dbg_uart_tx_sink_payload_data = dbg_uart_data[31:16];
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3417                    		end
3418                    		2'd2: begin
3419       1/1          			dbg_uart_tx_sink_payload_data = dbg_uart_data[31:8];
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3420                    		end
3421                    		2'd3: begin
3422       1/1          			dbg_uart_tx_sink_payload_data = dbg_uart_data[31:0];
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3423                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
3424                    	endcase
3425                    end
3426                    assign dbg_uart_tx_sink_last = ((dbg_uart_bytes_count == 2'd3) &amp; (dbg_uart_words_count == (dbg_uart_length - 1'd1)));
3427                    always @(*) begin
3428       1/1          	uartwishbonebridge_rs232phytx_next_state = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3429       1/1          	uartwishbonebridge_rs232phytx_next_state = uartwishbonebridge_rs232phytx_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3430       1/1          	case (uartwishbonebridge_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3431                    		1'd1: begin
3432       1/1          			if (dbg_uart_tx_tick) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3433       1/1          				if ((dbg_uart_tx_count == 4'd9)) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3434       1/1          					uartwishbonebridge_rs232phytx_next_state = 1'd0;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3435                    				end
                        MISSING_ELSE
3436                    			end
                        MISSING_ELSE
3437                    		end
3438                    		default: begin
3439       1/1          			if (dbg_uart_tx_sink_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3440       1/1          				uartwishbonebridge_rs232phytx_next_state = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3441                    			end
                        MISSING_ELSE
3442                    		end
3443                    	endcase
3444                    end
3445                    always @(*) begin
3446       1/1          	dbg_uart_tx_sink_ready = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3447       1/1          	case (uartwishbonebridge_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3448                    		1'd1: begin
3449       1/1          			if (dbg_uart_tx_tick) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3450       1/1          				if ((dbg_uart_tx_count == 4'd9)) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3451       1/1          					dbg_uart_tx_sink_ready = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3452                    				end
                        MISSING_ELSE
3453                    			end
                        MISSING_ELSE
3454                    		end
3455                    		default: begin
3456                    		end
3457                    	endcase
3458                    end
3459                    always @(*) begin
3460       1/1          	dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2 = 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3461       1/1          	case (uartwishbonebridge_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3462                    		1'd1: begin
3463       1/1          			if (dbg_uart_tx_tick) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3464       1/1          				dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2 = {1'd1, dbg_uart_tx_data[7:1]};
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3465                    			end
                        MISSING_ELSE
3466                    		end
3467                    		default: begin
3468       1/1          			if (dbg_uart_tx_sink_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3469       1/1          				dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2 = dbg_uart_tx_sink_payload_data;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3470                    			end
                        MISSING_ELSE
3471                    		end
3472                    	endcase
3473                    end
3474                    always @(*) begin
3475       1/1          	dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value_ce2 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3476       1/1          	case (uartwishbonebridge_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3477                    		1'd1: begin
3478       1/1          			if (dbg_uart_tx_tick) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3479       1/1          				dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value_ce2 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3480                    			end
                        MISSING_ELSE
3481                    		end
3482                    		default: begin
3483       1/1          			if (dbg_uart_tx_sink_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3484       1/1          				dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value_ce2 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3485                    			end
                        MISSING_ELSE
3486                    		end
3487                    	endcase
3488                    end
3489                    always @(*) begin
3490       1/1          	dbg_uart_tx_enable = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3491       1/1          	case (uartwishbonebridge_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3492                    		1'd1: begin
3493       1/1          			dbg_uart_tx_enable = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3494                    		end
3495                    		default: begin
3496                    		end
3497                    	endcase
3498                    end
3499                    always @(*) begin
3500       1/1          	dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0 = 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3501       1/1          	case (uartwishbonebridge_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3502                    		1'd1: begin
3503       1/1          			if (dbg_uart_tx_tick) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3504       1/1          				dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0 = (dbg_uart_tx_count + 1'd1);
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3505                    			end
                        MISSING_ELSE
3506                    		end
3507                    		default: begin
3508       1/1          			dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3509                    		end
3510                    	endcase
3511                    end
3512                    always @(*) begin
3513       1/1          	dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value_ce0 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3514       1/1          	case (uartwishbonebridge_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3515                    		1'd1: begin
3516       1/1          			if (dbg_uart_tx_tick) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3517       1/1          				dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value_ce0 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3518                    			end
                        MISSING_ELSE
3519                    		end
3520                    		default: begin
3521       1/1          			dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value_ce0 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3522                    		end
3523                    	endcase
3524                    end
3525                    always @(*) begin
3526       1/1          	dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value1 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3527       1/1          	case (uartwishbonebridge_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3528                    		1'd1: begin
3529       1/1          			if (dbg_uart_tx_tick) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3530       1/1          				dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value1 = dbg_uart_tx_data;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3531                    			end
                        MISSING_ELSE
3532                    		end
3533                    		default: begin
3534       1/1          			dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value1 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3535       1/1          			if (dbg_uart_tx_sink_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3536       1/1          				dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value1 = 1'd0;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3537                    			end
                        MISSING_ELSE
3538                    		end
3539                    	endcase
3540                    end
3541                    always @(*) begin
3542       1/1          	dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value_ce1 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3543       1/1          	case (uartwishbonebridge_rs232phytx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3544                    		1'd1: begin
3545       1/1          			if (dbg_uart_tx_tick) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3546       1/1          				dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value_ce1 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3547                    			end
                        MISSING_ELSE
3548                    		end
3549                    		default: begin
3550       1/1          			dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value_ce1 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3551       1/1          			if (dbg_uart_tx_sink_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3552       1/1          				dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value_ce1 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3553                    			end
                        MISSING_ELSE
3554                    		end
3555                    	endcase
3556                    end
3557                    always @(*) begin
3558       1/1          	uartwishbonebridge_rs232phyrx_next_state = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3559       1/1          	uartwishbonebridge_rs232phyrx_next_state = uartwishbonebridge_rs232phyrx_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3560       1/1          	case (uartwishbonebridge_rs232phyrx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3561                    		1'd1: begin
3562       1/1          			if (dbg_uart_rx_tick) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3563       1/1          				if ((dbg_uart_rx_count == 4'd9)) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3564       1/1          					uartwishbonebridge_rs232phyrx_next_state = 1'd0;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3565                    				end
                        MISSING_ELSE
3566                    			end
                        MISSING_ELSE
3567                    		end
3568                    		default: begin
3569       1/1          			if (((dbg_uart_rx_rx == 1'd0) &amp; (dbg_uart_rx_rx_d == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3570       1/1          				uartwishbonebridge_rs232phyrx_next_state = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3571                    			end
                        MISSING_ELSE
3572                    		end
3573                    	endcase
3574                    end
3575                    always @(*) begin
3576       1/1          	dbg_uart_rx_source_valid = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3577       1/1          	case (uartwishbonebridge_rs232phyrx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3578                    		1'd1: begin
3579       1/1          			if (dbg_uart_rx_tick) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3580       1/1          				if ((dbg_uart_rx_count == 4'd9)) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3581       1/1          					dbg_uart_rx_source_valid = (dbg_uart_rx_rx == 1'd1);
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3582                    				end
                        MISSING_ELSE
3583                    			end
                        MISSING_ELSE
3584                    		end
3585                    		default: begin
3586                    		end
3587                    	endcase
3588                    end
3589                    always @(*) begin
3590       1/1          	dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1 = 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3591       1/1          	case (uartwishbonebridge_rs232phyrx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3592                    		1'd1: begin
3593       1/1          			if (dbg_uart_rx_tick) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3594       1/1          				dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1 = {dbg_uart_rx_rx, dbg_uart_rx_data[7:1]};
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3595                    			end
                        MISSING_ELSE
3596                    		end
3597                    		default: begin
3598                    		end
3599                    	endcase
3600                    end
3601                    always @(*) begin
3602       1/1          	dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value_ce1 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3603       1/1          	case (uartwishbonebridge_rs232phyrx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3604                    		1'd1: begin
3605       1/1          			if (dbg_uart_rx_tick) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3606       1/1          				dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value_ce1 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3607                    			end
                        MISSING_ELSE
3608                    		end
3609                    		default: begin
3610                    		end
3611                    	endcase
3612                    end
3613                    always @(*) begin
3614       1/1          	dbg_uart_rx_source_payload_data = 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3615       1/1          	case (uartwishbonebridge_rs232phyrx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3616                    		1'd1: begin
3617       1/1          			if (dbg_uart_rx_tick) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3618       1/1          				if ((dbg_uart_rx_count == 4'd9)) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3619       1/1          					dbg_uart_rx_source_payload_data = dbg_uart_rx_data;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3620                    				end
                        MISSING_ELSE
3621                    			end
                        MISSING_ELSE
3622                    		end
3623                    		default: begin
3624                    		end
3625                    	endcase
3626                    end
3627                    always @(*) begin
3628       1/1          	dbg_uart_rx_enable = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3629       1/1          	case (uartwishbonebridge_rs232phyrx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3630                    		1'd1: begin
3631       1/1          			dbg_uart_rx_enable = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3632                    		end
3633                    		default: begin
3634                    		end
3635                    	endcase
3636                    end
3637                    always @(*) begin
3638       1/1          	dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0 = 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3639       1/1          	case (uartwishbonebridge_rs232phyrx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3640                    		1'd1: begin
3641       1/1          			if (dbg_uart_rx_tick) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3642       1/1          				dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0 = (dbg_uart_rx_count + 1'd1);
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3643                    			end
                        MISSING_ELSE
3644                    		end
3645                    		default: begin
3646       1/1          			dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3647                    		end
3648                    	endcase
3649                    end
3650                    always @(*) begin
3651       1/1          	dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value_ce0 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3652       1/1          	case (uartwishbonebridge_rs232phyrx_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3653                    		1'd1: begin
3654       1/1          			if (dbg_uart_rx_tick) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3655       1/1          				dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value_ce0 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3656                    			end
                        MISSING_ELSE
3657                    		end
3658                    		default: begin
3659       1/1          			dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value_ce0 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3660                    		end
3661                    	endcase
3662                    end
3663                    always @(*) begin
3664       1/1          	uartwishbonebridge_next_state = 3'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3665       1/1          	uartwishbonebridge_next_state = uartwishbonebridge_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3666       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3667                    		1'd1: begin
3668       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3669       1/1          				uartwishbonebridge_next_state = 2'd2;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3670                    			end
                        MISSING_ELSE
3671                    		end
3672                    		2'd2: begin
3673       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3674       1/1          				if ((dbg_uart_bytes_count == 2'd3)) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3675       1/1          					if (((dbg_uart_cmd == 1'd1) | (dbg_uart_cmd == 2'd3))) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3676       1/1          						uartwishbonebridge_next_state = 2'd3;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3677                    					end else begin
3678       1/1          						if (((dbg_uart_cmd == 2'd2) | (dbg_uart_cmd == 3'd4))) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3679       1/1          							uartwishbonebridge_next_state = 3'd5;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3680                    						end else begin
3681       <font color = "red">0/1     ==>  							uartwishbonebridge_next_state = 1'd0;</font>
3682                    						end
3683                    					end
3684                    				end
                        MISSING_ELSE
3685                    			end
                        MISSING_ELSE
3686                    		end
3687                    		2'd3: begin
3688       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3689       1/1          				if ((dbg_uart_bytes_count == 2'd3)) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3690       1/1          					uartwishbonebridge_next_state = 3'd4;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3691                    				end
                        MISSING_ELSE
3692                    			end
                        MISSING_ELSE
3693                    		end
3694                    		3'd4: begin
3695       1/1          			if (dbg_uart_wishbone_ack) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3696       1/1          				if ((dbg_uart_words_count == (dbg_uart_length - 1'd1))) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3697       1/1          					uartwishbonebridge_next_state = 1'd0;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3698                    				end else begin
3699       <font color = "red">0/1     ==>  					uartwishbonebridge_next_state = 2'd3;</font>
3700                    				end
3701                    			end
                        MISSING_ELSE
3702                    		end
3703                    		3'd5: begin
3704       1/1          			if (dbg_uart_wishbone_ack) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3705       1/1          				uartwishbonebridge_next_state = 3'd6;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3706                    			end
                        MISSING_ELSE
3707                    		end
3708                    		3'd6: begin
3709       1/1          			if (dbg_uart_tx_sink_ready) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3710       1/1          				if ((dbg_uart_bytes_count == 2'd3)) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3711       <font color = "red">0/1     ==>  					if ((dbg_uart_words_count == (dbg_uart_length - 1'd1))) begin</font>
3712       <font color = "red">0/1     ==>  						uartwishbonebridge_next_state = 1'd0;</font>
3713                    					end else begin
3714       <font color = "red">0/1     ==>  						uartwishbonebridge_next_state = 3'd5;</font>
3715                    					end
3716                    				end
                        MISSING_ELSE
3717                    			end
                        MISSING_ELSE
3718                    		end
3719                    		default: begin
3720       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3721       1/1          				uartwishbonebridge_next_state = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3722                    			end
                        MISSING_ELSE
3723                    		end
3724                    	endcase
3725                    end
3726                    always @(*) begin
3727       1/1          	dbg_uart_bytes_count_uartwishbonebridge_next_value0 = 2'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3728       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3729                    		1'd1: begin
3730                    		end
3731                    		2'd2: begin
3732       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3733       1/1          				dbg_uart_bytes_count_uartwishbonebridge_next_value0 = (dbg_uart_bytes_count + 1'd1);
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3734                    			end
                        MISSING_ELSE
3735                    		end
3736                    		2'd3: begin
3737       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3738       1/1          				dbg_uart_bytes_count_uartwishbonebridge_next_value0 = (dbg_uart_bytes_count + 1'd1);
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3739                    			end
                        MISSING_ELSE
3740                    		end
3741                    		3'd4: begin
3742                    		end
3743                    		3'd5: begin
3744                    		end
3745                    		3'd6: begin
3746       1/1          			if (dbg_uart_tx_sink_ready) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3747       1/1          				dbg_uart_bytes_count_uartwishbonebridge_next_value0 = (dbg_uart_bytes_count + 1'd1);
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3748                    			end
                        MISSING_ELSE
3749                    		end
3750                    		default: begin
3751       1/1          			dbg_uart_bytes_count_uartwishbonebridge_next_value0 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3752                    		end
3753                    	endcase
3754                    end
3755                    always @(*) begin
3756       1/1          	dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3757       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3758                    		1'd1: begin
3759                    		end
3760                    		2'd2: begin
3761       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3762       1/1          				dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3763                    			end
                        MISSING_ELSE
3764                    		end
3765                    		2'd3: begin
3766       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3767       1/1          				dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3768                    			end
                        MISSING_ELSE
3769                    		end
3770                    		3'd4: begin
3771                    		end
3772                    		3'd5: begin
3773                    		end
3774                    		3'd6: begin
3775       1/1          			if (dbg_uart_tx_sink_ready) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3776       1/1          				dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3777                    			end
                        MISSING_ELSE
3778                    		end
3779                    		default: begin
3780       1/1          			dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3781                    		end
3782                    	endcase
3783                    end
3784                    always @(*) begin
3785       1/1          	dbg_uart_wishbone_cyc = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3786       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3787                    		1'd1: begin
3788                    		end
3789                    		2'd2: begin
3790                    		end
3791                    		2'd3: begin
3792                    		end
3793                    		3'd4: begin
3794       1/1          			dbg_uart_wishbone_cyc = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3795                    		end
3796                    		3'd5: begin
3797       1/1          			dbg_uart_wishbone_cyc = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3798                    		end
3799                    		3'd6: begin
3800                    		end
3801                    		default: begin
3802                    		end
3803                    	endcase
3804                    end
3805                    always @(*) begin
3806       1/1          	dbg_uart_wishbone_stb = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3807       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3808                    		1'd1: begin
3809                    		end
3810                    		2'd2: begin
3811                    		end
3812                    		2'd3: begin
3813                    		end
3814                    		3'd4: begin
3815       1/1          			dbg_uart_wishbone_stb = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3816                    		end
3817                    		3'd5: begin
3818       1/1          			dbg_uart_wishbone_stb = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3819                    		end
3820                    		3'd6: begin
3821                    		end
3822                    		default: begin
3823                    		end
3824                    	endcase
3825                    end
3826                    always @(*) begin
3827       1/1          	dbg_uart_words_count_uartwishbonebridge_next_value1 = 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3828       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3829                    		1'd1: begin
3830                    		end
3831                    		2'd2: begin
3832                    		end
3833                    		2'd3: begin
3834                    		end
3835                    		3'd4: begin
3836       1/1          			if (dbg_uart_wishbone_ack) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3837       1/1          				dbg_uart_words_count_uartwishbonebridge_next_value1 = (dbg_uart_words_count + 1'd1);
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3838                    			end
                        MISSING_ELSE
3839                    		end
3840                    		3'd5: begin
3841                    		end
3842                    		3'd6: begin
3843       1/1          			if (dbg_uart_tx_sink_ready) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3844       1/1          				if ((dbg_uart_bytes_count == 2'd3)) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3845       <font color = "red">0/1     ==>  					dbg_uart_words_count_uartwishbonebridge_next_value1 = (dbg_uart_words_count + 1'd1);</font>
3846                    				end
                        MISSING_ELSE
3847                    			end
                        MISSING_ELSE
3848                    		end
3849                    		default: begin
3850       1/1          			dbg_uart_words_count_uartwishbonebridge_next_value1 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3851                    		end
3852                    	endcase
3853                    end
3854                    always @(*) begin
3855       1/1          	dbg_uart_wishbone_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3856       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3857                    		1'd1: begin
3858                    		end
3859                    		2'd2: begin
3860                    		end
3861                    		2'd3: begin
3862                    		end
3863                    		3'd4: begin
3864       1/1          			dbg_uart_wishbone_we = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3865                    		end
3866                    		3'd5: begin
3867       1/1          			dbg_uart_wishbone_we = 1'd0;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3868                    		end
3869                    		3'd6: begin
3870                    		end
3871                    		default: begin
3872                    		end
3873                    	endcase
3874                    end
3875                    always @(*) begin
3876       1/1          	dbg_uart_words_count_uartwishbonebridge_next_value_ce1 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3877       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3878                    		1'd1: begin
3879                    		end
3880                    		2'd2: begin
3881                    		end
3882                    		2'd3: begin
3883                    		end
3884                    		3'd4: begin
3885       1/1          			if (dbg_uart_wishbone_ack) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3886       1/1          				dbg_uart_words_count_uartwishbonebridge_next_value_ce1 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3887                    			end
                        MISSING_ELSE
3888                    		end
3889                    		3'd5: begin
3890                    		end
3891                    		3'd6: begin
3892       1/1          			if (dbg_uart_tx_sink_ready) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3893       1/1          				if ((dbg_uart_bytes_count == 2'd3)) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3894       <font color = "red">0/1     ==>  					dbg_uart_words_count_uartwishbonebridge_next_value_ce1 = 1'd1;</font>
3895                    				end
                        MISSING_ELSE
3896                    			end
                        MISSING_ELSE
3897                    		end
3898                    		default: begin
3899       1/1          			dbg_uart_words_count_uartwishbonebridge_next_value_ce1 = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3900                    		end
3901                    	endcase
3902                    end
3903                    always @(*) begin
3904       1/1          	dbg_uart_cmd_uartwishbonebridge_next_value2 = 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3905       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3906                    		1'd1: begin
3907                    		end
3908                    		2'd2: begin
3909                    		end
3910                    		2'd3: begin
3911                    		end
3912                    		3'd4: begin
3913                    		end
3914                    		3'd5: begin
3915                    		end
3916                    		3'd6: begin
3917                    		end
3918                    		default: begin
3919       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3920       1/1          				dbg_uart_cmd_uartwishbonebridge_next_value2 = dbg_uart_rx_source_payload_data;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3921                    			end
                        MISSING_ELSE
3922                    		end
3923                    	endcase
3924                    end
3925                    always @(*) begin
3926       1/1          	dbg_uart_cmd_uartwishbonebridge_next_value_ce2 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3927       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3928                    		1'd1: begin
3929                    		end
3930                    		2'd2: begin
3931                    		end
3932                    		2'd3: begin
3933                    		end
3934                    		3'd4: begin
3935                    		end
3936                    		3'd5: begin
3937                    		end
3938                    		3'd6: begin
3939                    		end
3940                    		default: begin
3941       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3942       1/1          				dbg_uart_cmd_uartwishbonebridge_next_value_ce2 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3943                    			end
                        MISSING_ELSE
3944                    		end
3945                    	endcase
3946                    end
3947                    always @(*) begin
3948       1/1          	dbg_uart_length_uartwishbonebridge_next_value3 = 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3949       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3950                    		1'd1: begin
3951       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3952       1/1          				dbg_uart_length_uartwishbonebridge_next_value3 = dbg_uart_rx_source_payload_data;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3953                    			end
                        MISSING_ELSE
3954                    		end
3955                    		2'd2: begin
3956                    		end
3957                    		2'd3: begin
3958                    		end
3959                    		3'd4: begin
3960                    		end
3961                    		3'd5: begin
3962                    		end
3963                    		3'd6: begin
3964                    		end
3965                    		default: begin
3966                    		end
3967                    	endcase
3968                    end
3969                    always @(*) begin
3970       1/1          	dbg_uart_length_uartwishbonebridge_next_value_ce3 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3971       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3972                    		1'd1: begin
3973       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3974       1/1          				dbg_uart_length_uartwishbonebridge_next_value_ce3 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3975                    			end
                        MISSING_ELSE
3976                    		end
3977                    		2'd2: begin
3978                    		end
3979                    		2'd3: begin
3980                    		end
3981                    		3'd4: begin
3982                    		end
3983                    		3'd5: begin
3984                    		end
3985                    		3'd6: begin
3986                    		end
3987                    		default: begin
3988                    		end
3989                    	endcase
3990                    end
3991                    always @(*) begin
3992       1/1          	dbg_uart_address_uartwishbonebridge_next_value4 = 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3993       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3994                    		1'd1: begin
3995                    		end
3996                    		2'd2: begin
3997       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3998       1/1          				dbg_uart_address_uartwishbonebridge_next_value4 = {dbg_uart_address, dbg_uart_rx_source_payload_data};
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
3999                    			end
                        MISSING_ELSE
4000                    		end
4001                    		2'd3: begin
4002                    		end
4003                    		3'd4: begin
4004       1/1          			if (dbg_uart_wishbone_ack) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4005       1/1          				dbg_uart_address_uartwishbonebridge_next_value4 = (dbg_uart_address + dbg_uart_incr);
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4006                    			end
                        MISSING_ELSE
4007                    		end
4008                    		3'd5: begin
4009                    		end
4010                    		3'd6: begin
4011       1/1          			if (dbg_uart_tx_sink_ready) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4012       1/1          				if ((dbg_uart_bytes_count == 2'd3)) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4013       <font color = "red">0/1     ==>  					dbg_uart_address_uartwishbonebridge_next_value4 = (dbg_uart_address + dbg_uart_incr);</font>
4014                    				end
                        MISSING_ELSE
4015                    			end
                        MISSING_ELSE
4016                    		end
4017                    		default: begin
4018                    		end
4019                    	endcase
4020                    end
4021                    always @(*) begin
4022       1/1          	dbg_uart_address_uartwishbonebridge_next_value_ce4 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4023       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4024                    		1'd1: begin
4025                    		end
4026                    		2'd2: begin
4027       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4028       1/1          				dbg_uart_address_uartwishbonebridge_next_value_ce4 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4029                    			end
                        MISSING_ELSE
4030                    		end
4031                    		2'd3: begin
4032                    		end
4033                    		3'd4: begin
4034       1/1          			if (dbg_uart_wishbone_ack) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4035       1/1          				dbg_uart_address_uartwishbonebridge_next_value_ce4 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4036                    			end
                        MISSING_ELSE
4037                    		end
4038                    		3'd5: begin
4039                    		end
4040                    		3'd6: begin
4041       1/1          			if (dbg_uart_tx_sink_ready) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4042       1/1          				if ((dbg_uart_bytes_count == 2'd3)) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4043       <font color = "red">0/1     ==>  					dbg_uart_address_uartwishbonebridge_next_value_ce4 = 1'd1;</font>
4044                    				end
                        MISSING_ELSE
4045                    			end
                        MISSING_ELSE
4046                    		end
4047                    		default: begin
4048                    		end
4049                    	endcase
4050                    end
4051                    always @(*) begin
4052       1/1          	dbg_uart_incr_uartwishbonebridge_next_value5 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4053       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4054                    		1'd1: begin
4055                    		end
4056                    		2'd2: begin
4057       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4058       1/1          				if ((dbg_uart_bytes_count == 2'd3)) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4059       1/1          					if (((dbg_uart_cmd == 1'd1) | (dbg_uart_cmd == 2'd3))) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4060       1/1          						dbg_uart_incr_uartwishbonebridge_next_value5 = (dbg_uart_cmd == 1'd1);
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4061                    					end else begin
4062       1/1          						if (((dbg_uart_cmd == 2'd2) | (dbg_uart_cmd == 3'd4))) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4063       1/1          							dbg_uart_incr_uartwishbonebridge_next_value5 = (dbg_uart_cmd == 2'd2);
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4064                    						end else begin
4065                    						end
4066                    					end
4067                    				end
                        MISSING_ELSE
4068                    			end
                        MISSING_ELSE
4069                    		end
4070                    		2'd3: begin
4071                    		end
4072                    		3'd4: begin
4073                    		end
4074                    		3'd5: begin
4075                    		end
4076                    		3'd6: begin
4077                    		end
4078                    		default: begin
4079                    		end
4080                    	endcase
4081                    end
4082                    always @(*) begin
4083       1/1          	dbg_uart_incr_uartwishbonebridge_next_value_ce5 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4084       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4085                    		1'd1: begin
4086                    		end
4087                    		2'd2: begin
4088       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4089       1/1          				if ((dbg_uart_bytes_count == 2'd3)) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4090       1/1          					if (((dbg_uart_cmd == 1'd1) | (dbg_uart_cmd == 2'd3))) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4091       1/1          						dbg_uart_incr_uartwishbonebridge_next_value_ce5 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4092                    					end else begin
4093       1/1          						if (((dbg_uart_cmd == 2'd2) | (dbg_uart_cmd == 3'd4))) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4094       1/1          							dbg_uart_incr_uartwishbonebridge_next_value_ce5 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4095                    						end else begin
4096                    						end
4097                    					end
4098                    				end
                        MISSING_ELSE
4099                    			end
                        MISSING_ELSE
4100                    		end
4101                    		2'd3: begin
4102                    		end
4103                    		3'd4: begin
4104                    		end
4105                    		3'd5: begin
4106                    		end
4107                    		3'd6: begin
4108                    		end
4109                    		default: begin
4110                    		end
4111                    	endcase
4112                    end
4113                    always @(*) begin
4114       1/1          	dbg_uart_tx_sink_valid = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4115       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4116                    		1'd1: begin
4117                    		end
4118                    		2'd2: begin
4119                    		end
4120                    		2'd3: begin
4121                    		end
4122                    		3'd4: begin
4123                    		end
4124                    		3'd5: begin
4125                    		end
4126                    		3'd6: begin
4127       1/1          			dbg_uart_tx_sink_valid = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4128                    		end
4129                    		default: begin
4130                    		end
4131                    	endcase
4132                    end
4133                    always @(*) begin
4134       1/1          	dbg_uart_data_uartwishbonebridge_next_value6 = 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4135       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4136                    		1'd1: begin
4137                    		end
4138                    		2'd2: begin
4139                    		end
4140                    		2'd3: begin
4141       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4142       1/1          				dbg_uart_data_uartwishbonebridge_next_value6 = {dbg_uart_data, dbg_uart_rx_source_payload_data};
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4143                    			end
                        MISSING_ELSE
4144                    		end
4145                    		3'd4: begin
4146                    		end
4147                    		3'd5: begin
4148       1/1          			if (dbg_uart_wishbone_ack) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4149       1/1          				dbg_uart_data_uartwishbonebridge_next_value6 = dbg_uart_wishbone_dat_r;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4150                    			end
                        MISSING_ELSE
4151                    		end
4152                    		3'd6: begin
4153                    		end
4154                    		default: begin
4155                    		end
4156                    	endcase
4157                    end
4158                    always @(*) begin
4159       1/1          	dbg_uart_is_ongoing = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4160       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4161                    		1'd1: begin
4162                    		end
4163                    		2'd2: begin
4164                    		end
4165                    		2'd3: begin
4166                    		end
4167                    		3'd4: begin
4168                    		end
4169                    		3'd5: begin
4170                    		end
4171                    		3'd6: begin
4172                    		end
4173                    		default: begin
4174       1/1          			dbg_uart_is_ongoing = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4175                    		end
4176                    	endcase
4177                    end
4178                    always @(*) begin
4179       1/1          	dbg_uart_data_uartwishbonebridge_next_value_ce6 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4180       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4181                    		1'd1: begin
4182                    		end
4183                    		2'd2: begin
4184                    		end
4185                    		2'd3: begin
4186       1/1          			if (dbg_uart_rx_source_valid) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4187       1/1          				dbg_uart_data_uartwishbonebridge_next_value_ce6 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4188                    			end
                        MISSING_ELSE
4189                    		end
4190                    		3'd4: begin
4191                    		end
4192                    		3'd5: begin
4193       1/1          			if (dbg_uart_wishbone_ack) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4194       1/1          				dbg_uart_data_uartwishbonebridge_next_value_ce6 = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4195                    			end
                        MISSING_ELSE
4196                    		end
4197                    		3'd6: begin
4198                    		end
4199                    		default: begin
4200                    		end
4201                    	endcase
4202                    end
4203                    always @(*) begin
4204       1/1          	dbg_uart_rx_source_ready = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4205       1/1          	case (uartwishbonebridge_state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4206                    		1'd1: begin
4207       1/1          			dbg_uart_rx_source_ready = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4208                    		end
4209                    		2'd2: begin
4210       1/1          			dbg_uart_rx_source_ready = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4211                    		end
4212                    		2'd3: begin
4213       1/1          			dbg_uart_rx_source_ready = 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4214                    		end
4215                    		3'd4: begin
4216       1/1          			dbg_uart_rx_source_ready = 1'd0;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4217                    		end
4218                    		3'd5: begin
4219       1/1          			dbg_uart_rx_source_ready = 1'd0;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4220                    		end
4221                    		3'd6: begin
4222       1/1          			dbg_uart_rx_source_ready = 1'd0;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4223                    		end
4224                    		default: begin
4225       1/1          			dbg_uart_rx_source_ready = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4226                    		end
4227                    	endcase
4228                    end
4229                    assign dbg_uart_done = (dbg_uart_count == 1'd0);
4230                    assign debug_oeb = debug_oeb_storage;
4231                    assign debug_mode = debug_mode_storage;
4232                    assign uart_enabled_o = uart_enabled_storage;
4233                    assign gpio_mode0_pad = gpio_mode0_storage;
4234                    assign gpio_mode1_pad = gpio_mode1_storage;
4235                    assign gpio_inenb_pad = (~gpio_ien_storage);
4236                    assign gpio_outenb_pad = (~gpio_oe_storage);
4237                    assign gpio_out_pad = gpio_out_storage;
4238                    always @(*) begin
4239       1/1          	la_iena = 128'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4240       1/1          	la_iena[0] = (~la_ien_storage[0]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4241       1/1          	la_iena[1] = (~la_ien_storage[1]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4242       1/1          	la_iena[2] = (~la_ien_storage[2]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4243       1/1          	la_iena[3] = (~la_ien_storage[3]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4244       1/1          	la_iena[4] = (~la_ien_storage[4]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4245       1/1          	la_iena[5] = (~la_ien_storage[5]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4246       1/1          	la_iena[6] = (~la_ien_storage[6]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4247       1/1          	la_iena[7] = (~la_ien_storage[7]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4248       1/1          	la_iena[8] = (~la_ien_storage[8]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4249       1/1          	la_iena[9] = (~la_ien_storage[9]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4250       1/1          	la_iena[10] = (~la_ien_storage[10]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4251       1/1          	la_iena[11] = (~la_ien_storage[11]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4252       1/1          	la_iena[12] = (~la_ien_storage[12]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4253       1/1          	la_iena[13] = (~la_ien_storage[13]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4254       1/1          	la_iena[14] = (~la_ien_storage[14]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4255       1/1          	la_iena[15] = (~la_ien_storage[15]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4256       1/1          	la_iena[16] = (~la_ien_storage[16]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4257       1/1          	la_iena[17] = (~la_ien_storage[17]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4258       1/1          	la_iena[18] = (~la_ien_storage[18]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4259       1/1          	la_iena[19] = (~la_ien_storage[19]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4260       1/1          	la_iena[20] = (~la_ien_storage[20]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4261       1/1          	la_iena[21] = (~la_ien_storage[21]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4262       1/1          	la_iena[22] = (~la_ien_storage[22]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4263       1/1          	la_iena[23] = (~la_ien_storage[23]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4264       1/1          	la_iena[24] = (~la_ien_storage[24]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4265       1/1          	la_iena[25] = (~la_ien_storage[25]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4266       1/1          	la_iena[26] = (~la_ien_storage[26]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4267       1/1          	la_iena[27] = (~la_ien_storage[27]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4268       1/1          	la_iena[28] = (~la_ien_storage[28]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4269       1/1          	la_iena[29] = (~la_ien_storage[29]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4270       1/1          	la_iena[30] = (~la_ien_storage[30]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4271       1/1          	la_iena[31] = (~la_ien_storage[31]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4272       1/1          	la_iena[32] = (~la_ien_storage[32]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4273       1/1          	la_iena[33] = (~la_ien_storage[33]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4274       1/1          	la_iena[34] = (~la_ien_storage[34]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4275       1/1          	la_iena[35] = (~la_ien_storage[35]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4276       1/1          	la_iena[36] = (~la_ien_storage[36]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4277       1/1          	la_iena[37] = (~la_ien_storage[37]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4278       1/1          	la_iena[38] = (~la_ien_storage[38]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4279       1/1          	la_iena[39] = (~la_ien_storage[39]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4280       1/1          	la_iena[40] = (~la_ien_storage[40]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4281       1/1          	la_iena[41] = (~la_ien_storage[41]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4282       1/1          	la_iena[42] = (~la_ien_storage[42]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4283       1/1          	la_iena[43] = (~la_ien_storage[43]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4284       1/1          	la_iena[44] = (~la_ien_storage[44]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4285       1/1          	la_iena[45] = (~la_ien_storage[45]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4286       1/1          	la_iena[46] = (~la_ien_storage[46]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4287       1/1          	la_iena[47] = (~la_ien_storage[47]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4288       1/1          	la_iena[48] = (~la_ien_storage[48]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4289       1/1          	la_iena[49] = (~la_ien_storage[49]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4290       1/1          	la_iena[50] = (~la_ien_storage[50]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4291       1/1          	la_iena[51] = (~la_ien_storage[51]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4292       1/1          	la_iena[52] = (~la_ien_storage[52]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4293       1/1          	la_iena[53] = (~la_ien_storage[53]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4294       1/1          	la_iena[54] = (~la_ien_storage[54]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4295       1/1          	la_iena[55] = (~la_ien_storage[55]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4296       1/1          	la_iena[56] = (~la_ien_storage[56]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4297       1/1          	la_iena[57] = (~la_ien_storage[57]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4298       1/1          	la_iena[58] = (~la_ien_storage[58]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4299       1/1          	la_iena[59] = (~la_ien_storage[59]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4300       1/1          	la_iena[60] = (~la_ien_storage[60]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4301       1/1          	la_iena[61] = (~la_ien_storage[61]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4302       1/1          	la_iena[62] = (~la_ien_storage[62]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4303       1/1          	la_iena[63] = (~la_ien_storage[63]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4304       1/1          	la_iena[64] = (~la_ien_storage[64]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4305       1/1          	la_iena[65] = (~la_ien_storage[65]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4306       1/1          	la_iena[66] = (~la_ien_storage[66]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4307       1/1          	la_iena[67] = (~la_ien_storage[67]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4308       1/1          	la_iena[68] = (~la_ien_storage[68]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4309       1/1          	la_iena[69] = (~la_ien_storage[69]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4310       1/1          	la_iena[70] = (~la_ien_storage[70]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4311       1/1          	la_iena[71] = (~la_ien_storage[71]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4312       1/1          	la_iena[72] = (~la_ien_storage[72]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4313       1/1          	la_iena[73] = (~la_ien_storage[73]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4314       1/1          	la_iena[74] = (~la_ien_storage[74]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4315       1/1          	la_iena[75] = (~la_ien_storage[75]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4316       1/1          	la_iena[76] = (~la_ien_storage[76]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4317       1/1          	la_iena[77] = (~la_ien_storage[77]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4318       1/1          	la_iena[78] = (~la_ien_storage[78]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4319       1/1          	la_iena[79] = (~la_ien_storage[79]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4320       1/1          	la_iena[80] = (~la_ien_storage[80]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4321       1/1          	la_iena[81] = (~la_ien_storage[81]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4322       1/1          	la_iena[82] = (~la_ien_storage[82]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4323       1/1          	la_iena[83] = (~la_ien_storage[83]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4324       1/1          	la_iena[84] = (~la_ien_storage[84]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4325       1/1          	la_iena[85] = (~la_ien_storage[85]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4326       1/1          	la_iena[86] = (~la_ien_storage[86]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4327       1/1          	la_iena[87] = (~la_ien_storage[87]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4328       1/1          	la_iena[88] = (~la_ien_storage[88]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4329       1/1          	la_iena[89] = (~la_ien_storage[89]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4330       1/1          	la_iena[90] = (~la_ien_storage[90]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4331       1/1          	la_iena[91] = (~la_ien_storage[91]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4332       1/1          	la_iena[92] = (~la_ien_storage[92]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4333       1/1          	la_iena[93] = (~la_ien_storage[93]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4334       1/1          	la_iena[94] = (~la_ien_storage[94]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4335       1/1          	la_iena[95] = (~la_ien_storage[95]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4336       1/1          	la_iena[96] = (~la_ien_storage[96]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4337       1/1          	la_iena[97] = (~la_ien_storage[97]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4338       1/1          	la_iena[98] = (~la_ien_storage[98]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4339       1/1          	la_iena[99] = (~la_ien_storage[99]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4340       1/1          	la_iena[100] = (~la_ien_storage[100]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4341       1/1          	la_iena[101] = (~la_ien_storage[101]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4342       1/1          	la_iena[102] = (~la_ien_storage[102]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4343       1/1          	la_iena[103] = (~la_ien_storage[103]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4344       1/1          	la_iena[104] = (~la_ien_storage[104]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4345       1/1          	la_iena[105] = (~la_ien_storage[105]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4346       1/1          	la_iena[106] = (~la_ien_storage[106]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4347       1/1          	la_iena[107] = (~la_ien_storage[107]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4348       1/1          	la_iena[108] = (~la_ien_storage[108]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4349       1/1          	la_iena[109] = (~la_ien_storage[109]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4350       1/1          	la_iena[110] = (~la_ien_storage[110]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4351       1/1          	la_iena[111] = (~la_ien_storage[111]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4352       1/1          	la_iena[112] = (~la_ien_storage[112]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4353       1/1          	la_iena[113] = (~la_ien_storage[113]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4354       1/1          	la_iena[114] = (~la_ien_storage[114]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4355       1/1          	la_iena[115] = (~la_ien_storage[115]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4356       1/1          	la_iena[116] = (~la_ien_storage[116]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4357       1/1          	la_iena[117] = (~la_ien_storage[117]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4358       1/1          	la_iena[118] = (~la_ien_storage[118]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4359       1/1          	la_iena[119] = (~la_ien_storage[119]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4360       1/1          	la_iena[120] = (~la_ien_storage[120]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4361       1/1          	la_iena[121] = (~la_ien_storage[121]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4362       1/1          	la_iena[122] = (~la_ien_storage[122]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4363       1/1          	la_iena[123] = (~la_ien_storage[123]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4364       1/1          	la_iena[124] = (~la_ien_storage[124]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4365       1/1          	la_iena[125] = (~la_ien_storage[125]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4366       1/1          	la_iena[126] = (~la_ien_storage[126]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4367       1/1          	la_iena[127] = (~la_ien_storage[127]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4368                    end
4369                    always @(*) begin
4370       1/1          	la_oenb = 128'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4371       1/1          	la_oenb[0] = (~la_oe_storage[0]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4372       1/1          	la_oenb[1] = (~la_oe_storage[1]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4373       1/1          	la_oenb[2] = (~la_oe_storage[2]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4374       1/1          	la_oenb[3] = (~la_oe_storage[3]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4375       1/1          	la_oenb[4] = (~la_oe_storage[4]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4376       1/1          	la_oenb[5] = (~la_oe_storage[5]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4377       1/1          	la_oenb[6] = (~la_oe_storage[6]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4378       1/1          	la_oenb[7] = (~la_oe_storage[7]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4379       1/1          	la_oenb[8] = (~la_oe_storage[8]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4380       1/1          	la_oenb[9] = (~la_oe_storage[9]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4381       1/1          	la_oenb[10] = (~la_oe_storage[10]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4382       1/1          	la_oenb[11] = (~la_oe_storage[11]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4383       1/1          	la_oenb[12] = (~la_oe_storage[12]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4384       1/1          	la_oenb[13] = (~la_oe_storage[13]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4385       1/1          	la_oenb[14] = (~la_oe_storage[14]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4386       1/1          	la_oenb[15] = (~la_oe_storage[15]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4387       1/1          	la_oenb[16] = (~la_oe_storage[16]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4388       1/1          	la_oenb[17] = (~la_oe_storage[17]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4389       1/1          	la_oenb[18] = (~la_oe_storage[18]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4390       1/1          	la_oenb[19] = (~la_oe_storage[19]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4391       1/1          	la_oenb[20] = (~la_oe_storage[20]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4392       1/1          	la_oenb[21] = (~la_oe_storage[21]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4393       1/1          	la_oenb[22] = (~la_oe_storage[22]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4394       1/1          	la_oenb[23] = (~la_oe_storage[23]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4395       1/1          	la_oenb[24] = (~la_oe_storage[24]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4396       1/1          	la_oenb[25] = (~la_oe_storage[25]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4397       1/1          	la_oenb[26] = (~la_oe_storage[26]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4398       1/1          	la_oenb[27] = (~la_oe_storage[27]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4399       1/1          	la_oenb[28] = (~la_oe_storage[28]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4400       1/1          	la_oenb[29] = (~la_oe_storage[29]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4401       1/1          	la_oenb[30] = (~la_oe_storage[30]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4402       1/1          	la_oenb[31] = (~la_oe_storage[31]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4403       1/1          	la_oenb[32] = (~la_oe_storage[32]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4404       1/1          	la_oenb[33] = (~la_oe_storage[33]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4405       1/1          	la_oenb[34] = (~la_oe_storage[34]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4406       1/1          	la_oenb[35] = (~la_oe_storage[35]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4407       1/1          	la_oenb[36] = (~la_oe_storage[36]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4408       1/1          	la_oenb[37] = (~la_oe_storage[37]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4409       1/1          	la_oenb[38] = (~la_oe_storage[38]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4410       1/1          	la_oenb[39] = (~la_oe_storage[39]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4411       1/1          	la_oenb[40] = (~la_oe_storage[40]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4412       1/1          	la_oenb[41] = (~la_oe_storage[41]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4413       1/1          	la_oenb[42] = (~la_oe_storage[42]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4414       1/1          	la_oenb[43] = (~la_oe_storage[43]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4415       1/1          	la_oenb[44] = (~la_oe_storage[44]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4416       1/1          	la_oenb[45] = (~la_oe_storage[45]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4417       1/1          	la_oenb[46] = (~la_oe_storage[46]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4418       1/1          	la_oenb[47] = (~la_oe_storage[47]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4419       1/1          	la_oenb[48] = (~la_oe_storage[48]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4420       1/1          	la_oenb[49] = (~la_oe_storage[49]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4421       1/1          	la_oenb[50] = (~la_oe_storage[50]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4422       1/1          	la_oenb[51] = (~la_oe_storage[51]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4423       1/1          	la_oenb[52] = (~la_oe_storage[52]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4424       1/1          	la_oenb[53] = (~la_oe_storage[53]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4425       1/1          	la_oenb[54] = (~la_oe_storage[54]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4426       1/1          	la_oenb[55] = (~la_oe_storage[55]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4427       1/1          	la_oenb[56] = (~la_oe_storage[56]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4428       1/1          	la_oenb[57] = (~la_oe_storage[57]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4429       1/1          	la_oenb[58] = (~la_oe_storage[58]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4430       1/1          	la_oenb[59] = (~la_oe_storage[59]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4431       1/1          	la_oenb[60] = (~la_oe_storage[60]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4432       1/1          	la_oenb[61] = (~la_oe_storage[61]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4433       1/1          	la_oenb[62] = (~la_oe_storage[62]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4434       1/1          	la_oenb[63] = (~la_oe_storage[63]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4435       1/1          	la_oenb[64] = (~la_oe_storage[64]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4436       1/1          	la_oenb[65] = (~la_oe_storage[65]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4437       1/1          	la_oenb[66] = (~la_oe_storage[66]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4438       1/1          	la_oenb[67] = (~la_oe_storage[67]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4439       1/1          	la_oenb[68] = (~la_oe_storage[68]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4440       1/1          	la_oenb[69] = (~la_oe_storage[69]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4441       1/1          	la_oenb[70] = (~la_oe_storage[70]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4442       1/1          	la_oenb[71] = (~la_oe_storage[71]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4443       1/1          	la_oenb[72] = (~la_oe_storage[72]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4444       1/1          	la_oenb[73] = (~la_oe_storage[73]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4445       1/1          	la_oenb[74] = (~la_oe_storage[74]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4446       1/1          	la_oenb[75] = (~la_oe_storage[75]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4447       1/1          	la_oenb[76] = (~la_oe_storage[76]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4448       1/1          	la_oenb[77] = (~la_oe_storage[77]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4449       1/1          	la_oenb[78] = (~la_oe_storage[78]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4450       1/1          	la_oenb[79] = (~la_oe_storage[79]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4451       1/1          	la_oenb[80] = (~la_oe_storage[80]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4452       1/1          	la_oenb[81] = (~la_oe_storage[81]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4453       1/1          	la_oenb[82] = (~la_oe_storage[82]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4454       1/1          	la_oenb[83] = (~la_oe_storage[83]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4455       1/1          	la_oenb[84] = (~la_oe_storage[84]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4456       1/1          	la_oenb[85] = (~la_oe_storage[85]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4457       1/1          	la_oenb[86] = (~la_oe_storage[86]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4458       1/1          	la_oenb[87] = (~la_oe_storage[87]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4459       1/1          	la_oenb[88] = (~la_oe_storage[88]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4460       1/1          	la_oenb[89] = (~la_oe_storage[89]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4461       1/1          	la_oenb[90] = (~la_oe_storage[90]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4462       1/1          	la_oenb[91] = (~la_oe_storage[91]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4463       1/1          	la_oenb[92] = (~la_oe_storage[92]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4464       1/1          	la_oenb[93] = (~la_oe_storage[93]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4465       1/1          	la_oenb[94] = (~la_oe_storage[94]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4466       1/1          	la_oenb[95] = (~la_oe_storage[95]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4467       1/1          	la_oenb[96] = (~la_oe_storage[96]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4468       1/1          	la_oenb[97] = (~la_oe_storage[97]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4469       1/1          	la_oenb[98] = (~la_oe_storage[98]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4470       1/1          	la_oenb[99] = (~la_oe_storage[99]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4471       1/1          	la_oenb[100] = (~la_oe_storage[100]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4472       1/1          	la_oenb[101] = (~la_oe_storage[101]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4473       1/1          	la_oenb[102] = (~la_oe_storage[102]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4474       1/1          	la_oenb[103] = (~la_oe_storage[103]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4475       1/1          	la_oenb[104] = (~la_oe_storage[104]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4476       1/1          	la_oenb[105] = (~la_oe_storage[105]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4477       1/1          	la_oenb[106] = (~la_oe_storage[106]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4478       1/1          	la_oenb[107] = (~la_oe_storage[107]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4479       1/1          	la_oenb[108] = (~la_oe_storage[108]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4480       1/1          	la_oenb[109] = (~la_oe_storage[109]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4481       1/1          	la_oenb[110] = (~la_oe_storage[110]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4482       1/1          	la_oenb[111] = (~la_oe_storage[111]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4483       1/1          	la_oenb[112] = (~la_oe_storage[112]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4484       1/1          	la_oenb[113] = (~la_oe_storage[113]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4485       1/1          	la_oenb[114] = (~la_oe_storage[114]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4486       1/1          	la_oenb[115] = (~la_oe_storage[115]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4487       1/1          	la_oenb[116] = (~la_oe_storage[116]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4488       1/1          	la_oenb[117] = (~la_oe_storage[117]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4489       1/1          	la_oenb[118] = (~la_oe_storage[118]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4490       1/1          	la_oenb[119] = (~la_oe_storage[119]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4491       1/1          	la_oenb[120] = (~la_oe_storage[120]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4492       1/1          	la_oenb[121] = (~la_oe_storage[121]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4493       1/1          	la_oenb[122] = (~la_oe_storage[122]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4494       1/1          	la_oenb[123] = (~la_oe_storage[123]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4495       1/1          	la_oenb[124] = (~la_oe_storage[124]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4496       1/1          	la_oenb[125] = (~la_oe_storage[125]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4497       1/1          	la_oenb[126] = (~la_oe_storage[126]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4498       1/1          	la_oenb[127] = (~la_oe_storage[127]);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4499                    end
4500                    always @(*) begin
4501       1/1          	la_output = 128'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4502       1/1          	la_output[0] = la_out_storage[0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4503       1/1          	la_output[1] = la_out_storage[1];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4504       1/1          	la_output[2] = la_out_storage[2];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4505       1/1          	la_output[3] = la_out_storage[3];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4506       1/1          	la_output[4] = la_out_storage[4];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4507       1/1          	la_output[5] = la_out_storage[5];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4508       1/1          	la_output[6] = la_out_storage[6];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4509       1/1          	la_output[7] = la_out_storage[7];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4510       1/1          	la_output[8] = la_out_storage[8];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4511       1/1          	la_output[9] = la_out_storage[9];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4512       1/1          	la_output[10] = la_out_storage[10];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4513       1/1          	la_output[11] = la_out_storage[11];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4514       1/1          	la_output[12] = la_out_storage[12];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4515       1/1          	la_output[13] = la_out_storage[13];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4516       1/1          	la_output[14] = la_out_storage[14];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4517       1/1          	la_output[15] = la_out_storage[15];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4518       1/1          	la_output[16] = la_out_storage[16];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4519       1/1          	la_output[17] = la_out_storage[17];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4520       1/1          	la_output[18] = la_out_storage[18];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4521       1/1          	la_output[19] = la_out_storage[19];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4522       1/1          	la_output[20] = la_out_storage[20];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4523       1/1          	la_output[21] = la_out_storage[21];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4524       1/1          	la_output[22] = la_out_storage[22];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4525       1/1          	la_output[23] = la_out_storage[23];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4526       1/1          	la_output[24] = la_out_storage[24];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4527       1/1          	la_output[25] = la_out_storage[25];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4528       1/1          	la_output[26] = la_out_storage[26];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4529       1/1          	la_output[27] = la_out_storage[27];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4530       1/1          	la_output[28] = la_out_storage[28];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4531       1/1          	la_output[29] = la_out_storage[29];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4532       1/1          	la_output[30] = la_out_storage[30];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4533       1/1          	la_output[31] = la_out_storage[31];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4534       1/1          	la_output[32] = la_out_storage[32];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4535       1/1          	la_output[33] = la_out_storage[33];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4536       1/1          	la_output[34] = la_out_storage[34];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4537       1/1          	la_output[35] = la_out_storage[35];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4538       1/1          	la_output[36] = la_out_storage[36];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4539       1/1          	la_output[37] = la_out_storage[37];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4540       1/1          	la_output[38] = la_out_storage[38];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4541       1/1          	la_output[39] = la_out_storage[39];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4542       1/1          	la_output[40] = la_out_storage[40];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4543       1/1          	la_output[41] = la_out_storage[41];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4544       1/1          	la_output[42] = la_out_storage[42];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4545       1/1          	la_output[43] = la_out_storage[43];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4546       1/1          	la_output[44] = la_out_storage[44];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4547       1/1          	la_output[45] = la_out_storage[45];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4548       1/1          	la_output[46] = la_out_storage[46];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4549       1/1          	la_output[47] = la_out_storage[47];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4550       1/1          	la_output[48] = la_out_storage[48];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4551       1/1          	la_output[49] = la_out_storage[49];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4552       1/1          	la_output[50] = la_out_storage[50];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4553       1/1          	la_output[51] = la_out_storage[51];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4554       1/1          	la_output[52] = la_out_storage[52];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4555       1/1          	la_output[53] = la_out_storage[53];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4556       1/1          	la_output[54] = la_out_storage[54];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4557       1/1          	la_output[55] = la_out_storage[55];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4558       1/1          	la_output[56] = la_out_storage[56];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4559       1/1          	la_output[57] = la_out_storage[57];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4560       1/1          	la_output[58] = la_out_storage[58];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4561       1/1          	la_output[59] = la_out_storage[59];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4562       1/1          	la_output[60] = la_out_storage[60];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4563       1/1          	la_output[61] = la_out_storage[61];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4564       1/1          	la_output[62] = la_out_storage[62];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4565       1/1          	la_output[63] = la_out_storage[63];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4566       1/1          	la_output[64] = la_out_storage[64];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4567       1/1          	la_output[65] = la_out_storage[65];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4568       1/1          	la_output[66] = la_out_storage[66];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4569       1/1          	la_output[67] = la_out_storage[67];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4570       1/1          	la_output[68] = la_out_storage[68];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4571       1/1          	la_output[69] = la_out_storage[69];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4572       1/1          	la_output[70] = la_out_storage[70];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4573       1/1          	la_output[71] = la_out_storage[71];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4574       1/1          	la_output[72] = la_out_storage[72];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4575       1/1          	la_output[73] = la_out_storage[73];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4576       1/1          	la_output[74] = la_out_storage[74];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4577       1/1          	la_output[75] = la_out_storage[75];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4578       1/1          	la_output[76] = la_out_storage[76];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4579       1/1          	la_output[77] = la_out_storage[77];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4580       1/1          	la_output[78] = la_out_storage[78];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4581       1/1          	la_output[79] = la_out_storage[79];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4582       1/1          	la_output[80] = la_out_storage[80];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4583       1/1          	la_output[81] = la_out_storage[81];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4584       1/1          	la_output[82] = la_out_storage[82];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4585       1/1          	la_output[83] = la_out_storage[83];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4586       1/1          	la_output[84] = la_out_storage[84];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4587       1/1          	la_output[85] = la_out_storage[85];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4588       1/1          	la_output[86] = la_out_storage[86];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4589       1/1          	la_output[87] = la_out_storage[87];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4590       1/1          	la_output[88] = la_out_storage[88];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4591       1/1          	la_output[89] = la_out_storage[89];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4592       1/1          	la_output[90] = la_out_storage[90];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4593       1/1          	la_output[91] = la_out_storage[91];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4594       1/1          	la_output[92] = la_out_storage[92];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4595       1/1          	la_output[93] = la_out_storage[93];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4596       1/1          	la_output[94] = la_out_storage[94];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4597       1/1          	la_output[95] = la_out_storage[95];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4598       1/1          	la_output[96] = la_out_storage[96];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4599       1/1          	la_output[97] = la_out_storage[97];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4600       1/1          	la_output[98] = la_out_storage[98];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4601       1/1          	la_output[99] = la_out_storage[99];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4602       1/1          	la_output[100] = la_out_storage[100];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4603       1/1          	la_output[101] = la_out_storage[101];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4604       1/1          	la_output[102] = la_out_storage[102];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4605       1/1          	la_output[103] = la_out_storage[103];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4606       1/1          	la_output[104] = la_out_storage[104];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4607       1/1          	la_output[105] = la_out_storage[105];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4608       1/1          	la_output[106] = la_out_storage[106];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4609       1/1          	la_output[107] = la_out_storage[107];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4610       1/1          	la_output[108] = la_out_storage[108];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4611       1/1          	la_output[109] = la_out_storage[109];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4612       1/1          	la_output[110] = la_out_storage[110];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4613       1/1          	la_output[111] = la_out_storage[111];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4614       1/1          	la_output[112] = la_out_storage[112];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4615       1/1          	la_output[113] = la_out_storage[113];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4616       1/1          	la_output[114] = la_out_storage[114];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4617       1/1          	la_output[115] = la_out_storage[115];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4618       1/1          	la_output[116] = la_out_storage[116];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4619       1/1          	la_output[117] = la_out_storage[117];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4620       1/1          	la_output[118] = la_out_storage[118];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4621       1/1          	la_output[119] = la_out_storage[119];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4622       1/1          	la_output[120] = la_out_storage[120];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4623       1/1          	la_output[121] = la_out_storage[121];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4624       1/1          	la_output[122] = la_out_storage[122];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4625       1/1          	la_output[123] = la_out_storage[123];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4626       1/1          	la_output[124] = la_out_storage[124];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4627       1/1          	la_output[125] = la_out_storage[125];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4628       1/1          	la_output[126] = la_out_storage[126];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4629       1/1          	la_output[127] = la_out_storage[127];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4630                    end
4631                    assign spi_enabled = spi_enabled_storage;
4632                    assign user_irq_ena = user_irq_ena_storage;
4633                    always @(*) begin
4634       1/1          	gpioin0_gpioin0_trigger = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4635       1/1          	if (gpioin0_gpioin0_mode_storage) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4636       <font color = "red">0/1     ==>  		gpioin0_gpioin0_trigger = (gpioin0_in_status ^ gpioin0_gpioin0_in_pads_n_d);</font>
4637                    	end else begin
4638       1/1          		gpioin0_gpioin0_trigger = (gpioin0_in_status ^ gpioin0_gpioin0_edge_storage);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4639                    	end
4640                    end
4641                    assign gpioin0_i00 = gpioin0_gpioin0_status;
4642                    assign gpioin0_i01 = gpioin0_gpioin0_pending;
4643                    always @(*) begin
4644       1/1          	gpioin0_gpioin0_clear = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4645       1/1          	if ((gpioin0_pending_re &amp; gpioin0_pending_r)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4646       1/1          		gpioin0_gpioin0_clear = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;
4647                    	end
                        MISSING_ELSE
4648                    end
4649                    assign gpioin0_gpioin0_irq = (gpioin0_pending_status &amp; gpioin0_enable_storage);
4650                    assign gpioin0_gpioin0_status = gpioin0_gpioin0_trigger;
4651                    always @(*) begin
4652       1/1          	gpioin1_gpioin1_trigger = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4653       1/1          	if (gpioin1_gpioin1_mode_storage) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4654       <font color = "red">0/1     ==>  		gpioin1_gpioin1_trigger = (gpioin1_in_status ^ gpioin1_gpioin1_in_pads_n_d);</font>
4655                    	end else begin
4656       1/1          		gpioin1_gpioin1_trigger = (gpioin1_in_status ^ gpioin1_gpioin1_edge_storage);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4657                    	end
4658                    end
4659                    assign gpioin1_i00 = gpioin1_gpioin1_status;
4660                    assign gpioin1_i01 = gpioin1_gpioin1_pending;
4661                    always @(*) begin
4662       1/1          	gpioin1_gpioin1_clear = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4663       1/1          	if ((gpioin1_pending_re &amp; gpioin1_pending_r)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4664       1/1          		gpioin1_gpioin1_clear = 1'd1;
           Tests:       <span title = "compilation/simv/user1_irq">T50</span>&nbsp;
4665                    	end
                        MISSING_ELSE
4666                    end
4667                    assign gpioin1_gpioin1_irq = (gpioin1_pending_status &amp; gpioin1_enable_storage);
4668                    assign gpioin1_gpioin1_status = gpioin1_gpioin1_trigger;
4669                    always @(*) begin
4670       1/1          	gpioin2_gpioin2_trigger = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4671       1/1          	if (gpioin2_gpioin2_mode_storage) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4672       <font color = "red">0/1     ==>  		gpioin2_gpioin2_trigger = (gpioin2_in_status ^ gpioin2_gpioin2_in_pads_n_d);</font>
4673                    	end else begin
4674       1/1          		gpioin2_gpioin2_trigger = (gpioin2_in_status ^ gpioin2_gpioin2_edge_storage);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4675                    	end
4676                    end
4677                    assign gpioin2_i00 = gpioin2_gpioin2_status;
4678                    assign gpioin2_i01 = gpioin2_gpioin2_pending;
4679                    always @(*) begin
4680       1/1          	gpioin2_gpioin2_clear = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4681       1/1          	if ((gpioin2_pending_re &amp; gpioin2_pending_r)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4682       1/1          		gpioin2_gpioin2_clear = 1'd1;
           Tests:       <span title = "compilation/simv/user2_irq">T51</span>&nbsp;
4683                    	end
                        MISSING_ELSE
4684                    end
4685                    assign gpioin2_gpioin2_irq = (gpioin2_pending_status &amp; gpioin2_enable_storage);
4686                    assign gpioin2_gpioin2_status = gpioin2_gpioin2_trigger;
4687                    always @(*) begin
4688       1/1          	gpioin3_gpioin3_trigger = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4689       1/1          	if (gpioin3_gpioin3_mode_storage) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4690       <font color = "red">0/1     ==>  		gpioin3_gpioin3_trigger = (gpioin3_in_status ^ gpioin3_gpioin3_in_pads_n_d);</font>
4691                    	end else begin
4692       1/1          		gpioin3_gpioin3_trigger = (gpioin3_in_status ^ gpioin3_gpioin3_edge_storage);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4693                    	end
4694                    end
4695                    assign gpioin3_i00 = gpioin3_gpioin3_status;
4696                    assign gpioin3_i01 = gpioin3_gpioin3_pending;
4697                    always @(*) begin
4698       1/1          	gpioin3_gpioin3_clear = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4699       1/1          	if ((gpioin3_pending_re &amp; gpioin3_pending_r)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4700       1/1          		gpioin3_gpioin3_clear = 1'd1;
           Tests:       <span title = "compilation/simv/IRQ_spi">T52</span>&nbsp;
4701                    	end
                        MISSING_ELSE
4702                    end
4703                    assign gpioin3_gpioin3_irq = (gpioin3_pending_status &amp; gpioin3_enable_storage);
4704                    assign gpioin3_gpioin3_status = gpioin3_gpioin3_trigger;
4705                    always @(*) begin
4706       1/1          	gpioin4_gpioin4_trigger = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4707       1/1          	if (gpioin4_gpioin4_mode_storage) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4708       <font color = "red">0/1     ==>  		gpioin4_gpioin4_trigger = (gpioin4_in_status ^ gpioin4_gpioin4_in_pads_n_d);</font>
4709                    	end else begin
4710       1/1          		gpioin4_gpioin4_trigger = (gpioin4_in_status ^ gpioin4_gpioin4_edge_storage);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4711                    	end
4712                    end
4713                    assign gpioin4_i00 = gpioin4_gpioin4_status;
4714                    assign gpioin4_i01 = gpioin4_gpioin4_pending;
4715                    always @(*) begin
4716       1/1          	gpioin4_gpioin4_clear = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4717       1/1          	if ((gpioin4_pending_re &amp; gpioin4_pending_r)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4718       1/1          		gpioin4_gpioin4_clear = 1'd1;
           Tests:       <span title = "compilation/simv/IRQ_external">T25</span>&nbsp;
4719                    	end
                        MISSING_ELSE
4720                    end
4721                    assign gpioin4_gpioin4_irq = (gpioin4_pending_status &amp; gpioin4_enable_storage);
4722                    assign gpioin4_gpioin4_status = gpioin4_gpioin4_trigger;
4723                    always @(*) begin
4724       1/1          	gpioin5_gpioin5_trigger = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4725       1/1          	if (gpioin5_gpioin5_mode_storage) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4726       <font color = "red">0/1     ==>  		gpioin5_gpioin5_trigger = (gpioin5_in_status ^ gpioin5_gpioin5_in_pads_n_d);</font>
4727                    	end else begin
4728       1/1          		gpioin5_gpioin5_trigger = (gpioin5_in_status ^ gpioin5_gpioin5_edge_storage);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4729                    	end
4730                    end
4731                    assign gpioin5_i00 = gpioin5_gpioin5_status;
4732                    assign gpioin5_i01 = gpioin5_gpioin5_pending;
4733                    always @(*) begin
4734       1/1          	gpioin5_gpioin5_clear = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4735       1/1          	if ((gpioin5_pending_re &amp; gpioin5_pending_r)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4736       1/1          		gpioin5_gpioin5_clear = 1'd1;
           Tests:       <span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
4737                    	end
                        MISSING_ELSE
4738                    end
4739                    assign gpioin5_gpioin5_irq = (gpioin5_pending_status &amp; gpioin5_enable_storage);
4740                    assign gpioin5_gpioin5_status = gpioin5_gpioin5_trigger;
4741                    always @(*) begin
4742       1/1          	next_state = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4743       1/1          	next_state = state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4744       1/1          	case (state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4745                    		1'd1: begin
4746       1/1          			next_state = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4747                    		end
4748                    		default: begin
4749       1/1          			if ((mgmtsoc_wishbone_cyc &amp; mgmtsoc_wishbone_stb)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4750       1/1          				next_state = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4751                    			end
                        MISSING_ELSE
4752                    		end
4753                    	endcase
4754                    end
4755                    always @(*) begin
4756       1/1          	mgmtsoc_dat_w = 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4757       1/1          	case (state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4758                    		1'd1: begin
4759                    		end
4760                    		default: begin
4761       1/1          			mgmtsoc_dat_w = mgmtsoc_wishbone_dat_w;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4762                    		end
4763                    	endcase
4764                    end
4765                    always @(*) begin
4766       1/1          	mgmtsoc_wishbone_dat_r = 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4767       1/1          	case (state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4768                    		1'd1: begin
4769       1/1          			mgmtsoc_wishbone_dat_r = mgmtsoc_dat_r;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4770                    		end
4771                    		default: begin
4772                    		end
4773                    	endcase
4774                    end
4775                    always @(*) begin
4776       1/1          	mgmtsoc_wishbone_ack = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4777       1/1          	case (state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4778                    		1'd1: begin
4779       1/1          			mgmtsoc_wishbone_ack = 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4780                    		end
4781                    		default: begin
4782                    		end
4783                    	endcase
4784                    end
4785                    always @(*) begin
4786       1/1          	mgmtsoc_adr = 14'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4787       1/1          	case (state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4788                    		1'd1: begin
4789                    		end
4790                    		default: begin
4791       1/1          			if ((mgmtsoc_wishbone_cyc &amp; mgmtsoc_wishbone_stb)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4792       1/1          				mgmtsoc_adr = mgmtsoc_wishbone_adr;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4793                    			end
                        MISSING_ELSE
4794                    		end
4795                    	endcase
4796                    end
4797                    always @(*) begin
4798       1/1          	mgmtsoc_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4799       1/1          	case (state)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4800                    		1'd1: begin
4801                    		end
4802                    		default: begin
4803       1/1          			if ((mgmtsoc_wishbone_cyc &amp; mgmtsoc_wishbone_stb)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4804       1/1          				mgmtsoc_we = (mgmtsoc_wishbone_we &amp; (mgmtsoc_wishbone_sel != 1'd0));
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4805                    			end
                        MISSING_ELSE
4806                    		end
4807                    	endcase
4808                    end
4809                    assign shared_adr = comb_array_muxed0;
4810                    assign shared_dat_w = comb_array_muxed1;
4811                    assign shared_sel = comb_array_muxed2;
4812                    assign shared_cyc = comb_array_muxed3;
4813                    assign shared_stb = comb_array_muxed4;
4814                    assign shared_we = comb_array_muxed5;
4815                    assign shared_cti = comb_array_muxed6;
4816                    assign shared_bte = comb_array_muxed7;
4817                    assign mgmtsoc_ibus_ibus_dat_r = shared_dat_r;
4818                    assign mgmtsoc_dbus_dbus_dat_r = shared_dat_r;
4819                    assign dbg_uart_wishbone_dat_r = shared_dat_r;
4820                    assign mgmtsoc_ibus_ibus_ack = (shared_ack &amp; (grant == 1'd0));
4821                    assign mgmtsoc_dbus_dbus_ack = (shared_ack &amp; (grant == 1'd1));
4822                    assign dbg_uart_wishbone_ack = (shared_ack &amp; (grant == 2'd2));
4823                    assign mgmtsoc_ibus_ibus_err = (shared_err &amp; (grant == 1'd0));
4824                    assign mgmtsoc_dbus_dbus_err = (shared_err &amp; (grant == 1'd1));
4825                    assign dbg_uart_wishbone_err = (shared_err &amp; (grant == 2'd2));
4826                    assign request = {dbg_uart_wishbone_cyc, mgmtsoc_dbus_dbus_cyc, mgmtsoc_ibus_ibus_cyc};
4827                    always @(*) begin
4828       1/1          	slave_sel = 7'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4829       1/1          	slave_sel[0] = (shared_adr[29:6] == 24'd15732480);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4830       1/1          	slave_sel[1] = (shared_adr[29:8] == 1'd0);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4831       1/1          	slave_sel[2] = (shared_adr[29:7] == 2'd2);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4832       1/1          	slave_sel[3] = (shared_adr[29:22] == 5'd16);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4833       1/1          	slave_sel[4] = (shared_adr[29:26] == 2'd3);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4834       1/1          	slave_sel[5] = (shared_adr[29:20] == 8'd152);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4835       1/1          	slave_sel[6] = (shared_adr[29:14] == 16'd61440);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4836                    end
4837                    assign mgmtsoc_vexriscv_debug_bus_adr = shared_adr;
4838                    assign mgmtsoc_vexriscv_debug_bus_dat_w = shared_dat_w;
4839                    assign mgmtsoc_vexriscv_debug_bus_sel = shared_sel;
4840                    assign mgmtsoc_vexriscv_debug_bus_stb = shared_stb;
4841                    assign mgmtsoc_vexriscv_debug_bus_we = shared_we;
4842                    assign mgmtsoc_vexriscv_debug_bus_cti = shared_cti;
4843                    assign mgmtsoc_vexriscv_debug_bus_bte = shared_bte;
4844                    assign dff_bus_adr = shared_adr;
4845                    assign dff_bus_dat_w = shared_dat_w;
4846                    assign dff_bus_sel = shared_sel;
4847                    assign dff_bus_stb = shared_stb;
4848                    assign dff_bus_we = shared_we;
4849                    assign dff_bus_cti = shared_cti;
4850                    assign dff_bus_bte = shared_bte;
4851                    assign dff2_bus_adr = shared_adr;
4852                    assign dff2_bus_dat_w = shared_dat_w;
4853                    assign dff2_bus_sel = shared_sel;
4854                    assign dff2_bus_stb = shared_stb;
4855                    assign dff2_bus_we = shared_we;
4856                    assign dff2_bus_cti = shared_cti;
4857                    assign dff2_bus_bte = shared_bte;
4858                    assign mgmtsoc_litespimmap_bus_adr = shared_adr;
4859                    assign mgmtsoc_litespimmap_bus_dat_w = shared_dat_w;
4860                    assign mgmtsoc_litespimmap_bus_sel = shared_sel;
4861                    assign mgmtsoc_litespimmap_bus_stb = shared_stb;
4862                    assign mgmtsoc_litespimmap_bus_we = shared_we;
4863                    assign mgmtsoc_litespimmap_bus_cti = shared_cti;
4864                    assign mgmtsoc_litespimmap_bus_bte = shared_bte;
4865                    assign mprj_adr = shared_adr;
4866                    assign mprj_dat_w = shared_dat_w;
4867                    assign mprj_sel = shared_sel;
4868                    assign mprj_stb = shared_stb;
4869                    assign mprj_we = shared_we;
4870                    assign mprj_cti = shared_cti;
4871                    assign mprj_bte = shared_bte;
4872                    assign hk_adr = shared_adr;
4873                    assign hk_dat_w = shared_dat_w;
4874                    assign hk_sel = shared_sel;
4875                    assign hk_stb = shared_stb;
4876                    assign hk_we = shared_we;
4877                    assign hk_cti = shared_cti;
4878                    assign hk_bte = shared_bte;
4879                    assign mgmtsoc_wishbone_adr = shared_adr;
4880                    assign mgmtsoc_wishbone_dat_w = shared_dat_w;
4881                    assign mgmtsoc_wishbone_sel = shared_sel;
4882                    assign mgmtsoc_wishbone_stb = shared_stb;
4883                    assign mgmtsoc_wishbone_we = shared_we;
4884                    assign mgmtsoc_wishbone_cti = shared_cti;
4885                    assign mgmtsoc_wishbone_bte = shared_bte;
4886                    assign mgmtsoc_vexriscv_debug_bus_cyc = (shared_cyc &amp; slave_sel[0]);
4887                    assign dff_bus_cyc = (shared_cyc &amp; slave_sel[1]);
4888                    assign dff2_bus_cyc = (shared_cyc &amp; slave_sel[2]);
4889                    assign mgmtsoc_litespimmap_bus_cyc = (shared_cyc &amp; slave_sel[3]);
4890                    assign mprj_cyc = (shared_cyc &amp; slave_sel[4]);
4891                    assign hk_cyc = (shared_cyc &amp; slave_sel[5]);
4892                    assign mgmtsoc_wishbone_cyc = (shared_cyc &amp; slave_sel[6]);
4893                    always @(*) begin
4894       1/1          	shared_ack = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4895       1/1          	shared_ack = ((((((mgmtsoc_vexriscv_debug_bus_ack | dff_bus_ack) | dff2_bus_ack) | mgmtsoc_litespimmap_bus_ack) | mprj_ack) | hk_ack) | mgmtsoc_wishbone_ack);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4896       1/1          	if (done) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4897       <font color = "red">0/1     ==>  		shared_ack = 1'd1;</font>
4898                    	end
                        MISSING_ELSE
4899                    end
4900                    assign shared_err = ((((((mgmtsoc_vexriscv_debug_bus_err | dff_bus_err) | dff2_bus_err) | mgmtsoc_litespimmap_bus_err) | mprj_err) | hk_err) | mgmtsoc_wishbone_err);
4901                    always @(*) begin
4902       1/1          	shared_dat_r = 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4903       1/1          	shared_dat_r = ((((((({32{slave_sel_r[0]}} &amp; mgmtsoc_vexriscv_debug_bus_dat_r) | ({32{slave_sel_r[1]}} &amp; dff_bus_dat_r)) | ({32{slave_sel_r[2]}} &amp; dff2_bus_dat_r)) | ({32{slave_sel_r[3]}} &amp; mgmtsoc_litespimmap_bus_dat_r)) | ({32{slave_sel_r[4]}} &amp; mprj_dat_r)) | ({32{slave_sel_r[5]}} &amp; hk_dat_r)) | ({32{slave_sel_r[6]}} &amp; mgmtsoc_wishbone_dat_r));
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4904       1/1          	if (done) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4905       <font color = "red">0/1     ==>  		shared_dat_r = 32'd4294967295;</font>
4906                    	end
                        MISSING_ELSE
4907                    end
4908                    assign wait_1 = ((shared_stb &amp; shared_cyc) &amp; (~shared_ack));
4909                    always @(*) begin
4910       1/1          	error = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4911       1/1          	if (done) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4912       <font color = "red">0/1     ==>  		error = 1'd1;</font>
4913                    	end
                        MISSING_ELSE
4914                    end
4915                    assign done = (count == 1'd0);
4916                    assign csrbank0_sel = (interface0_bank_bus_adr[13:9] == 1'd0);
4917                    assign csrbank0_reset0_r = interface0_bank_bus_dat_w[1:0];
4918                    always @(*) begin
4919       1/1          	csrbank0_reset0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4920       1/1          	if ((csrbank0_sel &amp; (interface0_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4921       1/1          		csrbank0_reset0_re = interface0_bank_bus_we;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4922                    	end
                        MISSING_ELSE
4923                    end
4924                    always @(*) begin
4925       1/1          	csrbank0_reset0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4926       1/1          	if ((csrbank0_sel &amp; (interface0_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4927       1/1          		csrbank0_reset0_we = (~interface0_bank_bus_we);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4928                    	end
                        MISSING_ELSE
4929                    end
4930                    assign csrbank0_scratch0_r = interface0_bank_bus_dat_w[31:0];
4931                    always @(*) begin
4932       1/1          	csrbank0_scratch0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4933       1/1          	if ((csrbank0_sel &amp; (interface0_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4934       <font color = "red">0/1     ==>  		csrbank0_scratch0_we = (~interface0_bank_bus_we);</font>
4935                    	end
                        MISSING_ELSE
4936                    end
4937                    always @(*) begin
4938       1/1          	csrbank0_scratch0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4939       1/1          	if ((csrbank0_sel &amp; (interface0_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4940       <font color = "red">0/1     ==>  		csrbank0_scratch0_re = interface0_bank_bus_we;</font>
4941                    	end
                        MISSING_ELSE
4942                    end
4943                    assign csrbank0_bus_errors_r = interface0_bank_bus_dat_w[31:0];
4944                    always @(*) begin
4945       1/1          	csrbank0_bus_errors_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4946       1/1          	if ((csrbank0_sel &amp; (interface0_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4947       <font color = "red">0/1     ==>  		csrbank0_bus_errors_re = interface0_bank_bus_we;</font>
4948                    	end
                        MISSING_ELSE
4949                    end
4950                    always @(*) begin
4951       1/1          	csrbank0_bus_errors_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4952       1/1          	if ((csrbank0_sel &amp; (interface0_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4953       <font color = "red">0/1     ==>  		csrbank0_bus_errors_we = (~interface0_bank_bus_we);</font>
4954                    	end
                        MISSING_ELSE
4955                    end
4956                    always @(*) begin
4957       1/1          	mgmtsoc_soc_rst = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4958       1/1          	if (mgmtsoc_reset_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4959       <font color = "red">0/1     ==>  		mgmtsoc_soc_rst = mgmtsoc_reset_storage[0];</font>
4960                    	end
                        MISSING_ELSE
4961                    end
4962                    assign mgmtsoc_cpu_rst = mgmtsoc_reset_storage[1];
4963                    assign csrbank0_reset0_w = mgmtsoc_reset_storage[1:0];
4964                    assign csrbank0_scratch0_w = mgmtsoc_scratch_storage[31:0];
4965                    assign csrbank0_bus_errors_w = mgmtsoc_bus_errors_status[31:0];
4966                    assign mgmtsoc_bus_errors_we = csrbank0_bus_errors_we;
4967                    assign csrbank1_sel = (interface1_bank_bus_adr[13:9] == 1'd1);
4968                    assign csrbank1_out0_r = interface1_bank_bus_dat_w[0];
4969                    always @(*) begin
4970       1/1          	csrbank1_out0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4971       1/1          	if ((csrbank1_sel &amp; (interface1_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4972       1/1          		csrbank1_out0_we = (~interface1_bank_bus_we);
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4973                    	end
                        MISSING_ELSE
4974                    end
4975                    always @(*) begin
4976       1/1          	csrbank1_out0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4977       1/1          	if ((csrbank1_sel &amp; (interface1_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4978       1/1          		csrbank1_out0_re = interface1_bank_bus_we;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
4979                    	end
                        MISSING_ELSE
4980                    end
4981                    assign csrbank1_out0_w = debug_mode_storage;
4982                    assign csrbank2_sel = (interface2_bank_bus_adr[13:9] == 2'd2);
4983                    assign csrbank2_out0_r = interface2_bank_bus_dat_w[0];
4984                    always @(*) begin
4985       1/1          	csrbank2_out0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4986       1/1          	if ((csrbank2_sel &amp; (interface2_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4987       <font color = "red">0/1     ==>  		csrbank2_out0_we = (~interface2_bank_bus_we);</font>
4988                    	end
                        MISSING_ELSE
4989                    end
4990                    always @(*) begin
4991       1/1          	csrbank2_out0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4992       1/1          	if ((csrbank2_sel &amp; (interface2_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4993       <font color = "red">0/1     ==>  		csrbank2_out0_re = interface2_bank_bus_we;</font>
4994                    	end
                        MISSING_ELSE
4995                    end
4996                    assign csrbank2_out0_w = debug_oeb_storage;
4997                    assign csrbank3_sel = (interface3_bank_bus_adr[13:9] == 2'd3);
4998                    assign csrbank3_mmap_dummy_bits0_r = interface3_bank_bus_dat_w[7:0];
4999                    always @(*) begin
5000       1/1          	csrbank3_mmap_dummy_bits0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5001       1/1          	if ((csrbank3_sel &amp; (interface3_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5002       <font color = "red">0/1     ==>  		csrbank3_mmap_dummy_bits0_re = interface3_bank_bus_we;</font>
5003                    	end
                        MISSING_ELSE
5004                    end
5005                    always @(*) begin
5006       1/1          	csrbank3_mmap_dummy_bits0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5007       1/1          	if ((csrbank3_sel &amp; (interface3_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5008       <font color = "red">0/1     ==>  		csrbank3_mmap_dummy_bits0_we = (~interface3_bank_bus_we);</font>
5009                    	end
                        MISSING_ELSE
5010                    end
5011                    assign csrbank3_master_cs0_r = interface3_bank_bus_dat_w[0];
5012                    always @(*) begin
5013       1/1          	csrbank3_master_cs0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5014       1/1          	if ((csrbank3_sel &amp; (interface3_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5015       <font color = "red">0/1     ==>  		csrbank3_master_cs0_re = interface3_bank_bus_we;</font>
5016                    	end
                        MISSING_ELSE
5017                    end
5018                    always @(*) begin
5019       1/1          	csrbank3_master_cs0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5020       1/1          	if ((csrbank3_sel &amp; (interface3_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5021       <font color = "red">0/1     ==>  		csrbank3_master_cs0_we = (~interface3_bank_bus_we);</font>
5022                    	end
                        MISSING_ELSE
5023                    end
5024                    assign csrbank3_master_phyconfig0_r = interface3_bank_bus_dat_w[23:0];
5025                    always @(*) begin
5026       1/1          	csrbank3_master_phyconfig0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5027       1/1          	if ((csrbank3_sel &amp; (interface3_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5028       <font color = "red">0/1     ==>  		csrbank3_master_phyconfig0_we = (~interface3_bank_bus_we);</font>
5029                    	end
                        MISSING_ELSE
5030                    end
5031                    always @(*) begin
5032       1/1          	csrbank3_master_phyconfig0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5033       1/1          	if ((csrbank3_sel &amp; (interface3_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5034       <font color = "red">0/1     ==>  		csrbank3_master_phyconfig0_re = interface3_bank_bus_we;</font>
5035                    	end
                        MISSING_ELSE
5036                    end
5037                    assign mgmtsoc_master_rxtx_r = interface3_bank_bus_dat_w[31:0];
5038                    always @(*) begin
5039       1/1          	mgmtsoc_master_rxtx_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5040       1/1          	if ((csrbank3_sel &amp; (interface3_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5041       <font color = "red">0/1     ==>  		mgmtsoc_master_rxtx_re = interface3_bank_bus_we;</font>
5042                    	end
                        MISSING_ELSE
5043                    end
5044                    always @(*) begin
5045       1/1          	mgmtsoc_master_rxtx_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5046       1/1          	if ((csrbank3_sel &amp; (interface3_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5047       <font color = "red">0/1     ==>  		mgmtsoc_master_rxtx_we = (~interface3_bank_bus_we);</font>
5048                    	end
                        MISSING_ELSE
5049                    end
5050                    assign csrbank3_master_status_r = interface3_bank_bus_dat_w[1:0];
5051                    always @(*) begin
5052       1/1          	csrbank3_master_status_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5053       1/1          	if ((csrbank3_sel &amp; (interface3_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5054       <font color = "red">0/1     ==>  		csrbank3_master_status_re = interface3_bank_bus_we;</font>
5055                    	end
                        MISSING_ELSE
5056                    end
5057                    always @(*) begin
5058       1/1          	csrbank3_master_status_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5059       1/1          	if ((csrbank3_sel &amp; (interface3_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5060       <font color = "red">0/1     ==>  		csrbank3_master_status_we = (~interface3_bank_bus_we);</font>
5061                    	end
                        MISSING_ELSE
5062                    end
5063                    assign csrbank3_mmap_dummy_bits0_w = mgmtsoc_litespimmap_storage[7:0];
5064                    assign csrbank3_master_cs0_w = mgmtsoc_master_cs_storage;
5065                    assign mgmtsoc_master_len = mgmtsoc_master_phyconfig_storage[7:0];
5066                    assign mgmtsoc_master_width = mgmtsoc_master_phyconfig_storage[11:8];
5067                    assign mgmtsoc_master_mask = mgmtsoc_master_phyconfig_storage[23:16];
5068                    assign csrbank3_master_phyconfig0_w = mgmtsoc_master_phyconfig_storage[23:0];
5069                    always @(*) begin
5070       1/1          	mgmtsoc_master_status_status = 2'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5071       1/1          	mgmtsoc_master_status_status[0] = mgmtsoc_master_tx_ready;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5072       1/1          	mgmtsoc_master_status_status[1] = mgmtsoc_master_rx_ready;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5073                    end
5074                    assign csrbank3_master_status_w = mgmtsoc_master_status_status[1:0];
5075                    assign mgmtsoc_master_status_we = csrbank3_master_status_we;
5076                    assign csrbank4_sel = (interface4_bank_bus_adr[13:9] == 3'd4);
5077                    assign csrbank4_clk_divisor0_r = interface4_bank_bus_dat_w[7:0];
5078                    always @(*) begin
5079       1/1          	csrbank4_clk_divisor0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5080       1/1          	if ((csrbank4_sel &amp; (interface4_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5081       1/1          		csrbank4_clk_divisor0_we = (~interface4_bank_bus_we);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5082                    	end
                        MISSING_ELSE
5083                    end
5084                    always @(*) begin
5085       1/1          	csrbank4_clk_divisor0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5086       1/1          	if ((csrbank4_sel &amp; (interface4_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5087       1/1          		csrbank4_clk_divisor0_re = interface4_bank_bus_we;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5088                    	end
                        MISSING_ELSE
5089                    end
5090                    assign csrbank4_clk_divisor0_w = mgmtsoc_litespisdrphycore_storage[7:0];
5091                    assign csrbank5_sel = (interface5_bank_bus_adr[13:9] == 3'd5);
5092                    assign csrbank5_mode10_r = interface5_bank_bus_dat_w[0];
5093                    always @(*) begin
5094       1/1          	csrbank5_mode10_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5095       1/1          	if ((csrbank5_sel &amp; (interface5_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5096       1/1          		csrbank5_mode10_we = (~interface5_bank_bus_we);
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
5097                    	end
                        MISSING_ELSE
5098                    end
5099                    always @(*) begin
5100       1/1          	csrbank5_mode10_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5101       1/1          	if ((csrbank5_sel &amp; (interface5_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5102       1/1          		csrbank5_mode10_re = interface5_bank_bus_we;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
5103                    	end
                        MISSING_ELSE
5104                    end
5105                    assign csrbank5_mode00_r = interface5_bank_bus_dat_w[0];
5106                    always @(*) begin
5107       1/1          	csrbank5_mode00_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5108       1/1          	if ((csrbank5_sel &amp; (interface5_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5109       1/1          		csrbank5_mode00_re = interface5_bank_bus_we;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
5110                    	end
                        MISSING_ELSE
5111                    end
5112                    always @(*) begin
5113       1/1          	csrbank5_mode00_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5114       1/1          	if ((csrbank5_sel &amp; (interface5_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5115       1/1          		csrbank5_mode00_we = (~interface5_bank_bus_we);
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
5116                    	end
                        MISSING_ELSE
5117                    end
5118                    assign csrbank5_ien0_r = interface5_bank_bus_dat_w[0];
5119                    always @(*) begin
5120       1/1          	csrbank5_ien0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5121       1/1          	if ((csrbank5_sel &amp; (interface5_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5122       1/1          		csrbank5_ien0_we = (~interface5_bank_bus_we);
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
5123                    	end
                        MISSING_ELSE
5124                    end
5125                    always @(*) begin
5126       1/1          	csrbank5_ien0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5127       1/1          	if ((csrbank5_sel &amp; (interface5_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5128       1/1          		csrbank5_ien0_re = interface5_bank_bus_we;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
5129                    	end
                        MISSING_ELSE
5130                    end
5131                    assign csrbank5_oe0_r = interface5_bank_bus_dat_w[0];
5132                    always @(*) begin
5133       1/1          	csrbank5_oe0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5134       1/1          	if ((csrbank5_sel &amp; (interface5_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5135       1/1          		csrbank5_oe0_we = (~interface5_bank_bus_we);
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
5136                    	end
                        MISSING_ELSE
5137                    end
5138                    always @(*) begin
5139       1/1          	csrbank5_oe0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5140       1/1          	if ((csrbank5_sel &amp; (interface5_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5141       1/1          		csrbank5_oe0_re = interface5_bank_bus_we;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
5142                    	end
                        MISSING_ELSE
5143                    end
5144                    assign csrbank5_in_r = interface5_bank_bus_dat_w[0];
5145                    always @(*) begin
5146       1/1          	csrbank5_in_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5147       1/1          	if ((csrbank5_sel &amp; (interface5_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5148       1/1          		csrbank5_in_re = interface5_bank_bus_we;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
5149                    	end
                        MISSING_ELSE
5150                    end
5151                    always @(*) begin
5152       1/1          	csrbank5_in_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5153       1/1          	if ((csrbank5_sel &amp; (interface5_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5154       1/1          		csrbank5_in_we = (~interface5_bank_bus_we);
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
5155                    	end
                        MISSING_ELSE
5156                    end
5157                    assign csrbank5_out0_r = interface5_bank_bus_dat_w[0];
5158                    always @(*) begin
5159       1/1          	csrbank5_out0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5160       1/1          	if ((csrbank5_sel &amp; (interface5_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5161       1/1          		csrbank5_out0_we = (~interface5_bank_bus_we);
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
5162                    	end
                        MISSING_ELSE
5163                    end
5164                    always @(*) begin
5165       1/1          	csrbank5_out0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5166       1/1          	if ((csrbank5_sel &amp; (interface5_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5167       1/1          		csrbank5_out0_re = interface5_bank_bus_we;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
5168                    	end
                        MISSING_ELSE
5169                    end
5170                    assign csrbank5_mode10_w = gpio_mode1_storage;
5171                    assign csrbank5_mode00_w = gpio_mode0_storage;
5172                    assign csrbank5_ien0_w = gpio_ien_storage;
5173                    assign csrbank5_oe0_w = gpio_oe_storage;
5174                    assign csrbank5_in_w = gpio_in_status;
5175                    assign gpio_in_we = csrbank5_in_we;
5176                    assign csrbank5_out0_w = gpio_out_storage;
5177                    assign csrbank6_sel = (interface6_bank_bus_adr[13:9] == 3'd6);
5178                    assign csrbank6_ien3_r = interface6_bank_bus_dat_w[31:0];
5179                    always @(*) begin
5180       1/1          	csrbank6_ien3_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5181       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5182       1/1          		csrbank6_ien3_re = interface6_bank_bus_we;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5183                    	end
                        MISSING_ELSE
5184                    end
5185                    always @(*) begin
5186       1/1          	csrbank6_ien3_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5187       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5188       1/1          		csrbank6_ien3_we = (~interface6_bank_bus_we);
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5189                    	end
                        MISSING_ELSE
5190                    end
5191                    assign csrbank6_ien2_r = interface6_bank_bus_dat_w[31:0];
5192                    always @(*) begin
5193       1/1          	csrbank6_ien2_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5194       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5195       1/1          		csrbank6_ien2_re = interface6_bank_bus_we;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5196                    	end
                        MISSING_ELSE
5197                    end
5198                    always @(*) begin
5199       1/1          	csrbank6_ien2_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5200       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5201       1/1          		csrbank6_ien2_we = (~interface6_bank_bus_we);
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5202                    	end
                        MISSING_ELSE
5203                    end
5204                    assign csrbank6_ien1_r = interface6_bank_bus_dat_w[31:0];
5205                    always @(*) begin
5206       1/1          	csrbank6_ien1_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5207       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5208       1/1          		csrbank6_ien1_we = (~interface6_bank_bus_we);
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5209                    	end
                        MISSING_ELSE
5210                    end
5211                    always @(*) begin
5212       1/1          	csrbank6_ien1_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5213       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5214       1/1          		csrbank6_ien1_re = interface6_bank_bus_we;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5215                    	end
                        MISSING_ELSE
5216                    end
5217                    assign csrbank6_ien0_r = interface6_bank_bus_dat_w[31:0];
5218                    always @(*) begin
5219       1/1          	csrbank6_ien0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5220       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5221       1/1          		csrbank6_ien0_re = interface6_bank_bus_we;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5222                    	end
                        MISSING_ELSE
5223                    end
5224                    always @(*) begin
5225       1/1          	csrbank6_ien0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5226       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5227       1/1          		csrbank6_ien0_we = (~interface6_bank_bus_we);
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5228                    	end
                        MISSING_ELSE
5229                    end
5230                    assign csrbank6_oe3_r = interface6_bank_bus_dat_w[31:0];
5231                    always @(*) begin
5232       1/1          	csrbank6_oe3_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5233       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5234       1/1          		csrbank6_oe3_we = (~interface6_bank_bus_we);
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5235                    	end
                        MISSING_ELSE
5236                    end
5237                    always @(*) begin
5238       1/1          	csrbank6_oe3_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5239       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5240       1/1          		csrbank6_oe3_re = interface6_bank_bus_we;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5241                    	end
                        MISSING_ELSE
5242                    end
5243                    assign csrbank6_oe2_r = interface6_bank_bus_dat_w[31:0];
5244                    always @(*) begin
5245       1/1          	csrbank6_oe2_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5246       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5247       1/1          		csrbank6_oe2_we = (~interface6_bank_bus_we);
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5248                    	end
                        MISSING_ELSE
5249                    end
5250                    always @(*) begin
5251       1/1          	csrbank6_oe2_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5252       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5253       1/1          		csrbank6_oe2_re = interface6_bank_bus_we;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5254                    	end
                        MISSING_ELSE
5255                    end
5256                    assign csrbank6_oe1_r = interface6_bank_bus_dat_w[31:0];
5257                    always @(*) begin
5258       1/1          	csrbank6_oe1_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5259       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 3'd6))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5260       1/1          		csrbank6_oe1_re = interface6_bank_bus_we;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5261                    	end
                        MISSING_ELSE
5262                    end
5263                    always @(*) begin
5264       1/1          	csrbank6_oe1_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5265       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 3'd6))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5266       1/1          		csrbank6_oe1_we = (~interface6_bank_bus_we);
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5267                    	end
                        MISSING_ELSE
5268                    end
5269                    assign csrbank6_oe0_r = interface6_bank_bus_dat_w[31:0];
5270                    always @(*) begin
5271       1/1          	csrbank6_oe0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5272       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 3'd7))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5273       1/1          		csrbank6_oe0_we = (~interface6_bank_bus_we);
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5274                    	end
                        MISSING_ELSE
5275                    end
5276                    always @(*) begin
5277       1/1          	csrbank6_oe0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5278       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 3'd7))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5279       1/1          		csrbank6_oe0_re = interface6_bank_bus_we;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5280                    	end
                        MISSING_ELSE
5281                    end
5282                    assign csrbank6_in3_r = interface6_bank_bus_dat_w[31:0];
5283                    always @(*) begin
5284       1/1          	csrbank6_in3_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5285       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 4'd8))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5286       1/1          		csrbank6_in3_re = interface6_bank_bus_we;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5287                    	end
                        MISSING_ELSE
5288                    end
5289                    always @(*) begin
5290       1/1          	csrbank6_in3_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5291       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 4'd8))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5292       1/1          		csrbank6_in3_we = (~interface6_bank_bus_we);
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5293                    	end
                        MISSING_ELSE
5294                    end
5295                    assign csrbank6_in2_r = interface6_bank_bus_dat_w[31:0];
5296                    always @(*) begin
5297       1/1          	csrbank6_in2_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5298       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 4'd9))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5299       1/1          		csrbank6_in2_re = interface6_bank_bus_we;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5300                    	end
                        MISSING_ELSE
5301                    end
5302                    always @(*) begin
5303       1/1          	csrbank6_in2_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5304       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 4'd9))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5305       1/1          		csrbank6_in2_we = (~interface6_bank_bus_we);
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5306                    	end
                        MISSING_ELSE
5307                    end
5308                    assign csrbank6_in1_r = interface6_bank_bus_dat_w[31:0];
5309                    always @(*) begin
5310       1/1          	csrbank6_in1_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5311       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 4'd10))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5312       1/1          		csrbank6_in1_we = (~interface6_bank_bus_we);
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5313                    	end
                        MISSING_ELSE
5314                    end
5315                    always @(*) begin
5316       1/1          	csrbank6_in1_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5317       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 4'd10))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5318       1/1          		csrbank6_in1_re = interface6_bank_bus_we;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5319                    	end
                        MISSING_ELSE
5320                    end
5321                    assign csrbank6_in0_r = interface6_bank_bus_dat_w[31:0];
5322                    always @(*) begin
5323       1/1          	csrbank6_in0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5324       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 4'd11))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5325       1/1          		csrbank6_in0_we = (~interface6_bank_bus_we);
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5326                    	end
                        MISSING_ELSE
5327                    end
5328                    always @(*) begin
5329       1/1          	csrbank6_in0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5330       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 4'd11))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5331       1/1          		csrbank6_in0_re = interface6_bank_bus_we;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5332                    	end
                        MISSING_ELSE
5333                    end
5334                    assign csrbank6_out3_r = interface6_bank_bus_dat_w[31:0];
5335                    always @(*) begin
5336       1/1          	csrbank6_out3_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5337       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 4'd12))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5338       1/1          		csrbank6_out3_re = interface6_bank_bus_we;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5339                    	end
                        MISSING_ELSE
5340                    end
5341                    always @(*) begin
5342       1/1          	csrbank6_out3_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5343       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 4'd12))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5344       1/1          		csrbank6_out3_we = (~interface6_bank_bus_we);
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5345                    	end
                        MISSING_ELSE
5346                    end
5347                    assign csrbank6_out2_r = interface6_bank_bus_dat_w[31:0];
5348                    always @(*) begin
5349       1/1          	csrbank6_out2_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5350       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 4'd13))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5351       1/1          		csrbank6_out2_re = interface6_bank_bus_we;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5352                    	end
                        MISSING_ELSE
5353                    end
5354                    always @(*) begin
5355       1/1          	csrbank6_out2_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5356       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 4'd13))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5357       1/1          		csrbank6_out2_we = (~interface6_bank_bus_we);
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
5358                    	end
                        MISSING_ELSE
5359                    end
5360                    assign csrbank6_out1_r = interface6_bank_bus_dat_w[31:0];
5361                    always @(*) begin
5362       1/1          	csrbank6_out1_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5363       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 4'd14))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5364       1/1          		csrbank6_out1_we = (~interface6_bank_bus_we);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
5365                    	end
                        MISSING_ELSE
5366                    end
5367                    always @(*) begin
5368       1/1          	csrbank6_out1_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5369       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 4'd14))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5370       1/1          		csrbank6_out1_re = interface6_bank_bus_we;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
5371                    	end
                        MISSING_ELSE
5372                    end
5373                    assign csrbank6_out0_r = interface6_bank_bus_dat_w[31:0];
5374                    always @(*) begin
5375       1/1          	csrbank6_out0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5376       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 4'd15))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5377       1/1          		csrbank6_out0_re = interface6_bank_bus_we;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
5378                    	end
                        MISSING_ELSE
5379                    end
5380                    always @(*) begin
5381       1/1          	csrbank6_out0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5382       1/1          	if ((csrbank6_sel &amp; (interface6_bank_bus_adr[8:0] == 4'd15))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5383       1/1          		csrbank6_out0_we = (~interface6_bank_bus_we);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
5384                    	end
                        MISSING_ELSE
5385                    end
5386                    assign csrbank6_ien3_w = la_ien_storage[127:96];
5387                    assign csrbank6_ien2_w = la_ien_storage[95:64];
5388                    assign csrbank6_ien1_w = la_ien_storage[63:32];
5389                    assign csrbank6_ien0_w = la_ien_storage[31:0];
5390                    assign csrbank6_oe3_w = la_oe_storage[127:96];
5391                    assign csrbank6_oe2_w = la_oe_storage[95:64];
5392                    assign csrbank6_oe1_w = la_oe_storage[63:32];
5393                    assign csrbank6_oe0_w = la_oe_storage[31:0];
5394                    assign csrbank6_in3_w = la_in_status[127:96];
5395                    assign csrbank6_in2_w = la_in_status[95:64];
5396                    assign csrbank6_in1_w = la_in_status[63:32];
5397                    assign csrbank6_in0_w = la_in_status[31:0];
5398                    assign la_in_we = csrbank6_in0_we;
5399                    assign csrbank6_out3_w = la_out_storage[127:96];
5400                    assign csrbank6_out2_w = la_out_storage[95:64];
5401                    assign csrbank6_out1_w = la_out_storage[63:32];
5402                    assign csrbank6_out0_w = la_out_storage[31:0];
5403                    assign csrbank7_sel = (interface7_bank_bus_adr[13:9] == 3'd7);
5404                    assign csrbank7_out0_r = interface7_bank_bus_dat_w[0];
5405                    always @(*) begin
5406       1/1          	csrbank7_out0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5407       1/1          	if ((csrbank7_sel &amp; (interface7_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5408       1/1          		csrbank7_out0_re = interface7_bank_bus_we;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5409                    	end
                        MISSING_ELSE
5410                    end
5411                    always @(*) begin
5412       1/1          	csrbank7_out0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5413       1/1          	if ((csrbank7_sel &amp; (interface7_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5414       1/1          		csrbank7_out0_we = (~interface7_bank_bus_we);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5415                    	end
                        MISSING_ELSE
5416                    end
5417                    assign csrbank7_out0_w = mprj_wb_iena_storage;
5418                    assign csrbank8_sel = (interface8_bank_bus_adr[13:9] == 4'd8);
5419                    assign csrbank8_out0_r = interface8_bank_bus_dat_w[0];
5420                    always @(*) begin
5421       1/1          	csrbank8_out0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5422       1/1          	if ((csrbank8_sel &amp; (interface8_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5423       1/1          		csrbank8_out0_we = (~interface8_bank_bus_we);
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
5424                    	end
                        MISSING_ELSE
5425                    end
5426                    always @(*) begin
5427       1/1          	csrbank8_out0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5428       1/1          	if ((csrbank8_sel &amp; (interface8_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5429       1/1          		csrbank8_out0_re = interface8_bank_bus_we;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
5430                    	end
                        MISSING_ELSE
5431                    end
5432                    assign csrbank8_out0_w = spi_enabled_storage;
5433                    assign csrbank9_sel = (interface9_bank_bus_adr[13:9] == 4'd9);
5434                    assign csrbank9_control0_r = interface9_bank_bus_dat_w[15:0];
5435                    always @(*) begin
5436       1/1          	csrbank9_control0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5437       1/1          	if ((csrbank9_sel &amp; (interface9_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5438       1/1          		csrbank9_control0_we = (~interface9_bank_bus_we);
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
5439                    	end
                        MISSING_ELSE
5440                    end
5441                    always @(*) begin
5442       1/1          	csrbank9_control0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5443       1/1          	if ((csrbank9_sel &amp; (interface9_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5444       1/1          		csrbank9_control0_re = interface9_bank_bus_we;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
5445                    	end
                        MISSING_ELSE
5446                    end
5447                    assign csrbank9_status_r = interface9_bank_bus_dat_w[0];
5448                    always @(*) begin
5449       1/1          	csrbank9_status_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5450       1/1          	if ((csrbank9_sel &amp; (interface9_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5451       1/1          		csrbank9_status_re = interface9_bank_bus_we;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
5452                    	end
                        MISSING_ELSE
5453                    end
5454                    always @(*) begin
5455       1/1          	csrbank9_status_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5456       1/1          	if ((csrbank9_sel &amp; (interface9_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5457       1/1          		csrbank9_status_we = (~interface9_bank_bus_we);
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
5458                    	end
                        MISSING_ELSE
5459                    end
5460                    assign csrbank9_mosi0_r = interface9_bank_bus_dat_w[7:0];
5461                    always @(*) begin
5462       1/1          	csrbank9_mosi0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5463       1/1          	if ((csrbank9_sel &amp; (interface9_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5464       1/1          		csrbank9_mosi0_re = interface9_bank_bus_we;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
5465                    	end
                        MISSING_ELSE
5466                    end
5467                    always @(*) begin
5468       1/1          	csrbank9_mosi0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5469       1/1          	if ((csrbank9_sel &amp; (interface9_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5470       1/1          		csrbank9_mosi0_we = (~interface9_bank_bus_we);
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
5471                    	end
                        MISSING_ELSE
5472                    end
5473                    assign csrbank9_miso_r = interface9_bank_bus_dat_w[7:0];
5474                    always @(*) begin
5475       1/1          	csrbank9_miso_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5476       1/1          	if ((csrbank9_sel &amp; (interface9_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5477       1/1          		csrbank9_miso_we = (~interface9_bank_bus_we);
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
5478                    	end
                        MISSING_ELSE
5479                    end
5480                    always @(*) begin
5481       1/1          	csrbank9_miso_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5482       1/1          	if ((csrbank9_sel &amp; (interface9_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5483       1/1          		csrbank9_miso_re = interface9_bank_bus_we;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
5484                    	end
                        MISSING_ELSE
5485                    end
5486                    assign csrbank9_cs0_r = interface9_bank_bus_dat_w[16:0];
5487                    always @(*) begin
5488       1/1          	csrbank9_cs0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5489       1/1          	if ((csrbank9_sel &amp; (interface9_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5490       1/1          		csrbank9_cs0_we = (~interface9_bank_bus_we);
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
5491                    	end
                        MISSING_ELSE
5492                    end
5493                    always @(*) begin
5494       1/1          	csrbank9_cs0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5495       1/1          	if ((csrbank9_sel &amp; (interface9_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5496       1/1          		csrbank9_cs0_re = interface9_bank_bus_we;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
5497                    	end
                        MISSING_ELSE
5498                    end
5499                    assign csrbank9_loopback0_r = interface9_bank_bus_dat_w[0];
5500                    always @(*) begin
5501       1/1          	csrbank9_loopback0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5502       1/1          	if ((csrbank9_sel &amp; (interface9_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5503       <font color = "red">0/1     ==>  		csrbank9_loopback0_re = interface9_bank_bus_we;</font>
5504                    	end
                        MISSING_ELSE
5505                    end
5506                    always @(*) begin
5507       1/1          	csrbank9_loopback0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5508       1/1          	if ((csrbank9_sel &amp; (interface9_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5509       <font color = "red">0/1     ==>  		csrbank9_loopback0_we = (~interface9_bank_bus_we);</font>
5510                    	end
                        MISSING_ELSE
5511                    end
5512                    assign csrbank9_clk_divider0_r = interface9_bank_bus_dat_w[15:0];
5513                    always @(*) begin
5514       1/1          	csrbank9_clk_divider0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5515       1/1          	if ((csrbank9_sel &amp; (interface9_bank_bus_adr[8:0] == 3'd6))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5516       <font color = "red">0/1     ==>  		csrbank9_clk_divider0_we = (~interface9_bank_bus_we);</font>
5517                    	end
                        MISSING_ELSE
5518                    end
5519                    always @(*) begin
5520       1/1          	csrbank9_clk_divider0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5521       1/1          	if ((csrbank9_sel &amp; (interface9_bank_bus_adr[8:0] == 3'd6))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5522       <font color = "red">0/1     ==>  		csrbank9_clk_divider0_re = interface9_bank_bus_we;</font>
5523                    	end
                        MISSING_ELSE
5524                    end
5525                    always @(*) begin
5526       1/1          	spi_master_start1 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5527       1/1          	if (spi_master_control_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5528       1/1          		spi_master_start1 = spi_master_control_storage[0];
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
5529                    	end
                        MISSING_ELSE
5530                    end
5531                    assign spi_master_length1 = spi_master_control_storage[15:8];
5532                    assign csrbank9_control0_w = spi_master_control_storage[15:0];
5533                    assign spi_master_status_status = spi_master_done1;
5534                    assign csrbank9_status_w = spi_master_status_status;
5535                    assign spi_master_status_we = csrbank9_status_we;
5536                    assign csrbank9_mosi0_w = spi_master_mosi_storage[7:0];
5537                    assign csrbank9_miso_w = spi_master_miso_status[7:0];
5538                    assign spi_master_miso_we = csrbank9_miso_we;
5539                    assign spi_master_sel = spi_master_cs_storage[0];
5540                    assign spi_master_mode0 = spi_master_cs_storage[16];
5541                    assign csrbank9_cs0_w = spi_master_cs_storage[16:0];
5542                    assign spi_master_mode1 = spi_master_loopback_storage;
5543                    assign csrbank9_loopback0_w = spi_master_loopback_storage;
5544                    assign csrbank9_clk_divider0_w = spimaster_storage[15:0];
5545                    assign csrbank10_sel = (interface10_bank_bus_adr[13:9] == 4'd10);
5546                    assign csrbank10_load0_r = interface10_bank_bus_dat_w[31:0];
5547                    always @(*) begin
5548       1/1          	csrbank10_load0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5549       1/1          	if ((csrbank10_sel &amp; (interface10_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5550       1/1          		csrbank10_load0_re = interface10_bank_bus_we;
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;<span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
5551                    	end
                        MISSING_ELSE
5552                    end
5553                    always @(*) begin
5554       1/1          	csrbank10_load0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5555       1/1          	if ((csrbank10_sel &amp; (interface10_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5556       1/1          		csrbank10_load0_we = (~interface10_bank_bus_we);
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;<span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
5557                    	end
                        MISSING_ELSE
5558                    end
5559                    assign csrbank10_reload0_r = interface10_bank_bus_dat_w[31:0];
5560                    always @(*) begin
5561       1/1          	csrbank10_reload0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5562       1/1          	if ((csrbank10_sel &amp; (interface10_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5563       1/1          		csrbank10_reload0_re = interface10_bank_bus_we;
           Tests:       <span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
5564                    	end
                        MISSING_ELSE
5565                    end
5566                    always @(*) begin
5567       1/1          	csrbank10_reload0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5568       1/1          	if ((csrbank10_sel &amp; (interface10_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5569       1/1          		csrbank10_reload0_we = (~interface10_bank_bus_we);
           Tests:       <span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
5570                    	end
                        MISSING_ELSE
5571                    end
5572                    assign csrbank10_en0_r = interface10_bank_bus_dat_w[0];
5573                    always @(*) begin
5574       1/1          	csrbank10_en0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5575       1/1          	if ((csrbank10_sel &amp; (interface10_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5576       1/1          		csrbank10_en0_we = (~interface10_bank_bus_we);
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;<span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
5577                    	end
                        MISSING_ELSE
5578                    end
5579                    always @(*) begin
5580       1/1          	csrbank10_en0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5581       1/1          	if ((csrbank10_sel &amp; (interface10_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5582       1/1          		csrbank10_en0_re = interface10_bank_bus_we;
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;<span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
5583                    	end
                        MISSING_ELSE
5584                    end
5585                    assign csrbank10_update_value0_r = interface10_bank_bus_dat_w[0];
5586                    always @(*) begin
5587       1/1          	csrbank10_update_value0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5588       1/1          	if ((csrbank10_sel &amp; (interface10_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5589       1/1          		csrbank10_update_value0_re = interface10_bank_bus_we;
           Tests:       <span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
5590                    	end
                        MISSING_ELSE
5591                    end
5592                    always @(*) begin
5593       1/1          	csrbank10_update_value0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5594       1/1          	if ((csrbank10_sel &amp; (interface10_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5595       1/1          		csrbank10_update_value0_we = (~interface10_bank_bus_we);
           Tests:       <span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
5596                    	end
                        MISSING_ELSE
5597                    end
5598                    assign csrbank10_value_r = interface10_bank_bus_dat_w[31:0];
5599                    always @(*) begin
5600       1/1          	csrbank10_value_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5601       1/1          	if ((csrbank10_sel &amp; (interface10_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5602       1/1          		csrbank10_value_we = (~interface10_bank_bus_we);
           Tests:       <span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
5603                    	end
                        MISSING_ELSE
5604                    end
5605                    always @(*) begin
5606       1/1          	csrbank10_value_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5607       1/1          	if ((csrbank10_sel &amp; (interface10_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5608       1/1          		csrbank10_value_re = interface10_bank_bus_we;
           Tests:       <span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
5609                    	end
                        MISSING_ELSE
5610                    end
5611                    assign csrbank10_ev_status_r = interface10_bank_bus_dat_w[0];
5612                    always @(*) begin
5613       1/1          	csrbank10_ev_status_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5614       1/1          	if ((csrbank10_sel &amp; (interface10_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5615       <font color = "red">0/1     ==>  		csrbank10_ev_status_we = (~interface10_bank_bus_we);</font>
5616                    	end
                        MISSING_ELSE
5617                    end
5618                    always @(*) begin
5619       1/1          	csrbank10_ev_status_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5620       1/1          	if ((csrbank10_sel &amp; (interface10_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5621       <font color = "red">0/1     ==>  		csrbank10_ev_status_re = interface10_bank_bus_we;</font>
5622                    	end
                        MISSING_ELSE
5623                    end
5624                    assign csrbank10_ev_pending_r = interface10_bank_bus_dat_w[0];
5625                    always @(*) begin
5626       1/1          	csrbank10_ev_pending_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5627       1/1          	if ((csrbank10_sel &amp; (interface10_bank_bus_adr[8:0] == 3'd6))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5628       1/1          		csrbank10_ev_pending_re = interface10_bank_bus_we;
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;
5629                    	end
                        MISSING_ELSE
5630                    end
5631                    always @(*) begin
5632       1/1          	csrbank10_ev_pending_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5633       1/1          	if ((csrbank10_sel &amp; (interface10_bank_bus_adr[8:0] == 3'd6))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5634       1/1          		csrbank10_ev_pending_we = (~interface10_bank_bus_we);
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;
5635                    	end
                        MISSING_ELSE
5636                    end
5637                    assign csrbank10_ev_enable0_r = interface10_bank_bus_dat_w[0];
5638                    always @(*) begin
5639       1/1          	csrbank10_ev_enable0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5640       1/1          	if ((csrbank10_sel &amp; (interface10_bank_bus_adr[8:0] == 3'd7))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5641       1/1          		csrbank10_ev_enable0_re = interface10_bank_bus_we;
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;
5642                    	end
                        MISSING_ELSE
5643                    end
5644                    always @(*) begin
5645       1/1          	csrbank10_ev_enable0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5646       1/1          	if ((csrbank10_sel &amp; (interface10_bank_bus_adr[8:0] == 3'd7))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5647       1/1          		csrbank10_ev_enable0_we = (~interface10_bank_bus_we);
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;
5648                    	end
                        MISSING_ELSE
5649                    end
5650                    assign csrbank10_load0_w = mgmtsoc_load_storage[31:0];
5651                    assign csrbank10_reload0_w = mgmtsoc_reload_storage[31:0];
5652                    assign csrbank10_en0_w = mgmtsoc_en_storage;
5653                    assign csrbank10_update_value0_w = mgmtsoc_update_value_storage;
5654                    assign csrbank10_value_w = mgmtsoc_value_status[31:0];
5655                    assign mgmtsoc_value_we = csrbank10_value_we;
5656                    assign mgmtsoc_status_status = mgmtsoc_zero0;
5657                    assign csrbank10_ev_status_w = mgmtsoc_status_status;
5658                    assign mgmtsoc_status_we = csrbank10_ev_status_we;
5659                    assign mgmtsoc_pending_status = mgmtsoc_zero1;
5660                    assign csrbank10_ev_pending_w = mgmtsoc_pending_status;
5661                    assign mgmtsoc_pending_we = csrbank10_ev_pending_we;
5662                    assign mgmtsoc_zero2 = mgmtsoc_enable_storage;
5663                    assign csrbank10_ev_enable0_w = mgmtsoc_enable_storage;
5664                    assign csrbank11_sel = (interface11_bank_bus_adr[13:9] == 4'd11);
5665                    assign uart_rxtx_r = interface11_bank_bus_dat_w[7:0];
5666                    always @(*) begin
5667       1/1          	uart_rxtx_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5668       1/1          	if ((csrbank11_sel &amp; (interface11_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5669       1/1          		uart_rxtx_we = (~interface11_bank_bus_we);
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
5670                    	end
                        MISSING_ELSE
5671                    end
5672                    always @(*) begin
5673       1/1          	uart_rxtx_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5674       1/1          	if ((csrbank11_sel &amp; (interface11_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5675       1/1          		uart_rxtx_re = interface11_bank_bus_we;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
5676                    	end
                        MISSING_ELSE
5677                    end
5678                    assign csrbank11_txfull_r = interface11_bank_bus_dat_w[0];
5679                    always @(*) begin
5680       1/1          	csrbank11_txfull_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5681       1/1          	if ((csrbank11_sel &amp; (interface11_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5682       1/1          		csrbank11_txfull_we = (~interface11_bank_bus_we);
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
5683                    	end
                        MISSING_ELSE
5684                    end
5685                    always @(*) begin
5686       1/1          	csrbank11_txfull_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5687       1/1          	if ((csrbank11_sel &amp; (interface11_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5688       1/1          		csrbank11_txfull_re = interface11_bank_bus_we;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
5689                    	end
                        MISSING_ELSE
5690                    end
5691                    assign csrbank11_rxempty_r = interface11_bank_bus_dat_w[0];
5692                    always @(*) begin
5693       1/1          	csrbank11_rxempty_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5694       1/1          	if ((csrbank11_sel &amp; (interface11_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5695       1/1          		csrbank11_rxempty_we = (~interface11_bank_bus_we);
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
5696                    	end
                        MISSING_ELSE
5697                    end
5698                    always @(*) begin
5699       1/1          	csrbank11_rxempty_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5700       1/1          	if ((csrbank11_sel &amp; (interface11_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5701       1/1          		csrbank11_rxempty_re = interface11_bank_bus_we;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
5702                    	end
                        MISSING_ELSE
5703                    end
5704                    assign csrbank11_ev_status_r = interface11_bank_bus_dat_w[1:0];
5705                    always @(*) begin
5706       1/1          	csrbank11_ev_status_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5707       1/1          	if ((csrbank11_sel &amp; (interface11_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5708       <font color = "red">0/1     ==>  		csrbank11_ev_status_re = interface11_bank_bus_we;</font>
5709                    	end
                        MISSING_ELSE
5710                    end
5711                    always @(*) begin
5712       1/1          	csrbank11_ev_status_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5713       1/1          	if ((csrbank11_sel &amp; (interface11_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5714       <font color = "red">0/1     ==>  		csrbank11_ev_status_we = (~interface11_bank_bus_we);</font>
5715                    	end
                        MISSING_ELSE
5716                    end
5717                    assign csrbank11_ev_pending_r = interface11_bank_bus_dat_w[1:0];
5718                    always @(*) begin
5719       1/1          	csrbank11_ev_pending_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5720       1/1          	if ((csrbank11_sel &amp; (interface11_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5721       1/1          		csrbank11_ev_pending_re = interface11_bank_bus_we;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
5722                    	end
                        MISSING_ELSE
5723                    end
5724                    always @(*) begin
5725       1/1          	csrbank11_ev_pending_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5726       1/1          	if ((csrbank11_sel &amp; (interface11_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5727       1/1          		csrbank11_ev_pending_we = (~interface11_bank_bus_we);
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
5728                    	end
                        MISSING_ELSE
5729                    end
5730                    assign csrbank11_ev_enable0_r = interface11_bank_bus_dat_w[1:0];
5731                    always @(*) begin
5732       1/1          	csrbank11_ev_enable0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5733       1/1          	if ((csrbank11_sel &amp; (interface11_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5734       1/1          		csrbank11_ev_enable0_we = (~interface11_bank_bus_we);
           Tests:       <span title = "compilation/simv/IRQ_uart_rx">T43</span>&nbsp;<span title = "compilation/simv/IRQ_uart">T44</span>&nbsp;
5735                    	end
                        MISSING_ELSE
5736                    end
5737                    always @(*) begin
5738       1/1          	csrbank11_ev_enable0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5739       1/1          	if ((csrbank11_sel &amp; (interface11_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5740       1/1          		csrbank11_ev_enable0_re = interface11_bank_bus_we;
           Tests:       <span title = "compilation/simv/IRQ_uart_rx">T43</span>&nbsp;<span title = "compilation/simv/IRQ_uart">T44</span>&nbsp;
5741                    	end
                        MISSING_ELSE
5742                    end
5743                    assign csrbank11_txempty_r = interface11_bank_bus_dat_w[0];
5744                    always @(*) begin
5745       1/1          	csrbank11_txempty_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5746       1/1          	if ((csrbank11_sel &amp; (interface11_bank_bus_adr[8:0] == 3'd6))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5747       <font color = "red">0/1     ==>  		csrbank11_txempty_re = interface11_bank_bus_we;</font>
5748                    	end
                        MISSING_ELSE
5749                    end
5750                    always @(*) begin
5751       1/1          	csrbank11_txempty_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5752       1/1          	if ((csrbank11_sel &amp; (interface11_bank_bus_adr[8:0] == 3'd6))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5753       <font color = "red">0/1     ==>  		csrbank11_txempty_we = (~interface11_bank_bus_we);</font>
5754                    	end
                        MISSING_ELSE
5755                    end
5756                    assign csrbank11_rxfull_r = interface11_bank_bus_dat_w[0];
5757                    always @(*) begin
5758       1/1          	csrbank11_rxfull_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5759       1/1          	if ((csrbank11_sel &amp; (interface11_bank_bus_adr[8:0] == 3'd7))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5760       <font color = "red">0/1     ==>  		csrbank11_rxfull_re = interface11_bank_bus_we;</font>
5761                    	end
                        MISSING_ELSE
5762                    end
5763                    always @(*) begin
5764       1/1          	csrbank11_rxfull_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5765       1/1          	if ((csrbank11_sel &amp; (interface11_bank_bus_adr[8:0] == 3'd7))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5766       <font color = "red">0/1     ==>  		csrbank11_rxfull_we = (~interface11_bank_bus_we);</font>
5767                    	end
                        MISSING_ELSE
5768                    end
5769                    assign csrbank11_txfull_w = uart_txfull_status;
5770                    assign uart_txfull_we = csrbank11_txfull_we;
5771                    assign csrbank11_rxempty_w = uart_rxempty_status;
5772                    assign uart_rxempty_we = csrbank11_rxempty_we;
5773                    always @(*) begin
5774       1/1          	uart_status_status = 2'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5775       1/1          	uart_status_status[0] = uart_tx0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5776       1/1          	uart_status_status[1] = uart_rx0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5777                    end
5778                    assign csrbank11_ev_status_w = uart_status_status[1:0];
5779                    assign uart_status_we = csrbank11_ev_status_we;
5780                    always @(*) begin
5781       1/1          	uart_pending_status = 2'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5782       1/1          	uart_pending_status[0] = uart_tx1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5783       1/1          	uart_pending_status[1] = uart_rx1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5784                    end
5785                    assign csrbank11_ev_pending_w = uart_pending_status[1:0];
5786                    assign uart_pending_we = csrbank11_ev_pending_we;
5787                    assign uart_tx2 = uart_enable_storage[0];
5788                    assign uart_rx2 = uart_enable_storage[1];
5789                    assign csrbank11_ev_enable0_w = uart_enable_storage[1:0];
5790                    assign csrbank11_txempty_w = uart_txempty_status;
5791                    assign uart_txempty_we = csrbank11_txempty_we;
5792                    assign csrbank11_rxfull_w = uart_rxfull_status;
5793                    assign uart_rxfull_we = csrbank11_rxfull_we;
5794                    assign csrbank12_sel = (interface12_bank_bus_adr[13:9] == 4'd12);
5795                    assign csrbank12_out0_r = interface12_bank_bus_dat_w[0];
5796                    always @(*) begin
5797       1/1          	csrbank12_out0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5798       1/1          	if ((csrbank12_sel &amp; (interface12_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5799       1/1          		csrbank12_out0_we = (~interface12_bank_bus_we);
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
5800                    	end
                        MISSING_ELSE
5801                    end
5802                    always @(*) begin
5803       1/1          	csrbank12_out0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5804       1/1          	if ((csrbank12_sel &amp; (interface12_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5805       1/1          		csrbank12_out0_re = interface12_bank_bus_we;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
5806                    	end
                        MISSING_ELSE
5807                    end
5808                    assign csrbank12_out0_w = uart_enabled_storage;
5809                    assign csrbank13_sel = (interface13_bank_bus_adr[13:9] == 4'd13);
5810                    assign csrbank13_in_r = interface13_bank_bus_dat_w[0];
5811                    always @(*) begin
5812       1/1          	csrbank13_in_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5813       1/1          	if ((csrbank13_sel &amp; (interface13_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5814       <font color = "red">0/1     ==>  		csrbank13_in_we = (~interface13_bank_bus_we);</font>
5815                    	end
                        MISSING_ELSE
5816                    end
5817                    always @(*) begin
5818       1/1          	csrbank13_in_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5819       1/1          	if ((csrbank13_sel &amp; (interface13_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5820       <font color = "red">0/1     ==>  		csrbank13_in_re = interface13_bank_bus_we;</font>
5821                    	end
                        MISSING_ELSE
5822                    end
5823                    assign csrbank13_mode0_r = interface13_bank_bus_dat_w[0];
5824                    always @(*) begin
5825       1/1          	csrbank13_mode0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5826       1/1          	if ((csrbank13_sel &amp; (interface13_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5827       <font color = "red">0/1     ==>  		csrbank13_mode0_we = (~interface13_bank_bus_we);</font>
5828                    	end
                        MISSING_ELSE
5829                    end
5830                    always @(*) begin
5831       1/1          	csrbank13_mode0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5832       1/1          	if ((csrbank13_sel &amp; (interface13_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5833       <font color = "red">0/1     ==>  		csrbank13_mode0_re = interface13_bank_bus_we;</font>
5834                    	end
                        MISSING_ELSE
5835                    end
5836                    assign csrbank13_edge0_r = interface13_bank_bus_dat_w[0];
5837                    always @(*) begin
5838       1/1          	csrbank13_edge0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5839       1/1          	if ((csrbank13_sel &amp; (interface13_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5840       <font color = "red">0/1     ==>  		csrbank13_edge0_re = interface13_bank_bus_we;</font>
5841                    	end
                        MISSING_ELSE
5842                    end
5843                    always @(*) begin
5844       1/1          	csrbank13_edge0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5845       1/1          	if ((csrbank13_sel &amp; (interface13_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5846       <font color = "red">0/1     ==>  		csrbank13_edge0_we = (~interface13_bank_bus_we);</font>
5847                    	end
                        MISSING_ELSE
5848                    end
5849                    assign csrbank13_ev_status_r = interface13_bank_bus_dat_w[0];
5850                    always @(*) begin
5851       1/1          	csrbank13_ev_status_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5852       1/1          	if ((csrbank13_sel &amp; (interface13_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5853       <font color = "red">0/1     ==>  		csrbank13_ev_status_we = (~interface13_bank_bus_we);</font>
5854                    	end
                        MISSING_ELSE
5855                    end
5856                    always @(*) begin
5857       1/1          	csrbank13_ev_status_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5858       1/1          	if ((csrbank13_sel &amp; (interface13_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5859       <font color = "red">0/1     ==>  		csrbank13_ev_status_re = interface13_bank_bus_we;</font>
5860                    	end
                        MISSING_ELSE
5861                    end
5862                    assign csrbank13_ev_pending_r = interface13_bank_bus_dat_w[0];
5863                    always @(*) begin
5864       1/1          	csrbank13_ev_pending_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5865       1/1          	if ((csrbank13_sel &amp; (interface13_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5866       1/1          		csrbank13_ev_pending_we = (~interface13_bank_bus_we);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;
5867                    	end
                        MISSING_ELSE
5868                    end
5869                    always @(*) begin
5870       1/1          	csrbank13_ev_pending_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5871       1/1          	if ((csrbank13_sel &amp; (interface13_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5872       1/1          		csrbank13_ev_pending_re = interface13_bank_bus_we;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;
5873                    	end
                        MISSING_ELSE
5874                    end
5875                    assign csrbank13_ev_enable0_r = interface13_bank_bus_dat_w[0];
5876                    always @(*) begin
5877       1/1          	csrbank13_ev_enable0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5878       1/1          	if ((csrbank13_sel &amp; (interface13_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5879       1/1          		csrbank13_ev_enable0_re = interface13_bank_bus_we;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;
5880                    	end
                        MISSING_ELSE
5881                    end
5882                    always @(*) begin
5883       1/1          	csrbank13_ev_enable0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5884       1/1          	if ((csrbank13_sel &amp; (interface13_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5885       1/1          		csrbank13_ev_enable0_we = (~interface13_bank_bus_we);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;
5886                    	end
                        MISSING_ELSE
5887                    end
5888                    assign csrbank13_in_w = gpioin0_in_status;
5889                    assign gpioin0_in_we = csrbank13_in_we;
5890                    assign csrbank13_mode0_w = gpioin0_gpioin0_mode_storage;
5891                    assign csrbank13_edge0_w = gpioin0_gpioin0_edge_storage;
5892                    assign gpioin0_status_status = gpioin0_i00;
5893                    assign csrbank13_ev_status_w = gpioin0_status_status;
5894                    assign gpioin0_status_we = csrbank13_ev_status_we;
5895                    assign gpioin0_pending_status = gpioin0_i01;
5896                    assign csrbank13_ev_pending_w = gpioin0_pending_status;
5897                    assign gpioin0_pending_we = csrbank13_ev_pending_we;
5898                    assign gpioin0_i02 = gpioin0_enable_storage;
5899                    assign csrbank13_ev_enable0_w = gpioin0_enable_storage;
5900                    assign csrbank14_sel = (interface14_bank_bus_adr[13:9] == 4'd14);
5901                    assign csrbank14_in_r = interface14_bank_bus_dat_w[0];
5902                    always @(*) begin
5903       1/1          	csrbank14_in_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5904       1/1          	if ((csrbank14_sel &amp; (interface14_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5905       <font color = "red">0/1     ==>  		csrbank14_in_we = (~interface14_bank_bus_we);</font>
5906                    	end
                        MISSING_ELSE
5907                    end
5908                    always @(*) begin
5909       1/1          	csrbank14_in_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5910       1/1          	if ((csrbank14_sel &amp; (interface14_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5911       <font color = "red">0/1     ==>  		csrbank14_in_re = interface14_bank_bus_we;</font>
5912                    	end
                        MISSING_ELSE
5913                    end
5914                    assign csrbank14_mode0_r = interface14_bank_bus_dat_w[0];
5915                    always @(*) begin
5916       1/1          	csrbank14_mode0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5917       1/1          	if ((csrbank14_sel &amp; (interface14_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5918       <font color = "red">0/1     ==>  		csrbank14_mode0_re = interface14_bank_bus_we;</font>
5919                    	end
                        MISSING_ELSE
5920                    end
5921                    always @(*) begin
5922       1/1          	csrbank14_mode0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5923       1/1          	if ((csrbank14_sel &amp; (interface14_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5924       <font color = "red">0/1     ==>  		csrbank14_mode0_we = (~interface14_bank_bus_we);</font>
5925                    	end
                        MISSING_ELSE
5926                    end
5927                    assign csrbank14_edge0_r = interface14_bank_bus_dat_w[0];
5928                    always @(*) begin
5929       1/1          	csrbank14_edge0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5930       1/1          	if ((csrbank14_sel &amp; (interface14_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5931       <font color = "red">0/1     ==>  		csrbank14_edge0_re = interface14_bank_bus_we;</font>
5932                    	end
                        MISSING_ELSE
5933                    end
5934                    always @(*) begin
5935       1/1          	csrbank14_edge0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5936       1/1          	if ((csrbank14_sel &amp; (interface14_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5937       <font color = "red">0/1     ==>  		csrbank14_edge0_we = (~interface14_bank_bus_we);</font>
5938                    	end
                        MISSING_ELSE
5939                    end
5940                    assign csrbank14_ev_status_r = interface14_bank_bus_dat_w[0];
5941                    always @(*) begin
5942       1/1          	csrbank14_ev_status_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5943       1/1          	if ((csrbank14_sel &amp; (interface14_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5944       <font color = "red">0/1     ==>  		csrbank14_ev_status_we = (~interface14_bank_bus_we);</font>
5945                    	end
                        MISSING_ELSE
5946                    end
5947                    always @(*) begin
5948       1/1          	csrbank14_ev_status_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5949       1/1          	if ((csrbank14_sel &amp; (interface14_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5950       <font color = "red">0/1     ==>  		csrbank14_ev_status_re = interface14_bank_bus_we;</font>
5951                    	end
                        MISSING_ELSE
5952                    end
5953                    assign csrbank14_ev_pending_r = interface14_bank_bus_dat_w[0];
5954                    always @(*) begin
5955       1/1          	csrbank14_ev_pending_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5956       1/1          	if ((csrbank14_sel &amp; (interface14_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5957       1/1          		csrbank14_ev_pending_re = interface14_bank_bus_we;
           Tests:       <span title = "compilation/simv/user1_irq">T50</span>&nbsp;
5958                    	end
                        MISSING_ELSE
5959                    end
5960                    always @(*) begin
5961       1/1          	csrbank14_ev_pending_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5962       1/1          	if ((csrbank14_sel &amp; (interface14_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5963       1/1          		csrbank14_ev_pending_we = (~interface14_bank_bus_we);
           Tests:       <span title = "compilation/simv/user1_irq">T50</span>&nbsp;
5964                    	end
                        MISSING_ELSE
5965                    end
5966                    assign csrbank14_ev_enable0_r = interface14_bank_bus_dat_w[0];
5967                    always @(*) begin
5968       1/1          	csrbank14_ev_enable0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5969       1/1          	if ((csrbank14_sel &amp; (interface14_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5970       1/1          		csrbank14_ev_enable0_re = interface14_bank_bus_we;
           Tests:       <span title = "compilation/simv/user1_irq">T50</span>&nbsp;
5971                    	end
                        MISSING_ELSE
5972                    end
5973                    always @(*) begin
5974       1/1          	csrbank14_ev_enable0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5975       1/1          	if ((csrbank14_sel &amp; (interface14_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5976       1/1          		csrbank14_ev_enable0_we = (~interface14_bank_bus_we);
           Tests:       <span title = "compilation/simv/user1_irq">T50</span>&nbsp;
5977                    	end
                        MISSING_ELSE
5978                    end
5979                    assign csrbank14_in_w = gpioin1_in_status;
5980                    assign gpioin1_in_we = csrbank14_in_we;
5981                    assign csrbank14_mode0_w = gpioin1_gpioin1_mode_storage;
5982                    assign csrbank14_edge0_w = gpioin1_gpioin1_edge_storage;
5983                    assign gpioin1_status_status = gpioin1_i00;
5984                    assign csrbank14_ev_status_w = gpioin1_status_status;
5985                    assign gpioin1_status_we = csrbank14_ev_status_we;
5986                    assign gpioin1_pending_status = gpioin1_i01;
5987                    assign csrbank14_ev_pending_w = gpioin1_pending_status;
5988                    assign gpioin1_pending_we = csrbank14_ev_pending_we;
5989                    assign gpioin1_i02 = gpioin1_enable_storage;
5990                    assign csrbank14_ev_enable0_w = gpioin1_enable_storage;
5991                    assign csrbank15_sel = (interface15_bank_bus_adr[13:9] == 4'd15);
5992                    assign csrbank15_in_r = interface15_bank_bus_dat_w[0];
5993                    always @(*) begin
5994       1/1          	csrbank15_in_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5995       1/1          	if ((csrbank15_sel &amp; (interface15_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
5996       <font color = "red">0/1     ==>  		csrbank15_in_we = (~interface15_bank_bus_we);</font>
5997                    	end
                        MISSING_ELSE
5998                    end
5999                    always @(*) begin
6000       1/1          	csrbank15_in_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6001       1/1          	if ((csrbank15_sel &amp; (interface15_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6002       <font color = "red">0/1     ==>  		csrbank15_in_re = interface15_bank_bus_we;</font>
6003                    	end
                        MISSING_ELSE
6004                    end
6005                    assign csrbank15_mode0_r = interface15_bank_bus_dat_w[0];
6006                    always @(*) begin
6007       1/1          	csrbank15_mode0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6008       1/1          	if ((csrbank15_sel &amp; (interface15_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6009       <font color = "red">0/1     ==>  		csrbank15_mode0_re = interface15_bank_bus_we;</font>
6010                    	end
                        MISSING_ELSE
6011                    end
6012                    always @(*) begin
6013       1/1          	csrbank15_mode0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6014       1/1          	if ((csrbank15_sel &amp; (interface15_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6015       <font color = "red">0/1     ==>  		csrbank15_mode0_we = (~interface15_bank_bus_we);</font>
6016                    	end
                        MISSING_ELSE
6017                    end
6018                    assign csrbank15_edge0_r = interface15_bank_bus_dat_w[0];
6019                    always @(*) begin
6020       1/1          	csrbank15_edge0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6021       1/1          	if ((csrbank15_sel &amp; (interface15_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6022       <font color = "red">0/1     ==>  		csrbank15_edge0_we = (~interface15_bank_bus_we);</font>
6023                    	end
                        MISSING_ELSE
6024                    end
6025                    always @(*) begin
6026       1/1          	csrbank15_edge0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6027       1/1          	if ((csrbank15_sel &amp; (interface15_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6028       <font color = "red">0/1     ==>  		csrbank15_edge0_re = interface15_bank_bus_we;</font>
6029                    	end
                        MISSING_ELSE
6030                    end
6031                    assign csrbank15_ev_status_r = interface15_bank_bus_dat_w[0];
6032                    always @(*) begin
6033       1/1          	csrbank15_ev_status_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6034       1/1          	if ((csrbank15_sel &amp; (interface15_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6035       <font color = "red">0/1     ==>  		csrbank15_ev_status_we = (~interface15_bank_bus_we);</font>
6036                    	end
                        MISSING_ELSE
6037                    end
6038                    always @(*) begin
6039       1/1          	csrbank15_ev_status_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6040       1/1          	if ((csrbank15_sel &amp; (interface15_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6041       <font color = "red">0/1     ==>  		csrbank15_ev_status_re = interface15_bank_bus_we;</font>
6042                    	end
                        MISSING_ELSE
6043                    end
6044                    assign csrbank15_ev_pending_r = interface15_bank_bus_dat_w[0];
6045                    always @(*) begin
6046       1/1          	csrbank15_ev_pending_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6047       1/1          	if ((csrbank15_sel &amp; (interface15_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6048       1/1          		csrbank15_ev_pending_re = interface15_bank_bus_we;
           Tests:       <span title = "compilation/simv/user2_irq">T51</span>&nbsp;
6049                    	end
                        MISSING_ELSE
6050                    end
6051                    always @(*) begin
6052       1/1          	csrbank15_ev_pending_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6053       1/1          	if ((csrbank15_sel &amp; (interface15_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6054       1/1          		csrbank15_ev_pending_we = (~interface15_bank_bus_we);
           Tests:       <span title = "compilation/simv/user2_irq">T51</span>&nbsp;
6055                    	end
                        MISSING_ELSE
6056                    end
6057                    assign csrbank15_ev_enable0_r = interface15_bank_bus_dat_w[0];
6058                    always @(*) begin
6059       1/1          	csrbank15_ev_enable0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6060       1/1          	if ((csrbank15_sel &amp; (interface15_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6061       1/1          		csrbank15_ev_enable0_we = (~interface15_bank_bus_we);
           Tests:       <span title = "compilation/simv/user2_irq">T51</span>&nbsp;
6062                    	end
                        MISSING_ELSE
6063                    end
6064                    always @(*) begin
6065       1/1          	csrbank15_ev_enable0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6066       1/1          	if ((csrbank15_sel &amp; (interface15_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6067       1/1          		csrbank15_ev_enable0_re = interface15_bank_bus_we;
           Tests:       <span title = "compilation/simv/user2_irq">T51</span>&nbsp;
6068                    	end
                        MISSING_ELSE
6069                    end
6070                    assign csrbank15_in_w = gpioin2_in_status;
6071                    assign gpioin2_in_we = csrbank15_in_we;
6072                    assign csrbank15_mode0_w = gpioin2_gpioin2_mode_storage;
6073                    assign csrbank15_edge0_w = gpioin2_gpioin2_edge_storage;
6074                    assign gpioin2_status_status = gpioin2_i00;
6075                    assign csrbank15_ev_status_w = gpioin2_status_status;
6076                    assign gpioin2_status_we = csrbank15_ev_status_we;
6077                    assign gpioin2_pending_status = gpioin2_i01;
6078                    assign csrbank15_ev_pending_w = gpioin2_pending_status;
6079                    assign gpioin2_pending_we = csrbank15_ev_pending_we;
6080                    assign gpioin2_i02 = gpioin2_enable_storage;
6081                    assign csrbank15_ev_enable0_w = gpioin2_enable_storage;
6082                    assign csrbank16_sel = (interface16_bank_bus_adr[13:9] == 5'd16);
6083                    assign csrbank16_in_r = interface16_bank_bus_dat_w[0];
6084                    always @(*) begin
6085       1/1          	csrbank16_in_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6086       1/1          	if ((csrbank16_sel &amp; (interface16_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6087       <font color = "red">0/1     ==>  		csrbank16_in_re = interface16_bank_bus_we;</font>
6088                    	end
                        MISSING_ELSE
6089                    end
6090                    always @(*) begin
6091       1/1          	csrbank16_in_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6092       1/1          	if ((csrbank16_sel &amp; (interface16_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6093       <font color = "red">0/1     ==>  		csrbank16_in_we = (~interface16_bank_bus_we);</font>
6094                    	end
                        MISSING_ELSE
6095                    end
6096                    assign csrbank16_mode0_r = interface16_bank_bus_dat_w[0];
6097                    always @(*) begin
6098       1/1          	csrbank16_mode0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6099       1/1          	if ((csrbank16_sel &amp; (interface16_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6100       <font color = "red">0/1     ==>  		csrbank16_mode0_re = interface16_bank_bus_we;</font>
6101                    	end
                        MISSING_ELSE
6102                    end
6103                    always @(*) begin
6104       1/1          	csrbank16_mode0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6105       1/1          	if ((csrbank16_sel &amp; (interface16_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6106       <font color = "red">0/1     ==>  		csrbank16_mode0_we = (~interface16_bank_bus_we);</font>
6107                    	end
                        MISSING_ELSE
6108                    end
6109                    assign csrbank16_edge0_r = interface16_bank_bus_dat_w[0];
6110                    always @(*) begin
6111       1/1          	csrbank16_edge0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6112       1/1          	if ((csrbank16_sel &amp; (interface16_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6113       <font color = "red">0/1     ==>  		csrbank16_edge0_we = (~interface16_bank_bus_we);</font>
6114                    	end
                        MISSING_ELSE
6115                    end
6116                    always @(*) begin
6117       1/1          	csrbank16_edge0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6118       1/1          	if ((csrbank16_sel &amp; (interface16_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6119       <font color = "red">0/1     ==>  		csrbank16_edge0_re = interface16_bank_bus_we;</font>
6120                    	end
                        MISSING_ELSE
6121                    end
6122                    assign csrbank16_ev_status_r = interface16_bank_bus_dat_w[0];
6123                    always @(*) begin
6124       1/1          	csrbank16_ev_status_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6125       1/1          	if ((csrbank16_sel &amp; (interface16_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6126       <font color = "red">0/1     ==>  		csrbank16_ev_status_re = interface16_bank_bus_we;</font>
6127                    	end
                        MISSING_ELSE
6128                    end
6129                    always @(*) begin
6130       1/1          	csrbank16_ev_status_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6131       1/1          	if ((csrbank16_sel &amp; (interface16_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6132       <font color = "red">0/1     ==>  		csrbank16_ev_status_we = (~interface16_bank_bus_we);</font>
6133                    	end
                        MISSING_ELSE
6134                    end
6135                    assign csrbank16_ev_pending_r = interface16_bank_bus_dat_w[0];
6136                    always @(*) begin
6137       1/1          	csrbank16_ev_pending_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6138       1/1          	if ((csrbank16_sel &amp; (interface16_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6139       1/1          		csrbank16_ev_pending_re = interface16_bank_bus_we;
           Tests:       <span title = "compilation/simv/IRQ_spi">T52</span>&nbsp;
6140                    	end
                        MISSING_ELSE
6141                    end
6142                    always @(*) begin
6143       1/1          	csrbank16_ev_pending_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6144       1/1          	if ((csrbank16_sel &amp; (interface16_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6145       1/1          		csrbank16_ev_pending_we = (~interface16_bank_bus_we);
           Tests:       <span title = "compilation/simv/IRQ_spi">T52</span>&nbsp;
6146                    	end
                        MISSING_ELSE
6147                    end
6148                    assign csrbank16_ev_enable0_r = interface16_bank_bus_dat_w[0];
6149                    always @(*) begin
6150       1/1          	csrbank16_ev_enable0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6151       1/1          	if ((csrbank16_sel &amp; (interface16_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6152       1/1          		csrbank16_ev_enable0_we = (~interface16_bank_bus_we);
           Tests:       <span title = "compilation/simv/IRQ_spi">T52</span>&nbsp;
6153                    	end
                        MISSING_ELSE
6154                    end
6155                    always @(*) begin
6156       1/1          	csrbank16_ev_enable0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6157       1/1          	if ((csrbank16_sel &amp; (interface16_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6158       1/1          		csrbank16_ev_enable0_re = interface16_bank_bus_we;
           Tests:       <span title = "compilation/simv/IRQ_spi">T52</span>&nbsp;
6159                    	end
                        MISSING_ELSE
6160                    end
6161                    assign csrbank16_in_w = gpioin3_in_status;
6162                    assign gpioin3_in_we = csrbank16_in_we;
6163                    assign csrbank16_mode0_w = gpioin3_gpioin3_mode_storage;
6164                    assign csrbank16_edge0_w = gpioin3_gpioin3_edge_storage;
6165                    assign gpioin3_status_status = gpioin3_i00;
6166                    assign csrbank16_ev_status_w = gpioin3_status_status;
6167                    assign gpioin3_status_we = csrbank16_ev_status_we;
6168                    assign gpioin3_pending_status = gpioin3_i01;
6169                    assign csrbank16_ev_pending_w = gpioin3_pending_status;
6170                    assign gpioin3_pending_we = csrbank16_ev_pending_we;
6171                    assign gpioin3_i02 = gpioin3_enable_storage;
6172                    assign csrbank16_ev_enable0_w = gpioin3_enable_storage;
6173                    assign csrbank17_sel = (interface17_bank_bus_adr[13:9] == 5'd17);
6174                    assign csrbank17_in_r = interface17_bank_bus_dat_w[0];
6175                    always @(*) begin
6176       1/1          	csrbank17_in_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6177       1/1          	if ((csrbank17_sel &amp; (interface17_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6178       <font color = "red">0/1     ==>  		csrbank17_in_re = interface17_bank_bus_we;</font>
6179                    	end
                        MISSING_ELSE
6180                    end
6181                    always @(*) begin
6182       1/1          	csrbank17_in_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6183       1/1          	if ((csrbank17_sel &amp; (interface17_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6184       <font color = "red">0/1     ==>  		csrbank17_in_we = (~interface17_bank_bus_we);</font>
6185                    	end
                        MISSING_ELSE
6186                    end
6187                    assign csrbank17_mode0_r = interface17_bank_bus_dat_w[0];
6188                    always @(*) begin
6189       1/1          	csrbank17_mode0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6190       1/1          	if ((csrbank17_sel &amp; (interface17_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6191       <font color = "red">0/1     ==>  		csrbank17_mode0_re = interface17_bank_bus_we;</font>
6192                    	end
                        MISSING_ELSE
6193                    end
6194                    always @(*) begin
6195       1/1          	csrbank17_mode0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6196       1/1          	if ((csrbank17_sel &amp; (interface17_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6197       <font color = "red">0/1     ==>  		csrbank17_mode0_we = (~interface17_bank_bus_we);</font>
6198                    	end
                        MISSING_ELSE
6199                    end
6200                    assign csrbank17_edge0_r = interface17_bank_bus_dat_w[0];
6201                    always @(*) begin
6202       1/1          	csrbank17_edge0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6203       1/1          	if ((csrbank17_sel &amp; (interface17_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6204       <font color = "red">0/1     ==>  		csrbank17_edge0_we = (~interface17_bank_bus_we);</font>
6205                    	end
                        MISSING_ELSE
6206                    end
6207                    always @(*) begin
6208       1/1          	csrbank17_edge0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6209       1/1          	if ((csrbank17_sel &amp; (interface17_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6210       <font color = "red">0/1     ==>  		csrbank17_edge0_re = interface17_bank_bus_we;</font>
6211                    	end
                        MISSING_ELSE
6212                    end
6213                    assign csrbank17_ev_status_r = interface17_bank_bus_dat_w[0];
6214                    always @(*) begin
6215       1/1          	csrbank17_ev_status_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6216       1/1          	if ((csrbank17_sel &amp; (interface17_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6217       <font color = "red">0/1     ==>  		csrbank17_ev_status_re = interface17_bank_bus_we;</font>
6218                    	end
                        MISSING_ELSE
6219                    end
6220                    always @(*) begin
6221       1/1          	csrbank17_ev_status_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6222       1/1          	if ((csrbank17_sel &amp; (interface17_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6223       <font color = "red">0/1     ==>  		csrbank17_ev_status_we = (~interface17_bank_bus_we);</font>
6224                    	end
                        MISSING_ELSE
6225                    end
6226                    assign csrbank17_ev_pending_r = interface17_bank_bus_dat_w[0];
6227                    always @(*) begin
6228       1/1          	csrbank17_ev_pending_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6229       1/1          	if ((csrbank17_sel &amp; (interface17_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6230       1/1          		csrbank17_ev_pending_re = interface17_bank_bus_we;
           Tests:       <span title = "compilation/simv/IRQ_external">T25</span>&nbsp;
6231                    	end
                        MISSING_ELSE
6232                    end
6233                    always @(*) begin
6234       1/1          	csrbank17_ev_pending_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6235       1/1          	if ((csrbank17_sel &amp; (interface17_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6236       1/1          		csrbank17_ev_pending_we = (~interface17_bank_bus_we);
           Tests:       <span title = "compilation/simv/IRQ_external">T25</span>&nbsp;
6237                    	end
                        MISSING_ELSE
6238                    end
6239                    assign csrbank17_ev_enable0_r = interface17_bank_bus_dat_w[0];
6240                    always @(*) begin
6241       1/1          	csrbank17_ev_enable0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6242       1/1          	if ((csrbank17_sel &amp; (interface17_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6243       1/1          		csrbank17_ev_enable0_we = (~interface17_bank_bus_we);
           Tests:       <span title = "compilation/simv/IRQ_external">T25</span>&nbsp;
6244                    	end
                        MISSING_ELSE
6245                    end
6246                    always @(*) begin
6247       1/1          	csrbank17_ev_enable0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6248       1/1          	if ((csrbank17_sel &amp; (interface17_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6249       1/1          		csrbank17_ev_enable0_re = interface17_bank_bus_we;
           Tests:       <span title = "compilation/simv/IRQ_external">T25</span>&nbsp;
6250                    	end
                        MISSING_ELSE
6251                    end
6252                    assign csrbank17_in_w = gpioin4_in_status;
6253                    assign gpioin4_in_we = csrbank17_in_we;
6254                    assign csrbank17_mode0_w = gpioin4_gpioin4_mode_storage;
6255                    assign csrbank17_edge0_w = gpioin4_gpioin4_edge_storage;
6256                    assign gpioin4_status_status = gpioin4_i00;
6257                    assign csrbank17_ev_status_w = gpioin4_status_status;
6258                    assign gpioin4_status_we = csrbank17_ev_status_we;
6259                    assign gpioin4_pending_status = gpioin4_i01;
6260                    assign csrbank17_ev_pending_w = gpioin4_pending_status;
6261                    assign gpioin4_pending_we = csrbank17_ev_pending_we;
6262                    assign gpioin4_i02 = gpioin4_enable_storage;
6263                    assign csrbank17_ev_enable0_w = gpioin4_enable_storage;
6264                    assign csrbank18_sel = (interface18_bank_bus_adr[13:9] == 5'd18);
6265                    assign csrbank18_in_r = interface18_bank_bus_dat_w[0];
6266                    always @(*) begin
6267       1/1          	csrbank18_in_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6268       1/1          	if ((csrbank18_sel &amp; (interface18_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6269       <font color = "red">0/1     ==>  		csrbank18_in_re = interface18_bank_bus_we;</font>
6270                    	end
                        MISSING_ELSE
6271                    end
6272                    always @(*) begin
6273       1/1          	csrbank18_in_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6274       1/1          	if ((csrbank18_sel &amp; (interface18_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6275       <font color = "red">0/1     ==>  		csrbank18_in_we = (~interface18_bank_bus_we);</font>
6276                    	end
                        MISSING_ELSE
6277                    end
6278                    assign csrbank18_mode0_r = interface18_bank_bus_dat_w[0];
6279                    always @(*) begin
6280       1/1          	csrbank18_mode0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6281       1/1          	if ((csrbank18_sel &amp; (interface18_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6282       <font color = "red">0/1     ==>  		csrbank18_mode0_we = (~interface18_bank_bus_we);</font>
6283                    	end
                        MISSING_ELSE
6284                    end
6285                    always @(*) begin
6286       1/1          	csrbank18_mode0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6287       1/1          	if ((csrbank18_sel &amp; (interface18_bank_bus_adr[8:0] == 1'd1))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6288       <font color = "red">0/1     ==>  		csrbank18_mode0_re = interface18_bank_bus_we;</font>
6289                    	end
                        MISSING_ELSE
6290                    end
6291                    assign csrbank18_edge0_r = interface18_bank_bus_dat_w[0];
6292                    always @(*) begin
6293       1/1          	csrbank18_edge0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6294       1/1          	if ((csrbank18_sel &amp; (interface18_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6295       <font color = "red">0/1     ==>  		csrbank18_edge0_we = (~interface18_bank_bus_we);</font>
6296                    	end
                        MISSING_ELSE
6297                    end
6298                    always @(*) begin
6299       1/1          	csrbank18_edge0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6300       1/1          	if ((csrbank18_sel &amp; (interface18_bank_bus_adr[8:0] == 2'd2))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6301       <font color = "red">0/1     ==>  		csrbank18_edge0_re = interface18_bank_bus_we;</font>
6302                    	end
                        MISSING_ELSE
6303                    end
6304                    assign csrbank18_ev_status_r = interface18_bank_bus_dat_w[0];
6305                    always @(*) begin
6306       1/1          	csrbank18_ev_status_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6307       1/1          	if ((csrbank18_sel &amp; (interface18_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6308       <font color = "red">0/1     ==>  		csrbank18_ev_status_re = interface18_bank_bus_we;</font>
6309                    	end
                        MISSING_ELSE
6310                    end
6311                    always @(*) begin
6312       1/1          	csrbank18_ev_status_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6313       1/1          	if ((csrbank18_sel &amp; (interface18_bank_bus_adr[8:0] == 2'd3))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6314       <font color = "red">0/1     ==>  		csrbank18_ev_status_we = (~interface18_bank_bus_we);</font>
6315                    	end
                        MISSING_ELSE
6316                    end
6317                    assign csrbank18_ev_pending_r = interface18_bank_bus_dat_w[0];
6318                    always @(*) begin
6319       1/1          	csrbank18_ev_pending_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6320       1/1          	if ((csrbank18_sel &amp; (interface18_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6321       1/1          		csrbank18_ev_pending_we = (~interface18_bank_bus_we);
           Tests:       <span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
6322                    	end
                        MISSING_ELSE
6323                    end
6324                    always @(*) begin
6325       1/1          	csrbank18_ev_pending_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6326       1/1          	if ((csrbank18_sel &amp; (interface18_bank_bus_adr[8:0] == 3'd4))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6327       1/1          		csrbank18_ev_pending_re = interface18_bank_bus_we;
           Tests:       <span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
6328                    	end
                        MISSING_ELSE
6329                    end
6330                    assign csrbank18_ev_enable0_r = interface18_bank_bus_dat_w[0];
6331                    always @(*) begin
6332       1/1          	csrbank18_ev_enable0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6333       1/1          	if ((csrbank18_sel &amp; (interface18_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6334       1/1          		csrbank18_ev_enable0_we = (~interface18_bank_bus_we);
           Tests:       <span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
6335                    	end
                        MISSING_ELSE
6336                    end
6337                    always @(*) begin
6338       1/1          	csrbank18_ev_enable0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6339       1/1          	if ((csrbank18_sel &amp; (interface18_bank_bus_adr[8:0] == 3'd5))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6340       1/1          		csrbank18_ev_enable0_re = interface18_bank_bus_we;
           Tests:       <span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
6341                    	end
                        MISSING_ELSE
6342                    end
6343                    assign csrbank18_in_w = gpioin5_in_status;
6344                    assign gpioin5_in_we = csrbank18_in_we;
6345                    assign csrbank18_mode0_w = gpioin5_gpioin5_mode_storage;
6346                    assign csrbank18_edge0_w = gpioin5_gpioin5_edge_storage;
6347                    assign gpioin5_status_status = gpioin5_i00;
6348                    assign csrbank18_ev_status_w = gpioin5_status_status;
6349                    assign gpioin5_status_we = csrbank18_ev_status_we;
6350                    assign gpioin5_pending_status = gpioin5_i01;
6351                    assign csrbank18_ev_pending_w = gpioin5_pending_status;
6352                    assign gpioin5_pending_we = csrbank18_ev_pending_we;
6353                    assign gpioin5_i02 = gpioin5_enable_storage;
6354                    assign csrbank18_ev_enable0_w = gpioin5_enable_storage;
6355                    assign csrbank19_sel = (interface19_bank_bus_adr[13:9] == 5'd19);
6356                    assign csrbank19_out0_r = interface19_bank_bus_dat_w[2:0];
6357                    always @(*) begin
6358       1/1          	csrbank19_out0_re = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6359       1/1          	if ((csrbank19_sel &amp; (interface19_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6360       1/1          		csrbank19_out0_re = interface19_bank_bus_we;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/user2_irq">T51</span>&nbsp;<span title = "compilation/simv/user1_irq">T50</span>&nbsp;
6361                    	end
                        MISSING_ELSE
6362                    end
6363                    always @(*) begin
6364       1/1          	csrbank19_out0_we = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6365       1/1          	if ((csrbank19_sel &amp; (interface19_bank_bus_adr[8:0] == 1'd0))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6366       1/1          		csrbank19_out0_we = (~interface19_bank_bus_we);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/user2_irq">T51</span>&nbsp;<span title = "compilation/simv/user1_irq">T50</span>&nbsp;
6367                    	end
                        MISSING_ELSE
6368                    end
6369                    assign csrbank19_out0_w = user_irq_ena_storage[2:0];
6370                    assign csr_interconnect_adr = mgmtsoc_adr;
6371                    assign csr_interconnect_we = mgmtsoc_we;
6372                    assign csr_interconnect_dat_w = mgmtsoc_dat_w;
6373                    assign mgmtsoc_dat_r = csr_interconnect_dat_r;
6374                    assign interface0_bank_bus_adr = csr_interconnect_adr;
6375                    assign interface1_bank_bus_adr = csr_interconnect_adr;
6376                    assign interface2_bank_bus_adr = csr_interconnect_adr;
6377                    assign interface3_bank_bus_adr = csr_interconnect_adr;
6378                    assign interface4_bank_bus_adr = csr_interconnect_adr;
6379                    assign interface5_bank_bus_adr = csr_interconnect_adr;
6380                    assign interface6_bank_bus_adr = csr_interconnect_adr;
6381                    assign interface7_bank_bus_adr = csr_interconnect_adr;
6382                    assign interface8_bank_bus_adr = csr_interconnect_adr;
6383                    assign interface9_bank_bus_adr = csr_interconnect_adr;
6384                    assign interface10_bank_bus_adr = csr_interconnect_adr;
6385                    assign interface11_bank_bus_adr = csr_interconnect_adr;
6386                    assign interface12_bank_bus_adr = csr_interconnect_adr;
6387                    assign interface13_bank_bus_adr = csr_interconnect_adr;
6388                    assign interface14_bank_bus_adr = csr_interconnect_adr;
6389                    assign interface15_bank_bus_adr = csr_interconnect_adr;
6390                    assign interface16_bank_bus_adr = csr_interconnect_adr;
6391                    assign interface17_bank_bus_adr = csr_interconnect_adr;
6392                    assign interface18_bank_bus_adr = csr_interconnect_adr;
6393                    assign interface19_bank_bus_adr = csr_interconnect_adr;
6394                    assign interface0_bank_bus_we = csr_interconnect_we;
6395                    assign interface1_bank_bus_we = csr_interconnect_we;
6396                    assign interface2_bank_bus_we = csr_interconnect_we;
6397                    assign interface3_bank_bus_we = csr_interconnect_we;
6398                    assign interface4_bank_bus_we = csr_interconnect_we;
6399                    assign interface5_bank_bus_we = csr_interconnect_we;
6400                    assign interface6_bank_bus_we = csr_interconnect_we;
6401                    assign interface7_bank_bus_we = csr_interconnect_we;
6402                    assign interface8_bank_bus_we = csr_interconnect_we;
6403                    assign interface9_bank_bus_we = csr_interconnect_we;
6404                    assign interface10_bank_bus_we = csr_interconnect_we;
6405                    assign interface11_bank_bus_we = csr_interconnect_we;
6406                    assign interface12_bank_bus_we = csr_interconnect_we;
6407                    assign interface13_bank_bus_we = csr_interconnect_we;
6408                    assign interface14_bank_bus_we = csr_interconnect_we;
6409                    assign interface15_bank_bus_we = csr_interconnect_we;
6410                    assign interface16_bank_bus_we = csr_interconnect_we;
6411                    assign interface17_bank_bus_we = csr_interconnect_we;
6412                    assign interface18_bank_bus_we = csr_interconnect_we;
6413                    assign interface19_bank_bus_we = csr_interconnect_we;
6414                    assign interface0_bank_bus_dat_w = csr_interconnect_dat_w;
6415                    assign interface1_bank_bus_dat_w = csr_interconnect_dat_w;
6416                    assign interface2_bank_bus_dat_w = csr_interconnect_dat_w;
6417                    assign interface3_bank_bus_dat_w = csr_interconnect_dat_w;
6418                    assign interface4_bank_bus_dat_w = csr_interconnect_dat_w;
6419                    assign interface5_bank_bus_dat_w = csr_interconnect_dat_w;
6420                    assign interface6_bank_bus_dat_w = csr_interconnect_dat_w;
6421                    assign interface7_bank_bus_dat_w = csr_interconnect_dat_w;
6422                    assign interface8_bank_bus_dat_w = csr_interconnect_dat_w;
6423                    assign interface9_bank_bus_dat_w = csr_interconnect_dat_w;
6424                    assign interface10_bank_bus_dat_w = csr_interconnect_dat_w;
6425                    assign interface11_bank_bus_dat_w = csr_interconnect_dat_w;
6426                    assign interface12_bank_bus_dat_w = csr_interconnect_dat_w;
6427                    assign interface13_bank_bus_dat_w = csr_interconnect_dat_w;
6428                    assign interface14_bank_bus_dat_w = csr_interconnect_dat_w;
6429                    assign interface15_bank_bus_dat_w = csr_interconnect_dat_w;
6430                    assign interface16_bank_bus_dat_w = csr_interconnect_dat_w;
6431                    assign interface17_bank_bus_dat_w = csr_interconnect_dat_w;
6432                    assign interface18_bank_bus_dat_w = csr_interconnect_dat_w;
6433                    assign interface19_bank_bus_dat_w = csr_interconnect_dat_w;
6434                    assign csr_interconnect_dat_r = (((((((((((((((((((interface0_bank_bus_dat_r | interface1_bank_bus_dat_r) | interface2_bank_bus_dat_r) | interface3_bank_bus_dat_r) | interface4_bank_bus_dat_r) | interface5_bank_bus_dat_r) | interface6_bank_bus_dat_r) | interface7_bank_bus_dat_r) | interface8_bank_bus_dat_r) | interface9_bank_bus_dat_r) | interface10_bank_bus_dat_r) | interface11_bank_bus_dat_r) | interface12_bank_bus_dat_r) | interface13_bank_bus_dat_r) | interface14_bank_bus_dat_r) | interface15_bank_bus_dat_r) | interface16_bank_bus_dat_r) | interface17_bank_bus_dat_r) | interface18_bank_bus_dat_r) | interface19_bank_bus_dat_r);
6435                    always @(*) begin
6436       1/1          	comb_array_muxed0 = 30'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6437       1/1          	case (grant)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6438                    		1'd0: begin
6439       1/1          			comb_array_muxed0 = mgmtsoc_ibus_ibus_adr;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6440                    		end
6441                    		1'd1: begin
6442       1/1          			comb_array_muxed0 = mgmtsoc_dbus_dbus_adr;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6443                    		end
6444                    		default: begin
6445       1/1          			comb_array_muxed0 = dbg_uart_wishbone_adr;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
6446                    		end
6447                    	endcase
6448                    end
6449                    always @(*) begin
6450       1/1          	comb_array_muxed1 = 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6451       1/1          	case (grant)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6452                    		1'd0: begin
6453       1/1          			comb_array_muxed1 = mgmtsoc_ibus_ibus_dat_w;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6454                    		end
6455                    		1'd1: begin
6456       1/1          			comb_array_muxed1 = mgmtsoc_dbus_dbus_dat_w;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6457                    		end
6458                    		default: begin
6459       1/1          			comb_array_muxed1 = dbg_uart_wishbone_dat_w;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
6460                    		end
6461                    	endcase
6462                    end
6463                    always @(*) begin
6464       1/1          	comb_array_muxed2 = 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6465       1/1          	case (grant)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6466                    		1'd0: begin
6467       1/1          			comb_array_muxed2 = mgmtsoc_ibus_ibus_sel;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6468                    		end
6469                    		1'd1: begin
6470       1/1          			comb_array_muxed2 = mgmtsoc_dbus_dbus_sel;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6471                    		end
6472                    		default: begin
6473       1/1          			comb_array_muxed2 = dbg_uart_wishbone_sel;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
6474                    		end
6475                    	endcase
6476                    end
6477                    always @(*) begin
6478       1/1          	comb_array_muxed3 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6479       1/1          	case (grant)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6480                    		1'd0: begin
6481       1/1          			comb_array_muxed3 = mgmtsoc_ibus_ibus_cyc;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6482                    		end
6483                    		1'd1: begin
6484       1/1          			comb_array_muxed3 = mgmtsoc_dbus_dbus_cyc;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6485                    		end
6486                    		default: begin
6487       1/1          			comb_array_muxed3 = dbg_uart_wishbone_cyc;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
6488                    		end
6489                    	endcase
6490                    end
6491                    always @(*) begin
6492       1/1          	comb_array_muxed4 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6493       1/1          	case (grant)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6494                    		1'd0: begin
6495       1/1          			comb_array_muxed4 = mgmtsoc_ibus_ibus_stb;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6496                    		end
6497                    		1'd1: begin
6498       1/1          			comb_array_muxed4 = mgmtsoc_dbus_dbus_stb;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6499                    		end
6500                    		default: begin
6501       1/1          			comb_array_muxed4 = dbg_uart_wishbone_stb;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
6502                    		end
6503                    	endcase
6504                    end
6505                    always @(*) begin
6506       1/1          	comb_array_muxed5 = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6507       1/1          	case (grant)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6508                    		1'd0: begin
6509       1/1          			comb_array_muxed5 = mgmtsoc_ibus_ibus_we;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6510                    		end
6511                    		1'd1: begin
6512       1/1          			comb_array_muxed5 = mgmtsoc_dbus_dbus_we;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6513                    		end
6514                    		default: begin
6515       1/1          			comb_array_muxed5 = dbg_uart_wishbone_we;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
6516                    		end
6517                    	endcase
6518                    end
6519                    always @(*) begin
6520       1/1          	comb_array_muxed6 = 3'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6521       1/1          	case (grant)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6522                    		1'd0: begin
6523       1/1          			comb_array_muxed6 = mgmtsoc_ibus_ibus_cti;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6524                    		end
6525                    		1'd1: begin
6526       1/1          			comb_array_muxed6 = mgmtsoc_dbus_dbus_cti;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6527                    		end
6528                    		default: begin
6529       1/1          			comb_array_muxed6 = dbg_uart_wishbone_cti;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
6530                    		end
6531                    	endcase
6532                    end
6533                    always @(*) begin
6534       1/1          	comb_array_muxed7 = 2'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6535       1/1          	case (grant)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6536                    		1'd0: begin
6537       1/1          			comb_array_muxed7 = mgmtsoc_ibus_ibus_bte;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6538                    		end
6539                    		1'd1: begin
6540       1/1          			comb_array_muxed7 = mgmtsoc_dbus_dbus_bte;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6541                    		end
6542                    		default: begin
6543       1/1          			comb_array_muxed7 = dbg_uart_wishbone_bte;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
6544                    		end
6545                    	endcase
6546                    end
6547                    always @(*) begin
6548       1/1          	sync_array_muxed = 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6549       1/1          	case (spi_master_mosi_sel)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6550                    		1'd0: begin
6551       1/1          			sync_array_muxed = spi_master_mosi_data[0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6552                    		end
6553                    		1'd1: begin
6554       1/1          			sync_array_muxed = spi_master_mosi_data[1];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6555                    		end
6556                    		2'd2: begin
6557       1/1          			sync_array_muxed = spi_master_mosi_data[2];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6558                    		end
6559                    		2'd3: begin
6560       1/1          			sync_array_muxed = spi_master_mosi_data[3];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6561                    		end
6562                    		3'd4: begin
6563       1/1          			sync_array_muxed = spi_master_mosi_data[4];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6564                    		end
6565                    		3'd5: begin
6566       1/1          			sync_array_muxed = spi_master_mosi_data[5];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6567                    		end
6568                    		3'd6: begin
6569       1/1          			sync_array_muxed = spi_master_mosi_data[6];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6570                    		end
6571                    		default: begin
6572       1/1          			sync_array_muxed = spi_master_mosi_data[7];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6573                    		end
6574                    	endcase
6575                    end
6576                    assign sdrio_clk = sys_clk;
6577                    assign sdrio_clk_1 = sys_clk;
6578                    assign sdrio_clk_2 = sys_clk;
6579                    assign sdrio_clk_3 = sys_clk;
6580                    assign uart_phy_rx_rx = multiregimpl0_regs1;
6581                    assign dbg_uart_rx_rx = multiregimpl1_regs1;
6582                    assign gpio_in_status = multiregimpl2_regs1;
6583                    always @(*) begin
6584       1/1          	la_in_status = 128'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6585       1/1          	la_in_status[0] = multiregimpl3_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6586       1/1          	la_in_status[1] = multiregimpl4_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6587       1/1          	la_in_status[2] = multiregimpl5_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6588       1/1          	la_in_status[3] = multiregimpl6_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6589       1/1          	la_in_status[4] = multiregimpl7_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6590       1/1          	la_in_status[5] = multiregimpl8_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6591       1/1          	la_in_status[6] = multiregimpl9_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6592       1/1          	la_in_status[7] = multiregimpl10_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6593       1/1          	la_in_status[8] = multiregimpl11_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6594       1/1          	la_in_status[9] = multiregimpl12_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6595       1/1          	la_in_status[10] = multiregimpl13_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6596       1/1          	la_in_status[11] = multiregimpl14_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6597       1/1          	la_in_status[12] = multiregimpl15_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6598       1/1          	la_in_status[13] = multiregimpl16_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6599       1/1          	la_in_status[14] = multiregimpl17_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6600       1/1          	la_in_status[15] = multiregimpl18_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6601       1/1          	la_in_status[16] = multiregimpl19_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6602       1/1          	la_in_status[17] = multiregimpl20_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6603       1/1          	la_in_status[18] = multiregimpl21_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6604       1/1          	la_in_status[19] = multiregimpl22_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6605       1/1          	la_in_status[20] = multiregimpl23_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6606       1/1          	la_in_status[21] = multiregimpl24_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6607       1/1          	la_in_status[22] = multiregimpl25_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6608       1/1          	la_in_status[23] = multiregimpl26_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6609       1/1          	la_in_status[24] = multiregimpl27_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6610       1/1          	la_in_status[25] = multiregimpl28_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6611       1/1          	la_in_status[26] = multiregimpl29_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6612       1/1          	la_in_status[27] = multiregimpl30_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6613       1/1          	la_in_status[28] = multiregimpl31_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6614       1/1          	la_in_status[29] = multiregimpl32_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6615       1/1          	la_in_status[30] = multiregimpl33_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6616       1/1          	la_in_status[31] = multiregimpl34_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6617       1/1          	la_in_status[32] = multiregimpl35_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6618       1/1          	la_in_status[33] = multiregimpl36_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6619       1/1          	la_in_status[34] = multiregimpl37_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6620       1/1          	la_in_status[35] = multiregimpl38_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6621       1/1          	la_in_status[36] = multiregimpl39_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6622       1/1          	la_in_status[37] = multiregimpl40_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6623       1/1          	la_in_status[38] = multiregimpl41_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6624       1/1          	la_in_status[39] = multiregimpl42_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6625       1/1          	la_in_status[40] = multiregimpl43_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6626       1/1          	la_in_status[41] = multiregimpl44_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6627       1/1          	la_in_status[42] = multiregimpl45_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6628       1/1          	la_in_status[43] = multiregimpl46_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6629       1/1          	la_in_status[44] = multiregimpl47_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6630       1/1          	la_in_status[45] = multiregimpl48_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6631       1/1          	la_in_status[46] = multiregimpl49_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6632       1/1          	la_in_status[47] = multiregimpl50_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6633       1/1          	la_in_status[48] = multiregimpl51_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6634       1/1          	la_in_status[49] = multiregimpl52_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6635       1/1          	la_in_status[50] = multiregimpl53_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6636       1/1          	la_in_status[51] = multiregimpl54_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6637       1/1          	la_in_status[52] = multiregimpl55_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6638       1/1          	la_in_status[53] = multiregimpl56_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6639       1/1          	la_in_status[54] = multiregimpl57_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6640       1/1          	la_in_status[55] = multiregimpl58_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6641       1/1          	la_in_status[56] = multiregimpl59_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6642       1/1          	la_in_status[57] = multiregimpl60_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6643       1/1          	la_in_status[58] = multiregimpl61_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6644       1/1          	la_in_status[59] = multiregimpl62_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6645       1/1          	la_in_status[60] = multiregimpl63_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6646       1/1          	la_in_status[61] = multiregimpl64_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6647       1/1          	la_in_status[62] = multiregimpl65_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6648       1/1          	la_in_status[63] = multiregimpl66_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6649       1/1          	la_in_status[64] = multiregimpl67_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6650       1/1          	la_in_status[65] = multiregimpl68_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6651       1/1          	la_in_status[66] = multiregimpl69_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6652       1/1          	la_in_status[67] = multiregimpl70_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6653       1/1          	la_in_status[68] = multiregimpl71_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6654       1/1          	la_in_status[69] = multiregimpl72_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6655       1/1          	la_in_status[70] = multiregimpl73_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6656       1/1          	la_in_status[71] = multiregimpl74_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6657       1/1          	la_in_status[72] = multiregimpl75_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6658       1/1          	la_in_status[73] = multiregimpl76_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6659       1/1          	la_in_status[74] = multiregimpl77_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6660       1/1          	la_in_status[75] = multiregimpl78_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6661       1/1          	la_in_status[76] = multiregimpl79_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6662       1/1          	la_in_status[77] = multiregimpl80_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6663       1/1          	la_in_status[78] = multiregimpl81_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6664       1/1          	la_in_status[79] = multiregimpl82_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6665       1/1          	la_in_status[80] = multiregimpl83_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6666       1/1          	la_in_status[81] = multiregimpl84_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6667       1/1          	la_in_status[82] = multiregimpl85_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6668       1/1          	la_in_status[83] = multiregimpl86_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6669       1/1          	la_in_status[84] = multiregimpl87_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6670       1/1          	la_in_status[85] = multiregimpl88_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6671       1/1          	la_in_status[86] = multiregimpl89_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6672       1/1          	la_in_status[87] = multiregimpl90_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6673       1/1          	la_in_status[88] = multiregimpl91_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6674       1/1          	la_in_status[89] = multiregimpl92_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6675       1/1          	la_in_status[90] = multiregimpl93_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6676       1/1          	la_in_status[91] = multiregimpl94_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6677       1/1          	la_in_status[92] = multiregimpl95_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6678       1/1          	la_in_status[93] = multiregimpl96_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6679       1/1          	la_in_status[94] = multiregimpl97_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6680       1/1          	la_in_status[95] = multiregimpl98_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6681       1/1          	la_in_status[96] = multiregimpl99_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6682       1/1          	la_in_status[97] = multiregimpl100_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6683       1/1          	la_in_status[98] = multiregimpl101_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6684       1/1          	la_in_status[99] = multiregimpl102_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6685       1/1          	la_in_status[100] = multiregimpl103_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6686       1/1          	la_in_status[101] = multiregimpl104_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6687       1/1          	la_in_status[102] = multiregimpl105_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6688       1/1          	la_in_status[103] = multiregimpl106_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6689       1/1          	la_in_status[104] = multiregimpl107_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6690       1/1          	la_in_status[105] = multiregimpl108_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6691       1/1          	la_in_status[106] = multiregimpl109_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6692       1/1          	la_in_status[107] = multiregimpl110_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6693       1/1          	la_in_status[108] = multiregimpl111_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6694       1/1          	la_in_status[109] = multiregimpl112_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6695       1/1          	la_in_status[110] = multiregimpl113_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6696       1/1          	la_in_status[111] = multiregimpl114_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6697       1/1          	la_in_status[112] = multiregimpl115_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6698       1/1          	la_in_status[113] = multiregimpl116_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6699       1/1          	la_in_status[114] = multiregimpl117_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6700       1/1          	la_in_status[115] = multiregimpl118_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6701       1/1          	la_in_status[116] = multiregimpl119_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6702       1/1          	la_in_status[117] = multiregimpl120_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6703       1/1          	la_in_status[118] = multiregimpl121_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6704       1/1          	la_in_status[119] = multiregimpl122_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6705       1/1          	la_in_status[120] = multiregimpl123_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6706       1/1          	la_in_status[121] = multiregimpl124_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6707       1/1          	la_in_status[122] = multiregimpl125_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6708       1/1          	la_in_status[123] = multiregimpl126_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6709       1/1          	la_in_status[124] = multiregimpl127_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6710       1/1          	la_in_status[125] = multiregimpl128_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6711       1/1          	la_in_status[126] = multiregimpl129_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6712       1/1          	la_in_status[127] = multiregimpl130_regs1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6713                    end
6714                    assign gpioin0_in_status = multiregimpl131_regs1;
6715                    assign gpioin1_in_status = multiregimpl132_regs1;
6716                    assign gpioin2_in_status = multiregimpl133_regs1;
6717                    assign gpioin3_in_status = multiregimpl134_regs1;
6718                    assign gpioin4_in_status = multiregimpl135_regs1;
6719                    assign gpioin5_in_status = multiregimpl136_regs1;
6720                    
6721                    always @(posedge por_clk) begin
6722       1/1          	int_rst &lt;= core_rst;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6723                    end
6724                    
6725                    always @(posedge sdrio_clk) begin
6726       1/1          	flash_clk &lt;= mgmtsoc_litespisdrphycore_clk;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6727       1/1          	flash_io0_oeb &lt;= (~mgmtsoc_litespisdrphycore_dq_oe);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6728       1/1          	flash_io0_do &lt;= mgmtsoc_litespisdrphycore_dq_o;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6729       1/1          	mgmtsoc_litespisdrphycore_dq_i[1] &lt;= flash_io1_di;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6730                    end
6731                    
6732                    always @(posedge sys_clk) begin
6733       1/1          	if ((mgmtsoc_bus_errors != 32'd4294967295)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6734       1/1          		if (mgmtsoc_bus_error) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6735       <font color = "red">0/1     ==>  			mgmtsoc_bus_errors &lt;= (mgmtsoc_bus_errors + 1'd1);</font>
6736                    		end
                        MISSING_ELSE
6737                    	end
                   <font color = "red">==>  MISSING_ELSE</font>
6738       1/1          	mgmtsoc_vexriscv_debug_bus_dat_r &lt;= mgmtsoc_vexriscv_o_rsp_data;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6739       1/1          	mgmtsoc_vexriscv_debug_reset &lt;= (mgmtsoc_vexriscv_reset_debug_logic | sys_rst);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6740       1/1          	if (((((mgmtsoc_vexriscv_debug_bus_stb &amp; mgmtsoc_vexriscv_debug_bus_cyc) &amp; (~mgmtsoc_vexriscv_transfer_in_progress)) &amp; (~mgmtsoc_vexriscv_transfer_complete)) &amp; (~mgmtsoc_vexriscv_transfer_wait_for_ack))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6741       <font color = "red">0/1     ==>  		mgmtsoc_vexriscv_i_cmd_payload_data &lt;= mgmtsoc_vexriscv_debug_bus_dat_w;</font>
6742       <font color = "red">0/1     ==>  		mgmtsoc_vexriscv_i_cmd_payload_address &lt;= ((mgmtsoc_vexriscv_debug_bus_adr[5:0] &lt;&lt;&lt; 2'd2) | 1'd0);</font>
6743       <font color = "red">0/1     ==>  		mgmtsoc_vexriscv_i_cmd_payload_wr &lt;= mgmtsoc_vexriscv_debug_bus_we;</font>
6744       <font color = "red">0/1     ==>  		mgmtsoc_vexriscv_i_cmd_valid &lt;= 1'd1;</font>
6745       <font color = "red">0/1     ==>  		mgmtsoc_vexriscv_transfer_in_progress &lt;= 1'd1;</font>
6746       <font color = "red">0/1     ==>  		mgmtsoc_vexriscv_transfer_complete &lt;= 1'd0;</font>
6747       <font color = "red">0/1     ==>  		mgmtsoc_vexriscv_debug_bus_ack &lt;= 1'd0;</font>
6748                    	end else begin
6749       1/1          		if (mgmtsoc_vexriscv_transfer_in_progress) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6750       <font color = "red">0/1     ==>  			if (mgmtsoc_vexriscv_o_cmd_ready) begin</font>
6751       <font color = "red">0/1     ==>  				mgmtsoc_vexriscv_i_cmd_valid &lt;= 1'd0;</font>
6752       <font color = "red">0/1     ==>  				mgmtsoc_vexriscv_i_cmd_payload_wr &lt;= 1'd0;</font>
6753       <font color = "red">0/1     ==>  				mgmtsoc_vexriscv_transfer_complete &lt;= 1'd1;</font>
6754       <font color = "red">0/1     ==>  				mgmtsoc_vexriscv_transfer_in_progress &lt;= 1'd0;</font>
6755                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
6756                    		end else begin
6757       1/1          			if (mgmtsoc_vexriscv_transfer_complete) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6758       <font color = "red">0/1     ==>  				mgmtsoc_vexriscv_transfer_complete &lt;= 1'd0;</font>
6759       <font color = "red">0/1     ==>  				mgmtsoc_vexriscv_debug_bus_ack &lt;= 1'd1;</font>
6760       <font color = "red">0/1     ==>  				mgmtsoc_vexriscv_transfer_wait_for_ack &lt;= 1'd1;</font>
6761                    			end else begin
6762       1/1          				if ((mgmtsoc_vexriscv_transfer_wait_for_ack &amp; (~(mgmtsoc_vexriscv_debug_bus_stb &amp; mgmtsoc_vexriscv_debug_bus_cyc)))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6763       <font color = "red">0/1     ==>  					mgmtsoc_vexriscv_transfer_wait_for_ack &lt;= 1'd0;</font>
6764       <font color = "red">0/1     ==>  					mgmtsoc_vexriscv_debug_bus_ack &lt;= 1'd0;</font>
6765                    				end
                        MISSING_ELSE
6766                    			end
6767                    		end
6768                    	end
6769       1/1          	if (mgmtsoc_vexriscv_o_resetOut) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6770       <font color = "red">0/1     ==>  		if ((mgmtsoc_ibus_ibus_cyc &amp; mgmtsoc_ibus_ibus_stb)) begin</font>
6771       <font color = "red">0/1     ==>  			mgmtsoc_vexriscv_ibus_err &lt;= 1'd1;</font>
6772                    		end else begin
6773       <font color = "red">0/1     ==>  			mgmtsoc_vexriscv_ibus_err &lt;= 1'd0;</font>
6774                    		end
6775       <font color = "red">0/1     ==>  		if ((mgmtsoc_dbus_dbus_cyc &amp; mgmtsoc_dbus_dbus_stb)) begin</font>
6776       <font color = "red">0/1     ==>  			mgmtsoc_vexriscv_dbus_err &lt;= 1'd1;</font>
6777                    		end else begin
6778       <font color = "red">0/1     ==>  			mgmtsoc_vexriscv_dbus_err &lt;= 1'd0;</font>
6779                    		end
6780       <font color = "red">0/1     ==>  		mgmtsoc_vexriscv_reset_debug_logic &lt;= 1'd1;</font>
6781                    	end else begin
6782       1/1          		mgmtsoc_vexriscv_reset_debug_logic &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6783                    	end
6784       1/1          	if (mgmtsoc_en_storage) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6785       1/1          		if ((mgmtsoc_value == 1'd0)) begin
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;<span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
6786       1/1          			mgmtsoc_value &lt;= mgmtsoc_reload_storage;
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;<span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
6787                    		end else begin
6788       1/1          			mgmtsoc_value &lt;= (mgmtsoc_value - 1'd1);
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;<span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
6789                    		end
6790                    	end else begin
6791       1/1          		mgmtsoc_value &lt;= mgmtsoc_load_storage;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6792                    	end
6793       1/1          	if (mgmtsoc_update_value_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6794       1/1          		mgmtsoc_value_status &lt;= mgmtsoc_value;
           Tests:       <span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
6795                    	end
                        MISSING_ELSE
6796       1/1          	if (mgmtsoc_zero_clear) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6797       1/1          		mgmtsoc_zero_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;
6798                    	end
                        MISSING_ELSE
6799       1/1          	mgmtsoc_zero_trigger_d &lt;= mgmtsoc_zero_trigger;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6800       1/1          	if ((mgmtsoc_zero_trigger &amp; (~mgmtsoc_zero_trigger_d))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6801       1/1          		mgmtsoc_zero_pending &lt;= 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6802                    	end
                        MISSING_ELSE
6803       1/1          	dff_bus_ack &lt;= ((dff_bus_stb &amp; dff_bus_cyc) &amp; (~dff_bus_ack));
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6804       1/1          	dff2_bus_ack &lt;= ((dff2_bus_stb &amp; dff2_bus_cyc) &amp; (~dff2_bus_ack));
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6805       1/1          	if (mgmtsoc_litespisdrphycore_sr_out_load) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6806       1/1          		mgmtsoc_litespisdrphycore_sr_out &lt;= (mgmtsoc_litespisdrphycore_sink_payload_data &lt;&lt;&lt; (6'd32 - mgmtsoc_litespisdrphycore_sink_payload_len));
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6807                    	end
                        MISSING_ELSE
6808       1/1          	if (mgmtsoc_litespisdrphycore_sr_out_shift) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6809       1/1          		case (mgmtsoc_litespisdrphycore_sink_payload_width)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6810                    			1'd1: begin
6811       1/1          				mgmtsoc_litespisdrphycore_sr_out &lt;= {mgmtsoc_litespisdrphycore_sr_out, mgmtsoc_litespisdrphycore0};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6812                    			end
6813                    			2'd2: begin
6814       <font color = "red">0/1     ==>  				mgmtsoc_litespisdrphycore_sr_out &lt;= {mgmtsoc_litespisdrphycore_sr_out, mgmtsoc_litespisdrphycore1};</font>
6815                    			end
6816                    			3'd4: begin
6817       <font color = "red">0/1     ==>  				mgmtsoc_litespisdrphycore_sr_out &lt;= {mgmtsoc_litespisdrphycore_sr_out, mgmtsoc_litespisdrphycore2};</font>
6818                    			end
6819                    			4'd8: begin
6820       <font color = "red">0/1     ==>  				mgmtsoc_litespisdrphycore_sr_out &lt;= {mgmtsoc_litespisdrphycore_sr_out, mgmtsoc_litespisdrphycore3};</font>
6821                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
6822                    		endcase
6823                    	end
                        MISSING_ELSE
6824       1/1          	if (mgmtsoc_litespisdrphycore_sr_in_shift) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6825       1/1          		case (mgmtsoc_litespisdrphycore_sink_payload_width)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6826                    			1'd1: begin
6827       1/1          				mgmtsoc_litespisdrphycore_sr_in &lt;= {mgmtsoc_litespisdrphycore_sr_in, mgmtsoc_litespisdrphycore_dq_i[1]};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6828                    			end
6829                    			2'd2: begin
6830       <font color = "red">0/1     ==>  				mgmtsoc_litespisdrphycore_sr_in &lt;= {mgmtsoc_litespisdrphycore_sr_in, mgmtsoc_litespisdrphycore_dq_i[1:0]};</font>
6831                    			end
6832                    			3'd4: begin
6833       <font color = "red">0/1     ==>  				mgmtsoc_litespisdrphycore_sr_in &lt;= {mgmtsoc_litespisdrphycore_sr_in, mgmtsoc_litespisdrphycore_dq_i[1:0]};</font>
6834                    			end
6835                    			4'd8: begin
6836       <font color = "red">0/1     ==>  				mgmtsoc_litespisdrphycore_sr_in &lt;= {mgmtsoc_litespisdrphycore_sr_in, mgmtsoc_litespisdrphycore_dq_i[1:0]};</font>
6837                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
6838                    		endcase
6839                    	end
                        MISSING_ELSE
6840       1/1          	mgmtsoc_litespisdrphycore_posedge_reg &lt;= mgmtsoc_litespisdrphycore_posedge;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6841       1/1          	mgmtsoc_litespisdrphycore_posedge_reg2 &lt;= mgmtsoc_litespisdrphycore_posedge_reg;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6842       1/1          	if ((mgmtsoc_litespisdrphycore_en | mgmtsoc_litespisdrphycore_en_int)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6843       1/1          		if ((mgmtsoc_litespisdrphycore_cnt &lt; mgmtsoc_litespisdrphycore_div)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6844       1/1          			mgmtsoc_litespisdrphycore_cnt &lt;= (mgmtsoc_litespisdrphycore_cnt + 1'd1);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6845                    		end else begin
6846       1/1          			mgmtsoc_litespisdrphycore_cnt &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6847       1/1          			mgmtsoc_litespisdrphycore_clk &lt;= (~mgmtsoc_litespisdrphycore_clk);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6848                    		end
6849                    	end else begin
6850       1/1          		mgmtsoc_litespisdrphycore_clk &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6851       1/1          		mgmtsoc_litespisdrphycore_cnt &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6852                    	end
6853       1/1          	if (mgmtsoc_litespisdrphycore_wait) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6854       1/1          		if ((~mgmtsoc_litespisdrphycore_done)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6855       1/1          			mgmtsoc_litespisdrphycore_count &lt;= (mgmtsoc_litespisdrphycore_count - 1'd1);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6856                    		end
                        MISSING_ELSE
6857                    	end else begin
6858       1/1          		mgmtsoc_litespisdrphycore_count &lt;= 4'd11;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6859                    	end
6860       1/1          	litespiphy_state &lt;= litespiphy_next_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6861       1/1          	if (mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6862       1/1          		mgmtsoc_litespisdrphycore_sr_cnt &lt;= mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6863                    	end
                        MISSING_ELSE
6864       1/1          	case (litespi_grant)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6865                    		1'd0: begin
6866       1/1          			if ((~litespi_request[0])) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6867       1/1          				if (litespi_request[1]) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6868       <font color = "red">0/1     ==>  					litespi_grant &lt;= 1'd1;</font>
6869                    				end
                        MISSING_ELSE
6870                    			end
                        MISSING_ELSE
6871                    		end
6872                    		1'd1: begin
6873       <font color = "red">0/1     ==>  			if ((~litespi_request[1])) begin</font>
6874       <font color = "red">0/1     ==>  				if (litespi_request[0]) begin</font>
6875       <font color = "red">0/1     ==>  					litespi_grant &lt;= 1'd0;</font>
6876                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6877                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
6878                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
6879                    	endcase
6880       1/1          	if (mgmtsoc_litespimmap_wait) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6881       1/1          		if ((~mgmtsoc_litespimmap_done)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6882       1/1          			mgmtsoc_litespimmap_count &lt;= (mgmtsoc_litespimmap_count - 1'd1);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6883                    		end
                        MISSING_ELSE
6884                    	end else begin
6885       1/1          		mgmtsoc_litespimmap_count &lt;= 9'd256;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6886                    	end
6887       1/1          	litespi_state &lt;= litespi_next_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6888       1/1          	if (mgmtsoc_litespimmap_burst_cs_litespi_next_value_ce0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6889       1/1          		mgmtsoc_litespimmap_burst_cs &lt;= mgmtsoc_litespimmap_burst_cs_litespi_next_value0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6890                    	end
                        MISSING_ELSE
6891       1/1          	if (mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6892       1/1          		mgmtsoc_litespimmap_burst_adr &lt;= mgmtsoc_litespimmap_burst_adr_litespi_next_value1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6893                    	end
                        MISSING_ELSE
6894       1/1          	if (((~mgmtsoc_master_tx_fifo_source_valid) | mgmtsoc_master_tx_fifo_source_ready)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6895       1/1          		mgmtsoc_master_tx_fifo_source_valid &lt;= mgmtsoc_master_tx_fifo_sink_valid;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6896       1/1          		mgmtsoc_master_tx_fifo_source_first &lt;= mgmtsoc_master_tx_fifo_sink_first;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6897       1/1          		mgmtsoc_master_tx_fifo_source_last &lt;= mgmtsoc_master_tx_fifo_sink_last;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6898       1/1          		mgmtsoc_master_tx_fifo_source_payload_data &lt;= mgmtsoc_master_tx_fifo_sink_payload_data;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6899       1/1          		mgmtsoc_master_tx_fifo_source_payload_len &lt;= mgmtsoc_master_tx_fifo_sink_payload_len;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6900       1/1          		mgmtsoc_master_tx_fifo_source_payload_width &lt;= mgmtsoc_master_tx_fifo_sink_payload_width;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6901       1/1          		mgmtsoc_master_tx_fifo_source_payload_mask &lt;= mgmtsoc_master_tx_fifo_sink_payload_mask;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6902                    	end
                   <font color = "red">==>  MISSING_ELSE</font>
6903       1/1          	if (((~mgmtsoc_master_rx_fifo_source_valid) | mgmtsoc_master_rx_fifo_source_ready)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6904       1/1          		mgmtsoc_master_rx_fifo_source_valid &lt;= mgmtsoc_master_rx_fifo_sink_valid;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6905       1/1          		mgmtsoc_master_rx_fifo_source_first &lt;= mgmtsoc_master_rx_fifo_sink_first;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6906       1/1          		mgmtsoc_master_rx_fifo_source_last &lt;= mgmtsoc_master_rx_fifo_sink_last;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6907       1/1          		mgmtsoc_master_rx_fifo_source_payload_data &lt;= mgmtsoc_master_rx_fifo_sink_payload_data;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6908                    	end
                   <font color = "red">==>  MISSING_ELSE</font>
6909       1/1          	spi_master_clk_divider1 &lt;= (spi_master_clk_divider1 + 1'd1);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6910       1/1          	if (spi_master_clk_rise) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6911       1/1          		spi_clk &lt;= spi_master_clk_enable;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6912                    	end else begin
6913       1/1          		if (spi_master_clk_fall) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6914       1/1          			spi_master_clk_divider1 &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6915       1/1          			spi_clk &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6916                    		end
                        MISSING_ELSE
6917                    	end
6918       1/1          	spi_cs_n &lt;= (~(spi_master_cs &amp; (spi_master_xfer_enable | (spi_master_cs_mode == 1'd1))));
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6919       1/1          	if (spi_master_mosi_latch) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6920       1/1          		spi_master_mosi_data &lt;= spi_master_mosi;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
6921       1/1          		spi_master_mosi_sel &lt;= 3'd7;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
6922                    	end else begin
6923       1/1          		if (spi_master_clk_fall) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6924       1/1          			if (spi_master_xfer_enable) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6925       1/1          				spi_mosi &lt;= sync_array_muxed;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
6926                    			end
                        MISSING_ELSE
6927       1/1          			spi_master_mosi_sel &lt;= (spi_master_mosi_sel - 1'd1);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6928                    		end
                        MISSING_ELSE
6929                    	end
6930       1/1          	if (spi_master_clk_rise) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6931       1/1          		if (spi_master_loopback) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6932       <font color = "red">0/1     ==>  			spi_master_miso_data &lt;= {spi_master_miso_data, spi_mosi};</font>
6933                    		end else begin
6934       1/1          			spi_master_miso_data &lt;= {spi_master_miso_data, spi_miso};
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6935                    		end
6936                    	end
                        MISSING_ELSE
6937       1/1          	if (spi_master_miso_latch) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6938       1/1          		spi_master_miso &lt;= spi_master_miso_data;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
6939                    	end
                        MISSING_ELSE
6940       1/1          	spimaster_state &lt;= spimaster_next_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6941       1/1          	if (spi_master_count_spimaster_next_value_ce) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6942       1/1          		spi_master_count &lt;= spi_master_count_spimaster_next_value;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
6943                    	end
                        MISSING_ELSE
6944       1/1          	{uart_phy_tx_tick, uart_phy_tx_phase} &lt;= 22'd4123168;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6945       1/1          	if (uart_phy_tx_enable) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6946       1/1          		{uart_phy_tx_tick, uart_phy_tx_phase} &lt;= (uart_phy_tx_phase + 22'd4123168);
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
6947                    	end
                        MISSING_ELSE
6948       1/1          	rs232phy_rs232phytx_state &lt;= rs232phy_rs232phytx_next_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6949       1/1          	if (uart_phy_tx_count_rs232phy_rs232phytx_next_value_ce0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6950       1/1          		uart_phy_tx_count &lt;= uart_phy_tx_count_rs232phy_rs232phytx_next_value0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6951                    	end
                        MISSING_ELSE
6952       1/1          	if (sys_uart_tx_rs232phy_rs232phytx_next_value_ce1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6953       1/1          		sys_uart_tx &lt;= sys_uart_tx_rs232phy_rs232phytx_next_value1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6954                    	end
                        MISSING_ELSE
6955       1/1          	if (uart_phy_tx_data_rs232phy_rs232phytx_next_value_ce2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6956       1/1          		uart_phy_tx_data &lt;= uart_phy_tx_data_rs232phy_rs232phytx_next_value2;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
6957                    	end
                        MISSING_ELSE
6958       1/1          	uart_phy_rx_rx_d &lt;= uart_phy_rx_rx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6959       1/1          	{uart_phy_rx_tick, uart_phy_rx_phase} &lt;= 32'd2147483648;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6960       1/1          	if (uart_phy_rx_enable) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6961       1/1          		{uart_phy_rx_tick, uart_phy_rx_phase} &lt;= (uart_phy_rx_phase + 22'd4123168);
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
6962                    	end
                        MISSING_ELSE
6963       1/1          	rs232phy_rs232phyrx_state &lt;= rs232phy_rs232phyrx_next_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6964       1/1          	if (uart_phy_rx_count_rs232phy_rs232phyrx_next_value_ce0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6965       1/1          		uart_phy_rx_count &lt;= uart_phy_rx_count_rs232phy_rs232phyrx_next_value0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6966                    	end
                        MISSING_ELSE
6967       1/1          	if (uart_phy_rx_data_rs232phy_rs232phyrx_next_value_ce1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6968       1/1          		uart_phy_rx_data &lt;= uart_phy_rx_data_rs232phy_rs232phyrx_next_value1;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
6969                    	end
                        MISSING_ELSE
6970       1/1          	if (uart_tx_clear) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6971       1/1          		uart_tx_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/IRQ_uart_rx">T43</span>&nbsp;<span title = "compilation/simv/IRQ_uart">T44</span>&nbsp;
6972                    	end
                        MISSING_ELSE
6973       1/1          	uart_tx_trigger_d &lt;= uart_tx_trigger;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6974       1/1          	if ((uart_tx_trigger &amp; (~uart_tx_trigger_d))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6975       1/1          		uart_tx_pending &lt;= 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6976                    	end
                        MISSING_ELSE
6977       1/1          	if (uart_rx_clear) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6978       1/1          		uart_rx_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
6979                    	end
                        MISSING_ELSE
6980       1/1          	uart_rx_trigger_d &lt;= uart_rx_trigger;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6981       1/1          	if ((uart_rx_trigger &amp; (~uart_rx_trigger_d))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6982       1/1          		uart_rx_pending &lt;= 1'd1;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
6983                    	end
                        MISSING_ELSE
6984       1/1          	if (uart_tx_fifo_syncfifo_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6985       1/1          		uart_tx_fifo_readable &lt;= 1'd1;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
6986                    	end else begin
6987       1/1          		if (uart_tx_fifo_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6988       1/1          			uart_tx_fifo_readable &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/IRQ_uart">T44</span>&nbsp;
6989                    		end
                        MISSING_ELSE
6990                    	end
6991       1/1          	if (((uart_tx_fifo_syncfifo_we &amp; uart_tx_fifo_syncfifo_writable) &amp; (~uart_tx_fifo_replace))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6992       1/1          		uart_tx_fifo_produce &lt;= (uart_tx_fifo_produce + 1'd1);
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
6993                    	end
                        MISSING_ELSE
6994       1/1          	if (uart_tx_fifo_do_read) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6995       1/1          		uart_tx_fifo_consume &lt;= (uart_tx_fifo_consume + 1'd1);
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
6996                    	end
                        MISSING_ELSE
6997       1/1          	if (((uart_tx_fifo_syncfifo_we &amp; uart_tx_fifo_syncfifo_writable) &amp; (~uart_tx_fifo_replace))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
6998       1/1          		if ((~uart_tx_fifo_do_read)) begin
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
6999       1/1          			uart_tx_fifo_level0 &lt;= (uart_tx_fifo_level0 + 1'd1);
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
7000                    		end
                   <font color = "red">==>  MISSING_ELSE</font>
7001                    	end else begin
7002       1/1          		if (uart_tx_fifo_do_read) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7003       1/1          			uart_tx_fifo_level0 &lt;= (uart_tx_fifo_level0 - 1'd1);
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
7004                    		end
                        MISSING_ELSE
7005                    	end
7006       1/1          	if (uart_rx_fifo_syncfifo_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7007       1/1          		uart_rx_fifo_readable &lt;= 1'd1;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
7008                    	end else begin
7009       1/1          		if (uart_rx_fifo_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7010       1/1          			uart_rx_fifo_readable &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
7011                    		end
                        MISSING_ELSE
7012                    	end
7013       1/1          	if (((uart_rx_fifo_syncfifo_we &amp; uart_rx_fifo_syncfifo_writable) &amp; (~uart_rx_fifo_replace))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7014       1/1          		uart_rx_fifo_produce &lt;= (uart_rx_fifo_produce + 1'd1);
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
7015                    	end
                        MISSING_ELSE
7016       1/1          	if (uart_rx_fifo_do_read) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7017       1/1          		uart_rx_fifo_consume &lt;= (uart_rx_fifo_consume + 1'd1);
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
7018                    	end
                        MISSING_ELSE
7019       1/1          	if (((uart_rx_fifo_syncfifo_we &amp; uart_rx_fifo_syncfifo_writable) &amp; (~uart_rx_fifo_replace))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7020       1/1          		if ((~uart_rx_fifo_do_read)) begin
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
7021       1/1          			uart_rx_fifo_level0 &lt;= (uart_rx_fifo_level0 + 1'd1);
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
7022                    		end
                   <font color = "red">==>  MISSING_ELSE</font>
7023                    	end else begin
7024       1/1          		if (uart_rx_fifo_do_read) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7025       1/1          			uart_rx_fifo_level0 &lt;= (uart_rx_fifo_level0 - 1'd1);
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
7026                    		end
                        MISSING_ELSE
7027                    	end
7028       1/1          	{dbg_uart_tx_tick, dbg_uart_tx_phase} &lt;= 26'd49478023;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7029       1/1          	if (dbg_uart_tx_enable) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7030       1/1          		{dbg_uart_tx_tick, dbg_uart_tx_phase} &lt;= (dbg_uart_tx_phase + 26'd49478023);
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7031                    	end
                        MISSING_ELSE
7032       1/1          	uartwishbonebridge_rs232phytx_state &lt;= uartwishbonebridge_rs232phytx_next_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7033       1/1          	if (dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value_ce0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7034       1/1          		dbg_uart_tx_count &lt;= dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7035                    	end
                        MISSING_ELSE
7036       1/1          	if (dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value_ce1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7037       1/1          		dbg_uart_dbg_uart_tx &lt;= dbg_uart_dbg_uart_tx_uartwishbonebridge_rs232phytx_next_value1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7038                    	end
                        MISSING_ELSE
7039       1/1          	if (dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value_ce2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7040       1/1          		dbg_uart_tx_data &lt;= dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7041                    	end
                        MISSING_ELSE
7042       1/1          	dbg_uart_rx_rx_d &lt;= dbg_uart_rx_rx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7043       1/1          	{dbg_uart_rx_tick, dbg_uart_rx_phase} &lt;= 32'd2147483648;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7044       1/1          	if (dbg_uart_rx_enable) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7045       1/1          		{dbg_uart_rx_tick, dbg_uart_rx_phase} &lt;= (dbg_uart_rx_phase + 26'd49478023);
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7046                    	end
                        MISSING_ELSE
7047       1/1          	uartwishbonebridge_rs232phyrx_state &lt;= uartwishbonebridge_rs232phyrx_next_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7048       1/1          	if (dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value_ce0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7049       1/1          		dbg_uart_rx_count &lt;= dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7050                    	end
                        MISSING_ELSE
7051       1/1          	if (dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value_ce1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7052       1/1          		dbg_uart_rx_data &lt;= dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7053                    	end
                        MISSING_ELSE
7054       1/1          	uartwishbonebridge_state &lt;= uartwishbonebridge_next_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7055       1/1          	if (dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7056       1/1          		dbg_uart_bytes_count &lt;= dbg_uart_bytes_count_uartwishbonebridge_next_value0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7057                    	end
                        MISSING_ELSE
7058       1/1          	if (dbg_uart_words_count_uartwishbonebridge_next_value_ce1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7059       1/1          		dbg_uart_words_count &lt;= dbg_uart_words_count_uartwishbonebridge_next_value1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7060                    	end
                        MISSING_ELSE
7061       1/1          	if (dbg_uart_cmd_uartwishbonebridge_next_value_ce2) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7062       1/1          		dbg_uart_cmd &lt;= dbg_uart_cmd_uartwishbonebridge_next_value2;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7063                    	end
                        MISSING_ELSE
7064       1/1          	if (dbg_uart_length_uartwishbonebridge_next_value_ce3) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7065       1/1          		dbg_uart_length &lt;= dbg_uart_length_uartwishbonebridge_next_value3;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7066                    	end
                        MISSING_ELSE
7067       1/1          	if (dbg_uart_address_uartwishbonebridge_next_value_ce4) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7068       1/1          		dbg_uart_address &lt;= dbg_uart_address_uartwishbonebridge_next_value4;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7069                    	end
                        MISSING_ELSE
7070       1/1          	if (dbg_uart_incr_uartwishbonebridge_next_value_ce5) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7071       1/1          		dbg_uart_incr &lt;= dbg_uart_incr_uartwishbonebridge_next_value5;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7072                    	end
                        MISSING_ELSE
7073       1/1          	if (dbg_uart_data_uartwishbonebridge_next_value_ce6) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7074       1/1          		dbg_uart_data &lt;= dbg_uart_data_uartwishbonebridge_next_value6;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7075                    	end
                        MISSING_ELSE
7076       1/1          	if (dbg_uart_reset) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7077       <font color = "red">0/1     ==>  		dbg_uart_incr &lt;= 1'd0;</font>
7078       <font color = "red">0/1     ==>  		uartwishbonebridge_state &lt;= 3'd0;</font>
7079                    	end
                        MISSING_ELSE
7080       1/1          	if (dbg_uart_wait) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7081       1/1          		if ((~dbg_uart_done)) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7082       1/1          			dbg_uart_count &lt;= (dbg_uart_count - 1'd1);
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7083                    		end
                   <font color = "red">==>  MISSING_ELSE</font>
7084                    	end else begin
7085       1/1          		dbg_uart_count &lt;= 20'd1000000;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7086                    	end
7087       1/1          	gpioin0_gpioin0_in_pads_n_d &lt;= gpioin0_in_status;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7088       1/1          	if (gpioin0_gpioin0_clear) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7089       1/1          		gpioin0_gpioin0_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;
7090                    	end
                        MISSING_ELSE
7091       1/1          	gpioin0_gpioin0_trigger_d &lt;= gpioin0_gpioin0_trigger;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7092       1/1          	if ((gpioin0_gpioin0_trigger &amp; (~gpioin0_gpioin0_trigger_d))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7093       1/1          		gpioin0_gpioin0_pending &lt;= 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;
7094                    	end
                        MISSING_ELSE
7095       1/1          	gpioin1_gpioin1_in_pads_n_d &lt;= gpioin1_in_status;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7096       1/1          	if (gpioin1_gpioin1_clear) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7097       1/1          		gpioin1_gpioin1_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user1_irq">T50</span>&nbsp;
7098                    	end
                        MISSING_ELSE
7099       1/1          	gpioin1_gpioin1_trigger_d &lt;= gpioin1_gpioin1_trigger;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7100       1/1          	if ((gpioin1_gpioin1_trigger &amp; (~gpioin1_gpioin1_trigger_d))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7101       1/1          		gpioin1_gpioin1_pending &lt;= 1'd1;
           Tests:       <span title = "compilation/simv/user1_irq">T50</span>&nbsp;
7102                    	end
                        MISSING_ELSE
7103       1/1          	gpioin2_gpioin2_in_pads_n_d &lt;= gpioin2_in_status;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7104       1/1          	if (gpioin2_gpioin2_clear) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7105       1/1          		gpioin2_gpioin2_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user2_irq">T51</span>&nbsp;
7106                    	end
                        MISSING_ELSE
7107       1/1          	gpioin2_gpioin2_trigger_d &lt;= gpioin2_gpioin2_trigger;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7108       1/1          	if ((gpioin2_gpioin2_trigger &amp; (~gpioin2_gpioin2_trigger_d))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7109       1/1          		gpioin2_gpioin2_pending &lt;= 1'd1;
           Tests:       <span title = "compilation/simv/user2_irq">T51</span>&nbsp;
7110                    	end
                        MISSING_ELSE
7111       1/1          	gpioin3_gpioin3_in_pads_n_d &lt;= gpioin3_in_status;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7112       1/1          	if (gpioin3_gpioin3_clear) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7113       1/1          		gpioin3_gpioin3_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/IRQ_spi">T52</span>&nbsp;
7114                    	end
                        MISSING_ELSE
7115       1/1          	gpioin3_gpioin3_trigger_d &lt;= gpioin3_gpioin3_trigger;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7116       1/1          	if ((gpioin3_gpioin3_trigger &amp; (~gpioin3_gpioin3_trigger_d))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7117       1/1          		gpioin3_gpioin3_pending &lt;= 1'd1;
           Tests:       <span title = "compilation/simv/IRQ_spi">T52</span>&nbsp;<span title = "compilation/simv/hk_regs_wr_wb_cpu">T53</span>&nbsp;
7118                    	end
                        MISSING_ELSE
7119       1/1          	gpioin4_gpioin4_in_pads_n_d &lt;= gpioin4_in_status;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7120       1/1          	if (gpioin4_gpioin4_clear) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7121       1/1          		gpioin4_gpioin4_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/IRQ_external">T25</span>&nbsp;
7122                    	end
                        MISSING_ELSE
7123       1/1          	gpioin4_gpioin4_trigger_d &lt;= gpioin4_gpioin4_trigger;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7124       1/1          	if ((gpioin4_gpioin4_trigger &amp; (~gpioin4_gpioin4_trigger_d))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7125       1/1          		gpioin4_gpioin4_pending &lt;= 1'd1;
           Tests:       <span title = "compilation/simv/IRQ_external">T25</span>&nbsp;
7126                    	end
                        MISSING_ELSE
7127       1/1          	gpioin5_gpioin5_in_pads_n_d &lt;= gpioin5_in_status;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7128       1/1          	if (gpioin5_gpioin5_clear) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7129       1/1          		gpioin5_gpioin5_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
7130                    	end
                        MISSING_ELSE
7131       1/1          	gpioin5_gpioin5_trigger_d &lt;= gpioin5_gpioin5_trigger;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7132       1/1          	if ((gpioin5_gpioin5_trigger &amp; (~gpioin5_gpioin5_trigger_d))) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7133       1/1          		gpioin5_gpioin5_pending &lt;= 1'd1;
           Tests:       <span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
7134                    	end
                        MISSING_ELSE
7135       1/1          	state &lt;= next_state;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7136       1/1          	case (grant)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7137                    		1'd0: begin
7138       1/1          			if ((~request[0])) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7139       1/1          				if (request[1]) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7140       1/1          					grant &lt;= 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7141                    				end else begin
7142       1/1          					if (request[2]) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7143       <font color = "red">0/1     ==>  						grant &lt;= 2'd2;</font>
7144                    					end
                        MISSING_ELSE
7145                    				end
7146                    			end
                        MISSING_ELSE
7147                    		end
7148                    		1'd1: begin
7149       1/1          			if ((~request[1])) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7150       1/1          				if (request[2]) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7151       1/1          					grant &lt;= 2'd2;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7152                    				end else begin
7153       1/1          					if (request[0]) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7154       1/1          						grant &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7155                    					end
                        MISSING_ELSE
7156                    				end
7157                    			end
                        MISSING_ELSE
7158                    		end
7159                    		2'd2: begin
7160       1/1          			if ((~request[2])) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7161       1/1          				if (request[0]) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7162       <font color = "red">0/1     ==>  					grant &lt;= 1'd0;</font>
7163                    				end else begin
7164       1/1          					if (request[1]) begin
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7165       1/1          						grant &lt;= 1'd1;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7166                    					end
                        MISSING_ELSE
7167                    				end
7168                    			end
                        MISSING_ELSE
7169                    		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7170                    	endcase
7171       1/1          	slave_sel_r &lt;= slave_sel;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7172       1/1          	if (wait_1) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7173       1/1          		if ((~done)) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7174       1/1          			count &lt;= (count - 1'd1);
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7175                    		end
                   <font color = "red">==>  MISSING_ELSE</font>
7176                    	end else begin
7177       1/1          		count &lt;= 20'd1000000;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7178                    	end
7179       1/1          	interface0_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7180       1/1          	if (csrbank0_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7181       1/1          		case (interface0_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7182                    			1'd0: begin
7183       1/1          				interface0_bank_bus_dat_r &lt;= csrbank0_reset0_w;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7184                    			end
7185                    			1'd1: begin
7186       <font color = "red">0/1     ==>  				interface0_bank_bus_dat_r &lt;= csrbank0_scratch0_w;</font>
7187                    			end
7188                    			2'd2: begin
7189       <font color = "red">0/1     ==>  				interface0_bank_bus_dat_r &lt;= csrbank0_bus_errors_w;</font>
7190                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7191                    		endcase
7192                    	end
                        MISSING_ELSE
7193       1/1          	if (csrbank0_reset0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7194       <font color = "red">0/1     ==>  		mgmtsoc_reset_storage[1:0] &lt;= csrbank0_reset0_r;</font>
7195                    	end
                        MISSING_ELSE
7196       1/1          	mgmtsoc_reset_re &lt;= csrbank0_reset0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7197       1/1          	if (csrbank0_scratch0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7198       <font color = "red">0/1     ==>  		mgmtsoc_scratch_storage[31:0] &lt;= csrbank0_scratch0_r;</font>
7199                    	end
                        MISSING_ELSE
7200       1/1          	mgmtsoc_scratch_re &lt;= csrbank0_scratch0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7201       1/1          	mgmtsoc_bus_errors_re &lt;= csrbank0_bus_errors_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7202       1/1          	interface1_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7203       1/1          	if (csrbank1_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7204       1/1          		case (interface1_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7205                    			1'd0: begin
7206       1/1          				interface1_bank_bus_dat_r &lt;= csrbank1_out0_w;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7207                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7208                    		endcase
7209                    	end
                        MISSING_ELSE
7210       1/1          	if (csrbank1_out0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7211       1/1          		debug_mode_storage &lt;= csrbank1_out0_r;
           Tests:       <span title = "compilation/simv/debug">T30</span>&nbsp;
7212                    	end
                        MISSING_ELSE
7213       1/1          	debug_mode_re &lt;= csrbank1_out0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7214       1/1          	interface2_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7215       1/1          	if (csrbank2_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7216       <font color = "red">0/1     ==>  		case (interface2_bank_bus_adr[8:0])</font>
7217                    			1'd0: begin
7218       <font color = "red">0/1     ==>  				interface2_bank_bus_dat_r &lt;= csrbank2_out0_w;</font>
7219                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7220                    		endcase
7221                    	end
                        MISSING_ELSE
7222       1/1          	if (csrbank2_out0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7223       <font color = "red">0/1     ==>  		debug_oeb_storage &lt;= csrbank2_out0_r;</font>
7224                    	end
                        MISSING_ELSE
7225       1/1          	debug_oeb_re &lt;= csrbank2_out0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7226       1/1          	interface3_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7227       1/1          	if (csrbank3_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7228       <font color = "red">0/1     ==>  		case (interface3_bank_bus_adr[8:0])</font>
7229                    			1'd0: begin
7230       <font color = "red">0/1     ==>  				interface3_bank_bus_dat_r &lt;= csrbank3_mmap_dummy_bits0_w;</font>
7231                    			end
7232                    			1'd1: begin
7233       <font color = "red">0/1     ==>  				interface3_bank_bus_dat_r &lt;= csrbank3_master_cs0_w;</font>
7234                    			end
7235                    			2'd2: begin
7236       <font color = "red">0/1     ==>  				interface3_bank_bus_dat_r &lt;= csrbank3_master_phyconfig0_w;</font>
7237                    			end
7238                    			2'd3: begin
7239       <font color = "red">0/1     ==>  				interface3_bank_bus_dat_r &lt;= mgmtsoc_master_rxtx_w;</font>
7240                    			end
7241                    			3'd4: begin
7242       <font color = "red">0/1     ==>  				interface3_bank_bus_dat_r &lt;= csrbank3_master_status_w;</font>
7243                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7244                    		endcase
7245                    	end
                        MISSING_ELSE
7246       1/1          	if (csrbank3_mmap_dummy_bits0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7247       <font color = "red">0/1     ==>  		mgmtsoc_litespimmap_storage[7:0] &lt;= csrbank3_mmap_dummy_bits0_r;</font>
7248                    	end
                        MISSING_ELSE
7249       1/1          	mgmtsoc_litespimmap_re &lt;= csrbank3_mmap_dummy_bits0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7250       1/1          	if (csrbank3_master_cs0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7251       <font color = "red">0/1     ==>  		mgmtsoc_master_cs_storage &lt;= csrbank3_master_cs0_r;</font>
7252                    	end
                        MISSING_ELSE
7253       1/1          	mgmtsoc_master_cs_re &lt;= csrbank3_master_cs0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7254       1/1          	if (csrbank3_master_phyconfig0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7255       <font color = "red">0/1     ==>  		mgmtsoc_master_phyconfig_storage[23:0] &lt;= csrbank3_master_phyconfig0_r;</font>
7256                    	end
                        MISSING_ELSE
7257       1/1          	mgmtsoc_master_phyconfig_re &lt;= csrbank3_master_phyconfig0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7258       1/1          	mgmtsoc_master_status_re &lt;= csrbank3_master_status_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7259       1/1          	interface4_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7260       1/1          	if (csrbank4_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7261       1/1          		case (interface4_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7262                    			1'd0: begin
7263       1/1          				interface4_bank_bus_dat_r &lt;= csrbank4_clk_divisor0_w;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7264                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7265                    		endcase
7266                    	end
                        MISSING_ELSE
7267       1/1          	if (csrbank4_clk_divisor0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7268       1/1          		mgmtsoc_litespisdrphycore_storage[7:0] &lt;= csrbank4_clk_divisor0_r;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7269                    	end
                        MISSING_ELSE
7270       1/1          	mgmtsoc_litespisdrphycore_re &lt;= csrbank4_clk_divisor0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7271       1/1          	interface5_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7272       1/1          	if (csrbank5_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7273       1/1          		case (interface5_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
7274                    			1'd0: begin
7275       1/1          				interface5_bank_bus_dat_r &lt;= csrbank5_mode10_w;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
7276                    			end
7277                    			1'd1: begin
7278       1/1          				interface5_bank_bus_dat_r &lt;= csrbank5_mode00_w;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
7279                    			end
7280                    			2'd2: begin
7281       1/1          				interface5_bank_bus_dat_r &lt;= csrbank5_ien0_w;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
7282                    			end
7283                    			2'd3: begin
7284       1/1          				interface5_bank_bus_dat_r &lt;= csrbank5_oe0_w;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
7285                    			end
7286                    			3'd4: begin
7287       1/1          				interface5_bank_bus_dat_r &lt;= csrbank5_in_w;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
7288                    			end
7289                    			3'd5: begin
7290       1/1          				interface5_bank_bus_dat_r &lt;= csrbank5_out0_w;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
7291                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7292                    		endcase
7293                    	end
                        MISSING_ELSE
7294       1/1          	if (csrbank5_mode10_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7295       1/1          		gpio_mode1_storage &lt;= csrbank5_mode10_r;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
7296                    	end
                        MISSING_ELSE
7297       1/1          	gpio_mode1_re &lt;= csrbank5_mode10_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7298       1/1          	if (csrbank5_mode00_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7299       1/1          		gpio_mode0_storage &lt;= csrbank5_mode00_r;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
7300                    	end
                        MISSING_ELSE
7301       1/1          	gpio_mode0_re &lt;= csrbank5_mode00_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7302       1/1          	if (csrbank5_ien0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7303       1/1          		gpio_ien_storage &lt;= csrbank5_ien0_r;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
7304                    	end
                        MISSING_ELSE
7305       1/1          	gpio_ien_re &lt;= csrbank5_ien0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7306       1/1          	if (csrbank5_oe0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7307       1/1          		gpio_oe_storage &lt;= csrbank5_oe0_r;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
7308                    	end
                        MISSING_ELSE
7309       1/1          	gpio_oe_re &lt;= csrbank5_oe0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7310       1/1          	gpio_in_re &lt;= csrbank5_in_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7311       1/1          	if (csrbank5_out0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7312       1/1          		gpio_out_storage &lt;= csrbank5_out0_r;
           Tests:       <span title = "compilation/simv/PoR">T7</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_disable">T10</span>&nbsp;<span title = "compilation/simv/mgmt_gpio_bidir">T8</span>&nbsp;
7313                    	end
                        MISSING_ELSE
7314       1/1          	gpio_out_re &lt;= csrbank5_out0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7315       1/1          	interface6_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7316       1/1          	if (csrbank6_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7317       1/1          		case (interface6_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
7318                    			1'd0: begin
7319       1/1          				interface6_bank_bus_dat_r &lt;= csrbank6_ien3_w;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7320                    			end
7321                    			1'd1: begin
7322       1/1          				interface6_bank_bus_dat_r &lt;= csrbank6_ien2_w;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7323                    			end
7324                    			2'd2: begin
7325       1/1          				interface6_bank_bus_dat_r &lt;= csrbank6_ien1_w;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7326                    			end
7327                    			2'd3: begin
7328       1/1          				interface6_bank_bus_dat_r &lt;= csrbank6_ien0_w;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7329                    			end
7330                    			3'd4: begin
7331       1/1          				interface6_bank_bus_dat_r &lt;= csrbank6_oe3_w;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7332                    			end
7333                    			3'd5: begin
7334       1/1          				interface6_bank_bus_dat_r &lt;= csrbank6_oe2_w;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7335                    			end
7336                    			3'd6: begin
7337       1/1          				interface6_bank_bus_dat_r &lt;= csrbank6_oe1_w;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7338                    			end
7339                    			3'd7: begin
7340       1/1          				interface6_bank_bus_dat_r &lt;= csrbank6_oe0_w;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7341                    			end
7342                    			4'd8: begin
7343       1/1          				interface6_bank_bus_dat_r &lt;= csrbank6_in3_w;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7344                    			end
7345                    			4'd9: begin
7346       1/1          				interface6_bank_bus_dat_r &lt;= csrbank6_in2_w;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7347                    			end
7348                    			4'd10: begin
7349       1/1          				interface6_bank_bus_dat_r &lt;= csrbank6_in1_w;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7350                    			end
7351                    			4'd11: begin
7352       1/1          				interface6_bank_bus_dat_r &lt;= csrbank6_in0_w;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7353                    			end
7354                    			4'd12: begin
7355       1/1          				interface6_bank_bus_dat_r &lt;= csrbank6_out3_w;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7356                    			end
7357                    			4'd13: begin
7358       1/1          				interface6_bank_bus_dat_r &lt;= csrbank6_out2_w;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7359                    			end
7360                    			4'd14: begin
7361       1/1          				interface6_bank_bus_dat_r &lt;= csrbank6_out1_w;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
7362                    			end
7363                    			4'd15: begin
7364       1/1          				interface6_bank_bus_dat_r &lt;= csrbank6_out0_w;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
7365                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7366                    		endcase
7367                    	end
                        MISSING_ELSE
7368       1/1          	if (csrbank6_ien3_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7369       1/1          		la_ien_storage[127:96] &lt;= csrbank6_ien3_r;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7370                    	end
                        MISSING_ELSE
7371       1/1          	if (csrbank6_ien2_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7372       1/1          		la_ien_storage[95:64] &lt;= csrbank6_ien2_r;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7373                    	end
                        MISSING_ELSE
7374       1/1          	if (csrbank6_ien1_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7375       1/1          		la_ien_storage[63:32] &lt;= csrbank6_ien1_r;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7376                    	end
                        MISSING_ELSE
7377       1/1          	if (csrbank6_ien0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7378       1/1          		la_ien_storage[31:0] &lt;= csrbank6_ien0_r;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7379                    	end
                        MISSING_ELSE
7380       1/1          	la_ien_re &lt;= csrbank6_ien0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7381       1/1          	if (csrbank6_oe3_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7382       1/1          		la_oe_storage[127:96] &lt;= csrbank6_oe3_r;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7383                    	end
                        MISSING_ELSE
7384       1/1          	if (csrbank6_oe2_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7385       1/1          		la_oe_storage[95:64] &lt;= csrbank6_oe2_r;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7386                    	end
                        MISSING_ELSE
7387       1/1          	if (csrbank6_oe1_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7388       1/1          		la_oe_storage[63:32] &lt;= csrbank6_oe1_r;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7389                    	end
                        MISSING_ELSE
7390       1/1          	if (csrbank6_oe0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7391       1/1          		la_oe_storage[31:0] &lt;= csrbank6_oe0_r;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7392                    	end
                        MISSING_ELSE
7393       1/1          	la_oe_re &lt;= csrbank6_oe0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7394       1/1          	la_in_re &lt;= csrbank6_in0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7395       1/1          	if (csrbank6_out3_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7396       1/1          		la_out_storage[127:96] &lt;= csrbank6_out3_r;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7397                    	end
                        MISSING_ELSE
7398       1/1          	if (csrbank6_out2_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7399       1/1          		la_out_storage[95:64] &lt;= csrbank6_out2_r;
           Tests:       <span title = "compilation/simv/la">T49</span>&nbsp;
7400                    	end
                        MISSING_ELSE
7401       1/1          	if (csrbank6_out1_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7402       1/1          		la_out_storage[63:32] &lt;= csrbank6_out1_r;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
7403                    	end
                        MISSING_ELSE
7404       1/1          	if (csrbank6_out0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7405       1/1          		la_out_storage[31:0] &lt;= csrbank6_out0_r;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/IRQ_external">T25</span>&nbsp;<span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
7406                    	end
                        MISSING_ELSE
7407       1/1          	la_out_re &lt;= csrbank6_out0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7408       1/1          	interface7_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7409       1/1          	if (csrbank7_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7410       1/1          		case (interface7_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7411                    			1'd0: begin
7412       1/1          				interface7_bank_bus_dat_r &lt;= csrbank7_out0_w;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7413                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7414                    		endcase
7415                    	end
                        MISSING_ELSE
7416       1/1          	if (csrbank7_out0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7417       1/1          		mprj_wb_iena_storage &lt;= csrbank7_out0_r;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7418                    	end
                        MISSING_ELSE
7419       1/1          	mprj_wb_iena_re &lt;= csrbank7_out0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7420       1/1          	interface8_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7421       1/1          	if (csrbank8_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7422       1/1          		case (interface8_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
7423                    			1'd0: begin
7424       1/1          				interface8_bank_bus_dat_r &lt;= csrbank8_out0_w;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
7425                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7426                    		endcase
7427                    	end
                        MISSING_ELSE
7428       1/1          	if (csrbank8_out0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7429       1/1          		spi_enabled_storage &lt;= csrbank8_out0_r;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
7430                    	end
                        MISSING_ELSE
7431       1/1          	spi_enabled_re &lt;= csrbank8_out0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7432       1/1          	interface9_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7433       1/1          	if (csrbank9_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7434       1/1          		case (interface9_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
7435                    			1'd0: begin
7436       1/1          				interface9_bank_bus_dat_r &lt;= csrbank9_control0_w;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
7437                    			end
7438                    			1'd1: begin
7439       1/1          				interface9_bank_bus_dat_r &lt;= csrbank9_status_w;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
7440                    			end
7441                    			2'd2: begin
7442       1/1          				interface9_bank_bus_dat_r &lt;= csrbank9_mosi0_w;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
7443                    			end
7444                    			2'd3: begin
7445       1/1          				interface9_bank_bus_dat_r &lt;= csrbank9_miso_w;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
7446                    			end
7447                    			3'd4: begin
7448       1/1          				interface9_bank_bus_dat_r &lt;= csrbank9_cs0_w;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
7449                    			end
7450                    			3'd5: begin
7451       <font color = "red">0/1     ==>  				interface9_bank_bus_dat_r &lt;= csrbank9_loopback0_w;</font>
7452                    			end
7453                    			3'd6: begin
7454       <font color = "red">0/1     ==>  				interface9_bank_bus_dat_r &lt;= csrbank9_clk_divider0_w;</font>
7455                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7456                    		endcase
7457                    	end
                        MISSING_ELSE
7458       1/1          	if (csrbank9_control0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7459       1/1          		spi_master_control_storage[15:0] &lt;= csrbank9_control0_r;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
7460                    	end
                        MISSING_ELSE
7461       1/1          	spi_master_control_re &lt;= csrbank9_control0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7462       1/1          	spi_master_status_re &lt;= csrbank9_status_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7463       1/1          	if (csrbank9_mosi0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7464       1/1          		spi_master_mosi_storage[7:0] &lt;= csrbank9_mosi0_r;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
7465                    	end
                        MISSING_ELSE
7466       1/1          	spi_master_mosi_re &lt;= csrbank9_mosi0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7467       1/1          	spi_master_miso_re &lt;= csrbank9_miso_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7468       1/1          	if (csrbank9_cs0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7469       1/1          		spi_master_cs_storage[16:0] &lt;= csrbank9_cs0_r;
           Tests:       <span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/spi_master_temp">T29</span>&nbsp;
7470                    	end
                        MISSING_ELSE
7471       1/1          	spi_master_cs_re &lt;= csrbank9_cs0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7472       1/1          	if (csrbank9_loopback0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7473       <font color = "red">0/1     ==>  		spi_master_loopback_storage &lt;= csrbank9_loopback0_r;</font>
7474                    	end
                        MISSING_ELSE
7475       1/1          	spi_master_loopback_re &lt;= csrbank9_loopback0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7476       1/1          	if (csrbank9_clk_divider0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7477       <font color = "red">0/1     ==>  		spimaster_storage[15:0] &lt;= csrbank9_clk_divider0_r;</font>
7478                    	end
                        MISSING_ELSE
7479       1/1          	spimaster_re &lt;= csrbank9_clk_divider0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7480       1/1          	interface10_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7481       1/1          	if (csrbank10_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7482       1/1          		case (interface10_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;<span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
7483                    			1'd0: begin
7484       1/1          				interface10_bank_bus_dat_r &lt;= csrbank10_load0_w;
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;<span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
7485                    			end
7486                    			1'd1: begin
7487       1/1          				interface10_bank_bus_dat_r &lt;= csrbank10_reload0_w;
           Tests:       <span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
7488                    			end
7489                    			2'd2: begin
7490       1/1          				interface10_bank_bus_dat_r &lt;= csrbank10_en0_w;
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;<span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
7491                    			end
7492                    			2'd3: begin
7493       1/1          				interface10_bank_bus_dat_r &lt;= csrbank10_update_value0_w;
           Tests:       <span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
7494                    			end
7495                    			3'd4: begin
7496       1/1          				interface10_bank_bus_dat_r &lt;= csrbank10_value_w;
           Tests:       <span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
7497                    			end
7498                    			3'd5: begin
7499       <font color = "red">0/1     ==>  				interface10_bank_bus_dat_r &lt;= csrbank10_ev_status_w;</font>
7500                    			end
7501                    			3'd6: begin
7502       1/1          				interface10_bank_bus_dat_r &lt;= csrbank10_ev_pending_w;
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;
7503                    			end
7504                    			3'd7: begin
7505       1/1          				interface10_bank_bus_dat_r &lt;= csrbank10_ev_enable0_w;
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;
7506                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7507                    		endcase
7508                    	end
                        MISSING_ELSE
7509       1/1          	if (csrbank10_load0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7510       1/1          		mgmtsoc_load_storage[31:0] &lt;= csrbank10_load0_r;
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;<span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
7511                    	end
                        MISSING_ELSE
7512       1/1          	mgmtsoc_load_re &lt;= csrbank10_load0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7513       1/1          	if (csrbank10_reload0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7514       1/1          		mgmtsoc_reload_storage[31:0] &lt;= csrbank10_reload0_r;
           Tests:       <span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
7515                    	end
                        MISSING_ELSE
7516       1/1          	mgmtsoc_reload_re &lt;= csrbank10_reload0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7517       1/1          	if (csrbank10_en0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7518       1/1          		mgmtsoc_en_storage &lt;= csrbank10_en0_r;
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;<span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
7519                    	end
                        MISSING_ELSE
7520       1/1          	mgmtsoc_en_re &lt;= csrbank10_en0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7521       1/1          	if (csrbank10_update_value0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7522       1/1          		mgmtsoc_update_value_storage &lt;= csrbank10_update_value0_r;
           Tests:       <span title = "compilation/simv/timer0_oneshot">T55</span>&nbsp;<span title = "compilation/simv/timer0_periodic">T56</span>&nbsp;
7523                    	end
                        MISSING_ELSE
7524       1/1          	mgmtsoc_update_value_re &lt;= csrbank10_update_value0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7525       1/1          	mgmtsoc_value_re &lt;= csrbank10_value_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7526       1/1          	mgmtsoc_status_re &lt;= csrbank10_ev_status_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7527       1/1          	if (csrbank10_ev_pending_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7528       1/1          		mgmtsoc_pending_r &lt;= csrbank10_ev_pending_r;
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;
7529                    	end
                        MISSING_ELSE
7530       1/1          	mgmtsoc_pending_re &lt;= csrbank10_ev_pending_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7531       1/1          	if (csrbank10_ev_enable0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7532       1/1          		mgmtsoc_enable_storage &lt;= csrbank10_ev_enable0_r;
           Tests:       <span title = "compilation/simv/IRQ_timer">T42</span>&nbsp;
7533                    	end
                        MISSING_ELSE
7534       1/1          	mgmtsoc_enable_re &lt;= csrbank10_ev_enable0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7535       1/1          	interface11_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7536       1/1          	if (csrbank11_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7537       1/1          		case (interface11_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
7538                    			1'd0: begin
7539       1/1          				interface11_bank_bus_dat_r &lt;= uart_rxtx_w;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
7540                    			end
7541                    			1'd1: begin
7542       1/1          				interface11_bank_bus_dat_r &lt;= csrbank11_txfull_w;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
7543                    			end
7544                    			2'd2: begin
7545       1/1          				interface11_bank_bus_dat_r &lt;= csrbank11_rxempty_w;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
7546                    			end
7547                    			2'd3: begin
7548       <font color = "red">0/1     ==>  				interface11_bank_bus_dat_r &lt;= csrbank11_ev_status_w;</font>
7549                    			end
7550                    			3'd4: begin
7551       1/1          				interface11_bank_bus_dat_r &lt;= csrbank11_ev_pending_w;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
7552                    			end
7553                    			3'd5: begin
7554       1/1          				interface11_bank_bus_dat_r &lt;= csrbank11_ev_enable0_w;
           Tests:       <span title = "compilation/simv/IRQ_uart_rx">T43</span>&nbsp;<span title = "compilation/simv/IRQ_uart">T44</span>&nbsp;
7555                    			end
7556                    			3'd6: begin
7557       <font color = "red">0/1     ==>  				interface11_bank_bus_dat_r &lt;= csrbank11_txempty_w;</font>
7558                    			end
7559                    			3'd7: begin
7560       <font color = "red">0/1     ==>  				interface11_bank_bus_dat_r &lt;= csrbank11_rxfull_w;</font>
7561                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7562                    		endcase
7563                    	end
                        MISSING_ELSE
7564       1/1          	uart_txfull_re &lt;= csrbank11_txfull_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7565       1/1          	uart_rxempty_re &lt;= csrbank11_rxempty_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7566       1/1          	uart_status_re &lt;= csrbank11_ev_status_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7567       1/1          	if (csrbank11_ev_pending_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7568       1/1          		uart_pending_r[1:0] &lt;= csrbank11_ev_pending_r;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
7569                    	end
                        MISSING_ELSE
7570       1/1          	uart_pending_re &lt;= csrbank11_ev_pending_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7571       1/1          	if (csrbank11_ev_enable0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7572       1/1          		uart_enable_storage[1:0] &lt;= csrbank11_ev_enable0_r;
           Tests:       <span title = "compilation/simv/IRQ_uart_rx">T43</span>&nbsp;<span title = "compilation/simv/IRQ_uart">T44</span>&nbsp;
7573                    	end
                        MISSING_ELSE
7574       1/1          	uart_enable_re &lt;= csrbank11_ev_enable0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7575       1/1          	uart_txempty_re &lt;= csrbank11_txempty_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7576       1/1          	uart_rxfull_re &lt;= csrbank11_rxfull_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7577       1/1          	interface12_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7578       1/1          	if (csrbank12_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7579       1/1          		case (interface12_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
7580                    			1'd0: begin
7581       1/1          				interface12_bank_bus_dat_r &lt;= csrbank12_out0_w;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
7582                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7583                    		endcase
7584                    	end
                        MISSING_ELSE
7585       1/1          	if (csrbank12_out0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7586       1/1          		uart_enabled_storage &lt;= csrbank12_out0_r;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
7587                    	end
                        MISSING_ELSE
7588       1/1          	uart_enabled_re &lt;= csrbank12_out0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7589       1/1          	interface13_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7590       1/1          	if (csrbank13_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7591       1/1          		case (interface13_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;
7592                    			1'd0: begin
7593       <font color = "red">0/1     ==>  				interface13_bank_bus_dat_r &lt;= csrbank13_in_w;</font>
7594                    			end
7595                    			1'd1: begin
7596       <font color = "red">0/1     ==>  				interface13_bank_bus_dat_r &lt;= csrbank13_mode0_w;</font>
7597                    			end
7598                    			2'd2: begin
7599       <font color = "red">0/1     ==>  				interface13_bank_bus_dat_r &lt;= csrbank13_edge0_w;</font>
7600                    			end
7601                    			2'd3: begin
7602       <font color = "red">0/1     ==>  				interface13_bank_bus_dat_r &lt;= csrbank13_ev_status_w;</font>
7603                    			end
7604                    			3'd4: begin
7605       1/1          				interface13_bank_bus_dat_r &lt;= csrbank13_ev_pending_w;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;
7606                    			end
7607                    			3'd5: begin
7608       1/1          				interface13_bank_bus_dat_r &lt;= csrbank13_ev_enable0_w;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;
7609                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7610                    		endcase
7611                    	end
                        MISSING_ELSE
7612       1/1          	gpioin0_in_re &lt;= csrbank13_in_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7613       1/1          	if (csrbank13_mode0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7614       <font color = "red">0/1     ==>  		gpioin0_gpioin0_mode_storage &lt;= csrbank13_mode0_r;</font>
7615                    	end
                        MISSING_ELSE
7616       1/1          	gpioin0_gpioin0_mode_re &lt;= csrbank13_mode0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7617       1/1          	if (csrbank13_edge0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7618       <font color = "red">0/1     ==>  		gpioin0_gpioin0_edge_storage &lt;= csrbank13_edge0_r;</font>
7619                    	end
                        MISSING_ELSE
7620       1/1          	gpioin0_gpioin0_edge_re &lt;= csrbank13_edge0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7621       1/1          	gpioin0_status_re &lt;= csrbank13_ev_status_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7622       1/1          	if (csrbank13_ev_pending_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7623       1/1          		gpioin0_pending_r &lt;= csrbank13_ev_pending_r;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;
7624                    	end
                        MISSING_ELSE
7625       1/1          	gpioin0_pending_re &lt;= csrbank13_ev_pending_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7626       1/1          	if (csrbank13_ev_enable0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7627       1/1          		gpioin0_enable_storage &lt;= csrbank13_ev_enable0_r;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;
7628                    	end
                        MISSING_ELSE
7629       1/1          	gpioin0_enable_re &lt;= csrbank13_ev_enable0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7630       1/1          	interface14_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7631       1/1          	if (csrbank14_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7632       1/1          		case (interface14_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/user1_irq">T50</span>&nbsp;
7633                    			1'd0: begin
7634       <font color = "red">0/1     ==>  				interface14_bank_bus_dat_r &lt;= csrbank14_in_w;</font>
7635                    			end
7636                    			1'd1: begin
7637       <font color = "red">0/1     ==>  				interface14_bank_bus_dat_r &lt;= csrbank14_mode0_w;</font>
7638                    			end
7639                    			2'd2: begin
7640       <font color = "red">0/1     ==>  				interface14_bank_bus_dat_r &lt;= csrbank14_edge0_w;</font>
7641                    			end
7642                    			2'd3: begin
7643       <font color = "red">0/1     ==>  				interface14_bank_bus_dat_r &lt;= csrbank14_ev_status_w;</font>
7644                    			end
7645                    			3'd4: begin
7646       1/1          				interface14_bank_bus_dat_r &lt;= csrbank14_ev_pending_w;
           Tests:       <span title = "compilation/simv/user1_irq">T50</span>&nbsp;
7647                    			end
7648                    			3'd5: begin
7649       1/1          				interface14_bank_bus_dat_r &lt;= csrbank14_ev_enable0_w;
           Tests:       <span title = "compilation/simv/user1_irq">T50</span>&nbsp;
7650                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7651                    		endcase
7652                    	end
                        MISSING_ELSE
7653       1/1          	gpioin1_in_re &lt;= csrbank14_in_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7654       1/1          	if (csrbank14_mode0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7655       <font color = "red">0/1     ==>  		gpioin1_gpioin1_mode_storage &lt;= csrbank14_mode0_r;</font>
7656                    	end
                        MISSING_ELSE
7657       1/1          	gpioin1_gpioin1_mode_re &lt;= csrbank14_mode0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7658       1/1          	if (csrbank14_edge0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7659       <font color = "red">0/1     ==>  		gpioin1_gpioin1_edge_storage &lt;= csrbank14_edge0_r;</font>
7660                    	end
                        MISSING_ELSE
7661       1/1          	gpioin1_gpioin1_edge_re &lt;= csrbank14_edge0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7662       1/1          	gpioin1_status_re &lt;= csrbank14_ev_status_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7663       1/1          	if (csrbank14_ev_pending_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7664       1/1          		gpioin1_pending_r &lt;= csrbank14_ev_pending_r;
           Tests:       <span title = "compilation/simv/user1_irq">T50</span>&nbsp;
7665                    	end
                        MISSING_ELSE
7666       1/1          	gpioin1_pending_re &lt;= csrbank14_ev_pending_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7667       1/1          	if (csrbank14_ev_enable0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7668       1/1          		gpioin1_enable_storage &lt;= csrbank14_ev_enable0_r;
           Tests:       <span title = "compilation/simv/user1_irq">T50</span>&nbsp;
7669                    	end
                        MISSING_ELSE
7670       1/1          	gpioin1_enable_re &lt;= csrbank14_ev_enable0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7671       1/1          	interface15_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7672       1/1          	if (csrbank15_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7673       1/1          		case (interface15_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/user2_irq">T51</span>&nbsp;
7674                    			1'd0: begin
7675       <font color = "red">0/1     ==>  				interface15_bank_bus_dat_r &lt;= csrbank15_in_w;</font>
7676                    			end
7677                    			1'd1: begin
7678       <font color = "red">0/1     ==>  				interface15_bank_bus_dat_r &lt;= csrbank15_mode0_w;</font>
7679                    			end
7680                    			2'd2: begin
7681       <font color = "red">0/1     ==>  				interface15_bank_bus_dat_r &lt;= csrbank15_edge0_w;</font>
7682                    			end
7683                    			2'd3: begin
7684       <font color = "red">0/1     ==>  				interface15_bank_bus_dat_r &lt;= csrbank15_ev_status_w;</font>
7685                    			end
7686                    			3'd4: begin
7687       1/1          				interface15_bank_bus_dat_r &lt;= csrbank15_ev_pending_w;
           Tests:       <span title = "compilation/simv/user2_irq">T51</span>&nbsp;
7688                    			end
7689                    			3'd5: begin
7690       1/1          				interface15_bank_bus_dat_r &lt;= csrbank15_ev_enable0_w;
           Tests:       <span title = "compilation/simv/user2_irq">T51</span>&nbsp;
7691                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7692                    		endcase
7693                    	end
                        MISSING_ELSE
7694       1/1          	gpioin2_in_re &lt;= csrbank15_in_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7695       1/1          	if (csrbank15_mode0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7696       <font color = "red">0/1     ==>  		gpioin2_gpioin2_mode_storage &lt;= csrbank15_mode0_r;</font>
7697                    	end
                        MISSING_ELSE
7698       1/1          	gpioin2_gpioin2_mode_re &lt;= csrbank15_mode0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7699       1/1          	if (csrbank15_edge0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7700       <font color = "red">0/1     ==>  		gpioin2_gpioin2_edge_storage &lt;= csrbank15_edge0_r;</font>
7701                    	end
                        MISSING_ELSE
7702       1/1          	gpioin2_gpioin2_edge_re &lt;= csrbank15_edge0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7703       1/1          	gpioin2_status_re &lt;= csrbank15_ev_status_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7704       1/1          	if (csrbank15_ev_pending_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7705       1/1          		gpioin2_pending_r &lt;= csrbank15_ev_pending_r;
           Tests:       <span title = "compilation/simv/user2_irq">T51</span>&nbsp;
7706                    	end
                        MISSING_ELSE
7707       1/1          	gpioin2_pending_re &lt;= csrbank15_ev_pending_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7708       1/1          	if (csrbank15_ev_enable0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7709       1/1          		gpioin2_enable_storage &lt;= csrbank15_ev_enable0_r;
           Tests:       <span title = "compilation/simv/user2_irq">T51</span>&nbsp;
7710                    	end
                        MISSING_ELSE
7711       1/1          	gpioin2_enable_re &lt;= csrbank15_ev_enable0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7712       1/1          	interface16_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7713       1/1          	if (csrbank16_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7714       1/1          		case (interface16_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/IRQ_spi">T52</span>&nbsp;
7715                    			1'd0: begin
7716       <font color = "red">0/1     ==>  				interface16_bank_bus_dat_r &lt;= csrbank16_in_w;</font>
7717                    			end
7718                    			1'd1: begin
7719       <font color = "red">0/1     ==>  				interface16_bank_bus_dat_r &lt;= csrbank16_mode0_w;</font>
7720                    			end
7721                    			2'd2: begin
7722       <font color = "red">0/1     ==>  				interface16_bank_bus_dat_r &lt;= csrbank16_edge0_w;</font>
7723                    			end
7724                    			2'd3: begin
7725       <font color = "red">0/1     ==>  				interface16_bank_bus_dat_r &lt;= csrbank16_ev_status_w;</font>
7726                    			end
7727                    			3'd4: begin
7728       1/1          				interface16_bank_bus_dat_r &lt;= csrbank16_ev_pending_w;
           Tests:       <span title = "compilation/simv/IRQ_spi">T52</span>&nbsp;
7729                    			end
7730                    			3'd5: begin
7731       1/1          				interface16_bank_bus_dat_r &lt;= csrbank16_ev_enable0_w;
           Tests:       <span title = "compilation/simv/IRQ_spi">T52</span>&nbsp;
7732                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7733                    		endcase
7734                    	end
                        MISSING_ELSE
7735       1/1          	gpioin3_in_re &lt;= csrbank16_in_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7736       1/1          	if (csrbank16_mode0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7737       <font color = "red">0/1     ==>  		gpioin3_gpioin3_mode_storage &lt;= csrbank16_mode0_r;</font>
7738                    	end
                        MISSING_ELSE
7739       1/1          	gpioin3_gpioin3_mode_re &lt;= csrbank16_mode0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7740       1/1          	if (csrbank16_edge0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7741       <font color = "red">0/1     ==>  		gpioin3_gpioin3_edge_storage &lt;= csrbank16_edge0_r;</font>
7742                    	end
                        MISSING_ELSE
7743       1/1          	gpioin3_gpioin3_edge_re &lt;= csrbank16_edge0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7744       1/1          	gpioin3_status_re &lt;= csrbank16_ev_status_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7745       1/1          	if (csrbank16_ev_pending_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7746       1/1          		gpioin3_pending_r &lt;= csrbank16_ev_pending_r;
           Tests:       <span title = "compilation/simv/IRQ_spi">T52</span>&nbsp;
7747                    	end
                        MISSING_ELSE
7748       1/1          	gpioin3_pending_re &lt;= csrbank16_ev_pending_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7749       1/1          	if (csrbank16_ev_enable0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7750       1/1          		gpioin3_enable_storage &lt;= csrbank16_ev_enable0_r;
           Tests:       <span title = "compilation/simv/IRQ_spi">T52</span>&nbsp;
7751                    	end
                        MISSING_ELSE
7752       1/1          	gpioin3_enable_re &lt;= csrbank16_ev_enable0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7753       1/1          	interface17_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7754       1/1          	if (csrbank17_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7755       1/1          		case (interface17_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/IRQ_external">T25</span>&nbsp;
7756                    			1'd0: begin
7757       <font color = "red">0/1     ==>  				interface17_bank_bus_dat_r &lt;= csrbank17_in_w;</font>
7758                    			end
7759                    			1'd1: begin
7760       <font color = "red">0/1     ==>  				interface17_bank_bus_dat_r &lt;= csrbank17_mode0_w;</font>
7761                    			end
7762                    			2'd2: begin
7763       <font color = "red">0/1     ==>  				interface17_bank_bus_dat_r &lt;= csrbank17_edge0_w;</font>
7764                    			end
7765                    			2'd3: begin
7766       <font color = "red">0/1     ==>  				interface17_bank_bus_dat_r &lt;= csrbank17_ev_status_w;</font>
7767                    			end
7768                    			3'd4: begin
7769       1/1          				interface17_bank_bus_dat_r &lt;= csrbank17_ev_pending_w;
           Tests:       <span title = "compilation/simv/IRQ_external">T25</span>&nbsp;
7770                    			end
7771                    			3'd5: begin
7772       1/1          				interface17_bank_bus_dat_r &lt;= csrbank17_ev_enable0_w;
           Tests:       <span title = "compilation/simv/IRQ_external">T25</span>&nbsp;
7773                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7774                    		endcase
7775                    	end
                        MISSING_ELSE
7776       1/1          	gpioin4_in_re &lt;= csrbank17_in_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7777       1/1          	if (csrbank17_mode0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7778       <font color = "red">0/1     ==>  		gpioin4_gpioin4_mode_storage &lt;= csrbank17_mode0_r;</font>
7779                    	end
                        MISSING_ELSE
7780       1/1          	gpioin4_gpioin4_mode_re &lt;= csrbank17_mode0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7781       1/1          	if (csrbank17_edge0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7782       <font color = "red">0/1     ==>  		gpioin4_gpioin4_edge_storage &lt;= csrbank17_edge0_r;</font>
7783                    	end
                        MISSING_ELSE
7784       1/1          	gpioin4_gpioin4_edge_re &lt;= csrbank17_edge0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7785       1/1          	gpioin4_status_re &lt;= csrbank17_ev_status_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7786       1/1          	if (csrbank17_ev_pending_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7787       1/1          		gpioin4_pending_r &lt;= csrbank17_ev_pending_r;
           Tests:       <span title = "compilation/simv/IRQ_external">T25</span>&nbsp;
7788                    	end
                        MISSING_ELSE
7789       1/1          	gpioin4_pending_re &lt;= csrbank17_ev_pending_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7790       1/1          	if (csrbank17_ev_enable0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7791       1/1          		gpioin4_enable_storage &lt;= csrbank17_ev_enable0_r;
           Tests:       <span title = "compilation/simv/IRQ_external">T25</span>&nbsp;
7792                    	end
                        MISSING_ELSE
7793       1/1          	gpioin4_enable_re &lt;= csrbank17_ev_enable0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7794       1/1          	interface18_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7795       1/1          	if (csrbank18_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7796       1/1          		case (interface18_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
7797                    			1'd0: begin
7798       <font color = "red">0/1     ==>  				interface18_bank_bus_dat_r &lt;= csrbank18_in_w;</font>
7799                    			end
7800                    			1'd1: begin
7801       <font color = "red">0/1     ==>  				interface18_bank_bus_dat_r &lt;= csrbank18_mode0_w;</font>
7802                    			end
7803                    			2'd2: begin
7804       <font color = "red">0/1     ==>  				interface18_bank_bus_dat_r &lt;= csrbank18_edge0_w;</font>
7805                    			end
7806                    			2'd3: begin
7807       <font color = "red">0/1     ==>  				interface18_bank_bus_dat_r &lt;= csrbank18_ev_status_w;</font>
7808                    			end
7809                    			3'd4: begin
7810       1/1          				interface18_bank_bus_dat_r &lt;= csrbank18_ev_pending_w;
           Tests:       <span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
7811                    			end
7812                    			3'd5: begin
7813       1/1          				interface18_bank_bus_dat_r &lt;= csrbank18_ev_enable0_w;
           Tests:       <span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
7814                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7815                    		endcase
7816                    	end
                        MISSING_ELSE
7817       1/1          	gpioin5_in_re &lt;= csrbank18_in_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7818       1/1          	if (csrbank18_mode0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7819       <font color = "red">0/1     ==>  		gpioin5_gpioin5_mode_storage &lt;= csrbank18_mode0_r;</font>
7820                    	end
                        MISSING_ELSE
7821       1/1          	gpioin5_gpioin5_mode_re &lt;= csrbank18_mode0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7822       1/1          	if (csrbank18_edge0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7823       <font color = "red">0/1     ==>  		gpioin5_gpioin5_edge_storage &lt;= csrbank18_edge0_r;</font>
7824                    	end
                        MISSING_ELSE
7825       1/1          	gpioin5_gpioin5_edge_re &lt;= csrbank18_edge0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7826       1/1          	gpioin5_status_re &lt;= csrbank18_ev_status_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7827       1/1          	if (csrbank18_ev_pending_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7828       1/1          		gpioin5_pending_r &lt;= csrbank18_ev_pending_r;
           Tests:       <span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
7829                    	end
                        MISSING_ELSE
7830       1/1          	gpioin5_pending_re &lt;= csrbank18_ev_pending_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7831       1/1          	if (csrbank18_ev_enable0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7832       1/1          		gpioin5_enable_storage &lt;= csrbank18_ev_enable0_r;
           Tests:       <span title = "compilation/simv/IRQ_external2">T28</span>&nbsp;
7833                    	end
                        MISSING_ELSE
7834       1/1          	gpioin5_enable_re &lt;= csrbank18_ev_enable0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7835       1/1          	interface19_bank_bus_dat_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7836       1/1          	if (csrbank19_sel) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7837       1/1          		case (interface19_bank_bus_adr[8:0])
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/user2_irq">T51</span>&nbsp;<span title = "compilation/simv/user1_irq">T50</span>&nbsp;
7838                    			1'd0: begin
7839       1/1          				interface19_bank_bus_dat_r &lt;= csrbank19_out0_w;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/user2_irq">T51</span>&nbsp;<span title = "compilation/simv/user1_irq">T50</span>&nbsp;
7840                    			end
                   <font color = "red">==>  MISSING_DEFAULT</font>
7841                    		endcase
7842                    	end
                        MISSING_ELSE
7843       1/1          	if (csrbank19_out0_re) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7844       1/1          		user_irq_ena_storage[2:0] &lt;= csrbank19_out0_r;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/user2_irq">T51</span>&nbsp;<span title = "compilation/simv/user1_irq">T50</span>&nbsp;
7845                    	end
                        MISSING_ELSE
7846       1/1          	user_irq_ena_re &lt;= csrbank19_out0_re;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7847       1/1          	if (sys_rst) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7848                    	    // ****** added to correct GL testbench failure
7849       1/1                  dbg_uart_tx_data &lt;= 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7850       1/1                  dbg_uart_tx_count &lt;= 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7851       1/1                  dbg_uart_tx_tick &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7852       1/1                  dbg_uart_tx_phase &lt;= 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7853       1/1                  dbg_uart_rx_tick &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7854       1/1                  dbg_uart_rx_phase &lt;= 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7855       1/1                  dbg_uart_rx_rx_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7856       1/1                  dbg_uart_cmd &lt;= 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7857       1/1                  dbg_uart_incr &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7858       1/1                  dbg_uart_address &lt;= 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7859       1/1                  dbg_uart_data &lt;= 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7860       1/1                  dbg_uart_bytes_count &lt;= 2'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7861       1/1                  dbg_uart_words_count &lt;= 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7862       1/1                  dbg_uart_count &lt;= 20'd1000000;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7863                    	    // ******
7864       1/1          		mgmtsoc_reset_storage &lt;= 2'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7865       1/1          		mgmtsoc_reset_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7866       1/1          		mgmtsoc_scratch_storage &lt;= 32'd305419896;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7867       1/1          		mgmtsoc_scratch_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7868       1/1          		mgmtsoc_bus_errors_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7869       1/1          		mgmtsoc_bus_errors &lt;= 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7870       1/1          		mgmtsoc_vexriscv_debug_reset &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7871       1/1          		mgmtsoc_vexriscv_ibus_err &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7872       1/1          		mgmtsoc_vexriscv_dbus_err &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7873       1/1          		mgmtsoc_vexriscv_i_cmd_valid &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7874       1/1          		mgmtsoc_vexriscv_i_cmd_payload_wr &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7875       1/1          		mgmtsoc_vexriscv_i_cmd_payload_address &lt;= 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7876       1/1          		mgmtsoc_vexriscv_i_cmd_payload_data &lt;= 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7877       1/1          		mgmtsoc_vexriscv_reset_debug_logic &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7878       1/1          		mgmtsoc_vexriscv_transfer_complete &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7879       1/1          		mgmtsoc_vexriscv_transfer_in_progress &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7880       1/1          		mgmtsoc_vexriscv_transfer_wait_for_ack &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7881       1/1          		mgmtsoc_vexriscv_debug_bus_ack &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7882       1/1          		mgmtsoc_load_storage &lt;= 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7883       1/1          		mgmtsoc_load_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7884       1/1          		mgmtsoc_reload_storage &lt;= 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7885       1/1          		mgmtsoc_reload_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7886       1/1          		mgmtsoc_en_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7887       1/1          		mgmtsoc_en_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7888       1/1          		mgmtsoc_update_value_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7889       1/1          		mgmtsoc_update_value_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7890       1/1          		mgmtsoc_value_status &lt;= 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7891       1/1          		mgmtsoc_value_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7892       1/1          		mgmtsoc_zero_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7893       1/1          		mgmtsoc_zero_trigger_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7894       1/1          		mgmtsoc_status_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7895       1/1          		mgmtsoc_pending_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7896       1/1          		mgmtsoc_pending_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7897       1/1          		mgmtsoc_enable_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7898       1/1          		mgmtsoc_enable_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7899       1/1          		mgmtsoc_value &lt;= 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7900       1/1          		dff_bus_ack &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7901       1/1          		dff2_bus_ack &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7902       1/1          		mgmtsoc_litespisdrphycore_storage &lt;= 8'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7903       1/1          		mgmtsoc_litespisdrphycore_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7904       1/1          		mgmtsoc_litespisdrphycore_cnt &lt;= 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7905       1/1          		mgmtsoc_litespisdrphycore_clk &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7906       1/1          		mgmtsoc_litespisdrphycore_posedge_reg &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7907       1/1          		mgmtsoc_litespisdrphycore_posedge_reg2 &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7908       1/1          		mgmtsoc_litespisdrphycore_count &lt;= 4'd11;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7909       1/1          		mgmtsoc_litespimmap_burst_cs &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7910       1/1          		mgmtsoc_litespimmap_count &lt;= 9'd256;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7911       1/1          		mgmtsoc_litespimmap_storage &lt;= 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7912       1/1          		mgmtsoc_litespimmap_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7913       1/1          		mgmtsoc_master_cs_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7914       1/1          		mgmtsoc_master_cs_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7915       1/1          		mgmtsoc_master_phyconfig_storage &lt;= 24'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7916       1/1          		mgmtsoc_master_phyconfig_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7917       1/1          		mgmtsoc_master_status_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7918       1/1          		mgmtsoc_master_tx_fifo_source_valid &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7919       1/1          		mgmtsoc_master_tx_fifo_source_payload_data &lt;= 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7920       1/1          		mgmtsoc_master_tx_fifo_source_payload_len &lt;= 6'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7921       1/1          		mgmtsoc_master_tx_fifo_source_payload_width &lt;= 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7922       1/1          		mgmtsoc_master_tx_fifo_source_payload_mask &lt;= 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7923       1/1          		mgmtsoc_master_rx_fifo_source_valid &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7924       1/1          		mgmtsoc_master_rx_fifo_source_payload_data &lt;= 32'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7925       1/1          		spi_clk &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7926       1/1          		spi_cs_n &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7927       1/1          		spi_mosi &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7928       1/1          		spi_master_miso &lt;= 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7929       1/1          		spi_master_control_storage &lt;= 16'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7930       1/1          		spi_master_control_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7931       1/1          		spi_master_status_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7932       1/1          		spi_master_mosi_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7933       1/1          		spi_master_miso_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7934       1/1          		spi_master_cs_storage &lt;= 17'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7935       1/1          		spi_master_cs_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7936       1/1          		spi_master_loopback_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7937       1/1          		spi_master_loopback_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7938       1/1          		spi_master_count &lt;= 3'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7939       1/1          		spi_master_clk_divider1 &lt;= 16'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7940       1/1          		spi_master_mosi_data &lt;= 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7941       1/1          		spi_master_mosi_sel &lt;= 3'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7942       1/1          		spi_master_miso_data &lt;= 8'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7943       1/1          		spimaster_storage &lt;= 16'd100;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7944       1/1          		spimaster_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7945       1/1          		mprj_wb_iena_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7946       1/1          		mprj_wb_iena_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7947       1/1          		sys_uart_tx &lt;= 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7948       1/1          		uart_phy_tx_tick &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7949       1/1          		uart_phy_rx_tick &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7950       1/1          		uart_phy_rx_rx_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7951       1/1          		uart_txfull_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7952       1/1          		uart_rxempty_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7953       1/1          		uart_tx_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7954       1/1          		uart_tx_trigger_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7955       1/1          		uart_rx_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7956       1/1          		uart_rx_trigger_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7957       1/1          		uart_status_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7958       1/1          		uart_pending_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7959       1/1          		uart_pending_r &lt;= 2'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7960       1/1          		uart_enable_storage &lt;= 2'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7961       1/1          		uart_enable_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7962       1/1          		uart_txempty_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7963       1/1          		uart_rxfull_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7964       1/1          		uart_tx_fifo_readable &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7965       1/1          		uart_tx_fifo_level0 &lt;= 5'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7966       1/1          		uart_tx_fifo_produce &lt;= 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7967       1/1          		uart_tx_fifo_consume &lt;= 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7968       1/1          		uart_rx_fifo_readable &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7969       1/1          		uart_rx_fifo_level0 &lt;= 5'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7970       1/1          		uart_rx_fifo_produce &lt;= 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7971       1/1          		uart_rx_fifo_consume &lt;= 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7972       1/1          		dbg_uart_dbg_uart_tx &lt;= 1'd1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7973       1/1          		dbg_uart_tx_tick &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7974       1/1          		dbg_uart_rx_tick &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7975       1/1          		dbg_uart_rx_rx_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7976       1/1          		dbg_uart_incr &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7977       1/1          		dbg_uart_count &lt;= 20'd1000000;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7978       1/1          		debug_oeb_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7979       1/1          		debug_oeb_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7980       1/1          		debug_mode_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7981       1/1          		debug_mode_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7982       1/1          		uart_enabled_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7983       1/1          		uart_enabled_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7984       1/1          		gpio_mode1_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7985       1/1          		gpio_mode1_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7986       1/1          		gpio_mode0_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7987       1/1          		gpio_mode0_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7988       1/1          		gpio_ien_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7989       1/1          		gpio_ien_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7990       1/1          		gpio_oe_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7991       1/1          		gpio_oe_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7992       1/1          		gpio_in_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7993       1/1          		gpio_out_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7994       1/1          		gpio_out_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7995       1/1          		la_ien_storage &lt;= 128'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7996       1/1          		la_ien_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7997       1/1          		la_oe_storage &lt;= 128'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7998       1/1          		la_oe_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
7999       1/1          		la_in_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8000       1/1          		la_out_storage &lt;= 128'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8001       1/1          		la_out_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8002       1/1          		spi_enabled_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8003       1/1          		spi_enabled_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8004       1/1          		user_irq_ena_storage &lt;= 3'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8005       1/1          		user_irq_ena_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8006       1/1          		gpioin0_in_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8007       1/1          		gpioin0_gpioin0_mode_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8008       1/1          		gpioin0_gpioin0_mode_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8009       1/1          		gpioin0_gpioin0_edge_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8010       1/1          		gpioin0_gpioin0_edge_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8011       1/1          		gpioin0_gpioin0_in_pads_n_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8012       1/1          		gpioin0_gpioin0_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8013       1/1          		gpioin0_gpioin0_trigger_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8014       1/1          		gpioin1_in_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8015       1/1          		gpioin1_gpioin1_mode_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8016       1/1          		gpioin1_gpioin1_mode_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8017       1/1          		gpioin1_gpioin1_edge_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8018       1/1          		gpioin1_gpioin1_edge_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8019       1/1          		gpioin1_gpioin1_in_pads_n_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8020       1/1          		gpioin1_gpioin1_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8021       1/1          		gpioin1_gpioin1_trigger_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8022       1/1          		gpioin2_in_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8023       1/1          		gpioin2_gpioin2_mode_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8024       1/1          		gpioin2_gpioin2_mode_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8025       1/1          		gpioin2_gpioin2_edge_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8026       1/1          		gpioin2_gpioin2_edge_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8027       1/1          		gpioin2_gpioin2_in_pads_n_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8028       1/1          		gpioin2_gpioin2_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8029       1/1          		gpioin2_gpioin2_trigger_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8030       1/1          		gpioin3_in_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8031       1/1          		gpioin3_gpioin3_mode_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8032       1/1          		gpioin3_gpioin3_mode_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8033       1/1          		gpioin3_gpioin3_edge_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8034       1/1          		gpioin3_gpioin3_edge_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8035       1/1          		gpioin3_gpioin3_in_pads_n_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8036       1/1          		gpioin3_gpioin3_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8037       1/1          		gpioin3_gpioin3_trigger_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8038       1/1          		gpioin4_in_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8039       1/1          		gpioin4_gpioin4_mode_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8040       1/1          		gpioin4_gpioin4_mode_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8041       1/1          		gpioin4_gpioin4_edge_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8042       1/1          		gpioin4_gpioin4_edge_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8043       1/1          		gpioin4_gpioin4_in_pads_n_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8044       1/1          		gpioin4_gpioin4_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8045       1/1          		gpioin4_gpioin4_trigger_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8046       1/1          		gpioin5_in_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8047       1/1          		gpioin5_gpioin5_mode_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8048       1/1          		gpioin5_gpioin5_mode_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8049       1/1          		gpioin5_gpioin5_edge_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8050       1/1          		gpioin5_gpioin5_edge_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8051       1/1          		gpioin5_gpioin5_in_pads_n_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8052       1/1          		gpioin5_gpioin5_pending &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8053       1/1          		gpioin5_gpioin5_trigger_d &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8054       1/1          		litespiphy_state &lt;= 2'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8055       1/1          		litespi_grant &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8056       1/1          		litespi_state &lt;= 4'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8057       1/1          		spimaster_state &lt;= 2'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8058       1/1          		rs232phy_rs232phytx_state &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8059       1/1          		rs232phy_rs232phyrx_state &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8060       1/1          		uartwishbonebridge_rs232phytx_state &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8061       1/1          		uartwishbonebridge_rs232phyrx_state &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8062       1/1          		uartwishbonebridge_state &lt;= 3'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8063       1/1          		gpioin0_status_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8064       1/1          		gpioin0_pending_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8065       1/1          		gpioin0_pending_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8066       1/1          		gpioin0_enable_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8067       1/1          		gpioin0_enable_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8068       1/1          		gpioin1_status_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8069       1/1          		gpioin1_pending_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8070       1/1          		gpioin1_pending_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8071       1/1          		gpioin1_enable_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8072       1/1          		gpioin1_enable_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8073       1/1          		gpioin2_status_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8074       1/1          		gpioin2_pending_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8075       1/1          		gpioin2_pending_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8076       1/1          		gpioin2_enable_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8077       1/1          		gpioin2_enable_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8078       1/1          		gpioin3_status_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8079       1/1          		gpioin3_pending_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8080       1/1          		gpioin3_pending_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8081       1/1          		gpioin3_enable_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8082       1/1          		gpioin3_enable_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8083       1/1          		gpioin4_status_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8084       1/1          		gpioin4_pending_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8085       1/1          		gpioin4_pending_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8086       1/1          		gpioin4_enable_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8087       1/1          		gpioin4_enable_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8088       1/1          		gpioin5_status_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8089       1/1          		gpioin5_pending_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8090       1/1          		gpioin5_pending_r &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8091       1/1          		gpioin5_enable_storage &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8092       1/1          		gpioin5_enable_re &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8093       1/1          		grant &lt;= 2'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8094       1/1          		slave_sel_r &lt;= 7'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8095       1/1          		count &lt;= 20'd1000000;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8096       1/1          		state &lt;= 1'd0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8097                    	end
                        MISSING_ELSE
8098       1/1          	multiregimpl0_regs0 &lt;= sys_uart_rx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8099       1/1          	multiregimpl0_regs1 &lt;= multiregimpl0_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8100       1/1          	multiregimpl1_regs0 &lt;= dbg_uart_dbg_uart_rx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8101       1/1          	multiregimpl1_regs1 &lt;= multiregimpl1_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8102       1/1          	multiregimpl2_regs0 &lt;= gpio_in_pad;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8103       1/1          	multiregimpl2_regs1 &lt;= multiregimpl2_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8104       1/1          	multiregimpl3_regs0 &lt;= la_input[0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8105       1/1          	multiregimpl3_regs1 &lt;= multiregimpl3_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8106       1/1          	multiregimpl4_regs0 &lt;= la_input[1];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8107       1/1          	multiregimpl4_regs1 &lt;= multiregimpl4_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8108       1/1          	multiregimpl5_regs0 &lt;= la_input[2];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8109       1/1          	multiregimpl5_regs1 &lt;= multiregimpl5_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8110       1/1          	multiregimpl6_regs0 &lt;= la_input[3];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8111       1/1          	multiregimpl6_regs1 &lt;= multiregimpl6_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8112       1/1          	multiregimpl7_regs0 &lt;= la_input[4];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8113       1/1          	multiregimpl7_regs1 &lt;= multiregimpl7_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8114       1/1          	multiregimpl8_regs0 &lt;= la_input[5];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8115       1/1          	multiregimpl8_regs1 &lt;= multiregimpl8_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8116       1/1          	multiregimpl9_regs0 &lt;= la_input[6];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8117       1/1          	multiregimpl9_regs1 &lt;= multiregimpl9_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8118       1/1          	multiregimpl10_regs0 &lt;= la_input[7];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8119       1/1          	multiregimpl10_regs1 &lt;= multiregimpl10_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8120       1/1          	multiregimpl11_regs0 &lt;= la_input[8];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8121       1/1          	multiregimpl11_regs1 &lt;= multiregimpl11_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8122       1/1          	multiregimpl12_regs0 &lt;= la_input[9];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8123       1/1          	multiregimpl12_regs1 &lt;= multiregimpl12_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8124       1/1          	multiregimpl13_regs0 &lt;= la_input[10];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8125       1/1          	multiregimpl13_regs1 &lt;= multiregimpl13_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8126       1/1          	multiregimpl14_regs0 &lt;= la_input[11];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8127       1/1          	multiregimpl14_regs1 &lt;= multiregimpl14_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8128       1/1          	multiregimpl15_regs0 &lt;= la_input[12];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8129       1/1          	multiregimpl15_regs1 &lt;= multiregimpl15_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8130       1/1          	multiregimpl16_regs0 &lt;= la_input[13];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8131       1/1          	multiregimpl16_regs1 &lt;= multiregimpl16_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8132       1/1          	multiregimpl17_regs0 &lt;= la_input[14];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8133       1/1          	multiregimpl17_regs1 &lt;= multiregimpl17_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8134       1/1          	multiregimpl18_regs0 &lt;= la_input[15];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8135       1/1          	multiregimpl18_regs1 &lt;= multiregimpl18_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8136       1/1          	multiregimpl19_regs0 &lt;= la_input[16];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8137       1/1          	multiregimpl19_regs1 &lt;= multiregimpl19_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8138       1/1          	multiregimpl20_regs0 &lt;= la_input[17];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8139       1/1          	multiregimpl20_regs1 &lt;= multiregimpl20_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8140       1/1          	multiregimpl21_regs0 &lt;= la_input[18];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8141       1/1          	multiregimpl21_regs1 &lt;= multiregimpl21_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8142       1/1          	multiregimpl22_regs0 &lt;= la_input[19];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8143       1/1          	multiregimpl22_regs1 &lt;= multiregimpl22_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8144       1/1          	multiregimpl23_regs0 &lt;= la_input[20];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8145       1/1          	multiregimpl23_regs1 &lt;= multiregimpl23_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8146       1/1          	multiregimpl24_regs0 &lt;= la_input[21];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8147       1/1          	multiregimpl24_regs1 &lt;= multiregimpl24_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8148       1/1          	multiregimpl25_regs0 &lt;= la_input[22];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8149       1/1          	multiregimpl25_regs1 &lt;= multiregimpl25_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8150       1/1          	multiregimpl26_regs0 &lt;= la_input[23];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8151       1/1          	multiregimpl26_regs1 &lt;= multiregimpl26_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8152       1/1          	multiregimpl27_regs0 &lt;= la_input[24];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8153       1/1          	multiregimpl27_regs1 &lt;= multiregimpl27_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8154       1/1          	multiregimpl28_regs0 &lt;= la_input[25];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8155       1/1          	multiregimpl28_regs1 &lt;= multiregimpl28_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8156       1/1          	multiregimpl29_regs0 &lt;= la_input[26];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8157       1/1          	multiregimpl29_regs1 &lt;= multiregimpl29_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8158       1/1          	multiregimpl30_regs0 &lt;= la_input[27];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8159       1/1          	multiregimpl30_regs1 &lt;= multiregimpl30_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8160       1/1          	multiregimpl31_regs0 &lt;= la_input[28];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8161       1/1          	multiregimpl31_regs1 &lt;= multiregimpl31_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8162       1/1          	multiregimpl32_regs0 &lt;= la_input[29];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8163       1/1          	multiregimpl32_regs1 &lt;= multiregimpl32_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8164       1/1          	multiregimpl33_regs0 &lt;= la_input[30];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8165       1/1          	multiregimpl33_regs1 &lt;= multiregimpl33_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8166       1/1          	multiregimpl34_regs0 &lt;= la_input[31];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8167       1/1          	multiregimpl34_regs1 &lt;= multiregimpl34_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8168       1/1          	multiregimpl35_regs0 &lt;= la_input[32];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8169       1/1          	multiregimpl35_regs1 &lt;= multiregimpl35_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8170       1/1          	multiregimpl36_regs0 &lt;= la_input[33];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8171       1/1          	multiregimpl36_regs1 &lt;= multiregimpl36_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8172       1/1          	multiregimpl37_regs0 &lt;= la_input[34];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8173       1/1          	multiregimpl37_regs1 &lt;= multiregimpl37_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8174       1/1          	multiregimpl38_regs0 &lt;= la_input[35];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8175       1/1          	multiregimpl38_regs1 &lt;= multiregimpl38_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8176       1/1          	multiregimpl39_regs0 &lt;= la_input[36];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8177       1/1          	multiregimpl39_regs1 &lt;= multiregimpl39_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8178       1/1          	multiregimpl40_regs0 &lt;= la_input[37];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8179       1/1          	multiregimpl40_regs1 &lt;= multiregimpl40_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8180       1/1          	multiregimpl41_regs0 &lt;= la_input[38];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8181       1/1          	multiregimpl41_regs1 &lt;= multiregimpl41_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8182       1/1          	multiregimpl42_regs0 &lt;= la_input[39];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8183       1/1          	multiregimpl42_regs1 &lt;= multiregimpl42_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8184       1/1          	multiregimpl43_regs0 &lt;= la_input[40];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8185       1/1          	multiregimpl43_regs1 &lt;= multiregimpl43_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8186       1/1          	multiregimpl44_regs0 &lt;= la_input[41];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8187       1/1          	multiregimpl44_regs1 &lt;= multiregimpl44_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8188       1/1          	multiregimpl45_regs0 &lt;= la_input[42];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8189       1/1          	multiregimpl45_regs1 &lt;= multiregimpl45_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8190       1/1          	multiregimpl46_regs0 &lt;= la_input[43];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8191       1/1          	multiregimpl46_regs1 &lt;= multiregimpl46_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8192       1/1          	multiregimpl47_regs0 &lt;= la_input[44];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8193       1/1          	multiregimpl47_regs1 &lt;= multiregimpl47_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8194       1/1          	multiregimpl48_regs0 &lt;= la_input[45];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8195       1/1          	multiregimpl48_regs1 &lt;= multiregimpl48_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8196       1/1          	multiregimpl49_regs0 &lt;= la_input[46];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8197       1/1          	multiregimpl49_regs1 &lt;= multiregimpl49_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8198       1/1          	multiregimpl50_regs0 &lt;= la_input[47];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8199       1/1          	multiregimpl50_regs1 &lt;= multiregimpl50_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8200       1/1          	multiregimpl51_regs0 &lt;= la_input[48];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8201       1/1          	multiregimpl51_regs1 &lt;= multiregimpl51_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8202       1/1          	multiregimpl52_regs0 &lt;= la_input[49];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8203       1/1          	multiregimpl52_regs1 &lt;= multiregimpl52_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8204       1/1          	multiregimpl53_regs0 &lt;= la_input[50];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8205       1/1          	multiregimpl53_regs1 &lt;= multiregimpl53_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8206       1/1          	multiregimpl54_regs0 &lt;= la_input[51];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8207       1/1          	multiregimpl54_regs1 &lt;= multiregimpl54_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8208       1/1          	multiregimpl55_regs0 &lt;= la_input[52];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8209       1/1          	multiregimpl55_regs1 &lt;= multiregimpl55_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8210       1/1          	multiregimpl56_regs0 &lt;= la_input[53];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8211       1/1          	multiregimpl56_regs1 &lt;= multiregimpl56_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8212       1/1          	multiregimpl57_regs0 &lt;= la_input[54];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8213       1/1          	multiregimpl57_regs1 &lt;= multiregimpl57_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8214       1/1          	multiregimpl58_regs0 &lt;= la_input[55];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8215       1/1          	multiregimpl58_regs1 &lt;= multiregimpl58_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8216       1/1          	multiregimpl59_regs0 &lt;= la_input[56];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8217       1/1          	multiregimpl59_regs1 &lt;= multiregimpl59_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8218       1/1          	multiregimpl60_regs0 &lt;= la_input[57];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8219       1/1          	multiregimpl60_regs1 &lt;= multiregimpl60_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8220       1/1          	multiregimpl61_regs0 &lt;= la_input[58];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8221       1/1          	multiregimpl61_regs1 &lt;= multiregimpl61_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8222       1/1          	multiregimpl62_regs0 &lt;= la_input[59];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8223       1/1          	multiregimpl62_regs1 &lt;= multiregimpl62_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8224       1/1          	multiregimpl63_regs0 &lt;= la_input[60];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8225       1/1          	multiregimpl63_regs1 &lt;= multiregimpl63_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8226       1/1          	multiregimpl64_regs0 &lt;= la_input[61];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8227       1/1          	multiregimpl64_regs1 &lt;= multiregimpl64_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8228       1/1          	multiregimpl65_regs0 &lt;= la_input[62];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8229       1/1          	multiregimpl65_regs1 &lt;= multiregimpl65_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8230       1/1          	multiregimpl66_regs0 &lt;= la_input[63];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8231       1/1          	multiregimpl66_regs1 &lt;= multiregimpl66_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8232       1/1          	multiregimpl67_regs0 &lt;= la_input[64];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8233       1/1          	multiregimpl67_regs1 &lt;= multiregimpl67_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8234       1/1          	multiregimpl68_regs0 &lt;= la_input[65];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8235       1/1          	multiregimpl68_regs1 &lt;= multiregimpl68_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8236       1/1          	multiregimpl69_regs0 &lt;= la_input[66];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8237       1/1          	multiregimpl69_regs1 &lt;= multiregimpl69_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8238       1/1          	multiregimpl70_regs0 &lt;= la_input[67];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8239       1/1          	multiregimpl70_regs1 &lt;= multiregimpl70_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8240       1/1          	multiregimpl71_regs0 &lt;= la_input[68];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8241       1/1          	multiregimpl71_regs1 &lt;= multiregimpl71_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8242       1/1          	multiregimpl72_regs0 &lt;= la_input[69];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8243       1/1          	multiregimpl72_regs1 &lt;= multiregimpl72_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8244       1/1          	multiregimpl73_regs0 &lt;= la_input[70];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8245       1/1          	multiregimpl73_regs1 &lt;= multiregimpl73_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8246       1/1          	multiregimpl74_regs0 &lt;= la_input[71];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8247       1/1          	multiregimpl74_regs1 &lt;= multiregimpl74_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8248       1/1          	multiregimpl75_regs0 &lt;= la_input[72];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8249       1/1          	multiregimpl75_regs1 &lt;= multiregimpl75_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8250       1/1          	multiregimpl76_regs0 &lt;= la_input[73];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8251       1/1          	multiregimpl76_regs1 &lt;= multiregimpl76_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8252       1/1          	multiregimpl77_regs0 &lt;= la_input[74];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8253       1/1          	multiregimpl77_regs1 &lt;= multiregimpl77_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8254       1/1          	multiregimpl78_regs0 &lt;= la_input[75];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8255       1/1          	multiregimpl78_regs1 &lt;= multiregimpl78_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8256       1/1          	multiregimpl79_regs0 &lt;= la_input[76];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8257       1/1          	multiregimpl79_regs1 &lt;= multiregimpl79_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8258       1/1          	multiregimpl80_regs0 &lt;= la_input[77];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8259       1/1          	multiregimpl80_regs1 &lt;= multiregimpl80_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8260       1/1          	multiregimpl81_regs0 &lt;= la_input[78];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8261       1/1          	multiregimpl81_regs1 &lt;= multiregimpl81_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8262       1/1          	multiregimpl82_regs0 &lt;= la_input[79];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8263       1/1          	multiregimpl82_regs1 &lt;= multiregimpl82_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8264       1/1          	multiregimpl83_regs0 &lt;= la_input[80];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8265       1/1          	multiregimpl83_regs1 &lt;= multiregimpl83_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8266       1/1          	multiregimpl84_regs0 &lt;= la_input[81];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8267       1/1          	multiregimpl84_regs1 &lt;= multiregimpl84_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8268       1/1          	multiregimpl85_regs0 &lt;= la_input[82];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8269       1/1          	multiregimpl85_regs1 &lt;= multiregimpl85_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8270       1/1          	multiregimpl86_regs0 &lt;= la_input[83];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8271       1/1          	multiregimpl86_regs1 &lt;= multiregimpl86_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8272       1/1          	multiregimpl87_regs0 &lt;= la_input[84];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8273       1/1          	multiregimpl87_regs1 &lt;= multiregimpl87_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8274       1/1          	multiregimpl88_regs0 &lt;= la_input[85];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8275       1/1          	multiregimpl88_regs1 &lt;= multiregimpl88_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8276       1/1          	multiregimpl89_regs0 &lt;= la_input[86];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8277       1/1          	multiregimpl89_regs1 &lt;= multiregimpl89_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8278       1/1          	multiregimpl90_regs0 &lt;= la_input[87];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8279       1/1          	multiregimpl90_regs1 &lt;= multiregimpl90_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8280       1/1          	multiregimpl91_regs0 &lt;= la_input[88];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8281       1/1          	multiregimpl91_regs1 &lt;= multiregimpl91_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8282       1/1          	multiregimpl92_regs0 &lt;= la_input[89];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8283       1/1          	multiregimpl92_regs1 &lt;= multiregimpl92_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8284       1/1          	multiregimpl93_regs0 &lt;= la_input[90];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8285       1/1          	multiregimpl93_regs1 &lt;= multiregimpl93_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8286       1/1          	multiregimpl94_regs0 &lt;= la_input[91];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8287       1/1          	multiregimpl94_regs1 &lt;= multiregimpl94_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8288       1/1          	multiregimpl95_regs0 &lt;= la_input[92];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8289       1/1          	multiregimpl95_regs1 &lt;= multiregimpl95_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8290       1/1          	multiregimpl96_regs0 &lt;= la_input[93];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8291       1/1          	multiregimpl96_regs1 &lt;= multiregimpl96_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8292       1/1          	multiregimpl97_regs0 &lt;= la_input[94];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8293       1/1          	multiregimpl97_regs1 &lt;= multiregimpl97_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8294       1/1          	multiregimpl98_regs0 &lt;= la_input[95];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8295       1/1          	multiregimpl98_regs1 &lt;= multiregimpl98_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8296       1/1          	multiregimpl99_regs0 &lt;= la_input[96];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8297       1/1          	multiregimpl99_regs1 &lt;= multiregimpl99_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8298       1/1          	multiregimpl100_regs0 &lt;= la_input[97];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8299       1/1          	multiregimpl100_regs1 &lt;= multiregimpl100_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8300       1/1          	multiregimpl101_regs0 &lt;= la_input[98];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8301       1/1          	multiregimpl101_regs1 &lt;= multiregimpl101_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8302       1/1          	multiregimpl102_regs0 &lt;= la_input[99];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8303       1/1          	multiregimpl102_regs1 &lt;= multiregimpl102_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8304       1/1          	multiregimpl103_regs0 &lt;= la_input[100];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8305       1/1          	multiregimpl103_regs1 &lt;= multiregimpl103_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8306       1/1          	multiregimpl104_regs0 &lt;= la_input[101];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8307       1/1          	multiregimpl104_regs1 &lt;= multiregimpl104_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8308       1/1          	multiregimpl105_regs0 &lt;= la_input[102];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8309       1/1          	multiregimpl105_regs1 &lt;= multiregimpl105_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8310       1/1          	multiregimpl106_regs0 &lt;= la_input[103];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8311       1/1          	multiregimpl106_regs1 &lt;= multiregimpl106_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8312       1/1          	multiregimpl107_regs0 &lt;= la_input[104];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8313       1/1          	multiregimpl107_regs1 &lt;= multiregimpl107_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8314       1/1          	multiregimpl108_regs0 &lt;= la_input[105];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8315       1/1          	multiregimpl108_regs1 &lt;= multiregimpl108_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8316       1/1          	multiregimpl109_regs0 &lt;= la_input[106];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8317       1/1          	multiregimpl109_regs1 &lt;= multiregimpl109_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8318       1/1          	multiregimpl110_regs0 &lt;= la_input[107];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8319       1/1          	multiregimpl110_regs1 &lt;= multiregimpl110_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8320       1/1          	multiregimpl111_regs0 &lt;= la_input[108];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8321       1/1          	multiregimpl111_regs1 &lt;= multiregimpl111_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8322       1/1          	multiregimpl112_regs0 &lt;= la_input[109];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8323       1/1          	multiregimpl112_regs1 &lt;= multiregimpl112_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8324       1/1          	multiregimpl113_regs0 &lt;= la_input[110];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8325       1/1          	multiregimpl113_regs1 &lt;= multiregimpl113_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8326       1/1          	multiregimpl114_regs0 &lt;= la_input[111];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8327       1/1          	multiregimpl114_regs1 &lt;= multiregimpl114_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8328       1/1          	multiregimpl115_regs0 &lt;= la_input[112];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8329       1/1          	multiregimpl115_regs1 &lt;= multiregimpl115_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8330       1/1          	multiregimpl116_regs0 &lt;= la_input[113];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8331       1/1          	multiregimpl116_regs1 &lt;= multiregimpl116_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8332       1/1          	multiregimpl117_regs0 &lt;= la_input[114];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8333       1/1          	multiregimpl117_regs1 &lt;= multiregimpl117_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8334       1/1          	multiregimpl118_regs0 &lt;= la_input[115];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8335       1/1          	multiregimpl118_regs1 &lt;= multiregimpl118_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8336       1/1          	multiregimpl119_regs0 &lt;= la_input[116];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8337       1/1          	multiregimpl119_regs1 &lt;= multiregimpl119_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8338       1/1          	multiregimpl120_regs0 &lt;= la_input[117];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8339       1/1          	multiregimpl120_regs1 &lt;= multiregimpl120_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8340       1/1          	multiregimpl121_regs0 &lt;= la_input[118];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8341       1/1          	multiregimpl121_regs1 &lt;= multiregimpl121_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8342       1/1          	multiregimpl122_regs0 &lt;= la_input[119];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8343       1/1          	multiregimpl122_regs1 &lt;= multiregimpl122_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8344       1/1          	multiregimpl123_regs0 &lt;= la_input[120];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8345       1/1          	multiregimpl123_regs1 &lt;= multiregimpl123_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8346       1/1          	multiregimpl124_regs0 &lt;= la_input[121];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8347       1/1          	multiregimpl124_regs1 &lt;= multiregimpl124_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8348       1/1          	multiregimpl125_regs0 &lt;= la_input[122];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8349       1/1          	multiregimpl125_regs1 &lt;= multiregimpl125_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8350       1/1          	multiregimpl126_regs0 &lt;= la_input[123];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8351       1/1          	multiregimpl126_regs1 &lt;= multiregimpl126_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8352       1/1          	multiregimpl127_regs0 &lt;= la_input[124];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8353       1/1          	multiregimpl127_regs1 &lt;= multiregimpl127_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8354       1/1          	multiregimpl128_regs0 &lt;= la_input[125];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8355       1/1          	multiregimpl128_regs1 &lt;= multiregimpl128_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8356       1/1          	multiregimpl129_regs0 &lt;= la_input[126];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8357       1/1          	multiregimpl129_regs1 &lt;= multiregimpl129_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8358       1/1          	multiregimpl130_regs0 &lt;= la_input[127];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8359       1/1          	multiregimpl130_regs1 &lt;= multiregimpl130_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8360       1/1          	multiregimpl131_regs0 &lt;= user_irq[0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8361       1/1          	multiregimpl131_regs1 &lt;= multiregimpl131_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8362       1/1          	multiregimpl132_regs0 &lt;= user_irq[1];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8363       1/1          	multiregimpl132_regs1 &lt;= multiregimpl132_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8364       1/1          	multiregimpl133_regs0 &lt;= user_irq[2];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8365       1/1          	multiregimpl133_regs1 &lt;= multiregimpl133_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8366       1/1          	multiregimpl134_regs0 &lt;= user_irq[3];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8367       1/1          	multiregimpl134_regs1 &lt;= multiregimpl134_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8368       1/1          	multiregimpl135_regs0 &lt;= user_irq[4];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8369       1/1          	multiregimpl135_regs1 &lt;= multiregimpl135_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8370       1/1          	multiregimpl136_regs0 &lt;= user_irq[5];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8371       1/1          	multiregimpl136_regs1 &lt;= multiregimpl136_regs0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8372                    end
8373                    
8374                    RAM256 RAM256(
8375                    	.A0(dff_bus_adr[7:0]),
8376                    	.CLK(sys_clk),
8377                    	.Di0(dff_di),
8378                    	.EN0(dff_en),
8379                    	.WE0(dff_we),
8380                    	.Do0(dff_do)
8381                    );
8382                    
8383                    RAM128 RAM128(
8384                    	.A0(dff2_bus_adr[6:0]),
8385                    	.CLK(sys_clk),
8386                    	.Di0(dff2_di),
8387                    	.EN0(dff2_en),
8388                    	.WE0(dff2_we),
8389                    	.Do0(dff2_do)
8390                    );
8391                    
8392                    reg [9:0] storage[0:15];
8393                    reg [9:0] memdat;
8394                    reg [9:0] memdat_1;
8395                    always @(posedge sys_clk) begin
8396       1/1          	if (uart_tx_fifo_wrport_we)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8397       1/1          		storage[uart_tx_fifo_wrport_adr] &lt;= uart_tx_fifo_wrport_dat_w;
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
                        MISSING_ELSE
8398       1/1          	memdat &lt;= storage[uart_tx_fifo_wrport_adr];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8399                    end
8400                    
8401                    always @(posedge sys_clk) begin
8402       1/1          	if (uart_tx_fifo_rdport_re)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8403       1/1          		memdat_1 &lt;= storage[uart_tx_fifo_rdport_adr];
           Tests:       <span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;<span title = "compilation/simv/uart_tx">T54</span>&nbsp;
                        MISSING_ELSE
8404                    end
8405                    
8406                    assign uart_tx_fifo_wrport_dat_r = memdat;
8407                    assign uart_tx_fifo_rdport_dat_r = memdat_1;
8408                    
8409                    reg [9:0] storage_1[0:15];
8410                    reg [9:0] memdat_2;
8411                    reg [9:0] memdat_3;
8412                    always @(posedge sys_clk) begin
8413       1/1          	if (uart_rx_fifo_wrport_we)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8414       1/1          		storage_1[uart_rx_fifo_wrport_adr] &lt;= uart_rx_fifo_wrport_dat_w;
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
                        MISSING_ELSE
8415       1/1          	memdat_2 &lt;= storage_1[uart_rx_fifo_wrport_adr];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8416                    end
8417                    
8418                    always @(posedge sys_clk) begin
8419       1/1          	if (uart_rx_fifo_rdport_re)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
8420       1/1          		memdat_3 &lt;= storage_1[uart_rx_fifo_rdport_adr];
           Tests:       <span title = "compilation/simv/uart_rx">T22</span>&nbsp;<span title = "compilation/simv/uart_loopback">T20</span>&nbsp;<span title = "compilation/simv/uart_rx_msg">T21</span>&nbsp;
                        MISSING_ELSE
</pre>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
