#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13b6140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13b62d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x13adf30 .functor NOT 1, L_0x13e7020, C4<0>, C4<0>, C4<0>;
L_0x13e6d80 .functor XOR 1, L_0x13e6c20, L_0x13e6ce0, C4<0>, C4<0>;
L_0x13e6f10 .functor XOR 1, L_0x13e6d80, L_0x13e6e40, C4<0>, C4<0>;
v0x13e40d0_0 .net *"_ivl_10", 0 0, L_0x13e6e40;  1 drivers
v0x13e41d0_0 .net *"_ivl_12", 0 0, L_0x13e6f10;  1 drivers
v0x13e42b0_0 .net *"_ivl_2", 0 0, L_0x13e64a0;  1 drivers
v0x13e4370_0 .net *"_ivl_4", 0 0, L_0x13e6c20;  1 drivers
v0x13e4450_0 .net *"_ivl_6", 0 0, L_0x13e6ce0;  1 drivers
v0x13e4580_0 .net *"_ivl_8", 0 0, L_0x13e6d80;  1 drivers
v0x13e4660_0 .net "a", 0 0, v0x13e1d20_0;  1 drivers
v0x13e4700_0 .net "b", 0 0, v0x13e1dc0_0;  1 drivers
v0x13e47a0_0 .net "c", 0 0, v0x13e1e60_0;  1 drivers
v0x13e4840_0 .var "clk", 0 0;
v0x13e48e0_0 .net "d", 0 0, v0x13e1fa0_0;  1 drivers
v0x13e4980_0 .net "q_dut", 0 0, L_0x13e6ac0;  1 drivers
v0x13e4a20_0 .net "q_ref", 0 0, L_0x13e51d0;  1 drivers
v0x13e4ac0_0 .var/2u "stats1", 159 0;
v0x13e4b60_0 .var/2u "strobe", 0 0;
v0x13e4c00_0 .net "tb_match", 0 0, L_0x13e7020;  1 drivers
v0x13e4cc0_0 .net "tb_mismatch", 0 0, L_0x13adf30;  1 drivers
v0x13e4e90_0 .net "wavedrom_enable", 0 0, v0x13e2090_0;  1 drivers
v0x13e4f30_0 .net "wavedrom_title", 511 0, v0x13e2130_0;  1 drivers
L_0x13e64a0 .concat [ 1 0 0 0], L_0x13e51d0;
L_0x13e6c20 .concat [ 1 0 0 0], L_0x13e51d0;
L_0x13e6ce0 .concat [ 1 0 0 0], L_0x13e6ac0;
L_0x13e6e40 .concat [ 1 0 0 0], L_0x13e51d0;
L_0x13e7020 .cmp/eeq 1, L_0x13e64a0, L_0x13e6f10;
S_0x13b6460 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x13b62d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x13a2ea0 .functor NOT 1, v0x13e1d20_0, C4<0>, C4<0>, C4<0>;
L_0x13b6bc0 .functor XOR 1, L_0x13a2ea0, v0x13e1dc0_0, C4<0>, C4<0>;
L_0x13adfa0 .functor XOR 1, L_0x13b6bc0, v0x13e1e60_0, C4<0>, C4<0>;
L_0x13e51d0 .functor XOR 1, L_0x13adfa0, v0x13e1fa0_0, C4<0>, C4<0>;
v0x13ae1a0_0 .net *"_ivl_0", 0 0, L_0x13a2ea0;  1 drivers
v0x13ae240_0 .net *"_ivl_2", 0 0, L_0x13b6bc0;  1 drivers
v0x13a2ff0_0 .net *"_ivl_4", 0 0, L_0x13adfa0;  1 drivers
v0x13a3090_0 .net "a", 0 0, v0x13e1d20_0;  alias, 1 drivers
v0x13e10e0_0 .net "b", 0 0, v0x13e1dc0_0;  alias, 1 drivers
v0x13e11f0_0 .net "c", 0 0, v0x13e1e60_0;  alias, 1 drivers
v0x13e12b0_0 .net "d", 0 0, v0x13e1fa0_0;  alias, 1 drivers
v0x13e1370_0 .net "q", 0 0, L_0x13e51d0;  alias, 1 drivers
S_0x13e14d0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x13b62d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x13e1d20_0 .var "a", 0 0;
v0x13e1dc0_0 .var "b", 0 0;
v0x13e1e60_0 .var "c", 0 0;
v0x13e1f00_0 .net "clk", 0 0, v0x13e4840_0;  1 drivers
v0x13e1fa0_0 .var "d", 0 0;
v0x13e2090_0 .var "wavedrom_enable", 0 0;
v0x13e2130_0 .var "wavedrom_title", 511 0;
E_0x13b10a0/0 .event negedge, v0x13e1f00_0;
E_0x13b10a0/1 .event posedge, v0x13e1f00_0;
E_0x13b10a0 .event/or E_0x13b10a0/0, E_0x13b10a0/1;
E_0x13b12f0 .event posedge, v0x13e1f00_0;
E_0x139b9f0 .event negedge, v0x13e1f00_0;
S_0x13e1820 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x13e14d0;
 .timescale -12 -12;
v0x13e1a20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13e1b20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x13e14d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13e2290 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x13b62d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x13e5300 .functor NOT 1, v0x13e1d20_0, C4<0>, C4<0>, C4<0>;
L_0x13e5370 .functor NOT 1, v0x13e1dc0_0, C4<0>, C4<0>, C4<0>;
L_0x13e5400 .functor AND 1, L_0x13e5300, L_0x13e5370, C4<1>, C4<1>;
L_0x13e54c0 .functor NOT 1, v0x13e1e60_0, C4<0>, C4<0>, C4<0>;
L_0x13e5560 .functor AND 1, L_0x13e5400, L_0x13e54c0, C4<1>, C4<1>;
L_0x13e5670 .functor NOT 1, v0x13e1fa0_0, C4<0>, C4<0>, C4<0>;
L_0x13e5720 .functor AND 1, L_0x13e5560, L_0x13e5670, C4<1>, C4<1>;
L_0x13e58d0 .functor AND 1, L_0x13e5830, v0x13e1e60_0, C4<1>, C4<1>;
L_0x13e59e0 .functor NOT 1, v0x13e1dc0_0, C4<0>, C4<0>, C4<0>;
L_0x13e5a50 .functor AND 1, L_0x13e58d0, L_0x13e59e0, C4<1>, C4<1>;
L_0x13e5bc0 .functor NOT 1, v0x13e1d20_0, C4<0>, C4<0>, C4<0>;
L_0x13e5c30 .functor AND 1, L_0x13e5a50, L_0x13e5bc0, C4<1>, C4<1>;
L_0x13e5d60 .functor OR 1, L_0x13e5720, L_0x13e5c30, C4<0>, C4<0>;
L_0x13e5e70 .functor AND 1, v0x13e1e60_0, v0x13e1dc0_0, C4<1>, C4<1>;
L_0x13e5cf0 .functor NOT 1, v0x13e1d20_0, C4<0>, C4<0>, C4<0>;
L_0x13e5f60 .functor AND 1, L_0x13e5e70, L_0x13e5cf0, C4<1>, C4<1>;
L_0x13e6100 .functor OR 1, L_0x13e5d60, L_0x13e5f60, C4<0>, C4<0>;
L_0x13e6210 .functor AND 1, v0x13e1d20_0, v0x13e1dc0_0, C4<1>, C4<1>;
L_0x13e6540 .functor NOT 1, v0x13e1e60_0, C4<0>, C4<0>, C4<0>;
L_0x13e66c0 .functor AND 1, L_0x13e6210, L_0x13e6540, C4<1>, C4<1>;
L_0x13e6880 .functor NOT 1, v0x13e1fa0_0, C4<0>, C4<0>, C4<0>;
L_0x13e68f0 .functor AND 1, L_0x13e66c0, L_0x13e6880, C4<1>, C4<1>;
L_0x13e6ac0 .functor OR 1, L_0x13e6100, L_0x13e68f0, C4<0>, C4<0>;
v0x13e2580_0 .net *"_ivl_0", 0 0, L_0x13e5300;  1 drivers
v0x13e2660_0 .net *"_ivl_10", 0 0, L_0x13e5670;  1 drivers
v0x13e2740_0 .net *"_ivl_12", 0 0, L_0x13e5720;  1 drivers
v0x13e2830_0 .net *"_ivl_15", 0 0, L_0x13e5830;  1 drivers
v0x13e28f0_0 .net *"_ivl_16", 0 0, L_0x13e58d0;  1 drivers
v0x13e2a20_0 .net *"_ivl_18", 0 0, L_0x13e59e0;  1 drivers
v0x13e2b00_0 .net *"_ivl_2", 0 0, L_0x13e5370;  1 drivers
v0x13e2be0_0 .net *"_ivl_20", 0 0, L_0x13e5a50;  1 drivers
v0x13e2cc0_0 .net *"_ivl_22", 0 0, L_0x13e5bc0;  1 drivers
v0x13e2da0_0 .net *"_ivl_24", 0 0, L_0x13e5c30;  1 drivers
v0x13e2e80_0 .net *"_ivl_26", 0 0, L_0x13e5d60;  1 drivers
v0x13e2f60_0 .net *"_ivl_28", 0 0, L_0x13e5e70;  1 drivers
v0x13e3040_0 .net *"_ivl_30", 0 0, L_0x13e5cf0;  1 drivers
v0x13e3120_0 .net *"_ivl_32", 0 0, L_0x13e5f60;  1 drivers
v0x13e3200_0 .net *"_ivl_34", 0 0, L_0x13e6100;  1 drivers
v0x13e32e0_0 .net *"_ivl_36", 0 0, L_0x13e6210;  1 drivers
v0x13e33c0_0 .net *"_ivl_38", 0 0, L_0x13e6540;  1 drivers
v0x13e34a0_0 .net *"_ivl_4", 0 0, L_0x13e5400;  1 drivers
v0x13e3580_0 .net *"_ivl_40", 0 0, L_0x13e66c0;  1 drivers
v0x13e3660_0 .net *"_ivl_42", 0 0, L_0x13e6880;  1 drivers
v0x13e3740_0 .net *"_ivl_44", 0 0, L_0x13e68f0;  1 drivers
v0x13e3820_0 .net *"_ivl_6", 0 0, L_0x13e54c0;  1 drivers
v0x13e3900_0 .net *"_ivl_8", 0 0, L_0x13e5560;  1 drivers
v0x13e39e0_0 .net "a", 0 0, v0x13e1d20_0;  alias, 1 drivers
v0x13e3a80_0 .net "b", 0 0, v0x13e1dc0_0;  alias, 1 drivers
v0x13e3b70_0 .net "c", 0 0, v0x13e1e60_0;  alias, 1 drivers
v0x13e3c60_0 .net "d", 0 0, v0x13e1fa0_0;  alias, 1 drivers
v0x13e3d50_0 .net "q", 0 0, L_0x13e6ac0;  alias, 1 drivers
L_0x13e5830 .reduce/nor v0x13e1fa0_0;
S_0x13e3eb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x13b62d0;
 .timescale -12 -12;
E_0x13b0e40 .event anyedge, v0x13e4b60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13e4b60_0;
    %nor/r;
    %assign/vec4 v0x13e4b60_0, 0;
    %wait E_0x13b0e40;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13e14d0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13e1fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e1e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e1dc0_0, 0;
    %assign/vec4 v0x13e1d20_0, 0;
    %wait E_0x139b9f0;
    %wait E_0x13b12f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13e1fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e1e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e1dc0_0, 0;
    %assign/vec4 v0x13e1d20_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13b10a0;
    %load/vec4 v0x13e1d20_0;
    %load/vec4 v0x13e1dc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e1e60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e1fa0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13e1fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e1e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e1dc0_0, 0;
    %assign/vec4 v0x13e1d20_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x13e1b20;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13b10a0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x13e1fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e1e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e1dc0_0, 0;
    %assign/vec4 v0x13e1d20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x13b62d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e4840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e4b60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x13b62d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x13e4840_0;
    %inv;
    %store/vec4 v0x13e4840_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x13b62d0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13e1f00_0, v0x13e4cc0_0, v0x13e4660_0, v0x13e4700_0, v0x13e47a0_0, v0x13e48e0_0, v0x13e4a20_0, v0x13e4980_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x13b62d0;
T_7 ;
    %load/vec4 v0x13e4ac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x13e4ac0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13e4ac0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x13e4ac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13e4ac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13e4ac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13e4ac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x13b62d0;
T_8 ;
    %wait E_0x13b10a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13e4ac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e4ac0_0, 4, 32;
    %load/vec4 v0x13e4c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13e4ac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e4ac0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13e4ac0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e4ac0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x13e4a20_0;
    %load/vec4 v0x13e4a20_0;
    %load/vec4 v0x13e4980_0;
    %xor;
    %load/vec4 v0x13e4a20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x13e4ac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e4ac0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x13e4ac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e4ac0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit2/iter1/response4/top_module.sv";
