INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sim_1/new/test_bench_pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
