;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-2
	ADD 11, 60
	MOV 7, 101
	SLT 11, 60
	DJN 12, <10
	SLT 17, 909
	DAT #121, #50
	ADD @1, @2
	ADD @1, @2
	SUB 0, -2
	ADD 13, @612
	SPL 0, <332
	ADD -1, @-20
	JMZ 11, 60
	ADD 130, 74
	ADD -1, @-20
	ADD <-30, 9
	JMZ 270, 69
	MOV -7, <-20
	SUB #-0, 7
	ADD 130, 9
	SUB @-920, @109
	CMP @127, 106
	JMP -12, #15
	SUB 31, 200
	SUB 12, @10
	SUB @127, 106
	ADD @127, 106
	JMZ 130, 9
	ADD 130, 9
	SUB @1, @2
	ADD @121, 106
	DJN 0, <10
	ADD 270, 60
	ADD 201, @90
	SUB -410, <-20
	MOV -1, <-20
	ADD #270, <1
	MOV -1, <-20
	DJN -1, @-20
	SPL 0, <332
	SUB -410, <-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
