Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 26 15:58:56 2022
| Host         : UL-22 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    93 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           22 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |              42 |           16 |
| Yes          | No                    | No                     |              28 |            8 |
| Yes          | No                    | Yes                    |              20 |            8 |
| Yes          | Yes                   | No                     |             130 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                 Clock Signal                                 |                                            Enable Signal                                           |                                                     Set/Reset Signal                                                    | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out50                                         |                                                                                                    | design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        |                                                                                                    | design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/axi_awvalid_i_1_n_0                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        |                                                                                                    | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        | design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/scan_line[3]_i_1_n_0                             | design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/current_char[6]_i_1_n_0                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        |                                                                                                    | design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        | design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/current_line[5]_i_1_n_0                          | design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/current_char[6]_i_1_n_0                                               |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        | design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/alt                                              | design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/current_char[6]_i_1_n_0                                               |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                    | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                  |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        | design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/current_char[6]_i_2_n_0                          | design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/current_char[6]_i_1_n_0                                               |                5 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        |                                                                                                    | design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        | design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/slv_reg_rden                                   | design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out50                                         | design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0                               |                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        |                                                                                                    | design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/current_char[6]_i_1_n_0                                               |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        | design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]          |                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out50                                         |                                                                                                    |                                                                                                                         |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out50                                         | design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/sel                        | design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_set                                     |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out50                                         | design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out[8]_i_2__0_n_0 | design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_set                                    |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out50                                         | design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg       | design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out50                                         | design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg0   | design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        |                                                                                                    | design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                              |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        | design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/code[7]_i_1_n_0                                  |                                                                                                                         |                4 |             11 |
| ~design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLK |                                                                                                    |                                                                                                                         |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out50                                         | design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0                       | design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/clear                                           |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        | design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_awready0__0                    | design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        | design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/bram_wen                           | design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        | design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in    | design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                              |               15 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out100                                        |                                                                                                    |                                                                                                                         |               16 |             49 |
+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


