open_bd_design {/home/xiaohui/fpga/zynq7010/test-ebaz4205/test-ebaz4205/test-ebaz4205.srcs/sources_1/bd/design_test/design_test.bd}
Successfully read diagram <design_test> from BD file </home/xiaohui/fpga/zynq7010/test-ebaz4205/test-ebaz4205/test-ebaz4205.srcs/sources_1/bd/design_test/design_test.bd>
open_project /home/xiaohui/fpga/zynq7010/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'P:/xlinx-fpga/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xiaohui/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7673.348 ; gain = 32.793 ; free physical = 12293 ; free virtual = 28469
current_project test-ebaz4205
close_project
****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/xiaohui/fpga/zynq7010/test-ebaz4205/test-ebaz4205/test-ebaz4205.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/xiaohui/fpga/zynq7010/test-ebaz4205/test-ebaz4205/test-ebaz4205.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed May  8 21:55:25 2019. For additional details about this file, please refer to the WebTalk help file at /home/xiaohui/xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May  8 21:55:25 2019...
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7677.988 ; gain = 4.641 ; free physical = 12293 ; free virtual = 28477
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May  8 21:55:32 2019] Launched impl_1...
Run output will be captured here: /home/xiaohui/fpga/zynq7010/project_1/project_1.runs/impl_1/runme.log
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
WARNING: [Timing 38-476] Binary timing data restore encountered an issue: pool object size mismatch between stored (48) and current (40)

WARNING: [Timing 38-477] Binary timing data restore failed. Reverting to non-binary load.
INFO: [Project 1-951] Timer suspended to facilitate reading binary constraint data.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 8225.738 ; gain = 0.000 ; free physical = 11670 ; free virtual = 27939
Restored from archive | CPU: 0.200000 secs | Memory: 0.419754 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 8225.738 ; gain = 0.000 ; free physical = 11670 ; free virtual = 27939
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8225.738 ; gain = 0.000 ; free physical = 11670 ; free virtual = 27939
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 8408.293 ; gain = 682.840 ; free physical = 11546 ; free virtual = 27818
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/xiaohui/fpga/zynq7010/project_1/project_1.runs/impl_1/led.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
