#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue May 24 12:17:26 2016
# Process ID: 5013
# Current directory: /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_2/lab2_2_3_2.runs/synth_1
# Command line: vivado -log rca_to_7segment_dataflow.vds -mode batch -messageDb vivado.pb -notrace -source rca_to_7segment_dataflow.tcl
# Log file: /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_2/lab2_2_3_2.runs/synth_1/rca_to_7segment_dataflow.vds
# Journal file: /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_2/lab2_2_3_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source rca_to_7segment_dataflow.tcl -notrace
Command: synth_design -top rca_to_7segment_dataflow -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5390 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1046.746 ; gain = 154.078 ; free physical = 2767 ; free virtual = 13327
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rca_to_7segment_dataflow' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_2/lab2_2_3_2.srcs/sources_1/new/rca_to_7segment_dataflow.v:23]
INFO: [Synth 8-638] synthesizing module 'rca_dataflow' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sources_1/new/rca_dataflow.v:23]
INFO: [Synth 8-638] synthesizing module 'fulladder_dataflow' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sources_1/new/fulladder_dataflow.v:23]
INFO: [Synth 8-256] done synthesizing module 'fulladder_dataflow' (1#1) [/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sources_1/new/fulladder_dataflow.v:23]
INFO: [Synth 8-256] done synthesizing module 'rca_dataflow' (2#1) [/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sources_1/new/rca_dataflow.v:23]
WARNING: [Synth 8-689] width (1) of port connection 's' does not match port width (4) of module 'rca_dataflow' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_2/lab2_2_3_2.srcs/sources_1/new/rca_to_7segment_dataflow.v:33]
INFO: [Synth 8-638] synthesizing module 'lab2_2_2_1' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sources_1/new/lab2_2_2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'lab2_2_2_1_partA' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sources_1/new/lab2_2_2_1_partA.v:23]
INFO: [Synth 8-638] synthesizing module 'comparator_dataflow' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sources_1/new/comparator_dataflow.v:22]
INFO: [Synth 8-256] done synthesizing module 'comparator_dataflow' (3#1) [/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sources_1/new/comparator_dataflow.v:22]
INFO: [Synth 8-638] synthesizing module 'lab2_circuitA_dataflow' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sources_1/new/lab2_circuitA_dataflow.v:23]
INFO: [Synth 8-256] done synthesizing module 'lab2_circuitA_dataflow' (4#1) [/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sources_1/new/lab2_circuitA_dataflow.v:23]
ERROR: [Synth 8-439] module 'mux_2_to_1_gate' not found [/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sources_1/new/lab2_2_2_1_partA.v:41]
ERROR: [Synth 8-285] failed synthesizing module 'lab2_2_2_1_partA' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sources_1/new/lab2_2_2_1_partA.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'lab2_2_2_1' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sources_1/new/lab2_2_2_1.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'rca_to_7segment_dataflow' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_2/lab2_2_3_2.srcs/sources_1/new/rca_to_7segment_dataflow.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1087.184 ; gain = 194.516 ; free physical = 2725 ; free virtual = 13286
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Tue May 24 12:17:40 2016...
