// Seed: 526435893
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output uwire id_5,
    output tri id_6,
    output wor id_7
);
  always begin
    id_7 = 1;
  end
  wire id_9, id_10;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    output uwire id_6,
    input wire id_7,
    output wire id_8,
    input wand id_9
);
  module_0(
      id_2, id_6, id_5, id_9, id_9, id_6, id_4, id_5
  );
endmodule
