# RISCV-processor-simulation

## T1

instruction memory



data memory



register file



## T2

single stage



## T3

five stage