Bnnroll with xnors in l1 + shift register for midbits
