<dec f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUFixupKinds.h' l='18' type='128'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUAsmBackend.cpp' l='86' c='_ZL20getFixupKindNumBytesj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUAsmBackend.cpp' l='111' c='_ZL16adjustFixupValueRKN4llvm7MCFixupEmPNS_9MCContextE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUFixupKinds.h' l='17'>/// 16-bit PC relative fixup for SOPP branch instructions.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUELFObjectWriter.cpp' l='79' u='r' c='_ZNK12_GLOBAL__N_121AMDGPUELFObjectWriter12getRelocTypeERN4llvm9MCContextERKNS1_7MCValueERKNS1_7MCFixupEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='352' u='r' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getSOPPBrEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
