
centos-preinstalled/ul:     file format elf32-littlearm


Disassembly of section .init:

00010ca8 <_init@@Base>:
   10ca8:	push	{r3, lr}
   10cac:	bl	11458 <tigetstr@plt+0x5b0>
   10cb0:	pop	{r3, pc}

Disassembly of section .plt:

00010cb4 <setupterm@plt-0x14>:
   10cb4:	push	{lr}		; (str lr, [sp, #-4]!)
   10cb8:	ldr	lr, [pc, #4]	; 10cc4 <_init@@Base+0x1c>
   10cbc:	add	lr, pc, lr
   10cc0:	ldr	pc, [lr, #8]!
   10cc4:	andeq	r2, r1, ip, lsr r3

00010cc8 <setupterm@plt>:
   10cc8:	add	ip, pc, #0, 12
   10ccc:	add	ip, ip, #73728	; 0x12000
   10cd0:	ldr	pc, [ip, #828]!	; 0x33c

00010cd4 <tputs@plt>:
   10cd4:	add	ip, pc, #0, 12
   10cd8:	add	ip, ip, #73728	; 0x12000
   10cdc:	ldr	pc, [ip, #820]!	; 0x334

00010ce0 <fflush@plt>:
   10ce0:	add	ip, pc, #0, 12
   10ce4:	add	ip, ip, #73728	; 0x12000
   10ce8:	ldr	pc, [ip, #812]!	; 0x32c

00010cec <wcwidth@plt>:
   10cec:	add	ip, pc, #0, 12
   10cf0:	add	ip, ip, #73728	; 0x12000
   10cf4:	ldr	pc, [ip, #804]!	; 0x324

00010cf8 <free@plt>:
   10cf8:	add	ip, pc, #0, 12
   10cfc:	add	ip, ip, #73728	; 0x12000
   10d00:	ldr	pc, [ip, #796]!	; 0x31c

00010d04 <ferror@plt>:
   10d04:	add	ip, pc, #0, 12
   10d08:	add	ip, ip, #73728	; 0x12000
   10d0c:	ldr	pc, [ip, #788]!	; 0x314

00010d10 <_exit@plt>:
   10d10:	add	ip, pc, #0, 12
   10d14:	add	ip, ip, #73728	; 0x12000
   10d18:	ldr	pc, [ip, #780]!	; 0x30c

00010d1c <signal@plt>:
   10d1c:	add	ip, pc, #0, 12
   10d20:	add	ip, ip, #73728	; 0x12000
   10d24:	ldr	pc, [ip, #772]!	; 0x304

00010d28 <dcgettext@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #73728	; 0x12000
   10d30:	ldr	pc, [ip, #764]!	; 0x2fc

00010d34 <ungetwc@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #73728	; 0x12000
   10d3c:	ldr	pc, [ip, #756]!	; 0x2f4

00010d40 <__stack_chk_fail@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #73728	; 0x12000
   10d48:	ldr	pc, [ip, #748]!	; 0x2ec

00010d4c <realloc@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #73728	; 0x12000
   10d54:	ldr	pc, [ip, #740]!	; 0x2e4

00010d58 <textdomain@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #73728	; 0x12000
   10d60:	ldr	pc, [ip, #732]!	; 0x2dc

00010d64 <err@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #73728	; 0x12000
   10d6c:	ldr	pc, [ip, #724]!	; 0x2d4

00010d70 <iswprint@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #73728	; 0x12000
   10d78:	ldr	pc, [ip, #716]!	; 0x2cc

00010d7c <tigetflag@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #73728	; 0x12000
   10d84:	ldr	pc, [ip, #708]!	; 0x2c4

00010d88 <putwchar@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #73728	; 0x12000
   10d90:	ldr	pc, [ip, #700]!	; 0x2bc

00010d94 <__fpending@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #73728	; 0x12000
   10d9c:	ldr	pc, [ip, #692]!	; 0x2b4

00010da0 <getenv@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #73728	; 0x12000
   10da8:	ldr	pc, [ip, #684]!	; 0x2ac

00010dac <malloc@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #73728	; 0x12000
   10db4:	ldr	pc, [ip, #676]!	; 0x2a4

00010db8 <__libc_start_main@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #73728	; 0x12000
   10dc0:	ldr	pc, [ip, #668]!	; 0x29c

00010dc4 <__gmon_start__@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #73728	; 0x12000
   10dcc:	ldr	pc, [ip, #660]!	; 0x294

00010dd0 <getopt_long@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #73728	; 0x12000
   10dd8:	ldr	pc, [ip, #652]!	; 0x28c

00010ddc <exit@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #73728	; 0x12000
   10de4:	ldr	pc, [ip, #644]!	; 0x284

00010de8 <warnx@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #73728	; 0x12000
   10df0:	ldr	pc, [ip, #636]!	; 0x27c

00010df4 <__errno_location@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #73728	; 0x12000
   10dfc:	ldr	pc, [ip, #628]!	; 0x274

00010e00 <__cxa_atexit@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #73728	; 0x12000
   10e08:	ldr	pc, [ip, #620]!	; 0x26c

00010e0c <memset@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #73728	; 0x12000
   10e14:	ldr	pc, [ip, #612]!	; 0x264

00010e18 <getwc@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #73728	; 0x12000
   10e20:	ldr	pc, [ip, #604]!	; 0x25c

00010e24 <__printf_chk@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #73728	; 0x12000
   10e2c:	ldr	pc, [ip, #596]!	; 0x254

00010e30 <__fprintf_chk@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #73728	; 0x12000
   10e38:	ldr	pc, [ip, #588]!	; 0x24c

00010e3c <fclose@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #73728	; 0x12000
   10e44:	ldr	pc, [ip, #580]!	; 0x244

00010e48 <setlocale@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #73728	; 0x12000
   10e50:	ldr	pc, [ip, #572]!	; 0x23c

00010e54 <errx@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #73728	; 0x12000
   10e5c:	ldr	pc, [ip, #564]!	; 0x234

00010e60 <warn@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #73728	; 0x12000
   10e68:	ldr	pc, [ip, #556]!	; 0x22c

00010e6c <fopen64@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #73728	; 0x12000
   10e74:	ldr	pc, [ip, #548]!	; 0x224

00010e78 <bindtextdomain@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #73728	; 0x12000
   10e80:	ldr	pc, [ip, #540]!	; 0x21c

00010e84 <isatty@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #73728	; 0x12000
   10e8c:	ldr	pc, [ip, #532]!	; 0x214

00010e90 <fputs@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #73728	; 0x12000
   10e98:	ldr	pc, [ip, #524]!	; 0x20c

00010e9c <abort@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #73728	; 0x12000
   10ea4:	ldr	pc, [ip, #516]!	; 0x204

00010ea8 <tigetstr@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #73728	; 0x12000
   10eb0:	ldr	pc, [ip, #508]!	; 0x1fc

Disassembly of section .text:

00010eb4 <.text>:
   10eb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10eb8:	movw	r4, #12488	; 0x30c8
   10ebc:	movt	r4, #2
   10ec0:	sub	sp, sp, #20
   10ec4:	mov	r5, r1
   10ec8:	mov	r6, r0
   10ecc:	ldr	r3, [r4]
   10ed0:	movw	r1, #10032	; 0x2730
   10ed4:	mov	r0, #6
   10ed8:	movt	r1, #1
   10edc:	str	r3, [sp, #12]
   10ee0:	bl	10e48 <setlocale@plt>
   10ee4:	movw	r0, #10472	; 0x28e8
   10ee8:	movw	r1, #10484	; 0x28f4
   10eec:	movt	r0, #1
   10ef0:	movt	r1, #1
   10ef4:	bl	10e78 <bindtextdomain@plt>
   10ef8:	movw	r0, #10472	; 0x28e8
   10efc:	movt	r0, #1
   10f00:	bl	10d58 <textdomain@plt>
   10f04:	movw	r0, #9464	; 0x24f8
   10f08:	movt	r0, #1
   10f0c:	bl	1269c <tigetstr@plt+0x17f4>
   10f10:	movw	r1, #5456	; 0x1550
   10f14:	mov	r0, #2
   10f18:	movt	r1, #1
   10f1c:	bl	10d1c <signal@plt>
   10f20:	movw	r1, #5456	; 0x1550
   10f24:	mov	r0, #15
   10f28:	movt	r1, #1
   10f2c:	bl	10d1c <signal@plt>
   10f30:	movw	r0, #10504	; 0x2908
   10f34:	movt	r0, #1
   10f38:	bl	10da0 <getenv@plt>
   10f3c:	subs	sl, r0, #0
   10f40:	beq	110b0 <tigetstr@plt+0x208>
   10f44:	ldr	r3, [r5]
   10f48:	ldrsb	r3, [r3]
   10f4c:	cmp	r3, #99	; 0x63
   10f50:	beq	110bc <tigetstr@plt+0x214>
   10f54:	mov	r9, #0
   10f58:	movw	fp, #12528	; 0x30f0
   10f5c:	movw	r7, #12520	; 0x30e8
   10f60:	movt	fp, #2
   10f64:	movt	r7, #2
   10f68:	mov	r8, r9
   10f6c:	str	r8, [sp]
   10f70:	movw	r2, #10544	; 0x2930
   10f74:	movw	r3, #9944	; 0x26d8
   10f78:	movt	r2, #1
   10f7c:	movt	r3, #1
   10f80:	mov	r0, r6
   10f84:	mov	r1, r5
   10f88:	bl	10dd0 <getopt_long@plt>
   10f8c:	cmn	r0, #1
   10f90:	beq	110d8 <tigetstr@plt+0x230>
   10f94:	sub	r0, r0, #84	; 0x54
   10f98:	cmp	r0, #32
   10f9c:	ldrls	pc, [pc, r0, lsl #2]
   10fa0:	b	110a0 <tigetstr@plt+0x1f8>
   10fa4:	muleq	r1, r4, r0
   10fa8:	andeq	r1, r1, r0, lsr #1
   10fac:	andeq	r1, r1, r4, asr #32
   10fb0:	andeq	r1, r1, r0, lsr #1
   10fb4:	andeq	r1, r1, r0, lsr #1
   10fb8:	andeq	r1, r1, r0, lsr #1
   10fbc:	andeq	r1, r1, r0, lsr #1
   10fc0:	andeq	r1, r1, r0, lsr #1
   10fc4:	andeq	r1, r1, r0, lsr #1
   10fc8:	andeq	r1, r1, r0, lsr #1
   10fcc:	andeq	r1, r1, r0, lsr #1
   10fd0:	andeq	r1, r1, r0, lsr #1
   10fd4:	andeq	r1, r1, r0, lsr #1
   10fd8:	andeq	r1, r1, r0, lsr #1
   10fdc:	andeq	r1, r1, r0, lsr #1
   10fe0:	andeq	r1, r1, r0, lsr #1
   10fe4:	andeq	r1, r1, r0, lsr #1
   10fe8:	andeq	r1, r1, r0, lsr #1
   10fec:	andeq	r1, r1, r0, lsr #1
   10ff0:	andeq	r1, r1, r0, lsr #1
   10ff4:	andeq	r1, r1, r4, lsr r0
   10ff8:	andeq	r1, r1, r8, lsr #32
   10ffc:	andeq	r1, r1, r0, lsr #1
   11000:	andeq	r1, r1, r0, lsr #1
   11004:	andeq	r1, r1, r0, lsr #1
   11008:	andeq	r1, r1, r0, lsr #1
   1100c:	andeq	r1, r1, r0, lsr #1
   11010:	andeq	r1, r1, r0, lsr #1
   11014:	andeq	r1, r1, r0, lsr #1
   11018:	andeq	r1, r1, r0, lsr #1
   1101c:	andeq	r1, r1, r0, lsr #1
   11020:	andeq	r1, r1, r0, lsr #1
   11024:	muleq	r1, r4, r0
   11028:	mov	r3, #1
   1102c:	str	r3, [fp]
   11030:	b	10f6c <tigetstr@plt+0xc4>
   11034:	movw	r3, #12512	; 0x30e0
   11038:	movt	r3, #2
   1103c:	ldr	r0, [r3]
   11040:	bl	1155c <tigetstr@plt+0x6b4>
   11044:	mov	r2, #5
   11048:	movw	r1, #10512	; 0x2910
   1104c:	mov	r0, #0
   11050:	movt	r1, #1
   11054:	bl	10d28 <dcgettext@plt>
   11058:	movw	r2, #12480	; 0x30c0
   1105c:	movt	r2, #2
   11060:	movw	r3, #10524	; 0x291c
   11064:	movt	r3, #1
   11068:	ldr	r2, [r2]
   1106c:	mov	r1, r0
   11070:	mov	r0, #1
   11074:	bl	10e24 <__printf_chk@plt>
   11078:	ldr	r2, [sp, #12]
   1107c:	mov	r0, #0
   11080:	ldr	r3, [r4]
   11084:	cmp	r2, r3
   11088:	bne	113f4 <tigetstr@plt+0x54c>
   1108c:	add	sp, sp, #20
   11090:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11094:	ldr	sl, [r7]
   11098:	mov	r9, #1
   1109c:	b	10f6c <tigetstr@plt+0xc4>
   110a0:	movw	r3, #12500	; 0x30d4
   110a4:	movt	r3, #2
   110a8:	ldr	r0, [r3]
   110ac:	bl	1155c <tigetstr@plt+0x6b4>
   110b0:	movw	sl, #10468	; 0x28e4
   110b4:	movt	sl, #1
   110b8:	b	10f54 <tigetstr@plt+0xac>
   110bc:	mov	r0, #1
   110c0:	bl	10e84 <isatty@plt>
   110c4:	movw	r3, #10468	; 0x28e4
   110c8:	movt	r3, #1
   110cc:	cmp	r0, #0
   110d0:	moveq	sl, r3
   110d4:	b	10f54 <tigetstr@plt+0xac>
   110d8:	mov	r0, sl
   110dc:	mov	r1, #1
   110e0:	add	r2, sp, #8
   110e4:	bl	10cc8 <setupterm@plt>
   110e8:	ldr	r3, [sp, #8]
   110ec:	cmp	r3, #0
   110f0:	beq	11114 <tigetstr@plt+0x26c>
   110f4:	cmp	r3, #1
   110f8:	beq	11130 <tigetstr@plt+0x288>
   110fc:	movw	r1, #10552	; 0x2938
   11100:	mov	r2, #5
   11104:	movt	r1, #1
   11108:	mov	r0, #0
   1110c:	bl	10d28 <dcgettext@plt>
   11110:	bl	10de8 <warnx@plt>
   11114:	cmp	r9, #0
   11118:	bne	11334 <tigetstr@plt+0x48c>
   1111c:	movw	r0, #10632	; 0x2988
   11120:	mov	r1, #1
   11124:	movt	r0, #1
   11128:	mov	r2, #0
   1112c:	bl	10cc8 <setupterm@plt>
   11130:	movw	r0, #10640	; 0x2990
   11134:	movt	r0, #1
   11138:	bl	10ea8 <tigetstr@plt>
   1113c:	movw	r9, #12528	; 0x30f0
   11140:	movt	r9, #2
   11144:	movw	r7, #12528	; 0x30f0
   11148:	movt	r7, #2
   1114c:	str	r0, [r9, #80]	; 0x50
   11150:	movw	r0, #10648	; 0x2998
   11154:	movt	r0, #1
   11158:	bl	10ea8 <tigetstr@plt>
   1115c:	str	r0, [r9, #72]	; 0x48
   11160:	movw	r0, #10656	; 0x29a0
   11164:	movt	r0, #1
   11168:	bl	10ea8 <tigetstr@plt>
   1116c:	cmp	r0, #0
   11170:	str	r0, [r9, #56]	; 0x38
   11174:	movw	r0, #10668	; 0x29ac
   11178:	movt	r0, #1
   1117c:	movweq	r3, #10664	; 0x29a8
   11180:	movteq	r3, #1
   11184:	streq	r3, [r9, #56]	; 0x38
   11188:	bl	10ea8 <tigetstr@plt>
   1118c:	str	r0, [r9, #32]
   11190:	movw	r0, #10676	; 0x29b4
   11194:	movt	r0, #1
   11198:	bl	10ea8 <tigetstr@plt>
   1119c:	str	r0, [r9, #88]	; 0x58
   111a0:	movw	r0, #10684	; 0x29bc
   111a4:	movt	r0, #1
   111a8:	bl	10ea8 <tigetstr@plt>
   111ac:	str	r0, [r9, #20]
   111b0:	movw	r0, #10692	; 0x29c4
   111b4:	movt	r0, #1
   111b8:	bl	10ea8 <tigetstr@plt>
   111bc:	str	r0, [r9, #8]
   111c0:	movw	r0, #10700	; 0x29cc
   111c4:	movt	r0, #1
   111c8:	bl	10ea8 <tigetstr@plt>
   111cc:	str	r0, [r9, #24]
   111d0:	movw	r0, #10704	; 0x29d0
   111d4:	movt	r0, #1
   111d8:	bl	10ea8 <tigetstr@plt>
   111dc:	str	r0, [r9, #28]
   111e0:	movw	r0, #10712	; 0x29d8
   111e4:	movt	r0, #1
   111e8:	bl	10ea8 <tigetstr@plt>
   111ec:	str	r0, [r9, #16]
   111f0:	movw	r0, #10716	; 0x29dc
   111f4:	movt	r0, #1
   111f8:	bl	10ea8 <tigetstr@plt>
   111fc:	ldr	r3, [r9, #28]
   11200:	cmp	r3, #0
   11204:	str	r0, [r9, #12]
   11208:	beq	1136c <tigetstr@plt+0x4c4>
   1120c:	ldr	r2, [r9, #20]
   11210:	movw	r3, #12528	; 0x30f0
   11214:	movt	r3, #2
   11218:	cmp	r2, #0
   1121c:	beq	11354 <tigetstr@plt+0x4ac>
   11220:	ldr	r2, [r9, #24]
   11224:	movw	r3, #12528	; 0x30f0
   11228:	movt	r3, #2
   1122c:	cmp	r2, #0
   11230:	beq	113a8 <tigetstr@plt+0x500>
   11234:	ldr	r2, [r9, #16]
   11238:	movw	r3, #12528	; 0x30f0
   1123c:	movt	r3, #2
   11240:	cmp	r2, #0
   11244:	beq	11380 <tigetstr@plt+0x4d8>
   11248:	cmp	r0, #0
   1124c:	beq	11390 <tigetstr@plt+0x4e8>
   11250:	movw	r0, #10724	; 0x29e4
   11254:	movt	r0, #1
   11258:	bl	10ea8 <tigetstr@plt>
   1125c:	movw	r3, #12528	; 0x30f0
   11260:	movt	r3, #2
   11264:	cmp	r0, #0
   11268:	str	r0, [r9, #60]	; 0x3c
   1126c:	moveq	r3, r0
   11270:	beq	11280 <tigetstr@plt+0x3d8>
   11274:	ldr	r3, [r3, #20]
   11278:	rsbs	r3, r3, #1
   1127c:	movcc	r3, #0
   11280:	movw	r0, #10728	; 0x29e8
   11284:	movt	r0, #1
   11288:	str	r3, [r9, #52]	; 0x34
   1128c:	bl	10d7c <tigetflag@plt>
   11290:	movw	r3, #12528	; 0x30f0
   11294:	movt	r3, #2
   11298:	cmp	r0, #0
   1129c:	beq	112ac <tigetstr@plt+0x404>
   112a0:	ldr	r3, [r3, #28]
   112a4:	cmp	r3, #0
   112a8:	beq	113d8 <tigetstr@plt+0x530>
   112ac:	movw	r0, #10732	; 0x29ec
   112b0:	movt	r0, #1
   112b4:	bl	10d7c <tigetflag@plt>
   112b8:	cmp	r0, #0
   112bc:	beq	112d4 <tigetstr@plt+0x42c>
   112c0:	ldr	r2, [r9, #20]
   112c4:	movw	r3, #12528	; 0x30f0
   112c8:	movt	r3, #2
   112cc:	cmp	r2, #0
   112d0:	beq	113cc <tigetstr@plt+0x524>
   112d4:	movw	r7, #12496	; 0x30d0
   112d8:	movt	r7, #2
   112dc:	bl	11cd8 <tigetstr@plt+0xe30>
   112e0:	ldr	r3, [r7]
   112e4:	cmp	r3, r6
   112e8:	bne	11320 <tigetstr@plt+0x478>
   112ec:	b	113b8 <tigetstr@plt+0x510>
   112f0:	ldr	r0, [r5, r3, lsl #2]
   112f4:	movw	r1, #10736	; 0x29f0
   112f8:	movt	r1, #1
   112fc:	bl	10e6c <fopen64@plt>
   11300:	subs	r8, r0, #0
   11304:	beq	113f8 <tigetstr@plt+0x550>
   11308:	bl	11f74 <tigetstr@plt+0x10cc>
   1130c:	mov	r0, r8
   11310:	bl	10e3c <fclose@plt>
   11314:	ldr	r3, [r7]
   11318:	add	r3, r3, #1
   1131c:	str	r3, [r7]
   11320:	cmp	r6, r3
   11324:	bgt	112f0 <tigetstr@plt+0x448>
   11328:	ldr	r0, [r9, #40]	; 0x28
   1132c:	bl	10cf8 <free@plt>
   11330:	b	11078 <tigetstr@plt+0x1d0>
   11334:	mov	r2, #5
   11338:	movw	r1, #10580	; 0x2954
   1133c:	mov	r0, #0
   11340:	movt	r1, #1
   11344:	bl	10d28 <dcgettext@plt>
   11348:	mov	r1, sl
   1134c:	bl	10de8 <warnx@plt>
   11350:	b	1111c <tigetstr@plt+0x274>
   11354:	ldr	r2, [r3, #32]
   11358:	cmp	r2, #0
   1135c:	strne	r2, [r3, #20]
   11360:	ldrne	r1, [r3, #88]	; 0x58
   11364:	strne	r1, [r3, #8]
   11368:	b	11220 <tigetstr@plt+0x378>
   1136c:	ldr	r3, [r7, #16]
   11370:	cmp	r3, #0
   11374:	beq	113e4 <tigetstr@plt+0x53c>
   11378:	str	r3, [r7, #28]
   1137c:	b	1120c <tigetstr@plt+0x364>
   11380:	ldr	r2, [r3, #32]
   11384:	cmp	r2, #0
   11388:	strne	r2, [r3, #16]
   1138c:	b	11248 <tigetstr@plt+0x3a0>
   11390:	ldr	r2, [r9, #88]	; 0x58
   11394:	movw	r3, #12528	; 0x30f0
   11398:	movt	r3, #2
   1139c:	cmp	r2, #0
   113a0:	strne	r2, [r3, #12]
   113a4:	b	11250 <tigetstr@plt+0x3a8>
   113a8:	ldr	r2, [r3, #32]
   113ac:	cmp	r2, #0
   113b0:	strne	r2, [r3, #24]
   113b4:	b	11234 <tigetstr@plt+0x38c>
   113b8:	movw	r3, #12504	; 0x30d8
   113bc:	movt	r3, #2
   113c0:	ldr	r0, [r3]
   113c4:	bl	11f74 <tigetstr@plt+0x10cc>
   113c8:	b	11328 <tigetstr@plt+0x480>
   113cc:	ldr	r3, [r3, #60]	; 0x3c
   113d0:	cmp	r3, #0
   113d4:	bne	112d4 <tigetstr@plt+0x42c>
   113d8:	mov	r3, #1
   113dc:	str	r3, [r9, #76]	; 0x4c
   113e0:	b	112d4 <tigetstr@plt+0x42c>
   113e4:	ldr	r3, [r7, #32]
   113e8:	cmp	r3, #0
   113ec:	bne	11378 <tigetstr@plt+0x4d0>
   113f0:	b	1120c <tigetstr@plt+0x364>
   113f4:	bl	10d40 <__stack_chk_fail@plt>
   113f8:	mov	r2, #5
   113fc:	movw	r1, #10740	; 0x29f4
   11400:	movt	r1, #1
   11404:	bl	10d28 <dcgettext@plt>
   11408:	ldr	r3, [r7]
   1140c:	ldr	r2, [r5, r3, lsl #2]
   11410:	mov	r1, r0
   11414:	mov	r0, #1
   11418:	bl	10d64 <err@plt>
   1141c:	mov	fp, #0
   11420:	mov	lr, #0
   11424:	pop	{r1}		; (ldr r1, [sp], #4)
   11428:	mov	r2, sp
   1142c:	push	{r2}		; (str r2, [sp, #-4]!)
   11430:	push	{r0}		; (str r0, [sp, #-4]!)
   11434:	ldr	ip, [pc, #16]	; 1144c <tigetstr@plt+0x5a4>
   11438:	push	{ip}		; (str ip, [sp, #-4]!)
   1143c:	ldr	r0, [pc, #12]	; 11450 <tigetstr@plt+0x5a8>
   11440:	ldr	r3, [pc, #12]	; 11454 <tigetstr@plt+0x5ac>
   11444:	bl	10db8 <__libc_start_main@plt>
   11448:	bl	10e9c <abort@plt>
   1144c:	muleq	r1, r8, r6
   11450:			; <UNDEFINED> instruction: 0x00010eb4
   11454:	andeq	r2, r1, r4, lsr r6
   11458:	ldr	r3, [pc, #20]	; 11474 <tigetstr@plt+0x5cc>
   1145c:	ldr	r2, [pc, #20]	; 11478 <tigetstr@plt+0x5d0>
   11460:	add	r3, pc, r3
   11464:	ldr	r2, [r3, r2]
   11468:	cmp	r2, #0
   1146c:	bxeq	lr
   11470:	b	10dc4 <__gmon_start__@plt>
   11474:	muleq	r1, r8, fp
   11478:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   1147c:	push	{r3, lr}
   11480:	movw	r0, #12476	; 0x30bc
   11484:	ldr	r3, [pc, #36]	; 114b0 <tigetstr@plt+0x608>
   11488:	movt	r0, #2
   1148c:	rsb	r3, r0, r3
   11490:	cmp	r3, #6
   11494:	popls	{r3, pc}
   11498:	movw	r3, #0
   1149c:	movt	r3, #0
   114a0:	cmp	r3, #0
   114a4:	popeq	{r3, pc}
   114a8:	blx	r3
   114ac:	pop	{r3, pc}
   114b0:	strheq	r3, [r2], -pc	; <UNPREDICTABLE>
   114b4:	push	{r3, lr}
   114b8:	movw	r0, #12476	; 0x30bc
   114bc:	movw	r3, #12476	; 0x30bc
   114c0:	movt	r0, #2
   114c4:	movt	r3, #2
   114c8:	rsb	r3, r0, r3
   114cc:	asr	r3, r3, #2
   114d0:	add	r3, r3, r3, lsr #31
   114d4:	asrs	r1, r3, #1
   114d8:	popeq	{r3, pc}
   114dc:	movw	r2, #0
   114e0:	movt	r2, #0
   114e4:	cmp	r2, #0
   114e8:	popeq	{r3, pc}
   114ec:	blx	r2
   114f0:	pop	{r3, pc}
   114f4:	push	{r4, lr}
   114f8:	movw	r4, #12524	; 0x30ec
   114fc:	movt	r4, #2
   11500:	ldrb	r3, [r4]
   11504:	cmp	r3, #0
   11508:	popne	{r4, pc}
   1150c:	bl	1147c <tigetstr@plt+0x5d4>
   11510:	mov	r3, #1
   11514:	strb	r3, [r4]
   11518:	pop	{r4, pc}
   1151c:	movw	r0, #12028	; 0x2efc
   11520:	movt	r0, #2
   11524:	push	{r3, lr}
   11528:	ldr	r3, [r0]
   1152c:	cmp	r3, #0
   11530:	beq	11548 <tigetstr@plt+0x6a0>
   11534:	movw	r3, #0
   11538:	movt	r3, #0
   1153c:	cmp	r3, #0
   11540:	beq	11548 <tigetstr@plt+0x6a0>
   11544:	blx	r3
   11548:	pop	{r3, lr}
   1154c:	b	114b4 <tigetstr@plt+0x60c>
   11550:	push	{r3, lr}
   11554:	mov	r0, #0
   11558:	bl	10d10 <_exit@plt>
   1155c:	push	{r4, lr}
   11560:	mov	r2, #5
   11564:	mov	r4, r0
   11568:	movw	r1, #10024	; 0x2728
   1156c:	mov	r0, #0
   11570:	movt	r1, #1
   11574:	bl	10d28 <dcgettext@plt>
   11578:	mov	r1, r4
   1157c:	bl	10e90 <fputs@plt>
   11580:	mov	r2, #5
   11584:	movw	r1, #10036	; 0x2734
   11588:	mov	r0, #0
   1158c:	movt	r1, #1
   11590:	bl	10d28 <dcgettext@plt>
   11594:	movw	r3, #12480	; 0x30c0
   11598:	movt	r3, #2
   1159c:	mov	r1, #1
   115a0:	ldr	r3, [r3]
   115a4:	mov	r2, r0
   115a8:	mov	r0, r4
   115ac:	bl	10e30 <__fprintf_chk@plt>
   115b0:	mov	r2, #5
   115b4:	movw	r1, #10064	; 0x2750
   115b8:	mov	r0, #0
   115bc:	movt	r1, #1
   115c0:	bl	10d28 <dcgettext@plt>
   115c4:	mov	r1, r4
   115c8:	bl	10e90 <fputs@plt>
   115cc:	mov	r2, #5
   115d0:	movw	r1, #10076	; 0x275c
   115d4:	mov	r0, #0
   115d8:	movt	r1, #1
   115dc:	bl	10d28 <dcgettext@plt>
   115e0:	mov	r1, r4
   115e4:	bl	10e90 <fputs@plt>
   115e8:	mov	r2, #5
   115ec:	movw	r1, #10148	; 0x27a4
   115f0:	mov	r0, #0
   115f4:	movt	r1, #1
   115f8:	bl	10d28 <dcgettext@plt>
   115fc:	mov	r1, r4
   11600:	bl	10e90 <fputs@plt>
   11604:	mov	r2, #5
   11608:	movw	r1, #10144	; 0x27a0
   1160c:	mov	r0, #0
   11610:	movt	r1, #1
   11614:	bl	10d28 <dcgettext@plt>
   11618:	mov	r1, r4
   1161c:	bl	10e90 <fputs@plt>
   11620:	mov	r2, #5
   11624:	movw	r1, #10224	; 0x27f0
   11628:	mov	r0, #0
   1162c:	movt	r1, #1
   11630:	bl	10d28 <dcgettext@plt>
   11634:	mov	r1, r4
   11638:	bl	10e90 <fputs@plt>
   1163c:	mov	r2, #5
   11640:	movw	r1, #10268	; 0x281c
   11644:	mov	r0, #0
   11648:	movt	r1, #1
   1164c:	bl	10d28 <dcgettext@plt>
   11650:	mov	r1, r4
   11654:	bl	10e90 <fputs@plt>
   11658:	mov	r2, #5
   1165c:	movw	r1, #10324	; 0x2854
   11660:	mov	r0, #0
   11664:	movt	r1, #1
   11668:	bl	10d28 <dcgettext@plt>
   1166c:	movw	r3, #10352	; 0x2870
   11670:	mov	r1, #1
   11674:	movt	r3, #1
   11678:	mov	r2, r0
   1167c:	mov	r0, r4
   11680:	bl	10e30 <__fprintf_chk@plt>
   11684:	movw	r3, #12500	; 0x30d4
   11688:	movt	r3, #2
   1168c:	ldr	r0, [r3]
   11690:	subs	r3, r4, r0
   11694:	rsbs	r0, r3, #0
   11698:	adcs	r0, r0, r3
   1169c:	bl	10ddc <exit@plt>
   116a0:	push	{r4, lr}
   116a4:	mov	r4, r0
   116a8:	bl	10d88 <putwchar@plt>
   116ac:	cmn	r0, #1
   116b0:	movne	r0, r4
   116b4:	mvneq	r0, #0
   116b8:	pop	{r4, pc}
   116bc:	push	{r3, r4, r5, lr}
   116c0:	movw	r4, #12528	; 0x30f0
   116c4:	movt	r4, #2
   116c8:	mov	r5, r0
   116cc:	ldr	r0, [r4]
   116d0:	cmp	r0, #0
   116d4:	bne	11708 <tigetstr@plt+0x860>
   116d8:	ldr	r3, [r4, #4]
   116dc:	cmp	r3, #0
   116e0:	beq	11714 <tigetstr@plt+0x86c>
   116e4:	cmp	r5, #0
   116e8:	bne	11710 <tigetstr@plt+0x868>
   116ec:	cmp	r3, #0
   116f0:	beq	11708 <tigetstr@plt+0x860>
   116f4:	cmp	r3, #8
   116f8:	bne	117e4 <tigetstr@plt+0x93c>
   116fc:	ldr	r0, [r4, #8]
   11700:	cmp	r0, #0
   11704:	bne	1178c <tigetstr@plt+0x8e4>
   11708:	str	r5, [r4, #4]
   1170c:	pop	{r3, r4, r5, pc}
   11710:	bl	116bc <tigetstr@plt+0x814>
   11714:	cmp	r5, #16
   11718:	ldrls	pc, [pc, r5, lsl #2]
   1171c:	b	117d4 <tigetstr@plt+0x92c>
   11720:	strdeq	r1, [r1], -r4
   11724:	andeq	r1, r1, r4, lsr #15
   11728:	andeq	r1, r1, r4, ror #14
   1172c:	ldrdeq	r1, [r1], -r4
   11730:	andeq	r1, r1, r0, lsl #15
   11734:	ldrdeq	r1, [r1], -r4
   11738:	ldrdeq	r1, [r1], -r4
   1173c:	ldrdeq	r1, [r1], -r4
   11740:	andeq	r1, r1, r4, asr #15
   11744:	ldrdeq	r1, [r1], -r4
   11748:	ldrdeq	r1, [r1], -r4
   1174c:	ldrdeq	r1, [r1], -r4
   11750:	ldrdeq	r1, [r1], -r4
   11754:	ldrdeq	r1, [r1], -r4
   11758:	ldrdeq	r1, [r1], -r4
   1175c:	ldrdeq	r1, [r1], -r4
   11760:			; <UNDEFINED> instruction: 0x000117b4
   11764:	ldr	r0, [r4, #20]
   11768:	cmp	r0, #0
   1176c:	beq	11780 <tigetstr@plt+0x8d8>
   11770:	movw	r2, #5792	; 0x16a0
   11774:	mov	r1, #1
   11778:	movt	r2, #1
   1177c:	bl	10cd4 <tputs@plt>
   11780:	ldr	r0, [r4, #24]
   11784:	cmp	r0, #0
   11788:	beq	11708 <tigetstr@plt+0x860>
   1178c:	movw	r2, #5792	; 0x16a0
   11790:	mov	r1, #1
   11794:	movt	r2, #1
   11798:	bl	10cd4 <tputs@plt>
   1179c:	str	r5, [r4, #4]
   117a0:	pop	{r3, r4, r5, pc}
   117a4:	ldr	r0, [r4, #16]
   117a8:	cmp	r0, #0
   117ac:	bne	1178c <tigetstr@plt+0x8e4>
   117b0:	b	11708 <tigetstr@plt+0x860>
   117b4:	ldr	r0, [r4, #28]
   117b8:	cmp	r0, #0
   117bc:	bne	1178c <tigetstr@plt+0x8e4>
   117c0:	b	11708 <tigetstr@plt+0x860>
   117c4:	ldr	r0, [r4, #20]
   117c8:	cmp	r0, #0
   117cc:	bne	1178c <tigetstr@plt+0x8e4>
   117d0:	b	11708 <tigetstr@plt+0x860>
   117d4:	ldr	r0, [r4, #32]
   117d8:	cmp	r0, #0
   117dc:	bne	1178c <tigetstr@plt+0x8e4>
   117e0:	b	11708 <tigetstr@plt+0x860>
   117e4:	ldr	r0, [r4, #12]
   117e8:	cmp	r0, #0
   117ec:	bne	1178c <tigetstr@plt+0x8e4>
   117f0:	b	11708 <tigetstr@plt+0x860>
   117f4:	ldr	r3, [r4, #4]
   117f8:	b	116ec <tigetstr@plt+0x844>
   117fc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11800:	add	fp, sp, #28
   11804:	sub	sp, sp, #8
   11808:	movw	r3, #12528	; 0x30f0
   1180c:	movt	r3, #2
   11810:	movw	r5, #12488	; 0x30c8
   11814:	movt	r5, #2
   11818:	ldr	lr, [r3, #36]	; 0x24
   1181c:	ldr	r1, [r5]
   11820:	cmp	lr, #0
   11824:	lsl	r2, lr, #2
   11828:	add	r2, r2, #18
   1182c:	str	r1, [fp, #-32]	; 0xffffffe0
   11830:	bic	r2, r2, #7
   11834:	sub	sp, sp, r2
   11838:	mov	r6, sp
   1183c:	ble	11994 <tigetstr@plt+0xaec>
   11840:	mov	r4, #0
   11844:	ldr	r0, [r3, #40]	; 0x28
   11848:	add	r2, sp, #4
   1184c:	mov	r3, r4
   11850:	mov	r8, #95	; 0x5f
   11854:	mov	r7, #32
   11858:	b	118a0 <tigetstr@plt+0x9f8>
   1185c:	cmp	r1, #16
   11860:	strne	r7, [r2, #-4]
   11864:	movne	r9, r2
   11868:	bne	11890 <tigetstr@plt+0x9e8>
   1186c:	ldr	r1, [ip, #8]
   11870:	mov	r9, r2
   11874:	ldr	ip, [ip, #4]
   11878:	cmp	r1, #1
   1187c:	subgt	r1, r1, #1
   11880:	addgt	r3, r3, r1
   11884:	movgt	r4, #1
   11888:	movle	r4, #1
   1188c:	str	ip, [r2, #-4]
   11890:	add	r3, r3, #1
   11894:	add	r2, r2, #4
   11898:	cmp	lr, r3
   1189c:	ble	118d0 <tigetstr@plt+0xa28>
   118a0:	add	r1, r3, r3, lsl #1
   118a4:	lsl	r1, r1, #2
   118a8:	add	ip, r0, r1
   118ac:	ldrsb	r1, [r0, r1]
   118b0:	cmp	r1, #8
   118b4:	bne	1185c <tigetstr@plt+0x9b4>
   118b8:	add	r3, r3, #1
   118bc:	str	r8, [r2, #-4]
   118c0:	cmp	lr, r3
   118c4:	mov	r9, r2
   118c8:	add	r2, r2, #4
   118cc:	bgt	118a0 <tigetstr@plt+0x9f8>
   118d0:	mov	r0, #13
   118d4:	bl	10d88 <putwchar@plt>
   118d8:	mov	r3, #32
   118dc:	str	r3, [r9]
   118e0:	add	r3, r9, #4
   118e4:	mov	r1, #0
   118e8:	str	r1, [r3, #-4]!
   118ec:	ldr	r2, [r3, #-4]
   118f0:	cmp	r2, #32
   118f4:	beq	118e8 <tigetstr@plt+0xa40>
   118f8:	ldr	r8, [r6]
   118fc:	cmp	r8, #0
   11900:	movne	r7, r6
   11904:	movne	r0, r8
   11908:	beq	1191c <tigetstr@plt+0xa74>
   1190c:	bl	10d88 <putwchar@plt>
   11910:	ldr	r0, [r7, #4]!
   11914:	cmp	r0, #0
   11918:	bne	1190c <tigetstr@plt+0xa64>
   1191c:	cmp	r4, #0
   11920:	bne	1193c <tigetstr@plt+0xa94>
   11924:	ldr	r2, [fp, #-32]	; 0xffffffe0
   11928:	ldr	r3, [r5]
   1192c:	cmp	r2, r3
   11930:	bne	119bc <tigetstr@plt+0xb14>
   11934:	sub	sp, fp, #28
   11938:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1193c:	mov	r0, #13
   11940:	bl	10d88 <putwchar@plt>
   11944:	cmp	r8, #0
   11948:	beq	119b0 <tigetstr@plt+0xb08>
   1194c:	mov	r4, r6
   11950:	mov	r0, r8
   11954:	cmp	r0, #95	; 0x5f
   11958:	moveq	r0, #32
   1195c:	bl	10d88 <putwchar@plt>
   11960:	ldr	r0, [r4, #4]!
   11964:	cmp	r0, #0
   11968:	bne	11954 <tigetstr@plt+0xaac>
   1196c:	mov	r0, #13
   11970:	bl	10d88 <putwchar@plt>
   11974:	cmp	r8, #95	; 0x5f
   11978:	movne	r0, r8
   1197c:	moveq	r0, #32
   11980:	bl	10d88 <putwchar@plt>
   11984:	ldr	r8, [r6, #4]!
   11988:	cmp	r8, #0
   1198c:	bne	11974 <tigetstr@plt+0xacc>
   11990:	b	11924 <tigetstr@plt+0xa7c>
   11994:	mov	r0, #13
   11998:	mov	r9, sp
   1199c:	bl	10d88 <putwchar@plt>
   119a0:	mov	r4, #0
   119a4:	mov	r3, #32
   119a8:	str	r3, [sp]
   119ac:	b	118e0 <tigetstr@plt+0xa38>
   119b0:	mov	r0, #13
   119b4:	bl	10d88 <putwchar@plt>
   119b8:	b	11924 <tigetstr@plt+0xa7c>
   119bc:	bl	10d40 <__stack_chk_fail@plt>
   119c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   119c4:	add	fp, sp, #32
   119c8:	sub	sp, sp, #12
   119cc:	movw	r3, #12528	; 0x30f0
   119d0:	movt	r3, #2
   119d4:	movw	r4, #12488	; 0x30c8
   119d8:	movt	r4, #2
   119dc:	ldr	lr, [r3, #36]	; 0x24
   119e0:	ldr	r2, [r4]
   119e4:	add	r1, lr, #15
   119e8:	cmp	lr, #0
   119ec:	bic	r1, r1, #7
   119f0:	sub	sp, sp, r1
   119f4:	str	r2, [fp, #-40]	; 0xffffffd8
   119f8:	mov	r1, sp
   119fc:	lsr	r6, r1, #3
   11a00:	lsl	r5, r6, #3
   11a04:	ble	11b34 <tigetstr@plt+0xc8c>
   11a08:	add	r0, lr, lr, lsl #1
   11a0c:	add	r2, r5, #1
   11a10:	ldr	ip, [r3, #40]	; 0x28
   11a14:	mov	sl, #88	; 0x58
   11a18:	lsl	r0, r0, #2
   11a1c:	mov	r3, #0
   11a20:	mov	r9, #33	; 0x21
   11a24:	mov	r8, #95	; 0x5f
   11a28:	mov	r7, #118	; 0x76
   11a2c:	ldrsb	r1, [ip, r3]
   11a30:	cmp	r1, #16
   11a34:	ldrls	pc, [pc, r1, lsl #2]
   11a38:	b	11b2c <tigetstr@plt+0xc84>
   11a3c:	andeq	r1, r1, r0, lsr #22
   11a40:	andeq	r1, r1, r4, lsl fp
   11a44:	andeq	r1, r1, r8, lsl #22
   11a48:	andeq	r1, r1, ip, lsr #22
   11a4c:	andeq	r1, r1, r0, lsl #22
   11a50:	andeq	r1, r1, ip, lsr #22
   11a54:	andeq	r1, r1, ip, lsr #22
   11a58:	andeq	r1, r1, ip, lsr #22
   11a5c:	strdeq	r1, [r1], -r8
   11a60:	andeq	r1, r1, ip, lsr #22
   11a64:	andeq	r1, r1, ip, lsr #22
   11a68:	andeq	r1, r1, ip, lsr #22
   11a6c:	andeq	r1, r1, ip, lsr #22
   11a70:	andeq	r1, r1, ip, lsr #22
   11a74:	andeq	r1, r1, ip, lsr #22
   11a78:	andeq	r1, r1, ip, lsr #22
   11a7c:	andeq	r1, r1, r0, lsl #21
   11a80:	strb	r9, [r2, #-1]
   11a84:	add	r3, r3, #12
   11a88:	add	r2, r2, #1
   11a8c:	cmp	r3, r0
   11a90:	bne	11a2c <tigetstr@plt+0xb84>
   11a94:	add	r3, r5, lr
   11a98:	mov	r2, #32
   11a9c:	strb	r2, [lr, r6, lsl #3]
   11aa0:	add	r3, r3, #1
   11aa4:	mov	r1, #0
   11aa8:	strb	r1, [r3, #-1]!
   11aac:	ldrsb	r2, [r3, #-1]
   11ab0:	cmp	r2, #32
   11ab4:	beq	11aa8 <tigetstr@plt+0xc00>
   11ab8:	ldrb	r0, [r5]
   11abc:	cmp	r0, #0
   11ac0:	beq	11ad8 <tigetstr@plt+0xc30>
   11ac4:	sxtb	r0, r0
   11ac8:	bl	10d88 <putwchar@plt>
   11acc:	ldrb	r0, [r5, #1]!
   11ad0:	cmp	r0, #0
   11ad4:	bne	11ac4 <tigetstr@plt+0xc1c>
   11ad8:	mov	r0, #10
   11adc:	bl	10d88 <putwchar@plt>
   11ae0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   11ae4:	ldr	r3, [r4]
   11ae8:	cmp	r2, r3
   11aec:	bne	11b44 <tigetstr@plt+0xc9c>
   11af0:	sub	sp, fp, #32
   11af4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11af8:	strb	r8, [r2, #-1]
   11afc:	b	11a84 <tigetstr@plt+0xbdc>
   11b00:	strb	r7, [r2, #-1]
   11b04:	b	11a84 <tigetstr@plt+0xbdc>
   11b08:	mov	r1, #94	; 0x5e
   11b0c:	strb	r1, [r2, #-1]
   11b10:	b	11a84 <tigetstr@plt+0xbdc>
   11b14:	mov	r1, #103	; 0x67
   11b18:	strb	r1, [r2, #-1]
   11b1c:	b	11a84 <tigetstr@plt+0xbdc>
   11b20:	mov	r1, #32
   11b24:	strb	r1, [r2, #-1]
   11b28:	b	11a84 <tigetstr@plt+0xbdc>
   11b2c:	strb	sl, [r2, #-1]
   11b30:	b	11a84 <tigetstr@plt+0xbdc>
   11b34:	mov	r2, #32
   11b38:	mov	r3, r5
   11b3c:	strb	r2, [r5]
   11b40:	b	11aa0 <tigetstr@plt+0xbf8>
   11b44:	bl	10d40 <__stack_chk_fail@plt>
   11b48:	push	{r4, r5, r6, r7, r8, lr}
   11b4c:	movw	r4, #12528	; 0x30f0
   11b50:	movt	r4, #2
   11b54:	mov	r7, r0
   11b58:	ldr	r3, [r4, #44]	; 0x2c
   11b5c:	str	r0, [r4, #36]	; 0x24
   11b60:	cmp	r0, r3
   11b64:	poplt	{r4, r5, r6, r7, r8, pc}
   11b68:	cmn	r3, #-2147483647	; 0x80000001
   11b6c:	ldrne	r0, [r4, #40]	; 0x28
   11b70:	mvnne	r8, #-2147483648	; 0x80000000
   11b74:	bne	11bc8 <tigetstr@plt+0xd20>
   11b78:	b	11be4 <tigetstr@plt+0xd3c>
   11b7c:	lsl	r5, r3, #1
   11b80:	str	r5, [r4, #44]	; 0x2c
   11b84:	add	r3, r5, r3, lsl #2
   11b88:	lsls	r5, r3, #2
   11b8c:	moveq	r6, #0
   11b90:	movne	r6, #1
   11b94:	mov	r1, r5
   11b98:	bl	10d4c <realloc@plt>
   11b9c:	cmp	r0, #0
   11ba0:	movne	r6, #0
   11ba4:	andeq	r6, r6, #1
   11ba8:	cmp	r6, #0
   11bac:	bne	11c04 <tigetstr@plt+0xd5c>
   11bb0:	ldr	r3, [r4, #44]	; 0x2c
   11bb4:	str	r0, [r4, #40]	; 0x28
   11bb8:	cmp	r7, r3
   11bbc:	blt	11be0 <tigetstr@plt+0xd38>
   11bc0:	cmn	r3, #-2147483647	; 0x80000001
   11bc4:	beq	11be4 <tigetstr@plt+0xd3c>
   11bc8:	cmn	r3, #-1073741822	; 0xc0000002
   11bcc:	ble	11b7c <tigetstr@plt+0xcd4>
   11bd0:	mov	r6, #1
   11bd4:	mvn	r5, #11
   11bd8:	str	r8, [r4, #44]	; 0x2c
   11bdc:	b	11b94 <tigetstr@plt+0xcec>
   11be0:	pop	{r4, r5, r6, r7, r8, pc}
   11be4:	movw	r1, #10360	; 0x2878
   11be8:	mov	r0, #0
   11bec:	movt	r1, #1
   11bf0:	mov	r2, #5
   11bf4:	bl	10d28 <dcgettext@plt>
   11bf8:	mov	r1, r0
   11bfc:	mov	r0, #1
   11c00:	bl	10e54 <errx@plt>
   11c04:	movw	r1, #10384	; 0x2890
   11c08:	mov	r2, r5
   11c0c:	mov	r0, #1
   11c10:	movt	r1, #1
   11c14:	bl	10d64 <err@plt>
   11c18:	cmp	r0, #0
   11c1c:	movw	r3, #12528	; 0x30f0
   11c20:	movt	r3, #2
   11c24:	mov	r2, r0
   11c28:	movlt	r2, #0
   11c2c:	str	r0, [r3, #48]	; 0x30
   11c30:	strlt	r2, [r3, #48]	; 0x30
   11c34:	bxlt	lr
   11c38:	ldr	r3, [r3, #36]	; 0x24
   11c3c:	cmp	r2, r3
   11c40:	bxle	lr
   11c44:	b	11b48 <tigetstr@plt+0xca0>
   11c48:	push	{r4, r5, r6, lr}
   11c4c:	movw	r4, #12528	; 0x30f0
   11c50:	movt	r4, #2
   11c54:	mov	r6, r1
   11c58:	bl	10d88 <putwchar@plt>
   11c5c:	ldr	r3, [r4, #52]	; 0x34
   11c60:	cmp	r3, #0
   11c64:	popeq	{r4, r5, r6, pc}
   11c68:	ldr	r3, [r4, #4]
   11c6c:	tst	r3, #8
   11c70:	popeq	{r4, r5, r6, pc}
   11c74:	cmp	r6, #0
   11c78:	pople	{r4, r5, r6, pc}
   11c7c:	mov	r5, #0
   11c80:	ldr	r0, [r4, #56]	; 0x38
   11c84:	movw	r2, #5792	; 0x16a0
   11c88:	mov	r1, #1
   11c8c:	movt	r2, #1
   11c90:	cmp	r0, #0
   11c94:	add	r5, r5, r1
   11c98:	beq	11ca0 <tigetstr@plt+0xdf8>
   11c9c:	bl	10cd4 <tputs@plt>
   11ca0:	cmp	r5, r6
   11ca4:	bne	11c80 <tigetstr@plt+0xdd8>
   11ca8:	mov	r5, #0
   11cac:	ldr	r0, [r4, #60]	; 0x3c
   11cb0:	movw	r2, #5792	; 0x16a0
   11cb4:	mov	r1, #1
   11cb8:	movt	r2, #1
   11cbc:	cmp	r0, #0
   11cc0:	add	r5, r5, r1
   11cc4:	beq	11ccc <tigetstr@plt+0xe24>
   11cc8:	bl	10cd4 <tputs@plt>
   11ccc:	cmp	r5, r6
   11cd0:	bne	11cac <tigetstr@plt+0xe04>
   11cd4:	pop	{r4, r5, r6, pc}
   11cd8:	push	{r4, lr}
   11cdc:	movw	r4, #12528	; 0x30f0
   11ce0:	movt	r4, #2
   11ce4:	ldr	r0, [r4, #40]	; 0x28
   11ce8:	cmp	r0, #0
   11cec:	beq	11d24 <tigetstr@plt+0xe7c>
   11cf0:	ldr	r2, [r4, #44]	; 0x2c
   11cf4:	add	r2, r2, r2, lsl #1
   11cf8:	lsl	r2, r2, #2
   11cfc:	mov	r1, #0
   11d00:	bl	10e0c <memset@plt>
   11d04:	mov	r0, #0
   11d08:	bl	11c18 <tigetstr@plt+0xd70>
   11d0c:	ldr	r3, [r4, #64]	; 0x40
   11d10:	mov	r2, #0
   11d14:	str	r2, [r4, #36]	; 0x24
   11d18:	and	r3, r3, #1
   11d1c:	str	r3, [r4, #64]	; 0x40
   11d20:	pop	{r4, pc}
   11d24:	mov	r0, #98304	; 0x18000
   11d28:	mov	r3, #8192	; 0x2000
   11d2c:	str	r3, [r4, #44]	; 0x2c
   11d30:	bl	10dac <malloc@plt>
   11d34:	subs	r3, r0, #0
   11d38:	strne	r3, [r4, #40]	; 0x28
   11d3c:	movne	r0, r3
   11d40:	movne	r2, #98304	; 0x18000
   11d44:	bne	11cfc <tigetstr@plt+0xe54>
   11d48:	movw	r1, #10384	; 0x2890
   11d4c:	mov	r0, #1
   11d50:	movt	r1, #1
   11d54:	mov	r2, #98304	; 0x18000
   11d58:	bl	10d64 <err@plt>
   11d5c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   11d60:	movw	r6, #12528	; 0x30f0
   11d64:	movt	r6, #2
   11d68:	ldr	r3, [r6, #36]	; 0x24
   11d6c:	cmp	r3, #0
   11d70:	ble	11e64 <tigetstr@plt+0xfbc>
   11d74:	mov	r8, #0
   11d78:	ldr	r2, [r6, #40]	; 0x28
   11d7c:	mov	r4, r8
   11d80:	mov	r7, r8
   11d84:	mov	r9, r6
   11d88:	b	11ddc <tigetstr@plt+0xf34>
   11d8c:	ldr	r1, [r6, #68]	; 0x44
   11d90:	cmp	r1, #0
   11d94:	beq	11e28 <tigetstr@plt+0xf80>
   11d98:	ldr	r0, [r9, #72]	; 0x48
   11d9c:	cmp	r0, #0
   11da0:	beq	11dbc <tigetstr@plt+0xf14>
   11da4:	movw	r2, #5792	; 0x16a0
   11da8:	mov	r1, #1
   11dac:	movt	r2, #1
   11db0:	bl	10cd4 <tputs@plt>
   11db4:	ldr	r2, [r9, #40]	; 0x28
   11db8:	add	r3, r2, r5
   11dbc:	ldr	r3, [r3, #8]
   11dc0:	cmp	r3, #1
   11dc4:	subgt	r3, r3, #1
   11dc8:	addgt	r4, r4, r3
   11dcc:	ldr	r3, [r6, #36]	; 0x24
   11dd0:	add	r4, r4, #1
   11dd4:	cmp	r3, r4
   11dd8:	ble	11e40 <tigetstr@plt+0xf98>
   11ddc:	add	r5, r4, r4, lsl #1
   11de0:	lsl	r5, r5, #2
   11de4:	add	r3, r2, r5
   11de8:	ldrsb	r0, [r2, r5]
   11dec:	cmp	r0, r7
   11df0:	beq	11e08 <tigetstr@plt+0xf60>
   11df4:	bl	116bc <tigetstr@plt+0x814>
   11df8:	ldr	r2, [r6, #40]	; 0x28
   11dfc:	add	r8, r8, #1
   11e00:	add	r3, r2, r5
   11e04:	ldrsb	r7, [r2, r5]
   11e08:	ldr	r0, [r3, #4]
   11e0c:	cmp	r0, #0
   11e10:	beq	11d8c <tigetstr@plt+0xee4>
   11e14:	ldr	r1, [r3, #8]
   11e18:	bl	11c48 <tigetstr@plt+0xda0>
   11e1c:	ldr	r2, [r6, #40]	; 0x28
   11e20:	add	r3, r2, r5
   11e24:	b	11dbc <tigetstr@plt+0xf14>
   11e28:	mov	r0, #32
   11e2c:	mov	r1, #1
   11e30:	bl	11c48 <tigetstr@plt+0xda0>
   11e34:	ldr	r2, [r9, #40]	; 0x28
   11e38:	add	r3, r2, r5
   11e3c:	b	11dbc <tigetstr@plt+0xf14>
   11e40:	cmp	r7, #0
   11e44:	bne	11ec0 <tigetstr@plt+0x1018>
   11e48:	ldr	r3, [r6, #76]	; 0x4c
   11e4c:	movw	r4, #12528	; 0x30f0
   11e50:	movt	r4, #2
   11e54:	cmp	r3, #0
   11e58:	beq	11e9c <tigetstr@plt+0xff4>
   11e5c:	cmp	r8, #0
   11e60:	bne	11ecc <tigetstr@plt+0x1024>
   11e64:	mov	r0, #10
   11e68:	bl	10d88 <putwchar@plt>
   11e6c:	movw	r3, #12512	; 0x30e0
   11e70:	movt	r3, #2
   11e74:	ldr	r0, [r3]
   11e78:	bl	10ce0 <fflush@plt>
   11e7c:	ldr	r2, [r6, #68]	; 0x44
   11e80:	movw	r3, #12528	; 0x30f0
   11e84:	movt	r3, #2
   11e88:	cmp	r2, #0
   11e8c:	subne	r2, r2, #1
   11e90:	strne	r2, [r3, #68]	; 0x44
   11e94:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   11e98:	b	11cd8 <tigetstr@plt+0xe30>
   11e9c:	mov	r0, #10
   11ea0:	bl	10d88 <putwchar@plt>
   11ea4:	ldr	r3, [r4]
   11ea8:	cmp	r3, #0
   11eac:	beq	11e6c <tigetstr@plt+0xfc4>
   11eb0:	cmp	r8, #0
   11eb4:	beq	11e6c <tigetstr@plt+0xfc4>
   11eb8:	bl	119c0 <tigetstr@plt+0xb18>
   11ebc:	b	11e6c <tigetstr@plt+0xfc4>
   11ec0:	mov	r0, #0
   11ec4:	bl	116bc <tigetstr@plt+0x814>
   11ec8:	b	11e48 <tigetstr@plt+0xfa0>
   11ecc:	bl	117fc <tigetstr@plt+0x954>
   11ed0:	mov	r0, #10
   11ed4:	bl	10d88 <putwchar@plt>
   11ed8:	ldr	r3, [r4]
   11edc:	cmp	r3, #0
   11ee0:	beq	11e6c <tigetstr@plt+0xfc4>
   11ee4:	b	11eb8 <tigetstr@plt+0x1010>
   11ee8:	push	{r4, r5, r6, lr}
   11eec:	movw	r4, #12528	; 0x30f0
   11ef0:	movt	r4, #2
   11ef4:	ldr	r6, [r4, #48]	; 0x30
   11ef8:	ldr	r5, [r4, #36]	; 0x24
   11efc:	bl	11d5c <tigetstr@plt+0xeb4>
   11f00:	mov	r0, r6
   11f04:	bl	11c18 <tigetstr@plt+0xd70>
   11f08:	str	r5, [r4, #36]	; 0x24
   11f0c:	pop	{r4, r5, r6, pc}
   11f10:	push	{r4, lr}
   11f14:	movw	r4, #12528	; 0x30f0
   11f18:	movt	r4, #2
   11f1c:	ldr	r3, [r4, #68]	; 0x44
   11f20:	add	r3, r3, #1
   11f24:	str	r3, [r4, #68]	; 0x44
   11f28:	bl	11ee8 <tigetstr@plt+0x1040>
   11f2c:	ldr	r0, [r4, #80]	; 0x50
   11f30:	cmp	r0, #0
   11f34:	beq	11f64 <tigetstr@plt+0x10bc>
   11f38:	movw	r2, #5792	; 0x16a0
   11f3c:	mov	r1, #1
   11f40:	movt	r2, #1
   11f44:	bl	10cd4 <tputs@plt>
   11f48:	ldr	r0, [r4, #80]	; 0x50
   11f4c:	cmp	r0, #0
   11f50:	beq	11f64 <tigetstr@plt+0x10bc>
   11f54:	movw	r2, #5792	; 0x16a0
   11f58:	mov	r1, #1
   11f5c:	movt	r2, #1
   11f60:	bl	10cd4 <tputs@plt>
   11f64:	ldr	r3, [r4, #68]	; 0x44
   11f68:	add	r3, r3, #1
   11f6c:	str	r3, [r4, #68]	; 0x44
   11f70:	pop	{r4, pc}
   11f74:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11f78:	movw	r5, #12528	; 0x30f0
   11f7c:	movt	r5, #2
   11f80:	mov	r6, r0
   11f84:	mov	sl, #0
   11f88:	mvn	r7, #0
   11f8c:	mov	r9, #95	; 0x5f
   11f90:	mov	r8, #1
   11f94:	mov	r0, r6
   11f98:	bl	10e18 <getwc@plt>
   11f9c:	cmn	r0, #1
   11fa0:	mov	r4, r0
   11fa4:	beq	12324 <tigetstr@plt+0x147c>
   11fa8:	sub	r3, r0, #8
   11fac:	cmp	r3, #87	; 0x57
   11fb0:	ldrls	pc, [pc, r3, lsl #2]
   11fb4:	b	1228c <tigetstr@plt+0x13e4>
   11fb8:	andeq	r2, r1, ip, ror r2
   11fbc:	andeq	r2, r1, r8, ror #4
   11fc0:	andeq	r2, r1, r0, ror #4
   11fc4:	andeq	r2, r1, ip, lsl #5
   11fc8:	andeq	r2, r1, r0, asr r2
   11fcc:	andeq	r2, r1, r4, asr #4
   11fd0:	andeq	r2, r1, r4, lsr r2
   11fd4:	andeq	r2, r1, r4, lsr #4
   11fd8:	andeq	r2, r1, ip, lsl #5
   11fdc:	andeq	r2, r1, ip, lsl #5
   11fe0:	andeq	r2, r1, ip, lsl #5
   11fe4:	andeq	r2, r1, ip, lsl #5
   11fe8:	andeq	r2, r1, ip, lsl #5
   11fec:	andeq	r2, r1, ip, lsl #5
   11ff0:	andeq	r2, r1, ip, lsl #5
   11ff4:	andeq	r2, r1, ip, lsl #5
   11ff8:	andeq	r2, r1, ip, lsl #5
   11ffc:	andeq	r2, r1, ip, lsl #5
   12000:	andeq	r2, r1, ip, lsl #5
   12004:	andeq	r2, r1, r8, asr #3
   12008:	andeq	r2, r1, ip, lsl #5
   1200c:	andeq	r2, r1, ip, lsl #5
   12010:	andeq	r2, r1, ip, lsl #5
   12014:	andeq	r2, r1, ip, lsl #5
   12018:			; <UNDEFINED> instruction: 0x000121b8
   1201c:	andeq	r2, r1, ip, lsl #5
   12020:	andeq	r2, r1, ip, lsl #5
   12024:	andeq	r2, r1, ip, lsl #5
   12028:	andeq	r2, r1, ip, lsl #5
   1202c:	andeq	r2, r1, ip, lsl #5
   12030:	andeq	r2, r1, ip, lsl #5
   12034:	andeq	r2, r1, ip, lsl #5
   12038:	andeq	r2, r1, ip, lsl #5
   1203c:	andeq	r2, r1, ip, lsl #5
   12040:	andeq	r2, r1, ip, lsl #5
   12044:	andeq	r2, r1, ip, lsl #5
   12048:	andeq	r2, r1, ip, lsl #5
   1204c:	andeq	r2, r1, ip, lsl #5
   12050:	andeq	r2, r1, ip, lsl #5
   12054:	andeq	r2, r1, ip, lsl #5
   12058:	andeq	r2, r1, ip, lsl #5
   1205c:	andeq	r2, r1, ip, lsl #5
   12060:	andeq	r2, r1, ip, lsl #5
   12064:	andeq	r2, r1, ip, lsl #5
   12068:	andeq	r2, r1, ip, lsl #5
   1206c:	andeq	r2, r1, ip, lsl #5
   12070:	andeq	r2, r1, ip, lsl #5
   12074:	andeq	r2, r1, ip, lsl #5
   12078:	andeq	r2, r1, ip, lsl #5
   1207c:	andeq	r2, r1, ip, lsl #5
   12080:	andeq	r2, r1, ip, lsl #5
   12084:	andeq	r2, r1, ip, lsl #5
   12088:	andeq	r2, r1, ip, lsl #5
   1208c:	andeq	r2, r1, ip, lsl #5
   12090:	andeq	r2, r1, ip, lsl #5
   12094:	andeq	r2, r1, ip, lsl #5
   12098:	andeq	r2, r1, ip, lsl #5
   1209c:	andeq	r2, r1, ip, lsl #5
   120a0:	andeq	r2, r1, ip, lsl #5
   120a4:	andeq	r2, r1, ip, lsl #5
   120a8:	andeq	r2, r1, ip, lsl #5
   120ac:	andeq	r2, r1, ip, lsl #5
   120b0:	andeq	r2, r1, ip, lsl #5
   120b4:	andeq	r2, r1, ip, lsl #5
   120b8:	andeq	r2, r1, ip, lsl #5
   120bc:	andeq	r2, r1, ip, lsl #5
   120c0:	andeq	r2, r1, ip, lsl #5
   120c4:	andeq	r2, r1, ip, lsl #5
   120c8:	andeq	r2, r1, ip, lsl #5
   120cc:	andeq	r2, r1, ip, lsl #5
   120d0:	andeq	r2, r1, ip, lsl #5
   120d4:	andeq	r2, r1, ip, lsl #5
   120d8:	andeq	r2, r1, ip, lsl #5
   120dc:	andeq	r2, r1, ip, lsl #5
   120e0:	andeq	r2, r1, ip, lsl #5
   120e4:	andeq	r2, r1, ip, lsl #5
   120e8:	andeq	r2, r1, ip, lsl #5
   120ec:	andeq	r2, r1, ip, lsl #5
   120f0:	andeq	r2, r1, ip, lsl #5
   120f4:	andeq	r2, r1, ip, lsl #5
   120f8:	andeq	r2, r1, ip, lsl #5
   120fc:	andeq	r2, r1, ip, lsl #5
   12100:	andeq	r2, r1, ip, lsl #5
   12104:	andeq	r2, r1, ip, lsl #5
   12108:	andeq	r2, r1, ip, lsl #5
   1210c:	andeq	r2, r1, ip, lsl #5
   12110:	andeq	r2, r1, ip, lsl #5
   12114:	andeq	r2, r1, r8, lsl r1
   12118:	ldr	r3, [r5, #48]	; 0x30
   1211c:	ldr	ip, [r5, #40]	; 0x28
   12120:	add	r2, r3, r3, lsl #1
   12124:	add	r2, ip, r2, lsl #2
   12128:	ldr	r1, [r2, #4]
   1212c:	cmp	r1, #0
   12130:	beq	12340 <tigetstr@plt+0x1498>
   12134:	cmp	r3, #0
   12138:	ldr	r1, [r2, #8]
   1213c:	ble	12360 <tigetstr@plt+0x14b8>
   12140:	cmp	r1, #0
   12144:	blt	1215c <tigetstr@plt+0x12b4>
   12148:	b	12360 <tigetstr@plt+0x14b8>
   1214c:	sub	r2, r2, #12
   12150:	ldr	r1, [r2, #8]
   12154:	cmp	r1, #0
   12158:	bge	12368 <tigetstr@plt+0x14c0>
   1215c:	subs	r3, r3, #1
   12160:	bne	1214c <tigetstr@plt+0x12a4>
   12164:	ldr	r1, [ip, #8]
   12168:	mov	r0, r3
   1216c:	str	r3, [r5, #48]	; 0x30
   12170:	cmp	r1, #0
   12174:	ble	121c0 <tigetstr@plt+0x1318>
   12178:	ldrb	r4, [r5, #64]	; 0x40
   1217c:	add	lr, r1, r1, lsl #1
   12180:	add	r2, r0, r0, lsl #1
   12184:	mov	r3, #0
   12188:	orr	r4, r4, #8
   1218c:	lsl	lr, lr, #2
   12190:	add	r2, ip, r2, lsl #2
   12194:	ldrb	ip, [r2, r3]
   12198:	orr	ip, r4, ip
   1219c:	strb	ip, [r2, r3]
   121a0:	add	r3, r3, #12
   121a4:	cmp	r3, lr
   121a8:	bne	12194 <tigetstr@plt+0x12ec>
   121ac:	add	r0, r0, r1
   121b0:	str	r0, [r5, #48]	; 0x30
   121b4:	b	121c0 <tigetstr@plt+0x1318>
   121b8:	ldr	r0, [r5, #48]	; 0x30
   121bc:	add	r0, r0, #1
   121c0:	bl	11c18 <tigetstr@plt+0xd70>
   121c4:	b	11f94 <tigetstr@plt+0x10ec>
   121c8:	mov	r0, r6
   121cc:	bl	10e18 <getwc@plt>
   121d0:	cmp	r0, #56	; 0x38
   121d4:	beq	123dc <tigetstr@plt+0x1534>
   121d8:	cmp	r0, #57	; 0x39
   121dc:	beq	123c0 <tigetstr@plt+0x1518>
   121e0:	cmp	r0, #55	; 0x37
   121e4:	beq	123b8 <tigetstr@plt+0x1510>
   121e8:	mov	r1, r6
   121ec:	bl	10d34 <ungetwc@plt>
   121f0:	mov	r0, r6
   121f4:	bl	10e18 <getwc@plt>
   121f8:	mov	r2, #5
   121fc:	movw	r1, #10412	; 0x28ac
   12200:	movt	r1, #1
   12204:	mov	r4, r0
   12208:	mov	r0, #0
   1220c:	bl	10d28 <dcgettext@plt>
   12210:	mov	r3, r4
   12214:	mov	r2, #27
   12218:	mov	r1, r0
   1221c:	mov	r0, #1
   12220:	bl	10e54 <errx@plt>
   12224:	ldr	r3, [r5, #64]	; 0x40
   12228:	bic	r3, r3, #1
   1222c:	str	r3, [r5, #64]	; 0x40
   12230:	b	11f94 <tigetstr@plt+0x10ec>
   12234:	ldr	r3, [r5, #64]	; 0x40
   12238:	orr	r3, r3, #1
   1223c:	str	r3, [r5, #64]	; 0x40
   12240:	b	11f94 <tigetstr@plt+0x10ec>
   12244:	mov	r0, #0
   12248:	bl	11c18 <tigetstr@plt+0xd70>
   1224c:	b	11f94 <tigetstr@plt+0x10ec>
   12250:	bl	11d5c <tigetstr@plt+0xeb4>
   12254:	mov	r0, #12
   12258:	bl	10d88 <putwchar@plt>
   1225c:	b	11f94 <tigetstr@plt+0x10ec>
   12260:	bl	11d5c <tigetstr@plt+0xeb4>
   12264:	b	11f94 <tigetstr@plt+0x10ec>
   12268:	ldr	r0, [r5, #48]	; 0x30
   1226c:	add	r0, r0, #8
   12270:	bic	r0, r0, #7
   12274:	bl	11c18 <tigetstr@plt+0xd70>
   12278:	b	11f94 <tigetstr@plt+0x10ec>
   1227c:	ldr	r0, [r5, #48]	; 0x30
   12280:	sub	r0, r0, #1
   12284:	bl	11c18 <tigetstr@plt+0xd70>
   12288:	b	11f94 <tigetstr@plt+0x10ec>
   1228c:	bl	10d70 <iswprint@plt>
   12290:	cmp	r0, #0
   12294:	beq	11f94 <tigetstr@plt+0x10ec>
   12298:	mov	r0, r4
   1229c:	bl	10cec <wcwidth@plt>
   122a0:	mov	fp, r0
   122a4:	ldr	r0, [r5, #48]	; 0x30
   122a8:	add	r0, fp, r0
   122ac:	bl	11b48 <tigetstr@plt+0xca0>
   122b0:	ldr	r0, [r5, #48]	; 0x30
   122b4:	ldr	ip, [r5, #40]	; 0x28
   122b8:	add	r3, r0, r0, lsl #1
   122bc:	add	r3, ip, r3, lsl #2
   122c0:	ldr	r2, [r3, #4]
   122c4:	cmp	r2, #0
   122c8:	bne	12374 <tigetstr@plt+0x14cc>
   122cc:	cmp	fp, #0
   122d0:	str	r4, [r3, #4]
   122d4:	ble	124f0 <tigetstr@plt+0x1648>
   122d8:	add	r1, fp, fp, lsl #1
   122dc:	ldrb	lr, [r5, #64]	; 0x40
   122e0:	lsl	r1, r1, #2
   122e4:	strb	lr, [r3, r2]
   122e8:	add	r2, r2, #12
   122ec:	cmp	r2, r1
   122f0:	bne	122e4 <tigetstr@plt+0x143c>
   122f4:	add	r0, r0, fp
   122f8:	cmp	fp, #1
   122fc:	subgt	ip, ip, #12
   12300:	str	fp, [r3, #8]
   12304:	addgt	r2, r0, r0, lsl #1
   12308:	addgt	r2, ip, r2, lsl #2
   1230c:	ble	121c0 <tigetstr@plt+0x1318>
   12310:	str	r7, [r3, #20]
   12314:	add	r3, r3, #12
   12318:	cmp	r3, r2
   1231c:	bne	12310 <tigetstr@plt+0x1468>
   12320:	b	121c0 <tigetstr@plt+0x1318>
   12324:	movw	r3, #12528	; 0x30f0
   12328:	movt	r3, #2
   1232c:	ldr	r3, [r3, #36]	; 0x24
   12330:	cmp	r3, #0
   12334:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12338:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1233c:	b	11d5c <tigetstr@plt+0xeb4>
   12340:	ldr	r1, [r2, #8]
   12344:	cmp	r1, #0
   12348:	strge	r9, [r2, #4]
   1234c:	strge	r8, [r2, #8]
   12350:	movge	r0, r3
   12354:	bge	121bc <tigetstr@plt+0x1314>
   12358:	cmp	r3, #0
   1235c:	bgt	1215c <tigetstr@plt+0x12b4>
   12360:	mov	r0, r3
   12364:	b	12170 <tigetstr@plt+0x12c8>
   12368:	str	r3, [r5, #48]	; 0x30
   1236c:	mov	r0, r3
   12370:	b	12170 <tigetstr@plt+0x12c8>
   12374:	cmp	r2, #95	; 0x5f
   12378:	beq	1247c <tigetstr@plt+0x15d4>
   1237c:	cmp	r4, r2
   12380:	beq	1241c <tigetstr@plt+0x1574>
   12384:	ldr	fp, [r3, #8]
   12388:	cmp	fp, #0
   1238c:	ble	123b0 <tigetstr@plt+0x1508>
   12390:	add	r1, fp, fp, lsl #1
   12394:	ldrb	ip, [r5, #64]	; 0x40
   12398:	mov	r2, #0
   1239c:	lsl	r1, r1, #2
   123a0:	strb	ip, [r3, r2]
   123a4:	add	r2, r2, #12
   123a8:	cmp	r2, r1
   123ac:	bne	123a0 <tigetstr@plt+0x14f8>
   123b0:	add	r0, r0, fp
   123b4:	b	121c0 <tigetstr@plt+0x1318>
   123b8:	bl	11f10 <tigetstr@plt+0x1068>
   123bc:	b	11f94 <tigetstr@plt+0x10ec>
   123c0:	ldr	r3, [r5, #84]	; 0x54
   123c4:	cmp	r3, #0
   123c8:	beq	12468 <tigetstr@plt+0x15c0>
   123cc:	blt	12404 <tigetstr@plt+0x155c>
   123d0:	str	sl, [r5, #84]	; 0x54
   123d4:	bl	11ee8 <tigetstr@plt+0x1040>
   123d8:	b	11f94 <tigetstr@plt+0x10ec>
   123dc:	ldr	r3, [r5, #84]	; 0x54
   123e0:	cmp	r3, #0
   123e4:	beq	12454 <tigetstr@plt+0x15ac>
   123e8:	ble	124e4 <tigetstr@plt+0x163c>
   123ec:	ldr	r2, [r5, #64]	; 0x40
   123f0:	sub	r3, r3, #1
   123f4:	str	r3, [r5, #84]	; 0x54
   123f8:	bic	r3, r2, #4
   123fc:	str	r3, [r5, #64]	; 0x40
   12400:	b	11f94 <tigetstr@plt+0x10ec>
   12404:	ldr	r2, [r5, #64]	; 0x40
   12408:	add	r3, r3, #1
   1240c:	str	r3, [r5, #84]	; 0x54
   12410:	bic	r3, r2, #2
   12414:	str	r3, [r5, #64]	; 0x40
   12418:	b	11f94 <tigetstr@plt+0x10ec>
   1241c:	cmp	fp, #0
   12420:	ble	123b0 <tigetstr@plt+0x1508>
   12424:	ldrb	lr, [r5, #64]	; 0x40
   12428:	add	ip, fp, fp, lsl #1
   1242c:	mov	r2, #0
   12430:	orr	lr, lr, #16
   12434:	lsl	ip, ip, #2
   12438:	ldrb	r1, [r3, r2]
   1243c:	orr	r1, lr, r1
   12440:	strb	r1, [r3, r2]
   12444:	add	r2, r2, #12
   12448:	cmp	r2, ip
   1244c:	bne	12438 <tigetstr@plt+0x1590>
   12450:	b	123b0 <tigetstr@plt+0x1508>
   12454:	ldr	r3, [r5, #64]	; 0x40
   12458:	str	r7, [r5, #84]	; 0x54
   1245c:	orr	r3, r3, #2
   12460:	str	r3, [r5, #64]	; 0x40
   12464:	b	11f94 <tigetstr@plt+0x10ec>
   12468:	ldr	r3, [r5, #64]	; 0x40
   1246c:	str	r8, [r5, #84]	; 0x54
   12470:	orr	r3, r3, #4
   12474:	str	r3, [r5, #64]	; 0x40
   12478:	b	11f94 <tigetstr@plt+0x10ec>
   1247c:	cmp	fp, #0
   12480:	str	r4, [r3, #4]
   12484:	ble	124f0 <tigetstr@plt+0x1648>
   12488:	ldrb	r4, [r5, #64]	; 0x40
   1248c:	add	lr, fp, fp, lsl #1
   12490:	mov	r2, #0
   12494:	orr	r4, r4, #8
   12498:	lsl	lr, lr, #2
   1249c:	ldrb	r1, [r3, r2]
   124a0:	orr	r1, r4, r1
   124a4:	strb	r1, [r3, r2]
   124a8:	add	r2, r2, #12
   124ac:	cmp	r2, lr
   124b0:	bne	1249c <tigetstr@plt+0x15f4>
   124b4:	add	r0, r0, fp
   124b8:	cmp	fp, #1
   124bc:	subgt	ip, ip, #12
   124c0:	str	fp, [r3, #8]
   124c4:	addgt	r2, r0, r0, lsl #1
   124c8:	addgt	r2, ip, r2, lsl #2
   124cc:	ble	121c0 <tigetstr@plt+0x1318>
   124d0:	str	r7, [r3, #20]
   124d4:	add	r3, r3, #12
   124d8:	cmp	r3, r2
   124dc:	bne	124d0 <tigetstr@plt+0x1628>
   124e0:	b	121c0 <tigetstr@plt+0x1318>
   124e4:	str	sl, [r5, #84]	; 0x54
   124e8:	bl	11f10 <tigetstr@plt+0x1068>
   124ec:	b	11f94 <tigetstr@plt+0x10ec>
   124f0:	str	fp, [r3, #8]
   124f4:	b	123b0 <tigetstr@plt+0x1508>
   124f8:	movw	r3, #12512	; 0x30e0
   124fc:	movt	r3, #2
   12500:	push	{r4, r5, r6, lr}
   12504:	ldr	r4, [r3]
   12508:	mov	r0, r4
   1250c:	bl	10d94 <__fpending@plt>
   12510:	mov	r6, r0
   12514:	mov	r0, r4
   12518:	bl	10d04 <ferror@plt>
   1251c:	mov	r5, r0
   12520:	mov	r0, r4
   12524:	bl	10e3c <fclose@plt>
   12528:	adds	r4, r0, #0
   1252c:	movne	r4, #1
   12530:	cmp	r5, #0
   12534:	bne	125ac <tigetstr@plt+0x1704>
   12538:	cmp	r4, #0
   1253c:	beq	12558 <tigetstr@plt+0x16b0>
   12540:	cmp	r6, #0
   12544:	beq	125fc <tigetstr@plt+0x1754>
   12548:	bl	10df4 <__errno_location@plt>
   1254c:	ldr	r3, [r0]
   12550:	cmp	r3, #32
   12554:	bne	12610 <tigetstr@plt+0x1768>
   12558:	movw	r3, #12500	; 0x30d4
   1255c:	movt	r3, #2
   12560:	ldr	r4, [r3]
   12564:	mov	r0, r4
   12568:	bl	10d94 <__fpending@plt>
   1256c:	mov	r6, r0
   12570:	mov	r0, r4
   12574:	bl	10d04 <ferror@plt>
   12578:	mov	r5, r0
   1257c:	mov	r0, r4
   12580:	bl	10e3c <fclose@plt>
   12584:	adds	r4, r0, #0
   12588:	movne	r4, #1
   1258c:	cmp	r5, #0
   12590:	beq	125d8 <tigetstr@plt+0x1730>
   12594:	cmp	r4, #0
   12598:	bne	125a4 <tigetstr@plt+0x16fc>
   1259c:	bl	10df4 <__errno_location@plt>
   125a0:	str	r4, [r0]
   125a4:	mov	r0, #1
   125a8:	bl	10d10 <_exit@plt>
   125ac:	cmp	r4, #0
   125b0:	bne	12548 <tigetstr@plt+0x16a0>
   125b4:	bl	10df4 <__errno_location@plt>
   125b8:	str	r4, [r0]
   125bc:	mov	r2, #5
   125c0:	movw	r1, #10456	; 0x28d8
   125c4:	mov	r0, #0
   125c8:	movt	r1, #1
   125cc:	bl	10d28 <dcgettext@plt>
   125d0:	bl	10de8 <warnx@plt>
   125d4:	b	125a4 <tigetstr@plt+0x16fc>
   125d8:	cmp	r4, #0
   125dc:	popeq	{r4, r5, r6, pc}
   125e0:	cmp	r6, #0
   125e4:	bne	125a4 <tigetstr@plt+0x16fc>
   125e8:	bl	10df4 <__errno_location@plt>
   125ec:	ldr	r3, [r0]
   125f0:	cmp	r3, #9
   125f4:	bne	125a4 <tigetstr@plt+0x16fc>
   125f8:	pop	{r4, r5, r6, pc}
   125fc:	bl	10df4 <__errno_location@plt>
   12600:	ldr	r3, [r0]
   12604:	cmp	r3, #9
   12608:	bne	12550 <tigetstr@plt+0x16a8>
   1260c:	b	12558 <tigetstr@plt+0x16b0>
   12610:	cmp	r3, #0
   12614:	beq	125bc <tigetstr@plt+0x1714>
   12618:	mov	r2, #5
   1261c:	movw	r1, #10456	; 0x28d8
   12620:	mov	r0, #0
   12624:	movt	r1, #1
   12628:	bl	10d28 <dcgettext@plt>
   1262c:	bl	10e60 <warn@plt>
   12630:	b	125a4 <tigetstr@plt+0x16fc>
   12634:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   12638:	mov	r7, r0
   1263c:	ldr	r6, [pc, #76]	; 12690 <tigetstr@plt+0x17e8>
   12640:	mov	r8, r1
   12644:	ldr	r5, [pc, #72]	; 12694 <tigetstr@plt+0x17ec>
   12648:	mov	r9, r2
   1264c:	add	r6, pc, r6
   12650:	bl	10ca8 <_init@@Base>
   12654:	add	r5, pc, r5
   12658:	rsb	r6, r5, r6
   1265c:	asrs	r6, r6, #2
   12660:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   12664:	sub	r5, r5, #4
   12668:	mov	r4, #0
   1266c:	add	r4, r4, #1
   12670:	ldr	r3, [r5, #4]!
   12674:	mov	r0, r7
   12678:	mov	r1, r8
   1267c:	mov	r2, r9
   12680:	blx	r3
   12684:	cmp	r4, r6
   12688:	bne	1266c <tigetstr@plt+0x17c4>
   1268c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12690:	andeq	r0, r1, r4, lsr #17
   12694:	muleq	r1, r8, r8
   12698:	bx	lr
   1269c:	ldr	r3, [pc, #28]	; 126c0 <tigetstr@plt+0x1818>
   126a0:	mov	r1, #0
   126a4:	ldr	r2, [pc, #24]	; 126c4 <tigetstr@plt+0x181c>
   126a8:	add	r3, pc, r3
   126ac:	ldr	r3, [r3, r2]
   126b0:	cmp	r3, #0
   126b4:	ldrne	r2, [r3]
   126b8:	moveq	r2, r3
   126bc:	b	10e00 <__cxa_atexit@plt>
   126c0:	andeq	r0, r1, r0, asr r9
   126c4:	strheq	r0, [r0], -r4

Disassembly of section .fini:

000126c8 <_fini@@Base>:
   126c8:	push	{r3, lr}
   126cc:	pop	{r3, pc}
