#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Dec  7 18:50:35 2019
# Process ID: 8020
# Current directory: C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.runs/synth_1
# Command line: vivado.exe -log PICtop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PICtop.tcl
# Log file: C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.runs/synth_1/PICtop.vds
# Journal file: C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PICtop.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 424.633 ; gain = 141.770
Command: synth_design -top PICtop -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1231.066 ; gain = 227.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PICtop' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/PICtop.vhd:27]
INFO: [Synth 8-3491] module 'RS232top' declared at 'C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232top.vhd:6' bound to instance 'RS232_PHY' of component 'RS232top' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/PICtop.vhd:132]
INFO: [Synth 8-638] synthesizing module 'RS232top' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232top.vhd:27]
INFO: [Synth 8-3491] module 'Clk_gen' declared at 'C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.runs/synth_1/.Xil/Vivado-8020-Engineer/realtime/Clk_gen_stub.vhdl:5' bound to instance 'Clock_generator' of component 'Clk_gen' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'Clk_gen' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.runs/synth_1/.Xil/Vivado-8020-Engineer/realtime/Clk_gen_stub.vhdl:14]
INFO: [Synth 8-3491] module 'TX_RS232' declared at 'C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:38' bound to instance 'Transmitter' of component 'TX_RS232' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'TX_RS232' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:47]
WARNING: [Synth 8-614] signal 'Start' is read in the process but is not in the sensitivity list [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:128]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:128]
WARNING: [Synth 8-614] signal 's_TX_dataCount' is read in the process but is not in the sensitivity list [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'TX_RS232' (1#1) [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd:47]
INFO: [Synth 8-3491] module 'RX_RS232' declared at 'C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RX_RS232/RX_RS232.srcs/sources_1/new/RX_RS232.vhd:36' bound to instance 'Receiver' of component 'RX_RS232' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232top.vhd:127]
INFO: [Synth 8-638] synthesizing module 'RX_RS232' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RX_RS232/RX_RS232.srcs/sources_1/new/RX_RS232.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'RX_RS232' (2#1) [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RX_RS232/RX_RS232.srcs/sources_1/new/RX_RS232.vhd:45]
INFO: [Synth 8-3491] module 'ShiftRegister' declared at 'C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister/ShiftRegister.srcs/sources_1/new/ShiftRegister.vhd:33' bound to instance 'Shift' of component 'ShiftRegister' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232top.vhd:136]
INFO: [Synth 8-638] synthesizing module 'ShiftRegister' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister/ShiftRegister.srcs/sources_1/new/ShiftRegister.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegister' (3#1) [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister/ShiftRegister.srcs/sources_1/new/ShiftRegister.vhd:41]
INFO: [Synth 8-3491] module 'fifo' declared at 'C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.runs/synth_1/.Xil/Vivado-8020-Engineer/realtime/fifo_stub.vhdl:5' bound to instance 'Internal_memory' of component 'fifo' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232top.vhd:146]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.runs/synth_1/.Xil/Vivado-8020-Engineer/realtime/fifo_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'RS232top' (4#1) [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232top.vhd:27]
WARNING: [Synth 8-5640] Port 'cs' is missing in component declaration [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/PICtop.vhd:55]
INFO: [Synth 8-3491] module 'DMA' declared at 'C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/new/DMA.vhd:36' bound to instance 'DMA_ports' of component 'DMA' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/PICtop.vhd:149]
INFO: [Synth 8-638] synthesizing module 'DMA' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/new/DMA.vhd:64]
WARNING: [Synth 8-614] signal 'RCVD_Data' is read in the process but is not in the sensitivity list [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/new/DMA.vhd:237]
WARNING: [Synth 8-614] signal 'Databus_IN_to_DMA_aux' is read in the process but is not in the sensitivity list [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/new/DMA.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'DMA' (5#1) [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/new/DMA.vhd:64]
INFO: [Synth 8-3491] module 'ram' declared at 'C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/RAM.vhd:8' bound to instance 'RAM_PORTS' of component 'ram' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/PICtop.vhd:171]
INFO: [Synth 8-638] synthesizing module 'ram' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/RAM.vhd:21]
WARNING: [Synth 8-614] signal 'write_en' is read in the process but is not in the sensitivity list [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/RAM.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ram' (6#1) [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/RAM.vhd:21]
INFO: [Synth 8-3491] module 'Clk_PIC_TOP' declared at 'C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.runs/synth_1/.Xil/Vivado-8020-Engineer/realtime/Clk_PIC_TOP_stub.vhdl:5' bound to instance 'Clock_generator' of component 'Clk_PIC_TOP' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/PICtop.vhd:185]
INFO: [Synth 8-638] synthesizing module 'Clk_PIC_TOP' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.runs/synth_1/.Xil/Vivado-8020-Engineer/realtime/Clk_PIC_TOP_stub.vhdl:14]
WARNING: [Synth 8-3848] Net Disp in module/entity PICtop does not have driver. [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/PICtop.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'PICtop' (7#1) [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/PICtop.vhd:27]
WARNING: [Synth 8-3331] design DMA has unconnected port RX_Full
WARNING: [Synth 8-3331] design PICtop has unconnected port Disp[1]
WARNING: [Synth 8-3331] design PICtop has unconnected port Disp[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1312.078 ; gain = 308.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1312.078 ; gain = 308.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1312.078 ; gain = 308.133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1312.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.srcs/sources_1/ip/fifo/fifo/fifo_in_context.xdc] for cell 'RS232_PHY/Internal_memory'
Finished Parsing XDC File [c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.srcs/sources_1/ip/fifo/fifo/fifo_in_context.xdc] for cell 'RS232_PHY/Internal_memory'
Parsing XDC File [c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP/Clk_PIC_TOP_in_context.xdc] for cell 'Clock_generator'
Finished Parsing XDC File [c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP/Clk_PIC_TOP_in_context.xdc] for cell 'Clock_generator'
Parsing XDC File [c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/ip/Clk_gen/Clk_gen/Clk_gen_in_context.xdc] for cell 'RS232_PHY/Clock_generator'
Finished Parsing XDC File [c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/ip/Clk_gen/Clk_gen/Clk_gen_in_context.xdc] for cell 'RS232_PHY/Clock_generator'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1432.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1432.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1432.477 ; gain = 428.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1432.477 ; gain = 428.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk100MHZ. (constraint file  c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP/Clk_PIC_TOP_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk100MHZ. (constraint file  c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP/Clk_PIC_TOP_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for RS232_PHY/Internal_memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Clock_generator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for RS232_PHY/Clock_generator. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1432.477 ; gain = 428.531
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_TX_current_state_reg' in module 'TX_RS232'
INFO: [Synth 8-802] inferred FSM for state register 's_RX_current_state_reg' in module 'RX_RS232'
INFO: [Synth 8-802] inferred FSM for state register 's_DMA_current_state_reg' in module 'DMA'
INFO: [Synth 8-5544] ROM "TX_Data_aux0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_H" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               start_bit |                               01 |                               01
               send_data |                               10 |                               10
                stop_bit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_TX_current_state_reg' using encoding 'sequential' in module 'TX_RS232'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               start_bit |                               01 |                               01
                 rcvdata |                               10 |                               10
                stop_bit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_RX_current_state_reg' using encoding 'sequential' in module 'RX_RS232'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_s_DMA_next_state_reg' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/new/DMA.vhd:110]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_s_DMA_next_state_reg' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/new/DMA.vhd:110]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
              control_rx |                             0001 |                             0001
              rx_comando |                             0010 |                             0010
           rx_parametro1 |                             0011 |                             0011
           rx_parametro2 |                             0100 |                             0100
                  rx_fin |                             0101 |                             0101
              control_tx |                             0110 |                             0110
       transmision_byte1 |                             0111 |                             0111
      transmision_status |                             1000 |                             1000
       transmision_byte2 |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_DMA_current_state_reg' using encoding 'sequential' in module 'DMA'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_s_DMA_next_state_reg' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/new/DMA.vhd:110]
WARNING: [Synth 8-327] inferring latch for variable 'contador_aux_reg' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/new/DMA.vhd:111]
WARNING: [Synth 8-327] inferring latch for variable 'TX_Data_reg' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/new/DMA.vhd:126]
WARNING: [Synth 8-327] inferring latch for variable 'Databus_OUT_from_DMA_aux_reg' [C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/new/DMA.vhd:136]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1432.477 ; gain = 428.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 261   
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	  10 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 265   
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PICtop 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module TX_RS232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module RX_RS232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module ShiftRegister 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module RS232top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module DMA 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 12    
Module ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 256   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design PICtop has unconnected port Disp[1]
WARNING: [Synth 8-3331] design PICtop has unconnected port Disp[0]
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[24]' (LD) to 'DMA_ports/contador_aux_reg[31]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[25]' (LD) to 'DMA_ports/contador_aux_reg[31]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[26]' (LD) to 'DMA_ports/contador_aux_reg[31]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[27]' (LD) to 'DMA_ports/contador_aux_reg[31]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[28]' (LD) to 'DMA_ports/contador_aux_reg[31]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[29]' (LD) to 'DMA_ports/contador_aux_reg[31]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[30]' (LD) to 'DMA_ports/contador_aux_reg[31]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[31]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[3]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[4]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[5]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[6]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[7]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[8]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[9]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[10]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[11]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[12]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[13]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[14]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[15]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[16]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[17]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[18]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[19]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[20]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[21]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_aux_reg[22]' (LD) to 'DMA_ports/contador_aux_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DMA_ports/contador_aux_reg[23] )
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[24]' (FDC) to 'DMA_ports/contador_reg[31]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[25]' (FDC) to 'DMA_ports/contador_reg[31]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[26]' (FDC) to 'DMA_ports/contador_reg[31]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[27]' (FDC) to 'DMA_ports/contador_reg[31]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[28]' (FDC) to 'DMA_ports/contador_reg[31]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[29]' (FDC) to 'DMA_ports/contador_reg[31]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[30]' (FDC) to 'DMA_ports/contador_reg[31]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[31]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[3]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[4]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[5]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[6]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[7]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[8]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[9]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[10]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[11]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[12]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[13]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[14]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[15]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[16]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[17]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[18]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[19]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[20]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[21]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'DMA_ports/contador_reg[22]' (FDC) to 'DMA_ports/contador_reg[23]'
INFO: [Synth 8-3886] merging instance 'Databus_OUT_from_DMA_aux_regi_27' (LD) to 'Databus_OUT_from_DMA_aux_regi_28'
INFO: [Synth 8-3886] merging instance 'Databus_OUT_from_DMA_aux_regi_28' (LD) to 'Databus_OUT_from_DMA_aux_regi_29'
INFO: [Synth 8-3886] merging instance 'Databus_OUT_from_DMA_aux_regi_29' (LD) to 'Databus_OUT_from_DMA_aux_regi_30'
INFO: [Synth 8-3886] merging instance 'Databus_OUT_from_DMA_aux_regi_30' (LD) to 'Databus_OUT_from_DMA_aux_regi_31'
INFO: [Synth 8-3886] merging instance 'Databus_OUT_from_DMA_aux_regi_31' (LD) to 'Databus_OUT_from_DMA_aux_regi_32'
INFO: [Synth 8-3886] merging instance 'Databus_OUT_from_DMA_aux_regi_32' (LD) to 'Databus_OUT_from_DMA_aux_regi_33'
INFO: [Synth 8-3886] merging instance 'Databus_OUT_from_DMA_aux_regi_33' (LD) to 'Databus_OUT_from_DMA_aux_regi_34'
WARNING: [Synth 8-3332] Sequential element (DMA_ports/contador_aux_reg[23]) is unused and will be removed from module PICtop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 1432.477 ; gain = 428.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 1432.477 ; gain = 428.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 1563.332 ; gain = 559.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:28 . Memory (MB): peak = 1563.332 ; gain = 559.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:35 . Memory (MB): peak = 1563.332 ; gain = 559.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:35 . Memory (MB): peak = 1563.332 ; gain = 559.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:35 . Memory (MB): peak = 1563.332 ; gain = 559.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:35 . Memory (MB): peak = 1563.332 ; gain = 559.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:36 . Memory (MB): peak = 1563.332 ; gain = 559.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:36 . Memory (MB): peak = 1563.332 ; gain = 559.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Clk_PIC_TOP   |         1|
|2     |Clk_gen       |         1|
|3     |fifo          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |Clk_PIC_TOP_bbox_2 |     1|
|2     |Clk_gen_bbox_0     |     1|
|3     |fifo_bbox_1        |     1|
|4     |CARRY4             |    12|
|5     |LUT1               |     1|
|6     |LUT2               |   132|
|7     |LUT3               |    20|
|8     |LUT4               |    75|
|9     |LUT5               |    65|
|10    |LUT6               |   850|
|11    |MUXF7              |   273|
|12    |MUXF8              |   136|
|13    |FDCE               |   600|
|14    |FDPE               |     4|
|15    |FDRE               |  1541|
|16    |FDSE               |     6|
|17    |LD                 |    24|
|18    |IBUF               |     4|
|19    |OBUF               |    18|
|20    |OBUFT              |     2|
+------+-------------------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |  3775|
|2     |  DMA_ports     |DMA           |   480|
|3     |  RAM_PORTS     |ram           |  3008|
|4     |  RS232_PHY     |RS232top      |   250|
|5     |    Receiver    |RX_RS232      |    43|
|6     |    Shift       |ShiftRegister |    38|
|7     |    Transmitter |TX_RS232      |   146|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:36 . Memory (MB): peak = 1563.332 ; gain = 559.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:28 . Memory (MB): peak = 1563.332 ; gain = 438.988
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:36 . Memory (MB): peak = 1563.332 ; gain = 559.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1568.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 445 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1568.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LD => LDCE: 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:53 . Memory (MB): peak = 1568.703 ; gain = 842.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1568.703 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.runs/synth_1/PICtop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PICtop_utilization_synth.rpt -pb PICtop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 18:53:29 2019...
