// Seed: 1185559322
module module_0 (
    input supply1 id_0,
    input wand id_1
);
  logic [1 : 1] id_3;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd57,
    parameter id_8 = 32'd36
) (
    input  wire  id_0,
    input  uwire _id_1,
    output wor   id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  wand  id_5,
    output tri0  id_6,
    input  tri   id_7
    , id_14,
    input  uwire _id_8,
    input  tri0  id_9,
    output wire  id_10,
    input  tri0  id_11,
    input  uwire id_12
);
  assign id_10 = -1;
  module_0 modCall_1 (
      id_11,
      id_3
  );
  wire id_15;
  wire [|  id_1 : id_8] id_16;
  wire id_17;
endmodule
