INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student18/vivado/cpu3/ACC/ACC.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student18/vivado/cpu3/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student18/vivado/cpu3/decode3to8/decode3to8.srcs/sources_1/new/decode3to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode3to8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student18/vivado/cpu3/mux8/mux8.srcs/sources_1/new/mux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student18/vivado/cpu3/nbit_register/nbit_register.srcs/sources_1/new/nbit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student18/vivado/cpu3/register_file/register_file.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student18/vivado/cpu3/register_file/register_file.srcs/sim_1/new/register_file_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_tb
