

================================================================
== Vivado HLS Report for 'imTemplateMatching'
================================================================
* Date:           Wed Jan 27 23:59:53 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Task_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |   19|  1321067379|   20|  1321067380|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+------------+-----+--------------+----------+
        |                                |                     |      Latency     |      Interval      | Pipeline |
        |            Instance            |        Module       | min |     max    | min |      max     |   Type   |
        +--------------------------------+---------------------+-----+------------+-----+--------------+----------+
        |grp_imGreyNormalization_fu_168  |imGreyNormalization  |   10|    75794410|   10|      75794410|   none   |
        |grp_imGreyNormalization_fu_176  |imGreyNormalization  |   10|    75794410|   10|      75794410|   none   |
        |grp_imGrayScale_fu_184          |imGrayScale          |    1|    41762401|    1|      41762401|   none   |
        |grp_imGrayScale26_fu_196        |imGrayScale26        |    1|    37442401|    1|      37442401|   none   |
        |grp_imDiff_fu_208               |imDiff               |    1|  1203310161|    2|  173002002002| dataflow |
        +--------------------------------+---------------------+-----+------------+-----+--------------+----------+

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+---------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+---------+----------+
        |- L110    |    0|  200400| 2 ~ 1002 |          -|          -| 0 ~ 200 |    no    |
        | + L111   |    0|    1000|         5|          -|          -| 0 ~ 200 |    no    |
        +----------+-----+--------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (tmp_52_i)
9 --> 
	10  / (tmp_57_i)
	8  / (!tmp_57_i)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	9  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: tplWidth_read (19)  [1/1] 0.00ns
:10  %tplWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplWidth) nounwind

ST_1: tplHeight_read (20)  [1/1] 0.00ns
:11  %tplHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplHeight) nounwind

ST_1: imWidth_read (21)  [1/1] 0.00ns
:12  %imWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imWidth) nounwind

ST_1: imHeight_read (22)  [1/1] 0.00ns
:13  %imHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imHeight) nounwind

ST_1: template_match_posit (23)  [1/1] 0.00ns  loc: imProcessing.cpp:236
:14  %template_match_posit = alloca i11, align 2

ST_1: template_match_posit_1 (24)  [1/1] 0.00ns  loc: imProcessing.cpp:236
:15  %template_match_posit_1 = alloca i11, align 2

ST_1: template_match_posit_2 (25)  [1/1] 0.00ns  loc: imProcessing.cpp:236
:16  %template_match_posit_2 = alloca i32, align 4

ST_1: StgValue_21 (26)  [2/2] 0.00ns  loc: imProcessing.cpp:238
:17  call fastcc void @imGrayScale26(i32* %imINPUT, [1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read) nounwind

ST_1: StgValue_22 (27)  [2/2] 0.00ns  loc: imProcessing.cpp:239
:18  call fastcc void @imGrayScale([1440000 x i32]* %tplINPUT, [1440000 x i32]* %tplOUTPUT, i32 %tplHeight_read, i32 %tplWidth_read) nounwind


 <State 2>: 0.00ns
ST_2: StgValue_23 (26)  [1/2] 0.00ns  loc: imProcessing.cpp:238
:17  call fastcc void @imGrayScale26(i32* %imINPUT, [1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read) nounwind

ST_2: StgValue_24 (27)  [1/2] 0.00ns  loc: imProcessing.cpp:239
:18  call fastcc void @imGrayScale([1440000 x i32]* %tplINPUT, [1440000 x i32]* %tplOUTPUT, i32 %tplHeight_read, i32 %tplWidth_read) nounwind


 <State 3>: 1.57ns
ST_3: StgValue_25 (28)  [2/2] 1.57ns
:19  call fastcc void @imGreyNormalization([1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read) nounwind

ST_3: StgValue_26 (29)  [2/2] 1.57ns
:20  call fastcc void @imGreyNormalization([1440000 x i32]* %tplOUTPUT, i32 %tplWidth_read, i32 %imWidth_read) nounwind


 <State 4>: 0.00ns
ST_4: StgValue_27 (28)  [1/2] 0.00ns
:19  call fastcc void @imGreyNormalization([1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read) nounwind

ST_4: StgValue_28 (29)  [1/2] 0.00ns
:20  call fastcc void @imGreyNormalization([1440000 x i32]* %tplOUTPUT, i32 %tplWidth_read, i32 %imWidth_read) nounwind


 <State 5>: 0.00ns
ST_5: StgValue_29 (30)  [2/2] 0.00ns  loc: imProcessing.cpp:244
:21  call fastcc void @imDiff([1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read, [1440000 x i32]* %tplOUTPUT, i32 %tplHeight_read, i32 %tplWidth_read, i11* %template_match_posit, i11* %template_match_posit_1, i32* %template_match_posit_2) nounwind


 <State 6>: 0.00ns
ST_6: StgValue_30 (30)  [1/2] 0.00ns  loc: imProcessing.cpp:244
:21  call fastcc void @imDiff([1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read, [1440000 x i32]* %tplOUTPUT, i32 %tplHeight_read, i32 %tplWidth_read, i11* %template_match_posit, i11* %template_match_posit_1, i32* %template_match_posit_2) nounwind


 <State 7>: 1.57ns
ST_7: empty (9)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %imINPUT, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_7: StgValue_32 (10)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %imINPUT) nounwind, !map !398

ST_7: StgValue_33 (11)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([1440000 x i32]* %imOUTPUT) nounwind, !map !404

ST_7: StgValue_34 (12)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %imHeight) nounwind, !map !408

ST_7: StgValue_35 (13)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %imWidth) nounwind, !map !414

ST_7: StgValue_36 (14)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([1440000 x i32]* %tplINPUT) nounwind, !map !418

ST_7: StgValue_37 (15)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([1440000 x i32]* %tplOUTPUT) nounwind, !map !422

ST_7: StgValue_38 (16)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %tplHeight) nounwind, !map !426

ST_7: StgValue_39 (17)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %tplWidth) nounwind, !map !430

ST_7: StgValue_40 (18)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @imTemplateMatching_s) nounwind

ST_7: col_offset (31)  [1/1] 0.00ns  loc: imProcessing.cpp:246
:22  %col_offset = load i11* %template_match_posit, align 2

ST_7: row_offset (32)  [1/1] 0.00ns  loc: imProcessing.cpp:246
:23  %row_offset = load i11* %template_match_posit_1, align 2

ST_7: tmp_i_cast (33)  [1/1] 0.00ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:24  %tmp_i_cast = sext i11 %col_offset to i12

ST_7: tmp_i_cast_9 (34)  [1/1] 0.00ns  loc: imProcessing.cpp:209->imProcessing.cpp:246
:25  %tmp_i_cast_9 = sext i11 %row_offset to i12

ST_7: StgValue_45 (35)  [1/1] 1.57ns  loc: imProcessing.cpp:209->imProcessing.cpp:246
:26  br label %1


 <State 8>: 6.38ns
ST_8: row_i (37)  [1/1] 0.00ns
:0  %row_i = phi i11 [ 0, %0 ], [ %row, %5 ]

ST_8: phi_mul (38)  [1/1] 0.00ns
:1  %phi_mul = phi i64 [ 0, %0 ], [ %next_mul, %5 ]

ST_8: tmp (39)  [1/1] 0.00ns
:2  %tmp = trunc i64 %phi_mul to i22

ST_8: next_mul (40)  [1/1] 3.40ns
:3  %next_mul = add i64 1200, %phi_mul

ST_8: tmp_51_i (41)  [1/1] 0.00ns  loc: imProcessing.cpp:209->imProcessing.cpp:246
:4  %tmp_51_i = sext i11 %row_i to i32

ST_8: tmp_51_i_cast (42)  [1/1] 0.00ns  loc: imProcessing.cpp:209->imProcessing.cpp:246
:5  %tmp_51_i_cast = sext i11 %row_i to i12

ST_8: tmp_52_i (43)  [1/1] 2.52ns  loc: imProcessing.cpp:209->imProcessing.cpp:246
:6  %tmp_52_i = icmp slt i32 %tmp_51_i, %tplHeight_read

ST_8: row (44)  [1/1] 1.84ns  loc: imProcessing.cpp:209->imProcessing.cpp:246
:7  %row = add i11 1, %row_i

ST_8: StgValue_54 (45)  [1/1] 0.00ns  loc: imProcessing.cpp:209->imProcessing.cpp:246
:8  br i1 %tmp_52_i, label %2, label %imConstructOutputImage.exit

ST_8: StgValue_55 (47)  [1/1] 0.00ns  loc: imProcessing.cpp:209->imProcessing.cpp:246
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str1132) nounwind

ST_8: tmp_23_i (48)  [1/1] 0.00ns  loc: imProcessing.cpp:209->imProcessing.cpp:246
:1  %tmp_23_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str1132) nounwind

ST_8: StgValue_57 (49)  [1/1] 0.00ns  loc: imProcessing.cpp:210->imProcessing.cpp:246
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 200, i32 100, [1 x i8]* @p_str122) nounwind

ST_8: tmp_54_i (50)  [1/1] 0.00ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:3  %tmp_54_i = add i12 %tmp_i_cast_9, %tmp_51_i_cast

ST_8: tmp_55_i_cast (51)  [1/1] 0.00ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:4  %tmp_55_i_cast = sext i12 %tmp_54_i to i22

ST_8: tmp_1 (52)  [1/1] 6.38ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:5  %tmp_1 = mul i22 %tmp_55_i_cast, 1200

ST_8: StgValue_61 (53)  [1/1] 1.57ns  loc: imProcessing.cpp:211->imProcessing.cpp:246
:6  br label %3

ST_8: StgValue_62 (82)  [1/1] 0.00ns  loc: imProcessing.cpp:249
imConstructOutputImage.exit:0  ret void


 <State 9>: 4.81ns
ST_9: col_i (55)  [1/1] 0.00ns
:0  %col_i = phi i11 [ 0, %2 ], [ %col, %4 ]

ST_9: tmp_56_i (56)  [1/1] 0.00ns  loc: imProcessing.cpp:211->imProcessing.cpp:246
:1  %tmp_56_i = sext i11 %col_i to i32

ST_9: tmp_56_i_cast (57)  [1/1] 0.00ns  loc: imProcessing.cpp:211->imProcessing.cpp:246
:2  %tmp_56_i_cast = sext i11 %col_i to i12

ST_9: tmp_57_i (58)  [1/1] 2.52ns  loc: imProcessing.cpp:211->imProcessing.cpp:246
:3  %tmp_57_i = icmp slt i32 %tmp_56_i, %tplWidth_read

ST_9: col (59)  [1/1] 1.84ns  loc: imProcessing.cpp:211->imProcessing.cpp:246
:4  %col = add i11 %col_i, 1

ST_9: StgValue_68 (60)  [1/1] 0.00ns  loc: imProcessing.cpp:211->imProcessing.cpp:246
:5  br i1 %tmp_57_i, label %4, label %5

ST_9: tmp_58_i_cast (65)  [1/1] 0.00ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:3  %tmp_58_i_cast = sext i11 %col_i to i22

ST_9: tmp_2 (66)  [1/1] 2.20ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:4  %tmp_2 = add i22 %tmp, %tmp_58_i_cast

ST_9: tmp_2_cast (67)  [1/1] 0.00ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:5  %tmp_2_cast = zext i22 %tmp_2 to i64

ST_9: tplINPUT_addr (68)  [1/1] 0.00ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:6  %tplINPUT_addr = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_2_cast

ST_9: tplINPUT_load (69)  [4/4] 2.61ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:7  %tplINPUT_load = load volatile i32* %tplINPUT_addr, align 4

ST_9: tmp_59_i (70)  [1/1] 1.84ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:8  %tmp_59_i = add i12 %tmp_i_cast, %tmp_56_i_cast

ST_9: tmp_60_i_cast (71)  [1/1] 0.00ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:9  %tmp_60_i_cast = sext i12 %tmp_59_i to i22

ST_9: tmp_3 (72)  [1/1] 2.20ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:10  %tmp_3 = add i22 %tmp_1, %tmp_60_i_cast

ST_9: empty_11 (79)  [1/1] 0.00ns  loc: imProcessing.cpp:216->imProcessing.cpp:246
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str1132, i32 %tmp_23_i) nounwind

ST_9: StgValue_78 (80)  [1/1] 0.00ns  loc: imProcessing.cpp:209->imProcessing.cpp:246
:1  br label %1


 <State 10>: 2.61ns
ST_10: tplINPUT_load (69)  [3/4] 2.61ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:7  %tplINPUT_load = load volatile i32* %tplINPUT_addr, align 4


 <State 11>: 2.61ns
ST_11: tplINPUT_load (69)  [2/4] 2.61ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:7  %tplINPUT_load = load volatile i32* %tplINPUT_addr, align 4


 <State 12>: 5.22ns
ST_12: tplINPUT_load (69)  [1/4] 2.61ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:7  %tplINPUT_load = load volatile i32* %tplINPUT_addr, align 4

ST_12: tmp_3_cast (73)  [1/1] 0.00ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:11  %tmp_3_cast = sext i22 %tmp_3 to i64

ST_12: imOUTPUT_addr (74)  [1/1] 0.00ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:12  %imOUTPUT_addr = getelementptr [1440000 x i32]* %imOUTPUT, i64 0, i64 %tmp_3_cast

ST_12: StgValue_84 (75)  [2/2] 2.61ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:13  store i32 %tplINPUT_load, i32* %imOUTPUT_addr, align 4


 <State 13>: 2.61ns
ST_13: StgValue_85 (62)  [1/1] 0.00ns  loc: imProcessing.cpp:211->imProcessing.cpp:246
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str1233) nounwind

ST_13: tmp_24_i (63)  [1/1] 0.00ns  loc: imProcessing.cpp:211->imProcessing.cpp:246
:1  %tmp_24_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str1233) nounwind

ST_13: StgValue_87 (64)  [1/1] 0.00ns  loc: imProcessing.cpp:212->imProcessing.cpp:246
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 200, i32 100, [1 x i8]* @p_str122) nounwind

ST_13: StgValue_88 (75)  [1/2] 2.61ns  loc: imProcessing.cpp:213->imProcessing.cpp:246
:13  store i32 %tplINPUT_load, i32* %imOUTPUT_addr, align 4

ST_13: empty_10 (76)  [1/1] 0.00ns  loc: imProcessing.cpp:214->imProcessing.cpp:246
:14  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str1233, i32 %tmp_24_i) nounwind

ST_13: StgValue_90 (77)  [1/1] 0.00ns  loc: imProcessing.cpp:211->imProcessing.cpp:246
:15  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imINPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imOUTPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ imHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tplINPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tplOUTPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tplHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tplWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tplWidth_read          (read             ) [ 00111111111111]
tplHeight_read         (read             ) [ 00111111111111]
imWidth_read           (read             ) [ 00111110000000]
imHeight_read          (read             ) [ 00111110000000]
template_match_posit   (alloca           ) [ 00111111000000]
template_match_posit_1 (alloca           ) [ 00111111000000]
template_match_posit_2 (alloca           ) [ 00111110000000]
StgValue_23            (call             ) [ 00000000000000]
StgValue_24            (call             ) [ 00000000000000]
StgValue_27            (call             ) [ 00000000000000]
StgValue_28            (call             ) [ 00000000000000]
StgValue_30            (call             ) [ 00000000000000]
empty                  (specinterface    ) [ 00000000000000]
StgValue_32            (specbitsmap      ) [ 00000000000000]
StgValue_33            (specbitsmap      ) [ 00000000000000]
StgValue_34            (specbitsmap      ) [ 00000000000000]
StgValue_35            (specbitsmap      ) [ 00000000000000]
StgValue_36            (specbitsmap      ) [ 00000000000000]
StgValue_37            (specbitsmap      ) [ 00000000000000]
StgValue_38            (specbitsmap      ) [ 00000000000000]
StgValue_39            (specbitsmap      ) [ 00000000000000]
StgValue_40            (spectopmodule    ) [ 00000000000000]
col_offset             (load             ) [ 00000000000000]
row_offset             (load             ) [ 00000000000000]
tmp_i_cast             (sext             ) [ 00000000111111]
tmp_i_cast_9           (sext             ) [ 00000000111111]
StgValue_45            (br               ) [ 00000001111111]
row_i                  (phi              ) [ 00000000100000]
phi_mul                (phi              ) [ 00000000100000]
tmp                    (trunc            ) [ 00000000011111]
next_mul               (add              ) [ 00000001111111]
tmp_51_i               (sext             ) [ 00000000000000]
tmp_51_i_cast          (sext             ) [ 00000000000000]
tmp_52_i               (icmp             ) [ 00000000111111]
row                    (add              ) [ 00000001111111]
StgValue_54            (br               ) [ 00000000000000]
StgValue_55            (specloopname     ) [ 00000000000000]
tmp_23_i               (specregionbegin  ) [ 00000000011111]
StgValue_57            (speclooptripcount) [ 00000000000000]
tmp_54_i               (add              ) [ 00000000000000]
tmp_55_i_cast          (sext             ) [ 00000000000000]
tmp_1                  (mul              ) [ 00000000011111]
StgValue_61            (br               ) [ 00000000111111]
StgValue_62            (ret              ) [ 00000000000000]
col_i                  (phi              ) [ 00000000010000]
tmp_56_i               (sext             ) [ 00000000000000]
tmp_56_i_cast          (sext             ) [ 00000000000000]
tmp_57_i               (icmp             ) [ 00000000111111]
col                    (add              ) [ 00000000111111]
StgValue_68            (br               ) [ 00000000000000]
tmp_58_i_cast          (sext             ) [ 00000000000000]
tmp_2                  (add              ) [ 00000000000000]
tmp_2_cast             (zext             ) [ 00000000000000]
tplINPUT_addr          (getelementptr    ) [ 00000000001110]
tmp_59_i               (add              ) [ 00000000000000]
tmp_60_i_cast          (sext             ) [ 00000000000000]
tmp_3                  (add              ) [ 00000000001110]
empty_11               (specregionend    ) [ 00000000000000]
StgValue_78            (br               ) [ 00000001111111]
tplINPUT_load          (load             ) [ 00000000000001]
tmp_3_cast             (sext             ) [ 00000000000000]
imOUTPUT_addr          (getelementptr    ) [ 00000000000001]
StgValue_85            (specloopname     ) [ 00000000000000]
tmp_24_i               (specregionbegin  ) [ 00000000000000]
StgValue_87            (speclooptripcount) [ 00000000000000]
StgValue_88            (store            ) [ 00000000000000]
empty_10               (specregionend    ) [ 00000000000000]
StgValue_90            (br               ) [ 00000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imINPUT">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imINPUT"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imOUTPUT">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imOUTPUT"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imHeight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imHeight"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imWidth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imWidth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tplINPUT">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplINPUT"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tplOUTPUT">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplOUTPUT"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tplHeight">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplHeight"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tplWidth">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplWidth"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imGrayScale26"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imGrayScale"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imGreyNormalization"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imDiff"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imTemplateMatching_s"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1132"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1233"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="template_match_posit_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="template_match_posit/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="template_match_posit_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="template_match_posit_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="template_match_posit_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="template_match_posit_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tplWidth_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tplWidth_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tplHeight_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tplHeight_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="imWidth_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imWidth_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="imHeight_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imHeight_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tplINPUT_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="22" slack="0"/>
<pin id="114" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tplINPUT_addr/9 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="21" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tplINPUT_load/9 "/>
</bind>
</comp>

<comp id="122" class="1004" name="imOUTPUT_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="22" slack="0"/>
<pin id="126" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imOUTPUT_addr/12 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="21" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/12 "/>
</bind>
</comp>

<comp id="135" class="1005" name="row_i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="1"/>
<pin id="137" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="row_i (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="row_i_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="11" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i/8 "/>
</bind>
</comp>

<comp id="146" class="1005" name="phi_mul_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="1"/>
<pin id="148" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="phi_mul_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="64" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/8 "/>
</bind>
</comp>

<comp id="157" class="1005" name="col_i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="1"/>
<pin id="159" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col_i (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="col_i_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="11" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_i/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_imGreyNormalization_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="2"/>
<pin id="172" dir="0" index="3" bw="32" slack="2"/>
<pin id="173" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_25/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_imGreyNormalization_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="2"/>
<pin id="180" dir="0" index="3" bw="32" slack="2"/>
<pin id="181" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_26/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_imGrayScale_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="32" slack="0"/>
<pin id="189" dir="0" index="4" bw="32" slack="0"/>
<pin id="190" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_22/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_imGrayScale26_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="0" index="3" bw="32" slack="0"/>
<pin id="201" dir="0" index="4" bw="32" slack="0"/>
<pin id="202" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_imDiff_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="4"/>
<pin id="212" dir="0" index="3" bw="32" slack="4"/>
<pin id="213" dir="0" index="4" bw="32" slack="0"/>
<pin id="214" dir="0" index="5" bw="32" slack="4"/>
<pin id="215" dir="0" index="6" bw="32" slack="4"/>
<pin id="216" dir="0" index="7" bw="11" slack="4"/>
<pin id="217" dir="0" index="8" bw="11" slack="4"/>
<pin id="218" dir="0" index="9" bw="32" slack="4"/>
<pin id="219" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_29/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="col_offset_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="6"/>
<pin id="225" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_offset/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="row_offset_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="6"/>
<pin id="228" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_offset/7 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_i_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_cast/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_i_cast_9_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_cast_9/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="241" class="1004" name="next_mul_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="0"/>
<pin id="244" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_51_i_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_51_i/8 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_51_i_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_51_i_cast/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_52_i_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="7"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52_i/8 "/>
</bind>
</comp>

<comp id="260" class="1004" name="row_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="11" slack="0"/>
<pin id="263" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_56_i_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="11" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_56_i/9 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_56_i_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_56_i_cast/9 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_57_i_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="8"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_57_i/9 "/>
</bind>
</comp>

<comp id="279" class="1004" name="col_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/9 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_58_i_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_58_i_cast/9 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="22" slack="1"/>
<pin id="291" dir="0" index="1" bw="11" slack="0"/>
<pin id="292" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_2_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="22" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_59_i_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="2"/>
<pin id="301" dir="0" index="1" bw="11" slack="0"/>
<pin id="302" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_59_i/9 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_60_i_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_60_i_cast/9 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="22" slack="1"/>
<pin id="310" dir="0" index="1" bw="12" slack="0"/>
<pin id="311" dir="1" index="2" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_3_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="22" slack="3"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/12 "/>
</bind>
</comp>

<comp id="317" class="1007" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="1"/>
<pin id="319" dir="0" index="1" bw="11" slack="0"/>
<pin id="320" dir="0" index="2" bw="12" slack="0"/>
<pin id="321" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="tmp_54_i/8 tmp_55_i_cast/8 tmp_1/8 "/>
</bind>
</comp>

<comp id="324" class="1005" name="tplWidth_read_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tplWidth_read "/>
</bind>
</comp>

<comp id="332" class="1005" name="tplHeight_read_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tplHeight_read "/>
</bind>
</comp>

<comp id="339" class="1005" name="imWidth_read_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imWidth_read "/>
</bind>
</comp>

<comp id="347" class="1005" name="imHeight_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imHeight_read "/>
</bind>
</comp>

<comp id="354" class="1005" name="template_match_posit_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="4"/>
<pin id="356" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="template_match_posit "/>
</bind>
</comp>

<comp id="360" class="1005" name="template_match_posit_1_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="4"/>
<pin id="362" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="template_match_posit_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="template_match_posit_2_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="4"/>
<pin id="368" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="template_match_posit_2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp_i_cast_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="2"/>
<pin id="373" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_cast "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_i_cast_9_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="1"/>
<pin id="378" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_cast_9 "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="22" slack="1"/>
<pin id="383" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="386" class="1005" name="next_mul_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="394" class="1005" name="row_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="11" slack="0"/>
<pin id="396" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="22" slack="1"/>
<pin id="401" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="407" class="1005" name="col_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="412" class="1005" name="tplINPUT_addr_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="21" slack="1"/>
<pin id="414" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tplINPUT_addr "/>
</bind>
</comp>

<comp id="417" class="1005" name="tmp_3_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="22" slack="3"/>
<pin id="419" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="422" class="1005" name="tplINPUT_load_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tplINPUT_load "/>
</bind>
</comp>

<comp id="427" class="1005" name="imOUTPUT_addr_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="21" slack="1"/>
<pin id="429" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="imOUTPUT_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="117" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="194"><net_src comp="92" pin="2"/><net_sink comp="184" pin=3"/></net>

<net id="195"><net_src comp="86" pin="2"/><net_sink comp="184" pin=4"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="104" pin="2"/><net_sink comp="196" pin=3"/></net>

<net id="207"><net_src comp="98" pin="2"/><net_sink comp="196" pin=4"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="232"><net_src comp="223" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="150" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="150" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="139" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="139" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="247" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="139" pin="4"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="161" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="161" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="266" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="161" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="161" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="303"><net_src comp="270" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="299" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="322"><net_src comp="251" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="68" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="86" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="184" pin=4"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="208" pin=6"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="335"><net_src comp="92" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="208" pin=5"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="342"><net_src comp="98" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="196" pin=4"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="168" pin=3"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="176" pin=3"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="208" pin=3"/></net>

<net id="350"><net_src comp="104" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="196" pin=3"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="357"><net_src comp="74" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="208" pin=7"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="363"><net_src comp="78" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="208" pin=8"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="369"><net_src comp="82" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="208" pin=9"/></net>

<net id="374"><net_src comp="229" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="379"><net_src comp="233" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="384"><net_src comp="237" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="389"><net_src comp="241" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="397"><net_src comp="260" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="402"><net_src comp="317" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="410"><net_src comp="279" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="415"><net_src comp="110" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="420"><net_src comp="308" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="425"><net_src comp="117" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="430"><net_src comp="122" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="129" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imOUTPUT | {1 2 3 4 12 13 }
	Port: tplOUTPUT | {1 2 3 4 }
 - Input state : 
	Port: imTemplateMatching : imINPUT | {1 2 }
	Port: imTemplateMatching : imOUTPUT | {3 4 5 6 }
	Port: imTemplateMatching : imHeight | {1 }
	Port: imTemplateMatching : imWidth | {1 }
	Port: imTemplateMatching : tplINPUT | {1 2 9 10 11 12 }
	Port: imTemplateMatching : tplOUTPUT | {3 4 5 6 }
	Port: imTemplateMatching : tplHeight | {1 }
	Port: imTemplateMatching : tplWidth | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_i_cast : 1
		tmp_i_cast_9 : 1
	State 8
		tmp : 1
		next_mul : 1
		tmp_51_i : 1
		tmp_51_i_cast : 1
		tmp_52_i : 2
		row : 1
		StgValue_54 : 3
		tmp_54_i : 2
		tmp_55_i_cast : 3
		tmp_1 : 4
	State 9
		tmp_56_i : 1
		tmp_56_i_cast : 1
		tmp_57_i : 2
		col : 1
		StgValue_68 : 3
		tmp_58_i_cast : 1
		tmp_2 : 2
		tmp_2_cast : 3
		tplINPUT_addr : 4
		tplINPUT_load : 5
		tmp_59_i : 2
		tmp_60_i_cast : 3
		tmp_3 : 4
	State 10
	State 11
	State 12
		imOUTPUT_addr : 1
		StgValue_84 : 2
	State 13
		empty_10 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          | grp_imGreyNormalization_fu_168 |    3    |  10.155 |   5606  |   8053  |
|          | grp_imGreyNormalization_fu_176 |    3    |  10.155 |   5606  |   8053  |
|   call   |     grp_imGrayScale_fu_184     |    25   |  14.139 |   2874  |   4363  |
|          |    grp_imGrayScale26_fu_196    |    25   |  12.568 |   2811  |   4342  |
|          |        grp_imDiff_fu_208       |    1    |  16.446 |   1012  |   1013  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         next_mul_fu_241        |    0    |    0    |    0    |    64   |
|          |           row_fu_260           |    0    |    0    |    0    |    11   |
|    add   |           col_fu_279           |    0    |    0    |    0    |    11   |
|          |          tmp_2_fu_289          |    0    |    0    |    0    |    22   |
|          |         tmp_59_i_fu_299        |    0    |    0    |    0    |    11   |
|          |          tmp_3_fu_308          |    0    |    0    |    0    |    22   |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |         tmp_52_i_fu_255        |    0    |    0    |    0    |    11   |
|          |         tmp_57_i_fu_274        |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|
|  addmul  |           grp_fu_317           |    1    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |    tplWidth_read_read_fu_86    |    0    |    0    |    0    |    0    |
|   read   |    tplHeight_read_read_fu_92   |    0    |    0    |    0    |    0    |
|          |     imWidth_read_read_fu_98    |    0    |    0    |    0    |    0    |
|          |    imHeight_read_read_fu_104   |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        tmp_i_cast_fu_229       |    0    |    0    |    0    |    0    |
|          |       tmp_i_cast_9_fu_233      |    0    |    0    |    0    |    0    |
|          |         tmp_51_i_fu_247        |    0    |    0    |    0    |    0    |
|          |      tmp_51_i_cast_fu_251      |    0    |    0    |    0    |    0    |
|   sext   |         tmp_56_i_fu_266        |    0    |    0    |    0    |    0    |
|          |      tmp_56_i_cast_fu_270      |    0    |    0    |    0    |    0    |
|          |      tmp_58_i_cast_fu_285      |    0    |    0    |    0    |    0    |
|          |      tmp_60_i_cast_fu_304      |    0    |    0    |    0    |    0    |
|          |        tmp_3_cast_fu_313       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |           tmp_fu_237           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   zext   |        tmp_2_cast_fu_294       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    58   |  63.463 |  17909  |  25987  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         col_i_reg_157        |   11   |
|          col_reg_407         |   11   |
|     imHeight_read_reg_347    |   32   |
|     imOUTPUT_addr_reg_427    |   21   |
|     imWidth_read_reg_339     |   32   |
|       next_mul_reg_386       |   64   |
|        phi_mul_reg_146       |   64   |
|         row_i_reg_135        |   11   |
|          row_reg_394         |   11   |
|template_match_posit_1_reg_360|   11   |
|template_match_posit_2_reg_366|   32   |
| template_match_posit_reg_354 |   11   |
|         tmp_1_reg_399        |   22   |
|         tmp_3_reg_417        |   22   |
|     tmp_i_cast_9_reg_376     |   12   |
|      tmp_i_cast_reg_371      |   12   |
|          tmp_reg_381         |   22   |
|    tplHeight_read_reg_332    |   32   |
|     tplINPUT_addr_reg_412    |   21   |
|     tplINPUT_load_reg_422    |   32   |
|     tplWidth_read_reg_324    |   32   |
+------------------------------+--------+
|             Total            |   518  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_117    |  p0  |   2  |  21  |   42   ||    21   |
|     grp_access_fu_129    |  p0  |   2  |  21  |   42   ||    21   |
|     grp_access_fu_129    |  p1  |   2  |  32  |   64   ||    32   |
|  grp_imGrayScale_fu_184  |  p3  |   2  |  32  |   64   ||    32   |
|  grp_imGrayScale_fu_184  |  p4  |   2  |  32  |   64   ||    32   |
| grp_imGrayScale26_fu_196 |  p3  |   2  |  32  |   64   ||    32   |
| grp_imGrayScale26_fu_196 |  p4  |   2  |  32  |   64   ||    32   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   404  ||  10.997 ||   202   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   58   |   63   |  17909 |  25987 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   202  |
|  Register |    -   |    -   |   518  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   58   |   74   |  18427 |  26189 |
+-----------+--------+--------+--------+--------+
