// Seed: 815012839
module module_0;
  assign id_1 = 1 + 1;
  reg id_2;
  supply1 id_3;
  always begin
    id_2 = 1;
    @(posedge 1'b0 / 1 - {1, 1'b0, ""}) begin
      id_1 <= id_2;
    end
    @(negedge 1'b0);
    id_3 = id_2 - id_2;
  end
endmodule
module module_1 (
    input logic id_0
);
  reg  id_2;
  module_0();
  wire id_3;
  always_ff id_2 = #1 id_0;
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3[1'b0] = id_1;
  module_0(); id_5 :
  assert property (@(posedge 1) 1)
  else deassign id_2;
  wire id_6;
  assign id_2 = 1;
  assign id_4 = 1;
  wire id_7;
  wire id_8 = id_6;
  assign id_6 = id_6;
endmodule
