<sld_project_info>
  <project>
    <hash md5_digest_80b="7e9387bf8af79c2d6a08"/>
  </project>
  <file_info>
    <file device="EP4CE22F17C6" path="TWS_Verilog.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
