// Seed: 2350552994
module module_0;
  id_1(
      -1 & -1, id_2, id_2, -1'b0
  );
  assign module_2.id_1 = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1
);
  assign id_1 = id_0;
  wire id_3;
  module_0 modCall_1 ();
  logic [7:0] id_4;
  generate
    wire id_5;
  endgenerate
  always
    if (-1)
      if (1'b0 & -1) id_4[-1'h0] <= -1;
      else begin : LABEL_0
        id_1 <= 1'b0;
        disable id_6;
      end
  assign id_3 = id_3;
  uwire id_7 = 1 || -1 - -1;
endmodule
