

================================================================
== Vivado HLS Report for 'Loop_l_data_load_k_p'
================================================================
* Date:           Tue Aug 29 13:18:27 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.956 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18| 0.180 us | 0.180 us |   18|   18|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_data_load_k  |       16|       16|         2|          1|          1|    16|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     36|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     90|    -|
|Register         |        -|      -|      12|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      12|    126|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |k_fu_155_p2                       |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln53_fu_149_p2               |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  36|          16|          13|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_fifo_0_0_V_blk_n       |   9|          2|    1|          2|
    |A_fifo_1_0_V_blk_n       |   9|          2|    1|          2|
    |B_fifo_0_0_V_blk_n       |   9|          2|    1|          2|
    |B_fifo_1_0_V_blk_n       |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |k_0_i_i_reg_138          |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         19|   12|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln53_reg_169        |  1|   0|    1|          0|
    |k_0_i_i_reg_138          |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 12|   0|   12|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Loop_l_data_load_k_p | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Loop_l_data_load_k_p | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Loop_l_data_load_k_p | return value |
|ap_done              | out |    1| ap_ctrl_hs | Loop_l_data_load_k_p | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | Loop_l_data_load_k_p | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Loop_l_data_load_k_p | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Loop_l_data_load_k_p | return value |
|v0_0_address0        | out |    4|  ap_memory |         v0_0         |     array    |
|v0_0_ce0             | out |    1|  ap_memory |         v0_0         |     array    |
|v0_0_q0              |  in |   32|  ap_memory |         v0_0         |     array    |
|A_fifo_0_0_V_din     | out |   32|   ap_fifo  |     A_fifo_0_0_V     |    pointer   |
|A_fifo_0_0_V_full_n  |  in |    1|   ap_fifo  |     A_fifo_0_0_V     |    pointer   |
|A_fifo_0_0_V_write   | out |    1|   ap_fifo  |     A_fifo_0_0_V     |    pointer   |
|v0_1_address0        | out |    4|  ap_memory |         v0_1         |     array    |
|v0_1_ce0             | out |    1|  ap_memory |         v0_1         |     array    |
|v0_1_q0              |  in |   32|  ap_memory |         v0_1         |     array    |
|A_fifo_1_0_V_din     | out |   32|   ap_fifo  |     A_fifo_1_0_V     |    pointer   |
|A_fifo_1_0_V_full_n  |  in |    1|   ap_fifo  |     A_fifo_1_0_V     |    pointer   |
|A_fifo_1_0_V_write   | out |    1|   ap_fifo  |     A_fifo_1_0_V     |    pointer   |
|v1_0_address0        | out |    4|  ap_memory |         v1_0         |     array    |
|v1_0_ce0             | out |    1|  ap_memory |         v1_0         |     array    |
|v1_0_q0              |  in |   32|  ap_memory |         v1_0         |     array    |
|B_fifo_0_0_V_din     | out |   32|   ap_fifo  |     B_fifo_0_0_V     |    pointer   |
|B_fifo_0_0_V_full_n  |  in |    1|   ap_fifo  |     B_fifo_0_0_V     |    pointer   |
|B_fifo_0_0_V_write   | out |    1|   ap_fifo  |     B_fifo_0_0_V     |    pointer   |
|v1_1_address0        | out |    4|  ap_memory |         v1_1         |     array    |
|v1_1_ce0             | out |    1|  ap_memory |         v1_1         |     array    |
|v1_1_q0              |  in |   32|  ap_memory |         v1_1         |     array    |
|B_fifo_1_0_V_din     | out |   32|   ap_fifo  |     B_fifo_1_0_V     |    pointer   |
|B_fifo_1_0_V_full_n  |  in |    1|   ap_fifo  |     B_fifo_1_0_V     |    pointer   |
|B_fifo_1_0_V_write   | out |    1|   ap_fifo  |     B_fifo_1_0_V     |    pointer   |
+---------------------+-----+-----+------------+----------------------+--------------+

