Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,6
design__inferred_latch__count,0
design__instance__count,17079
design__instance__area,42799.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,16
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.012056346982717514
power__switching__total,0.016771748661994934
power__leakage__total,8.254969685594915E-8
power__total,0.028828177601099014
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2562901352573647
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2562901352573647
timing__hold__ws__corner:nom_tt_025C_1v80,1.4772639085691346
timing__setup__ws__corner:nom_tt_025C_1v80,7.953570471797059
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,1.477264
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,3
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,16
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2585742526616765
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2585742526616765
timing__hold__ws__corner:nom_ss_100C_1v60,2.7159106843314995
timing__setup__ws__corner:nom_ss_100C_1v60,-0.32122216906720946
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-0.5210800827204994
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.32122216906720946
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,3.090031
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,2
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,16
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25507405243294834
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25507405243294834
timing__hold__ws__corner:nom_ff_n40C_1v95,0.8642459215123369
timing__setup__ws__corner:nom_ff_n40C_1v95,11.036834869530471
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.864246
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,14
design__max_fanout_violation__count,16
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2545534133308257
clock__skew__worst_setup,0.2545534133308257
timing__hold__ws,0.8411490075882636
timing__setup__ws,-0.5073523966773689
timing__hold__tns,0.0
timing__setup__tns,-1.0620606916756252
timing__hold__wns,0
timing__setup__wns,-0.5073523966773689
timing__hold_vio__count,0
timing__hold_r2r__ws,0.841149
timing__hold_r2r_vio__count,0
timing__setup_vio__count,6
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1000.0 1000.0
design__core__bbox,5.52 10.88 994.06 987.36
design__io,52
design__die__area,1E+6
design__core__area,965290
design__instance__count__stdcell,17079
design__instance__area__stdcell,42799.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.0443388
design__instance__utilization__stdcell,0.0443388
design__instance__count__class:inverter,62
design__instance__count__class:sequential_cell,16
design__instance__count__class:multi_input_combinational_cell,2916
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,82557
design__instance__count__class:tap_cell,13718
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
floorplan__design__io,50
design__io__hpwl,38942170
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,147332
design__violations,0
design__instance__count__class:timing_repair_buffer,273
design__instance__count__class:clock_buffer,4
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,15
antenna__violating__pins,15
route__antenna_violation__count,15
antenna_diodes_count,90
design__instance__count__class:antenna_cell,90
route__net,3304
route__net__special,2
route__drc_errors__iter:1,1028
route__wirelength__iter:1,156543
route__drc_errors__iter:2,468
route__wirelength__iter:2,156194
route__drc_errors__iter:3,345
route__wirelength__iter:3,156122
route__drc_errors__iter:4,0
route__wirelength__iter:4,156156
route__drc_errors,0
route__wirelength,156156
route__vias,23266
route__vias__singlecut,23266
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1060.62
timing__unannotated_net__count__corner:nom_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,16
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2557351902628109
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2557351902628109
timing__hold__ws__corner:min_tt_025C_1v80,1.4438745052707285
timing__setup__ws__corner:min_tt_025C_1v80,8.06983569475927
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,1.443874
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,3
design__max_fanout_violation__count__corner:min_ss_100C_1v60,16
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.257949974237274
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.257949974237274
timing__hold__ws__corner:min_ss_100C_1v60,2.7526817160362507
timing__setup__ws__corner:min_ss_100C_1v60,-0.0924647051763817
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-0.0924647051763817
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.0924647051763817
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,3.033938
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,1
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,16
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2545534133308257
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2545534133308257
timing__hold__ws__corner:min_ff_n40C_1v95,0.8411490075882636
timing__setup__ws__corner:min_ff_n40C_1v95,11.11868406593437
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.841149
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,16
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25775712849244253
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.25775712849244253
timing__hold__ws__corner:max_tt_025C_1v80,1.5121988533838322
timing__setup__ws__corner:max_tt_025C_1v80,7.8617719004542925
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,1.512199
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,14
design__max_fanout_violation__count__corner:max_ss_100C_1v60,16
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2603793643284666
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2603793643284666
timing__hold__ws__corner:max_ss_100C_1v60,2.688429999159561
timing__setup__ws__corner:max_ss_100C_1v60,-0.5073523966773689
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1.0620606916756252
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.5073523966773689
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,3.153072
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,3
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,16
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.256342260229845
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.256342260229845
timing__hold__ws__corner:max_ff_n40C_1v95,0.888178777886444
timing__setup__ws__corner:max_ff_n40C_1v95,10.971269536733894
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.888179
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,1
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79518
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00482391
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00443857
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000236434
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00443857
design_powergrid__voltage__worst,0.00443857
design_powergrid__voltage__worst__net:VPWR,1.79518
design_powergrid__drop__worst,0.00482391
design_powergrid__drop__worst__net:VPWR,0.00482391
design_powergrid__voltage__worst__net:VGND,0.00443857
design_powergrid__drop__worst__net:VGND,0.00443857
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002349999999999999861894327268796445196130662225186824798583984375
ir__drop__worst,0.00481999999999999963196106733676060684956610202789306640625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
