0.7
2020.2
Apr 18 2022
16:05:34
F:/FPGA/Verilog_design/reset_synchronizer/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
F:/FPGA/Verilog_design/reset_synchronizer/src/reset_synchronizer.v,1654526026,verilog,,F:/FPGA/Verilog_design/reset_synchronizer/tb/tb.v,,reset_synchronizer,,,,,,,,
F:/FPGA/Verilog_design/reset_synchronizer/tb/tb.v,1654526439,verilog,,,,tb,,,,,,,,
