/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

// #include <dt-bindings/input/input.h>
// #include <dt-bindings/seco/ectrl.h>
#include <dt-bindings/interrupt-controller/irq.h>


/ {
        aliases {
                mmc0 = &usdhc4;   /* eMMC */ /* check an appropriate alias for eMMC and uSD on your board */ 
		mmc1 = &usdhc3;   /* uSD */  /* or make changes in files: a62_6dq.mk and fstab.freescale for appropriate mmcblkX*/  
                mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

	clocks {
		codec_osc: anaclk2 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24576000>;
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
		};

		reg_usb_h1_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio7 12 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
		};

		reg_fec_3v3: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "fec-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio4 10 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_lcd0_pwr: regulator@3 {
			compatible = "regulator-fixed", "udoo,lvds-power";
			reg = <3>;
			regulator-name = "LCD0 POWER";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio1 2 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-boot-on;
			regulator-always-on;
			status = "disabled";
		};

	};

/*  __________________________________________________________________________
 * |____________________________ AUDIO ALC655 ________________________________|
 */
    codec_alc655: codec_alc655 {
		compatible = "realtek,alc655";
		status     = "okay";
	};

	sound_alc655: sound_alc655 {
		compatible     = "fsl,alc655-audio";
		model          = "fsl,alc655-audio";
		ssi-controller = <&ssi1>;
		audio-codec    = <&codec_alc655>;
		mux-int-port   = <1>;
		mux-ext-port   = <6>;
		status         = "okay";
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		/* interface_pix_fmt = "RGB24"; // For 10' display */
		interface_pix_fmt = "RGB666";
		mode_str = "LDB-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};	

	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 1000000>;
		brightness-levels = <
			 0  1  2  3  4  5  6  7  8  9
			10 11 12 13 14 15 16 17 18 19
			20 21 22 23 24 25 26 27 28 29
			30 31 32 33 34 35 36 37 38 39
			40 41 42 43 44 45 46 47 48 49
			50 51 52 53 54 55 56 57 58 59
			60 61 62 63 64 65 66 67 68 69
			70 71 72 73 74 75 76 77 78 79
			80 81 82 83 84 85 86 87 88 89
			90 91 92 93 94 95 96 97 98 99
			100
			>;
		default-brightness-level = <94>;
		enable-gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
		status = "okay";
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

	/*mipi_dsi_reset: mipi-dsi-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
		reset-delay-us = <50>; 
		#reset-cells = <0>;
	};*/
	
};

/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    IOMUX                                 |
 * |__________________________________________________________________________|
 */
&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-A62 {

		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_17__GPIO7_IO12    	0x80000000	/*USB-HUB reset*/				
				
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16   	0x80000000	/*GPIO*/
				MX6QDL_PAD_SD1_DAT1__GPIO1_IO17   	0x80000000	/*GPIO*/
				MX6QDL_PAD_SD1_CMD__GPIO1_IO18	  	0x80000000	/*GPIO*/
				MX6QDL_PAD_SD1_DAT2__GPIO1_IO19   	0x80000000	/*GPIO*/
				MX6QDL_PAD_SD1_CLK__GPIO1_IO20	  	0x80000000	/*GPIO*/
				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21   	0x80000000	/*GPIO*/
				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14  	0x80000000	/*GPIO*/

				MX6QDL_PAD_NANDF_D4__GPIO2_IO04	  	0x80000000	/* ON_OFF */
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03   	0x80000000      /* POWER ON */
				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09 	0x80000000	/*GPIO*/
				MX6QDL_PAD_GPIO_18__GPIO7_IO13	  	0x80000000	/*GPIO*/
				MX6QDL_PAD_GPIO_19__GPIO4_IO05	  	0x80000000	/*GPIO*/				
				MX6QDL_PAD_GPIO_7__GPIO1_IO07	  	0x80000000	/*GPIO*/
				MX6QDL_PAD_GPIO_8__GPIO1_IO08	  	0x80000000      /*GPIO*/

				MX6QDL_PAD_GPIO_0__GPIO1_IO00     	0x80000000    	/* EXP_GPIO_27  */
				MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22  	0x80000000    	/* EXP_GPIO_28  */
				//MX6QDL_PAD_SD2_DAT2__GPIO1_IO13   	0x80000000      /* touch interrupt */
				//MX6QDL_PAD_SD2_DAT0__GPIO1_IO15   	0x80000000      /* touch reset */
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10   	0x80000000      /* Ethernet Power on */

				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28       0x80000000       /*  Phy Interrupt  */
				MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04 	0x1f071      /* Camera Power Enable */
				MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05 	0x1f071	/* Camera Reset */
				MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1			0x130b0		// CSI master clock (CN11)

				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11  	0x80000000    	/* SATA led activity */ 	
				MX6QDL_PAD_EIM_A25__GPIO5_IO02    	0x80000000     	/* HDMI - check */
				//MX6QDL_PAD_EIM_D30__USB_H1_OC     	0x80000000     	/*USB Over Current*/
				MX6QDL_PAD_CSI0_DAT9__GPIO5_IO27	0x80000000     	/*WIFI Tx antenna enable*/	
				
			>;
		};
/*  __________________________________________________________________________
 * |________________________________ PWM ____________________________________|
 */
		pinctrl_pwm_bl: pwm_blgrp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT8__PWM1_OUT		0x1b0b1
				MX6QDL_PAD_GPIO_2__GPIO1_IO02     	0x80000000   /*panel ON*/
				MX6QDL_PAD_GPIO_4__GPIO1_IO04     	0x80000000   /*BL ON*/
			>;
		};

/*  __________________________________________________________________________
 * |________________________________ UART ____________________________________|
 */
		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA	0x1b0b1   
				MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x1b0b1   
			>;
		};


/*  __________________________________________________________________________
 * |_________________________________ I2C ____________________________________|
 */

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			>;
		};
		
		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL             0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA             0x4001b8b1

				MX6QDL_PAD_SD2_DAT2__GPIO1_IO13   	0x80000000       /*touch interrupt*/ 
				MX6QDL_PAD_SD2_DAT0__GPIO1_IO15   	0x80000000       /* touch reset */ 
			>;
		};
/*  __________________________________________________________________________
 * |_________________________________ SPI ____________________________________|
 */
		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO         0x100b1   
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI         0x100b1  
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK         0x100b1  
				/*  CS SPI 1  */
				MX6QDL_PAD_EIM_EB2__GPIO2_IO30          0x80000000  

			>;
		};
		
		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
			        MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO      0x100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI      0x100b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK      0x100b1
				/*  CS SPI 2  */
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24       0x80000000
			>;
		};
/*  __________________________________________________________________________
 * |________________________________ USDHC ___________________________________|
 */
		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
				MX6QDL_PAD_NANDF_D5__GPIO2_IO05         0x17059  
			>;
		};

		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
				MX6QDL_PAD_NANDF_D7__GPIO2_IO07         0x1f071 
			>;
		};


/*  __________________________________________________________________________
 * |______________________________ ETHERNET __________________________________|
 */
		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
				MX6QDL_PAD_EIM_D23__GPIO3_IO23          0x80000000
			>;
		};

		phy_running: phy_runningrp {
			fsl,pins = <
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
			>;
		};
      
		phy_reset: phy_resetgrp {
			fsl,pins = <
				MX6QDL_PAD_RGMII_RX_CTL__GPIO6_IO24	0x80000000
			>;
		};
/*  __________________________________________________________________________
 * |__________________________________ USB ___________________________________|
 */
		pinctrl_usbh1: usbh1grp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CS2__CCM_CLKO2         0x130b0
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID 		0x17059
			>;
		};

/*  __________________________________________________________________________
 * |_____________________________ AUDIO AC97 _________________________________|
 */
		ac97link_running: ac97link_runninggrp {
			fsl,pins = <
				MX6QDL_PAD_DI0_PIN2__AUD6_TXD                0x130b0
				MX6QDL_PAD_DI0_PIN3__AUD6_TXFS               0x130b0
				MX6QDL_PAD_DI0_PIN4__AUD6_RXD                0x130b0
				MX6QDL_PAD_DI0_PIN15__AUD6_TXC               0x130b0
			 >;
		};

		ac97link_reset: ac97link_resetgrp {
			fsl,pins = <
				/*  AUD_SYNC  */
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19              0x1f071
				/*  AUD_SDO  */
				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18              0x1f071
				/*  RESET  */
				MX6QDL_PAD_EIM_EB3__GPIO2_IO31               0x1f071
			>;
		};

		ac97link_warm_reset: ac97link_warm_resetgrp {
			fsl,pins = <
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19              0x80000000
			>;
		};


		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_DI0_PIN2__AUD6_TXD                0x130b0
				MX6QDL_PAD_DI0_PIN3__AUD6_TXFS               0x130b0
				MX6QDL_PAD_DI0_PIN4__AUD6_RXD                0x130b0
				MX6QDL_PAD_DI0_PIN15__AUD6_TXC               0x130b0
				MX6QDL_PAD_EIM_EB3__GPIO2_IO31               0x1f071
			>;
		};
	};
};

/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    UART                                  |
 * |__________________________________________________________________________|
 */
&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */

/*  __________________________________________________________________________
 * |                                                                          |
 * |                                   USDHC                                  |
 * |__________________________________________________________________________|
 */

&usdhc3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc3>;
        cd-gpios = <&gpio7 0 0>;
        keep-power-in-suspend;
        enable-sdio-wakeup;
        no-1-8-v;
        status = "okay";
};

&usdhc4 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc4>;
        bus-width = <8>;
        no-1-8-v;
        non-removable;
        keep-power-in-suspend;
        status = "okay";
};

/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                            SPI INTERFACE/DEVICE                          |
 * |__________________________________________________________________________|
 */
&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio2 30 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";

	flash: m25p80@0 {
	
		#address-cells = <1>;
		#size-cells = <0>;
 
		compatible = "spansion,s25fl208k";
		spi-max-frequency = <20000000>;
		reg = <0>;

		partition@0 {
			label = "bootloader";
			reg = <0x00000000 0x00004000>;
		};
       };
};

&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 24  0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3>;
	status = "okay";
        rtc: pcf2123@0 {
                compatible        = "nxp,rtc-pcf2123";
                spi-max-frequency = <5000000>;
                spi-cs-high;
                reg = <0>;
        };
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                            I2C INTERFACE/DEVICE                          |
 * |__________________________________________________________________________|
 */
&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>; 
	status = "okay";
	
	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	ov5640_mipi: ov5640_mipi@3c {
		compatible = "ovti,ov5640_mipi";
		reg = <0x3c>;
		clocks = <&clks IMX6QDL_CLK_CKO>;
		clock-names = "csi_mclk";
		pwn-gpios = <&gpio6 4 GPIO_ACTIVE_LOW>;
		rst-gpios = <&gpio6 5 GPIO_ACTIVE_HIGH>;
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
	};

	touchscreen@55 {
 		compatible = "sitronix,st1232";
 		reg = <0x55>;
 		interrupt-parent = <&gpio1>;
 		interrupts = <13 IRQ_TYPE_LEVEL_LOW>;
 		gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
 	};

	gt928@5d {
		compatible       = "goodix,gt928";
		reg              = <0x5d>;
		touchscreen-inverted-y;
		interrupt-parent = <&gpio1>;
		interrupts       = <13 IRQ_TYPE_LEVEL_LOW>;
		irq-gpio         = <&gpio1 13 GPIO_ACTIVE_LOW>;
		reset-gpio       = <&gpio1 15 GPIO_ACTIVE_LOW>;
	};
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                     USB                                  |
 * |__________________________________________________________________________|
 */
&usbh1 {	
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbh1>;
        clocks = <&clks 201>;
	clock-names = "phy";
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbotg {	
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	vbus-supply = <&reg_usb_otg_vbus>;
	disable-over-current;
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                  ETHERNET                                |
 * |__________________________________________________________________________|
 */
&fec {
	status = "okay";
	pinctrl-names = "default", "phy-running", "phy-reset"; 
	pinctrl-0 = <&pinctrl_enet>;
	pinctrl-1 = <&phy_running>;
	pinctrl-2 = <&phy_reset>;
	phy-mode = "rgmii";
	phy-supply = <&reg_fec_3v3>;
	phy-gpios = <&gpio6 24 0 &gpio3 23 0>;
	fsl,magic-packet;
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                 VIDEO OUTPUT                             |
 * |__________________________________________________________________________|
 */
&hdmi_audio {
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    AUDIO                                 |
 * |__________________________________________________________________________|
 */
&ssi1 {
	fsl,mode      = "ac97-slave";
	pinctrl-names = "default", "ac97-running", "ac97-reset", "ac97-warm-reset";
	pinctrl-0     = <&ac97link_running>;
	pinctrl-1     = <&ac97link_running>;
	pinctrl-2     = <&ac97link_reset>;
	pinctrl-3     = <&ac97link_warm_reset>;
	/* sync, sdata (output), reset */
	ac97-gpios    = <&gpio4 19 0 &gpio4 18 0 &gpio2 31 0>;
	status        = "okay";
};

&audmux {
	status = "okay";
};

&mipi_csi {
   status = "okay";
   ipu_id = <0>;
   csi_id = <0>;
   v_channel = <0>;
   lanes = <2>;
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm_bl>;
	status = "okay";
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		reg = <0>;
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";
		primary;
	};

	lvds-channel@1 {
		reg = <1>;
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "disabled";
	};

};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


