

================================================================
== Vitis HLS Report for 'conv_Pipeline_VITIS_LOOP_330_1'
================================================================
* Date:           Thu Apr 18 02:58:19 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mixed_conv_w4a8
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.443 ns|        0 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_330_1  |        5|        5|         1|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      59|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     198|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     198|      95|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln330_fu_133_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln332_fu_139_p2   |         +|   0|  0|  39|          32|          32|
    |icmp_ln330_fu_127_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  59|          39|          38|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |i_fu_42                   |   9|          2|    3|          6|
    |inputMapLineAddr_5_fu_58  |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  36|          8|   37|         74|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |i_fu_42                   |   3|   0|    3|          0|
    |inputMapLineAddr_1_fu_50  |  32|   0|   32|          0|
    |inputMapLineAddr_2_fu_54  |  32|   0|   32|          0|
    |inputMapLineAddr_3_fu_62  |  32|   0|   32|          0|
    |inputMapLineAddr_4_fu_66  |  32|   0|   32|          0|
    |inputMapLineAddr_5_fu_58  |  32|   0|   32|          0|
    |inputMapLineAddr_fu_46    |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 198|   0|  198|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  conv_Pipeline_VITIS_LOOP_330_1|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  conv_Pipeline_VITIS_LOOP_330_1|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  conv_Pipeline_VITIS_LOOP_330_1|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  conv_Pipeline_VITIS_LOOP_330_1|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  conv_Pipeline_VITIS_LOOP_330_1|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  conv_Pipeline_VITIS_LOOP_330_1|  return value|
|streamsPerInputLine            |   in|   32|     ap_none|             streamsPerInputLine|        scalar|
|inputMapLineAddr_4_out         |  out|   32|      ap_vld|          inputMapLineAddr_4_out|       pointer|
|inputMapLineAddr_4_out_ap_vld  |  out|    1|      ap_vld|          inputMapLineAddr_4_out|       pointer|
|inputMapLineAddr_3_out         |  out|   32|      ap_vld|          inputMapLineAddr_3_out|       pointer|
|inputMapLineAddr_3_out_ap_vld  |  out|    1|      ap_vld|          inputMapLineAddr_3_out|       pointer|
|inputMapLineAddr_2_out         |  out|   32|      ap_vld|          inputMapLineAddr_2_out|       pointer|
|inputMapLineAddr_2_out_ap_vld  |  out|    1|      ap_vld|          inputMapLineAddr_2_out|       pointer|
|inputMapLineAddr_1_out         |  out|   32|      ap_vld|          inputMapLineAddr_1_out|       pointer|
|inputMapLineAddr_1_out_ap_vld  |  out|    1|      ap_vld|          inputMapLineAddr_1_out|       pointer|
|inputMapLineAddr_out           |  out|   32|      ap_vld|            inputMapLineAddr_out|       pointer|
|inputMapLineAddr_out_ap_vld    |  out|    1|      ap_vld|            inputMapLineAddr_out|       pointer|
+-------------------------------+-----+-----+------------+--------------------------------+--------------+

