Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 871956C3207
	for <lists+qemu-devel@lfdr.de>; Tue, 21 Mar 2023 13:48:44 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1pebOH-00050s-Rf; Tue, 21 Mar 2023 08:47:01 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <liweiwei@iscas.ac.cn>)
 id 1pebO8-00050P-G9; Tue, 21 Mar 2023 08:46:53 -0400
Received: from smtp80.cstnet.cn ([159.226.251.80] helo=cstnet.cn)
 by eggs.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <liweiwei@iscas.ac.cn>)
 id 1pebNz-0008Di-Nv; Tue, 21 Mar 2023 08:46:50 -0400
Received: from [192.168.0.120] (unknown [180.165.240.243])
 by APP-01 (Coremail) with SMTP id qwCowAAXG0cmpxlkzxRrFA--.10780S2;
 Tue, 21 Mar 2023 20:46:32 +0800 (CST)
Content-Type: multipart/alternative;
 boundary="------------Ucu7B7s0FLGPbLytys2TXClM"
Message-ID: <12ba19aa-53c0-be97-6a59-53f2feeaa09e@iscas.ac.cn>
Date: Tue, 21 Mar 2023 20:46:29 +0800
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101
 Thunderbird/102.8.0
Subject: Re: [PATCH] target/riscv: reduce overhead of MSTATUS_SUM change
Content-Language: en-US
To: "Wu, Fei" <fei2.wu@intel.com>, liweiwei <liweiwei@iscas.ac.cn>
Cc: LIU Zhiwei <zhiwei_liu@linux.alibaba.com>,
 Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>,
 Bin Meng <bin.meng@windriver.com>,
 Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
 "open list:RISC-V TCG CPUs" <qemu-riscv@nongnu.org>,
 "open list:All patches CC here" <qemu-devel@nongnu.org>
References: <20230321063746.151107-1-fei2.wu@intel.com>
 <cf407a04-9717-6a82-6405-d836874c5613@iscas.ac.cn>
 <ddeaba54-e9fc-0309-4f35-7ee72052264d@intel.com>
 <8029cbcf-520f-cfd3-5b5a-923685a1da80@iscas.ac.cn>
 <5e358d79-76be-b230-194c-a25ffad324c2@intel.com>
 <bf1b2b8f-66cf-5f22-843c-f9a7fbf29d99@iscas.ac.cn>
 <84fecc21-4fba-ace3-c55b-316257d195a7@intel.com>
From: liweiwei <liweiwei@iscas.ac.cn>
In-Reply-To: <84fecc21-4fba-ace3-c55b-316257d195a7@intel.com>
X-CM-TRANSID: qwCowAAXG0cmpxlkzxRrFA--.10780S2
X-Coremail-Antispam: 1UD129KBjvJXoW3WF15Jw17Cw48KF1fWw1kAFb_yoWxXF4Dpr
 18J3y7GrWUJryxJ3WxJr1UWryUAr18Jw1UJr18tF45AF45JrWY9rs8Xr1j9rnrXF48Jr1j
 vF1UZryUZr1UJrUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU5nxnvy2
 9KBjDU0xBIdaVrnRJUUUkS14x267AKxVW8JVW5JwAFc2x0x2IEx4CE42xK8VAvwI8IcIk0
 rVWrJVCq3wAFIxvE14AKwVWUJVWUGwA2ocxC64kIII0Yj41l84x0c7CEw4AK67xGY2AK02
 1l84ACjcxK6xIIjxv20xvE14v26r1j6r1xM28EF7xvwVC0I7IYx2IY6xkF7I0E14v26r4j
 6F4UM28EF7xvwVC2z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s
 0DM2AIxVAIcxkEcVAq07x20xvEncxIr21lYx0E2Ix0cI8IcVAFwI0_Jr0_Jr4lYx0Ex4A2
 jsIE14v26r1j6r4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrwACjI8F5VA0II
 8E6IAqYI8I648v4I1l7480Y4vEI4kI2Ix0rVAqx4xJMxk0xIA0c2IEe2xFo4CEbIxvr21l
 42xK82IYc2Ij64vIr41l4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWUGV
 WUWwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r1q6r43MIIYrxkI7VAK
 I48JMIIF0xvE2Ix0cI8IcVAFwI0_Jr0_JF4lIxAIcVC0I7IYx2IY6xkF7I0E14v26r1j6r
 4UMIIF0xvE42xK8VAvwI8IcIk0rVWUJVWUCwCI42IY6I8E87Iv67AKxVWUJVW8JwCI42IY
 6I8E87Iv6xkF7I0E14v26r4j6r4UJbIYCTnIWIevJa73UjIFyTuYvjfUwYFCUUUUU
X-Originating-IP: [180.165.240.243]
X-CM-SenderInfo: 5olzvxxzhlqxpvfd2hldfou0/
Received-SPF: pass client-ip=159.226.251.80; envelope-from=liweiwei@iscas.ac.cn;
 helo=cstnet.cn
X-Spam_score_int: -18
X-Spam_score: -1.9
X-Spam_bar: -
X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, HTML_MESSAGE=0.001,
 NICE_REPLY_A=-0.001, RCVD_IN_MSPIKE_H2=-0.001, SPF_HELO_PASS=-0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

This is a multi-part message in MIME format.
--------------Ucu7B7s0FLGPbLytys2TXClM
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit


On 2023/3/21 20:00, Wu, Fei wrote:
> On 3/21/2023 5:47 PM, liweiwei wrote:
>> On 2023/3/21 17:14, Wu, Fei wrote:
>>> On 3/21/2023 4:50 PM, liweiwei wrote:
>>>> On 2023/3/21 16:40, Wu, Fei wrote:
>>>>> On 3/21/2023 4:28 PM, liweiwei wrote:
>>>>>> On 2023/3/21 14:37,fei2.wu@intel.com  wrote:
>>>>>>> From: Fei Wu<fei2.wu@intel.com>
>>>>>>>
>>>>>>> Kernel needs to access user mode memory e.g. during syscalls, the
>>>>>>> window
>>>>>>> is usually opened up for a very limited time through MSTATUS.SUM, the
>>>>>>> overhead is too much if tlb_flush() gets called for every SUM change.
>>>>>>> This patch saves addresses accessed when SUM=1, and flushs only these
>>>>>>> pages when SUM changes to 0. If the buffer is not large enough to
>>>>>>> save
>>>>>>> all the pages during SUM=1, it will fall back to tlb_flush when
>>>>>>> necessary.
>>>>>>>
>>>>>>> The buffer size is set to 4 since in this MSTATUS.SUM open-up window,
>>>>>>> most of the time kernel accesses 1 or 2 pages, it's very rare to see
>>>>>>> more than 4 pages accessed.
>>>>>>>
>>>>>>> It's not necessary to save/restore these new added status, as
>>>>>>> tlb_flush() is always called after restore.
>>>>>>>
>>>>>>> Result of 'pipe 10' from unixbench boosts from 223656 to 1327407.
>>>>>>> Many
>>>>>>> other syscalls benefit a lot from this one too.
>>>>>>>
>>>>>>> Signed-off-by: Fei Wu<fei2.wu@intel.com>
>>>>>>> Reviewed-by: LIU Zhiwei<zhiwei_liu@linux.alibaba.com>
>>>>>>> ---
>>>>>>>      target/riscv/cpu.h        |  4 ++++
>>>>>>>      target/riscv/cpu_helper.c |  7 +++++++
>>>>>>>      target/riscv/csr.c        | 14 +++++++++++++-
>>>>>>>      3 files changed, 24 insertions(+), 1 deletion(-)
>>>>>>>
>>>>>>> diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h
>>>>>>> index 638e47c75a..926dbce59f 100644
>>>>>>> --- a/target/riscv/cpu.h
>>>>>>> +++ b/target/riscv/cpu.h
>>>>>>> @@ -383,6 +383,10 @@ struct CPUArchState {
>>>>>>>          uint64_t kvm_timer_compare;
>>>>>>>          uint64_t kvm_timer_state;
>>>>>>>          uint64_t kvm_timer_frequency;
>>>>>>> +
>>>>>>> +#define MAX_CACHED_SUM_U_ADDR_NUM 4
>>>>>>> +    uint64_t sum_u_count;
>>>>>>> +    uint64_t sum_u_addr[MAX_CACHED_SUM_U_ADDR_NUM];
>>>>>>>      };
>>>>>>>        OBJECT_DECLARE_CPU_TYPE(RISCVCPU, RISCVCPUClass, RISCV_CPU)
>>>>>>> diff --git a/target/riscv/cpu_helper.c b/target/riscv/cpu_helper.c
>>>>>>> index f88c503cf4..5ad0418eb6 100644
>>>>>>> --- a/target/riscv/cpu_helper.c
>>>>>>> +++ b/target/riscv/cpu_helper.c
>>>>>>> @@ -1068,6 +1068,13 @@ restart:
>>>>>>>                          (access_type == MMU_DATA_STORE || (pte &
>>>>>>> PTE_D))) {
>>>>>>>                      *prot |= PAGE_WRITE;
>>>>>>>                  }
>>>>>>> +            if ((pte & PTE_U) && (mode & PRV_S) &&
It's more readable to use "mode == PRV_S" instead of  "mode & PRV_S" here.
>>>>>>> +                    get_field(env->mstatus, MSTATUS_SUM)) {
>>>>>>> +                if (env->sum_u_count < MAX_CACHED_SUM_U_ADDR_NUM) {
>>>>>>> +                    env->sum_u_addr[env->sum_u_count] = addr;
>>>>>>> +                }
>>>>>>> +                ++env->sum_u_count;
>>>>>>> +            }
>>>>>>>                  return TRANSLATE_SUCCESS;
>>>>>>>              }
>>>>>>>          }
>>>>>>> diff --git a/target/riscv/csr.c b/target/riscv/csr.c
>>>>>>> index ab566639e5..74b7638c8a 100644
>>>>>>> --- a/target/riscv/csr.c
>>>>>>> +++ b/target/riscv/csr.c
>>>>>>> @@ -1246,9 +1246,21 @@ static RISCVException
>>>>>>> write_mstatus(CPURISCVState *env, int csrno,
>>>>>>>            /* flush tlb on mstatus fields that affect VM */
>>>>>>>          if ((val ^ mstatus) & (MSTATUS_MXR | MSTATUS_MPP |
>>>>>>> MSTATUS_MPV |
>>>>>>> -            MSTATUS_MPRV | MSTATUS_SUM)) {
>>>>>>> +            MSTATUS_MPRV)) {
>>>>>>>              tlb_flush(env_cpu(env));
>>>>>>> +        env->sum_u_count = 0;
>>>>>>> +    } else if ((mstatus & MSTATUS_SUM) && !(val & MSTATUS_SUM)) {
>>>>>>> +        if (env->sum_u_count > MAX_CACHED_SUM_U_ADDR_NUM) {
>>>>>>> +            tlb_flush(env_cpu(env));
>>>>>>> +        } else {
>>>>>>> +            for (int i = 0; i < env->sum_u_count; ++i) {
>>>>>>> +                tlb_flush_page_by_mmuidx(env_cpu(env),
>>>>>>> env->sum_u_addr[i],
>>>>>>> +                                         1 << PRV_S | 1 << PRV_M);
>>>>>>> +            }
>>>>>>> +        }
>>>>>>> +        env->sum_u_count = 0;
>>>>>>>          }
>>>>>> Whether tlb should  be flushed when SUM is changed from 0 to 1?
>>>>>>
>>>>> When SUM is changed from 0 to 1, all the existing tlb entries remain
>>>>> valid as the permission is elevated instead of reduced, so I don't
>>>>> think
>>>>> it's necessary to flush tlb.
>>>> If elevated not unchanged, I think the tlb also needs update, since new
>>>> permitted access rights may be added to the tlb.
>>>>
>>> Assume the following flow, if the new rights have been added to tlb
>>> during SUM=0, they're visible and still valid after setting SUM=1 again.
>>> Could you please add a specific counter example in this flow?
>>>
>> Assuming addr0 cannot be access from S mode when SUM = 0, but can be
>> accessed from S mode if SUM=1,
>>
>> and there is a tlb entry for it when SUM = 0
>>
>>> enable uaccess (set SUM = 1)
>> if we don't flush it when we change SUM to 1 in this step
>>> ... (access user mem from S mode)
>> when we access addr0 here, tlb will be hit( not updated) and the access
>> will trigger fault instead of allowing the access
>>> disable uaccess (set SUM = 0)
>>>
>>> ... (update TLB_SUM_0)
>>>
>>>       <-- flush tlb or not right before enabling uaccess?
>>> enable uaccess (set SUM = 1)
>>>       <-- okay to access TLB_SUM_0?
>>> disable uaccess (set SUM = 0)
>> So, I think the question is whether the rights in TLB entry can be
>> elevated. Or whether there is legal tlb entry for this addr0 when SUM = 0?
>>
> I think there is no such tlb entry:
> * If it's loaded into tlb when SUM = 0. This is impossible as it's not
> accessible when SUM = 0, it's a fault instead of being loaded into tlb.
> * If it's loaded into tlb when SUM = 1. It will be flushed when SUM sets
> to 0.
>
> Thanks,
> Fei.
>
OK. It's acceptable to me.

Reviewed-by: Weiwei Li <liweiwei@iscas.ac.cn>

Weiwei Li

>> If not,  all my above assumption will not be right.
>>
>> Regards,
>>
>> Weiwei Li
>>
>>> Thanks,
>>> Fei.
>>>
>>
>>
>>>> Regards,
>>>>
>>>> Weiwei Li
>>>>
>>>>> Thanks,
>>>>> Fei.
>>>>>
>>>>>> Regards,
>>>>>>
>>>>>> Weiwei Li
>>>>>>
>>>>>>> +
>>>>>>>          mask = MSTATUS_SIE | MSTATUS_SPIE | MSTATUS_MIE |
>>>>>>> MSTATUS_MPIE |
>>>>>>>              MSTATUS_SPP | MSTATUS_MPRV | MSTATUS_SUM |
>>>>>>>              MSTATUS_MPP | MSTATUS_MXR | MSTATUS_TVM | MSTATUS_TSR |
--------------Ucu7B7s0FLGPbLytys2TXClM
Content-Type: text/html; charset=UTF-8
Content-Transfer-Encoding: 8bit

<html>
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  </head>
  <body>
    <p><br>
    </p>
    <div class="moz-cite-prefix">On 2023/3/21 20:00, Wu, Fei wrote:<br>
    </div>
    <blockquote type="cite"
      cite="mid:84fecc21-4fba-ace3-c55b-316257d195a7@intel.com">
      <pre class="moz-quote-pre" wrap="">On 3/21/2023 5:47 PM, liweiwei wrote:
</pre>
      <blockquote type="cite">
        <pre class="moz-quote-pre" wrap="">
On 2023/3/21 17:14, Wu, Fei wrote:
</pre>
        <blockquote type="cite">
          <pre class="moz-quote-pre" wrap="">On 3/21/2023 4:50 PM, liweiwei wrote:
</pre>
          <blockquote type="cite">
            <pre class="moz-quote-pre" wrap="">On 2023/3/21 16:40, Wu, Fei wrote:
</pre>
            <blockquote type="cite">
              <pre class="moz-quote-pre" wrap="">On 3/21/2023 4:28 PM, liweiwei wrote:
</pre>
              <blockquote type="cite">
                <pre class="moz-quote-pre" wrap="">On 2023/3/21 14:37, <a class="moz-txt-link-abbreviated" href="mailto:fei2.wu@intel.com">fei2.wu@intel.com</a> wrote:
</pre>
                <blockquote type="cite">
                  <pre class="moz-quote-pre" wrap="">From: Fei Wu <a class="moz-txt-link-rfc2396E" href="mailto:fei2.wu@intel.com">&lt;fei2.wu@intel.com&gt;</a>

Kernel needs to access user mode memory e.g. during syscalls, the
window
is usually opened up for a very limited time through MSTATUS.SUM, the
overhead is too much if tlb_flush() gets called for every SUM change.
This patch saves addresses accessed when SUM=1, and flushs only these
pages when SUM changes to 0. If the buffer is not large enough to
save
all the pages during SUM=1, it will fall back to tlb_flush when
necessary.

The buffer size is set to 4 since in this MSTATUS.SUM open-up window,
most of the time kernel accesses 1 or 2 pages, it's very rare to see
more than 4 pages accessed.

It's not necessary to save/restore these new added status, as
tlb_flush() is always called after restore.

Result of 'pipe 10' from unixbench boosts from 223656 to 1327407.
Many
other syscalls benefit a lot from this one too.

Signed-off-by: Fei Wu <a class="moz-txt-link-rfc2396E" href="mailto:fei2.wu@intel.com">&lt;fei2.wu@intel.com&gt;</a>
Reviewed-by: LIU Zhiwei <a class="moz-txt-link-rfc2396E" href="mailto:zhiwei_liu@linux.alibaba.com">&lt;zhiwei_liu@linux.alibaba.com&gt;</a>
---
    target/riscv/cpu.h        |  4 ++++
    target/riscv/cpu_helper.c |  7 +++++++
    target/riscv/csr.c        | 14 +++++++++++++-
    3 files changed, 24 insertions(+), 1 deletion(-)

diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h
index 638e47c75a..926dbce59f 100644
--- a/target/riscv/cpu.h
+++ b/target/riscv/cpu.h
@@ -383,6 +383,10 @@ struct CPUArchState {
        uint64_t kvm_timer_compare;
        uint64_t kvm_timer_state;
        uint64_t kvm_timer_frequency;
+
+#define MAX_CACHED_SUM_U_ADDR_NUM 4
+    uint64_t sum_u_count;
+    uint64_t sum_u_addr[MAX_CACHED_SUM_U_ADDR_NUM];
    };
      OBJECT_DECLARE_CPU_TYPE(RISCVCPU, RISCVCPUClass, RISCV_CPU)
diff --git a/target/riscv/cpu_helper.c b/target/riscv/cpu_helper.c
index f88c503cf4..5ad0418eb6 100644
--- a/target/riscv/cpu_helper.c
+++ b/target/riscv/cpu_helper.c
@@ -1068,6 +1068,13 @@ restart:
                        (access_type == MMU_DATA_STORE || (pte &amp;
PTE_D))) {
                    *prot |= PAGE_WRITE;
                }
+            if ((pte &amp; PTE_U) &amp;&amp; (mode &amp; PRV_S) &amp;&amp;</pre>
                </blockquote>
              </blockquote>
            </blockquote>
          </blockquote>
        </blockquote>
      </blockquote>
    </blockquote>
    It's more readable to use "mode == PRV_S" instead of  "mode &amp;
    PRV_S" here.<br>
    <blockquote type="cite"
      cite="mid:84fecc21-4fba-ace3-c55b-316257d195a7@intel.com">
      <blockquote type="cite">
        <blockquote type="cite">
          <blockquote type="cite">
            <blockquote type="cite">
              <blockquote type="cite">
                <blockquote type="cite">
                  <pre class="moz-quote-pre" wrap="">
+                    get_field(env-&gt;mstatus, MSTATUS_SUM)) {
+                if (env-&gt;sum_u_count &lt; MAX_CACHED_SUM_U_ADDR_NUM) {
+                    env-&gt;sum_u_addr[env-&gt;sum_u_count] = addr;
+                }
+                ++env-&gt;sum_u_count;
+            }
                return TRANSLATE_SUCCESS;
            }
        }
diff --git a/target/riscv/csr.c b/target/riscv/csr.c
index ab566639e5..74b7638c8a 100644
--- a/target/riscv/csr.c
+++ b/target/riscv/csr.c
@@ -1246,9 +1246,21 @@ static RISCVException
write_mstatus(CPURISCVState *env, int csrno,
          /* flush tlb on mstatus fields that affect VM */
        if ((val ^ mstatus) &amp; (MSTATUS_MXR | MSTATUS_MPP |
MSTATUS_MPV |
-            MSTATUS_MPRV | MSTATUS_SUM)) {
+            MSTATUS_MPRV)) {
            tlb_flush(env_cpu(env));
+        env-&gt;sum_u_count = 0;
+    } else if ((mstatus &amp; MSTATUS_SUM) &amp;&amp; !(val &amp; MSTATUS_SUM)) {
+        if (env-&gt;sum_u_count &gt; MAX_CACHED_SUM_U_ADDR_NUM) {
+            tlb_flush(env_cpu(env));
+        } else {
+            for (int i = 0; i &lt; env-&gt;sum_u_count; ++i) {
+                tlb_flush_page_by_mmuidx(env_cpu(env),
env-&gt;sum_u_addr[i],
+                                         1 &lt;&lt; PRV_S | 1 &lt;&lt; PRV_M);
+            }
+        }
+        env-&gt;sum_u_count = 0;
        }
</pre>
                </blockquote>
                <pre class="moz-quote-pre" wrap="">Whether tlb should  be flushed when SUM is changed from 0 to 1?

</pre>
              </blockquote>
              <pre class="moz-quote-pre" wrap="">When SUM is changed from 0 to 1, all the existing tlb entries remain
valid as the permission is elevated instead of reduced, so I don't
think
it's necessary to flush tlb.
</pre>
            </blockquote>
            <pre class="moz-quote-pre" wrap="">If elevated not unchanged, I think the tlb also needs update, since new
permitted access rights may be added to the tlb.

</pre>
          </blockquote>
          <pre class="moz-quote-pre" wrap="">Assume the following flow, if the new rights have been added to tlb
during SUM=0, they're visible and still valid after setting SUM=1 again.
Could you please add a specific counter example in this flow?

</pre>
        </blockquote>
        <pre class="moz-quote-pre" wrap="">Assuming addr0 cannot be access from S mode when SUM = 0, but can be
accessed from S mode if SUM=1,

and there is a tlb entry for it when SUM = 0

</pre>
        <blockquote type="cite">
          <pre class="moz-quote-pre" wrap="">enable uaccess (set SUM = 1)
</pre>
        </blockquote>
        <pre class="moz-quote-pre" wrap="">if we don't flush it when we change SUM to 1 in this step
</pre>
        <blockquote type="cite">
          <pre class="moz-quote-pre" wrap="">... (access user mem from S mode)
</pre>
        </blockquote>
        <pre class="moz-quote-pre" wrap="">when we access addr0 here, tlb will be hit( not updated) and the access
will trigger fault instead of allowing the access
</pre>
        <blockquote type="cite">
          <pre class="moz-quote-pre" wrap="">disable uaccess (set SUM = 0)

... (update TLB_SUM_0)

     &lt;-- flush tlb or not right before enabling uaccess?
enable uaccess (set SUM = 1)
     &lt;-- okay to access TLB_SUM_0?
disable uaccess (set SUM = 0)
</pre>
        </blockquote>
        <pre class="moz-quote-pre" wrap="">
So, I think the question is whether the rights in TLB entry can be
elevated. Or whether there is legal tlb entry for this addr0 when SUM = 0?

</pre>
      </blockquote>
      <pre class="moz-quote-pre" wrap="">I think there is no such tlb entry:
* If it's loaded into tlb when SUM = 0. This is impossible as it's not
accessible when SUM = 0, it's a fault instead of being loaded into tlb.
* If it's loaded into tlb when SUM = 1. It will be flushed when SUM sets
to 0.

Thanks,
Fei.

</pre>
    </blockquote>
    <p>OK. It's acceptable to me.<br>
    </p>
    <p>Reviewed-by: Weiwei Li <a class="moz-txt-link-rfc2396E"
        href="mailto:liweiwei@iscas.ac.cn">&lt;liweiwei@iscas.ac.cn&gt;</a>
      <br>
      <br>
      Weiwei Li
    </p>
    <div style="color: #000000;background-color: #ffffff;font-family: 'Droid Sans Mono', 'monospace', monospace;font-weight: normal;font-size: 18px;line-height: 24px;white-space: pre;"><div><div style="color: #000000;background-color: #ffffff;font-family: 'Droid Sans Mono', 'monospace', monospace;font-weight: normal;font-size: 18px;line-height: 24px;white-space: pre;"><div><span style="color: #000000;"></span></div></div></div></div>
    <blockquote type="cite"
      cite="mid:84fecc21-4fba-ace3-c55b-316257d195a7@intel.com">
      <blockquote type="cite">
        <pre class="moz-quote-pre" wrap="">If not,  all my above assumption will not be right.

Regards,

Weiwei Li

</pre>
        <blockquote type="cite">
          <pre class="moz-quote-pre" wrap="">
Thanks,
Fei.

</pre>
        </blockquote>
        <pre class="moz-quote-pre" wrap="">


</pre>
        <blockquote type="cite">
          <blockquote type="cite">
            <pre class="moz-quote-pre" wrap="">Regards,

Weiwei Li

</pre>
            <blockquote type="cite">
              <pre class="moz-quote-pre" wrap="">Thanks,
Fei.

</pre>
              <blockquote type="cite">
                <pre class="moz-quote-pre" wrap="">Regards,

Weiwei Li

</pre>
                <blockquote type="cite">
                  <pre class="moz-quote-pre" wrap="">+
        mask = MSTATUS_SIE | MSTATUS_SPIE | MSTATUS_MIE |
MSTATUS_MPIE |
            MSTATUS_SPP | MSTATUS_MPRV | MSTATUS_SUM |
            MSTATUS_MPP | MSTATUS_MXR | MSTATUS_TVM | MSTATUS_TSR |
</pre>
                </blockquote>
              </blockquote>
            </blockquote>
          </blockquote>
        </blockquote>
        <pre class="moz-quote-pre" wrap="">
</pre>
      </blockquote>
      <pre class="moz-quote-pre" wrap="">
</pre>
    </blockquote>
  </body>
</html>

--------------Ucu7B7s0FLGPbLytys2TXClM--


