// ex.v
// 2020-11 @ https://github.com/seu-cs-class2/minisys-1a-cpu

`include "public.v"

// æŒ‡ä»¤æ‰§è¡Œæ¨¡å—
module ex (

  input rst,
  input wire[`ALUOpRange] aluop_in,
  input wire[`WordRange] data1_in,  // ä¸?èˆ¬æ˜¯rs
  input wire[`WordRange] data2_in,  // ä¸?èˆ¬æ˜¯rt
  input wire[`RegRangeLog2] wreg_addr_in,
  input wire wreg_e_in,

  output reg[`RegRangeLog2] wreg_addr_out,
  output reg wreg_e_out,
  output reg[`WordRange] wreg_data_out,

  input wire[`WordRange] hi_data_in,  // æ­¤æ¡æŒ‡ä»¤ï¼ˆè¯‘ç é˜¶æ®µï¼‰hiç»™å‡ºçš„ç»“æ?
  input wire[`WordRange] lo_data_in,  // loç»™å‡ºçš„ç»“æ?
  input wire mem_hilo_we_in, // ç›®å‰å¤„äºè®¿å­˜é˜¶æ®µçš„hi,loçš„å†™ä½¿èƒ½ï¼ˆå³æ­¤æ¡æŒ‡ä»¤çš„ä¸Šä¸?æ¡æŒ‡ä»¤ï¼‰
  input wire[`WordRange] mem_hi_data_in,  // è®¿å­˜é˜¶æ®µå†™å…¥hiçš„å??
  input wire[`WordRange] mem_lo_data_in,  // è®¿å­˜é˜¶æ®µå†™å…¥loçš„å??
  input wire wb_hilo_we_in,  // ç›®å‰å¤„äºå†™å›é˜¶æ®µçš„hiloå†™ä½¿èƒ½ï¼ˆå³è¯æ¡æŒ‡ä»¤çš„ä¸Šä¸¤æ¡æŒ‡ä»¤ï¼‰
  input wire[`WordRange] wb_hi_data_in,  // å†™å›é˜¶æ®µå†™å…¥hiçš„å??
  input wire[`WordRange] wb_lo_data_in,  // å†™å›é˜¶æ®µå†™å…¥loçš„å??
  
  output reg hilo_we_out,  // æ­¤æ¡æŒ‡ä»¤æ˜¯å¦è¦å†™hilo
  output reg[`WordRange] hi_data_out,  // å†™å…¥çš„hiæ•°æ®
  output reg[`WordRange] lo_data_out,  // å†™å…¥çš„loæ•°æ®

  output reg pause_req,

  input wire[`WordRange] link_addr_in, // ä¿å­˜çš„è¿”å›åœ°å?

  output reg[`WordRange] div_data1_signed,  // æœ‰ç¬¦å·é™¤æ³•çš„è¢«é™¤æ•?
  output reg[`WordRange] div_data2_signed, // æœ‰ç¬¦å·é™¤æ³•çš„é™¤æ•°
  output reg[`WordRange] div_data1_unsigned, // æ— ç¬¦å·é™¤æ³•çš„è¢«é™¤æ•?
  output reg[`WordRange] div_data2_unsigned, // æ— ç¬¦å·é™¤æ³•çš„é™¤æ•°
  output reg div_data_valid_signed, // æœ‰ç¬¦å·é™¤æ³•æ•°æ®æ˜¯å¦æœ‰æ•ˆï¼ˆæ˜¯å¦å¼?å§‹é™¤æ³•ï¼‰
  output reg div_data_valid_unsigned, // æ— ç¬¦å·é™¤æ³•æ•°æ®æ˜¯å¦æœ‰æ•?
  input wire[`DivMulResultRange] div_result_signed,  // ç»“æœ64ä½?
  input wire div_result_valid_signed,  // æœ‰ç¬¦å·é™¤æ³•ç»“æœæ˜¯å¦æœ‰æ•ˆï¼ˆæœ‰æ•ˆè¯´æ˜é™¤æ³•ç»“æŸï¼Œåº”è¯¥è·å–ç»“æœï¼‰
  input wire[`DivMulResultRange] div_result_unsigned, // ç»“æœ64ä½?
  input wire div_result_valid_unsigned, // æ— ç¬¦å·é™¤æ³•ç»“æœæ˜¯å¦æœ‰æ•ˆï¼ˆæœ‰æ•ˆè¯´æ˜é™¤æ³•ç»“æŸï¼Œåº”è¯¥è·å–ç»“æœï¼‰

  output reg[`WordRange] mul_data1,
  output reg[`WordRange] mul_data2,
  output reg mul_type,
  output reg mul_valid,
  input wire [`DivMulResultRange] mul_result,
  input wire mul_result_valid,




  input is_in_delayslot, // æ–°å¢çš„å»¶è¿Ÿæ§½ä¿¡å·ï¼Œä»£è¡¨å¤„äºæ‰§è¡Œé˜¶æ®µçš„æŒ‡ä»¤æ˜¯å¦æ˜¯å»¶è¿Ÿæ§½æŒ‡ä»¤

  input wire[`WordRange] ins_in, // æ–°å¢çš„æŒ‡ä»¤ä¿¡å·ï¼Œä»idé˜¶æ®µä¸?ç›´ä¼ é€’è¿‡æ?
  output reg[`ALUOpRange] aluop_out, // è¦å‘è®¿å­˜éƒ¨åˆ†ä¼ é?’aluop
  output reg[`WordRange] mem_addr_out, // è¦å‘è®¿å­˜éƒ¨åˆ†ä¼ é?’è®¡ç®—å‡ºçš„å†…å­˜åœ°å?ï¼ˆæ‰€æœ‰å­˜å‚¨ç›¸å…³æŒ‡ä»¤å‡ä¼šç”¨åˆ°ï¼‰
  output reg[`WordRange] mem_data_out, // è¦å‘è®¿å­˜éƒ¨åˆ†ä¼ é?’å†™å…¥å†…å­˜çš„æ•°æ®ï¼ˆstoreæŒ‡ä»¤æ‰ä¼šç”¨åˆ°ï¼?

  //cp0ç›¸å…³
  input wire[`WordRange] cp0_data_in,//ä»cp0è¯»å–çš„æ•°æ?  åªæ˜¯ç”¨æ¥ç»™é?šç”¨å¯„å­˜å™¨çš„
  output reg[4:0] cp0_raddr_out, //ç›´æ¥ä¼ ç»™cp0çš„åœ°å?

  input wire f_mem_cp0_we_in, //å½“å‰å¤„åœ¨è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤æ˜¯å¦è¦å†™cp0
  input wire[4:0] f_mem_cp0_w_addr, //è¦å†™çš„åœ°å?
  input wire[`WordRange] f_mem_cp0_w_data, //è¦å†™å…¥çš„æ•°æ®
  input wire f_wb_cp0_we_in,   //åŒç†  å½“å‰å¤„åœ¨å†™å›é˜¶æ®µçš„æŒ‡ä»¤æ˜¯å¦è¦å†™cp0
  input wire[4:0] f_wb_cp0_w_addr, //å†™å…¥çš„åœ°å?
  input wire[`WordRange] f_wb_cp0_w_data,  //å†™å…¥çš„æ•°æ?

  output reg cp0_we_out,    //cp0æ˜¯å¦è¦è¢«å†™ï¼ˆå½“å‰æŒ‡ä»¤ å‘ä¸‹ä¼ å…¥æµæ°´
  output reg[4:0] cp0_waddr_out,  //cp0å†™åœ°å?   å‘ä¸‹ä¼ å…¥æµæ°´
  output reg[`WordRange] cp0_w_data_out,   //è¦å†™å…¥cp0çš„æ•°æ? å‘ä¸‹ä¼ å…¥æµæ°´


  //æ–°å¢åŠ çš„è¦å‘ä¸‹çº§æµæ°´ä¼ çš„æ•°æ®
  output reg[`WordRange] ins_out,

  //å¼‚å¸¸ç›¸å…³
  input wire[`WordRange] current_ex_pc_addr_in,
  input wire[`WordRange] abnormal_type_in,
  output reg[`WordRange] abnormal_type_out,
  output reg[`WordRange] current_ex_pc_addr_out,
  
  output reg is_load_mem
);

  wire[`WordRange] alu_res;  // aluçš„ç»“æ?
  reg[`WordRange] mov_res;  // è½¬ç§»æŒ‡ä»¤ï¼ˆå¦‚è¯»hiå’Œloï¼‰çš„ç»“æœ
  
  reg[`WordRange] hi_temp;  // æš‚å­˜hi
  reg[`WordRange] lo_temp;  // æš‚å­˜lo


  wire signed [`WordRange] mul_signed_data1;
  wire signed [`WordRange] mul_signed_data2;
  assign mul_signed_data1 = data1_in;
  assign mul_signed_data2 = data2_in;

  alu u_alu (
  .data1      (data1_in),
  .data2      (data2_in),
  .op         (aluop_in),
  .res        (alu_res)
  );


  always @(*) begin
    if (rst == `Enable) begin
      wreg_e_out = `Disable;
      pause_req = `Disable;
      div_data_valid_signed = `Disable;
      div_data_valid_unsigned = `Disable;
      div_data1_signed = `ZeroWord;
      div_data2_signed = `ZeroWord;
      div_data1_unsigned = `ZeroWord;
      div_data2_unsigned = `ZeroWord;
      mem_addr_out = `ZeroWord;
      aluop_out = aluop_in;
      mem_data_out = `ZeroWord;
      wreg_data_out = `ZeroWord;
      abnormal_type_out = `ZeroWord;
      current_ex_pc_addr_out = `ZeroWord;
      is_load_mem = `Disable;
    end else begin
      ins_out = ins_in;
      wreg_e_out = wreg_e_in;
      wreg_addr_out = wreg_addr_in;
      pause_req = `Disable;
      div_data_valid_signed = `Disable;
      div_data_valid_unsigned = `Disable;
      div_data1_signed = `ZeroWord;
      div_data2_signed = `ZeroWord;
      div_data1_unsigned = `ZeroWord;
      div_data2_unsigned = `ZeroWord;
      mul_data1 = `ZeroWord;
      mul_data2 = `ZeroWord;
      mul_valid = `Disable;
      mem_addr_out = data1_in + {{16{ins_in[15]}}, ins_in[15:0]};  // åœ¨è¿™é‡Œè®¡ç®—æ˜¯ä¸ºäº†è®©ä¼ é€’çš„ä¿¡å·å°‘ï¼Œå¹¶ä¸”æ—¶åºé€»è¾‘æ¸…æ™°ï¼Œå¢åŠ åœ¨exéƒ¨åˆ†çš„å·¥ä½?
      aluop_out = aluop_in;
      mem_data_out = data2_in; // æ— è®ºæ˜¯ä»€ä¹ˆå­˜å‚¨æ“ä½œï¼Œéƒ½ä¼šå»ä½¿ç”¨rtçš„æ•°æ?
      wreg_data_out = alu_res;
      abnormal_type_out = abnormal_type_in;
      current_ex_pc_addr_out = current_ex_pc_addr_in;
      is_load_mem = `Disable;
      case (aluop_in)
        `ALUOP_DIV: begin
          if (div_result_valid_signed == `Disable) begin  // é™¤æ³•å°šæœªç»“æŸ
            div_data1_signed = data1_in;
            div_data2_signed = data2_in;
            div_data_valid_signed = `Enable;  // æ•°æ®æœ‰æ•ˆ
            pause_req = `Enable;  // æš‚åœæµæ°´
          end else if (div_result_valid_signed == `Enable) begin  // é™¤æ³•ç»“æŸ
            div_data1_signed = data1_in;
            div_data2_signed = data2_in;
            div_data_valid_signed = `Disable;  // æ•°æ®æ— æ•ˆ
            pause_req = `Disable;  // å¯åŠ¨æµæ°´
          end
        end
        `ALUOP_DIVU: begin
          if (div_result_valid_unsigned == `Disable) begin
            div_data1_unsigned = data1_in;
            div_data2_unsigned = data2_in;
            div_data_valid_unsigned = `Enable;
            pause_req = `Enable;
          end else if (div_result_valid_unsigned == `Enable) begin
            div_data1_unsigned = data1_in;
            div_data2_unsigned = data2_in;
            div_data_valid_unsigned = `Disable;
            pause_req = `Disable;
          end
        end
        `ALUOP_MULT:begin
          if(mul_result_valid == `Disable)begin
            mul_data1 = data1_in;
            mul_data2 = data2_in;
            mul_type = `Enable;
            mul_valid = `Enable;
            pause_req = `Enable;
          end else begin
            mul_data1 = data1_in;
            mul_data2 = data2_in;
            mul_valid = `Disable;
            pause_req = `Disable;
          end
        end
        `ALUOP_MULTU:begin
          if(mul_result_valid == `Disable)begin
            mul_data1 = data1_in;
            mul_data2 = data2_in;
            mul_type = `Disable;
            mul_valid = `Enable;
            pause_req = `Enable;
          end else begin
            mul_data1 = data1_in;
            mul_data2 = data2_in;
            mul_valid = `Disable;
            pause_req = `Disable;
          end
        end
        `EXOP_JR,
        `EXOP_JALR,
        `EXOP_J,
        `EXOP_JAL,
        `EXOP_BEQ,
        `EXOP_BGTZ,
        `EXOP_BLEZ,
        `EXOP_BNE,
        `EXOP_BGEZ,
        `EXOP_BGEZAL,
        `EXOP_BLTZ,
        `EXOP_BLTZAL: begin
          wreg_data_out = link_addr_in;
        end
        `EXOP_MFC0,
        `EXOP_MFLO,
        `EXOP_MFHI:begin
          wreg_data_out = mov_res;
        end
        `EXOP_LW,
        `EXOP_LH,
        `EXOP_LHU,
        `EXOP_LB,
        `EXOP_LBU: begin
          is_load_mem = `Enable;
        end
      endcase
    end
  end

  always @(*) begin
    if (rst == `Enable) begin
      hi_temp = `ZeroWord;
      lo_temp = `ZeroWord;
    // è§£å†³MEM-EXæµæ°´å†²çª
    end else if (mem_hilo_we_in == `Enable) begin  // å¦‚æœä¸Šä¸€æ¡æŒ‡ä»¤ä¹Ÿåœ¨å†™hilo
      hi_temp = mem_hi_data_in;
      lo_temp = mem_lo_data_in;
    // è§£å†³WB-EXæµæ°´å†²çª
    end else if (wb_hilo_we_in == `Enable) begin  // å¦‚æœä¸Šä¸¤æ¡æŒ‡ä»¤ä¹Ÿåœ¨å†™hilo
      hi_temp = wb_hi_data_in;
      lo_temp = wb_lo_data_in;  
    end else begin
      hi_temp = hi_data_in;
      lo_temp = lo_data_in;
    end
  end

  always @(*) begin
    if (rst == `Enable) begin
      mov_res = `ZeroWord;
    end else begin
      case (aluop_in)
        `EXOP_MFHI: begin
          mov_res = hi_temp;
        end
        `EXOP_MFLO: begin
          mov_res = lo_temp;
        end
        `EXOP_MFC0: begin //è¦å†™å…¥cp0å¯„å­˜å™¨ï¼Œå¾—çœ‹ä¸?ä¸‹æ•°æ®æ˜¯ä¸æ˜¯æœ?æ–°çš„
          cp0_raddr_out = ins_in[15:11];
          mov_res = cp0_data_in;
          if(f_mem_cp0_we_in == `Enable && f_mem_cp0_w_addr == ins_in[15:11])begin
            mov_res = f_mem_cp0_w_data;
          end else if(f_wb_cp0_we_in == `Enable && f_wb_cp0_w_addr == ins_in[15:11]) begin
            mov_res = f_wb_cp0_w_data;
          end
        end
      endcase
    end
  end

  always @(*) begin
    if (rst == `Enable) begin
      hilo_we_out = `Disable;
      hi_data_out = `ZeroWord;
      lo_data_out = `ZeroWord;
    end else begin
      case (aluop_in)
       `ALUOP_DIV: begin
         hilo_we_out = `Enable;
         hi_data_out = div_result_signed[31:0];  // HIå­˜ä½™æ•°ï¼ŒLOå­˜å•†
         lo_data_out = div_result_signed[63:32];
       end
       `ALUOP_DIVU: begin
         hilo_we_out = `Enable;
         hi_data_out = div_result_unsigned[31:0];
         lo_data_out = div_result_unsigned[63:32];
       end
       `ALUOP_MULT:begin
         hilo_we_out = `Enable;
         hi_data_out = mul_result[63:32];
         lo_data_out = mul_result[31:0];
       end
       `ALUOP_MULTU:begin
         hilo_we_out = `Enable;
         hi_data_out = mul_result[63:32];
         lo_data_out = mul_result[31:0];
       end
       `EXOP_MTHI: begin
          hilo_we_out = `Enable;
          hi_data_out = data1_in;
          lo_data_out = lo_data_in;
       end
       `EXOP_MTLO: begin
          hilo_we_out = `Enable;
          hi_data_out = hi_data_in;
          lo_data_out = data1_in;
       end
      endcase
    end
  end

  always @(*) begin
    if(rst == `Enable)begin
      cp0_we_out = `Disable;
      cp0_waddr_out = 5'b00000;
      cp0_w_data_out = `ZeroWord;
    end else if(aluop_in == `EXOP_MTC0) begin
      cp0_we_out = `Enable;
      cp0_waddr_out = ins_in[15:11];
      cp0_w_data_out = data1_in;
    end else begin
      cp0_we_out = `Disable;
      cp0_waddr_out = 5'b00000;
      cp0_w_data_out = `ZeroWord;
    end
  end

endmodule
