# ntu-digital-systems-design
SC2103 - Digital Systems Design AY25/26 Semester 2 (Jan 26 - May 26)

Software: Xilinx Vivado (Verilog) Hardware: Xilinx Artix-7 FPGA (BASYS 3 board)

This repository is a collection of the lab codes I implemented for my lab sessions, coded in Verilog.
All folders are independent projects and should function independently, unless otherwise stated. 

Contents

Lab 1 - Simple Vending Machine (20 Jan 2026)

Lab 2 - 64x8 LUT-based Distributed Random Access Memory (3 Feb 2026)

Lab 3 - Pipelining N-bit 2's Complement Array Multiplier (10 Mar 2026)

Lab 4 - TBC

Lab 5 - TBC
