// Seed: 995520099
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input wand id_2,
    input wor id_3
);
  id_5 :
  assert property (@(negedge id_5 - id_5 & {id_2, id_3, 1, id_2}) 1)
  else $display;
  always @(posedge id_1 or posedge 1) id_0 <= 1'd0 | id_1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
