-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity p_top_cnn is
port (
    clk : IN STD_LOGIC;
    reset : IN STD_LOGIC;
    data_sink_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    data_sink_0_empty_n : IN STD_LOGIC;
    data_sink_0_read : OUT STD_LOGIC;
    data_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    data_sink_1_empty_n : IN STD_LOGIC;
    data_sink_1_read : OUT STD_LOGIC;
    data_sink_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_sink_2_empty_n : IN STD_LOGIC;
    data_sink_2_read : OUT STD_LOGIC;
    data_buf_sink_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    data_buf_sink_0_empty_n : IN STD_LOGIC;
    data_buf_sink_0_read : OUT STD_LOGIC;
    data_buf_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    data_buf_sink_1_empty_n : IN STD_LOGIC;
    data_buf_sink_1_read : OUT STD_LOGIC;
    data_buf_sink_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_buf_sink_2_empty_n : IN STD_LOGIC;
    data_buf_sink_2_read : OUT STD_LOGIC;
    w_sink_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    w_sink_0_empty_n : IN STD_LOGIC;
    w_sink_0_read : OUT STD_LOGIC;
    w_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    w_sink_1_empty_n : IN STD_LOGIC;
    w_sink_1_read : OUT STD_LOGIC;
    w_sink_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    w_sink_2_empty_n : IN STD_LOGIC;
    w_sink_2_read : OUT STD_LOGIC;
    data_source_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    data_source_0_full_n : IN STD_LOGIC;
    data_source_0_write : OUT STD_LOGIC;
    data_source_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_source_1_full_n : IN STD_LOGIC;
    data_source_1_write : OUT STD_LOGIC;
    data_source_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    data_source_2_full_n : IN STD_LOGIC;
    data_source_2_write : OUT STD_LOGIC;
    weight_ctrls_in_dout : IN STD_LOGIC_VECTOR (30 downto 0);
    weight_ctrls_in_empty_n : IN STD_LOGIC;
    weight_ctrls_in_read : OUT STD_LOGIC;
    ctrl_image_size_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    ctrl_image_size_empty_n : IN STD_LOGIC;
    ctrl_image_size_read : OUT STD_LOGIC;
    ctrl_row_size_pkg_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_row_size_pkg_empty_n : IN STD_LOGIC;
    ctrl_row_size_pkg_read : OUT STD_LOGIC;
    ctrl_window_size_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_window_size_empty_n : IN STD_LOGIC;
    ctrl_window_size_read : OUT STD_LOGIC;
    ctrl_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_depth_empty_n : IN STD_LOGIC;
    ctrl_depth_read : OUT STD_LOGIC;
    ctrl_stride_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_stride_empty_n : IN STD_LOGIC;
    ctrl_stride_read : OUT STD_LOGIC;
    ctrl_replay_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_replay_empty_n : IN STD_LOGIC;
    ctrl_replay_read : OUT STD_LOGIC;
    ctrl_zeropad_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_zeropad_empty_n : IN STD_LOGIC;
    ctrl_zeropad_read : OUT STD_LOGIC;
    ctrl_db_output_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    ctrl_db_output_empty_n : IN STD_LOGIC;
    ctrl_db_output_read : OUT STD_LOGIC;
    ctrl_image_data_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    ctrl_image_data_empty_n : IN STD_LOGIC;
    ctrl_image_data_read : OUT STD_LOGIC;
    ctrl_row_N_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_row_N_empty_n : IN STD_LOGIC;
    ctrl_row_N_read : OUT STD_LOGIC;
    ctrl_acf_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_acf_empty_n : IN STD_LOGIC;
    ctrl_acf_read : OUT STD_LOGIC;
    ctrl_pool_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_pool_depth_empty_n : IN STD_LOGIC;
    ctrl_pool_depth_read : OUT STD_LOGIC;
    ctrl_pool_type_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_pool_type_empty_n : IN STD_LOGIC;
    ctrl_pool_type_read : OUT STD_LOGIC;
    ctrl_pool_N_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_pool_N_empty_n : IN STD_LOGIC;
    ctrl_pool_N_read : OUT STD_LOGIC;
    ctrl_pool_size_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_pool_size_empty_n : IN STD_LOGIC;
    ctrl_pool_size_read : OUT STD_LOGIC;
    ctrl_output_channel_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    ctrl_output_channel_empty_n : IN STD_LOGIC;
    ctrl_output_channel_read : OUT STD_LOGIC;
    ctrl_stitch_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_stitch_depth_empty_n : IN STD_LOGIC;
    ctrl_stitch_depth_read : OUT STD_LOGIC;
    ctrl_stitch_buf_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_stitch_buf_depth_empty_n : IN STD_LOGIC;
    ctrl_stitch_buf_depth_read : OUT STD_LOGIC );
end;


architecture behav of p_top_cnn is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "p_top_cnn,hls_ip_2019_1,{HLS_INPUT_TYPE=sc,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.559750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=281,HLS_SYN_DSP=213,HLS_SYN_FF=101406,HLS_SYN_LUT=109119,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal grp_p_sc_stream_resize_equal_inst_1_fu_2032_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_1_fu_2032_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_1_fu_2032_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_3_fu_2054_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_3_fu_2054_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_3_fu_2054_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_1_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_2_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_3_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_3_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_4_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_4_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_5_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_5_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_6_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_6_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_7_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_7_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_8_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_8_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_9_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_9_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_10_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_10_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_11_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_11_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_12_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_12_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_13_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_13_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_14_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_14_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_15_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_15_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_16_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_16_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_17_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_17_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_18_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_18_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_19_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_19_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_20_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_20_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_21_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_21_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_22_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_22_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_23_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_fix_fu_2076_dout_23_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_din_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_0_din : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_1_din : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_2_din : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_3_din : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_3_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_4_din : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_4_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_5_din : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_5_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_6_din : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_6_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_7_din : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_7_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_ctrls_in_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_count_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_count_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_state : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_ctrls_in_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_count_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_count_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_state : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_ctrls_in_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_count_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_count_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_state : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_ctrls_in_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_count_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_count_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_state : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_ctrls_in_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_count_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_count_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_state : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_ctrls_in_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_count_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_count_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_state : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_ctrls_in_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_count_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_count_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_state : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_ctrls_in_read : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_count_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_count_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_state : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_bias_fu_2408_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2408_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2408_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2408_dout_0_din : STD_LOGIC_VECTOR (399 downto 0);
    signal grp_p_sc_stream_bias_fu_2408_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2408_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_bias_fu_2408_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2408_dout_2_din : STD_LOGIC_VECTOR (49 downto 0);
    signal grp_p_sc_stream_bias_fu_2408_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2430_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2430_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2430_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2430_dout_0_din : STD_LOGIC_VECTOR (399 downto 0);
    signal grp_p_sc_stream_bias_fu_2430_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2430_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_bias_fu_2430_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2430_dout_2_din : STD_LOGIC_VECTOR (49 downto 0);
    signal grp_p_sc_stream_bias_fu_2430_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2452_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2452_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2452_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2452_dout_0_din : STD_LOGIC_VECTOR (399 downto 0);
    signal grp_p_sc_stream_bias_fu_2452_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2452_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_bias_fu_2452_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2452_dout_2_din : STD_LOGIC_VECTOR (49 downto 0);
    signal grp_p_sc_stream_bias_fu_2452_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2474_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2474_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2474_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2474_dout_0_din : STD_LOGIC_VECTOR (399 downto 0);
    signal grp_p_sc_stream_bias_fu_2474_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2474_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_bias_fu_2474_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2474_dout_2_din : STD_LOGIC_VECTOR (49 downto 0);
    signal grp_p_sc_stream_bias_fu_2474_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2496_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2496_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2496_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2496_dout_0_din : STD_LOGIC_VECTOR (399 downto 0);
    signal grp_p_sc_stream_bias_fu_2496_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2496_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_bias_fu_2496_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2496_dout_2_din : STD_LOGIC_VECTOR (49 downto 0);
    signal grp_p_sc_stream_bias_fu_2496_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2518_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2518_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2518_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2518_dout_0_din : STD_LOGIC_VECTOR (399 downto 0);
    signal grp_p_sc_stream_bias_fu_2518_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2518_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_bias_fu_2518_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2518_dout_2_din : STD_LOGIC_VECTOR (49 downto 0);
    signal grp_p_sc_stream_bias_fu_2518_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2540_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2540_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2540_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2540_dout_0_din : STD_LOGIC_VECTOR (399 downto 0);
    signal grp_p_sc_stream_bias_fu_2540_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2540_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_bias_fu_2540_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2540_dout_2_din : STD_LOGIC_VECTOR (49 downto 0);
    signal grp_p_sc_stream_bias_fu_2540_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2562_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2562_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2562_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2562_dout_0_din : STD_LOGIC_VECTOR (399 downto 0);
    signal grp_p_sc_stream_bias_fu_2562_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2562_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_bias_fu_2562_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_bias_fu_2562_dout_2_din : STD_LOGIC_VECTOR (49 downto 0);
    signal grp_p_sc_stream_bias_fu_2562_dout_2_write : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_din_0_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_din_1_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_din_2_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_data_buffer_TWO_D_fu_2584_dout_0_write : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_data_buffer_TWO_D_fu_2584_dout_1_write : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_data_buffer_TWO_D_fu_2584_dout_2_write : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_dout_raw_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_data_buffer_TWO_D_fu_2584_dout_raw_0_write : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_dout_raw_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_data_buffer_TWO_D_fu_2584_dout_raw_1_write : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_dout_raw_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_data_buffer_TWO_D_fu_2584_dout_raw_2_write : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_ctrl_image_size_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_ctrl_row_size_pkg_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_ctrl_window_size_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_ctrl_depth_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_ctrl_stride_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_ctrl_replay_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_ctrl_zeropad_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_ctrl_db_output_read : STD_LOGIC;
    signal grp_p_data_buffer_TWO_D_fu_2584_ctrl_image_data_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_1_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_2_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_3_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_3_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_4_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_4_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_5_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_5_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_6_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_6_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_7_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_7_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_8_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_8_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_9_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_9_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_10_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_10_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_11_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_11_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_12_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_12_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_13_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_13_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_14_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_14_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_15_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_15_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_16_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_16_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_17_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_17_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_18_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_18_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_19_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_19_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_20_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_20_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_21_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_21_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_22_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_22_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_23_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_23_write : STD_LOGIC;
    signal grp_p_sc_pooling_fu_2996_din_0_read : STD_LOGIC;
    signal grp_p_sc_pooling_fu_2996_din_1_read : STD_LOGIC;
    signal grp_p_sc_pooling_fu_2996_din_2_read : STD_LOGIC;
    signal grp_p_sc_pooling_fu_2996_dout_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_sc_pooling_fu_2996_dout_0_write : STD_LOGIC;
    signal grp_p_sc_pooling_fu_2996_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_pooling_fu_2996_dout_1_write : STD_LOGIC;
    signal grp_p_sc_pooling_fu_2996_dout_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_pooling_fu_2996_dout_2_write : STD_LOGIC;
    signal grp_p_sc_pooling_fu_2996_ctrl_depth_read : STD_LOGIC;
    signal grp_p_sc_pooling_fu_2996_ctrl_type_read : STD_LOGIC;
    signal grp_p_sc_pooling_fu_2996_ctrl_N_read : STD_LOGIC;
    signal grp_p_sc_pooling_fu_2996_ctrl_pooling_size_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_4_fu_3028_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_4_fu_3028_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_4_fu_3028_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_din_read : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_0_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_1_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_3_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_3_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_4_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_4_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_5_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_5_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_6_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_6_write : STD_LOGIC;
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_7_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_7_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3078_Win_0_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3078_Win_1_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3078_Win_2_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3078_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3078_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3078_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3078_ctrl_acf_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3078_dout_0_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_PE_v2_fu_3078_dout_0_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3078_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_v2_fu_3078_dout_1_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3078_dout_2_din : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_PE_v2_fu_3078_dout_2_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3140_Win_0_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3140_Win_1_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3140_Win_2_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3140_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3140_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3140_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3140_ctrl_acf_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3140_dout_0_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_PE_v2_fu_3140_dout_0_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3140_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_v2_fu_3140_dout_1_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3140_dout_2_din : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_PE_v2_fu_3140_dout_2_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3202_Win_0_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3202_Win_1_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3202_Win_2_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3202_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3202_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3202_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3202_ctrl_acf_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3202_dout_0_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_PE_v2_fu_3202_dout_0_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3202_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_v2_fu_3202_dout_1_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3202_dout_2_din : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_PE_v2_fu_3202_dout_2_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3264_Win_0_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3264_Win_1_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3264_Win_2_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3264_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3264_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3264_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3264_ctrl_acf_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3264_dout_0_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_PE_v2_fu_3264_dout_0_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3264_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_v2_fu_3264_dout_1_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3264_dout_2_din : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_PE_v2_fu_3264_dout_2_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3326_Win_0_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3326_Win_1_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3326_Win_2_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3326_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3326_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3326_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3326_ctrl_acf_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3326_dout_0_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_PE_v2_fu_3326_dout_0_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3326_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_v2_fu_3326_dout_1_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3326_dout_2_din : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_PE_v2_fu_3326_dout_2_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3388_Win_0_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3388_Win_1_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3388_Win_2_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3388_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3388_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3388_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3388_ctrl_acf_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3388_dout_0_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_PE_v2_fu_3388_dout_0_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3388_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_v2_fu_3388_dout_1_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3388_dout_2_din : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_PE_v2_fu_3388_dout_2_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3450_Win_0_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3450_Win_1_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3450_Win_2_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3450_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3450_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3450_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3450_ctrl_acf_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3450_dout_0_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_PE_v2_fu_3450_dout_0_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3450_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_v2_fu_3450_dout_1_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3450_dout_2_din : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_PE_v2_fu_3450_dout_2_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3512_Win_0_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3512_Win_1_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3512_Win_2_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3512_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3512_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3512_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3512_ctrl_acf_read : STD_LOGIC;
    signal grp_p_PE_v2_fu_3512_dout_0_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_PE_v2_fu_3512_dout_0_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3512_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_v2_fu_3512_dout_1_write : STD_LOGIC;
    signal grp_p_PE_v2_fu_3512_dout_2_din : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_PE_v2_fu_3512_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_3_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_4_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_5_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_6_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_7_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_8_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_9_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_10_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_11_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_12_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_13_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_14_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_15_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_16_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_17_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_18_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_19_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_20_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_21_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_22_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_din_23_read : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_dout_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_sc_stream_merge_raw_fu_3574_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_merge_raw_fu_3574_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_merge_raw_fu_3574_dout_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_merge_raw_fu_3574_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_2_fu_3638_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_2_fu_3638_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_2_fu_3638_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_router_merge_eop_fu_3660_din_a_0_read : STD_LOGIC;
    signal grp_p_sc_stream_router_merge_eop_fu_3660_din_a_1_read : STD_LOGIC;
    signal grp_p_sc_stream_router_merge_eop_fu_3660_din_a_2_read : STD_LOGIC;
    signal grp_p_sc_stream_router_merge_eop_fu_3660_din_b_0_read : STD_LOGIC;
    signal grp_p_sc_stream_router_merge_eop_fu_3660_din_b_1_read : STD_LOGIC;
    signal grp_p_sc_stream_router_merge_eop_fu_3660_din_b_2_read : STD_LOGIC;
    signal grp_p_sc_stream_router_merge_eop_fu_3660_ctrl_channel_read : STD_LOGIC;
    signal grp_p_sc_stream_router_merge_eop_fu_3660_dout_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_sc_stream_router_merge_eop_fu_3660_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_router_merge_eop_fu_3660_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_router_merge_eop_fu_3660_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_router_merge_eop_fu_3660_dout_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_router_merge_eop_fu_3660_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_last_fixinst_1_fu_3690_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_last_fixinst_1_fu_3690_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_last_fixinst_1_fu_3690_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_last_fixinst_1_fu_3690_dout_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_sc_stream_last_fixinst_1_fu_3690_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_last_fixinst_1_fu_3690_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_last_fixinst_1_fu_3690_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_last_fixinst_1_fu_3690_dout_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_last_fixinst_1_fu_3690_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_stitchinginst_1_fu_3712_din_buf_0_read : STD_LOGIC;
    signal grp_p_sc_stream_stitchinginst_1_fu_3712_din_buf_1_read : STD_LOGIC;
    signal grp_p_sc_stream_stitchinginst_1_fu_3712_din_buf_2_read : STD_LOGIC;
    signal grp_p_sc_stream_stitchinginst_1_fu_3712_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_stitchinginst_1_fu_3712_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_stitchinginst_1_fu_3712_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_stitchinginst_1_fu_3712_dout_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_sc_stream_stitchinginst_1_fu_3712_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_stitchinginst_1_fu_3712_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_stitchinginst_1_fu_3712_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_stitchinginst_1_fu_3712_dout_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_p_sc_stream_stitchinginst_1_fu_3712_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_stitchinginst_1_fu_3712_ctrl_depth_read : STD_LOGIC;
    signal grp_p_sc_stream_stitchinginst_1_fu_3712_ctrl_buf_depth_read : STD_LOGIC;
    signal sc_fifo_chn_3_full_n : STD_LOGIC;
    signal sc_fifo_chn_4_full_n : STD_LOGIC;
    signal sc_fifo_chn_5_full_n : STD_LOGIC;
    signal sc_fifo_chn_328_full_n : STD_LOGIC;
    signal sc_fifo_chn_429_full_n : STD_LOGIC;
    signal sc_fifo_chn_530_full_n : STD_LOGIC;
    signal sc_fifo_chn_328_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_328_empty_n : STD_LOGIC;
    signal sc_fifo_chn_429_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_429_empty_n : STD_LOGIC;
    signal sc_fifo_chn_530_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_530_empty_n : STD_LOGIC;
    signal sc_fifo_chn_352_full_n : STD_LOGIC;
    signal sc_fifo_chn_453_full_n : STD_LOGIC;
    signal sc_fifo_chn_554_full_n : STD_LOGIC;
    signal sc_fifo_chn_161_full_n : STD_LOGIC;
    signal sc_fifo_chn_352_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_352_empty_n : STD_LOGIC;
    signal sc_fifo_chn_453_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_453_empty_n : STD_LOGIC;
    signal sc_fifo_chn_554_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_554_empty_n : STD_LOGIC;
    signal sc_fifo_chn_161_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal sc_fifo_chn_161_empty_n : STD_LOGIC;
    signal sc_fifo_chn_391_full_n : STD_LOGIC;
    signal sc_fifo_chn_492_full_n : STD_LOGIC;
    signal sc_fifo_chn_593_full_n : STD_LOGIC;
    signal sc_fifo_chn_391_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_391_empty_n : STD_LOGIC;
    signal sc_fifo_chn_492_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_492_empty_n : STD_LOGIC;
    signal sc_fifo_chn_593_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_593_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3123_full_n : STD_LOGIC;
    signal sc_fifo_chn_4124_full_n : STD_LOGIC;
    signal sc_fifo_chn_5125_full_n : STD_LOGIC;
    signal sc_fifo_chn_3163_full_n : STD_LOGIC;
    signal sc_fifo_chn_4164_full_n : STD_LOGIC;
    signal sc_fifo_chn_5165_full_n : STD_LOGIC;
    signal ctrl_acf_splitter_2_pe_1180_full_n : STD_LOGIC;
    signal ctrl_acf_splitter_2_pe_1180_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal ctrl_acf_splitter_2_pe_1180_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3123_dout : STD_LOGIC_VECTOR (399 downto 0);
    signal sc_fifo_chn_3123_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4124_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4124_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5125_dout : STD_LOGIC_VECTOR (49 downto 0);
    signal sc_fifo_chn_5125_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3163_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_3163_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4164_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4164_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5165_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_5165_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3210_full_n : STD_LOGIC;
    signal sc_fifo_chn_4211_full_n : STD_LOGIC;
    signal sc_fifo_chn_5212_full_n : STD_LOGIC;
    signal sc_fifo_chn_3210_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_3210_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4211_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4211_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5212_dout : STD_LOGIC_VECTOR (1 downto 0);
    signal sc_fifo_chn_5212_empty_n : STD_LOGIC;
    signal sc_fifo_chn_349_full_n : STD_LOGIC;
    signal sc_fifo_chn_450_full_n : STD_LOGIC;
    signal sc_fifo_chn_551_full_n : STD_LOGIC;
    signal sc_fifo_chn_160_full_n : STD_LOGIC;
    signal sc_fifo_chn_349_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_349_empty_n : STD_LOGIC;
    signal sc_fifo_chn_450_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_450_empty_n : STD_LOGIC;
    signal sc_fifo_chn_551_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_551_empty_n : STD_LOGIC;
    signal sc_fifo_chn_160_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal sc_fifo_chn_160_empty_n : STD_LOGIC;
    signal sc_fifo_chn_387_full_n : STD_LOGIC;
    signal sc_fifo_chn_488_full_n : STD_LOGIC;
    signal sc_fifo_chn_589_full_n : STD_LOGIC;
    signal sc_fifo_chn_387_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_387_empty_n : STD_LOGIC;
    signal sc_fifo_chn_488_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_488_empty_n : STD_LOGIC;
    signal sc_fifo_chn_589_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_589_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3119_full_n : STD_LOGIC;
    signal sc_fifo_chn_4120_full_n : STD_LOGIC;
    signal sc_fifo_chn_5121_full_n : STD_LOGIC;
    signal sc_fifo_chn_3159_full_n : STD_LOGIC;
    signal sc_fifo_chn_4160_full_n : STD_LOGIC;
    signal sc_fifo_chn_5161_full_n : STD_LOGIC;
    signal ctrl_acf_splitter_2_pe_1179_full_n : STD_LOGIC;
    signal ctrl_acf_splitter_2_pe_1179_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal ctrl_acf_splitter_2_pe_1179_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3119_dout : STD_LOGIC_VECTOR (399 downto 0);
    signal sc_fifo_chn_3119_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4120_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4120_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5121_dout : STD_LOGIC_VECTOR (49 downto 0);
    signal sc_fifo_chn_5121_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3159_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_3159_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4160_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4160_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5161_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_5161_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3206_full_n : STD_LOGIC;
    signal sc_fifo_chn_4207_full_n : STD_LOGIC;
    signal sc_fifo_chn_5208_full_n : STD_LOGIC;
    signal sc_fifo_chn_3206_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_3206_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4207_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4207_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5208_dout : STD_LOGIC_VECTOR (1 downto 0);
    signal sc_fifo_chn_5208_empty_n : STD_LOGIC;
    signal sc_fifo_chn_346_full_n : STD_LOGIC;
    signal sc_fifo_chn_447_full_n : STD_LOGIC;
    signal sc_fifo_chn_548_full_n : STD_LOGIC;
    signal sc_fifo_chn_159_full_n : STD_LOGIC;
    signal sc_fifo_chn_346_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_346_empty_n : STD_LOGIC;
    signal sc_fifo_chn_447_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_447_empty_n : STD_LOGIC;
    signal sc_fifo_chn_548_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_548_empty_n : STD_LOGIC;
    signal sc_fifo_chn_159_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal sc_fifo_chn_159_empty_n : STD_LOGIC;
    signal sc_fifo_chn_383_full_n : STD_LOGIC;
    signal sc_fifo_chn_484_full_n : STD_LOGIC;
    signal sc_fifo_chn_585_full_n : STD_LOGIC;
    signal sc_fifo_chn_383_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_383_empty_n : STD_LOGIC;
    signal sc_fifo_chn_484_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_484_empty_n : STD_LOGIC;
    signal sc_fifo_chn_585_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_585_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3115_full_n : STD_LOGIC;
    signal sc_fifo_chn_4116_full_n : STD_LOGIC;
    signal sc_fifo_chn_5117_full_n : STD_LOGIC;
    signal sc_fifo_chn_3155_full_n : STD_LOGIC;
    signal sc_fifo_chn_4156_full_n : STD_LOGIC;
    signal sc_fifo_chn_5157_full_n : STD_LOGIC;
    signal ctrl_acf_splitter_2_pe_1178_full_n : STD_LOGIC;
    signal ctrl_acf_splitter_2_pe_1178_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal ctrl_acf_splitter_2_pe_1178_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3115_dout : STD_LOGIC_VECTOR (399 downto 0);
    signal sc_fifo_chn_3115_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4116_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4116_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5117_dout : STD_LOGIC_VECTOR (49 downto 0);
    signal sc_fifo_chn_5117_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3155_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_3155_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4156_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4156_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5157_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_5157_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3202_full_n : STD_LOGIC;
    signal sc_fifo_chn_4203_full_n : STD_LOGIC;
    signal sc_fifo_chn_5204_full_n : STD_LOGIC;
    signal sc_fifo_chn_3202_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_3202_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4203_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4203_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5204_dout : STD_LOGIC_VECTOR (1 downto 0);
    signal sc_fifo_chn_5204_empty_n : STD_LOGIC;
    signal sc_fifo_chn_343_full_n : STD_LOGIC;
    signal sc_fifo_chn_444_full_n : STD_LOGIC;
    signal sc_fifo_chn_545_full_n : STD_LOGIC;
    signal sc_fifo_chn_158_full_n : STD_LOGIC;
    signal sc_fifo_chn_343_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_343_empty_n : STD_LOGIC;
    signal sc_fifo_chn_444_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_444_empty_n : STD_LOGIC;
    signal sc_fifo_chn_545_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_545_empty_n : STD_LOGIC;
    signal sc_fifo_chn_158_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal sc_fifo_chn_158_empty_n : STD_LOGIC;
    signal sc_fifo_chn_379_full_n : STD_LOGIC;
    signal sc_fifo_chn_480_full_n : STD_LOGIC;
    signal sc_fifo_chn_581_full_n : STD_LOGIC;
    signal sc_fifo_chn_379_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_379_empty_n : STD_LOGIC;
    signal sc_fifo_chn_480_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_480_empty_n : STD_LOGIC;
    signal sc_fifo_chn_581_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_581_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3111_full_n : STD_LOGIC;
    signal sc_fifo_chn_4112_full_n : STD_LOGIC;
    signal sc_fifo_chn_5113_full_n : STD_LOGIC;
    signal sc_fifo_chn_3151_full_n : STD_LOGIC;
    signal sc_fifo_chn_4152_full_n : STD_LOGIC;
    signal sc_fifo_chn_5153_full_n : STD_LOGIC;
    signal ctrl_acf_splitter_2_pe_1177_full_n : STD_LOGIC;
    signal ctrl_acf_splitter_2_pe_1177_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal ctrl_acf_splitter_2_pe_1177_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3111_dout : STD_LOGIC_VECTOR (399 downto 0);
    signal sc_fifo_chn_3111_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4112_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4112_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5113_dout : STD_LOGIC_VECTOR (49 downto 0);
    signal sc_fifo_chn_5113_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3151_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_3151_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4152_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4152_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5153_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_5153_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3198_full_n : STD_LOGIC;
    signal sc_fifo_chn_4199_full_n : STD_LOGIC;
    signal sc_fifo_chn_5200_full_n : STD_LOGIC;
    signal sc_fifo_chn_3198_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_3198_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4199_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4199_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5200_dout : STD_LOGIC_VECTOR (1 downto 0);
    signal sc_fifo_chn_5200_empty_n : STD_LOGIC;
    signal sc_fifo_chn_340_full_n : STD_LOGIC;
    signal sc_fifo_chn_441_full_n : STD_LOGIC;
    signal sc_fifo_chn_542_full_n : STD_LOGIC;
    signal sc_fifo_chn_157_full_n : STD_LOGIC;
    signal sc_fifo_chn_340_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_340_empty_n : STD_LOGIC;
    signal sc_fifo_chn_441_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_441_empty_n : STD_LOGIC;
    signal sc_fifo_chn_542_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_542_empty_n : STD_LOGIC;
    signal sc_fifo_chn_157_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal sc_fifo_chn_157_empty_n : STD_LOGIC;
    signal sc_fifo_chn_375_full_n : STD_LOGIC;
    signal sc_fifo_chn_476_full_n : STD_LOGIC;
    signal sc_fifo_chn_577_full_n : STD_LOGIC;
    signal sc_fifo_chn_375_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_375_empty_n : STD_LOGIC;
    signal sc_fifo_chn_476_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_476_empty_n : STD_LOGIC;
    signal sc_fifo_chn_577_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_577_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3107_full_n : STD_LOGIC;
    signal sc_fifo_chn_4108_full_n : STD_LOGIC;
    signal sc_fifo_chn_5109_full_n : STD_LOGIC;
    signal sc_fifo_chn_3147_full_n : STD_LOGIC;
    signal sc_fifo_chn_4148_full_n : STD_LOGIC;
    signal sc_fifo_chn_5149_full_n : STD_LOGIC;
    signal ctrl_acf_splitter_2_pe_1176_full_n : STD_LOGIC;
    signal ctrl_acf_splitter_2_pe_1176_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal ctrl_acf_splitter_2_pe_1176_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3107_dout : STD_LOGIC_VECTOR (399 downto 0);
    signal sc_fifo_chn_3107_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4108_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4108_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5109_dout : STD_LOGIC_VECTOR (49 downto 0);
    signal sc_fifo_chn_5109_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3147_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_3147_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4148_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4148_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5149_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_5149_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3194_full_n : STD_LOGIC;
    signal sc_fifo_chn_4195_full_n : STD_LOGIC;
    signal sc_fifo_chn_5196_full_n : STD_LOGIC;
    signal sc_fifo_chn_3194_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_3194_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4195_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4195_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5196_dout : STD_LOGIC_VECTOR (1 downto 0);
    signal sc_fifo_chn_5196_empty_n : STD_LOGIC;
    signal sc_fifo_chn_337_full_n : STD_LOGIC;
    signal sc_fifo_chn_438_full_n : STD_LOGIC;
    signal sc_fifo_chn_539_full_n : STD_LOGIC;
    signal sc_fifo_chn_156_full_n : STD_LOGIC;
    signal sc_fifo_chn_337_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_337_empty_n : STD_LOGIC;
    signal sc_fifo_chn_438_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_438_empty_n : STD_LOGIC;
    signal sc_fifo_chn_539_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_539_empty_n : STD_LOGIC;
    signal sc_fifo_chn_156_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal sc_fifo_chn_156_empty_n : STD_LOGIC;
    signal sc_fifo_chn_371_full_n : STD_LOGIC;
    signal sc_fifo_chn_472_full_n : STD_LOGIC;
    signal sc_fifo_chn_573_full_n : STD_LOGIC;
    signal sc_fifo_chn_371_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_371_empty_n : STD_LOGIC;
    signal sc_fifo_chn_472_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_472_empty_n : STD_LOGIC;
    signal sc_fifo_chn_573_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_573_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3103_full_n : STD_LOGIC;
    signal sc_fifo_chn_4104_full_n : STD_LOGIC;
    signal sc_fifo_chn_5105_full_n : STD_LOGIC;
    signal sc_fifo_chn_3143_full_n : STD_LOGIC;
    signal sc_fifo_chn_4144_full_n : STD_LOGIC;
    signal sc_fifo_chn_5145_full_n : STD_LOGIC;
    signal ctrl_acf_splitter_2_pe_1175_full_n : STD_LOGIC;
    signal ctrl_acf_splitter_2_pe_1175_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal ctrl_acf_splitter_2_pe_1175_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3103_dout : STD_LOGIC_VECTOR (399 downto 0);
    signal sc_fifo_chn_3103_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4104_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4104_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5105_dout : STD_LOGIC_VECTOR (49 downto 0);
    signal sc_fifo_chn_5105_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3143_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_3143_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4144_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4144_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5145_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_5145_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3190_full_n : STD_LOGIC;
    signal sc_fifo_chn_4191_full_n : STD_LOGIC;
    signal sc_fifo_chn_5192_full_n : STD_LOGIC;
    signal sc_fifo_chn_3190_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_3190_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4191_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4191_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5192_dout : STD_LOGIC_VECTOR (1 downto 0);
    signal sc_fifo_chn_5192_empty_n : STD_LOGIC;
    signal sc_fifo_chn_334_full_n : STD_LOGIC;
    signal sc_fifo_chn_435_full_n : STD_LOGIC;
    signal sc_fifo_chn_536_full_n : STD_LOGIC;
    signal sc_fifo_chn_155_full_n : STD_LOGIC;
    signal sc_fifo_chn_334_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_334_empty_n : STD_LOGIC;
    signal sc_fifo_chn_435_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_435_empty_n : STD_LOGIC;
    signal sc_fifo_chn_536_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_536_empty_n : STD_LOGIC;
    signal sc_fifo_chn_155_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal sc_fifo_chn_155_empty_n : STD_LOGIC;
    signal sc_fifo_chn_367_full_n : STD_LOGIC;
    signal sc_fifo_chn_468_full_n : STD_LOGIC;
    signal sc_fifo_chn_569_full_n : STD_LOGIC;
    signal sc_fifo_chn_367_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_367_empty_n : STD_LOGIC;
    signal sc_fifo_chn_468_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_468_empty_n : STD_LOGIC;
    signal sc_fifo_chn_569_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_569_empty_n : STD_LOGIC;
    signal sc_fifo_chn_399_full_n : STD_LOGIC;
    signal sc_fifo_chn_4100_full_n : STD_LOGIC;
    signal sc_fifo_chn_5101_full_n : STD_LOGIC;
    signal sc_fifo_chn_3139_full_n : STD_LOGIC;
    signal sc_fifo_chn_4140_full_n : STD_LOGIC;
    signal sc_fifo_chn_5141_full_n : STD_LOGIC;
    signal ctrl_acf_splitter_2_pe_1174_full_n : STD_LOGIC;
    signal ctrl_acf_splitter_2_pe_1174_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal ctrl_acf_splitter_2_pe_1174_empty_n : STD_LOGIC;
    signal sc_fifo_chn_399_dout : STD_LOGIC_VECTOR (399 downto 0);
    signal sc_fifo_chn_399_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4100_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4100_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5101_dout : STD_LOGIC_VECTOR (49 downto 0);
    signal sc_fifo_chn_5101_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3139_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_3139_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4140_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4140_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5141_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_5141_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3186_full_n : STD_LOGIC;
    signal sc_fifo_chn_4187_full_n : STD_LOGIC;
    signal sc_fifo_chn_5188_full_n : STD_LOGIC;
    signal sc_fifo_chn_3186_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_3186_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4187_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4187_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5188_dout : STD_LOGIC_VECTOR (1 downto 0);
    signal sc_fifo_chn_5188_empty_n : STD_LOGIC;
    signal sc_fifo_chn_331_full_n : STD_LOGIC;
    signal sc_fifo_chn_432_full_n : STD_LOGIC;
    signal sc_fifo_chn_533_full_n : STD_LOGIC;
    signal sc_fifo_chn_1_full_n : STD_LOGIC;
    signal sc_fifo_chn_331_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_331_empty_n : STD_LOGIC;
    signal sc_fifo_chn_432_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_432_empty_n : STD_LOGIC;
    signal sc_fifo_chn_533_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_533_empty_n : STD_LOGIC;
    signal sc_fifo_chn_1_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal sc_fifo_chn_1_empty_n : STD_LOGIC;
    signal sc_fifo_chn_363_full_n : STD_LOGIC;
    signal sc_fifo_chn_464_full_n : STD_LOGIC;
    signal sc_fifo_chn_565_full_n : STD_LOGIC;
    signal sc_fifo_chn_363_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_363_empty_n : STD_LOGIC;
    signal sc_fifo_chn_464_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_464_empty_n : STD_LOGIC;
    signal sc_fifo_chn_565_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_565_empty_n : STD_LOGIC;
    signal sc_fifo_chn_395_full_n : STD_LOGIC;
    signal sc_fifo_chn_496_full_n : STD_LOGIC;
    signal sc_fifo_chn_597_full_n : STD_LOGIC;
    signal sc_fifo_chn_3135_full_n : STD_LOGIC;
    signal sc_fifo_chn_4136_full_n : STD_LOGIC;
    signal sc_fifo_chn_5137_full_n : STD_LOGIC;
    signal ctrl_acf_splitter_2_pe_1_full_n : STD_LOGIC;
    signal ctrl_acf_splitter_2_pe_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal ctrl_acf_splitter_2_pe_1_empty_n : STD_LOGIC;
    signal sc_fifo_chn_395_dout : STD_LOGIC_VECTOR (399 downto 0);
    signal sc_fifo_chn_395_empty_n : STD_LOGIC;
    signal sc_fifo_chn_496_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_496_empty_n : STD_LOGIC;
    signal sc_fifo_chn_597_dout : STD_LOGIC_VECTOR (49 downto 0);
    signal sc_fifo_chn_597_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3135_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_3135_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4136_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4136_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5137_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_5137_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3182_full_n : STD_LOGIC;
    signal sc_fifo_chn_4183_full_n : STD_LOGIC;
    signal sc_fifo_chn_5184_full_n : STD_LOGIC;
    signal sc_fifo_chn_3182_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_3182_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4183_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4183_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5184_dout : STD_LOGIC_VECTOR (1 downto 0);
    signal sc_fifo_chn_5184_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_3_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_5_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3131_full_n : STD_LOGIC;
    signal sc_fifo_chn_4132_full_n : STD_LOGIC;
    signal sc_fifo_chn_5133_full_n : STD_LOGIC;
    signal sc_fifo_chn_3127_full_n : STD_LOGIC;
    signal sc_fifo_chn_4128_full_n : STD_LOGIC;
    signal sc_fifo_chn_5129_full_n : STD_LOGIC;
    signal sc_fifo_chn_3127_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_3127_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4128_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4128_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5129_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_5129_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3131_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal sc_fifo_chn_3131_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4132_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4132_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5133_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sc_fifo_chn_5133_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3167_full_n : STD_LOGIC;
    signal sc_fifo_chn_4168_full_n : STD_LOGIC;
    signal sc_fifo_chn_5169_full_n : STD_LOGIC;
    signal sc_fifo_chn_3167_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_3167_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4168_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4168_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5169_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_5169_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3171_full_n : STD_LOGIC;
    signal sc_fifo_chn_4172_full_n : STD_LOGIC;
    signal sc_fifo_chn_5173_full_n : STD_LOGIC;
    signal sc_fifo_chn_3214_full_n : STD_LOGIC;
    signal sc_fifo_chn_4215_full_n : STD_LOGIC;
    signal sc_fifo_chn_5216_full_n : STD_LOGIC;
    signal sc_fifo_chn_3214_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_3214_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4215_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4215_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5216_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_5216_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3218_full_n : STD_LOGIC;
    signal sc_fifo_chn_4219_full_n : STD_LOGIC;
    signal sc_fifo_chn_5220_full_n : STD_LOGIC;
    signal sc_fifo_chn_3218_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_3218_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4219_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4219_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5220_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_5220_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3171_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_3171_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4172_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4172_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5173_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_5173_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3222_full_n : STD_LOGIC;
    signal sc_fifo_chn_4223_full_n : STD_LOGIC;
    signal sc_fifo_chn_5224_full_n : STD_LOGIC;
    signal sc_fifo_chn_3222_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_3222_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4223_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4223_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5224_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_5224_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3226_full_n : STD_LOGIC;
    signal sc_fifo_chn_4227_full_n : STD_LOGIC;
    signal sc_fifo_chn_5228_full_n : STD_LOGIC;
    signal sc_fifo_chn_3226_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_3226_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4227_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4227_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5228_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_5228_empty_n : STD_LOGIC;

    component p_sc_stream_resize_equal_inst_1 IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_resize_up_inst_3 IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_splitter_fix IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        dout_3_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_3_full_n : IN STD_LOGIC;
        dout_3_write : OUT STD_LOGIC;
        dout_4_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_4_full_n : IN STD_LOGIC;
        dout_4_write : OUT STD_LOGIC;
        dout_5_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_5_full_n : IN STD_LOGIC;
        dout_5_write : OUT STD_LOGIC;
        dout_6_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_6_full_n : IN STD_LOGIC;
        dout_6_write : OUT STD_LOGIC;
        dout_7_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_7_full_n : IN STD_LOGIC;
        dout_7_write : OUT STD_LOGIC;
        dout_8_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_8_full_n : IN STD_LOGIC;
        dout_8_write : OUT STD_LOGIC;
        dout_9_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_9_full_n : IN STD_LOGIC;
        dout_9_write : OUT STD_LOGIC;
        dout_10_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_10_full_n : IN STD_LOGIC;
        dout_10_write : OUT STD_LOGIC;
        dout_11_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_11_full_n : IN STD_LOGIC;
        dout_11_write : OUT STD_LOGIC;
        dout_12_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_12_full_n : IN STD_LOGIC;
        dout_12_write : OUT STD_LOGIC;
        dout_13_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_13_full_n : IN STD_LOGIC;
        dout_13_write : OUT STD_LOGIC;
        dout_14_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_14_full_n : IN STD_LOGIC;
        dout_14_write : OUT STD_LOGIC;
        dout_15_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_15_full_n : IN STD_LOGIC;
        dout_15_write : OUT STD_LOGIC;
        dout_16_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_16_full_n : IN STD_LOGIC;
        dout_16_write : OUT STD_LOGIC;
        dout_17_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_17_full_n : IN STD_LOGIC;
        dout_17_write : OUT STD_LOGIC;
        dout_18_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_18_full_n : IN STD_LOGIC;
        dout_18_write : OUT STD_LOGIC;
        dout_19_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_19_full_n : IN STD_LOGIC;
        dout_19_write : OUT STD_LOGIC;
        dout_20_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_20_full_n : IN STD_LOGIC;
        dout_20_write : OUT STD_LOGIC;
        dout_21_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_21_full_n : IN STD_LOGIC;
        dout_21_write : OUT STD_LOGIC;
        dout_22_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_22_full_n : IN STD_LOGIC;
        dout_22_write : OUT STD_LOGIC;
        dout_23_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_23_full_n : IN STD_LOGIC;
        dout_23_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_splitter_cloneinst_1 IS
    port (
        din_dout : IN STD_LOGIC_VECTOR (30 downto 0);
        din_empty_n : IN STD_LOGIC;
        din_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (30 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (30 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (30 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        dout_3_din : OUT STD_LOGIC_VECTOR (30 downto 0);
        dout_3_full_n : IN STD_LOGIC;
        dout_3_write : OUT STD_LOGIC;
        dout_4_din : OUT STD_LOGIC_VECTOR (30 downto 0);
        dout_4_full_n : IN STD_LOGIC;
        dout_4_write : OUT STD_LOGIC;
        dout_5_din : OUT STD_LOGIC_VECTOR (30 downto 0);
        dout_5_full_n : IN STD_LOGIC;
        dout_5_write : OUT STD_LOGIC;
        dout_6_din : OUT STD_LOGIC_VECTOR (30 downto 0);
        dout_6_full_n : IN STD_LOGIC;
        dout_6_write : OUT STD_LOGIC;
        dout_7_din : OUT STD_LOGIC_VECTOR (30 downto 0);
        dout_7_full_n : IN STD_LOGIC;
        dout_7_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_buffer_not_stream_while_write IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        ctrls_in_dout : IN STD_LOGIC_VECTOR (30 downto 0);
        ctrls_in_empty_n : IN STD_LOGIC;
        ctrls_in_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        count_in : OUT STD_LOGIC_VECTOR (31 downto 0);
        count_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        state : OUT STD_LOGIC_VECTOR (31 downto 0);
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC );
    end component;


    component p_sc_stream_bias IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (399 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (49 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC );
    end component;


    component p_data_buffer_TWO_D IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        dout_raw_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_raw_0_full_n : IN STD_LOGIC;
        dout_raw_0_write : OUT STD_LOGIC;
        dout_raw_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_raw_1_full_n : IN STD_LOGIC;
        dout_raw_1_write : OUT STD_LOGIC;
        dout_raw_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_raw_2_full_n : IN STD_LOGIC;
        dout_raw_2_write : OUT STD_LOGIC;
        ctrl_image_size_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        ctrl_image_size_empty_n : IN STD_LOGIC;
        ctrl_image_size_read : OUT STD_LOGIC;
        ctrl_row_size_pkg_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_row_size_pkg_empty_n : IN STD_LOGIC;
        ctrl_row_size_pkg_read : OUT STD_LOGIC;
        ctrl_window_size_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_window_size_empty_n : IN STD_LOGIC;
        ctrl_window_size_read : OUT STD_LOGIC;
        ctrl_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_depth_empty_n : IN STD_LOGIC;
        ctrl_depth_read : OUT STD_LOGIC;
        ctrl_stride_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_stride_empty_n : IN STD_LOGIC;
        ctrl_stride_read : OUT STD_LOGIC;
        ctrl_replay_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_replay_empty_n : IN STD_LOGIC;
        ctrl_replay_read : OUT STD_LOGIC;
        ctrl_zeropad_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_zeropad_empty_n : IN STD_LOGIC;
        ctrl_zeropad_read : OUT STD_LOGIC;
        ctrl_db_output_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        ctrl_db_output_empty_n : IN STD_LOGIC;
        ctrl_db_output_read : OUT STD_LOGIC;
        ctrl_image_data_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        ctrl_image_data_empty_n : IN STD_LOGIC;
        ctrl_image_data_read : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_splitter_clone_EOPinst_2 IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        dout_3_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_3_full_n : IN STD_LOGIC;
        dout_3_write : OUT STD_LOGIC;
        dout_4_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_4_full_n : IN STD_LOGIC;
        dout_4_write : OUT STD_LOGIC;
        dout_5_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_5_full_n : IN STD_LOGIC;
        dout_5_write : OUT STD_LOGIC;
        dout_6_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_6_full_n : IN STD_LOGIC;
        dout_6_write : OUT STD_LOGIC;
        dout_7_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_7_full_n : IN STD_LOGIC;
        dout_7_write : OUT STD_LOGIC;
        dout_8_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_8_full_n : IN STD_LOGIC;
        dout_8_write : OUT STD_LOGIC;
        dout_9_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_9_full_n : IN STD_LOGIC;
        dout_9_write : OUT STD_LOGIC;
        dout_10_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_10_full_n : IN STD_LOGIC;
        dout_10_write : OUT STD_LOGIC;
        dout_11_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_11_full_n : IN STD_LOGIC;
        dout_11_write : OUT STD_LOGIC;
        dout_12_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_12_full_n : IN STD_LOGIC;
        dout_12_write : OUT STD_LOGIC;
        dout_13_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_13_full_n : IN STD_LOGIC;
        dout_13_write : OUT STD_LOGIC;
        dout_14_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_14_full_n : IN STD_LOGIC;
        dout_14_write : OUT STD_LOGIC;
        dout_15_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_15_full_n : IN STD_LOGIC;
        dout_15_write : OUT STD_LOGIC;
        dout_16_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_16_full_n : IN STD_LOGIC;
        dout_16_write : OUT STD_LOGIC;
        dout_17_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_17_full_n : IN STD_LOGIC;
        dout_17_write : OUT STD_LOGIC;
        dout_18_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_18_full_n : IN STD_LOGIC;
        dout_18_write : OUT STD_LOGIC;
        dout_19_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_19_full_n : IN STD_LOGIC;
        dout_19_write : OUT STD_LOGIC;
        dout_20_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_20_full_n : IN STD_LOGIC;
        dout_20_write : OUT STD_LOGIC;
        dout_21_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_21_full_n : IN STD_LOGIC;
        dout_21_write : OUT STD_LOGIC;
        dout_22_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_22_full_n : IN STD_LOGIC;
        dout_22_write : OUT STD_LOGIC;
        dout_23_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_23_full_n : IN STD_LOGIC;
        dout_23_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_pooling IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        ctrl_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_depth_empty_n : IN STD_LOGIC;
        ctrl_depth_read : OUT STD_LOGIC;
        ctrl_type_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_type_empty_n : IN STD_LOGIC;
        ctrl_type_read : OUT STD_LOGIC;
        ctrl_N_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_N_empty_n : IN STD_LOGIC;
        ctrl_N_read : OUT STD_LOGIC;
        ctrl_pooling_size_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_pooling_size_empty_n : IN STD_LOGIC;
        ctrl_pooling_size_read : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_resize_equal_inst_4 IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_splitter_cloneinst_3 IS
    port (
        din_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_empty_n : IN STD_LOGIC;
        din_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        dout_3_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_3_full_n : IN STD_LOGIC;
        dout_3_write : OUT STD_LOGIC;
        dout_4_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_4_full_n : IN STD_LOGIC;
        dout_4_write : OUT STD_LOGIC;
        dout_5_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_5_full_n : IN STD_LOGIC;
        dout_5_write : OUT STD_LOGIC;
        dout_6_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_6_full_n : IN STD_LOGIC;
        dout_6_write : OUT STD_LOGIC;
        dout_7_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_7_full_n : IN STD_LOGIC;
        dout_7_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_PE_v2 IS
    port (
        Win_0_dout : IN STD_LOGIC_VECTOR (399 downto 0);
        Win_0_empty_n : IN STD_LOGIC;
        Win_0_read : OUT STD_LOGIC;
        Win_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        Win_1_empty_n : IN STD_LOGIC;
        Win_1_read : OUT STD_LOGIC;
        Win_2_dout : IN STD_LOGIC_VECTOR (49 downto 0);
        Win_2_empty_n : IN STD_LOGIC;
        Win_2_read : OUT STD_LOGIC;
        Xin_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        Xin_0_empty_n : IN STD_LOGIC;
        Xin_0_read : OUT STD_LOGIC;
        Xin_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        Xin_1_empty_n : IN STD_LOGIC;
        Xin_1_read : OUT STD_LOGIC;
        Xin_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        Xin_2_empty_n : IN STD_LOGIC;
        Xin_2_read : OUT STD_LOGIC;
        ctrl_acf_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_acf_empty_n : IN STD_LOGIC;
        ctrl_acf_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (1 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC );
    end component;


    component p_sc_stream_merge_raw IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        din_3_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_3_empty_n : IN STD_LOGIC;
        din_3_read : OUT STD_LOGIC;
        din_4_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_4_empty_n : IN STD_LOGIC;
        din_4_read : OUT STD_LOGIC;
        din_5_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_5_empty_n : IN STD_LOGIC;
        din_5_read : OUT STD_LOGIC;
        din_6_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_6_empty_n : IN STD_LOGIC;
        din_6_read : OUT STD_LOGIC;
        din_7_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_7_empty_n : IN STD_LOGIC;
        din_7_read : OUT STD_LOGIC;
        din_8_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_8_empty_n : IN STD_LOGIC;
        din_8_read : OUT STD_LOGIC;
        din_9_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_9_empty_n : IN STD_LOGIC;
        din_9_read : OUT STD_LOGIC;
        din_10_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_10_empty_n : IN STD_LOGIC;
        din_10_read : OUT STD_LOGIC;
        din_11_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_11_empty_n : IN STD_LOGIC;
        din_11_read : OUT STD_LOGIC;
        din_12_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_12_empty_n : IN STD_LOGIC;
        din_12_read : OUT STD_LOGIC;
        din_13_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_13_empty_n : IN STD_LOGIC;
        din_13_read : OUT STD_LOGIC;
        din_14_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_14_empty_n : IN STD_LOGIC;
        din_14_read : OUT STD_LOGIC;
        din_15_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_15_empty_n : IN STD_LOGIC;
        din_15_read : OUT STD_LOGIC;
        din_16_dout : IN STD_LOGIC_VECTOR (1 downto 0);
        din_16_empty_n : IN STD_LOGIC;
        din_16_read : OUT STD_LOGIC;
        din_17_dout : IN STD_LOGIC_VECTOR (1 downto 0);
        din_17_empty_n : IN STD_LOGIC;
        din_17_read : OUT STD_LOGIC;
        din_18_dout : IN STD_LOGIC_VECTOR (1 downto 0);
        din_18_empty_n : IN STD_LOGIC;
        din_18_read : OUT STD_LOGIC;
        din_19_dout : IN STD_LOGIC_VECTOR (1 downto 0);
        din_19_empty_n : IN STD_LOGIC;
        din_19_read : OUT STD_LOGIC;
        din_20_dout : IN STD_LOGIC_VECTOR (1 downto 0);
        din_20_empty_n : IN STD_LOGIC;
        din_20_read : OUT STD_LOGIC;
        din_21_dout : IN STD_LOGIC_VECTOR (1 downto 0);
        din_21_empty_n : IN STD_LOGIC;
        din_21_read : OUT STD_LOGIC;
        din_22_dout : IN STD_LOGIC_VECTOR (1 downto 0);
        din_22_empty_n : IN STD_LOGIC;
        din_22_read : OUT STD_LOGIC;
        din_23_dout : IN STD_LOGIC_VECTOR (1 downto 0);
        din_23_empty_n : IN STD_LOGIC;
        din_23_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_resize_equal_inst_2 IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_router_merge_eop IS
    port (
        din_a_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_a_0_empty_n : IN STD_LOGIC;
        din_a_0_read : OUT STD_LOGIC;
        din_a_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_a_1_empty_n : IN STD_LOGIC;
        din_a_1_read : OUT STD_LOGIC;
        din_a_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_a_2_empty_n : IN STD_LOGIC;
        din_a_2_read : OUT STD_LOGIC;
        din_b_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_b_0_empty_n : IN STD_LOGIC;
        din_b_0_read : OUT STD_LOGIC;
        din_b_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_b_1_empty_n : IN STD_LOGIC;
        din_b_1_read : OUT STD_LOGIC;
        din_b_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_b_2_empty_n : IN STD_LOGIC;
        din_b_2_read : OUT STD_LOGIC;
        ctrl_channel_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        ctrl_channel_empty_n : IN STD_LOGIC;
        ctrl_channel_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_last_fixinst_1 IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_stitchinginst_1 IS
    port (
        din_buf_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_buf_0_empty_n : IN STD_LOGIC;
        din_buf_0_read : OUT STD_LOGIC;
        din_buf_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_buf_1_empty_n : IN STD_LOGIC;
        din_buf_1_read : OUT STD_LOGIC;
        din_buf_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_buf_2_empty_n : IN STD_LOGIC;
        din_buf_2_read : OUT STD_LOGIC;
        din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        ctrl_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_depth_empty_n : IN STD_LOGIC;
        ctrl_depth_read : OUT STD_LOGIC;
        ctrl_buf_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_buf_depth_empty_n : IN STD_LOGIC;
        ctrl_buf_depth_read : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component fifo_w128_d1_A_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w1_d1_A_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w16_d1_A_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w384_d1_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (383 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (383 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w48_d1_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (47 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (47 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w31_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (30 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (30 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w400_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (399 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (399 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w50_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (49 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (49 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w2_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (1 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w128_d16_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w1_d16_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w16_d16_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_p_sc_stream_resize_equal_inst_1_fu_2032 : component p_sc_stream_resize_equal_inst_1
    port map (
        din_0_dout => data_sink_0_dout,
        din_0_empty_n => data_sink_0_empty_n,
        din_0_read => grp_p_sc_stream_resize_equal_inst_1_fu_2032_din_0_read,
        din_1_dout => data_sink_1_dout,
        din_1_empty_n => data_sink_1_empty_n,
        din_1_read => grp_p_sc_stream_resize_equal_inst_1_fu_2032_din_1_read,
        din_2_dout => data_sink_2_dout,
        din_2_empty_n => data_sink_2_empty_n,
        din_2_read => grp_p_sc_stream_resize_equal_inst_1_fu_2032_din_2_read,
        dout_0_din => grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3_full_n,
        dout_0_write => grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_0_write,
        dout_1_din => grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4_full_n,
        dout_1_write => grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_1_write,
        dout_2_din => grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5_full_n,
        dout_2_write => grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_2_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_resize_up_inst_3_fu_2054 : component p_sc_stream_resize_up_inst_3
    port map (
        din_0_dout => w_sink_0_dout,
        din_0_empty_n => w_sink_0_empty_n,
        din_0_read => grp_p_sc_stream_resize_up_inst_3_fu_2054_din_0_read,
        din_1_dout => w_sink_1_dout,
        din_1_empty_n => w_sink_1_empty_n,
        din_1_read => grp_p_sc_stream_resize_up_inst_3_fu_2054_din_1_read,
        din_2_dout => w_sink_2_dout,
        din_2_empty_n => w_sink_2_empty_n,
        din_2_read => grp_p_sc_stream_resize_up_inst_3_fu_2054_din_2_read,
        dout_0_din => grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_0_din,
        dout_0_full_n => sc_fifo_chn_328_full_n,
        dout_0_write => grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_0_write,
        dout_1_din => grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_1_din,
        dout_1_full_n => sc_fifo_chn_429_full_n,
        dout_1_write => grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_1_write,
        dout_2_din => grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_2_din,
        dout_2_full_n => sc_fifo_chn_530_full_n,
        dout_2_write => grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_2_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_splitter_fix_fu_2076 : component p_sc_stream_splitter_fix
    port map (
        din_0_dout => sc_fifo_chn_328_dout,
        din_0_empty_n => sc_fifo_chn_328_empty_n,
        din_0_read => grp_p_sc_stream_splitter_fix_fu_2076_din_0_read,
        din_1_dout => sc_fifo_chn_429_dout,
        din_1_empty_n => sc_fifo_chn_429_empty_n,
        din_1_read => grp_p_sc_stream_splitter_fix_fu_2076_din_1_read,
        din_2_dout => sc_fifo_chn_530_dout,
        din_2_empty_n => sc_fifo_chn_530_empty_n,
        din_2_read => grp_p_sc_stream_splitter_fix_fu_2076_din_2_read,
        dout_0_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_0_din,
        dout_0_full_n => sc_fifo_chn_331_full_n,
        dout_0_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_0_write,
        dout_1_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_1_din,
        dout_1_full_n => sc_fifo_chn_334_full_n,
        dout_1_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_1_write,
        dout_2_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_2_din,
        dout_2_full_n => sc_fifo_chn_337_full_n,
        dout_2_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_2_write,
        dout_3_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_3_din,
        dout_3_full_n => sc_fifo_chn_340_full_n,
        dout_3_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_3_write,
        dout_4_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_4_din,
        dout_4_full_n => sc_fifo_chn_343_full_n,
        dout_4_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_4_write,
        dout_5_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_5_din,
        dout_5_full_n => sc_fifo_chn_346_full_n,
        dout_5_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_5_write,
        dout_6_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_6_din,
        dout_6_full_n => sc_fifo_chn_349_full_n,
        dout_6_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_6_write,
        dout_7_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_7_din,
        dout_7_full_n => sc_fifo_chn_352_full_n,
        dout_7_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_7_write,
        dout_8_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_8_din,
        dout_8_full_n => sc_fifo_chn_432_full_n,
        dout_8_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_8_write,
        dout_9_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_9_din,
        dout_9_full_n => sc_fifo_chn_435_full_n,
        dout_9_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_9_write,
        dout_10_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_10_din,
        dout_10_full_n => sc_fifo_chn_438_full_n,
        dout_10_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_10_write,
        dout_11_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_11_din,
        dout_11_full_n => sc_fifo_chn_441_full_n,
        dout_11_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_11_write,
        dout_12_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_12_din,
        dout_12_full_n => sc_fifo_chn_444_full_n,
        dout_12_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_12_write,
        dout_13_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_13_din,
        dout_13_full_n => sc_fifo_chn_447_full_n,
        dout_13_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_13_write,
        dout_14_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_14_din,
        dout_14_full_n => sc_fifo_chn_450_full_n,
        dout_14_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_14_write,
        dout_15_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_15_din,
        dout_15_full_n => sc_fifo_chn_453_full_n,
        dout_15_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_15_write,
        dout_16_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_16_din,
        dout_16_full_n => sc_fifo_chn_533_full_n,
        dout_16_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_16_write,
        dout_17_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_17_din,
        dout_17_full_n => sc_fifo_chn_536_full_n,
        dout_17_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_17_write,
        dout_18_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_18_din,
        dout_18_full_n => sc_fifo_chn_539_full_n,
        dout_18_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_18_write,
        dout_19_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_19_din,
        dout_19_full_n => sc_fifo_chn_542_full_n,
        dout_19_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_19_write,
        dout_20_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_20_din,
        dout_20_full_n => sc_fifo_chn_545_full_n,
        dout_20_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_20_write,
        dout_21_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_21_din,
        dout_21_full_n => sc_fifo_chn_548_full_n,
        dout_21_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_21_write,
        dout_22_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_22_din,
        dout_22_full_n => sc_fifo_chn_551_full_n,
        dout_22_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_22_write,
        dout_23_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_23_din,
        dout_23_full_n => sc_fifo_chn_554_full_n,
        dout_23_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_23_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_splitter_cloneinst_1_fu_2140 : component p_sc_stream_splitter_cloneinst_1
    port map (
        din_dout => weight_ctrls_in_dout,
        din_empty_n => weight_ctrls_in_empty_n,
        din_read => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_din_read,
        dout_0_din => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_0_din,
        dout_0_full_n => sc_fifo_chn_1_full_n,
        dout_0_write => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_0_write,
        dout_1_din => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_1_din,
        dout_1_full_n => sc_fifo_chn_155_full_n,
        dout_1_write => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_1_write,
        dout_2_din => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_2_din,
        dout_2_full_n => sc_fifo_chn_156_full_n,
        dout_2_write => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_2_write,
        dout_3_din => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_3_din,
        dout_3_full_n => sc_fifo_chn_157_full_n,
        dout_3_write => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_3_write,
        dout_4_din => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_4_din,
        dout_4_full_n => sc_fifo_chn_158_full_n,
        dout_4_write => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_4_write,
        dout_5_din => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_5_din,
        dout_5_full_n => sc_fifo_chn_159_full_n,
        dout_5_write => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_5_write,
        dout_6_din => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_6_din,
        dout_6_full_n => sc_fifo_chn_160_full_n,
        dout_6_write => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_6_write,
        dout_7_din => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_7_din,
        dout_7_full_n => sc_fifo_chn_161_full_n,
        dout_7_write => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_7_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_buffer_not_stream_while_write_fu_2168 : component p_sc_stream_buffer_not_stream_while_write
    port map (
        din_0_dout => sc_fifo_chn_331_dout,
        din_0_empty_n => sc_fifo_chn_331_empty_n,
        din_0_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_din_0_read,
        din_1_dout => sc_fifo_chn_432_dout,
        din_1_empty_n => sc_fifo_chn_432_empty_n,
        din_1_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_din_1_read,
        din_2_dout => sc_fifo_chn_533_dout,
        din_2_empty_n => sc_fifo_chn_533_empty_n,
        din_2_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_din_2_read,
        ctrls_in_dout => sc_fifo_chn_1_dout,
        ctrls_in_empty_n => sc_fifo_chn_1_empty_n,
        ctrls_in_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_ctrls_in_read,
        dout_0_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_0_din,
        dout_0_full_n => sc_fifo_chn_363_full_n,
        dout_0_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_0_write,
        dout_1_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_1_din,
        dout_1_full_n => sc_fifo_chn_464_full_n,
        dout_1_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_1_write,
        dout_2_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_2_din,
        dout_2_full_n => sc_fifo_chn_565_full_n,
        dout_2_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_2_write,
        count_in => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_count_in,
        count_out => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_count_out,
        state => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_state,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_buffer_not_stream_while_write_fu_2198 : component p_sc_stream_buffer_not_stream_while_write
    port map (
        din_0_dout => sc_fifo_chn_334_dout,
        din_0_empty_n => sc_fifo_chn_334_empty_n,
        din_0_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_din_0_read,
        din_1_dout => sc_fifo_chn_435_dout,
        din_1_empty_n => sc_fifo_chn_435_empty_n,
        din_1_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_din_1_read,
        din_2_dout => sc_fifo_chn_536_dout,
        din_2_empty_n => sc_fifo_chn_536_empty_n,
        din_2_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_din_2_read,
        ctrls_in_dout => sc_fifo_chn_155_dout,
        ctrls_in_empty_n => sc_fifo_chn_155_empty_n,
        ctrls_in_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_ctrls_in_read,
        dout_0_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_0_din,
        dout_0_full_n => sc_fifo_chn_367_full_n,
        dout_0_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_0_write,
        dout_1_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_1_din,
        dout_1_full_n => sc_fifo_chn_468_full_n,
        dout_1_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_1_write,
        dout_2_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_2_din,
        dout_2_full_n => sc_fifo_chn_569_full_n,
        dout_2_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_2_write,
        count_in => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_count_in,
        count_out => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_count_out,
        state => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_state,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_buffer_not_stream_while_write_fu_2228 : component p_sc_stream_buffer_not_stream_while_write
    port map (
        din_0_dout => sc_fifo_chn_337_dout,
        din_0_empty_n => sc_fifo_chn_337_empty_n,
        din_0_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_din_0_read,
        din_1_dout => sc_fifo_chn_438_dout,
        din_1_empty_n => sc_fifo_chn_438_empty_n,
        din_1_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_din_1_read,
        din_2_dout => sc_fifo_chn_539_dout,
        din_2_empty_n => sc_fifo_chn_539_empty_n,
        din_2_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_din_2_read,
        ctrls_in_dout => sc_fifo_chn_156_dout,
        ctrls_in_empty_n => sc_fifo_chn_156_empty_n,
        ctrls_in_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_ctrls_in_read,
        dout_0_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_0_din,
        dout_0_full_n => sc_fifo_chn_371_full_n,
        dout_0_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_0_write,
        dout_1_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_1_din,
        dout_1_full_n => sc_fifo_chn_472_full_n,
        dout_1_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_1_write,
        dout_2_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_2_din,
        dout_2_full_n => sc_fifo_chn_573_full_n,
        dout_2_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_2_write,
        count_in => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_count_in,
        count_out => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_count_out,
        state => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_state,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_buffer_not_stream_while_write_fu_2258 : component p_sc_stream_buffer_not_stream_while_write
    port map (
        din_0_dout => sc_fifo_chn_340_dout,
        din_0_empty_n => sc_fifo_chn_340_empty_n,
        din_0_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_din_0_read,
        din_1_dout => sc_fifo_chn_441_dout,
        din_1_empty_n => sc_fifo_chn_441_empty_n,
        din_1_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_din_1_read,
        din_2_dout => sc_fifo_chn_542_dout,
        din_2_empty_n => sc_fifo_chn_542_empty_n,
        din_2_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_din_2_read,
        ctrls_in_dout => sc_fifo_chn_157_dout,
        ctrls_in_empty_n => sc_fifo_chn_157_empty_n,
        ctrls_in_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_ctrls_in_read,
        dout_0_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_0_din,
        dout_0_full_n => sc_fifo_chn_375_full_n,
        dout_0_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_0_write,
        dout_1_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_1_din,
        dout_1_full_n => sc_fifo_chn_476_full_n,
        dout_1_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_1_write,
        dout_2_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_2_din,
        dout_2_full_n => sc_fifo_chn_577_full_n,
        dout_2_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_2_write,
        count_in => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_count_in,
        count_out => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_count_out,
        state => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_state,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_buffer_not_stream_while_write_fu_2288 : component p_sc_stream_buffer_not_stream_while_write
    port map (
        din_0_dout => sc_fifo_chn_343_dout,
        din_0_empty_n => sc_fifo_chn_343_empty_n,
        din_0_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_din_0_read,
        din_1_dout => sc_fifo_chn_444_dout,
        din_1_empty_n => sc_fifo_chn_444_empty_n,
        din_1_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_din_1_read,
        din_2_dout => sc_fifo_chn_545_dout,
        din_2_empty_n => sc_fifo_chn_545_empty_n,
        din_2_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_din_2_read,
        ctrls_in_dout => sc_fifo_chn_158_dout,
        ctrls_in_empty_n => sc_fifo_chn_158_empty_n,
        ctrls_in_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_ctrls_in_read,
        dout_0_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_0_din,
        dout_0_full_n => sc_fifo_chn_379_full_n,
        dout_0_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_0_write,
        dout_1_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_1_din,
        dout_1_full_n => sc_fifo_chn_480_full_n,
        dout_1_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_1_write,
        dout_2_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_2_din,
        dout_2_full_n => sc_fifo_chn_581_full_n,
        dout_2_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_2_write,
        count_in => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_count_in,
        count_out => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_count_out,
        state => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_state,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_buffer_not_stream_while_write_fu_2318 : component p_sc_stream_buffer_not_stream_while_write
    port map (
        din_0_dout => sc_fifo_chn_346_dout,
        din_0_empty_n => sc_fifo_chn_346_empty_n,
        din_0_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_din_0_read,
        din_1_dout => sc_fifo_chn_447_dout,
        din_1_empty_n => sc_fifo_chn_447_empty_n,
        din_1_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_din_1_read,
        din_2_dout => sc_fifo_chn_548_dout,
        din_2_empty_n => sc_fifo_chn_548_empty_n,
        din_2_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_din_2_read,
        ctrls_in_dout => sc_fifo_chn_159_dout,
        ctrls_in_empty_n => sc_fifo_chn_159_empty_n,
        ctrls_in_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_ctrls_in_read,
        dout_0_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_0_din,
        dout_0_full_n => sc_fifo_chn_383_full_n,
        dout_0_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_0_write,
        dout_1_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_1_din,
        dout_1_full_n => sc_fifo_chn_484_full_n,
        dout_1_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_1_write,
        dout_2_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_2_din,
        dout_2_full_n => sc_fifo_chn_585_full_n,
        dout_2_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_2_write,
        count_in => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_count_in,
        count_out => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_count_out,
        state => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_state,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_buffer_not_stream_while_write_fu_2348 : component p_sc_stream_buffer_not_stream_while_write
    port map (
        din_0_dout => sc_fifo_chn_349_dout,
        din_0_empty_n => sc_fifo_chn_349_empty_n,
        din_0_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_din_0_read,
        din_1_dout => sc_fifo_chn_450_dout,
        din_1_empty_n => sc_fifo_chn_450_empty_n,
        din_1_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_din_1_read,
        din_2_dout => sc_fifo_chn_551_dout,
        din_2_empty_n => sc_fifo_chn_551_empty_n,
        din_2_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_din_2_read,
        ctrls_in_dout => sc_fifo_chn_160_dout,
        ctrls_in_empty_n => sc_fifo_chn_160_empty_n,
        ctrls_in_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_ctrls_in_read,
        dout_0_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_0_din,
        dout_0_full_n => sc_fifo_chn_387_full_n,
        dout_0_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_0_write,
        dout_1_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_1_din,
        dout_1_full_n => sc_fifo_chn_488_full_n,
        dout_1_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_1_write,
        dout_2_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_2_din,
        dout_2_full_n => sc_fifo_chn_589_full_n,
        dout_2_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_2_write,
        count_in => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_count_in,
        count_out => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_count_out,
        state => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_state,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_buffer_not_stream_while_write_fu_2378 : component p_sc_stream_buffer_not_stream_while_write
    port map (
        din_0_dout => sc_fifo_chn_352_dout,
        din_0_empty_n => sc_fifo_chn_352_empty_n,
        din_0_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_din_0_read,
        din_1_dout => sc_fifo_chn_453_dout,
        din_1_empty_n => sc_fifo_chn_453_empty_n,
        din_1_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_din_1_read,
        din_2_dout => sc_fifo_chn_554_dout,
        din_2_empty_n => sc_fifo_chn_554_empty_n,
        din_2_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_din_2_read,
        ctrls_in_dout => sc_fifo_chn_161_dout,
        ctrls_in_empty_n => sc_fifo_chn_161_empty_n,
        ctrls_in_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_ctrls_in_read,
        dout_0_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_0_din,
        dout_0_full_n => sc_fifo_chn_391_full_n,
        dout_0_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_0_write,
        dout_1_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_1_din,
        dout_1_full_n => sc_fifo_chn_492_full_n,
        dout_1_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_1_write,
        dout_2_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_2_din,
        dout_2_full_n => sc_fifo_chn_593_full_n,
        dout_2_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_2_write,
        count_in => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_count_in,
        count_out => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_count_out,
        state => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_state,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_bias_fu_2408 : component p_sc_stream_bias
    port map (
        din_0_dout => sc_fifo_chn_363_dout,
        din_0_empty_n => sc_fifo_chn_363_empty_n,
        din_0_read => grp_p_sc_stream_bias_fu_2408_din_0_read,
        din_1_dout => sc_fifo_chn_464_dout,
        din_1_empty_n => sc_fifo_chn_464_empty_n,
        din_1_read => grp_p_sc_stream_bias_fu_2408_din_1_read,
        din_2_dout => sc_fifo_chn_565_dout,
        din_2_empty_n => sc_fifo_chn_565_empty_n,
        din_2_read => grp_p_sc_stream_bias_fu_2408_din_2_read,
        dout_0_din => grp_p_sc_stream_bias_fu_2408_dout_0_din,
        dout_0_full_n => sc_fifo_chn_395_full_n,
        dout_0_write => grp_p_sc_stream_bias_fu_2408_dout_0_write,
        dout_1_din => grp_p_sc_stream_bias_fu_2408_dout_1_din,
        dout_1_full_n => sc_fifo_chn_496_full_n,
        dout_1_write => grp_p_sc_stream_bias_fu_2408_dout_1_write,
        dout_2_din => grp_p_sc_stream_bias_fu_2408_dout_2_din,
        dout_2_full_n => sc_fifo_chn_597_full_n,
        dout_2_write => grp_p_sc_stream_bias_fu_2408_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_bias_fu_2430 : component p_sc_stream_bias
    port map (
        din_0_dout => sc_fifo_chn_367_dout,
        din_0_empty_n => sc_fifo_chn_367_empty_n,
        din_0_read => grp_p_sc_stream_bias_fu_2430_din_0_read,
        din_1_dout => sc_fifo_chn_468_dout,
        din_1_empty_n => sc_fifo_chn_468_empty_n,
        din_1_read => grp_p_sc_stream_bias_fu_2430_din_1_read,
        din_2_dout => sc_fifo_chn_569_dout,
        din_2_empty_n => sc_fifo_chn_569_empty_n,
        din_2_read => grp_p_sc_stream_bias_fu_2430_din_2_read,
        dout_0_din => grp_p_sc_stream_bias_fu_2430_dout_0_din,
        dout_0_full_n => sc_fifo_chn_399_full_n,
        dout_0_write => grp_p_sc_stream_bias_fu_2430_dout_0_write,
        dout_1_din => grp_p_sc_stream_bias_fu_2430_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4100_full_n,
        dout_1_write => grp_p_sc_stream_bias_fu_2430_dout_1_write,
        dout_2_din => grp_p_sc_stream_bias_fu_2430_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5101_full_n,
        dout_2_write => grp_p_sc_stream_bias_fu_2430_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_bias_fu_2452 : component p_sc_stream_bias
    port map (
        din_0_dout => sc_fifo_chn_371_dout,
        din_0_empty_n => sc_fifo_chn_371_empty_n,
        din_0_read => grp_p_sc_stream_bias_fu_2452_din_0_read,
        din_1_dout => sc_fifo_chn_472_dout,
        din_1_empty_n => sc_fifo_chn_472_empty_n,
        din_1_read => grp_p_sc_stream_bias_fu_2452_din_1_read,
        din_2_dout => sc_fifo_chn_573_dout,
        din_2_empty_n => sc_fifo_chn_573_empty_n,
        din_2_read => grp_p_sc_stream_bias_fu_2452_din_2_read,
        dout_0_din => grp_p_sc_stream_bias_fu_2452_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3103_full_n,
        dout_0_write => grp_p_sc_stream_bias_fu_2452_dout_0_write,
        dout_1_din => grp_p_sc_stream_bias_fu_2452_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4104_full_n,
        dout_1_write => grp_p_sc_stream_bias_fu_2452_dout_1_write,
        dout_2_din => grp_p_sc_stream_bias_fu_2452_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5105_full_n,
        dout_2_write => grp_p_sc_stream_bias_fu_2452_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_bias_fu_2474 : component p_sc_stream_bias
    port map (
        din_0_dout => sc_fifo_chn_375_dout,
        din_0_empty_n => sc_fifo_chn_375_empty_n,
        din_0_read => grp_p_sc_stream_bias_fu_2474_din_0_read,
        din_1_dout => sc_fifo_chn_476_dout,
        din_1_empty_n => sc_fifo_chn_476_empty_n,
        din_1_read => grp_p_sc_stream_bias_fu_2474_din_1_read,
        din_2_dout => sc_fifo_chn_577_dout,
        din_2_empty_n => sc_fifo_chn_577_empty_n,
        din_2_read => grp_p_sc_stream_bias_fu_2474_din_2_read,
        dout_0_din => grp_p_sc_stream_bias_fu_2474_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3107_full_n,
        dout_0_write => grp_p_sc_stream_bias_fu_2474_dout_0_write,
        dout_1_din => grp_p_sc_stream_bias_fu_2474_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4108_full_n,
        dout_1_write => grp_p_sc_stream_bias_fu_2474_dout_1_write,
        dout_2_din => grp_p_sc_stream_bias_fu_2474_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5109_full_n,
        dout_2_write => grp_p_sc_stream_bias_fu_2474_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_bias_fu_2496 : component p_sc_stream_bias
    port map (
        din_0_dout => sc_fifo_chn_379_dout,
        din_0_empty_n => sc_fifo_chn_379_empty_n,
        din_0_read => grp_p_sc_stream_bias_fu_2496_din_0_read,
        din_1_dout => sc_fifo_chn_480_dout,
        din_1_empty_n => sc_fifo_chn_480_empty_n,
        din_1_read => grp_p_sc_stream_bias_fu_2496_din_1_read,
        din_2_dout => sc_fifo_chn_581_dout,
        din_2_empty_n => sc_fifo_chn_581_empty_n,
        din_2_read => grp_p_sc_stream_bias_fu_2496_din_2_read,
        dout_0_din => grp_p_sc_stream_bias_fu_2496_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3111_full_n,
        dout_0_write => grp_p_sc_stream_bias_fu_2496_dout_0_write,
        dout_1_din => grp_p_sc_stream_bias_fu_2496_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4112_full_n,
        dout_1_write => grp_p_sc_stream_bias_fu_2496_dout_1_write,
        dout_2_din => grp_p_sc_stream_bias_fu_2496_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5113_full_n,
        dout_2_write => grp_p_sc_stream_bias_fu_2496_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_bias_fu_2518 : component p_sc_stream_bias
    port map (
        din_0_dout => sc_fifo_chn_383_dout,
        din_0_empty_n => sc_fifo_chn_383_empty_n,
        din_0_read => grp_p_sc_stream_bias_fu_2518_din_0_read,
        din_1_dout => sc_fifo_chn_484_dout,
        din_1_empty_n => sc_fifo_chn_484_empty_n,
        din_1_read => grp_p_sc_stream_bias_fu_2518_din_1_read,
        din_2_dout => sc_fifo_chn_585_dout,
        din_2_empty_n => sc_fifo_chn_585_empty_n,
        din_2_read => grp_p_sc_stream_bias_fu_2518_din_2_read,
        dout_0_din => grp_p_sc_stream_bias_fu_2518_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3115_full_n,
        dout_0_write => grp_p_sc_stream_bias_fu_2518_dout_0_write,
        dout_1_din => grp_p_sc_stream_bias_fu_2518_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4116_full_n,
        dout_1_write => grp_p_sc_stream_bias_fu_2518_dout_1_write,
        dout_2_din => grp_p_sc_stream_bias_fu_2518_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5117_full_n,
        dout_2_write => grp_p_sc_stream_bias_fu_2518_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_bias_fu_2540 : component p_sc_stream_bias
    port map (
        din_0_dout => sc_fifo_chn_387_dout,
        din_0_empty_n => sc_fifo_chn_387_empty_n,
        din_0_read => grp_p_sc_stream_bias_fu_2540_din_0_read,
        din_1_dout => sc_fifo_chn_488_dout,
        din_1_empty_n => sc_fifo_chn_488_empty_n,
        din_1_read => grp_p_sc_stream_bias_fu_2540_din_1_read,
        din_2_dout => sc_fifo_chn_589_dout,
        din_2_empty_n => sc_fifo_chn_589_empty_n,
        din_2_read => grp_p_sc_stream_bias_fu_2540_din_2_read,
        dout_0_din => grp_p_sc_stream_bias_fu_2540_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3119_full_n,
        dout_0_write => grp_p_sc_stream_bias_fu_2540_dout_0_write,
        dout_1_din => grp_p_sc_stream_bias_fu_2540_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4120_full_n,
        dout_1_write => grp_p_sc_stream_bias_fu_2540_dout_1_write,
        dout_2_din => grp_p_sc_stream_bias_fu_2540_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5121_full_n,
        dout_2_write => grp_p_sc_stream_bias_fu_2540_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_bias_fu_2562 : component p_sc_stream_bias
    port map (
        din_0_dout => sc_fifo_chn_391_dout,
        din_0_empty_n => sc_fifo_chn_391_empty_n,
        din_0_read => grp_p_sc_stream_bias_fu_2562_din_0_read,
        din_1_dout => sc_fifo_chn_492_dout,
        din_1_empty_n => sc_fifo_chn_492_empty_n,
        din_1_read => grp_p_sc_stream_bias_fu_2562_din_1_read,
        din_2_dout => sc_fifo_chn_593_dout,
        din_2_empty_n => sc_fifo_chn_593_empty_n,
        din_2_read => grp_p_sc_stream_bias_fu_2562_din_2_read,
        dout_0_din => grp_p_sc_stream_bias_fu_2562_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3123_full_n,
        dout_0_write => grp_p_sc_stream_bias_fu_2562_dout_0_write,
        dout_1_din => grp_p_sc_stream_bias_fu_2562_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4124_full_n,
        dout_1_write => grp_p_sc_stream_bias_fu_2562_dout_1_write,
        dout_2_din => grp_p_sc_stream_bias_fu_2562_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5125_full_n,
        dout_2_write => grp_p_sc_stream_bias_fu_2562_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_data_buffer_TWO_D_fu_2584 : component p_data_buffer_TWO_D
    port map (
        din_0_dout => sc_fifo_chn_3_dout,
        din_0_empty_n => sc_fifo_chn_3_empty_n,
        din_0_read => grp_p_data_buffer_TWO_D_fu_2584_din_0_read,
        din_1_dout => sc_fifo_chn_4_dout,
        din_1_empty_n => sc_fifo_chn_4_empty_n,
        din_1_read => grp_p_data_buffer_TWO_D_fu_2584_din_1_read,
        din_2_dout => sc_fifo_chn_5_dout,
        din_2_empty_n => sc_fifo_chn_5_empty_n,
        din_2_read => grp_p_data_buffer_TWO_D_fu_2584_din_2_read,
        dout_0_din => grp_p_data_buffer_TWO_D_fu_2584_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3127_full_n,
        dout_0_write => grp_p_data_buffer_TWO_D_fu_2584_dout_0_write,
        dout_1_din => grp_p_data_buffer_TWO_D_fu_2584_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4128_full_n,
        dout_1_write => grp_p_data_buffer_TWO_D_fu_2584_dout_1_write,
        dout_2_din => grp_p_data_buffer_TWO_D_fu_2584_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5129_full_n,
        dout_2_write => grp_p_data_buffer_TWO_D_fu_2584_dout_2_write,
        dout_raw_0_din => grp_p_data_buffer_TWO_D_fu_2584_dout_raw_0_din,
        dout_raw_0_full_n => sc_fifo_chn_3131_full_n,
        dout_raw_0_write => grp_p_data_buffer_TWO_D_fu_2584_dout_raw_0_write,
        dout_raw_1_din => grp_p_data_buffer_TWO_D_fu_2584_dout_raw_1_din,
        dout_raw_1_full_n => sc_fifo_chn_4132_full_n,
        dout_raw_1_write => grp_p_data_buffer_TWO_D_fu_2584_dout_raw_1_write,
        dout_raw_2_din => grp_p_data_buffer_TWO_D_fu_2584_dout_raw_2_din,
        dout_raw_2_full_n => sc_fifo_chn_5133_full_n,
        dout_raw_2_write => grp_p_data_buffer_TWO_D_fu_2584_dout_raw_2_write,
        ctrl_image_size_dout => ctrl_image_size_dout,
        ctrl_image_size_empty_n => ctrl_image_size_empty_n,
        ctrl_image_size_read => grp_p_data_buffer_TWO_D_fu_2584_ctrl_image_size_read,
        ctrl_row_size_pkg_dout => ctrl_row_size_pkg_dout,
        ctrl_row_size_pkg_empty_n => ctrl_row_size_pkg_empty_n,
        ctrl_row_size_pkg_read => grp_p_data_buffer_TWO_D_fu_2584_ctrl_row_size_pkg_read,
        ctrl_window_size_dout => ctrl_window_size_dout,
        ctrl_window_size_empty_n => ctrl_window_size_empty_n,
        ctrl_window_size_read => grp_p_data_buffer_TWO_D_fu_2584_ctrl_window_size_read,
        ctrl_depth_dout => ctrl_depth_dout,
        ctrl_depth_empty_n => ctrl_depth_empty_n,
        ctrl_depth_read => grp_p_data_buffer_TWO_D_fu_2584_ctrl_depth_read,
        ctrl_stride_dout => ctrl_stride_dout,
        ctrl_stride_empty_n => ctrl_stride_empty_n,
        ctrl_stride_read => grp_p_data_buffer_TWO_D_fu_2584_ctrl_stride_read,
        ctrl_replay_dout => ctrl_replay_dout,
        ctrl_replay_empty_n => ctrl_replay_empty_n,
        ctrl_replay_read => grp_p_data_buffer_TWO_D_fu_2584_ctrl_replay_read,
        ctrl_zeropad_dout => ctrl_zeropad_dout,
        ctrl_zeropad_empty_n => ctrl_zeropad_empty_n,
        ctrl_zeropad_read => grp_p_data_buffer_TWO_D_fu_2584_ctrl_zeropad_read,
        ctrl_db_output_dout => ctrl_db_output_dout,
        ctrl_db_output_empty_n => ctrl_db_output_empty_n,
        ctrl_db_output_read => grp_p_data_buffer_TWO_D_fu_2584_ctrl_db_output_read,
        ctrl_image_data_dout => ctrl_image_data_dout,
        ctrl_image_data_empty_n => ctrl_image_data_empty_n,
        ctrl_image_data_read => grp_p_data_buffer_TWO_D_fu_2584_ctrl_image_data_read,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932 : component p_sc_stream_splitter_clone_EOPinst_2
    port map (
        din_0_dout => sc_fifo_chn_3127_dout,
        din_0_empty_n => sc_fifo_chn_3127_empty_n,
        din_0_read => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_din_0_read,
        din_1_dout => sc_fifo_chn_4128_dout,
        din_1_empty_n => sc_fifo_chn_4128_empty_n,
        din_1_read => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_din_1_read,
        din_2_dout => sc_fifo_chn_5129_dout,
        din_2_empty_n => sc_fifo_chn_5129_empty_n,
        din_2_read => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_din_2_read,
        dout_0_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3135_full_n,
        dout_0_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_0_write,
        dout_1_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_1_din,
        dout_1_full_n => sc_fifo_chn_3139_full_n,
        dout_1_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_1_write,
        dout_2_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_2_din,
        dout_2_full_n => sc_fifo_chn_3143_full_n,
        dout_2_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_2_write,
        dout_3_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_3_din,
        dout_3_full_n => sc_fifo_chn_3147_full_n,
        dout_3_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_3_write,
        dout_4_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_4_din,
        dout_4_full_n => sc_fifo_chn_3151_full_n,
        dout_4_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_4_write,
        dout_5_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_5_din,
        dout_5_full_n => sc_fifo_chn_3155_full_n,
        dout_5_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_5_write,
        dout_6_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_6_din,
        dout_6_full_n => sc_fifo_chn_3159_full_n,
        dout_6_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_6_write,
        dout_7_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_7_din,
        dout_7_full_n => sc_fifo_chn_3163_full_n,
        dout_7_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_7_write,
        dout_8_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_8_din,
        dout_8_full_n => sc_fifo_chn_4136_full_n,
        dout_8_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_8_write,
        dout_9_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_9_din,
        dout_9_full_n => sc_fifo_chn_4140_full_n,
        dout_9_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_9_write,
        dout_10_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_10_din,
        dout_10_full_n => sc_fifo_chn_4144_full_n,
        dout_10_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_10_write,
        dout_11_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_11_din,
        dout_11_full_n => sc_fifo_chn_4148_full_n,
        dout_11_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_11_write,
        dout_12_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_12_din,
        dout_12_full_n => sc_fifo_chn_4152_full_n,
        dout_12_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_12_write,
        dout_13_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_13_din,
        dout_13_full_n => sc_fifo_chn_4156_full_n,
        dout_13_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_13_write,
        dout_14_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_14_din,
        dout_14_full_n => sc_fifo_chn_4160_full_n,
        dout_14_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_14_write,
        dout_15_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_15_din,
        dout_15_full_n => sc_fifo_chn_4164_full_n,
        dout_15_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_15_write,
        dout_16_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_16_din,
        dout_16_full_n => sc_fifo_chn_5137_full_n,
        dout_16_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_16_write,
        dout_17_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_17_din,
        dout_17_full_n => sc_fifo_chn_5141_full_n,
        dout_17_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_17_write,
        dout_18_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_18_din,
        dout_18_full_n => sc_fifo_chn_5145_full_n,
        dout_18_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_18_write,
        dout_19_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_19_din,
        dout_19_full_n => sc_fifo_chn_5149_full_n,
        dout_19_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_19_write,
        dout_20_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_20_din,
        dout_20_full_n => sc_fifo_chn_5153_full_n,
        dout_20_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_20_write,
        dout_21_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_21_din,
        dout_21_full_n => sc_fifo_chn_5157_full_n,
        dout_21_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_21_write,
        dout_22_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_22_din,
        dout_22_full_n => sc_fifo_chn_5161_full_n,
        dout_22_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_22_write,
        dout_23_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_23_din,
        dout_23_full_n => sc_fifo_chn_5165_full_n,
        dout_23_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_23_write,
        reset => reset,
        clk => clk);

    grp_p_sc_pooling_fu_2996 : component p_sc_pooling
    port map (
        din_0_dout => sc_fifo_chn_3131_dout,
        din_0_empty_n => sc_fifo_chn_3131_empty_n,
        din_0_read => grp_p_sc_pooling_fu_2996_din_0_read,
        din_1_dout => sc_fifo_chn_4132_dout,
        din_1_empty_n => sc_fifo_chn_4132_empty_n,
        din_1_read => grp_p_sc_pooling_fu_2996_din_1_read,
        din_2_dout => sc_fifo_chn_5133_dout,
        din_2_empty_n => sc_fifo_chn_5133_empty_n,
        din_2_read => grp_p_sc_pooling_fu_2996_din_2_read,
        dout_0_din => grp_p_sc_pooling_fu_2996_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3167_full_n,
        dout_0_write => grp_p_sc_pooling_fu_2996_dout_0_write,
        dout_1_din => grp_p_sc_pooling_fu_2996_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4168_full_n,
        dout_1_write => grp_p_sc_pooling_fu_2996_dout_1_write,
        dout_2_din => grp_p_sc_pooling_fu_2996_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5169_full_n,
        dout_2_write => grp_p_sc_pooling_fu_2996_dout_2_write,
        ctrl_depth_dout => ctrl_pool_depth_dout,
        ctrl_depth_empty_n => ctrl_pool_depth_empty_n,
        ctrl_depth_read => grp_p_sc_pooling_fu_2996_ctrl_depth_read,
        ctrl_type_dout => ctrl_pool_type_dout,
        ctrl_type_empty_n => ctrl_pool_type_empty_n,
        ctrl_type_read => grp_p_sc_pooling_fu_2996_ctrl_type_read,
        ctrl_N_dout => ctrl_pool_N_dout,
        ctrl_N_empty_n => ctrl_pool_N_empty_n,
        ctrl_N_read => grp_p_sc_pooling_fu_2996_ctrl_N_read,
        ctrl_pooling_size_dout => ctrl_pool_size_dout,
        ctrl_pooling_size_empty_n => ctrl_pool_size_empty_n,
        ctrl_pooling_size_read => grp_p_sc_pooling_fu_2996_ctrl_pooling_size_read,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_resize_equal_inst_4_fu_3028 : component p_sc_stream_resize_equal_inst_4
    port map (
        din_0_dout => sc_fifo_chn_3167_dout,
        din_0_empty_n => sc_fifo_chn_3167_empty_n,
        din_0_read => grp_p_sc_stream_resize_equal_inst_4_fu_3028_din_0_read,
        din_1_dout => sc_fifo_chn_4168_dout,
        din_1_empty_n => sc_fifo_chn_4168_empty_n,
        din_1_read => grp_p_sc_stream_resize_equal_inst_4_fu_3028_din_1_read,
        din_2_dout => sc_fifo_chn_5169_dout,
        din_2_empty_n => sc_fifo_chn_5169_empty_n,
        din_2_read => grp_p_sc_stream_resize_equal_inst_4_fu_3028_din_2_read,
        dout_0_din => grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3171_full_n,
        dout_0_write => grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_0_write,
        dout_1_din => grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4172_full_n,
        dout_1_write => grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_1_write,
        dout_2_din => grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5173_full_n,
        dout_2_write => grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_2_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_splitter_cloneinst_3_fu_3050 : component p_sc_stream_splitter_cloneinst_3
    port map (
        din_dout => ctrl_acf_dout,
        din_empty_n => ctrl_acf_empty_n,
        din_read => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_din_read,
        dout_0_din => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_0_din,
        dout_0_full_n => ctrl_acf_splitter_2_pe_1_full_n,
        dout_0_write => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_0_write,
        dout_1_din => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_1_din,
        dout_1_full_n => ctrl_acf_splitter_2_pe_1174_full_n,
        dout_1_write => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_1_write,
        dout_2_din => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_2_din,
        dout_2_full_n => ctrl_acf_splitter_2_pe_1175_full_n,
        dout_2_write => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_2_write,
        dout_3_din => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_3_din,
        dout_3_full_n => ctrl_acf_splitter_2_pe_1176_full_n,
        dout_3_write => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_3_write,
        dout_4_din => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_4_din,
        dout_4_full_n => ctrl_acf_splitter_2_pe_1177_full_n,
        dout_4_write => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_4_write,
        dout_5_din => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_5_din,
        dout_5_full_n => ctrl_acf_splitter_2_pe_1178_full_n,
        dout_5_write => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_5_write,
        dout_6_din => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_6_din,
        dout_6_full_n => ctrl_acf_splitter_2_pe_1179_full_n,
        dout_6_write => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_6_write,
        dout_7_din => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_7_din,
        dout_7_full_n => ctrl_acf_splitter_2_pe_1180_full_n,
        dout_7_write => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_7_write,
        reset => reset,
        clk => clk);

    grp_p_PE_v2_fu_3078 : component p_PE_v2
    port map (
        Win_0_dout => sc_fifo_chn_395_dout,
        Win_0_empty_n => sc_fifo_chn_395_empty_n,
        Win_0_read => grp_p_PE_v2_fu_3078_Win_0_read,
        Win_1_dout => sc_fifo_chn_496_dout,
        Win_1_empty_n => sc_fifo_chn_496_empty_n,
        Win_1_read => grp_p_PE_v2_fu_3078_Win_1_read,
        Win_2_dout => sc_fifo_chn_597_dout,
        Win_2_empty_n => sc_fifo_chn_597_empty_n,
        Win_2_read => grp_p_PE_v2_fu_3078_Win_2_read,
        Xin_0_dout => sc_fifo_chn_3135_dout,
        Xin_0_empty_n => sc_fifo_chn_3135_empty_n,
        Xin_0_read => grp_p_PE_v2_fu_3078_Xin_0_read,
        Xin_1_dout => sc_fifo_chn_4136_dout,
        Xin_1_empty_n => sc_fifo_chn_4136_empty_n,
        Xin_1_read => grp_p_PE_v2_fu_3078_Xin_1_read,
        Xin_2_dout => sc_fifo_chn_5137_dout,
        Xin_2_empty_n => sc_fifo_chn_5137_empty_n,
        Xin_2_read => grp_p_PE_v2_fu_3078_Xin_2_read,
        ctrl_acf_dout => ctrl_acf_splitter_2_pe_1_dout,
        ctrl_acf_empty_n => ctrl_acf_splitter_2_pe_1_empty_n,
        ctrl_acf_read => grp_p_PE_v2_fu_3078_ctrl_acf_read,
        dout_0_din => grp_p_PE_v2_fu_3078_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3182_full_n,
        dout_0_write => grp_p_PE_v2_fu_3078_dout_0_write,
        dout_1_din => grp_p_PE_v2_fu_3078_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4183_full_n,
        dout_1_write => grp_p_PE_v2_fu_3078_dout_1_write,
        dout_2_din => grp_p_PE_v2_fu_3078_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5184_full_n,
        dout_2_write => grp_p_PE_v2_fu_3078_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_PE_v2_fu_3140 : component p_PE_v2
    port map (
        Win_0_dout => sc_fifo_chn_399_dout,
        Win_0_empty_n => sc_fifo_chn_399_empty_n,
        Win_0_read => grp_p_PE_v2_fu_3140_Win_0_read,
        Win_1_dout => sc_fifo_chn_4100_dout,
        Win_1_empty_n => sc_fifo_chn_4100_empty_n,
        Win_1_read => grp_p_PE_v2_fu_3140_Win_1_read,
        Win_2_dout => sc_fifo_chn_5101_dout,
        Win_2_empty_n => sc_fifo_chn_5101_empty_n,
        Win_2_read => grp_p_PE_v2_fu_3140_Win_2_read,
        Xin_0_dout => sc_fifo_chn_3139_dout,
        Xin_0_empty_n => sc_fifo_chn_3139_empty_n,
        Xin_0_read => grp_p_PE_v2_fu_3140_Xin_0_read,
        Xin_1_dout => sc_fifo_chn_4140_dout,
        Xin_1_empty_n => sc_fifo_chn_4140_empty_n,
        Xin_1_read => grp_p_PE_v2_fu_3140_Xin_1_read,
        Xin_2_dout => sc_fifo_chn_5141_dout,
        Xin_2_empty_n => sc_fifo_chn_5141_empty_n,
        Xin_2_read => grp_p_PE_v2_fu_3140_Xin_2_read,
        ctrl_acf_dout => ctrl_acf_splitter_2_pe_1174_dout,
        ctrl_acf_empty_n => ctrl_acf_splitter_2_pe_1174_empty_n,
        ctrl_acf_read => grp_p_PE_v2_fu_3140_ctrl_acf_read,
        dout_0_din => grp_p_PE_v2_fu_3140_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3186_full_n,
        dout_0_write => grp_p_PE_v2_fu_3140_dout_0_write,
        dout_1_din => grp_p_PE_v2_fu_3140_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4187_full_n,
        dout_1_write => grp_p_PE_v2_fu_3140_dout_1_write,
        dout_2_din => grp_p_PE_v2_fu_3140_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5188_full_n,
        dout_2_write => grp_p_PE_v2_fu_3140_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_PE_v2_fu_3202 : component p_PE_v2
    port map (
        Win_0_dout => sc_fifo_chn_3103_dout,
        Win_0_empty_n => sc_fifo_chn_3103_empty_n,
        Win_0_read => grp_p_PE_v2_fu_3202_Win_0_read,
        Win_1_dout => sc_fifo_chn_4104_dout,
        Win_1_empty_n => sc_fifo_chn_4104_empty_n,
        Win_1_read => grp_p_PE_v2_fu_3202_Win_1_read,
        Win_2_dout => sc_fifo_chn_5105_dout,
        Win_2_empty_n => sc_fifo_chn_5105_empty_n,
        Win_2_read => grp_p_PE_v2_fu_3202_Win_2_read,
        Xin_0_dout => sc_fifo_chn_3143_dout,
        Xin_0_empty_n => sc_fifo_chn_3143_empty_n,
        Xin_0_read => grp_p_PE_v2_fu_3202_Xin_0_read,
        Xin_1_dout => sc_fifo_chn_4144_dout,
        Xin_1_empty_n => sc_fifo_chn_4144_empty_n,
        Xin_1_read => grp_p_PE_v2_fu_3202_Xin_1_read,
        Xin_2_dout => sc_fifo_chn_5145_dout,
        Xin_2_empty_n => sc_fifo_chn_5145_empty_n,
        Xin_2_read => grp_p_PE_v2_fu_3202_Xin_2_read,
        ctrl_acf_dout => ctrl_acf_splitter_2_pe_1175_dout,
        ctrl_acf_empty_n => ctrl_acf_splitter_2_pe_1175_empty_n,
        ctrl_acf_read => grp_p_PE_v2_fu_3202_ctrl_acf_read,
        dout_0_din => grp_p_PE_v2_fu_3202_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3190_full_n,
        dout_0_write => grp_p_PE_v2_fu_3202_dout_0_write,
        dout_1_din => grp_p_PE_v2_fu_3202_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4191_full_n,
        dout_1_write => grp_p_PE_v2_fu_3202_dout_1_write,
        dout_2_din => grp_p_PE_v2_fu_3202_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5192_full_n,
        dout_2_write => grp_p_PE_v2_fu_3202_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_PE_v2_fu_3264 : component p_PE_v2
    port map (
        Win_0_dout => sc_fifo_chn_3107_dout,
        Win_0_empty_n => sc_fifo_chn_3107_empty_n,
        Win_0_read => grp_p_PE_v2_fu_3264_Win_0_read,
        Win_1_dout => sc_fifo_chn_4108_dout,
        Win_1_empty_n => sc_fifo_chn_4108_empty_n,
        Win_1_read => grp_p_PE_v2_fu_3264_Win_1_read,
        Win_2_dout => sc_fifo_chn_5109_dout,
        Win_2_empty_n => sc_fifo_chn_5109_empty_n,
        Win_2_read => grp_p_PE_v2_fu_3264_Win_2_read,
        Xin_0_dout => sc_fifo_chn_3147_dout,
        Xin_0_empty_n => sc_fifo_chn_3147_empty_n,
        Xin_0_read => grp_p_PE_v2_fu_3264_Xin_0_read,
        Xin_1_dout => sc_fifo_chn_4148_dout,
        Xin_1_empty_n => sc_fifo_chn_4148_empty_n,
        Xin_1_read => grp_p_PE_v2_fu_3264_Xin_1_read,
        Xin_2_dout => sc_fifo_chn_5149_dout,
        Xin_2_empty_n => sc_fifo_chn_5149_empty_n,
        Xin_2_read => grp_p_PE_v2_fu_3264_Xin_2_read,
        ctrl_acf_dout => ctrl_acf_splitter_2_pe_1176_dout,
        ctrl_acf_empty_n => ctrl_acf_splitter_2_pe_1176_empty_n,
        ctrl_acf_read => grp_p_PE_v2_fu_3264_ctrl_acf_read,
        dout_0_din => grp_p_PE_v2_fu_3264_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3194_full_n,
        dout_0_write => grp_p_PE_v2_fu_3264_dout_0_write,
        dout_1_din => grp_p_PE_v2_fu_3264_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4195_full_n,
        dout_1_write => grp_p_PE_v2_fu_3264_dout_1_write,
        dout_2_din => grp_p_PE_v2_fu_3264_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5196_full_n,
        dout_2_write => grp_p_PE_v2_fu_3264_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_PE_v2_fu_3326 : component p_PE_v2
    port map (
        Win_0_dout => sc_fifo_chn_3111_dout,
        Win_0_empty_n => sc_fifo_chn_3111_empty_n,
        Win_0_read => grp_p_PE_v2_fu_3326_Win_0_read,
        Win_1_dout => sc_fifo_chn_4112_dout,
        Win_1_empty_n => sc_fifo_chn_4112_empty_n,
        Win_1_read => grp_p_PE_v2_fu_3326_Win_1_read,
        Win_2_dout => sc_fifo_chn_5113_dout,
        Win_2_empty_n => sc_fifo_chn_5113_empty_n,
        Win_2_read => grp_p_PE_v2_fu_3326_Win_2_read,
        Xin_0_dout => sc_fifo_chn_3151_dout,
        Xin_0_empty_n => sc_fifo_chn_3151_empty_n,
        Xin_0_read => grp_p_PE_v2_fu_3326_Xin_0_read,
        Xin_1_dout => sc_fifo_chn_4152_dout,
        Xin_1_empty_n => sc_fifo_chn_4152_empty_n,
        Xin_1_read => grp_p_PE_v2_fu_3326_Xin_1_read,
        Xin_2_dout => sc_fifo_chn_5153_dout,
        Xin_2_empty_n => sc_fifo_chn_5153_empty_n,
        Xin_2_read => grp_p_PE_v2_fu_3326_Xin_2_read,
        ctrl_acf_dout => ctrl_acf_splitter_2_pe_1177_dout,
        ctrl_acf_empty_n => ctrl_acf_splitter_2_pe_1177_empty_n,
        ctrl_acf_read => grp_p_PE_v2_fu_3326_ctrl_acf_read,
        dout_0_din => grp_p_PE_v2_fu_3326_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3198_full_n,
        dout_0_write => grp_p_PE_v2_fu_3326_dout_0_write,
        dout_1_din => grp_p_PE_v2_fu_3326_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4199_full_n,
        dout_1_write => grp_p_PE_v2_fu_3326_dout_1_write,
        dout_2_din => grp_p_PE_v2_fu_3326_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5200_full_n,
        dout_2_write => grp_p_PE_v2_fu_3326_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_PE_v2_fu_3388 : component p_PE_v2
    port map (
        Win_0_dout => sc_fifo_chn_3115_dout,
        Win_0_empty_n => sc_fifo_chn_3115_empty_n,
        Win_0_read => grp_p_PE_v2_fu_3388_Win_0_read,
        Win_1_dout => sc_fifo_chn_4116_dout,
        Win_1_empty_n => sc_fifo_chn_4116_empty_n,
        Win_1_read => grp_p_PE_v2_fu_3388_Win_1_read,
        Win_2_dout => sc_fifo_chn_5117_dout,
        Win_2_empty_n => sc_fifo_chn_5117_empty_n,
        Win_2_read => grp_p_PE_v2_fu_3388_Win_2_read,
        Xin_0_dout => sc_fifo_chn_3155_dout,
        Xin_0_empty_n => sc_fifo_chn_3155_empty_n,
        Xin_0_read => grp_p_PE_v2_fu_3388_Xin_0_read,
        Xin_1_dout => sc_fifo_chn_4156_dout,
        Xin_1_empty_n => sc_fifo_chn_4156_empty_n,
        Xin_1_read => grp_p_PE_v2_fu_3388_Xin_1_read,
        Xin_2_dout => sc_fifo_chn_5157_dout,
        Xin_2_empty_n => sc_fifo_chn_5157_empty_n,
        Xin_2_read => grp_p_PE_v2_fu_3388_Xin_2_read,
        ctrl_acf_dout => ctrl_acf_splitter_2_pe_1178_dout,
        ctrl_acf_empty_n => ctrl_acf_splitter_2_pe_1178_empty_n,
        ctrl_acf_read => grp_p_PE_v2_fu_3388_ctrl_acf_read,
        dout_0_din => grp_p_PE_v2_fu_3388_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3202_full_n,
        dout_0_write => grp_p_PE_v2_fu_3388_dout_0_write,
        dout_1_din => grp_p_PE_v2_fu_3388_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4203_full_n,
        dout_1_write => grp_p_PE_v2_fu_3388_dout_1_write,
        dout_2_din => grp_p_PE_v2_fu_3388_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5204_full_n,
        dout_2_write => grp_p_PE_v2_fu_3388_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_PE_v2_fu_3450 : component p_PE_v2
    port map (
        Win_0_dout => sc_fifo_chn_3119_dout,
        Win_0_empty_n => sc_fifo_chn_3119_empty_n,
        Win_0_read => grp_p_PE_v2_fu_3450_Win_0_read,
        Win_1_dout => sc_fifo_chn_4120_dout,
        Win_1_empty_n => sc_fifo_chn_4120_empty_n,
        Win_1_read => grp_p_PE_v2_fu_3450_Win_1_read,
        Win_2_dout => sc_fifo_chn_5121_dout,
        Win_2_empty_n => sc_fifo_chn_5121_empty_n,
        Win_2_read => grp_p_PE_v2_fu_3450_Win_2_read,
        Xin_0_dout => sc_fifo_chn_3159_dout,
        Xin_0_empty_n => sc_fifo_chn_3159_empty_n,
        Xin_0_read => grp_p_PE_v2_fu_3450_Xin_0_read,
        Xin_1_dout => sc_fifo_chn_4160_dout,
        Xin_1_empty_n => sc_fifo_chn_4160_empty_n,
        Xin_1_read => grp_p_PE_v2_fu_3450_Xin_1_read,
        Xin_2_dout => sc_fifo_chn_5161_dout,
        Xin_2_empty_n => sc_fifo_chn_5161_empty_n,
        Xin_2_read => grp_p_PE_v2_fu_3450_Xin_2_read,
        ctrl_acf_dout => ctrl_acf_splitter_2_pe_1179_dout,
        ctrl_acf_empty_n => ctrl_acf_splitter_2_pe_1179_empty_n,
        ctrl_acf_read => grp_p_PE_v2_fu_3450_ctrl_acf_read,
        dout_0_din => grp_p_PE_v2_fu_3450_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3206_full_n,
        dout_0_write => grp_p_PE_v2_fu_3450_dout_0_write,
        dout_1_din => grp_p_PE_v2_fu_3450_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4207_full_n,
        dout_1_write => grp_p_PE_v2_fu_3450_dout_1_write,
        dout_2_din => grp_p_PE_v2_fu_3450_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5208_full_n,
        dout_2_write => grp_p_PE_v2_fu_3450_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_PE_v2_fu_3512 : component p_PE_v2
    port map (
        Win_0_dout => sc_fifo_chn_3123_dout,
        Win_0_empty_n => sc_fifo_chn_3123_empty_n,
        Win_0_read => grp_p_PE_v2_fu_3512_Win_0_read,
        Win_1_dout => sc_fifo_chn_4124_dout,
        Win_1_empty_n => sc_fifo_chn_4124_empty_n,
        Win_1_read => grp_p_PE_v2_fu_3512_Win_1_read,
        Win_2_dout => sc_fifo_chn_5125_dout,
        Win_2_empty_n => sc_fifo_chn_5125_empty_n,
        Win_2_read => grp_p_PE_v2_fu_3512_Win_2_read,
        Xin_0_dout => sc_fifo_chn_3163_dout,
        Xin_0_empty_n => sc_fifo_chn_3163_empty_n,
        Xin_0_read => grp_p_PE_v2_fu_3512_Xin_0_read,
        Xin_1_dout => sc_fifo_chn_4164_dout,
        Xin_1_empty_n => sc_fifo_chn_4164_empty_n,
        Xin_1_read => grp_p_PE_v2_fu_3512_Xin_1_read,
        Xin_2_dout => sc_fifo_chn_5165_dout,
        Xin_2_empty_n => sc_fifo_chn_5165_empty_n,
        Xin_2_read => grp_p_PE_v2_fu_3512_Xin_2_read,
        ctrl_acf_dout => ctrl_acf_splitter_2_pe_1180_dout,
        ctrl_acf_empty_n => ctrl_acf_splitter_2_pe_1180_empty_n,
        ctrl_acf_read => grp_p_PE_v2_fu_3512_ctrl_acf_read,
        dout_0_din => grp_p_PE_v2_fu_3512_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3210_full_n,
        dout_0_write => grp_p_PE_v2_fu_3512_dout_0_write,
        dout_1_din => grp_p_PE_v2_fu_3512_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4211_full_n,
        dout_1_write => grp_p_PE_v2_fu_3512_dout_1_write,
        dout_2_din => grp_p_PE_v2_fu_3512_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5212_full_n,
        dout_2_write => grp_p_PE_v2_fu_3512_dout_2_write,
        clk => clk,
        reset => reset);

    grp_p_sc_stream_merge_raw_fu_3574 : component p_sc_stream_merge_raw
    port map (
        din_0_dout => sc_fifo_chn_3182_dout,
        din_0_empty_n => sc_fifo_chn_3182_empty_n,
        din_0_read => grp_p_sc_stream_merge_raw_fu_3574_din_0_read,
        din_1_dout => sc_fifo_chn_3186_dout,
        din_1_empty_n => sc_fifo_chn_3186_empty_n,
        din_1_read => grp_p_sc_stream_merge_raw_fu_3574_din_1_read,
        din_2_dout => sc_fifo_chn_3190_dout,
        din_2_empty_n => sc_fifo_chn_3190_empty_n,
        din_2_read => grp_p_sc_stream_merge_raw_fu_3574_din_2_read,
        din_3_dout => sc_fifo_chn_3194_dout,
        din_3_empty_n => sc_fifo_chn_3194_empty_n,
        din_3_read => grp_p_sc_stream_merge_raw_fu_3574_din_3_read,
        din_4_dout => sc_fifo_chn_3198_dout,
        din_4_empty_n => sc_fifo_chn_3198_empty_n,
        din_4_read => grp_p_sc_stream_merge_raw_fu_3574_din_4_read,
        din_5_dout => sc_fifo_chn_3202_dout,
        din_5_empty_n => sc_fifo_chn_3202_empty_n,
        din_5_read => grp_p_sc_stream_merge_raw_fu_3574_din_5_read,
        din_6_dout => sc_fifo_chn_3206_dout,
        din_6_empty_n => sc_fifo_chn_3206_empty_n,
        din_6_read => grp_p_sc_stream_merge_raw_fu_3574_din_6_read,
        din_7_dout => sc_fifo_chn_3210_dout,
        din_7_empty_n => sc_fifo_chn_3210_empty_n,
        din_7_read => grp_p_sc_stream_merge_raw_fu_3574_din_7_read,
        din_8_dout => sc_fifo_chn_4183_dout,
        din_8_empty_n => sc_fifo_chn_4183_empty_n,
        din_8_read => grp_p_sc_stream_merge_raw_fu_3574_din_8_read,
        din_9_dout => sc_fifo_chn_4187_dout,
        din_9_empty_n => sc_fifo_chn_4187_empty_n,
        din_9_read => grp_p_sc_stream_merge_raw_fu_3574_din_9_read,
        din_10_dout => sc_fifo_chn_4191_dout,
        din_10_empty_n => sc_fifo_chn_4191_empty_n,
        din_10_read => grp_p_sc_stream_merge_raw_fu_3574_din_10_read,
        din_11_dout => sc_fifo_chn_4195_dout,
        din_11_empty_n => sc_fifo_chn_4195_empty_n,
        din_11_read => grp_p_sc_stream_merge_raw_fu_3574_din_11_read,
        din_12_dout => sc_fifo_chn_4199_dout,
        din_12_empty_n => sc_fifo_chn_4199_empty_n,
        din_12_read => grp_p_sc_stream_merge_raw_fu_3574_din_12_read,
        din_13_dout => sc_fifo_chn_4203_dout,
        din_13_empty_n => sc_fifo_chn_4203_empty_n,
        din_13_read => grp_p_sc_stream_merge_raw_fu_3574_din_13_read,
        din_14_dout => sc_fifo_chn_4207_dout,
        din_14_empty_n => sc_fifo_chn_4207_empty_n,
        din_14_read => grp_p_sc_stream_merge_raw_fu_3574_din_14_read,
        din_15_dout => sc_fifo_chn_4211_dout,
        din_15_empty_n => sc_fifo_chn_4211_empty_n,
        din_15_read => grp_p_sc_stream_merge_raw_fu_3574_din_15_read,
        din_16_dout => sc_fifo_chn_5184_dout,
        din_16_empty_n => sc_fifo_chn_5184_empty_n,
        din_16_read => grp_p_sc_stream_merge_raw_fu_3574_din_16_read,
        din_17_dout => sc_fifo_chn_5188_dout,
        din_17_empty_n => sc_fifo_chn_5188_empty_n,
        din_17_read => grp_p_sc_stream_merge_raw_fu_3574_din_17_read,
        din_18_dout => sc_fifo_chn_5192_dout,
        din_18_empty_n => sc_fifo_chn_5192_empty_n,
        din_18_read => grp_p_sc_stream_merge_raw_fu_3574_din_18_read,
        din_19_dout => sc_fifo_chn_5196_dout,
        din_19_empty_n => sc_fifo_chn_5196_empty_n,
        din_19_read => grp_p_sc_stream_merge_raw_fu_3574_din_19_read,
        din_20_dout => sc_fifo_chn_5200_dout,
        din_20_empty_n => sc_fifo_chn_5200_empty_n,
        din_20_read => grp_p_sc_stream_merge_raw_fu_3574_din_20_read,
        din_21_dout => sc_fifo_chn_5204_dout,
        din_21_empty_n => sc_fifo_chn_5204_empty_n,
        din_21_read => grp_p_sc_stream_merge_raw_fu_3574_din_21_read,
        din_22_dout => sc_fifo_chn_5208_dout,
        din_22_empty_n => sc_fifo_chn_5208_empty_n,
        din_22_read => grp_p_sc_stream_merge_raw_fu_3574_din_22_read,
        din_23_dout => sc_fifo_chn_5212_dout,
        din_23_empty_n => sc_fifo_chn_5212_empty_n,
        din_23_read => grp_p_sc_stream_merge_raw_fu_3574_din_23_read,
        dout_0_din => grp_p_sc_stream_merge_raw_fu_3574_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3214_full_n,
        dout_0_write => grp_p_sc_stream_merge_raw_fu_3574_dout_0_write,
        dout_1_din => grp_p_sc_stream_merge_raw_fu_3574_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4215_full_n,
        dout_1_write => grp_p_sc_stream_merge_raw_fu_3574_dout_1_write,
        dout_2_din => grp_p_sc_stream_merge_raw_fu_3574_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5216_full_n,
        dout_2_write => grp_p_sc_stream_merge_raw_fu_3574_dout_2_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_resize_equal_inst_2_fu_3638 : component p_sc_stream_resize_equal_inst_2
    port map (
        din_0_dout => sc_fifo_chn_3214_dout,
        din_0_empty_n => sc_fifo_chn_3214_empty_n,
        din_0_read => grp_p_sc_stream_resize_equal_inst_2_fu_3638_din_0_read,
        din_1_dout => sc_fifo_chn_4215_dout,
        din_1_empty_n => sc_fifo_chn_4215_empty_n,
        din_1_read => grp_p_sc_stream_resize_equal_inst_2_fu_3638_din_1_read,
        din_2_dout => sc_fifo_chn_5216_dout,
        din_2_empty_n => sc_fifo_chn_5216_empty_n,
        din_2_read => grp_p_sc_stream_resize_equal_inst_2_fu_3638_din_2_read,
        dout_0_din => grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3218_full_n,
        dout_0_write => grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_0_write,
        dout_1_din => grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4219_full_n,
        dout_1_write => grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_1_write,
        dout_2_din => grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5220_full_n,
        dout_2_write => grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_2_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_router_merge_eop_fu_3660 : component p_sc_stream_router_merge_eop
    port map (
        din_a_0_dout => sc_fifo_chn_3218_dout,
        din_a_0_empty_n => sc_fifo_chn_3218_empty_n,
        din_a_0_read => grp_p_sc_stream_router_merge_eop_fu_3660_din_a_0_read,
        din_a_1_dout => sc_fifo_chn_4219_dout,
        din_a_1_empty_n => sc_fifo_chn_4219_empty_n,
        din_a_1_read => grp_p_sc_stream_router_merge_eop_fu_3660_din_a_1_read,
        din_a_2_dout => sc_fifo_chn_5220_dout,
        din_a_2_empty_n => sc_fifo_chn_5220_empty_n,
        din_a_2_read => grp_p_sc_stream_router_merge_eop_fu_3660_din_a_2_read,
        din_b_0_dout => sc_fifo_chn_3171_dout,
        din_b_0_empty_n => sc_fifo_chn_3171_empty_n,
        din_b_0_read => grp_p_sc_stream_router_merge_eop_fu_3660_din_b_0_read,
        din_b_1_dout => sc_fifo_chn_4172_dout,
        din_b_1_empty_n => sc_fifo_chn_4172_empty_n,
        din_b_1_read => grp_p_sc_stream_router_merge_eop_fu_3660_din_b_1_read,
        din_b_2_dout => sc_fifo_chn_5173_dout,
        din_b_2_empty_n => sc_fifo_chn_5173_empty_n,
        din_b_2_read => grp_p_sc_stream_router_merge_eop_fu_3660_din_b_2_read,
        ctrl_channel_dout => ctrl_output_channel_dout,
        ctrl_channel_empty_n => ctrl_output_channel_empty_n,
        ctrl_channel_read => grp_p_sc_stream_router_merge_eop_fu_3660_ctrl_channel_read,
        dout_0_din => grp_p_sc_stream_router_merge_eop_fu_3660_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3222_full_n,
        dout_0_write => grp_p_sc_stream_router_merge_eop_fu_3660_dout_0_write,
        dout_1_din => grp_p_sc_stream_router_merge_eop_fu_3660_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4223_full_n,
        dout_1_write => grp_p_sc_stream_router_merge_eop_fu_3660_dout_1_write,
        dout_2_din => grp_p_sc_stream_router_merge_eop_fu_3660_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5224_full_n,
        dout_2_write => grp_p_sc_stream_router_merge_eop_fu_3660_dout_2_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_last_fixinst_1_fu_3690 : component p_sc_stream_last_fixinst_1
    port map (
        din_0_dout => sc_fifo_chn_3222_dout,
        din_0_empty_n => sc_fifo_chn_3222_empty_n,
        din_0_read => grp_p_sc_stream_last_fixinst_1_fu_3690_din_0_read,
        din_1_dout => sc_fifo_chn_4223_dout,
        din_1_empty_n => sc_fifo_chn_4223_empty_n,
        din_1_read => grp_p_sc_stream_last_fixinst_1_fu_3690_din_1_read,
        din_2_dout => sc_fifo_chn_5224_dout,
        din_2_empty_n => sc_fifo_chn_5224_empty_n,
        din_2_read => grp_p_sc_stream_last_fixinst_1_fu_3690_din_2_read,
        dout_0_din => grp_p_sc_stream_last_fixinst_1_fu_3690_dout_0_din,
        dout_0_full_n => sc_fifo_chn_3226_full_n,
        dout_0_write => grp_p_sc_stream_last_fixinst_1_fu_3690_dout_0_write,
        dout_1_din => grp_p_sc_stream_last_fixinst_1_fu_3690_dout_1_din,
        dout_1_full_n => sc_fifo_chn_4227_full_n,
        dout_1_write => grp_p_sc_stream_last_fixinst_1_fu_3690_dout_1_write,
        dout_2_din => grp_p_sc_stream_last_fixinst_1_fu_3690_dout_2_din,
        dout_2_full_n => sc_fifo_chn_5228_full_n,
        dout_2_write => grp_p_sc_stream_last_fixinst_1_fu_3690_dout_2_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_stitchinginst_1_fu_3712 : component p_sc_stream_stitchinginst_1
    port map (
        din_buf_0_dout => data_buf_sink_0_dout,
        din_buf_0_empty_n => data_buf_sink_0_empty_n,
        din_buf_0_read => grp_p_sc_stream_stitchinginst_1_fu_3712_din_buf_0_read,
        din_buf_1_dout => data_buf_sink_1_dout,
        din_buf_1_empty_n => data_buf_sink_1_empty_n,
        din_buf_1_read => grp_p_sc_stream_stitchinginst_1_fu_3712_din_buf_1_read,
        din_buf_2_dout => data_buf_sink_2_dout,
        din_buf_2_empty_n => data_buf_sink_2_empty_n,
        din_buf_2_read => grp_p_sc_stream_stitchinginst_1_fu_3712_din_buf_2_read,
        din_0_dout => sc_fifo_chn_3226_dout,
        din_0_empty_n => sc_fifo_chn_3226_empty_n,
        din_0_read => grp_p_sc_stream_stitchinginst_1_fu_3712_din_0_read,
        din_1_dout => sc_fifo_chn_4227_dout,
        din_1_empty_n => sc_fifo_chn_4227_empty_n,
        din_1_read => grp_p_sc_stream_stitchinginst_1_fu_3712_din_1_read,
        din_2_dout => sc_fifo_chn_5228_dout,
        din_2_empty_n => sc_fifo_chn_5228_empty_n,
        din_2_read => grp_p_sc_stream_stitchinginst_1_fu_3712_din_2_read,
        dout_0_din => grp_p_sc_stream_stitchinginst_1_fu_3712_dout_0_din,
        dout_0_full_n => data_source_0_full_n,
        dout_0_write => grp_p_sc_stream_stitchinginst_1_fu_3712_dout_0_write,
        dout_1_din => grp_p_sc_stream_stitchinginst_1_fu_3712_dout_1_din,
        dout_1_full_n => data_source_1_full_n,
        dout_1_write => grp_p_sc_stream_stitchinginst_1_fu_3712_dout_1_write,
        dout_2_din => grp_p_sc_stream_stitchinginst_1_fu_3712_dout_2_din,
        dout_2_full_n => data_source_2_full_n,
        dout_2_write => grp_p_sc_stream_stitchinginst_1_fu_3712_dout_2_write,
        ctrl_depth_dout => ctrl_stitch_depth_dout,
        ctrl_depth_empty_n => ctrl_stitch_depth_empty_n,
        ctrl_depth_read => grp_p_sc_stream_stitchinginst_1_fu_3712_ctrl_depth_read,
        ctrl_buf_depth_dout => ctrl_stitch_buf_depth_dout,
        ctrl_buf_depth_empty_n => ctrl_stitch_buf_depth_empty_n,
        ctrl_buf_depth_read => grp_p_sc_stream_stitchinginst_1_fu_3712_ctrl_buf_depth_read,
        reset => reset,
        clk => clk);

    sc_fifo_chn_3_fifo_U : component fifo_w128_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_0_din,
        if_full_n => sc_fifo_chn_3_full_n,
        if_write => grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_0_write,
        if_dout => sc_fifo_chn_3_dout,
        if_empty_n => sc_fifo_chn_3_empty_n,
        if_read => grp_p_data_buffer_TWO_D_fu_2584_din_0_read);

    sc_fifo_chn_4_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_1_din,
        if_full_n => sc_fifo_chn_4_full_n,
        if_write => grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_1_write,
        if_dout => sc_fifo_chn_4_dout,
        if_empty_n => sc_fifo_chn_4_empty_n,
        if_read => grp_p_data_buffer_TWO_D_fu_2584_din_1_read);

    sc_fifo_chn_5_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_2_din,
        if_full_n => sc_fifo_chn_5_full_n,
        if_write => grp_p_sc_stream_resize_equal_inst_1_fu_2032_dout_2_write,
        if_dout => sc_fifo_chn_5_dout,
        if_empty_n => sc_fifo_chn_5_empty_n,
        if_read => grp_p_data_buffer_TWO_D_fu_2584_din_2_read);

    sc_fifo_chn_328_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_0_din,
        if_full_n => sc_fifo_chn_328_full_n,
        if_write => grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_0_write,
        if_dout => sc_fifo_chn_328_dout,
        if_empty_n => sc_fifo_chn_328_empty_n,
        if_read => grp_p_sc_stream_splitter_fix_fu_2076_din_0_read);

    sc_fifo_chn_429_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_1_din,
        if_full_n => sc_fifo_chn_429_full_n,
        if_write => grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_1_write,
        if_dout => sc_fifo_chn_429_dout,
        if_empty_n => sc_fifo_chn_429_empty_n,
        if_read => grp_p_sc_stream_splitter_fix_fu_2076_din_1_read);

    sc_fifo_chn_530_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_2_din,
        if_full_n => sc_fifo_chn_530_full_n,
        if_write => grp_p_sc_stream_resize_up_inst_3_fu_2054_dout_2_write,
        if_dout => sc_fifo_chn_530_dout,
        if_empty_n => sc_fifo_chn_530_empty_n,
        if_read => grp_p_sc_stream_splitter_fix_fu_2076_din_2_read);

    sc_fifo_chn_331_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_0_din,
        if_full_n => sc_fifo_chn_331_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_0_write,
        if_dout => sc_fifo_chn_331_dout,
        if_empty_n => sc_fifo_chn_331_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_din_0_read);

    sc_fifo_chn_432_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_8_din,
        if_full_n => sc_fifo_chn_432_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_8_write,
        if_dout => sc_fifo_chn_432_dout,
        if_empty_n => sc_fifo_chn_432_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_din_1_read);

    sc_fifo_chn_533_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_16_din,
        if_full_n => sc_fifo_chn_533_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_16_write,
        if_dout => sc_fifo_chn_533_dout,
        if_empty_n => sc_fifo_chn_533_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_din_2_read);

    sc_fifo_chn_334_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_1_din,
        if_full_n => sc_fifo_chn_334_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_1_write,
        if_dout => sc_fifo_chn_334_dout,
        if_empty_n => sc_fifo_chn_334_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_din_0_read);

    sc_fifo_chn_435_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_9_din,
        if_full_n => sc_fifo_chn_435_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_9_write,
        if_dout => sc_fifo_chn_435_dout,
        if_empty_n => sc_fifo_chn_435_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_din_1_read);

    sc_fifo_chn_536_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_17_din,
        if_full_n => sc_fifo_chn_536_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_17_write,
        if_dout => sc_fifo_chn_536_dout,
        if_empty_n => sc_fifo_chn_536_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_din_2_read);

    sc_fifo_chn_337_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_2_din,
        if_full_n => sc_fifo_chn_337_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_2_write,
        if_dout => sc_fifo_chn_337_dout,
        if_empty_n => sc_fifo_chn_337_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_din_0_read);

    sc_fifo_chn_438_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_10_din,
        if_full_n => sc_fifo_chn_438_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_10_write,
        if_dout => sc_fifo_chn_438_dout,
        if_empty_n => sc_fifo_chn_438_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_din_1_read);

    sc_fifo_chn_539_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_18_din,
        if_full_n => sc_fifo_chn_539_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_18_write,
        if_dout => sc_fifo_chn_539_dout,
        if_empty_n => sc_fifo_chn_539_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_din_2_read);

    sc_fifo_chn_340_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_3_din,
        if_full_n => sc_fifo_chn_340_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_3_write,
        if_dout => sc_fifo_chn_340_dout,
        if_empty_n => sc_fifo_chn_340_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_din_0_read);

    sc_fifo_chn_441_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_11_din,
        if_full_n => sc_fifo_chn_441_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_11_write,
        if_dout => sc_fifo_chn_441_dout,
        if_empty_n => sc_fifo_chn_441_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_din_1_read);

    sc_fifo_chn_542_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_19_din,
        if_full_n => sc_fifo_chn_542_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_19_write,
        if_dout => sc_fifo_chn_542_dout,
        if_empty_n => sc_fifo_chn_542_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_din_2_read);

    sc_fifo_chn_343_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_4_din,
        if_full_n => sc_fifo_chn_343_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_4_write,
        if_dout => sc_fifo_chn_343_dout,
        if_empty_n => sc_fifo_chn_343_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_din_0_read);

    sc_fifo_chn_444_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_12_din,
        if_full_n => sc_fifo_chn_444_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_12_write,
        if_dout => sc_fifo_chn_444_dout,
        if_empty_n => sc_fifo_chn_444_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_din_1_read);

    sc_fifo_chn_545_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_20_din,
        if_full_n => sc_fifo_chn_545_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_20_write,
        if_dout => sc_fifo_chn_545_dout,
        if_empty_n => sc_fifo_chn_545_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_din_2_read);

    sc_fifo_chn_346_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_5_din,
        if_full_n => sc_fifo_chn_346_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_5_write,
        if_dout => sc_fifo_chn_346_dout,
        if_empty_n => sc_fifo_chn_346_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_din_0_read);

    sc_fifo_chn_447_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_13_din,
        if_full_n => sc_fifo_chn_447_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_13_write,
        if_dout => sc_fifo_chn_447_dout,
        if_empty_n => sc_fifo_chn_447_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_din_1_read);

    sc_fifo_chn_548_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_21_din,
        if_full_n => sc_fifo_chn_548_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_21_write,
        if_dout => sc_fifo_chn_548_dout,
        if_empty_n => sc_fifo_chn_548_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_din_2_read);

    sc_fifo_chn_349_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_6_din,
        if_full_n => sc_fifo_chn_349_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_6_write,
        if_dout => sc_fifo_chn_349_dout,
        if_empty_n => sc_fifo_chn_349_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_din_0_read);

    sc_fifo_chn_450_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_14_din,
        if_full_n => sc_fifo_chn_450_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_14_write,
        if_dout => sc_fifo_chn_450_dout,
        if_empty_n => sc_fifo_chn_450_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_din_1_read);

    sc_fifo_chn_551_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_22_din,
        if_full_n => sc_fifo_chn_551_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_22_write,
        if_dout => sc_fifo_chn_551_dout,
        if_empty_n => sc_fifo_chn_551_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_din_2_read);

    sc_fifo_chn_352_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_7_din,
        if_full_n => sc_fifo_chn_352_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_7_write,
        if_dout => sc_fifo_chn_352_dout,
        if_empty_n => sc_fifo_chn_352_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_din_0_read);

    sc_fifo_chn_453_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_15_din,
        if_full_n => sc_fifo_chn_453_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_15_write,
        if_dout => sc_fifo_chn_453_dout,
        if_empty_n => sc_fifo_chn_453_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_din_1_read);

    sc_fifo_chn_554_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_fix_fu_2076_dout_23_din,
        if_full_n => sc_fifo_chn_554_full_n,
        if_write => grp_p_sc_stream_splitter_fix_fu_2076_dout_23_write,
        if_dout => sc_fifo_chn_554_dout,
        if_empty_n => sc_fifo_chn_554_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_din_2_read);

    sc_fifo_chn_1_fifo_U : component fifo_w31_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_0_din,
        if_full_n => sc_fifo_chn_1_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_0_write,
        if_dout => sc_fifo_chn_1_dout,
        if_empty_n => sc_fifo_chn_1_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_ctrls_in_read);

    sc_fifo_chn_155_fifo_U : component fifo_w31_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_1_din,
        if_full_n => sc_fifo_chn_155_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_1_write,
        if_dout => sc_fifo_chn_155_dout,
        if_empty_n => sc_fifo_chn_155_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_ctrls_in_read);

    sc_fifo_chn_156_fifo_U : component fifo_w31_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_2_din,
        if_full_n => sc_fifo_chn_156_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_2_write,
        if_dout => sc_fifo_chn_156_dout,
        if_empty_n => sc_fifo_chn_156_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_ctrls_in_read);

    sc_fifo_chn_157_fifo_U : component fifo_w31_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_3_din,
        if_full_n => sc_fifo_chn_157_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_3_write,
        if_dout => sc_fifo_chn_157_dout,
        if_empty_n => sc_fifo_chn_157_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_ctrls_in_read);

    sc_fifo_chn_158_fifo_U : component fifo_w31_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_4_din,
        if_full_n => sc_fifo_chn_158_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_4_write,
        if_dout => sc_fifo_chn_158_dout,
        if_empty_n => sc_fifo_chn_158_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_ctrls_in_read);

    sc_fifo_chn_159_fifo_U : component fifo_w31_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_5_din,
        if_full_n => sc_fifo_chn_159_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_5_write,
        if_dout => sc_fifo_chn_159_dout,
        if_empty_n => sc_fifo_chn_159_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_ctrls_in_read);

    sc_fifo_chn_160_fifo_U : component fifo_w31_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_6_din,
        if_full_n => sc_fifo_chn_160_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_6_write,
        if_dout => sc_fifo_chn_160_dout,
        if_empty_n => sc_fifo_chn_160_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_ctrls_in_read);

    sc_fifo_chn_161_fifo_U : component fifo_w31_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_7_din,
        if_full_n => sc_fifo_chn_161_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_1_fu_2140_dout_7_write,
        if_dout => sc_fifo_chn_161_dout,
        if_empty_n => sc_fifo_chn_161_empty_n,
        if_read => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_ctrls_in_read);

    sc_fifo_chn_363_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_0_din,
        if_full_n => sc_fifo_chn_363_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_0_write,
        if_dout => sc_fifo_chn_363_dout,
        if_empty_n => sc_fifo_chn_363_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2408_din_0_read);

    sc_fifo_chn_464_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_1_din,
        if_full_n => sc_fifo_chn_464_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_1_write,
        if_dout => sc_fifo_chn_464_dout,
        if_empty_n => sc_fifo_chn_464_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2408_din_1_read);

    sc_fifo_chn_565_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_2_din,
        if_full_n => sc_fifo_chn_565_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2168_dout_2_write,
        if_dout => sc_fifo_chn_565_dout,
        if_empty_n => sc_fifo_chn_565_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2408_din_2_read);

    sc_fifo_chn_367_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_0_din,
        if_full_n => sc_fifo_chn_367_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_0_write,
        if_dout => sc_fifo_chn_367_dout,
        if_empty_n => sc_fifo_chn_367_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2430_din_0_read);

    sc_fifo_chn_468_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_1_din,
        if_full_n => sc_fifo_chn_468_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_1_write,
        if_dout => sc_fifo_chn_468_dout,
        if_empty_n => sc_fifo_chn_468_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2430_din_1_read);

    sc_fifo_chn_569_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_2_din,
        if_full_n => sc_fifo_chn_569_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2198_dout_2_write,
        if_dout => sc_fifo_chn_569_dout,
        if_empty_n => sc_fifo_chn_569_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2430_din_2_read);

    sc_fifo_chn_371_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_0_din,
        if_full_n => sc_fifo_chn_371_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_0_write,
        if_dout => sc_fifo_chn_371_dout,
        if_empty_n => sc_fifo_chn_371_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2452_din_0_read);

    sc_fifo_chn_472_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_1_din,
        if_full_n => sc_fifo_chn_472_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_1_write,
        if_dout => sc_fifo_chn_472_dout,
        if_empty_n => sc_fifo_chn_472_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2452_din_1_read);

    sc_fifo_chn_573_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_2_din,
        if_full_n => sc_fifo_chn_573_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2228_dout_2_write,
        if_dout => sc_fifo_chn_573_dout,
        if_empty_n => sc_fifo_chn_573_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2452_din_2_read);

    sc_fifo_chn_375_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_0_din,
        if_full_n => sc_fifo_chn_375_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_0_write,
        if_dout => sc_fifo_chn_375_dout,
        if_empty_n => sc_fifo_chn_375_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2474_din_0_read);

    sc_fifo_chn_476_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_1_din,
        if_full_n => sc_fifo_chn_476_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_1_write,
        if_dout => sc_fifo_chn_476_dout,
        if_empty_n => sc_fifo_chn_476_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2474_din_1_read);

    sc_fifo_chn_577_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_2_din,
        if_full_n => sc_fifo_chn_577_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2258_dout_2_write,
        if_dout => sc_fifo_chn_577_dout,
        if_empty_n => sc_fifo_chn_577_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2474_din_2_read);

    sc_fifo_chn_379_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_0_din,
        if_full_n => sc_fifo_chn_379_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_0_write,
        if_dout => sc_fifo_chn_379_dout,
        if_empty_n => sc_fifo_chn_379_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2496_din_0_read);

    sc_fifo_chn_480_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_1_din,
        if_full_n => sc_fifo_chn_480_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_1_write,
        if_dout => sc_fifo_chn_480_dout,
        if_empty_n => sc_fifo_chn_480_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2496_din_1_read);

    sc_fifo_chn_581_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_2_din,
        if_full_n => sc_fifo_chn_581_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2288_dout_2_write,
        if_dout => sc_fifo_chn_581_dout,
        if_empty_n => sc_fifo_chn_581_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2496_din_2_read);

    sc_fifo_chn_383_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_0_din,
        if_full_n => sc_fifo_chn_383_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_0_write,
        if_dout => sc_fifo_chn_383_dout,
        if_empty_n => sc_fifo_chn_383_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2518_din_0_read);

    sc_fifo_chn_484_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_1_din,
        if_full_n => sc_fifo_chn_484_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_1_write,
        if_dout => sc_fifo_chn_484_dout,
        if_empty_n => sc_fifo_chn_484_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2518_din_1_read);

    sc_fifo_chn_585_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_2_din,
        if_full_n => sc_fifo_chn_585_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2318_dout_2_write,
        if_dout => sc_fifo_chn_585_dout,
        if_empty_n => sc_fifo_chn_585_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2518_din_2_read);

    sc_fifo_chn_387_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_0_din,
        if_full_n => sc_fifo_chn_387_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_0_write,
        if_dout => sc_fifo_chn_387_dout,
        if_empty_n => sc_fifo_chn_387_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2540_din_0_read);

    sc_fifo_chn_488_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_1_din,
        if_full_n => sc_fifo_chn_488_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_1_write,
        if_dout => sc_fifo_chn_488_dout,
        if_empty_n => sc_fifo_chn_488_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2540_din_1_read);

    sc_fifo_chn_589_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_2_din,
        if_full_n => sc_fifo_chn_589_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2348_dout_2_write,
        if_dout => sc_fifo_chn_589_dout,
        if_empty_n => sc_fifo_chn_589_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2540_din_2_read);

    sc_fifo_chn_391_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_0_din,
        if_full_n => sc_fifo_chn_391_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_0_write,
        if_dout => sc_fifo_chn_391_dout,
        if_empty_n => sc_fifo_chn_391_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2562_din_0_read);

    sc_fifo_chn_492_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_1_din,
        if_full_n => sc_fifo_chn_492_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_1_write,
        if_dout => sc_fifo_chn_492_dout,
        if_empty_n => sc_fifo_chn_492_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2562_din_1_read);

    sc_fifo_chn_593_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_2_din,
        if_full_n => sc_fifo_chn_593_full_n,
        if_write => grp_p_sc_stream_buffer_not_stream_while_write_fu_2378_dout_2_write,
        if_dout => sc_fifo_chn_593_dout,
        if_empty_n => sc_fifo_chn_593_empty_n,
        if_read => grp_p_sc_stream_bias_fu_2562_din_2_read);

    sc_fifo_chn_395_fifo_U : component fifo_w400_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2408_dout_0_din,
        if_full_n => sc_fifo_chn_395_full_n,
        if_write => grp_p_sc_stream_bias_fu_2408_dout_0_write,
        if_dout => sc_fifo_chn_395_dout,
        if_empty_n => sc_fifo_chn_395_empty_n,
        if_read => grp_p_PE_v2_fu_3078_Win_0_read);

    sc_fifo_chn_496_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2408_dout_1_din,
        if_full_n => sc_fifo_chn_496_full_n,
        if_write => grp_p_sc_stream_bias_fu_2408_dout_1_write,
        if_dout => sc_fifo_chn_496_dout,
        if_empty_n => sc_fifo_chn_496_empty_n,
        if_read => grp_p_PE_v2_fu_3078_Win_1_read);

    sc_fifo_chn_597_fifo_U : component fifo_w50_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2408_dout_2_din,
        if_full_n => sc_fifo_chn_597_full_n,
        if_write => grp_p_sc_stream_bias_fu_2408_dout_2_write,
        if_dout => sc_fifo_chn_597_dout,
        if_empty_n => sc_fifo_chn_597_empty_n,
        if_read => grp_p_PE_v2_fu_3078_Win_2_read);

    sc_fifo_chn_399_fifo_U : component fifo_w400_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2430_dout_0_din,
        if_full_n => sc_fifo_chn_399_full_n,
        if_write => grp_p_sc_stream_bias_fu_2430_dout_0_write,
        if_dout => sc_fifo_chn_399_dout,
        if_empty_n => sc_fifo_chn_399_empty_n,
        if_read => grp_p_PE_v2_fu_3140_Win_0_read);

    sc_fifo_chn_4100_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2430_dout_1_din,
        if_full_n => sc_fifo_chn_4100_full_n,
        if_write => grp_p_sc_stream_bias_fu_2430_dout_1_write,
        if_dout => sc_fifo_chn_4100_dout,
        if_empty_n => sc_fifo_chn_4100_empty_n,
        if_read => grp_p_PE_v2_fu_3140_Win_1_read);

    sc_fifo_chn_5101_fifo_U : component fifo_w50_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2430_dout_2_din,
        if_full_n => sc_fifo_chn_5101_full_n,
        if_write => grp_p_sc_stream_bias_fu_2430_dout_2_write,
        if_dout => sc_fifo_chn_5101_dout,
        if_empty_n => sc_fifo_chn_5101_empty_n,
        if_read => grp_p_PE_v2_fu_3140_Win_2_read);

    sc_fifo_chn_3103_fifo_U : component fifo_w400_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2452_dout_0_din,
        if_full_n => sc_fifo_chn_3103_full_n,
        if_write => grp_p_sc_stream_bias_fu_2452_dout_0_write,
        if_dout => sc_fifo_chn_3103_dout,
        if_empty_n => sc_fifo_chn_3103_empty_n,
        if_read => grp_p_PE_v2_fu_3202_Win_0_read);

    sc_fifo_chn_4104_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2452_dout_1_din,
        if_full_n => sc_fifo_chn_4104_full_n,
        if_write => grp_p_sc_stream_bias_fu_2452_dout_1_write,
        if_dout => sc_fifo_chn_4104_dout,
        if_empty_n => sc_fifo_chn_4104_empty_n,
        if_read => grp_p_PE_v2_fu_3202_Win_1_read);

    sc_fifo_chn_5105_fifo_U : component fifo_w50_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2452_dout_2_din,
        if_full_n => sc_fifo_chn_5105_full_n,
        if_write => grp_p_sc_stream_bias_fu_2452_dout_2_write,
        if_dout => sc_fifo_chn_5105_dout,
        if_empty_n => sc_fifo_chn_5105_empty_n,
        if_read => grp_p_PE_v2_fu_3202_Win_2_read);

    sc_fifo_chn_3107_fifo_U : component fifo_w400_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2474_dout_0_din,
        if_full_n => sc_fifo_chn_3107_full_n,
        if_write => grp_p_sc_stream_bias_fu_2474_dout_0_write,
        if_dout => sc_fifo_chn_3107_dout,
        if_empty_n => sc_fifo_chn_3107_empty_n,
        if_read => grp_p_PE_v2_fu_3264_Win_0_read);

    sc_fifo_chn_4108_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2474_dout_1_din,
        if_full_n => sc_fifo_chn_4108_full_n,
        if_write => grp_p_sc_stream_bias_fu_2474_dout_1_write,
        if_dout => sc_fifo_chn_4108_dout,
        if_empty_n => sc_fifo_chn_4108_empty_n,
        if_read => grp_p_PE_v2_fu_3264_Win_1_read);

    sc_fifo_chn_5109_fifo_U : component fifo_w50_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2474_dout_2_din,
        if_full_n => sc_fifo_chn_5109_full_n,
        if_write => grp_p_sc_stream_bias_fu_2474_dout_2_write,
        if_dout => sc_fifo_chn_5109_dout,
        if_empty_n => sc_fifo_chn_5109_empty_n,
        if_read => grp_p_PE_v2_fu_3264_Win_2_read);

    sc_fifo_chn_3111_fifo_U : component fifo_w400_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2496_dout_0_din,
        if_full_n => sc_fifo_chn_3111_full_n,
        if_write => grp_p_sc_stream_bias_fu_2496_dout_0_write,
        if_dout => sc_fifo_chn_3111_dout,
        if_empty_n => sc_fifo_chn_3111_empty_n,
        if_read => grp_p_PE_v2_fu_3326_Win_0_read);

    sc_fifo_chn_4112_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2496_dout_1_din,
        if_full_n => sc_fifo_chn_4112_full_n,
        if_write => grp_p_sc_stream_bias_fu_2496_dout_1_write,
        if_dout => sc_fifo_chn_4112_dout,
        if_empty_n => sc_fifo_chn_4112_empty_n,
        if_read => grp_p_PE_v2_fu_3326_Win_1_read);

    sc_fifo_chn_5113_fifo_U : component fifo_w50_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2496_dout_2_din,
        if_full_n => sc_fifo_chn_5113_full_n,
        if_write => grp_p_sc_stream_bias_fu_2496_dout_2_write,
        if_dout => sc_fifo_chn_5113_dout,
        if_empty_n => sc_fifo_chn_5113_empty_n,
        if_read => grp_p_PE_v2_fu_3326_Win_2_read);

    sc_fifo_chn_3115_fifo_U : component fifo_w400_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2518_dout_0_din,
        if_full_n => sc_fifo_chn_3115_full_n,
        if_write => grp_p_sc_stream_bias_fu_2518_dout_0_write,
        if_dout => sc_fifo_chn_3115_dout,
        if_empty_n => sc_fifo_chn_3115_empty_n,
        if_read => grp_p_PE_v2_fu_3388_Win_0_read);

    sc_fifo_chn_4116_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2518_dout_1_din,
        if_full_n => sc_fifo_chn_4116_full_n,
        if_write => grp_p_sc_stream_bias_fu_2518_dout_1_write,
        if_dout => sc_fifo_chn_4116_dout,
        if_empty_n => sc_fifo_chn_4116_empty_n,
        if_read => grp_p_PE_v2_fu_3388_Win_1_read);

    sc_fifo_chn_5117_fifo_U : component fifo_w50_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2518_dout_2_din,
        if_full_n => sc_fifo_chn_5117_full_n,
        if_write => grp_p_sc_stream_bias_fu_2518_dout_2_write,
        if_dout => sc_fifo_chn_5117_dout,
        if_empty_n => sc_fifo_chn_5117_empty_n,
        if_read => grp_p_PE_v2_fu_3388_Win_2_read);

    sc_fifo_chn_3119_fifo_U : component fifo_w400_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2540_dout_0_din,
        if_full_n => sc_fifo_chn_3119_full_n,
        if_write => grp_p_sc_stream_bias_fu_2540_dout_0_write,
        if_dout => sc_fifo_chn_3119_dout,
        if_empty_n => sc_fifo_chn_3119_empty_n,
        if_read => grp_p_PE_v2_fu_3450_Win_0_read);

    sc_fifo_chn_4120_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2540_dout_1_din,
        if_full_n => sc_fifo_chn_4120_full_n,
        if_write => grp_p_sc_stream_bias_fu_2540_dout_1_write,
        if_dout => sc_fifo_chn_4120_dout,
        if_empty_n => sc_fifo_chn_4120_empty_n,
        if_read => grp_p_PE_v2_fu_3450_Win_1_read);

    sc_fifo_chn_5121_fifo_U : component fifo_w50_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2540_dout_2_din,
        if_full_n => sc_fifo_chn_5121_full_n,
        if_write => grp_p_sc_stream_bias_fu_2540_dout_2_write,
        if_dout => sc_fifo_chn_5121_dout,
        if_empty_n => sc_fifo_chn_5121_empty_n,
        if_read => grp_p_PE_v2_fu_3450_Win_2_read);

    sc_fifo_chn_3123_fifo_U : component fifo_w400_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2562_dout_0_din,
        if_full_n => sc_fifo_chn_3123_full_n,
        if_write => grp_p_sc_stream_bias_fu_2562_dout_0_write,
        if_dout => sc_fifo_chn_3123_dout,
        if_empty_n => sc_fifo_chn_3123_empty_n,
        if_read => grp_p_PE_v2_fu_3512_Win_0_read);

    sc_fifo_chn_4124_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2562_dout_1_din,
        if_full_n => sc_fifo_chn_4124_full_n,
        if_write => grp_p_sc_stream_bias_fu_2562_dout_1_write,
        if_dout => sc_fifo_chn_4124_dout,
        if_empty_n => sc_fifo_chn_4124_empty_n,
        if_read => grp_p_PE_v2_fu_3512_Win_1_read);

    sc_fifo_chn_5125_fifo_U : component fifo_w50_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_bias_fu_2562_dout_2_din,
        if_full_n => sc_fifo_chn_5125_full_n,
        if_write => grp_p_sc_stream_bias_fu_2562_dout_2_write,
        if_dout => sc_fifo_chn_5125_dout,
        if_empty_n => sc_fifo_chn_5125_empty_n,
        if_read => grp_p_PE_v2_fu_3512_Win_2_read);

    sc_fifo_chn_3127_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_data_buffer_TWO_D_fu_2584_dout_0_din,
        if_full_n => sc_fifo_chn_3127_full_n,
        if_write => grp_p_data_buffer_TWO_D_fu_2584_dout_0_write,
        if_dout => sc_fifo_chn_3127_dout,
        if_empty_n => sc_fifo_chn_3127_empty_n,
        if_read => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_din_0_read);

    sc_fifo_chn_4128_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_data_buffer_TWO_D_fu_2584_dout_1_din,
        if_full_n => sc_fifo_chn_4128_full_n,
        if_write => grp_p_data_buffer_TWO_D_fu_2584_dout_1_write,
        if_dout => sc_fifo_chn_4128_dout,
        if_empty_n => sc_fifo_chn_4128_empty_n,
        if_read => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_din_1_read);

    sc_fifo_chn_5129_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_data_buffer_TWO_D_fu_2584_dout_2_din,
        if_full_n => sc_fifo_chn_5129_full_n,
        if_write => grp_p_data_buffer_TWO_D_fu_2584_dout_2_write,
        if_dout => sc_fifo_chn_5129_dout,
        if_empty_n => sc_fifo_chn_5129_empty_n,
        if_read => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_din_2_read);

    sc_fifo_chn_3131_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_data_buffer_TWO_D_fu_2584_dout_raw_0_din,
        if_full_n => sc_fifo_chn_3131_full_n,
        if_write => grp_p_data_buffer_TWO_D_fu_2584_dout_raw_0_write,
        if_dout => sc_fifo_chn_3131_dout,
        if_empty_n => sc_fifo_chn_3131_empty_n,
        if_read => grp_p_sc_pooling_fu_2996_din_0_read);

    sc_fifo_chn_4132_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_data_buffer_TWO_D_fu_2584_dout_raw_1_din,
        if_full_n => sc_fifo_chn_4132_full_n,
        if_write => grp_p_data_buffer_TWO_D_fu_2584_dout_raw_1_write,
        if_dout => sc_fifo_chn_4132_dout,
        if_empty_n => sc_fifo_chn_4132_empty_n,
        if_read => grp_p_sc_pooling_fu_2996_din_1_read);

    sc_fifo_chn_5133_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_data_buffer_TWO_D_fu_2584_dout_raw_2_din,
        if_full_n => sc_fifo_chn_5133_full_n,
        if_write => grp_p_data_buffer_TWO_D_fu_2584_dout_raw_2_write,
        if_dout => sc_fifo_chn_5133_dout,
        if_empty_n => sc_fifo_chn_5133_empty_n,
        if_read => grp_p_sc_pooling_fu_2996_din_2_read);

    sc_fifo_chn_3135_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_0_din,
        if_full_n => sc_fifo_chn_3135_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_0_write,
        if_dout => sc_fifo_chn_3135_dout,
        if_empty_n => sc_fifo_chn_3135_empty_n,
        if_read => grp_p_PE_v2_fu_3078_Xin_0_read);

    sc_fifo_chn_4136_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_8_din,
        if_full_n => sc_fifo_chn_4136_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_8_write,
        if_dout => sc_fifo_chn_4136_dout,
        if_empty_n => sc_fifo_chn_4136_empty_n,
        if_read => grp_p_PE_v2_fu_3078_Xin_1_read);

    sc_fifo_chn_5137_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_16_din,
        if_full_n => sc_fifo_chn_5137_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_16_write,
        if_dout => sc_fifo_chn_5137_dout,
        if_empty_n => sc_fifo_chn_5137_empty_n,
        if_read => grp_p_PE_v2_fu_3078_Xin_2_read);

    sc_fifo_chn_3139_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_1_din,
        if_full_n => sc_fifo_chn_3139_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_1_write,
        if_dout => sc_fifo_chn_3139_dout,
        if_empty_n => sc_fifo_chn_3139_empty_n,
        if_read => grp_p_PE_v2_fu_3140_Xin_0_read);

    sc_fifo_chn_4140_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_9_din,
        if_full_n => sc_fifo_chn_4140_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_9_write,
        if_dout => sc_fifo_chn_4140_dout,
        if_empty_n => sc_fifo_chn_4140_empty_n,
        if_read => grp_p_PE_v2_fu_3140_Xin_1_read);

    sc_fifo_chn_5141_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_17_din,
        if_full_n => sc_fifo_chn_5141_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_17_write,
        if_dout => sc_fifo_chn_5141_dout,
        if_empty_n => sc_fifo_chn_5141_empty_n,
        if_read => grp_p_PE_v2_fu_3140_Xin_2_read);

    sc_fifo_chn_3143_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_2_din,
        if_full_n => sc_fifo_chn_3143_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_2_write,
        if_dout => sc_fifo_chn_3143_dout,
        if_empty_n => sc_fifo_chn_3143_empty_n,
        if_read => grp_p_PE_v2_fu_3202_Xin_0_read);

    sc_fifo_chn_4144_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_10_din,
        if_full_n => sc_fifo_chn_4144_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_10_write,
        if_dout => sc_fifo_chn_4144_dout,
        if_empty_n => sc_fifo_chn_4144_empty_n,
        if_read => grp_p_PE_v2_fu_3202_Xin_1_read);

    sc_fifo_chn_5145_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_18_din,
        if_full_n => sc_fifo_chn_5145_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_18_write,
        if_dout => sc_fifo_chn_5145_dout,
        if_empty_n => sc_fifo_chn_5145_empty_n,
        if_read => grp_p_PE_v2_fu_3202_Xin_2_read);

    sc_fifo_chn_3147_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_3_din,
        if_full_n => sc_fifo_chn_3147_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_3_write,
        if_dout => sc_fifo_chn_3147_dout,
        if_empty_n => sc_fifo_chn_3147_empty_n,
        if_read => grp_p_PE_v2_fu_3264_Xin_0_read);

    sc_fifo_chn_4148_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_11_din,
        if_full_n => sc_fifo_chn_4148_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_11_write,
        if_dout => sc_fifo_chn_4148_dout,
        if_empty_n => sc_fifo_chn_4148_empty_n,
        if_read => grp_p_PE_v2_fu_3264_Xin_1_read);

    sc_fifo_chn_5149_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_19_din,
        if_full_n => sc_fifo_chn_5149_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_19_write,
        if_dout => sc_fifo_chn_5149_dout,
        if_empty_n => sc_fifo_chn_5149_empty_n,
        if_read => grp_p_PE_v2_fu_3264_Xin_2_read);

    sc_fifo_chn_3151_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_4_din,
        if_full_n => sc_fifo_chn_3151_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_4_write,
        if_dout => sc_fifo_chn_3151_dout,
        if_empty_n => sc_fifo_chn_3151_empty_n,
        if_read => grp_p_PE_v2_fu_3326_Xin_0_read);

    sc_fifo_chn_4152_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_12_din,
        if_full_n => sc_fifo_chn_4152_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_12_write,
        if_dout => sc_fifo_chn_4152_dout,
        if_empty_n => sc_fifo_chn_4152_empty_n,
        if_read => grp_p_PE_v2_fu_3326_Xin_1_read);

    sc_fifo_chn_5153_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_20_din,
        if_full_n => sc_fifo_chn_5153_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_20_write,
        if_dout => sc_fifo_chn_5153_dout,
        if_empty_n => sc_fifo_chn_5153_empty_n,
        if_read => grp_p_PE_v2_fu_3326_Xin_2_read);

    sc_fifo_chn_3155_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_5_din,
        if_full_n => sc_fifo_chn_3155_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_5_write,
        if_dout => sc_fifo_chn_3155_dout,
        if_empty_n => sc_fifo_chn_3155_empty_n,
        if_read => grp_p_PE_v2_fu_3388_Xin_0_read);

    sc_fifo_chn_4156_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_13_din,
        if_full_n => sc_fifo_chn_4156_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_13_write,
        if_dout => sc_fifo_chn_4156_dout,
        if_empty_n => sc_fifo_chn_4156_empty_n,
        if_read => grp_p_PE_v2_fu_3388_Xin_1_read);

    sc_fifo_chn_5157_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_21_din,
        if_full_n => sc_fifo_chn_5157_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_21_write,
        if_dout => sc_fifo_chn_5157_dout,
        if_empty_n => sc_fifo_chn_5157_empty_n,
        if_read => grp_p_PE_v2_fu_3388_Xin_2_read);

    sc_fifo_chn_3159_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_6_din,
        if_full_n => sc_fifo_chn_3159_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_6_write,
        if_dout => sc_fifo_chn_3159_dout,
        if_empty_n => sc_fifo_chn_3159_empty_n,
        if_read => grp_p_PE_v2_fu_3450_Xin_0_read);

    sc_fifo_chn_4160_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_14_din,
        if_full_n => sc_fifo_chn_4160_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_14_write,
        if_dout => sc_fifo_chn_4160_dout,
        if_empty_n => sc_fifo_chn_4160_empty_n,
        if_read => grp_p_PE_v2_fu_3450_Xin_1_read);

    sc_fifo_chn_5161_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_22_din,
        if_full_n => sc_fifo_chn_5161_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_22_write,
        if_dout => sc_fifo_chn_5161_dout,
        if_empty_n => sc_fifo_chn_5161_empty_n,
        if_read => grp_p_PE_v2_fu_3450_Xin_2_read);

    sc_fifo_chn_3163_fifo_U : component fifo_w384_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_7_din,
        if_full_n => sc_fifo_chn_3163_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_7_write,
        if_dout => sc_fifo_chn_3163_dout,
        if_empty_n => sc_fifo_chn_3163_empty_n,
        if_read => grp_p_PE_v2_fu_3512_Xin_0_read);

    sc_fifo_chn_4164_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_15_din,
        if_full_n => sc_fifo_chn_4164_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_15_write,
        if_dout => sc_fifo_chn_4164_dout,
        if_empty_n => sc_fifo_chn_4164_empty_n,
        if_read => grp_p_PE_v2_fu_3512_Xin_1_read);

    sc_fifo_chn_5165_fifo_U : component fifo_w48_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_23_din,
        if_full_n => sc_fifo_chn_5165_full_n,
        if_write => grp_p_sc_stream_splitter_clone_EOPinst_2_fu_2932_dout_23_write,
        if_dout => sc_fifo_chn_5165_dout,
        if_empty_n => sc_fifo_chn_5165_empty_n,
        if_read => grp_p_PE_v2_fu_3512_Xin_2_read);

    sc_fifo_chn_3167_fifo_U : component fifo_w128_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_pooling_fu_2996_dout_0_din,
        if_full_n => sc_fifo_chn_3167_full_n,
        if_write => grp_p_sc_pooling_fu_2996_dout_0_write,
        if_dout => sc_fifo_chn_3167_dout,
        if_empty_n => sc_fifo_chn_3167_empty_n,
        if_read => grp_p_sc_stream_resize_equal_inst_4_fu_3028_din_0_read);

    sc_fifo_chn_4168_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_pooling_fu_2996_dout_1_din,
        if_full_n => sc_fifo_chn_4168_full_n,
        if_write => grp_p_sc_pooling_fu_2996_dout_1_write,
        if_dout => sc_fifo_chn_4168_dout,
        if_empty_n => sc_fifo_chn_4168_empty_n,
        if_read => grp_p_sc_stream_resize_equal_inst_4_fu_3028_din_1_read);

    sc_fifo_chn_5169_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_pooling_fu_2996_dout_2_din,
        if_full_n => sc_fifo_chn_5169_full_n,
        if_write => grp_p_sc_pooling_fu_2996_dout_2_write,
        if_dout => sc_fifo_chn_5169_dout,
        if_empty_n => sc_fifo_chn_5169_empty_n,
        if_read => grp_p_sc_stream_resize_equal_inst_4_fu_3028_din_2_read);

    sc_fifo_chn_3171_fifo_U : component fifo_w128_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_0_din,
        if_full_n => sc_fifo_chn_3171_full_n,
        if_write => grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_0_write,
        if_dout => sc_fifo_chn_3171_dout,
        if_empty_n => sc_fifo_chn_3171_empty_n,
        if_read => grp_p_sc_stream_router_merge_eop_fu_3660_din_b_0_read);

    sc_fifo_chn_4172_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_1_din,
        if_full_n => sc_fifo_chn_4172_full_n,
        if_write => grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_1_write,
        if_dout => sc_fifo_chn_4172_dout,
        if_empty_n => sc_fifo_chn_4172_empty_n,
        if_read => grp_p_sc_stream_router_merge_eop_fu_3660_din_b_1_read);

    sc_fifo_chn_5173_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_2_din,
        if_full_n => sc_fifo_chn_5173_full_n,
        if_write => grp_p_sc_stream_resize_equal_inst_4_fu_3028_dout_2_write,
        if_dout => sc_fifo_chn_5173_dout,
        if_empty_n => sc_fifo_chn_5173_empty_n,
        if_read => grp_p_sc_stream_router_merge_eop_fu_3660_din_b_2_read);

    ctrl_acf_splitter_2_pe_1_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_0_din,
        if_full_n => ctrl_acf_splitter_2_pe_1_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_0_write,
        if_dout => ctrl_acf_splitter_2_pe_1_dout,
        if_empty_n => ctrl_acf_splitter_2_pe_1_empty_n,
        if_read => grp_p_PE_v2_fu_3078_ctrl_acf_read);

    ctrl_acf_splitter_2_pe_1174_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_1_din,
        if_full_n => ctrl_acf_splitter_2_pe_1174_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_1_write,
        if_dout => ctrl_acf_splitter_2_pe_1174_dout,
        if_empty_n => ctrl_acf_splitter_2_pe_1174_empty_n,
        if_read => grp_p_PE_v2_fu_3140_ctrl_acf_read);

    ctrl_acf_splitter_2_pe_1175_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_2_din,
        if_full_n => ctrl_acf_splitter_2_pe_1175_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_2_write,
        if_dout => ctrl_acf_splitter_2_pe_1175_dout,
        if_empty_n => ctrl_acf_splitter_2_pe_1175_empty_n,
        if_read => grp_p_PE_v2_fu_3202_ctrl_acf_read);

    ctrl_acf_splitter_2_pe_1176_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_3_din,
        if_full_n => ctrl_acf_splitter_2_pe_1176_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_3_write,
        if_dout => ctrl_acf_splitter_2_pe_1176_dout,
        if_empty_n => ctrl_acf_splitter_2_pe_1176_empty_n,
        if_read => grp_p_PE_v2_fu_3264_ctrl_acf_read);

    ctrl_acf_splitter_2_pe_1177_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_4_din,
        if_full_n => ctrl_acf_splitter_2_pe_1177_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_4_write,
        if_dout => ctrl_acf_splitter_2_pe_1177_dout,
        if_empty_n => ctrl_acf_splitter_2_pe_1177_empty_n,
        if_read => grp_p_PE_v2_fu_3326_ctrl_acf_read);

    ctrl_acf_splitter_2_pe_1178_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_5_din,
        if_full_n => ctrl_acf_splitter_2_pe_1178_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_5_write,
        if_dout => ctrl_acf_splitter_2_pe_1178_dout,
        if_empty_n => ctrl_acf_splitter_2_pe_1178_empty_n,
        if_read => grp_p_PE_v2_fu_3388_ctrl_acf_read);

    ctrl_acf_splitter_2_pe_1179_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_6_din,
        if_full_n => ctrl_acf_splitter_2_pe_1179_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_6_write,
        if_dout => ctrl_acf_splitter_2_pe_1179_dout,
        if_empty_n => ctrl_acf_splitter_2_pe_1179_empty_n,
        if_read => grp_p_PE_v2_fu_3450_ctrl_acf_read);

    ctrl_acf_splitter_2_pe_1180_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_7_din,
        if_full_n => ctrl_acf_splitter_2_pe_1180_full_n,
        if_write => grp_p_sc_stream_splitter_cloneinst_3_fu_3050_dout_7_write,
        if_dout => ctrl_acf_splitter_2_pe_1180_dout,
        if_empty_n => ctrl_acf_splitter_2_pe_1180_empty_n,
        if_read => grp_p_PE_v2_fu_3512_ctrl_acf_read);

    sc_fifo_chn_3182_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3078_dout_0_din,
        if_full_n => sc_fifo_chn_3182_full_n,
        if_write => grp_p_PE_v2_fu_3078_dout_0_write,
        if_dout => sc_fifo_chn_3182_dout,
        if_empty_n => sc_fifo_chn_3182_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_0_read);

    sc_fifo_chn_4183_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3078_dout_1_din,
        if_full_n => sc_fifo_chn_4183_full_n,
        if_write => grp_p_PE_v2_fu_3078_dout_1_write,
        if_dout => sc_fifo_chn_4183_dout,
        if_empty_n => sc_fifo_chn_4183_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_8_read);

    sc_fifo_chn_5184_fifo_U : component fifo_w2_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3078_dout_2_din,
        if_full_n => sc_fifo_chn_5184_full_n,
        if_write => grp_p_PE_v2_fu_3078_dout_2_write,
        if_dout => sc_fifo_chn_5184_dout,
        if_empty_n => sc_fifo_chn_5184_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_16_read);

    sc_fifo_chn_3186_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3140_dout_0_din,
        if_full_n => sc_fifo_chn_3186_full_n,
        if_write => grp_p_PE_v2_fu_3140_dout_0_write,
        if_dout => sc_fifo_chn_3186_dout,
        if_empty_n => sc_fifo_chn_3186_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_1_read);

    sc_fifo_chn_4187_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3140_dout_1_din,
        if_full_n => sc_fifo_chn_4187_full_n,
        if_write => grp_p_PE_v2_fu_3140_dout_1_write,
        if_dout => sc_fifo_chn_4187_dout,
        if_empty_n => sc_fifo_chn_4187_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_9_read);

    sc_fifo_chn_5188_fifo_U : component fifo_w2_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3140_dout_2_din,
        if_full_n => sc_fifo_chn_5188_full_n,
        if_write => grp_p_PE_v2_fu_3140_dout_2_write,
        if_dout => sc_fifo_chn_5188_dout,
        if_empty_n => sc_fifo_chn_5188_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_17_read);

    sc_fifo_chn_3190_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3202_dout_0_din,
        if_full_n => sc_fifo_chn_3190_full_n,
        if_write => grp_p_PE_v2_fu_3202_dout_0_write,
        if_dout => sc_fifo_chn_3190_dout,
        if_empty_n => sc_fifo_chn_3190_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_2_read);

    sc_fifo_chn_4191_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3202_dout_1_din,
        if_full_n => sc_fifo_chn_4191_full_n,
        if_write => grp_p_PE_v2_fu_3202_dout_1_write,
        if_dout => sc_fifo_chn_4191_dout,
        if_empty_n => sc_fifo_chn_4191_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_10_read);

    sc_fifo_chn_5192_fifo_U : component fifo_w2_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3202_dout_2_din,
        if_full_n => sc_fifo_chn_5192_full_n,
        if_write => grp_p_PE_v2_fu_3202_dout_2_write,
        if_dout => sc_fifo_chn_5192_dout,
        if_empty_n => sc_fifo_chn_5192_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_18_read);

    sc_fifo_chn_3194_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3264_dout_0_din,
        if_full_n => sc_fifo_chn_3194_full_n,
        if_write => grp_p_PE_v2_fu_3264_dout_0_write,
        if_dout => sc_fifo_chn_3194_dout,
        if_empty_n => sc_fifo_chn_3194_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_3_read);

    sc_fifo_chn_4195_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3264_dout_1_din,
        if_full_n => sc_fifo_chn_4195_full_n,
        if_write => grp_p_PE_v2_fu_3264_dout_1_write,
        if_dout => sc_fifo_chn_4195_dout,
        if_empty_n => sc_fifo_chn_4195_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_11_read);

    sc_fifo_chn_5196_fifo_U : component fifo_w2_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3264_dout_2_din,
        if_full_n => sc_fifo_chn_5196_full_n,
        if_write => grp_p_PE_v2_fu_3264_dout_2_write,
        if_dout => sc_fifo_chn_5196_dout,
        if_empty_n => sc_fifo_chn_5196_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_19_read);

    sc_fifo_chn_3198_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3326_dout_0_din,
        if_full_n => sc_fifo_chn_3198_full_n,
        if_write => grp_p_PE_v2_fu_3326_dout_0_write,
        if_dout => sc_fifo_chn_3198_dout,
        if_empty_n => sc_fifo_chn_3198_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_4_read);

    sc_fifo_chn_4199_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3326_dout_1_din,
        if_full_n => sc_fifo_chn_4199_full_n,
        if_write => grp_p_PE_v2_fu_3326_dout_1_write,
        if_dout => sc_fifo_chn_4199_dout,
        if_empty_n => sc_fifo_chn_4199_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_12_read);

    sc_fifo_chn_5200_fifo_U : component fifo_w2_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3326_dout_2_din,
        if_full_n => sc_fifo_chn_5200_full_n,
        if_write => grp_p_PE_v2_fu_3326_dout_2_write,
        if_dout => sc_fifo_chn_5200_dout,
        if_empty_n => sc_fifo_chn_5200_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_20_read);

    sc_fifo_chn_3202_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3388_dout_0_din,
        if_full_n => sc_fifo_chn_3202_full_n,
        if_write => grp_p_PE_v2_fu_3388_dout_0_write,
        if_dout => sc_fifo_chn_3202_dout,
        if_empty_n => sc_fifo_chn_3202_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_5_read);

    sc_fifo_chn_4203_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3388_dout_1_din,
        if_full_n => sc_fifo_chn_4203_full_n,
        if_write => grp_p_PE_v2_fu_3388_dout_1_write,
        if_dout => sc_fifo_chn_4203_dout,
        if_empty_n => sc_fifo_chn_4203_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_13_read);

    sc_fifo_chn_5204_fifo_U : component fifo_w2_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3388_dout_2_din,
        if_full_n => sc_fifo_chn_5204_full_n,
        if_write => grp_p_PE_v2_fu_3388_dout_2_write,
        if_dout => sc_fifo_chn_5204_dout,
        if_empty_n => sc_fifo_chn_5204_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_21_read);

    sc_fifo_chn_3206_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3450_dout_0_din,
        if_full_n => sc_fifo_chn_3206_full_n,
        if_write => grp_p_PE_v2_fu_3450_dout_0_write,
        if_dout => sc_fifo_chn_3206_dout,
        if_empty_n => sc_fifo_chn_3206_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_6_read);

    sc_fifo_chn_4207_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3450_dout_1_din,
        if_full_n => sc_fifo_chn_4207_full_n,
        if_write => grp_p_PE_v2_fu_3450_dout_1_write,
        if_dout => sc_fifo_chn_4207_dout,
        if_empty_n => sc_fifo_chn_4207_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_14_read);

    sc_fifo_chn_5208_fifo_U : component fifo_w2_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3450_dout_2_din,
        if_full_n => sc_fifo_chn_5208_full_n,
        if_write => grp_p_PE_v2_fu_3450_dout_2_write,
        if_dout => sc_fifo_chn_5208_dout,
        if_empty_n => sc_fifo_chn_5208_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_22_read);

    sc_fifo_chn_3210_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3512_dout_0_din,
        if_full_n => sc_fifo_chn_3210_full_n,
        if_write => grp_p_PE_v2_fu_3512_dout_0_write,
        if_dout => sc_fifo_chn_3210_dout,
        if_empty_n => sc_fifo_chn_3210_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_7_read);

    sc_fifo_chn_4211_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3512_dout_1_din,
        if_full_n => sc_fifo_chn_4211_full_n,
        if_write => grp_p_PE_v2_fu_3512_dout_1_write,
        if_dout => sc_fifo_chn_4211_dout,
        if_empty_n => sc_fifo_chn_4211_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_15_read);

    sc_fifo_chn_5212_fifo_U : component fifo_w2_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_fu_3512_dout_2_din,
        if_full_n => sc_fifo_chn_5212_full_n,
        if_write => grp_p_PE_v2_fu_3512_dout_2_write,
        if_dout => sc_fifo_chn_5212_dout,
        if_empty_n => sc_fifo_chn_5212_empty_n,
        if_read => grp_p_sc_stream_merge_raw_fu_3574_din_23_read);

    sc_fifo_chn_3214_fifo_U : component fifo_w128_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_merge_raw_fu_3574_dout_0_din,
        if_full_n => sc_fifo_chn_3214_full_n,
        if_write => grp_p_sc_stream_merge_raw_fu_3574_dout_0_write,
        if_dout => sc_fifo_chn_3214_dout,
        if_empty_n => sc_fifo_chn_3214_empty_n,
        if_read => grp_p_sc_stream_resize_equal_inst_2_fu_3638_din_0_read);

    sc_fifo_chn_4215_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_merge_raw_fu_3574_dout_1_din,
        if_full_n => sc_fifo_chn_4215_full_n,
        if_write => grp_p_sc_stream_merge_raw_fu_3574_dout_1_write,
        if_dout => sc_fifo_chn_4215_dout,
        if_empty_n => sc_fifo_chn_4215_empty_n,
        if_read => grp_p_sc_stream_resize_equal_inst_2_fu_3638_din_1_read);

    sc_fifo_chn_5216_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_merge_raw_fu_3574_dout_2_din,
        if_full_n => sc_fifo_chn_5216_full_n,
        if_write => grp_p_sc_stream_merge_raw_fu_3574_dout_2_write,
        if_dout => sc_fifo_chn_5216_dout,
        if_empty_n => sc_fifo_chn_5216_empty_n,
        if_read => grp_p_sc_stream_resize_equal_inst_2_fu_3638_din_2_read);

    sc_fifo_chn_3218_fifo_U : component fifo_w128_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_0_din,
        if_full_n => sc_fifo_chn_3218_full_n,
        if_write => grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_0_write,
        if_dout => sc_fifo_chn_3218_dout,
        if_empty_n => sc_fifo_chn_3218_empty_n,
        if_read => grp_p_sc_stream_router_merge_eop_fu_3660_din_a_0_read);

    sc_fifo_chn_4219_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_1_din,
        if_full_n => sc_fifo_chn_4219_full_n,
        if_write => grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_1_write,
        if_dout => sc_fifo_chn_4219_dout,
        if_empty_n => sc_fifo_chn_4219_empty_n,
        if_read => grp_p_sc_stream_router_merge_eop_fu_3660_din_a_1_read);

    sc_fifo_chn_5220_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_2_din,
        if_full_n => sc_fifo_chn_5220_full_n,
        if_write => grp_p_sc_stream_resize_equal_inst_2_fu_3638_dout_2_write,
        if_dout => sc_fifo_chn_5220_dout,
        if_empty_n => sc_fifo_chn_5220_empty_n,
        if_read => grp_p_sc_stream_router_merge_eop_fu_3660_din_a_2_read);

    sc_fifo_chn_3222_fifo_U : component fifo_w128_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_router_merge_eop_fu_3660_dout_0_din,
        if_full_n => sc_fifo_chn_3222_full_n,
        if_write => grp_p_sc_stream_router_merge_eop_fu_3660_dout_0_write,
        if_dout => sc_fifo_chn_3222_dout,
        if_empty_n => sc_fifo_chn_3222_empty_n,
        if_read => grp_p_sc_stream_last_fixinst_1_fu_3690_din_0_read);

    sc_fifo_chn_4223_fifo_U : component fifo_w1_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_router_merge_eop_fu_3660_dout_1_din,
        if_full_n => sc_fifo_chn_4223_full_n,
        if_write => grp_p_sc_stream_router_merge_eop_fu_3660_dout_1_write,
        if_dout => sc_fifo_chn_4223_dout,
        if_empty_n => sc_fifo_chn_4223_empty_n,
        if_read => grp_p_sc_stream_last_fixinst_1_fu_3690_din_1_read);

    sc_fifo_chn_5224_fifo_U : component fifo_w16_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_router_merge_eop_fu_3660_dout_2_din,
        if_full_n => sc_fifo_chn_5224_full_n,
        if_write => grp_p_sc_stream_router_merge_eop_fu_3660_dout_2_write,
        if_dout => sc_fifo_chn_5224_dout,
        if_empty_n => sc_fifo_chn_5224_empty_n,
        if_read => grp_p_sc_stream_last_fixinst_1_fu_3690_din_2_read);

    sc_fifo_chn_3226_fifo_U : component fifo_w128_d16_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_last_fixinst_1_fu_3690_dout_0_din,
        if_full_n => sc_fifo_chn_3226_full_n,
        if_write => grp_p_sc_stream_last_fixinst_1_fu_3690_dout_0_write,
        if_dout => sc_fifo_chn_3226_dout,
        if_empty_n => sc_fifo_chn_3226_empty_n,
        if_read => grp_p_sc_stream_stitchinginst_1_fu_3712_din_0_read);

    sc_fifo_chn_4227_fifo_U : component fifo_w1_d16_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_last_fixinst_1_fu_3690_dout_1_din,
        if_full_n => sc_fifo_chn_4227_full_n,
        if_write => grp_p_sc_stream_last_fixinst_1_fu_3690_dout_1_write,
        if_dout => sc_fifo_chn_4227_dout,
        if_empty_n => sc_fifo_chn_4227_empty_n,
        if_read => grp_p_sc_stream_stitchinginst_1_fu_3712_din_1_read);

    sc_fifo_chn_5228_fifo_U : component fifo_w16_d16_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_last_fixinst_1_fu_3690_dout_2_din,
        if_full_n => sc_fifo_chn_5228_full_n,
        if_write => grp_p_sc_stream_last_fixinst_1_fu_3690_dout_2_write,
        if_dout => sc_fifo_chn_5228_dout,
        if_empty_n => sc_fifo_chn_5228_empty_n,
        if_read => grp_p_sc_stream_stitchinginst_1_fu_3712_din_2_read);




    ctrl_acf_read <= grp_p_sc_stream_splitter_cloneinst_3_fu_3050_din_read;
    ctrl_db_output_read <= grp_p_data_buffer_TWO_D_fu_2584_ctrl_db_output_read;
    ctrl_depth_read <= grp_p_data_buffer_TWO_D_fu_2584_ctrl_depth_read;
    ctrl_image_data_read <= grp_p_data_buffer_TWO_D_fu_2584_ctrl_image_data_read;
    ctrl_image_size_read <= grp_p_data_buffer_TWO_D_fu_2584_ctrl_image_size_read;
    ctrl_output_channel_read <= grp_p_sc_stream_router_merge_eop_fu_3660_ctrl_channel_read;
    ctrl_pool_N_read <= grp_p_sc_pooling_fu_2996_ctrl_N_read;
    ctrl_pool_depth_read <= grp_p_sc_pooling_fu_2996_ctrl_depth_read;
    ctrl_pool_size_read <= grp_p_sc_pooling_fu_2996_ctrl_pooling_size_read;
    ctrl_pool_type_read <= grp_p_sc_pooling_fu_2996_ctrl_type_read;
    ctrl_replay_read <= grp_p_data_buffer_TWO_D_fu_2584_ctrl_replay_read;
    ctrl_row_N_read <= ap_const_logic_0;
    ctrl_row_size_pkg_read <= grp_p_data_buffer_TWO_D_fu_2584_ctrl_row_size_pkg_read;
    ctrl_stitch_buf_depth_read <= grp_p_sc_stream_stitchinginst_1_fu_3712_ctrl_buf_depth_read;
    ctrl_stitch_depth_read <= grp_p_sc_stream_stitchinginst_1_fu_3712_ctrl_depth_read;
    ctrl_stride_read <= grp_p_data_buffer_TWO_D_fu_2584_ctrl_stride_read;
    ctrl_window_size_read <= grp_p_data_buffer_TWO_D_fu_2584_ctrl_window_size_read;
    ctrl_zeropad_read <= grp_p_data_buffer_TWO_D_fu_2584_ctrl_zeropad_read;
    data_buf_sink_0_read <= grp_p_sc_stream_stitchinginst_1_fu_3712_din_buf_0_read;
    data_buf_sink_1_read <= grp_p_sc_stream_stitchinginst_1_fu_3712_din_buf_1_read;
    data_buf_sink_2_read <= grp_p_sc_stream_stitchinginst_1_fu_3712_din_buf_2_read;
    data_sink_0_read <= grp_p_sc_stream_resize_equal_inst_1_fu_2032_din_0_read;
    data_sink_1_read <= grp_p_sc_stream_resize_equal_inst_1_fu_2032_din_1_read;
    data_sink_2_read <= grp_p_sc_stream_resize_equal_inst_1_fu_2032_din_2_read;
    data_source_0_din <= grp_p_sc_stream_stitchinginst_1_fu_3712_dout_0_din;
    data_source_0_write <= grp_p_sc_stream_stitchinginst_1_fu_3712_dout_0_write;
    data_source_1_din <= grp_p_sc_stream_stitchinginst_1_fu_3712_dout_1_din;
    data_source_1_write <= grp_p_sc_stream_stitchinginst_1_fu_3712_dout_1_write;
    data_source_2_din <= grp_p_sc_stream_stitchinginst_1_fu_3712_dout_2_din;
    data_source_2_write <= grp_p_sc_stream_stitchinginst_1_fu_3712_dout_2_write;
    w_sink_0_read <= grp_p_sc_stream_resize_up_inst_3_fu_2054_din_0_read;
    w_sink_1_read <= grp_p_sc_stream_resize_up_inst_3_fu_2054_din_1_read;
    w_sink_2_read <= grp_p_sc_stream_resize_up_inst_3_fu_2054_din_2_read;
    weight_ctrls_in_read <= grp_p_sc_stream_splitter_cloneinst_1_fu_2140_din_read;
end behav;
