{{include_text('defines.yaml')}}

architecture:
  # ======================= Top level is !Hierarchical =======================
  nodes:
  - !Container # Top-level system
    name: chip
    <<<: [*container_defaults]
    attributes: {has_power_gating: True}

  - !Component # DRAM main memory
    name: glb
    <<<: [*component_defaults]
    subclass: smartbuffer_sram
    attributes: 
      width: 2048
      depth: 1024 * 1024 * 32 * 8 // width # 32MB
    constraints: 
      dataspace: {keep_only: [Inputs, Outputs]}
      temporal:
        factors: !nomerge [Q=0, M=-1, C=-1, X=1]
        no_iteration_over_dataspaces: !nomerge []
        permutation: [N, M, C, Q, P]

  - !Container # Tile
    name: shared_router_group
    <<<: [*container_defaults, *spatial_map_all_weights]
    attributes: {has_power_gating: True}
    spatial: {meshX: 8}

  - !Component # Router: Sends data to other tiles
    name: router
    # No passthrough here because we assume multiple writes can be staged
    # before sending
    <<<: [*component_defaults, *keep_inputs, *keep_outputs, *no_temporal_reuse]
    subclass: isaac_router_shared_by_four
    attributes: {depth: INF, width: 128}

  - !Container # Tile
    name: tile_in_chip # long name so it doesn't conflict with other names
    <<<: [*container_defaults, *spatial_map_all_weights]
    attributes: {has_power_gating: True}
    spatial: {meshX: 4}
