Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Sep  6 11:26:30 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 75 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   BUSA_DO<0>_IBUF
   BUSA_DO<10>_IBUF
   BUSA_DO<11>_IBUF
   BUSA_DO<12>_IBUF
   BUSA_DO<13>_IBUF
   BUSA_DO<14>_IBUF
   BUSA_DO<15>_IBUF
   BUSA_DO<1>_IBUF
   BUSA_DO<2>_IBUF
   BUSA_DO<3>_IBUF
   BUSA_DO<4>_IBUF
   BUSA_DO<5>_IBUF
   BUSA_DO<6>_IBUF
   BUSA_DO<7>_IBUF
   BUSA_DO<8>_IBUF
   BUSA_DO<9>_IBUF
   BUSB_DO<0>_IBUF
   BUSB_DO<10>_IBUF
   BUSB_DO<11>_IBUF
   BUSB_DO<12>_IBUF
   BUSB_DO<13>_IBUF
   BUSB_DO<14>_IBUF
   BUSB_DO<15>_IBUF
   BUSB_DO<1>_IBUF
   BUSB_DO<2>_IBUF
   BUSB_DO<3>_IBUF
   BUSB_DO<4>_IBUF
   BUSB_DO<5>_IBUF
   BUSB_DO<6>_IBUF
   BUSB_DO<7>_IBUF
   BUSB_DO<8>_IBUF
   BUSB_DO<9>_IBUF
   TDC_DONE<0>_IBUF
   TDC_DONE<1>_IBUF
   TDC_DONE<2>_IBUF
   TDC_DONE<3>_IBUF
   TDC_DONE<4>_IBUF
   TDC_DONE<5>_IBUF
   TDC_DONE<6>_IBUF
   TDC_DONE<7>_IBUF
   TDC_DONE<8>_IBUF
   TDC_DONE<9>_IBUF
   TDC_MON_TIMING<0>_IBUF
   TDC_MON_TIMING<1>_IBUF
   TDC_MON_TIMING<2>_IBUF
   TDC_MON_TIMING<3>_IBUF
   TDC_MON_TIMING<4>_IBUF
   TDC_MON_TIMING<5>_IBUF
   TDC_MON_TIMING<6>_IBUF
   TDC_MON_TIMING<7>_IBUF
   TDC_MON_TIMING<8>_IBUF
   TDC_MON_TIMING<9>_IBUF
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[3].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[4].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[5].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[8].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t1_RAMD_D1_O
   klm_scrod_trig_interface/conc_intfc_ins/tdc_ins/TDC_CH_GEN[9].tdc_ch_ins/fifo_ins/Mram_dpram_t2_RAMD_D1_O
   mgtlos<1>_IBUF
   mgtmod0<1>_IBUF
   mgttxfault<1>_IBUF


