# PLL  <span class="tag declare">declare</span>

Name | Type
---- | ----
A | input
Y | output
# dac_lec$src/dac_analog.lec$HalfBridge  <span class="tag declare">declare</span>

Name | Type
---- | ----
in | analog
in_inv | analog
out | analog
vdd | analog
vss | analog
# Sawtooth  <span class="tag declare">declare</span>

Name | Type
---- | ----
data | output
# dac_lec$src/dac_tb.lec$DACTestbench <span class="tag export">export</span> <span class="tag declare">declare</span>

# $R <span class="tag export">export</span> <span class="tag declare">declare</span>
Built-in resistor

Name | Type
---- | ----
A | analog
B | analog
# $R <span class="tag export">export</span> <span class="tag declare">declare</span>
Built-in resistor

Name | Type
---- | ----
A | analog
B | analog
# $C <span class="tag export">export</span> <span class="tag declare">declare</span>
Built-in capacitor

Name | Type
---- | ----
A | analog
B | analog
# $C <span class="tag export">export</span> <span class="tag declare">declare</span>
Built-in capacitor

Name | Type
---- | ----
A | analog
B | analog
# electron_lec$src/cells.lec$Test <span class="tag export">export</span> <span class="tag declare">declare</span>
Built-in capacitor

Name | Type
---- | ----
left | analog
top | analog
right | analog
bottom | analog
# $D <span class="tag export">export</span> <span class="tag declare">declare</span>
Built-in capacitor

Name | Type
---- | ----
A | analog
K | analog
# $M <span class="tag export">export</span> <span class="tag declare">declare</span>
Built-in capacitor

Name | Type
---- | ----
G | analog
D | analog
S | analog
