module top_module (
    input in1,
    input in2,
    output out);
    assign out = in1 & (~in2);
    
    //wire wx;   // Alternative
    //not no1(wx,in2);
    //and and1(out , in1, wx);    

endmodule
