DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "rst_ddrif_0_sys"
duLibraryName "fdas_core_lib"
duName "reset_sync"
elements [
]
mwi 0
uid 9185,0
)
(Instance
name "rst_ddrif_3_sys"
duLibraryName "fdas_core_lib"
duName "reset_sync"
elements [
]
mwi 0
uid 9229,0
)
(Instance
name "rst_ddrif_0_pcie"
duLibraryName "fdas_core_lib"
duName "reset_sync"
elements [
]
mwi 0
uid 16704,0
)
(Instance
name "pcif_i"
duLibraryName "pcif_lib"
duName "pcif"
elements [
]
mwi 0
uid 23984,0
)
(Instance
name "ddrif2_0"
duLibraryName "ddrif2_lib"
duName "ddrif2"
elements [
]
mwi 0
uid 24831,0
)
(Instance
name "ddrif2_3"
duLibraryName "ddrif2_lib"
duName "ddrif2"
elements [
]
mwi 0
uid 25326,0
)
(Instance
name "ddrif2_2"
duLibraryName "ddrif2_lib"
duName "ddrif2"
elements [
]
mwi 0
uid 25525,0
)
(Instance
name "core_reconf_i"
duLibraryName "fdas_core_lib"
duName "core_reconf"
elements [
(GiElement
name "ddr_g"
type "natural"
value "ddr_g"
)
(GiElement
name "fft_abits_g"
type "natural"
value "fft_abits_g"
)
(GiElement
name "fft_g"
type "natural"
value "fft_g"
)
(GiElement
name "ifft_g"
type "natural"
value "ifft_g"
)
(GiElement
name "ifft_loop_bits_g"
type "natural"
value "ifft_loop_bits_g"
)
(GiElement
name "ifft_loop_g"
type "natural"
value "ifft_loop_g"
)
(GiElement
name "summer_g"
type "natural"
value "summer_g"
)
(GiElement
name "harmonic_g"
type "natural"
value "harmonic_g"
)
(GiElement
name "product_id_g"
type "natural"
value "product_id_g"
)
(GiElement
name "version_number_g"
type "natural"
value "version_number_g"
)
(GiElement
name "revision_number_g"
type "natural"
value "revision_number_g"
)
(GiElement
name "res_pages_g"
type "natural"
value "res_pages_g"
)
]
mwi 0
uid 28395,0
)
(Instance
name "rst_ddrif_2_sys"
duLibraryName "fdas_core_lib"
duName "reset_sync"
elements [
]
mwi 0
uid 28575,0
)
(Instance
name "rst_ddrif_0_ddr"
duLibraryName "fdas_core_lib"
duName "reset_sync"
elements [
]
mwi 0
uid 28832,0
)
(Instance
name "rst_ddrif_2_ddr"
duLibraryName "fdas_core_lib"
duName "reset_sync"
elements [
]
mwi 0
uid 28854,0
)
(Instance
name "rst_ddrif_3_ddr"
duLibraryName "fdas_core_lib"
duName "reset_sync"
elements [
]
mwi 0
uid 28876,0
)
(Instance
name "rst_ddrif_2_pcie"
duLibraryName "fdas_core_lib"
duName "reset_sync"
elements [
]
mwi 0
uid 29048,0
)
(Instance
name "rst_ddrif_3_pcie"
duLibraryName "fdas_core_lib"
duName "reset_sync"
elements [
]
mwi 0
uid 29070,0
)
(Instance
name "rst_core_pcie"
duLibraryName "fdas_core_lib"
duName "reset_sync"
elements [
]
mwi 0
uid 29092,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb6"
number "6"
)
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "eb5"
number "5"
)
(EmbeddedInstance
name "eb7"
number "7"
)
(EmbeddedInstance
name "eb8"
number "8"
)
]
libraryRefs [
"ieee"
"ddrif2_lib"
"cld_lib"
"conv_lib"
"mci_top_lib"
"pcif_lib"
"ctrl_lib"
]
)
version "30.1"
appVersion "2012.2a (Build 3)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI20_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI20_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI20_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hds\\fdas_core\\scm.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI20_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hds\\fdas_core\\scm.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI20_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "scm"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI20_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hds\\fdas_core"
)
(vvPair
variable "d_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI20_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hds\\fdas_core"
)
(vvPair
variable "date"
value "15/09/2023"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "15"
)
(vvPair
variable "entity_name"
value "fdas_core"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "scm.bd"
)
(vvPair
variable "f_logical"
value "scm.bd"
)
(vvPair
variable "f_noext"
value "scm"
)
(vvPair
variable "graphical_source_author"
value "droogm"
)
(vvPair
variable "graphical_source_date"
value "09/15/23"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "15:17:28"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "COVNETICSDT17"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "fdas_core_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/FDAS_CORE/fdas_core_lib/designcheck"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/FDAS_CORE/fdas_core_lib/work"
)
(vvPair
variable "mm"
value "09"
)
(vvPair
variable "module_name"
value "fdas_core"
)
(vvPair
variable "month"
value "Sep"
)
(vvPair
variable "month_long"
value "September"
)
(vvPair
variable "p"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI20_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hds\\fdas_core\\scm.bd"
)
(vvPair
variable "p_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI20_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hds\\fdas_core\\scm.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fdas"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "scm"
)
(vvPair
variable "this_file_logical"
value "scm"
)
(vvPair
variable "time"
value "15:17:37"
)
(vvPair
variable "unit"
value "fdas_core"
)
(vvPair
variable "user"
value "droogm"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "scm"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Net
uid 1267,0
lang 2
decl (Decl
n "CLK_MC"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 13,0
)
declText (MLText
uid 1268,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-78200,-113000,-77400"
st "CLK_MC                    : std_logic"
)
)
*2 (Net
uid 1275,0
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 14,0
)
declText (MLText
uid 1276,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-76600,-113000,-75800"
st "CLK_SYS                   : std_logic"
)
)
*3 (Net
uid 1331,0
lang 2
decl (Decl
n "RST_MC_N"
t "std_logic"
preAdd 0
posAdd 0
o 47
suid 21,0
)
declText (MLText
uid 1332,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-51000,-113000,-50200"
st "RST_MC_N                  : std_logic"
)
)
*4 (PortIoIn
uid 2597,0
shape (CompositeShape
uid 2598,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2599,0
sl 0
ro 270
xt "-87000,-13375,-85500,-12625"
)
(Line
uid 2600,0
sl 0
ro 270
xt "-85500,-13000,-85000,-13000"
pts [
"-85500,-13000"
"-85000,-13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2601,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2602,0
va (VaSet
)
xt "-91600,-13500,-88000,-12500"
st "CLK_MC"
ju 2
blo "-88000,-12700"
tm "WireNameMgr"
)
)
)
*5 (PortIoIn
uid 2611,0
shape (CompositeShape
uid 2612,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2613,0
sl 0
ro 270
xt "-87000,-12375,-85500,-11625"
)
(Line
uid 2614,0
sl 0
ro 270
xt "-85500,-12000,-85000,-12000"
pts [
"-85500,-12000"
"-85000,-12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2615,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2616,0
va (VaSet
)
xt "-92700,-12500,-88000,-11500"
st "RST_MC_N"
ju 2
blo "-88000,-11700"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 4107,0
lang 2
decl (Decl
n "RXM_READ"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 131,0
)
declText (MLText
uid 4108,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-47800,-113000,-47000"
st "RXM_READ                  : std_logic"
)
)
*7 (Net
uid 4115,0
lang 2
decl (Decl
n "RXM_WRITE"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 132,0
)
declText (MLText
uid 4116,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-47000,-113000,-46200"
st "RXM_WRITE                 : std_logic"
)
)
*8 (Net
uid 4123,0
lang 2
decl (Decl
n "RXM_ADDRESS"
t "std_logic_vector"
b "(21 DOWNTO 0)"
preAdd 0
posAdd 0
o 49
suid 133,0
)
declText (MLText
uid 4124,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-49400,-102500,-48600"
st "RXM_ADDRESS               : std_logic_vector(21 DOWNTO 0)"
)
)
*9 (Net
uid 4131,0
lang 2
decl (Decl
n "RXM_BYTE_ENABLE"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 50
suid 134,0
)
declText (MLText
uid 4132,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-48600,-103000,-47800"
st "RXM_BYTE_ENABLE           : std_logic_vector(3 downto 0)"
)
)
*10 (Net
uid 4139,0
lang 2
decl (Decl
n "RXM_WRITE_DATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 53
suid 135,0
)
declText (MLText
uid 4140,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-46200,-102500,-45400"
st "RXM_WRITE_DATA            : std_logic_vector(31 downto 0)"
)
)
*11 (PortIoIn
uid 4147,0
shape (CompositeShape
uid 4148,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4149,0
sl 0
ro 270
xt "-87000,-26375,-85500,-25625"
)
(Line
uid 4150,0
sl 0
ro 270
xt "-85500,-26000,-85000,-26000"
pts [
"-85500,-26000"
"-85000,-26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4151,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4152,0
va (VaSet
)
xt "-92800,-26500,-88000,-25500"
st "RXM_READ"
ju 2
blo "-88000,-25700"
tm "WireNameMgr"
)
)
)
*12 (PortIoIn
uid 4153,0
shape (CompositeShape
uid 4154,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4155,0
sl 0
ro 270
xt "-87000,-25375,-85500,-24625"
)
(Line
uid 4156,0
sl 0
ro 270
xt "-85500,-25000,-85000,-25000"
pts [
"-85500,-25000"
"-85000,-25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4157,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4158,0
va (VaSet
)
xt "-93200,-25500,-88000,-24500"
st "RXM_WRITE"
ju 2
blo "-88000,-24700"
tm "WireNameMgr"
)
)
)
*13 (PortIoIn
uid 4159,0
shape (CompositeShape
uid 4160,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4161,0
sl 0
ro 270
xt "-87000,-24375,-85500,-23625"
)
(Line
uid 4162,0
sl 0
ro 270
xt "-85500,-24000,-85000,-24000"
pts [
"-85500,-24000"
"-85000,-24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4163,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4164,0
va (VaSet
)
xt "-94800,-24500,-88000,-23500"
st "RXM_ADDRESS"
ju 2
blo "-88000,-23700"
tm "WireNameMgr"
)
)
)
*14 (PortIoIn
uid 4165,0
shape (CompositeShape
uid 4166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4167,0
sl 0
ro 270
xt "-87000,-23375,-85500,-22625"
)
(Line
uid 4168,0
sl 0
ro 270
xt "-85500,-23000,-85000,-23000"
pts [
"-85500,-23000"
"-85000,-23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4169,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4170,0
va (VaSet
)
xt "-96400,-23500,-88000,-22500"
st "RXM_BYTE_ENABLE"
ju 2
blo "-88000,-22700"
tm "WireNameMgr"
)
)
)
*15 (PortIoIn
uid 4171,0
shape (CompositeShape
uid 4172,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4173,0
sl 0
ro 270
xt "-87000,-22375,-85500,-21625"
)
(Line
uid 4174,0
sl 0
ro 270
xt "-85500,-22000,-85000,-22000"
pts [
"-85500,-22000"
"-85000,-22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4175,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4176,0
va (VaSet
)
xt "-96100,-22500,-88000,-21500"
st "RXM_WRITE_DATA"
ju 2
blo "-88000,-21700"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 4177,0
lang 2
decl (Decl
n "RXM_READ_DATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 91
suid 136,0
)
declText (MLText
uid 4178,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-15800,-102500,-15000"
st "RXM_READ_DATA             : std_logic_vector(31 downto 0)"
)
)
*17 (Net
uid 4185,0
lang 2
decl (Decl
n "RXM_READ_DATA_VALD"
t "std_logic"
preAdd 0
posAdd 0
o 92
suid 137,0
)
declText (MLText
uid 4186,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-15000,-113000,-14200"
st "RXM_READ_DATA_VALD        : std_logic"
)
)
*18 (Net
uid 4193,0
lang 2
decl (Decl
n "RXM_WAIT_REQUEST"
t "std_logic"
preAdd 0
posAdd 0
o 94
suid 138,0
)
declText (MLText
uid 4194,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-13400,-113000,-12600"
st "RXM_WAIT_REQUEST          : std_logic"
)
)
*19 (PortIoOut
uid 4201,0
shape (CompositeShape
uid 4202,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4203,0
sl 0
ro 270
xt "-37500,-26375,-36000,-25625"
)
(Line
uid 4204,0
sl 0
ro 270
xt "-38000,-26000,-37500,-26000"
pts [
"-38000,-26000"
"-37500,-26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4205,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4206,0
va (VaSet
)
xt "-35000,-26500,-27300,-25500"
st "RXM_READ_DATA"
blo "-35000,-25700"
tm "WireNameMgr"
)
)
)
*20 (PortIoOut
uid 4207,0
shape (CompositeShape
uid 4208,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4209,0
sl 0
ro 270
xt "-37500,-25375,-36000,-24625"
)
(Line
uid 4210,0
sl 0
ro 270
xt "-38000,-25000,-37500,-25000"
pts [
"-38000,-25000"
"-37500,-25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4211,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4212,0
va (VaSet
)
xt "-35000,-25500,-24900,-24500"
st "RXM_READ_DATA_VALD"
blo "-35000,-24700"
tm "WireNameMgr"
)
)
)
*21 (PortIoOut
uid 4213,0
shape (CompositeShape
uid 4214,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4215,0
sl 0
ro 270
xt "-37500,-24375,-36000,-23625"
)
(Line
uid 4216,0
sl 0
ro 270
xt "-38000,-24000,-37500,-24000"
pts [
"-38000,-24000"
"-37500,-24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4217,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4218,0
va (VaSet
)
xt "-35000,-24500,-25800,-23500"
st "RXM_WAIT_REQUEST"
blo "-35000,-23700"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 4265,0
lang 2
decl (Decl
n "CLK_PCIE"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 141,0
)
declText (MLText
uid 4266,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-77400,-113000,-76600"
st "CLK_PCIE                  : std_logic"
)
)
*23 (Net
uid 4273,0
lang 2
decl (Decl
n "mcrwn_s"
t "std_logic"
preAdd 0
posAdd 0
o 132
suid 142,0
)
declText (MLText
uid 4274,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,17200,-109000,18000"
st "signal mcrwn_s                   : std_logic"
)
)
*24 (Net
uid 4275,0
lang 2
decl (Decl
n "mcaddr_s"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 128
suid 143,0
)
declText (MLText
uid 4276,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,14000,-99000,14800"
st "signal mcaddr_s                  : std_logic_vector(21 downto 0)"
)
)
*25 (Net
uid 4331,0
lang 2
decl (Decl
n "mcdata_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 130
suid 171,0
)
declText (MLText
uid 4332,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,15600,-99000,16400"
st "signal mcdata_s                  : std_logic_vector(31 downto 0)"
)
)
*26 (PortIoIn
uid 4491,0
shape (CompositeShape
uid 4492,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4493,0
sl 0
ro 270
xt "-87000,-20375,-85500,-19625"
)
(Line
uid 4494,0
sl 0
ro 270
xt "-85500,-20000,-85000,-20000"
pts [
"-85500,-20000"
"-85000,-20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4495,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4496,0
va (VaSet
)
xt "-92100,-20500,-88000,-19500"
st "CLK_PCIE"
ju 2
blo "-88000,-19700"
tm "WireNameMgr"
)
)
)
*27 (PortIoIn
uid 4503,0
shape (CompositeShape
uid 4504,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4505,0
sl 0
ro 270
xt "-86000,-46375,-84500,-45625"
)
(Line
uid 4506,0
sl 0
ro 270
xt "-84500,-46000,-84000,-46000"
pts [
"-84500,-46000"
"-84000,-46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4507,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4508,0
va (VaSet
)
xt "-91500,-46500,-87000,-45500"
st "CLK_DDR0"
ju 2
blo "-87000,-45700"
tm "WireNameMgr"
)
)
)
*28 (PortIoOut
uid 4551,0
shape (CompositeShape
uid 4552,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4553,0
sl 0
ro 270
xt "-34500,-53375,-33000,-52625"
)
(Line
uid 4554,0
sl 0
ro 270
xt "-35000,-53000,-34500,-53000"
pts [
"-35000,-53000"
"-34500,-53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4555,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4556,0
va (VaSet
)
xt "-32000,-53500,-23400,-52500"
st "AMM_WRITE_DATA0"
blo "-32000,-52700"
tm "WireNameMgr"
)
)
)
*29 (PortIoOut
uid 4557,0
shape (CompositeShape
uid 4558,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4559,0
sl 0
ro 270
xt "-34500,-49375,-33000,-48625"
)
(Line
uid 4560,0
sl 0
ro 270
xt "-35000,-49000,-34500,-49000"
pts [
"-35000,-49000"
"-34500,-49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4561,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4562,0
va (VaSet
)
xt "-32000,-49500,-25900,-48500"
st "AMM_WRITE0"
blo "-32000,-48700"
tm "WireNameMgr"
)
)
)
*30 (PortIoOut
uid 4563,0
shape (CompositeShape
uid 4564,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4565,0
sl 0
ro 270
xt "-34500,-52375,-33000,-51625"
)
(Line
uid 4566,0
sl 0
ro 270
xt "-35000,-52000,-34500,-52000"
pts [
"-35000,-52000"
"-34500,-52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4567,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4568,0
va (VaSet
)
xt "-32000,-52500,-24700,-51500"
st "AMM_ADDRESS0"
blo "-32000,-51700"
tm "WireNameMgr"
)
)
)
*31 (PortIoOut
uid 4569,0
shape (CompositeShape
uid 4570,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4571,0
sl 0
ro 270
xt "-34500,-48375,-33000,-47625"
)
(Line
uid 4572,0
sl 0
ro 270
xt "-35000,-48000,-34500,-48000"
pts [
"-35000,-48000"
"-34500,-48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4573,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4574,0
va (VaSet
)
xt "-32000,-48500,-26700,-47500"
st "AMM_READ0"
blo "-32000,-47700"
tm "WireNameMgr"
)
)
)
*32 (PortIoOut
uid 4583,0
shape (CompositeShape
uid 4584,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4585,0
sl 0
ro 90
xt "-86000,-69375,-84500,-68625"
)
(Line
uid 4586,0
sl 0
ro 90
xt "-84500,-69000,-84000,-69000"
pts [
"-84000,-69000"
"-84500,-69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4587,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4588,0
va (VaSet
)
xt "-99000,-69500,-87000,-68500"
st "RD_DMA_0_WAIT_REQUEST"
ju 2
blo "-87000,-68700"
tm "WireNameMgr"
)
)
)
*33 (PortIoOut
uid 4613,0
shape (CompositeShape
uid 4614,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4615,0
sl 0
ro 270
xt "-34500,-67375,-33000,-66625"
)
(Line
uid 4616,0
sl 0
ro 270
xt "-35000,-67000,-34500,-67000"
pts [
"-35000,-67000"
"-34500,-67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4617,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4618,0
va (VaSet
)
xt "-32000,-67500,-21700,-66500"
st "WR_DMA_0_READ_DATA"
blo "-32000,-66700"
tm "WireNameMgr"
)
)
)
*34 (PortIoOut
uid 4619,0
shape (CompositeShape
uid 4620,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4621,0
sl 0
ro 270
xt "-34500,-66375,-33000,-65625"
)
(Line
uid 4622,0
sl 0
ro 270
xt "-35000,-66000,-34500,-66000"
pts [
"-35000,-66000"
"-34500,-66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4623,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4624,0
va (VaSet
)
xt "-32000,-66500,-18700,-65500"
st "WR_DMA_0_READ_DATA_VALID"
blo "-32000,-65700"
tm "WireNameMgr"
)
)
)
*35 (PortIoOut
uid 4625,0
shape (CompositeShape
uid 4626,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4627,0
sl 0
ro 270
xt "-34500,-69375,-33000,-68625"
)
(Line
uid 4628,0
sl 0
ro 270
xt "-35000,-69000,-34500,-69000"
pts [
"-35000,-69000"
"-34500,-69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4629,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4630,0
va (VaSet
)
xt "-32000,-69500,-19800,-68500"
st "WR_DMA_0_WAIT_REQUEST"
blo "-32000,-68700"
tm "WireNameMgr"
)
)
)
*36 (PortIoIn
uid 4751,0
shape (CompositeShape
uid 4752,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4753,0
sl 0
ro 270
xt "-86000,-66375,-84500,-65625"
)
(Line
uid 4754,0
sl 0
ro 270
xt "-84500,-66000,-84000,-66000"
pts [
"-84500,-66000"
"-84000,-66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4755,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4756,0
va (VaSet
)
xt "-96200,-66500,-87000,-65500"
st "RD_DMA_0_ADDRESS"
ju 2
blo "-87000,-65700"
tm "WireNameMgr"
)
)
)
*37 (PortIoIn
uid 4757,0
shape (CompositeShape
uid 4758,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4759,0
sl 0
ro 270
xt "-86000,-67375,-84500,-66625"
)
(Line
uid 4760,0
sl 0
ro 270
xt "-84500,-67000,-84000,-67000"
pts [
"-84500,-67000"
"-84000,-67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4761,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4762,0
va (VaSet
)
xt "-97500,-67500,-87000,-66500"
st "RD_DMA_0_WRITE_DATA"
ju 2
blo "-87000,-66700"
tm "WireNameMgr"
)
)
)
*38 (PortIoIn
uid 4763,0
shape (CompositeShape
uid 4764,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4765,0
sl 0
ro 270
xt "-86000,-65375,-84500,-64625"
)
(Line
uid 4766,0
sl 0
ro 270
xt "-84500,-65000,-84000,-65000"
pts [
"-84500,-65000"
"-84000,-65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4767,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4768,0
va (VaSet
)
xt "-98800,-65500,-87000,-64500"
st "RD_DMA_0_BURST_COUNT"
ju 2
blo "-87000,-64700"
tm "WireNameMgr"
)
)
)
*39 (PortIoIn
uid 4769,0
shape (CompositeShape
uid 4770,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4771,0
sl 0
ro 270
xt "-86000,-64375,-84500,-63625"
)
(Line
uid 4772,0
sl 0
ro 270
xt "-84500,-64000,-84000,-64000"
pts [
"-84500,-64000"
"-84000,-64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4773,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4774,0
va (VaSet
)
xt "-95900,-64500,-87000,-63500"
st "RD_DMA_0_BYTE_EN"
ju 2
blo "-87000,-63700"
tm "WireNameMgr"
)
)
)
*40 (PortIoIn
uid 4775,0
shape (CompositeShape
uid 4776,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4777,0
sl 0
ro 270
xt "-86000,-63375,-84500,-62625"
)
(Line
uid 4778,0
sl 0
ro 270
xt "-84500,-63000,-84000,-63000"
pts [
"-84500,-63000"
"-84000,-63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4779,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4780,0
va (VaSet
)
xt "-95000,-63500,-87000,-62500"
st "RD_DMA_0_WRITE"
ju 2
blo "-87000,-62700"
tm "WireNameMgr"
)
)
)
*41 (PortIoIn
uid 4805,0
shape (CompositeShape
uid 4806,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4807,0
sl 0
ro 90
xt "-34500,-63375,-33000,-62625"
)
(Line
uid 4808,0
sl 0
ro 90
xt "-35000,-63000,-34500,-63000"
pts [
"-34500,-63000"
"-35000,-63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4809,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4810,0
va (VaSet
)
xt "-32000,-63500,-24200,-62500"
st "WR_DMA_0_READ"
blo "-32000,-62700"
tm "WireNameMgr"
)
)
)
*42 (PortIoIn
uid 4811,0
shape (CompositeShape
uid 4812,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4813,0
sl 0
ro 90
xt "-34500,-65375,-33000,-64625"
)
(Line
uid 4814,0
sl 0
ro 90
xt "-35000,-65000,-34500,-65000"
pts [
"-34500,-65000"
"-35000,-65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4815,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4816,0
va (VaSet
)
xt "-32000,-65500,-22600,-64500"
st "WR_DMA_0_ADDRESS"
blo "-32000,-64700"
tm "WireNameMgr"
)
)
)
*43 (PortIoIn
uid 4817,0
shape (CompositeShape
uid 4818,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4819,0
sl 0
ro 90
xt "-34500,-64375,-33000,-63625"
)
(Line
uid 4820,0
sl 0
ro 90
xt "-35000,-64000,-34500,-64000"
pts [
"-34500,-64000"
"-35000,-64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4821,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4822,0
va (VaSet
)
xt "-32000,-64500,-20000,-63500"
st "WR_DMA_0_BURST_COUNT"
blo "-32000,-63700"
tm "WireNameMgr"
)
)
)
*44 (PortIoIn
uid 4847,0
shape (CompositeShape
uid 4848,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4849,0
sl 0
ro 270
xt "-86000,-53375,-84500,-52625"
)
(Line
uid 4850,0
sl 0
ro 270
xt "-84500,-53000,-84000,-53000"
pts [
"-84500,-53000"
"-84000,-53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4851,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4852,0
va (VaSet
)
xt "-95200,-53500,-87000,-52500"
st "AMM_READ_DATA0"
ju 2
blo "-87000,-52700"
tm "WireNameMgr"
)
)
)
*45 (PortIoIn
uid 4853,0
shape (CompositeShape
uid 4854,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4855,0
sl 0
ro 270
xt "-86000,-55375,-84500,-54625"
)
(Line
uid 4856,0
sl 0
ro 270
xt "-84500,-55000,-84000,-55000"
pts [
"-84500,-55000"
"-84000,-55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4857,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4858,0
va (VaSet
)
xt "-96700,-55500,-87000,-54500"
st "AMM_WAIT_REQUEST0"
ju 2
blo "-87000,-54700"
tm "WireNameMgr"
)
)
)
*46 (PortIoIn
uid 4859,0
shape (CompositeShape
uid 4860,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4861,0
sl 0
ro 270
xt "-86000,-52375,-84500,-51625"
)
(Line
uid 4862,0
sl 0
ro 270
xt "-84500,-52000,-84000,-52000"
pts [
"-84500,-52000"
"-84000,-52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4863,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4864,0
va (VaSet
)
xt "-98200,-52500,-87000,-51500"
st "AMM_READ_DATA_VALID0"
ju 2
blo "-87000,-51700"
tm "WireNameMgr"
)
)
)
*47 (PortIoOut
uid 5422,0
shape (CompositeShape
uid 5423,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5424,0
sl 0
ro 270
xt "-34500,-51375,-33000,-50625"
)
(Line
uid 5425,0
sl 0
ro 270
xt "-35000,-51000,-34500,-51000"
pts [
"-35000,-51000"
"-34500,-51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5426,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5427,0
va (VaSet
)
xt "-32000,-51500,-22900,-50500"
st "AMM_BURSTCOUNT0"
blo "-32000,-50700"
tm "WireNameMgr"
)
)
)
*48 (PortIoOut
uid 5434,0
shape (CompositeShape
uid 5435,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5436,0
sl 0
ro 270
xt "-34500,-50375,-33000,-49625"
)
(Line
uid 5437,0
sl 0
ro 270
xt "-35000,-50000,-34500,-50000"
pts [
"-35000,-50000"
"-34500,-50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5438,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5439,0
va (VaSet
)
xt "-32000,-50500,-25000,-49500"
st "AMM_BYTE_EN0"
blo "-32000,-49700"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 5440,0
decl (Decl
n "RST_PCIE_N"
t "std_logic"
o 48
suid 230,0
)
declText (MLText
uid 5441,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-50200,-113000,-49400"
st "RST_PCIE_N                : std_logic"
)
)
*50 (PortIoIn
uid 5446,0
shape (CompositeShape
uid 5447,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5448,0
sl 0
ro 270
xt "-87000,40625,-85500,41375"
)
(Line
uid 5449,0
sl 0
ro 270
xt "-85500,41000,-85000,41000"
pts [
"-85500,41000"
"-85000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5450,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5451,0
va (VaSet
)
xt "-93600,40500,-88000,41500"
st "RST_PCIE_N"
ju 2
blo "-88000,41300"
tm "WireNameMgr"
)
)
)
*51 (PortIoIn
uid 5458,0
shape (CompositeShape
uid 5459,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5460,0
sl 0
ro 270
xt "95000,-28375,96500,-27625"
)
(Line
uid 5461,0
sl 0
ro 270
xt "96500,-28000,97000,-28000"
pts [
"96500,-28000"
"97000,-28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5462,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5463,0
va (VaSet
)
xt "88000,-28500,94000,-27500"
st "RST_DDR0_N"
ju 2
blo "94000,-27700"
tm "WireNameMgr"
)
)
)
*52 (PortIoIn
uid 5488,0
shape (CompositeShape
uid 5489,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5490,0
sl 0
ro 270
xt "95000,-32375,96500,-31625"
)
(Line
uid 5491,0
sl 0
ro 270
xt "96500,-32000,97000,-32000"
pts [
"96500,-32000"
"97000,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5492,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5493,0
va (VaSet
)
xt "88000,-32500,94000,-31500"
st "RST_DDR3_N"
ju 2
blo "94000,-31700"
tm "WireNameMgr"
)
)
)
*53 (PortIoIn
uid 5494,0
shape (CompositeShape
uid 5495,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5496,0
sl 0
ro 270
xt "81000,-52375,82500,-51625"
)
(Line
uid 5497,0
sl 0
ro 270
xt "82500,-52000,83000,-52000"
pts [
"82500,-52000"
"83000,-52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5498,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5499,0
va (VaSet
)
xt "68800,-52500,80000,-51500"
st "AMM_READ_DATA_VALID3"
ju 2
blo "80000,-51700"
tm "WireNameMgr"
)
)
)
*54 (PortIoIn
uid 5500,0
shape (CompositeShape
uid 5501,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5502,0
sl 0
ro 270
xt "81000,-64375,82500,-63625"
)
(Line
uid 5503,0
sl 0
ro 270
xt "82500,-64000,83000,-64000"
pts [
"82500,-64000"
"83000,-64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5504,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5505,0
va (VaSet
)
xt "71100,-64500,80000,-63500"
st "RD_DMA_3_BYTE_EN"
ju 2
blo "80000,-63700"
tm "WireNameMgr"
)
)
)
*55 (PortIoOut
uid 5506,0
shape (CompositeShape
uid 5507,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5508,0
sl 0
ro 90
xt "81000,-69375,82500,-68625"
)
(Line
uid 5509,0
sl 0
ro 90
xt "82500,-69000,83000,-69000"
pts [
"83000,-69000"
"82500,-69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5510,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5511,0
va (VaSet
)
xt "68000,-69500,80000,-68500"
st "RD_DMA_3_WAIT_REQUEST"
ju 2
blo "80000,-68700"
tm "WireNameMgr"
)
)
)
*56 (PortIoIn
uid 5512,0
shape (CompositeShape
uid 5513,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5514,0
sl 0
ro 270
xt "81000,-55375,82500,-54625"
)
(Line
uid 5515,0
sl 0
ro 270
xt "82500,-55000,83000,-55000"
pts [
"82500,-55000"
"83000,-55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5516,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5517,0
va (VaSet
)
xt "70300,-55500,80000,-54500"
st "AMM_WAIT_REQUEST3"
ju 2
blo "80000,-54700"
tm "WireNameMgr"
)
)
)
*57 (PortIoIn
uid 5518,0
shape (CompositeShape
uid 5519,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5520,0
sl 0
ro 270
xt "81000,-66375,82500,-65625"
)
(Line
uid 5521,0
sl 0
ro 270
xt "82500,-66000,83000,-66000"
pts [
"82500,-66000"
"83000,-66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5522,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5523,0
va (VaSet
)
xt "70800,-66500,80000,-65500"
st "RD_DMA_3_ADDRESS"
ju 2
blo "80000,-65700"
tm "WireNameMgr"
)
)
)
*58 (PortIoIn
uid 5524,0
shape (CompositeShape
uid 5525,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5526,0
sl 0
ro 270
xt "81000,-46375,82500,-45625"
)
(Line
uid 5527,0
sl 0
ro 270
xt "82500,-46000,83000,-46000"
pts [
"82500,-46000"
"83000,-46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5528,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5529,0
va (VaSet
)
xt "75500,-46500,80000,-45500"
st "CLK_DDR3"
ju 2
blo "80000,-45700"
tm "WireNameMgr"
)
)
)
*59 (PortIoIn
uid 5530,0
shape (CompositeShape
uid 5531,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5532,0
sl 0
ro 270
xt "81000,-67375,82500,-66625"
)
(Line
uid 5533,0
sl 0
ro 270
xt "82500,-67000,83000,-67000"
pts [
"82500,-67000"
"83000,-67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5534,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5535,0
va (VaSet
)
xt "69500,-67500,80000,-66500"
st "RD_DMA_3_WRITE_DATA"
ju 2
blo "80000,-66700"
tm "WireNameMgr"
)
)
)
*60 (PortIoIn
uid 5536,0
shape (CompositeShape
uid 5537,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5538,0
sl 0
ro 270
xt "81000,-63375,82500,-62625"
)
(Line
uid 5539,0
sl 0
ro 270
xt "82500,-63000,83000,-63000"
pts [
"82500,-63000"
"83000,-63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5540,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5541,0
va (VaSet
)
xt "72000,-63500,80000,-62500"
st "RD_DMA_3_WRITE"
ju 2
blo "80000,-62700"
tm "WireNameMgr"
)
)
)
*61 (PortIoIn
uid 5542,0
shape (CompositeShape
uid 5543,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5544,0
sl 0
ro 270
xt "81000,-53375,82500,-52625"
)
(Line
uid 5545,0
sl 0
ro 270
xt "82500,-53000,83000,-53000"
pts [
"82500,-53000"
"83000,-53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5546,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5547,0
va (VaSet
)
xt "71800,-53500,80000,-52500"
st "AMM_READ_DATA3"
ju 2
blo "80000,-52700"
tm "WireNameMgr"
)
)
)
*62 (PortIoIn
uid 5548,0
shape (CompositeShape
uid 5549,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5550,0
sl 0
ro 270
xt "81000,-65375,82500,-64625"
)
(Line
uid 5551,0
sl 0
ro 270
xt "82500,-65000,83000,-65000"
pts [
"82500,-65000"
"83000,-65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5552,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5553,0
va (VaSet
)
xt "68200,-65500,80000,-64500"
st "RD_DMA_3_BURST_COUNT"
ju 2
blo "80000,-64700"
tm "WireNameMgr"
)
)
)
*63 (PortIoIn
uid 5716,0
shape (CompositeShape
uid 5717,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5718,0
sl 0
ro 90
xt "130500,-64375,132000,-63625"
)
(Line
uid 5719,0
sl 0
ro 90
xt "130000,-64000,130500,-64000"
pts [
"130500,-64000"
"130000,-64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5720,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5721,0
va (VaSet
)
xt "133000,-64500,145000,-63500"
st "WR_DMA_3_BURST_COUNT"
blo "133000,-63700"
tm "WireNameMgr"
)
)
)
*64 (PortIoOut
uid 5722,0
shape (CompositeShape
uid 5723,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5724,0
sl 0
ro 270
xt "130500,-66375,132000,-65625"
)
(Line
uid 5725,0
sl 0
ro 270
xt "130000,-66000,130500,-66000"
pts [
"130000,-66000"
"130500,-66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5726,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5727,0
va (VaSet
)
xt "133000,-66500,146300,-65500"
st "WR_DMA_3_READ_DATA_VALID"
blo "133000,-65700"
tm "WireNameMgr"
)
)
)
*65 (PortIoOut
uid 5728,0
shape (CompositeShape
uid 5729,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5730,0
sl 0
ro 270
xt "130500,-67375,132000,-66625"
)
(Line
uid 5731,0
sl 0
ro 270
xt "130000,-67000,130500,-67000"
pts [
"130000,-67000"
"130500,-67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5732,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5733,0
va (VaSet
)
xt "133000,-67500,143300,-66500"
st "WR_DMA_3_READ_DATA"
blo "133000,-66700"
tm "WireNameMgr"
)
)
)
*66 (PortIoOut
uid 5734,0
shape (CompositeShape
uid 5735,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5736,0
sl 0
ro 270
xt "130500,-53375,132000,-52625"
)
(Line
uid 5737,0
sl 0
ro 270
xt "130000,-53000,130500,-53000"
pts [
"130000,-53000"
"130500,-53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5738,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5739,0
va (VaSet
)
xt "133000,-53500,141600,-52500"
st "AMM_WRITE_DATA3"
blo "133000,-52700"
tm "WireNameMgr"
)
)
)
*67 (PortIoIn
uid 5740,0
shape (CompositeShape
uid 5741,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5742,0
sl 0
ro 90
xt "130500,-63375,132000,-62625"
)
(Line
uid 5743,0
sl 0
ro 90
xt "130000,-63000,130500,-63000"
pts [
"130500,-63000"
"130000,-63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5744,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5745,0
va (VaSet
)
xt "133000,-63500,140800,-62500"
st "WR_DMA_3_READ"
blo "133000,-62700"
tm "WireNameMgr"
)
)
)
*68 (PortIoOut
uid 5746,0
shape (CompositeShape
uid 5747,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5748,0
sl 0
ro 270
xt "130500,-69375,132000,-68625"
)
(Line
uid 5749,0
sl 0
ro 270
xt "130000,-69000,130500,-69000"
pts [
"130000,-69000"
"130500,-69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5750,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5751,0
va (VaSet
)
xt "133000,-69500,145200,-68500"
st "WR_DMA_3_WAIT_REQUEST"
blo "133000,-68700"
tm "WireNameMgr"
)
)
)
*69 (PortIoOut
uid 5752,0
shape (CompositeShape
uid 5753,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5754,0
sl 0
ro 270
xt "130500,-48375,132000,-47625"
)
(Line
uid 5755,0
sl 0
ro 270
xt "130000,-48000,130500,-48000"
pts [
"130000,-48000"
"130500,-48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5756,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5757,0
va (VaSet
)
xt "133000,-48500,138300,-47500"
st "AMM_READ3"
blo "133000,-47700"
tm "WireNameMgr"
)
)
)
*70 (PortIoOut
uid 5758,0
shape (CompositeShape
uid 5759,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5760,0
sl 0
ro 270
xt "130500,-52375,132000,-51625"
)
(Line
uid 5761,0
sl 0
ro 270
xt "130000,-52000,130500,-52000"
pts [
"130000,-52000"
"130500,-52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5762,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5763,0
va (VaSet
)
xt "133000,-52500,140300,-51500"
st "AMM_ADDRESS3"
blo "133000,-51700"
tm "WireNameMgr"
)
)
)
*71 (PortIoIn
uid 5764,0
shape (CompositeShape
uid 5765,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5766,0
sl 0
ro 90
xt "130500,-65375,132000,-64625"
)
(Line
uid 5767,0
sl 0
ro 90
xt "130000,-65000,130500,-65000"
pts [
"130500,-65000"
"130000,-65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5768,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5769,0
va (VaSet
)
xt "133000,-65500,142400,-64500"
st "WR_DMA_3_ADDRESS"
blo "133000,-64700"
tm "WireNameMgr"
)
)
)
*72 (PortIoOut
uid 5770,0
shape (CompositeShape
uid 5771,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5772,0
sl 0
ro 270
xt "130500,-51375,132000,-50625"
)
(Line
uid 5773,0
sl 0
ro 270
xt "130000,-51000,130500,-51000"
pts [
"130000,-51000"
"130500,-51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5774,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5775,0
va (VaSet
)
xt "133000,-51500,142100,-50500"
st "AMM_BURSTCOUNT3"
blo "133000,-50700"
tm "WireNameMgr"
)
)
)
*73 (PortIoOut
uid 5776,0
shape (CompositeShape
uid 5777,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5778,0
sl 0
ro 270
xt "130500,-50375,132000,-49625"
)
(Line
uid 5779,0
sl 0
ro 270
xt "130000,-50000,130500,-50000"
pts [
"130000,-50000"
"130500,-50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5780,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5781,0
va (VaSet
)
xt "133000,-50500,140000,-49500"
st "AMM_BYTE_EN3"
blo "133000,-49700"
tm "WireNameMgr"
)
)
)
*74 (PortIoOut
uid 5782,0
shape (CompositeShape
uid 5783,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5784,0
sl 0
ro 270
xt "130500,-49375,132000,-48625"
)
(Line
uid 5785,0
sl 0
ro 270
xt "130000,-49000,130500,-49000"
pts [
"130000,-49000"
"130500,-49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5786,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5787,0
va (VaSet
)
xt "133000,-49500,139100,-48500"
st "AMM_WRITE3"
blo "133000,-48700"
tm "WireNameMgr"
)
)
)
*75 (PortIoIn
uid 7014,0
shape (CompositeShape
uid 7015,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7016,0
sl 0
ro 270
xt "-5000,-72375,-3500,-71625"
)
(Line
uid 7017,0
sl 0
ro 270
xt "-3500,-72000,-3000,-72000"
pts [
"-3500,-72000"
"-3000,-72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7018,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7019,0
va (VaSet
)
xt "-13700,-72500,-6000,-71500"
st "DDR_0_CAL_PASS"
ju 2
blo "-6000,-71700"
tm "WireNameMgr"
)
)
)
*76 (PortIoIn
uid 7028,0
shape (CompositeShape
uid 7029,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7030,0
sl 0
ro 270
xt "-5000,-71375,-3500,-70625"
)
(Line
uid 7031,0
sl 0
ro 270
xt "-3500,-71000,-3000,-71000"
pts [
"-3500,-71000"
"-3000,-71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7032,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7033,0
va (VaSet
)
xt "-13300,-71500,-6000,-70500"
st "DDR_0_CAL_FAIL"
ju 2
blo "-6000,-70700"
tm "WireNameMgr"
)
)
)
*77 (PortIoIn
uid 7038,0
shape (CompositeShape
uid 7039,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7040,0
sl 0
ro 270
xt "-5000,-69375,-3500,-68625"
)
(Line
uid 7041,0
sl 0
ro 270
xt "-3500,-69000,-3000,-69000"
pts [
"-3500,-69000"
"-3000,-69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7042,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7043,0
va (VaSet
)
xt "-13300,-69500,-6000,-68500"
st "DDR_1_CAL_FAIL"
ju 2
blo "-6000,-68700"
tm "WireNameMgr"
)
)
)
*78 (PortIoIn
uid 7044,0
shape (CompositeShape
uid 7045,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7046,0
sl 0
ro 270
xt "-5000,-70375,-3500,-69625"
)
(Line
uid 7047,0
sl 0
ro 270
xt "-3500,-70000,-3000,-70000"
pts [
"-3500,-70000"
"-3000,-70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7048,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7049,0
va (VaSet
)
xt "-13700,-70500,-6000,-69500"
st "DDR_1_CAL_PASS"
ju 2
blo "-6000,-69700"
tm "WireNameMgr"
)
)
)
*79 (Net
uid 7730,0
decl (Decl
n "mcdataout_pcif_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 131
suid 383,0
)
declText (MLText
uid 7731,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,16400,-99000,17200"
st "signal mcdataout_pcif_s          : std_logic_vector(31 DOWNTO 0)"
)
)
*80 (PortIoOut
uid 7770,0
shape (CompositeShape
uid 7771,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7772,0
sl 0
ro 270
xt "53500,-53375,55000,-52625"
)
(Line
uid 7773,0
sl 0
ro 270
xt "53000,-53000,53500,-53000"
pts [
"53000,-53000"
"53500,-53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7774,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7775,0
va (VaSet
)
xt "56000,-53500,62400,-52500"
st "DDR_0_RST_N"
blo "56000,-52700"
tm "WireNameMgr"
)
)
)
*81 (Net
uid 7794,0
decl (Decl
n "rst_ddrif_0_n_s"
t "std_logic"
o 133
suid 403,0
)
declText (MLText
uid 7795,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,20400,-109000,21200"
st "signal rst_ddrif_0_n_s           : std_logic"
)
)
*82 (Net
uid 7866,0
decl (Decl
n "mccs_s"
t "std_logic"
o 129
suid 414,0
)
declText (MLText
uid 7867,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,14800,-109000,15600"
st "signal mccs_s                    : std_logic"
)
)
*83 (PortIoIn
uid 8303,0
shape (CompositeShape
uid 8304,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8305,0
sl 0
ro 270
xt "-5000,-49375,-3500,-48625"
)
(Line
uid 8306,0
sl 0
ro 270
xt "-3500,-49000,-3000,-49000"
pts [
"-3500,-49000"
"-3000,-49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8307,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8308,0
va (VaSet
)
xt "-12800,-49500,-6000,-48500"
st "RST_GLOBAL_N"
ju 2
blo "-6000,-48700"
tm "WireNameMgr"
)
)
)
*84 (Net
uid 9091,0
decl (Decl
n "RST_GLOBAL_N"
t "std_logic"
o 46
suid 422,0
)
declText (MLText
uid 9092,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-51800,-113000,-51000"
st "RST_GLOBAL_N              : std_logic"
)
)
*85 (PortIoIn
uid 9095,0
shape (CompositeShape
uid 9096,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9097,0
sl 0
ro 270
xt "-87000,-32375,-85500,-31625"
)
(Line
uid 9098,0
sl 0
ro 270
xt "-85500,-32000,-85000,-32000"
pts [
"-85500,-32000"
"-85000,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9099,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9100,0
va (VaSet
)
xt "-91800,-32500,-88000,-31500"
st "CLK_SYS"
ju 2
blo "-88000,-31700"
tm "WireNameMgr"
)
)
)
*86 (SaComponent
uid 9185,0
optionalChildren [
*87 (CptPort
uid 9195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9196,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,-31375,55000,-30625"
)
tg (CPTG
uid 9197,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9198,0
va (VaSet
)
xt "56000,-31500,59000,-30500"
st "RST_N"
blo "56000,-30700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*88 (CptPort
uid 9199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9200,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,-29375,55000,-28625"
)
tg (CPTG
uid 9201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9202,0
va (VaSet
)
xt "56000,-29500,57900,-28500"
st "CLK"
blo "56000,-28700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*89 (CptPort
uid 9203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9204,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "67000,-31375,67750,-30625"
)
tg (CPTG
uid 9205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9206,0
va (VaSet
)
xt "60900,-31500,66000,-30500"
st "RST_OUT_N"
ju 2
blo "66000,-30700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
]
shape (Rectangle
uid 9186,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-33000,67000,-26000"
)
oxt "31000,12000,43000,19000"
ttg (MlTextGroup
uid 9187,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 9188,0
va (VaSet
font "Arial,8,1"
)
xt "59200,-28000,64900,-27000"
st "fdas_core_lib"
blo "59200,-27200"
tm "BdLibraryNameMgr"
)
*91 (Text
uid 9189,0
va (VaSet
font "Arial,8,1"
)
xt "59200,-27000,63800,-26000"
st "reset_sync"
blo "59200,-26200"
tm "CptNameMgr"
)
*92 (Text
uid 9190,0
va (VaSet
font "Arial,8,1"
)
xt "59200,-26000,65500,-25000"
st "rst_ddrif_0_sys"
blo "59200,-25200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9191,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9192,0
text (MLText
uid 9193,0
va (VaSet
font "Courier New,8,0"
)
xt "55000,-33000,55000,-33000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 9194,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,-27750,56750,-26250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*93 (SaComponent
uid 9229,0
optionalChildren [
*94 (CptPort
uid 9239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9240,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,-13375,55000,-12625"
)
tg (CPTG
uid 9241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9242,0
va (VaSet
)
xt "56000,-13500,59000,-12500"
st "RST_N"
blo "56000,-12700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*95 (CptPort
uid 9243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9244,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,-11375,55000,-10625"
)
tg (CPTG
uid 9245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9246,0
va (VaSet
)
xt "56000,-11500,57900,-10500"
st "CLK"
blo "56000,-10700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*96 (CptPort
uid 9247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9248,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "67000,-13375,67750,-12625"
)
tg (CPTG
uid 9249,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9250,0
va (VaSet
)
xt "60900,-13500,66000,-12500"
st "RST_OUT_N"
ju 2
blo "66000,-12700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
]
shape (Rectangle
uid 9230,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-15000,67000,-8000"
)
oxt "31000,12000,43000,19000"
ttg (MlTextGroup
uid 9231,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
uid 9232,0
va (VaSet
font "Arial,8,1"
)
xt "59200,-10000,64900,-9000"
st "fdas_core_lib"
blo "59200,-9200"
tm "BdLibraryNameMgr"
)
*98 (Text
uid 9233,0
va (VaSet
font "Arial,8,1"
)
xt "59200,-9000,63800,-8000"
st "reset_sync"
blo "59200,-8200"
tm "CptNameMgr"
)
*99 (Text
uid 9234,0
va (VaSet
font "Arial,8,1"
)
xt "59200,-8000,65500,-7000"
st "rst_ddrif_3_sys"
blo "59200,-7200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9235,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9236,0
text (MLText
uid 9237,0
va (VaSet
font "Courier New,8,0"
)
xt "55000,-15000,55000,-15000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 9238,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,-9750,56750,-8250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*100 (HdlText
uid 10618,0
optionalChildren [
*101 (EmbeddedText
uid 10624,0
commentText (CommentText
uid 10625,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 10626,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "98000,-93000,118000,-90000"
)
oxt "0,0,18000,5000"
text (MLText
uid 10627,0
va (VaSet
)
xt "98200,-92800,118200,-89800"
st "
-- eb6 6
ddr23_wr_addr_s(5 downto 0) <= (others => '0');                                        
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 3000
visibleWidth 20000
)
)
)
]
shape (Rectangle
uid 10619,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "94000,-93000,98000,-90000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 10620,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 10621,0
va (VaSet
font "Arial,8,1"
)
xt "96150,-92000,97850,-91000"
st "eb6"
blo "96150,-91200"
tm "HdlTextNameMgr"
)
*103 (Text
uid 10622,0
va (VaSet
font "Arial,8,1"
)
xt "96150,-91000,96950,-90000"
st "6"
blo "96150,-90200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 10623,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "94250,-91750,95750,-90250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*104 (Grouping
uid 16322,0
optionalChildren [
*105 (CommentText
uid 16324,0
shape (Rectangle
uid 16325,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "137220,-13600,143661,-9900"
)
oxt "46000,41000,51000,42000"
text (MLText
uid 16326,0
va (VaSet
bg "0,0,0"
)
xt "137420,-12250,139520,-11250"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 3700
visibleWidth 6441
)
position 1
ignorePrefs 1
titleBlock 1
)
*106 (CommentText
uid 16327,0
shape (Rectangle
uid 16328,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "143661,-6200,150101,16000"
)
oxt "51000,43000,56000,49000"
text (MLText
uid 16329,0
va (VaSet
bg "0,0,0"
)
xt "143831,-6000,149931,16000"
st "
15/09/2023

13/06/2023


16/05/2023

09/04/2023

30/03/23

20/03/23

03/11/22
26/09/22
15/06/22

21/05/19



27/11/18

26/11/18
01/11/18
19/06/18


"
tm "CommentText"
wrapOption 3
visibleHeight 22200
visibleWidth 6440
)
position 3
ignorePrefs 1
titleBlock 1
)
*107 (CommentText
uid 16330,0
shape (Rectangle
uid 16331,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "137220,-9900,139796,-6200"
)
oxt "46000,42000,48000,43000"
text (MLText
uid 16332,0
va (VaSet
bg "0,0,0"
)
xt "137508,-8550,139508,-7550"
st "
Rev:
"
tm "CommentText"
wrapOption 3
visibleHeight 3700
visibleWidth 2576
)
position 4
ignorePrefs 1
titleBlock 1
)
*108 (CommentText
uid 16333,0
shape (Rectangle
uid 16334,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "137220,-6200,139796,16000"
)
oxt "46000,43000,48000,49000"
text (MLText
uid 16335,0
va (VaSet
bg "0,0,0"
)
xt "137308,-6000,139708,16000"
st "
1.4

1.3


1.2

1.1

1.0

0.9

0.8
0.7
0.6

0.5



0.4

0.3
0.2
0.1


"
tm "CommentText"
wrapOption 3
visibleHeight 22200
visibleWidth 2576
)
position 3
ignorePrefs 1
titleBlock 1
)
*109 (CommentText
uid 16336,0
shape (Rectangle
uid 16337,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "139796,-6200,143661,16000"
)
oxt "48000,43000,51000,49000"
text (MLText
uid 16338,0
va (VaSet
bg "0,0,0"
)
xt "139879,-6000,143579,16000"
st "
RMD

RMD


RMD

RMD

RMD

RMD

RMD
RMD
RMD

RJH



RJH

RJH
RJH
RJH


"
tm "CommentText"
wrapOption 3
visibleHeight 22200
visibleWidth 3865
)
position 3
ignorePrefs 1
titleBlock 1
)
*110 (CommentText
uid 16339,0
shape (Rectangle
uid 16340,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "137220,-17300,143661,-13600"
)
oxt "46000,40000,51000,41000"
text (MLText
uid 16341,0
va (VaSet
bg "0,0,0"
)
xt "137420,-15950,139520,-14950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 3700
visibleWidth 6441
)
position 1
ignorePrefs 1
titleBlock 1
)
*111 (CommentText
uid 16342,0
shape (Rectangle
uid 16343,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "143661,-21000,172000,-17300"
)
oxt "51000,39000,73000,40000"
text (MLText
uid 16344,0
va (VaSet
bg "0,0,0"
)
xt "143861,-19650,146361,-18650"
st "
FDAS
"
tm "CommentText"
wrapOption 3
visibleHeight 3700
visibleWidth 28339
)
position 1
ignorePrefs 1
titleBlock 1
)
*112 (CommentText
uid 16345,0
shape (Rectangle
uid 16346,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "137220,-21000,143661,-17300"
)
oxt "46000,39000,51000,40000"
text (MLText
uid 16347,0
va (VaSet
bg "0,0,0"
)
xt "137420,-19650,140420,-18650"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 3700
visibleWidth 6441
)
position 1
ignorePrefs 1
titleBlock 1
)
*113 (CommentText
uid 16348,0
shape (Rectangle
uid 16349,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "139796,-9900,143661,-6200"
)
oxt "48000,42000,51000,43000"
text (MLText
uid 16350,0
va (VaSet
bg "0,0,0"
)
xt "140778,-8550,142678,-7550"
st "
Eng:
"
tm "CommentText"
wrapOption 3
visibleHeight 3700
visibleWidth 3865
)
position 4
ignorePrefs 1
titleBlock 1
)
*114 (CommentText
uid 16351,0
shape (Rectangle
uid 16352,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "150101,-6200,172000,16000"
)
oxt "56000,43000,73000,49000"
text (MLText
uid 16353,0
va (VaSet
bg "0,0,0"
)
xt "150301,-6000,171801,16000"
st "
PCIe Reset Distributed to reduce loading and
eliminaye timing warnings
DDR Clock domain of DDRIF2 modules now
reset via synchonisers instead of DDR Controller
Fix bug: ddr23_rd_addr_s had _s
missing to ddrif2_2
Separate Resets to DDRIF2
modulea and DDR Controllers
core_reconf module now has
res_pages_g generic for CONV.
Unused \"fifo_full_in\" on FOP DDRIF2s 
should be set to '0'.
Updated to support three DDR SDRAM I/Fs
Updated to support four DDR SDRAM I/Fs
Updated core_reconf, pcif and ddrif2
for Agilex implementation
Added additional heirarchy for reconfigurable part of design.
Added ports for interrupt generation.
Added generic harmonic_g.
Added DMA I/F for HSUM.
Updated MCI_TOP symbol.
Added MCI reset for PCIE domain.
Added HSUM module.


"
tm "CommentText"
wrapOption 3
visibleHeight 22200
visibleWidth 21899
)
ignorePrefs 1
titleBlock 1
)
*115 (CommentText
uid 16354,0
shape (Rectangle
uid 16355,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "143661,-17300,172000,-13600"
)
oxt "51000,40000,73000,41000"
text (MLText
uid 16356,0
va (VaSet
bg "0,0,0"
)
xt "143861,-15950,148861,-14950"
st "
FDAS CORE
"
tm "CommentText"
wrapOption 3
visibleHeight 3700
visibleWidth 28339
)
position 1
ignorePrefs 1
titleBlock 1
)
*116 (CommentText
uid 16357,0
shape (Rectangle
uid 16358,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "96000,-21000,137220,16000"
)
oxt "14000,39000,46000,49000"
text (MLText
uid 16359,0
va (VaSet
font "Courier New,6,0"
)
xt "101210,-7400,132010,2400"
st "
  
           __
        ,/'__`\\                             _     _
       ,/ /  )_)   _   _   _   ___     __  | |__ (_)   __    ___
       ( (    _  /' `\\\\ \\ / //' _ `\\ /'__`\\|  __)| | /'__`)/',__)
       '\\ \\__) )( (_) )\\ ' / | ( ) |(  ___/| |_, | |( (___ \\__, \\
        '\\___,/  \\___/  \\_/  (_) (_)`\\____)(___,)(_)`\\___,)(____/


Copyright (c) Covnetics Limited %year All Rights Reserved. The information
contained herein remains the property of Covnetics Limited and may not be
copied or reproduced in any format or medium without the written consent
of Covnetics Limited.


"
tm "CommentText"
wrapOption 3
visibleHeight 37000
visibleWidth 41220
)
position 4
titleBlock 1
)
*117 (CommentText
uid 16360,0
shape (Rectangle
uid 16361,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "143661,-13600,172000,-9900"
)
oxt "51000,41000,73000,42000"
text (MLText
uid 16362,0
va (VaSet
bg "0,0,0"
)
xt "143861,-12250,156161,-11250"
st "
%library/hds/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 3700
visibleWidth 28339
)
position 1
ignorePrefs 1
titleBlock 1
)
*118 (CommentText
uid 16363,0
shape (Rectangle
uid 16364,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "143661,-9900,150101,-6200"
)
oxt "51000,42000,56000,43000"
text (MLText
uid 16365,0
va (VaSet
bg "0,0,0"
)
xt "145781,-8550,147981,-7550"
st "
Date:
"
tm "CommentText"
wrapOption 3
visibleHeight 3700
visibleWidth 6440
)
position 4
ignorePrefs 1
titleBlock 1
)
*119 (CommentText
uid 16366,0
shape (Rectangle
uid 16367,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "150101,-9900,172000,-6200"
)
oxt "56000,42000,73000,43000"
text (MLText
uid 16368,0
va (VaSet
bg "0,0,0"
)
xt "157700,-8550,164400,-7550"
st "
Revision History:
"
tm "CommentText"
wrapOption 3
visibleHeight 3700
visibleWidth 21899
)
position 4
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 16323,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "96000,-21000,172000,16000"
)
oxt "14000,39000,73000,49000"
)
*120 (HdlText
uid 16676,0
optionalChildren [
*121 (EmbeddedText
uid 16700,0
commentText (CommentText
uid 16701,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 16702,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "93000,36000,123000,41000"
)
oxt "0,0,18000,5000"
text (MLText
uid 16703,0
va (VaSet
)
xt "93200,36200,115300,39200"
st "
-- Combine PCIE macro reset with MCI reset.
gen_pcie_rst_0 : rst_ddrif_0_pcie_n_s <= RST_PCIE_N and rst_ddrif_0_pcie_sync_n_s;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 30000
)
)
)
]
shape (And
uid 16801,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "77000,37000,82000,43000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 16678,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
uid 16679,0
va (VaSet
font "Arial,8,1"
)
xt "78150,39000,79850,40000"
st "eb4"
blo "78150,39800"
tm "HdlTextNameMgr"
)
*123 (Text
uid 16680,0
va (VaSet
font "Arial,8,1"
)
xt "78150,40000,78950,41000"
st "4"
blo "78150,40800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 16681,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "77250,41250,78750,42750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*124 (SaComponent
uid 16704,0
optionalChildren [
*125 (CptPort
uid 16714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16715,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,32625,55000,33375"
)
tg (CPTG
uid 16716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16717,0
va (VaSet
)
xt "56000,32500,59000,33500"
st "RST_N"
blo "56000,33300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*126 (CptPort
uid 16718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16719,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,34625,55000,35375"
)
tg (CPTG
uid 16720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16721,0
va (VaSet
)
xt "56000,34500,57900,35500"
st "CLK"
blo "56000,35300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*127 (CptPort
uid 16722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16723,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "67000,32625,67750,33375"
)
tg (CPTG
uid 16724,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16725,0
va (VaSet
)
xt "60900,32500,66000,33500"
st "RST_OUT_N"
ju 2
blo "66000,33300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
]
shape (Rectangle
uid 16705,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,31000,67000,38000"
)
oxt "31000,12000,43000,19000"
ttg (MlTextGroup
uid 16706,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
uid 16707,0
va (VaSet
font "Arial,8,1"
)
xt "59200,36000,64900,37000"
st "fdas_core_lib"
blo "59200,36800"
tm "BdLibraryNameMgr"
)
*129 (Text
uid 16708,0
va (VaSet
font "Arial,8,1"
)
xt "59200,37000,63800,38000"
st "reset_sync"
blo "59200,37800"
tm "CptNameMgr"
)
*130 (Text
uid 16709,0
va (VaSet
font "Arial,8,1"
)
xt "59200,38000,65900,39000"
st "rst_ddrif_0_pcie"
blo "59200,38800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16710,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16711,0
text (MLText
uid 16712,0
va (VaSet
font "Courier New,8,0"
)
xt "55000,31000,55000,31000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 16713,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,36250,56750,37750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*131 (Net
uid 16760,0
decl (Decl
n "rst_pcie_n_s"
t "std_logic"
o 141
suid 460,0
)
declText (MLText
uid 16761,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,31600,-109000,32400"
st "signal rst_pcie_n_s              : std_logic"
)
)
*132 (PortIoOut
uid 20749,0
shape (CompositeShape
uid 20750,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20751,0
sl 0
ro 270
xt "53500,-57375,55000,-56625"
)
(Line
uid 20752,0
sl 0
ro 270
xt "53000,-57000,53500,-57000"
pts [
"53000,-57000"
"53500,-57000"
]
)
]
)
sf 1
tg (WTG
uid 20753,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20754,0
va (VaSet
)
xt "56000,-57500,69300,-56500"
st "USR_EVENT_MSIX_DATA : (15:0)"
blo "56000,-56700"
tm "WireNameMgr"
)
)
)
*133 (PortIoOut
uid 20755,0
shape (CompositeShape
uid 20756,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20757,0
sl 0
ro 270
xt "53500,-52375,55000,-51625"
)
(Line
uid 20758,0
sl 0
ro 270
xt "53000,-52000,53500,-52000"
pts [
"53000,-52000"
"53500,-52000"
]
)
]
)
sf 1
tg (WTG
uid 20759,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20760,0
va (VaSet
)
xt "56000,-52500,62400,-51500"
st "DDR_1_RST_N"
blo "56000,-51700"
tm "WireNameMgr"
)
)
)
*134 (PortIoOut
uid 20761,0
shape (CompositeShape
uid 20762,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20763,0
sl 0
ro 270
xt "53500,-56375,55000,-55625"
)
(Line
uid 20764,0
sl 0
ro 270
xt "53000,-56000,53500,-56000"
pts [
"53000,-56000"
"53500,-56000"
]
)
]
)
sf 1
tg (WTG
uid 20765,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20766,0
va (VaSet
)
xt "56000,-56500,66800,-55500"
st "USR_EVENT_MSIX_VALID"
blo "56000,-55700"
tm "WireNameMgr"
)
)
)
*135 (PortIoIn
uid 22688,0
shape (CompositeShape
uid 22689,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 22690,0
sl 0
ro 270
xt "-5000,-58375,-3500,-57625"
)
(Line
uid 22691,0
sl 0
ro 270
xt "-3500,-58000,-3000,-58000"
pts [
"-3500,-58000"
"-3000,-58000"
]
)
]
)
sf 1
tg (WTG
uid 22692,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22693,0
va (VaSet
)
xt "-15300,-58500,-6000,-57500"
st "TOP_VERSION : (15:0)"
ju 2
blo "-6000,-57700"
tm "WireNameMgr"
)
)
)
*136 (Net
uid 22700,0
decl (Decl
n "TOP_VERSION"
t "std_logic_vector"
b "(15 downto 0)"
o 55
suid 506,0
)
declText (MLText
uid 22701,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-44600,-102500,-43800"
st "TOP_VERSION               : std_logic_vector(15 downto 0)"
)
)
*137 (PortIoIn
uid 22702,0
shape (CompositeShape
uid 22703,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 22704,0
sl 0
ro 270
xt "-5000,-57375,-3500,-56625"
)
(Line
uid 22705,0
sl 0
ro 270
xt "-3500,-57000,-3000,-57000"
pts [
"-3500,-57000"
"-3000,-57000"
]
)
]
)
sf 1
tg (WTG
uid 22706,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22707,0
va (VaSet
)
xt "-15500,-57500,-6000,-56500"
st "TOP_REVISION : (15:0)"
ju 2
blo "-6000,-56700"
tm "WireNameMgr"
)
)
)
*138 (Net
uid 22714,0
decl (Decl
n "TOP_REVISION"
t "std_logic_vector"
b "(15 downto 0)"
o 54
suid 507,0
)
declText (MLText
uid 22715,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-45400,-102500,-44600"
st "TOP_REVISION              : std_logic_vector(15 downto 0)"
)
)
*139 (SaComponent
uid 23984,0
optionalChildren [
*140 (CptPort
uid 23908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23909,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-45000,-16375,-44250,-15625"
)
tg (CPTG
uid 23910,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23911,0
va (VaSet
)
xt "-48800,-16500,-46000,-15500"
st "mcrwn"
ju 2
blo "-46000,-15700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mcrwn"
t "std_logic"
o 14
suid 1,0
)
)
)
*141 (CptPort
uid 23912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23913,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-45000,-18375,-44250,-17625"
)
tg (CPTG
uid 23914,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23915,0
va (VaSet
)
xt "-52000,-18500,-46000,-17500"
st "mcaddr : (21:0)"
ju 2
blo "-46000,-17700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mcaddr"
t "std_logic_vector"
b "(21 DOWNTO 0)"
o 11
suid 2,0
)
)
)
*142 (CptPort
uid 23916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23917,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-45000,-17375,-44250,-16625"
)
tg (CPTG
uid 23918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23919,0
va (VaSet
)
xt "-52500,-17500,-46000,-16500"
st "mcdatain : (31:0)"
ju 2
blo "-46000,-16700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mcdatain"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 13
suid 3,0
)
)
)
*143 (CptPort
uid 23920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23921,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-45000,-15375,-44250,-14625"
)
tg (CPTG
uid 23922,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23923,0
va (VaSet
)
xt "-48300,-15500,-46000,-14500"
st "mccs"
ju 2
blo "-46000,-14700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mccs"
t "std_logic"
o 12
suid 4,0
)
)
)
*144 (CptPort
uid 23924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23925,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-73750,-16375,-73000,-15625"
)
tg (CPTG
uid 23926,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23927,0
va (VaSet
)
xt "-72000,-16500,-65100,-15500"
st "mcdataout : (31:0)"
blo "-72000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "mcdataout"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 5,0
)
)
)
*145 (CptPort
uid 23928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23929,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-73750,-26375,-73000,-25625"
)
tg (CPTG
uid 23930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23931,0
va (VaSet
)
xt "-72000,-26500,-68300,-25500"
st "rxm_read"
blo "-72000,-25700"
)
)
thePort (LogicalPort
decl (Decl
n "rxm_read"
t "std_logic"
o 8
suid 8,0
)
)
)
*146 (CptPort
uid 23932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23933,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-73750,-25375,-73000,-24625"
)
tg (CPTG
uid 23934,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23935,0
va (VaSet
)
xt "-72000,-25500,-68100,-24500"
st "rxm_write"
blo "-72000,-24700"
)
)
thePort (LogicalPort
decl (Decl
n "rxm_write"
t "std_logic"
o 9
suid 9,0
)
)
)
*147 (CptPort
uid 23936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23937,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-73750,-24375,-73000,-23625"
)
tg (CPTG
uid 23938,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23939,0
va (VaSet
)
xt "-72000,-24500,-63700,-23500"
st "rxm_address : (21:0)"
blo "-72000,-23700"
)
)
thePort (LogicalPort
decl (Decl
n "rxm_address"
t "std_logic_vector"
b "(21 DOWNTO 0)"
o 6
suid 10,0
)
)
)
*148 (CptPort
uid 23940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23941,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-73750,-23375,-73000,-22625"
)
tg (CPTG
uid 23942,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23943,0
va (VaSet
)
xt "-72000,-23500,-62800,-22500"
st "rxm_byte_enable : (3:0)"
blo "-72000,-22700"
)
)
thePort (LogicalPort
decl (Decl
n "rxm_byte_enable"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 11,0
)
)
)
*149 (CptPort
uid 23944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23945,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-73750,-22375,-73000,-21625"
)
tg (CPTG
uid 23946,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23947,0
va (VaSet
)
xt "-72000,-22500,-62900,-21500"
st "rxm_write_data : (31:0)"
blo "-72000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "rxm_write_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 10
suid 12,0
)
)
)
*150 (CptPort
uid 23948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23949,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-45000,-26375,-44250,-25625"
)
tg (CPTG
uid 23950,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23951,0
va (VaSet
)
xt "-54900,-26500,-46000,-25500"
st "rxm_read_data : (31:0)"
ju 2
blo "-46000,-25700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxm_read_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
suid 13,0
)
)
)
*151 (CptPort
uid 23952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23953,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-45000,-25375,-44250,-24625"
)
tg (CPTG
uid 23954,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23955,0
va (VaSet
)
xt "-53700,-25500,-46000,-24500"
st "rxm_read_data_vald"
ju 2
blo "-46000,-24700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxm_read_data_vald"
t "std_logic"
o 16
suid 14,0
)
)
)
*152 (CptPort
uid 23956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23957,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-45000,-24375,-44250,-23625"
)
tg (CPTG
uid 23958,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23959,0
va (VaSet
)
xt "-52900,-24500,-46000,-23500"
st "rxm_wait_request"
ju 2
blo "-46000,-23700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxm_wait_request"
t "std_logic"
o 18
suid 15,0
)
)
)
*153 (CptPort
uid 23960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23961,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-73750,-20375,-73000,-19625"
)
tg (CPTG
uid 23962,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23963,0
va (VaSet
)
xt "-72000,-20500,-68800,-19500"
st "clk_pcie"
blo "-72000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_pcie"
t "std_logic"
o 2
suid 16,0
)
)
)
*154 (CptPort
uid 23964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23965,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-73750,-12375,-73000,-11625"
)
tg (CPTG
uid 23966,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23967,0
va (VaSet
)
xt "-72000,-12500,-68400,-11500"
st "rst_mc_n"
blo "-72000,-11700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_mc_n"
t "std_logic"
o 4
suid 17,0
)
)
)
*155 (CptPort
uid 23968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23969,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-73750,-13375,-73000,-12625"
)
tg (CPTG
uid 23970,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23971,0
va (VaSet
)
xt "-72000,-13500,-69100,-12500"
st "clk_mc"
blo "-72000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_mc"
t "std_logic"
o 1
suid 18,0
)
)
)
*156 (CptPort
uid 23972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23973,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-73750,-19375,-73000,-18625"
)
tg (CPTG
uid 23974,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23975,0
va (VaSet
)
xt "-72000,-19500,-67700,-18500"
st "rst_pcie_n"
blo "-72000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_pcie_n"
t "std_logic"
o 5
suid 19,0
)
)
)
*157 (CptPort
uid 23976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23977,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-45000,-23375,-44250,-22625"
)
tg (CPTG
uid 23978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23979,0
va (VaSet
)
xt "-56200,-23500,-46000,-22500"
st "rxm_write_response_valid"
ju 2
blo "-46000,-22700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxm_write_response_valid"
t "std_logic"
o 19
suid 20,0
)
)
)
*158 (CptPort
uid 23980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23981,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-45000,-22375,-44250,-21625"
)
tg (CPTG
uid 23982,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23983,0
va (VaSet
)
xt "-54300,-22500,-46000,-21500"
st "rxm_response : (1:0)"
ju 2
blo "-46000,-21700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxm_response"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 17
suid 21,0
)
)
)
]
shape (Rectangle
uid 23985,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-73000,-28000,-45000,-8000"
)
oxt "15000,6000,43000,26000"
ttg (MlTextGroup
uid 23986,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
uid 23987,0
va (VaSet
font "Arial,8,1"
)
xt "-60800,-10000,-57700,-9000"
st "pcif_lib"
blo "-60800,-9200"
tm "BdLibraryNameMgr"
)
*160 (Text
uid 23988,0
va (VaSet
font "Arial,8,1"
)
xt "-60800,-9000,-59000,-8000"
st "pcif"
blo "-60800,-8200"
tm "CptNameMgr"
)
*161 (Text
uid 23989,0
va (VaSet
font "Arial,8,1"
)
xt "-60800,-8000,-58400,-7000"
st "pcif_i"
blo "-60800,-7200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 23990,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23991,0
text (MLText
uid 23992,0
va (VaSet
font "Courier New,8,0"
)
xt "-88000,-22000,-88000,-22000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 23993,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-72750,-9750,-71250,-8250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*162 (PortIoOut
uid 23994,0
shape (CompositeShape
uid 23995,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23996,0
sl 0
ro 270
xt "-37500,-23375,-36000,-22625"
)
(Line
uid 23997,0
sl 0
ro 270
xt "-38000,-23000,-37500,-23000"
pts [
"-38000,-23000"
"-37500,-23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 23998,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23999,0
va (VaSet
)
xt "-35000,-23500,-21700,-22500"
st "RXM_WRITE_RESPONSE_VALID"
blo "-35000,-22700"
tm "WireNameMgr"
)
)
)
*163 (PortIoOut
uid 24000,0
shape (CompositeShape
uid 24001,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24002,0
sl 0
ro 270
xt "-37500,-22375,-36000,-21625"
)
(Line
uid 24003,0
sl 0
ro 270
xt "-38000,-22000,-37500,-22000"
pts [
"-38000,-22000"
"-37500,-22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24004,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24005,0
va (VaSet
)
xt "-35000,-22500,-27700,-21500"
st "RXM_RESPONSE"
blo "-35000,-21700"
tm "WireNameMgr"
)
)
)
*164 (Net
uid 24014,0
decl (Decl
n "RXM_WRITE_RESPONSE_VALID"
t "std_logic"
o 95
suid 510,0
)
declText (MLText
uid 24015,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-12600,-113000,-11800"
st "RXM_WRITE_RESPONSE_VALID  : std_logic"
)
)
*165 (Net
uid 24032,0
decl (Decl
n "RXM_RESPONSE"
t "std_logic_vector"
b "(1 downto 0)"
o 93
suid 513,0
)
declText (MLText
uid 24033,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-14200,-103000,-13400"
st "RXM_RESPONSE              : std_logic_vector(1 downto 0)"
)
)
*166 (Net
uid 24230,0
lang 2
decl (Decl
n "USR_EVENT_MSIX_VALID"
t "std_logic"
preAdd 0
posAdd 0
o 97
suid 517,0
)
declText (MLText
uid 24231,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-11000,-113000,-10200"
st "USR_EVENT_MSIX_VALID      : std_logic"
)
)
*167 (Net
uid 24236,0
lang 2
decl (Decl
n "USR_EVENT_MSIX_DATA"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 96
suid 518,0
)
declText (MLText
uid 24237,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-11800,-102500,-11000"
st "USR_EVENT_MSIX_DATA       : std_logic_vector(15 downto 0)"
)
)
*168 (PortIoIn
uid 24242,0
shape (CompositeShape
uid 24243,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24244,0
sl 0
ro 270
xt "-5000,-55375,-3500,-54625"
)
(Line
uid 24245,0
sl 0
ro 270
xt "-3500,-55000,-3000,-55000"
pts [
"-3500,-55000"
"-3000,-55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24246,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24247,0
va (VaSet
)
xt "-17300,-55500,-6000,-54500"
st "USR_EVENT_MSIX_READY"
ju 2
blo "-6000,-54700"
tm "WireNameMgr"
)
)
)
*169 (Net
uid 24248,0
decl (Decl
n "USR_EVENT_MSIX_READY"
t "std_logic"
o 56
suid 519,0
)
declText (MLText
uid 24249,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-43800,-113000,-43000"
st "USR_EVENT_MSIX_READY      : std_logic"
)
)
*170 (PortIoIn
uid 24305,0
shape (CompositeShape
uid 24306,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24307,0
sl 0
ro 270
xt "-5000,-64375,-3500,-63625"
)
(Line
uid 24308,0
sl 0
ro 270
xt "-3500,-64000,-3000,-64000"
pts [
"-3500,-64000"
"-3000,-64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24309,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24310,0
va (VaSet
)
xt "-15100,-64500,-6000,-63500"
st "DDR_0_RESET_DONE"
ju 2
blo "-6000,-63700"
tm "WireNameMgr"
)
)
)
*171 (PortIoIn
uid 24311,0
shape (CompositeShape
uid 24312,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24313,0
sl 0
ro 270
xt "-5000,-63375,-3500,-62625"
)
(Line
uid 24314,0
sl 0
ro 270
xt "-3500,-63000,-3000,-63000"
pts [
"-3500,-63000"
"-3000,-63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24315,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24316,0
va (VaSet
)
xt "-15100,-63500,-6000,-62500"
st "DDR_1_RESET_DONE"
ju 2
blo "-6000,-62700"
tm "WireNameMgr"
)
)
)
*172 (SaComponent
uid 24831,0
optionalChildren [
*173 (CptPort
uid 24651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24652,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-66375,-75000,-65625"
)
tg (CPTG
uid 24653,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24654,0
va (VaSet
)
xt "-74000,-66500,-64500,-65500"
st "rd_dma_address : (31:0)"
blo "-74000,-65700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 18
suid 1,0
)
)
)
*174 (CptPort
uid 24655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24656,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-67375,-75000,-66625"
)
tg (CPTG
uid 24657,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24658,0
va (VaSet
)
xt "-74000,-67500,-63300,-66500"
st "rd_dma_write_data : (511:0)"
blo "-74000,-66700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_write_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 22
suid 2,0
)
)
)
*175 (CptPort
uid 24659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24660,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-65375,-75000,-64625"
)
tg (CPTG
uid 24661,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24662,0
va (VaSet
)
xt "-74000,-65500,-63700,-64500"
st "rd_dma_burst_count : (3:0)"
blo "-74000,-64700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_burst_count"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 19
suid 3,0
)
)
)
*176 (CptPort
uid 24663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24664,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-64375,-75000,-63625"
)
tg (CPTG
uid 24665,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24666,0
va (VaSet
)
xt "-74000,-64500,-64600,-63500"
st "rd_dma_byte_en : (63:0)"
blo "-74000,-63700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_byte_en"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 20
suid 4,0
)
)
)
*177 (CptPort
uid 24667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24668,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-69375,-75000,-68625"
)
tg (CPTG
uid 24669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24670,0
va (VaSet
)
xt "-74000,-69500,-65900,-68500"
st "rd_dma_wait_request"
blo "-74000,-68700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_dma_wait_request"
t "std_logic"
o 42
suid 5,0
)
)
)
*178 (CptPort
uid 24671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24672,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-63375,-75000,-62625"
)
tg (CPTG
uid 24673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24674,0
va (VaSet
)
xt "-74000,-63500,-68500,-62500"
st "rd_dma_write"
blo "-74000,-62700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_write"
t "std_logic"
o 21
suid 6,0
)
)
)
*179 (CptPort
uid 24675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24676,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-60375,-75000,-59625"
)
tg (CPTG
uid 24677,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24678,0
va (VaSet
)
xt "-74000,-60500,-70800,-59500"
st "clk_pcie"
blo "-74000,-59700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_pcie"
t "std_logic"
o 5
suid 7,0
)
)
)
*180 (CptPort
uid 24679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24680,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-82375,-75000,-81625"
)
tg (CPTG
uid 24681,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24682,0
va (VaSet
)
xt "-74000,-82500,-65900,-81500"
st "ddr_wr_addr : (31:0)"
blo "-74000,-81700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_wr_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
suid 11,0
)
)
)
*181 (CptPort
uid 24683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24684,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-83375,-75000,-82625"
)
tg (CPTG
uid 24685,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24686,0
va (VaSet
)
xt "-74000,-83500,-65600,-82500"
st "ddr_wr_data : (511:0)"
blo "-74000,-82700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_wr_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 12
suid 12,0
)
)
)
*182 (CptPort
uid 24687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24688,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-81375,-75000,-80625"
)
tg (CPTG
uid 24689,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24690,0
va (VaSet
)
xt "-74000,-81500,-70000,-80500"
st "ddr_wr_en"
blo "-74000,-80700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_wr_en"
t "std_logic"
o 13
suid 13,0
)
)
)
*183 (CptPort
uid 24691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24692,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-85375,-75000,-84625"
)
tg (CPTG
uid 24693,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24694,0
va (VaSet
)
xt "-74000,-85500,-66100,-84500"
st "ddr_wr_wait_request"
blo "-74000,-84700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_wr_wait_request"
t "std_logic"
o 39
suid 14,0
)
)
)
*184 (CptPort
uid 24695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24696,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-74375,-75000,-73625"
)
tg (CPTG
uid 24697,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24698,0
va (VaSet
)
xt "-74000,-74500,-71000,-73500"
st "clk_sys"
blo "-74000,-73700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_sys"
t "std_logic"
o 6
suid 15,0
)
)
)
*185 (CptPort
uid 24699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24700,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-63375,-42250,-62625"
)
tg (CPTG
uid 24701,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24702,0
va (VaSet
)
xt "-49500,-63500,-44000,-62500"
st "wr_dma_read"
ju 2
blo "-44000,-62700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_dma_read"
t "std_logic"
o 28
suid 16,0
)
)
)
*186 (CptPort
uid 24703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24704,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-65375,-42250,-64625"
)
tg (CPTG
uid 24705,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24706,0
va (VaSet
)
xt "-53700,-65500,-44000,-64500"
st "wr_dma_address : (31:0)"
ju 2
blo "-44000,-64700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_dma_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 26
suid 17,0
)
)
)
*187 (CptPort
uid 24707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24708,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-67375,-42250,-66625"
)
tg (CPTG
uid 24709,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24710,0
va (VaSet
)
xt "-54700,-67500,-44000,-66500"
st "wr_dma_read_data : (511:0)"
ju 2
blo "-44000,-66700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_dma_read_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 43
suid 18,0
)
)
)
*188 (CptPort
uid 24711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24712,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-64375,-42250,-63625"
)
tg (CPTG
uid 24713,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24714,0
va (VaSet
)
xt "-54500,-64500,-44000,-63500"
st "wr_dma_burst_count : (3:0)"
ju 2
blo "-44000,-63700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_dma_burst_count"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 27
suid 19,0
)
)
)
*189 (CptPort
uid 24715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24716,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-66375,-42250,-65625"
)
tg (CPTG
uid 24717,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24718,0
va (VaSet
)
xt "-53700,-66500,-44000,-65500"
st "wr_dma_read_data_valid"
ju 2
blo "-44000,-65700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_dma_read_data_valid"
t "std_logic"
o 44
suid 20,0
)
)
)
*190 (CptPort
uid 24719,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24720,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-69375,-42250,-68625"
)
tg (CPTG
uid 24721,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24722,0
va (VaSet
)
xt "-52300,-69500,-44000,-68500"
st "wr_dma_wait_request"
ju 2
blo "-44000,-68700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_dma_wait_request"
t "std_logic"
o 45
suid 21,0
)
)
)
*191 (CptPort
uid 24723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24724,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-79375,-42250,-78625"
)
tg (CPTG
uid 24725,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24726,0
va (VaSet
)
xt "-47800,-79500,-44000,-78500"
st "ddr_rd_en"
ju 2
blo "-44000,-78700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_rd_en"
t "std_logic"
o 10
suid 22,0
)
)
)
*192 (CptPort
uid 24727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24728,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-80375,-42250,-79625"
)
tg (CPTG
uid 24729,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24730,0
va (VaSet
)
xt "-51900,-80500,-44000,-79500"
st "ddr_rd_addr : (31:0)"
ju 2
blo "-44000,-79700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_rd_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
suid 25,0
)
)
)
*193 (CptPort
uid 24731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24732,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-46375,-75000,-45625"
)
tg (CPTG
uid 24733,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24734,0
va (VaSet
)
xt "-74000,-46500,-71100,-45500"
st "clk_ddr"
blo "-74000,-45700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 4
suid 27,0
)
)
)
*194 (CptPort
uid 24735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24736,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-53375,-75000,-52625"
)
tg (CPTG
uid 24737,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24738,0
va (VaSet
)
xt "-74000,-53500,-64300,-52500"
st "amm_read_data : (511:0)"
blo "-74000,-52700"
)
)
thePort (LogicalPort
decl (Decl
n "amm_read_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 1
suid 29,0
)
)
)
*195 (CptPort
uid 24739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24740,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-53375,-42250,-52625"
)
tg (CPTG
uid 24741,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24742,0
va (VaSet
)
xt "-53900,-53500,-44000,-52500"
st "amm_write_data : (511:0)"
ju 2
blo "-44000,-52700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_write_data"
t "std_logic_vector"
b "(511 downto 0)"
o 34
suid 30,0
)
)
)
*196 (CptPort
uid 24743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24744,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-49375,-42250,-48625"
)
tg (CPTG
uid 24745,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24746,0
va (VaSet
)
xt "-48300,-49500,-44000,-48500"
st "amm_write"
ju 2
blo "-44000,-48700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_write"
t "std_logic"
o 33
suid 32,0
)
)
)
*197 (CptPort
uid 24747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24748,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-52375,-42250,-51625"
)
tg (CPTG
uid 24749,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24750,0
va (VaSet
)
xt "-52700,-52500,-44000,-51500"
st "amm_address : (31:0)"
ju 2
blo "-44000,-51700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_address"
t "std_logic_vector"
b "(31 downto 0)"
o 29
suid 33,0
)
)
)
*198 (CptPort
uid 24751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24752,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-48375,-42250,-47625"
)
tg (CPTG
uid 24753,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24754,0
va (VaSet
)
xt "-48100,-48500,-44000,-47500"
st "amm_read"
ju 2
blo "-44000,-47700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_read"
t "std_logic"
o 32
suid 35,0
)
)
)
*199 (CptPort
uid 24755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24756,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-82375,-42250,-81625"
)
tg (CPTG
uid 24757,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24758,0
va (VaSet
)
xt "-50800,-82500,-44000,-81500"
st "ddr_rd_data_valid"
ju 2
blo "-44000,-81700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_rd_data_valid"
t "std_logic"
o 37
suid 36,0
)
)
)
*200 (CptPort
uid 24759,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24760,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-85375,-42250,-84625"
)
tg (CPTG
uid 24761,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24762,0
va (VaSet
)
xt "-51700,-85500,-44000,-84500"
st "ddr_rd_wait_request"
ju 2
blo "-44000,-84700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_rd_wait_request"
t "std_logic"
o 38
suid 37,0
)
)
)
*201 (CptPort
uid 24763,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24764,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-83375,-42250,-82625"
)
tg (CPTG
uid 24765,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24766,0
va (VaSet
)
xt "-52200,-83500,-44000,-82500"
st "ddr_rd_data : (511:0)"
ju 2
blo "-44000,-82700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_rd_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 36
suid 38,0
)
)
)
*202 (CptPort
uid 24767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24768,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-55375,-75000,-54625"
)
tg (CPTG
uid 24769,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24770,0
va (VaSet
)
xt "-74000,-55500,-66700,-54500"
st "amm_wait_request"
blo "-74000,-54700"
)
)
thePort (LogicalPort
decl (Decl
n "amm_wait_request"
t "std_logic"
o 3
suid 39,0
)
)
)
*203 (CptPort
uid 24771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24772,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-52375,-75000,-51625"
)
tg (CPTG
uid 24773,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24774,0
va (VaSet
)
xt "-74000,-52500,-65700,-51500"
st "amm_read_data_valid"
blo "-74000,-51700"
)
)
thePort (LogicalPort
decl (Decl
n "amm_read_data_valid"
t "std_logic"
o 2
suid 41,0
)
)
)
*204 (CptPort
uid 24775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24776,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-51375,-42250,-50625"
)
tg (CPTG
uid 24777,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24778,0
va (VaSet
)
xt "-53100,-51500,-44000,-50500"
st "amm_burstcount : (6:0)"
ju 2
blo "-44000,-50700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_burstcount"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 30
suid 45,0
)
)
)
*205 (CptPort
uid 24779,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24780,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-50375,-42250,-49625"
)
tg (CPTG
uid 24781,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24782,0
va (VaSet
)
xt "-52600,-50500,-44000,-49500"
st "amm_byte_en : (63:0)"
ju 2
blo "-44000,-49700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_byte_en"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 31
suid 46,0
)
)
)
*206 (CptPort
uid 24783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24784,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-59375,-75000,-58625"
)
tg (CPTG
uid 24785,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24786,0
va (VaSet
)
xt "-74000,-59500,-69700,-58500"
st "rst_pcie_n"
blo "-74000,-58700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_pcie_n"
t "std_logic"
o 24
suid 47,0
)
)
)
*207 (CptPort
uid 24787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24788,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-73375,-75000,-72625"
)
tg (CPTG
uid 24789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24790,0
va (VaSet
)
xt "-74000,-73500,-70300,-72500"
st "rst_sys_n"
blo "-74000,-72700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_sys_n"
t "std_logic"
o 25
suid 48,0
)
)
)
*208 (CptPort
uid 24791,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24792,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-45375,-75000,-44625"
)
tg (CPTG
uid 24793,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24794,0
va (VaSet
)
xt "-74000,-45500,-70400,-44500"
st "rst_ddr_n"
blo "-74000,-44700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 23
suid 49,0
)
)
)
*209 (CptPort
uid 24795,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24796,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-47375,-42250,-46625"
)
tg (CPTG
uid 24797,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24798,0
va (VaSet
)
xt "-49500,-47500,-44000,-46500"
st "fifo_ready_out"
ju 2
blo "-44000,-46700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_ready_out"
t "std_logic"
o 41
suid 50,0
)
)
)
*210 (CptPort
uid 24799,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24800,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-44375,-75000,-43625"
)
tg (CPTG
uid 24801,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24802,0
va (VaSet
)
xt "-74000,-44500,-68100,-43500"
st "fifo_ready_in_1"
blo "-74000,-43700"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_ready_in_1"
t "std_logic"
o 16
suid 51,0
)
)
)
*211 (CptPort
uid 24803,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24804,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-43375,-75000,-42625"
)
tg (CPTG
uid 24805,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24806,0
va (VaSet
)
xt "-74000,-43500,-68100,-42500"
st "fifo_ready_in_2"
blo "-74000,-42700"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_ready_in_2"
t "std_logic"
o 17
suid 52,0
)
)
)
*212 (CptPort
uid 24807,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24808,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-46375,-42250,-45625"
)
tg (CPTG
uid 24809,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24810,0
va (VaSet
)
xt "-49600,-46500,-44000,-45500"
st "data_avail_out"
ju 2
blo "-44000,-45700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_avail_out"
t "std_logic"
o 35
suid 53,0
)
)
)
*213 (CptPort
uid 24811,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24812,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-42375,-75000,-41625"
)
tg (CPTG
uid 24813,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24814,0
va (VaSet
)
xt "-74000,-42500,-68000,-41500"
st "data_avail_in_2"
blo "-74000,-41700"
)
)
thePort (LogicalPort
decl (Decl
n "data_avail_in_2"
t "std_logic"
o 8
suid 54,0
)
)
)
*214 (CptPort
uid 24815,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24816,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-41375,-75000,-40625"
)
tg (CPTG
uid 24817,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24818,0
va (VaSet
)
xt "-74000,-41500,-68000,-40500"
st "data_avail_in_1"
blo "-74000,-40700"
)
)
thePort (LogicalPort
decl (Decl
n "data_avail_in_1"
t "std_logic"
o 7
suid 55,0
)
)
)
*215 (CptPort
uid 24819,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24820,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-43000,-45375,-42250,-44625"
)
tg (CPTG
uid 24821,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24822,0
va (VaSet
)
xt "-48600,-45500,-44000,-44500"
st "fifo_full_out"
ju 2
blo "-44000,-44700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_full_out"
t "std_logic"
o 40
suid 56,0
)
)
)
*216 (CptPort
uid 24823,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24824,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-40375,-75000,-39625"
)
tg (CPTG
uid 24825,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24826,0
va (VaSet
)
xt "-74000,-40500,-69000,-39500"
st "fifo_full_in_1"
blo "-74000,-39700"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_full_in_1"
t "std_logic"
o 14
suid 57,0
)
)
)
*217 (CptPort
uid 24827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24828,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-75750,-39375,-75000,-38625"
)
tg (CPTG
uid 24829,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24830,0
va (VaSet
)
xt "-74000,-39500,-69000,-38500"
st "fifo_full_in_2"
blo "-74000,-38700"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_full_in_2"
t "std_logic"
o 15
suid 58,0
)
)
)
*218 (PortMapFrame
uid 24841,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 24842,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-77000,-89000,-41000,-36000"
)
portMapText (BiTextGroup
uid 24843,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 24844,0
va (VaSet
isHidden 1
)
xt "-66000,-134000,-42200,-102000"
st "amm_read_data => AMM_READ_DATA0,
amm_read_data_valid => AMM_READ_DATA_VALID0,
amm_wait_request => AMM_WAIT_REQUEST0,
clk_ddr => CLK_DDR0,
clk_pcie => CLK_PCIE,
clk_sys => CLK_SYS,
ddr_rd_addr => ddr0_rd_addr_s,
ddr_rd_en => ddr0_rd_en_s,
rd_dma_address => RD_DMA_0_ADDRESS,
rd_dma_burst_count => RD_DMA_0_BURST_COUNT,
rd_dma_byte_en => RD_DMA_0_BYTE_EN,
rd_dma_write => RD_DMA_0_WRITE,
rd_dma_write_data => RD_DMA_0_WRITE_DATA,
rst_ddr_n => rst_ddrif_0_ddr_n_s,
rst_pcie_n => rst_ddrif_0_pcie_n_s,
rst_sys_n => rst_ddrif_0_sys_n_s,
wr_dma_address => WR_DMA_0_ADDRESS,
wr_dma_burst_count => WR_DMA_0_BURST_COUNT,
wr_dma_read => WR_DMA_0_READ,
amm_address => AMM_ADDRESS0,
amm_burstcount => AMM_BURSTCOUNT0,
amm_byte_en => AMM_BYTE_EN0,
amm_read => AMM_READ0,
amm_write => AMM_WRITE0,
amm_write_data => AMM_WRITE_DATA0,
ddr_rd_data => ddr0_rd_data_s,
ddr_rd_data_valid => ddr0_rd_valid_s,
ddr_rd_wait_request => ddr0_rd_waitreq_s,
rd_dma_wait_request => RD_DMA_0_WAIT_REQUEST,
wr_dma_read_data => WR_DMA_0_READ_DATA,
wr_dma_read_data_valid => WR_DMA_0_READ_DATA_VALID,
wr_dma_wait_request => WR_DMA_0_WAIT_REQUEST,"
)
second (MLText
uid 24845,0
va (VaSet
)
xt "-66000,-102000,-54000,-89000"
st "data_avail_in_1 => '1',
data_avail_in_2 => '1',
ddr_wr_addr => (others => '0'),
ddr_wr_data => (others => '0'),
ddr_wr_en => '0',
fifo_full_in_1 => '0',
fifo_full_in_2 => '0',
fifo_ready_in_1 => '1',
fifo_ready_in_2 => '1',
data_avail_out => open,
ddr_wr_wait_request => open,
fifo_full_out => open,
fifo_ready_out => open"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 24832,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-75000,-87000,-43000,-38000"
)
oxt "15000,-14000,47000,35000"
ttg (MlTextGroup
uid 24833,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*219 (Text
uid 24834,0
va (VaSet
font "Arial,8,1"
)
xt "-60800,-42000,-56500,-41000"
st "ddrif2_lib"
blo "-60800,-41200"
tm "BdLibraryNameMgr"
)
*220 (Text
uid 24835,0
va (VaSet
font "Arial,8,1"
)
xt "-60800,-41000,-58200,-40000"
st "ddrif2"
blo "-60800,-40200"
tm "CptNameMgr"
)
*221 (Text
uid 24836,0
va (VaSet
font "Arial,8,1"
)
xt "-60800,-40000,-57400,-39000"
st "ddrif2_0"
blo "-60800,-39200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 24837,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 24838,0
text (MLText
uid 24839,0
va (VaSet
font "Courier New,8,0"
)
xt "-90000,-61000,-90000,-61000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 24840,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-74750,-39750,-73250,-38250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*222 (Net
uid 24846,0
lang 2
decl (Decl
n "RD_DMA_3_WAIT_REQUEST"
t "std_logic"
preAdd 0
posAdd 0
o 90
suid 522,0
)
declText (MLText
uid 24847,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-16600,-113000,-15800"
st "RD_DMA_3_WAIT_REQUEST     : std_logic"
)
)
*223 (Net
uid 24848,0
lang 2
decl (Decl
n "RD_DMA_3_WRITE_DATA"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 42
suid 523,0
)
declText (MLText
uid 24849,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-55000,-102000,-54200"
st "RD_DMA_3_WRITE_DATA       : std_logic_vector(511 downto 0)"
)
)
*224 (Net
uid 24850,0
lang 2
decl (Decl
n "RD_DMA_3_ADDRESS"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 38
suid 524,0
)
declText (MLText
uid 24851,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-58200,-102500,-57400"
st "RD_DMA_3_ADDRESS          : std_logic_vector(31 downto 0)"
)
)
*225 (Net
uid 24852,0
lang 2
decl (Decl
n "RD_DMA_3_BURST_COUNT"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 39
suid 525,0
)
declText (MLText
uid 24853,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-57400,-103000,-56600"
st "RD_DMA_3_BURST_COUNT      : std_logic_vector(3 downto 0)"
)
)
*226 (Net
uid 24854,0
lang 2
decl (Decl
n "RD_DMA_3_BYTE_EN"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 40
suid 526,0
)
declText (MLText
uid 24855,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-56600,-102500,-55800"
st "RD_DMA_3_BYTE_EN          : std_logic_vector(63 downto 0)"
)
)
*227 (Net
uid 24856,0
lang 2
decl (Decl
n "RD_DMA_3_WRITE"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 527,0
)
declText (MLText
uid 24857,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-55800,-113000,-55000"
st "RD_DMA_3_WRITE            : std_logic"
)
)
*228 (Net
uid 24858,0
lang 2
decl (Decl
n "AMM_WAIT_REQUEST3"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 528,0
)
declText (MLText
uid 24859,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-81400,-113000,-80600"
st "AMM_WAIT_REQUEST3         : std_logic"
)
)
*229 (Net
uid 24860,0
lang 2
decl (Decl
n "AMM_READ_DATA3"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 3
suid 529,0
)
declText (MLText
uid 24861,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-86200,-102000,-85400"
st "AMM_READ_DATA3            : std_logic_vector(511 downto 0)"
)
)
*230 (Net
uid 24862,0
lang 2
decl (Decl
n "AMM_READ_DATA_VALID3"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 530,0
)
declText (MLText
uid 24863,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-83800,-113000,-83000"
st "AMM_READ_DATA_VALID3      : std_logic"
)
)
*231 (Net
uid 24864,0
lang 2
decl (Decl
n "CLK_DDR3"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 531,0
)
declText (MLText
uid 24865,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-79000,-113000,-78200"
st "CLK_DDR3                  : std_logic"
)
)
*232 (Net
uid 24866,0
decl (Decl
n "RST_DDR3_N"
t "std_logic"
o 45
suid 532,0
)
declText (MLText
uid 24867,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-52600,-113000,-51800"
st "RST_DDR3_N                : std_logic"
)
)
*233 (Net
uid 24870,0
lang 2
decl (Decl
n "AMM_READ3"
t "std_logic"
preAdd 0
posAdd 0
o 77
suid 534,0
)
declText (MLText
uid 24871,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-27000,-113000,-26200"
st "AMM_READ3                 : std_logic"
)
)
*234 (Net
uid 24872,0
lang 2
decl (Decl
n "AMM_WRITE3"
t "std_logic"
preAdd 0
posAdd 0
o 80
suid 535,0
)
declText (MLText
uid 24873,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-24600,-113000,-23800"
st "AMM_WRITE3                : std_logic"
)
)
*235 (Net
uid 24874,0
decl (Decl
n "AMM_BYTE_EN3"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 74
suid 536,0
)
declText (MLText
uid 24875,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-29400,-102500,-28600"
st "AMM_BYTE_EN3              : std_logic_vector(63 DOWNTO 0)"
)
)
*236 (Net
uid 24876,0
decl (Decl
n "AMM_BURSTCOUNT3"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 71
suid 537,0
)
declText (MLText
uid 24877,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-31800,-103000,-31000"
st "AMM_BURSTCOUNT3           : std_logic_vector(6 DOWNTO 0)"
)
)
*237 (Net
uid 24878,0
lang 2
decl (Decl
n "AMM_ADDRESS3"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 68
suid 538,0
)
declText (MLText
uid 24879,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-34200,-102500,-33400"
st "AMM_ADDRESS3              : std_logic_vector(31 downto 0)"
)
)
*238 (Net
uid 24880,0
lang 2
decl (Decl
n "AMM_WRITE_DATA3"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 83
suid 539,0
)
declText (MLText
uid 24881,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-22200,-102000,-21400"
st "AMM_WRITE_DATA3           : std_logic_vector(511 downto 0)"
)
)
*239 (Net
uid 24882,0
lang 2
decl (Decl
n "WR_DMA_3_READ"
t "std_logic"
preAdd 0
posAdd 0
o 65
suid 540,0
)
declText (MLText
uid 24883,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-36600,-113000,-35800"
st "WR_DMA_3_READ             : std_logic"
)
)
*240 (Net
uid 24884,0
lang 2
decl (Decl
n "WR_DMA_3_BURST_COUNT"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 64
suid 541,0
)
declText (MLText
uid 24885,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-37400,-103000,-36600"
st "WR_DMA_3_BURST_COUNT      : std_logic_vector(3 downto 0)"
)
)
*241 (Net
uid 24886,0
lang 2
decl (Decl
n "WR_DMA_3_ADDRESS"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 63
suid 542,0
)
declText (MLText
uid 24887,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-38200,-102500,-37400"
st "WR_DMA_3_ADDRESS          : std_logic_vector(31 downto 0)"
)
)
*242 (Net
uid 24888,0
lang 2
decl (Decl
n "WR_DMA_3_READ_DATA_VALID"
t "std_logic"
preAdd 0
posAdd 0
o 105
suid 543,0
)
declText (MLText
uid 24889,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-4600,-113000,-3800"
st "WR_DMA_3_READ_DATA_VALID  : std_logic"
)
)
*243 (Net
uid 24890,0
lang 2
decl (Decl
n "WR_DMA_3_READ_DATA"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 104
suid 544,0
)
declText (MLText
uid 24891,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-5400,-102000,-4600"
st "WR_DMA_3_READ_DATA        : std_logic_vector(511 downto 0)"
)
)
*244 (Net
uid 24892,0
lang 2
decl (Decl
n "WR_DMA_3_WAIT_REQUEST"
t "std_logic"
preAdd 0
posAdd 0
o 106
suid 545,0
)
declText (MLText
uid 24893,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-3800,-113000,-3000"
st "WR_DMA_3_WAIT_REQUEST     : std_logic"
)
)
*245 (SaComponent
uid 25326,0
optionalChildren [
*246 (CptPort
uid 25146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25147,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-66375,91000,-65625"
)
tg (CPTG
uid 25148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25149,0
va (VaSet
)
xt "92000,-66500,101500,-65500"
st "rd_dma_address : (31:0)"
blo "92000,-65700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 18
suid 1,0
)
)
)
*247 (CptPort
uid 25150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25151,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-67375,91000,-66625"
)
tg (CPTG
uid 25152,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25153,0
va (VaSet
)
xt "92000,-67500,102700,-66500"
st "rd_dma_write_data : (511:0)"
blo "92000,-66700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_write_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 22
suid 2,0
)
)
)
*248 (CptPort
uid 25154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25155,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-65375,91000,-64625"
)
tg (CPTG
uid 25156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25157,0
va (VaSet
)
xt "92000,-65500,102300,-64500"
st "rd_dma_burst_count : (3:0)"
blo "92000,-64700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_burst_count"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 19
suid 3,0
)
)
)
*249 (CptPort
uid 25158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25159,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-64375,91000,-63625"
)
tg (CPTG
uid 25160,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25161,0
va (VaSet
)
xt "92000,-64500,101400,-63500"
st "rd_dma_byte_en : (63:0)"
blo "92000,-63700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_byte_en"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 20
suid 4,0
)
)
)
*250 (CptPort
uid 25162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25163,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-69375,91000,-68625"
)
tg (CPTG
uid 25164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25165,0
va (VaSet
)
xt "92000,-69500,100100,-68500"
st "rd_dma_wait_request"
blo "92000,-68700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_dma_wait_request"
t "std_logic"
o 42
suid 5,0
)
)
)
*251 (CptPort
uid 25166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25167,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-63375,91000,-62625"
)
tg (CPTG
uid 25168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25169,0
va (VaSet
)
xt "92000,-63500,97500,-62500"
st "rd_dma_write"
blo "92000,-62700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_write"
t "std_logic"
o 21
suid 6,0
)
)
)
*252 (CptPort
uid 25170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25171,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-60375,91000,-59625"
)
tg (CPTG
uid 25172,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25173,0
va (VaSet
)
xt "92000,-60500,95200,-59500"
st "clk_pcie"
blo "92000,-59700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_pcie"
t "std_logic"
o 5
suid 7,0
)
)
)
*253 (CptPort
uid 25174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25175,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-82375,91000,-81625"
)
tg (CPTG
uid 25176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25177,0
va (VaSet
)
xt "92000,-82500,100100,-81500"
st "ddr_wr_addr : (31:0)"
blo "92000,-81700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_wr_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
suid 11,0
)
)
)
*254 (CptPort
uid 25178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25179,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-83375,91000,-82625"
)
tg (CPTG
uid 25180,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25181,0
va (VaSet
)
xt "92000,-83500,100400,-82500"
st "ddr_wr_data : (511:0)"
blo "92000,-82700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_wr_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 12
suid 12,0
)
)
)
*255 (CptPort
uid 25182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25183,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-81375,91000,-80625"
)
tg (CPTG
uid 25184,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25185,0
va (VaSet
)
xt "92000,-81500,96000,-80500"
st "ddr_wr_en"
blo "92000,-80700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_wr_en"
t "std_logic"
o 13
suid 13,0
)
)
)
*256 (CptPort
uid 25186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25187,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-85375,91000,-84625"
)
tg (CPTG
uid 25188,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25189,0
va (VaSet
)
xt "92000,-85500,99900,-84500"
st "ddr_wr_wait_request"
blo "92000,-84700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_wr_wait_request"
t "std_logic"
o 39
suid 14,0
)
)
)
*257 (CptPort
uid 25190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25191,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-72375,91000,-71625"
)
tg (CPTG
uid 25192,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25193,0
va (VaSet
)
xt "92000,-72500,95000,-71500"
st "clk_sys"
blo "92000,-71700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_sys"
t "std_logic"
o 6
suid 15,0
)
)
)
*258 (CptPort
uid 25194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25195,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "123000,-63375,123750,-62625"
)
tg (CPTG
uid 25196,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25197,0
va (VaSet
)
xt "116500,-63500,122000,-62500"
st "wr_dma_read"
ju 2
blo "122000,-62700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_dma_read"
t "std_logic"
o 28
suid 16,0
)
)
)
*259 (CptPort
uid 25198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25199,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "123000,-65375,123750,-64625"
)
tg (CPTG
uid 25200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25201,0
va (VaSet
)
xt "112300,-65500,122000,-64500"
st "wr_dma_address : (31:0)"
ju 2
blo "122000,-64700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_dma_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 26
suid 17,0
)
)
)
*260 (CptPort
uid 25202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25203,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "123000,-67375,123750,-66625"
)
tg (CPTG
uid 25204,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25205,0
va (VaSet
)
xt "111300,-67500,122000,-66500"
st "wr_dma_read_data : (511:0)"
ju 2
blo "122000,-66700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_dma_read_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 43
suid 18,0
)
)
)
*261 (CptPort
uid 25206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25207,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "123000,-64375,123750,-63625"
)
tg (CPTG
uid 25208,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25209,0
va (VaSet
)
xt "111500,-64500,122000,-63500"
st "wr_dma_burst_count : (3:0)"
ju 2
blo "122000,-63700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_dma_burst_count"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 27
suid 19,0
)
)
)
*262 (CptPort
uid 25210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25211,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "123000,-66375,123750,-65625"
)
tg (CPTG
uid 25212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25213,0
va (VaSet
)
xt "112300,-66500,122000,-65500"
st "wr_dma_read_data_valid"
ju 2
blo "122000,-65700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_dma_read_data_valid"
t "std_logic"
o 44
suid 20,0
)
)
)
*263 (CptPort
uid 25214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25215,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "123000,-69375,123750,-68625"
)
tg (CPTG
uid 25216,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25217,0
va (VaSet
)
xt "113700,-69500,122000,-68500"
st "wr_dma_wait_request"
ju 2
blo "122000,-68700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_dma_wait_request"
t "std_logic"
o 45
suid 21,0
)
)
)
*264 (CptPort
uid 25218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25219,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-73375,91000,-72625"
)
tg (CPTG
uid 25220,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25221,0
va (VaSet
)
xt "92000,-73500,95800,-72500"
st "ddr_rd_en"
blo "92000,-72700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_rd_en"
t "std_logic"
o 10
suid 22,0
)
)
)
*265 (CptPort
uid 25222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25223,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-74375,91000,-73625"
)
tg (CPTG
uid 25224,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25225,0
va (VaSet
)
xt "92000,-74500,99900,-73500"
st "ddr_rd_addr : (31:0)"
blo "92000,-73700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_rd_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
suid 25,0
)
)
)
*266 (CptPort
uid 25226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25227,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-46375,91000,-45625"
)
tg (CPTG
uid 25228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25229,0
va (VaSet
)
xt "92000,-46500,94900,-45500"
st "clk_ddr"
blo "92000,-45700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 4
suid 27,0
)
)
)
*267 (CptPort
uid 25230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25231,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-53375,91000,-52625"
)
tg (CPTG
uid 25232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25233,0
va (VaSet
)
xt "92000,-53500,101700,-52500"
st "amm_read_data : (511:0)"
blo "92000,-52700"
)
)
thePort (LogicalPort
decl (Decl
n "amm_read_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 1
suid 29,0
)
)
)
*268 (CptPort
uid 25234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25235,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "123000,-53375,123750,-52625"
)
tg (CPTG
uid 25236,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25237,0
va (VaSet
)
xt "112100,-53500,122000,-52500"
st "amm_write_data : (511:0)"
ju 2
blo "122000,-52700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_write_data"
t "std_logic_vector"
b "(511 downto 0)"
o 34
suid 30,0
)
)
)
*269 (CptPort
uid 25238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25239,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "123000,-49375,123750,-48625"
)
tg (CPTG
uid 25240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25241,0
va (VaSet
)
xt "117700,-49500,122000,-48500"
st "amm_write"
ju 2
blo "122000,-48700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_write"
t "std_logic"
o 33
suid 32,0
)
)
)
*270 (CptPort
uid 25242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25243,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "123000,-52375,123750,-51625"
)
tg (CPTG
uid 25244,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25245,0
va (VaSet
)
xt "113300,-52500,122000,-51500"
st "amm_address : (31:0)"
ju 2
blo "122000,-51700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_address"
t "std_logic_vector"
b "(31 downto 0)"
o 29
suid 33,0
)
)
)
*271 (CptPort
uid 25246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25247,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "123000,-48375,123750,-47625"
)
tg (CPTG
uid 25248,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25249,0
va (VaSet
)
xt "117900,-48500,122000,-47500"
st "amm_read"
ju 2
blo "122000,-47700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_read"
t "std_logic"
o 32
suid 35,0
)
)
)
*272 (CptPort
uid 25250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25251,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-76375,91000,-75625"
)
tg (CPTG
uid 25252,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25253,0
va (VaSet
)
xt "92000,-76500,98800,-75500"
st "ddr_rd_data_valid"
blo "92000,-75700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_rd_data_valid"
t "std_logic"
o 37
suid 36,0
)
)
)
*273 (CptPort
uid 25254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25255,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-79375,91000,-78625"
)
tg (CPTG
uid 25256,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25257,0
va (VaSet
)
xt "92000,-79500,99700,-78500"
st "ddr_rd_wait_request"
blo "92000,-78700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_rd_wait_request"
t "std_logic"
o 38
suid 37,0
)
)
)
*274 (CptPort
uid 25258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25259,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-77375,91000,-76625"
)
tg (CPTG
uid 25260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25261,0
va (VaSet
)
xt "92000,-77500,100200,-76500"
st "ddr_rd_data : (511:0)"
blo "92000,-76700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_rd_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 36
suid 38,0
)
)
)
*275 (CptPort
uid 25262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25263,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-55375,91000,-54625"
)
tg (CPTG
uid 25264,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25265,0
va (VaSet
)
xt "92000,-55500,99300,-54500"
st "amm_wait_request"
blo "92000,-54700"
)
)
thePort (LogicalPort
decl (Decl
n "amm_wait_request"
t "std_logic"
o 3
suid 39,0
)
)
)
*276 (CptPort
uid 25266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25267,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-52375,91000,-51625"
)
tg (CPTG
uid 25268,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25269,0
va (VaSet
)
xt "92000,-52500,100300,-51500"
st "amm_read_data_valid"
blo "92000,-51700"
)
)
thePort (LogicalPort
decl (Decl
n "amm_read_data_valid"
t "std_logic"
o 2
suid 41,0
)
)
)
*277 (CptPort
uid 25270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25271,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "123000,-51375,123750,-50625"
)
tg (CPTG
uid 25272,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25273,0
va (VaSet
)
xt "112900,-51500,122000,-50500"
st "amm_burstcount : (6:0)"
ju 2
blo "122000,-50700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_burstcount"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 30
suid 45,0
)
)
)
*278 (CptPort
uid 25274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25275,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "123000,-50375,123750,-49625"
)
tg (CPTG
uid 25276,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25277,0
va (VaSet
)
xt "113400,-50500,122000,-49500"
st "amm_byte_en : (63:0)"
ju 2
blo "122000,-49700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_byte_en"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 31
suid 46,0
)
)
)
*279 (CptPort
uid 25278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25279,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-59375,91000,-58625"
)
tg (CPTG
uid 25280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25281,0
va (VaSet
)
xt "92000,-59500,96300,-58500"
st "rst_pcie_n"
blo "92000,-58700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_pcie_n"
t "std_logic"
o 24
suid 47,0
)
)
)
*280 (CptPort
uid 25282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25283,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-71375,91000,-70625"
)
tg (CPTG
uid 25284,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25285,0
va (VaSet
)
xt "92000,-71500,95700,-70500"
st "rst_sys_n"
blo "92000,-70700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_sys_n"
t "std_logic"
o 25
suid 48,0
)
)
)
*281 (CptPort
uid 25286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25287,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-45375,91000,-44625"
)
tg (CPTG
uid 25288,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25289,0
va (VaSet
)
xt "92000,-45500,95600,-44500"
st "rst_ddr_n"
blo "92000,-44700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 23
suid 49,0
)
)
)
*282 (CptPort
uid 25290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25291,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "123000,-47375,123750,-46625"
)
tg (CPTG
uid 25292,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25293,0
va (VaSet
)
xt "116500,-47500,122000,-46500"
st "fifo_ready_out"
ju 2
blo "122000,-46700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_ready_out"
t "std_logic"
o 41
suid 50,0
)
)
)
*283 (CptPort
uid 25294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25295,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-44375,91000,-43625"
)
tg (CPTG
uid 25296,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25297,0
va (VaSet
)
xt "92000,-44500,97900,-43500"
st "fifo_ready_in_1"
blo "92000,-43700"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_ready_in_1"
t "std_logic"
o 16
suid 51,0
)
)
)
*284 (CptPort
uid 25298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25299,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-43375,91000,-42625"
)
tg (CPTG
uid 25300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25301,0
va (VaSet
)
xt "92000,-43500,97900,-42500"
st "fifo_ready_in_2"
blo "92000,-42700"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_ready_in_2"
t "std_logic"
o 17
suid 52,0
)
)
)
*285 (CptPort
uid 25302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25303,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "123000,-46375,123750,-45625"
)
tg (CPTG
uid 25304,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25305,0
va (VaSet
)
xt "116400,-46500,122000,-45500"
st "data_avail_out"
ju 2
blo "122000,-45700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_avail_out"
t "std_logic"
o 35
suid 53,0
)
)
)
*286 (CptPort
uid 25306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25307,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-42375,91000,-41625"
)
tg (CPTG
uid 25308,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25309,0
va (VaSet
)
xt "92000,-42500,98000,-41500"
st "data_avail_in_2"
blo "92000,-41700"
)
)
thePort (LogicalPort
decl (Decl
n "data_avail_in_2"
t "std_logic"
o 8
suid 54,0
)
)
)
*287 (CptPort
uid 25310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25311,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-41375,91000,-40625"
)
tg (CPTG
uid 25312,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25313,0
va (VaSet
)
xt "92000,-41500,98000,-40500"
st "data_avail_in_1"
blo "92000,-40700"
)
)
thePort (LogicalPort
decl (Decl
n "data_avail_in_1"
t "std_logic"
o 7
suid 55,0
)
)
)
*288 (CptPort
uid 25314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25315,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "123000,-45375,123750,-44625"
)
tg (CPTG
uid 25316,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25317,0
va (VaSet
)
xt "117400,-45500,122000,-44500"
st "fifo_full_out"
ju 2
blo "122000,-44700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_full_out"
t "std_logic"
o 40
suid 56,0
)
)
)
*289 (CptPort
uid 25318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25319,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-40375,91000,-39625"
)
tg (CPTG
uid 25320,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25321,0
va (VaSet
)
xt "92000,-40500,97000,-39500"
st "fifo_full_in_1"
blo "92000,-39700"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_full_in_1"
t "std_logic"
o 14
suid 57,0
)
)
)
*290 (CptPort
uid 25322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25323,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "90250,-39375,91000,-38625"
)
tg (CPTG
uid 25324,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25325,0
va (VaSet
)
xt "92000,-39500,97000,-38500"
st "fifo_full_in_2"
blo "92000,-38700"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_full_in_2"
t "std_logic"
o 15
suid 58,0
)
)
)
*291 (PortMapFrame
uid 25336,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 25337,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "89000,-89000,125000,-36000"
)
portMapText (BiTextGroup
uid 25338,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 25339,0
va (VaSet
isHidden 1
)
xt "127000,-84000,150800,-42000"
st "amm_read_data => AMM_READ_DATA3,
amm_read_data_valid => AMM_READ_DATA_VALID3,
amm_wait_request => AMM_WAIT_REQUEST3,
clk_ddr => CLK_DDR3,
clk_pcie => CLK_PCIE,
clk_sys => CLK_SYS,
data_avail_in_1 => data_avail_out_2_s,
ddr_rd_addr => ddr23_rd_addr_s,
ddr_rd_en => ddr23_rd_en_s,
ddr_wr_addr => ddr23_wr_addr_s,
ddr_wr_data => ddr23_wr_data_s(1023 DOWNTO 512),
ddr_wr_en => ddr23_wr_en_s,
fifo_full_in_1 => fifo_full_out_2_s,
fifo_ready_in_1 => fifo_ready_out_2_s,
rd_dma_address => RD_DMA_3_ADDRESS,
rd_dma_burst_count => RD_DMA_3_BURST_COUNT,
rd_dma_byte_en => RD_DMA_3_BYTE_EN,
rd_dma_write => RD_DMA_3_WRITE,
rd_dma_write_data => RD_DMA_3_WRITE_DATA,
rst_ddr_n => rst_ddrif_3_ddr_n_s,
rst_pcie_n => rst_ddrif_3_pcie_n_s,
rst_sys_n => rst_ddrif_3_sys_n_s,
wr_dma_address => WR_DMA_3_ADDRESS,
wr_dma_burst_count => WR_DMA_3_BURST_COUNT,
wr_dma_read => WR_DMA_3_READ,
amm_address => AMM_ADDRESS3,
amm_burstcount => AMM_BURSTCOUNT3,
amm_byte_en => AMM_BYTE_EN3,
amm_read => AMM_READ3,
amm_write => AMM_WRITE3,
amm_write_data => AMM_WRITE_DATA3,
data_avail_out => data_avail_out_3_s,
ddr_rd_data => ddr23_rd_data_s(1023 DOWNTO 512),
ddr_rd_data_valid => ddr23_rd_valid_s,
ddr_rd_wait_request => ddr23_rd_waitreq_s,
ddr_wr_wait_request => ddr23_wr_waitreq_s,
fifo_full_out => fifo_full_out_3_s,
fifo_ready_out => fifo_ready_out_3_s,
rd_dma_wait_request => RD_DMA_3_WAIT_REQUEST,
wr_dma_read_data => WR_DMA_3_READ_DATA,
wr_dma_read_data_valid => WR_DMA_3_READ_DATA_VALID,
wr_dma_wait_request => WR_DMA_3_WAIT_REQUEST,"
)
second (MLText
uid 25340,0
va (VaSet
)
xt "127000,-42000,135800,-39000"
st "data_avail_in_2 => '1',
fifo_full_in_2 => '0',
fifo_ready_in_2 => '1'"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 25327,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "91000,-87000,123000,-38000"
)
oxt "15000,-14000,47000,35000"
ttg (MlTextGroup
uid 25328,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*292 (Text
uid 25329,0
va (VaSet
font "Arial,8,1"
)
xt "105200,-42000,109500,-41000"
st "ddrif2_lib"
blo "105200,-41200"
tm "BdLibraryNameMgr"
)
*293 (Text
uid 25330,0
va (VaSet
font "Arial,8,1"
)
xt "105200,-41000,107800,-40000"
st "ddrif2"
blo "105200,-40200"
tm "CptNameMgr"
)
*294 (Text
uid 25331,0
va (VaSet
font "Arial,8,1"
)
xt "105200,-40000,108600,-39000"
st "ddrif2_3"
blo "105200,-39200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 25332,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 25333,0
text (MLText
uid 25334,0
va (VaSet
font "Courier New,8,0"
)
xt "76000,-61000,76000,-61000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 25335,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "91250,-39750,92750,-38250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*295 (SaComponent
uid 25525,0
optionalChildren [
*296 (CptPort
uid 25345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25346,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-130375,92000,-129625"
)
tg (CPTG
uid 25347,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25348,0
va (VaSet
)
xt "93000,-130500,102500,-129500"
st "rd_dma_address : (31:0)"
blo "93000,-129700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 18
suid 1,0
)
)
)
*297 (CptPort
uid 25349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25350,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-131375,92000,-130625"
)
tg (CPTG
uid 25351,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25352,0
va (VaSet
)
xt "93000,-131500,103700,-130500"
st "rd_dma_write_data : (511:0)"
blo "93000,-130700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_write_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 22
suid 2,0
)
)
)
*298 (CptPort
uid 25353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25354,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-129375,92000,-128625"
)
tg (CPTG
uid 25355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25356,0
va (VaSet
)
xt "93000,-129500,103300,-128500"
st "rd_dma_burst_count : (3:0)"
blo "93000,-128700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_burst_count"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 19
suid 3,0
)
)
)
*299 (CptPort
uid 25357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25358,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-128375,92000,-127625"
)
tg (CPTG
uid 25359,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25360,0
va (VaSet
)
xt "93000,-128500,102400,-127500"
st "rd_dma_byte_en : (63:0)"
blo "93000,-127700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_byte_en"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 20
suid 4,0
)
)
)
*300 (CptPort
uid 25361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25362,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-133375,92000,-132625"
)
tg (CPTG
uid 25363,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25364,0
va (VaSet
)
xt "93000,-133500,101100,-132500"
st "rd_dma_wait_request"
blo "93000,-132700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_dma_wait_request"
t "std_logic"
o 42
suid 5,0
)
)
)
*301 (CptPort
uid 25365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25366,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-127375,92000,-126625"
)
tg (CPTG
uid 25367,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25368,0
va (VaSet
)
xt "93000,-127500,98500,-126500"
st "rd_dma_write"
blo "93000,-126700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_dma_write"
t "std_logic"
o 21
suid 6,0
)
)
)
*302 (CptPort
uid 25369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25370,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-124375,92000,-123625"
)
tg (CPTG
uid 25371,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25372,0
va (VaSet
)
xt "93000,-124500,96200,-123500"
st "clk_pcie"
blo "93000,-123700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_pcie"
t "std_logic"
o 5
suid 7,0
)
)
)
*303 (CptPort
uid 25373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25374,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-146375,92000,-145625"
)
tg (CPTG
uid 25375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25376,0
va (VaSet
)
xt "93000,-146500,101100,-145500"
st "ddr_wr_addr : (31:0)"
blo "93000,-145700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_wr_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
suid 11,0
)
)
)
*304 (CptPort
uid 25377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25378,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-147375,92000,-146625"
)
tg (CPTG
uid 25379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25380,0
va (VaSet
)
xt "93000,-147500,101400,-146500"
st "ddr_wr_data : (511:0)"
blo "93000,-146700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_wr_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 12
suid 12,0
)
)
)
*305 (CptPort
uid 25381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25382,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-145375,92000,-144625"
)
tg (CPTG
uid 25383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25384,0
va (VaSet
)
xt "93000,-145500,97000,-144500"
st "ddr_wr_en"
blo "93000,-144700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_wr_en"
t "std_logic"
o 13
suid 13,0
)
)
)
*306 (CptPort
uid 25385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25386,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-149375,92000,-148625"
)
tg (CPTG
uid 25387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25388,0
va (VaSet
)
xt "93000,-149500,100900,-148500"
st "ddr_wr_wait_request"
blo "93000,-148700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_wr_wait_request"
t "std_logic"
o 39
suid 14,0
)
)
)
*307 (CptPort
uid 25389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25390,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-137375,92000,-136625"
)
tg (CPTG
uid 25391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25392,0
va (VaSet
)
xt "93000,-137500,96000,-136500"
st "clk_sys"
blo "93000,-136700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_sys"
t "std_logic"
o 6
suid 15,0
)
)
)
*308 (CptPort
uid 25393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25394,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "124000,-127375,124750,-126625"
)
tg (CPTG
uid 25395,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25396,0
va (VaSet
)
xt "117500,-127500,123000,-126500"
st "wr_dma_read"
ju 2
blo "123000,-126700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_dma_read"
t "std_logic"
o 28
suid 16,0
)
)
)
*309 (CptPort
uid 25397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25398,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "124000,-129375,124750,-128625"
)
tg (CPTG
uid 25399,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25400,0
va (VaSet
)
xt "113300,-129500,123000,-128500"
st "wr_dma_address : (31:0)"
ju 2
blo "123000,-128700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_dma_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 26
suid 17,0
)
)
)
*310 (CptPort
uid 25401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25402,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "124000,-131375,124750,-130625"
)
tg (CPTG
uid 25403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25404,0
va (VaSet
)
xt "112300,-131500,123000,-130500"
st "wr_dma_read_data : (511:0)"
ju 2
blo "123000,-130700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_dma_read_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 43
suid 18,0
)
)
)
*311 (CptPort
uid 25405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25406,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "124000,-128375,124750,-127625"
)
tg (CPTG
uid 25407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25408,0
va (VaSet
)
xt "112500,-128500,123000,-127500"
st "wr_dma_burst_count : (3:0)"
ju 2
blo "123000,-127700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_dma_burst_count"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 27
suid 19,0
)
)
)
*312 (CptPort
uid 25409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25410,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "124000,-130375,124750,-129625"
)
tg (CPTG
uid 25411,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25412,0
va (VaSet
)
xt "113300,-130500,123000,-129500"
st "wr_dma_read_data_valid"
ju 2
blo "123000,-129700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_dma_read_data_valid"
t "std_logic"
o 44
suid 20,0
)
)
)
*313 (CptPort
uid 25413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25414,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "124000,-133375,124750,-132625"
)
tg (CPTG
uid 25415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25416,0
va (VaSet
)
xt "114700,-133500,123000,-132500"
st "wr_dma_wait_request"
ju 2
blo "123000,-132700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_dma_wait_request"
t "std_logic"
o 45
suid 21,0
)
)
)
*314 (CptPort
uid 25417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25418,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-138375,92000,-137625"
)
tg (CPTG
uid 25419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25420,0
va (VaSet
)
xt "93000,-138500,96800,-137500"
st "ddr_rd_en"
blo "93000,-137700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_rd_en"
t "std_logic"
o 10
suid 22,0
)
)
)
*315 (CptPort
uid 25421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25422,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-139375,92000,-138625"
)
tg (CPTG
uid 25423,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25424,0
va (VaSet
)
xt "93000,-139500,100900,-138500"
st "ddr_rd_addr : (31:0)"
blo "93000,-138700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_rd_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
suid 25,0
)
)
)
*316 (CptPort
uid 25425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25426,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-110375,92000,-109625"
)
tg (CPTG
uid 25427,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25428,0
va (VaSet
)
xt "93000,-110500,95900,-109500"
st "clk_ddr"
blo "93000,-109700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 4
suid 27,0
)
)
)
*317 (CptPort
uid 25429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25430,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-117375,92000,-116625"
)
tg (CPTG
uid 25431,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25432,0
va (VaSet
)
xt "93000,-117500,102700,-116500"
st "amm_read_data : (511:0)"
blo "93000,-116700"
)
)
thePort (LogicalPort
decl (Decl
n "amm_read_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 1
suid 29,0
)
)
)
*318 (CptPort
uid 25433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25434,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "124000,-117375,124750,-116625"
)
tg (CPTG
uid 25435,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25436,0
va (VaSet
)
xt "113100,-117500,123000,-116500"
st "amm_write_data : (511:0)"
ju 2
blo "123000,-116700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_write_data"
t "std_logic_vector"
b "(511 downto 0)"
o 34
suid 30,0
)
)
)
*319 (CptPort
uid 25437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25438,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "124000,-113375,124750,-112625"
)
tg (CPTG
uid 25439,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25440,0
va (VaSet
)
xt "118700,-113500,123000,-112500"
st "amm_write"
ju 2
blo "123000,-112700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_write"
t "std_logic"
o 33
suid 32,0
)
)
)
*320 (CptPort
uid 25441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25442,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "124000,-116375,124750,-115625"
)
tg (CPTG
uid 25443,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25444,0
va (VaSet
)
xt "114300,-116500,123000,-115500"
st "amm_address : (31:0)"
ju 2
blo "123000,-115700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_address"
t "std_logic_vector"
b "(31 downto 0)"
o 29
suid 33,0
)
)
)
*321 (CptPort
uid 25445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25446,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "124000,-112375,124750,-111625"
)
tg (CPTG
uid 25447,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25448,0
va (VaSet
)
xt "118900,-112500,123000,-111500"
st "amm_read"
ju 2
blo "123000,-111700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_read"
t "std_logic"
o 32
suid 35,0
)
)
)
*322 (CptPort
uid 25449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25450,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-140375,92000,-139625"
)
tg (CPTG
uid 25451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25452,0
va (VaSet
)
xt "93000,-140500,99800,-139500"
st "ddr_rd_data_valid"
blo "93000,-139700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_rd_data_valid"
t "std_logic"
o 37
suid 36,0
)
)
)
*323 (CptPort
uid 25453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25454,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-143375,92000,-142625"
)
tg (CPTG
uid 25455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25456,0
va (VaSet
)
xt "93000,-143500,100700,-142500"
st "ddr_rd_wait_request"
blo "93000,-142700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_rd_wait_request"
t "std_logic"
o 38
suid 37,0
)
)
)
*324 (CptPort
uid 25457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25458,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-141375,92000,-140625"
)
tg (CPTG
uid 25459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25460,0
va (VaSet
)
xt "93000,-141500,101200,-140500"
st "ddr_rd_data : (511:0)"
blo "93000,-140700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_rd_data"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 36
suid 38,0
)
)
)
*325 (CptPort
uid 25461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25462,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-119375,92000,-118625"
)
tg (CPTG
uid 25463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25464,0
va (VaSet
)
xt "93000,-119500,100300,-118500"
st "amm_wait_request"
blo "93000,-118700"
)
)
thePort (LogicalPort
decl (Decl
n "amm_wait_request"
t "std_logic"
o 3
suid 39,0
)
)
)
*326 (CptPort
uid 25465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25466,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-116375,92000,-115625"
)
tg (CPTG
uid 25467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25468,0
va (VaSet
)
xt "93000,-116500,101300,-115500"
st "amm_read_data_valid"
blo "93000,-115700"
)
)
thePort (LogicalPort
decl (Decl
n "amm_read_data_valid"
t "std_logic"
o 2
suid 41,0
)
)
)
*327 (CptPort
uid 25469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25470,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "124000,-115375,124750,-114625"
)
tg (CPTG
uid 25471,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25472,0
va (VaSet
)
xt "113900,-115500,123000,-114500"
st "amm_burstcount : (6:0)"
ju 2
blo "123000,-114700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_burstcount"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 30
suid 45,0
)
)
)
*328 (CptPort
uid 25473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25474,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "124000,-114375,124750,-113625"
)
tg (CPTG
uid 25475,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25476,0
va (VaSet
)
xt "114400,-114500,123000,-113500"
st "amm_byte_en : (63:0)"
ju 2
blo "123000,-113700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amm_byte_en"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 31
suid 46,0
)
)
)
*329 (CptPort
uid 25477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25478,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-123375,92000,-122625"
)
tg (CPTG
uid 25479,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25480,0
va (VaSet
)
xt "93000,-123500,97300,-122500"
st "rst_pcie_n"
blo "93000,-122700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_pcie_n"
t "std_logic"
o 24
suid 47,0
)
)
)
*330 (CptPort
uid 25481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25482,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-136375,92000,-135625"
)
tg (CPTG
uid 25483,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25484,0
va (VaSet
)
xt "93000,-136500,96700,-135500"
st "rst_sys_n"
blo "93000,-135700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_sys_n"
t "std_logic"
o 25
suid 48,0
)
)
)
*331 (CptPort
uid 25485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25486,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-109375,92000,-108625"
)
tg (CPTG
uid 25487,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25488,0
va (VaSet
)
xt "93000,-109500,96600,-108500"
st "rst_ddr_n"
blo "93000,-108700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 23
suid 49,0
)
)
)
*332 (CptPort
uid 25489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25490,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "124000,-111375,124750,-110625"
)
tg (CPTG
uid 25491,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25492,0
va (VaSet
)
xt "117500,-111500,123000,-110500"
st "fifo_ready_out"
ju 2
blo "123000,-110700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_ready_out"
t "std_logic"
o 41
suid 50,0
)
)
)
*333 (CptPort
uid 25493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25494,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-108375,92000,-107625"
)
tg (CPTG
uid 25495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25496,0
va (VaSet
)
xt "93000,-108500,98900,-107500"
st "fifo_ready_in_1"
blo "93000,-107700"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_ready_in_1"
t "std_logic"
o 16
suid 51,0
)
)
)
*334 (CptPort
uid 25497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25498,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-107375,92000,-106625"
)
tg (CPTG
uid 25499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25500,0
va (VaSet
)
xt "93000,-107500,98900,-106500"
st "fifo_ready_in_2"
blo "93000,-106700"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_ready_in_2"
t "std_logic"
o 17
suid 52,0
)
)
)
*335 (CptPort
uid 25501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25502,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "124000,-110375,124750,-109625"
)
tg (CPTG
uid 25503,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25504,0
va (VaSet
)
xt "117400,-110500,123000,-109500"
st "data_avail_out"
ju 2
blo "123000,-109700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_avail_out"
t "std_logic"
o 35
suid 53,0
)
)
)
*336 (CptPort
uid 25505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25506,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-106375,92000,-105625"
)
tg (CPTG
uid 25507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25508,0
va (VaSet
)
xt "93000,-106500,99000,-105500"
st "data_avail_in_2"
blo "93000,-105700"
)
)
thePort (LogicalPort
decl (Decl
n "data_avail_in_2"
t "std_logic"
o 8
suid 54,0
)
)
)
*337 (CptPort
uid 25509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25510,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-105375,92000,-104625"
)
tg (CPTG
uid 25511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25512,0
va (VaSet
)
xt "93000,-105500,99000,-104500"
st "data_avail_in_1"
blo "93000,-104700"
)
)
thePort (LogicalPort
decl (Decl
n "data_avail_in_1"
t "std_logic"
o 7
suid 55,0
)
)
)
*338 (CptPort
uid 25513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25514,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "124000,-109375,124750,-108625"
)
tg (CPTG
uid 25515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25516,0
va (VaSet
)
xt "118400,-109500,123000,-108500"
st "fifo_full_out"
ju 2
blo "123000,-108700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_full_out"
t "std_logic"
o 40
suid 56,0
)
)
)
*339 (CptPort
uid 25517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25518,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-104375,92000,-103625"
)
tg (CPTG
uid 25519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25520,0
va (VaSet
)
xt "93000,-104500,98000,-103500"
st "fifo_full_in_1"
blo "93000,-103700"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_full_in_1"
t "std_logic"
o 14
suid 57,0
)
)
)
*340 (CptPort
uid 25521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25522,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "91250,-103375,92000,-102625"
)
tg (CPTG
uid 25523,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25524,0
va (VaSet
)
xt "93000,-103500,98000,-102500"
st "fifo_full_in_2"
blo "93000,-102700"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_full_in_2"
t "std_logic"
o 15
suid 58,0
)
)
)
*341 (PortMapFrame
uid 25730,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 25731,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "90000,-153000,126000,-100000"
)
portMapText (BiTextGroup
uid 25732,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 25733,0
va (VaSet
isHidden 1
)
xt "129000,-181000,152800,-142000"
st "amm_read_data => AMM_READ_DATA2,
amm_read_data_valid => AMM_READ_DATA_VALID2,
amm_wait_request => AMM_WAIT_REQUEST2,
clk_ddr => CLK_DDR2,
clk_pcie => CLK_PCIE,
clk_sys => CLK_SYS,
data_avail_in_1 => data_avail_out_3_s,
ddr_rd_addr => ddr23_rd_addr_s,
ddr_rd_en => ddr23_rd_en_s,
ddr_wr_addr => ddr23_wr_addr_s,
ddr_wr_data => ddr23_wr_data_s(511 DOWNTO 0),
ddr_wr_en => ddr23_wr_en_s,
fifo_full_in_1 => fifo_full_out_3_s,
fifo_ready_in_1 => fifo_ready_out_3_s,
rd_dma_address => RD_DMA_2_ADDRESS,
rd_dma_burst_count => RD_DMA_2_BURST_COUNT,
rd_dma_byte_en => RD_DMA_2_BYTE_EN,
rd_dma_write => RD_DMA_2_WRITE,
rd_dma_write_data => RD_DMA_2_WRITE_DATA,
rst_ddr_n => rst_ddrif_2_ddr_n_s,
rst_pcie_n => rst_ddrif_2_pcie_n_s,
rst_sys_n => rst_ddrif_2_sys_n_s,
wr_dma_address => WR_DMA_2_ADDRESS,
wr_dma_burst_count => WR_DMA_2_BURST_COUNT,
wr_dma_read => WR_DMA_2_READ,
amm_address => AMM_ADDRESS2,
amm_burstcount => AMM_BURSTCOUNT2,
amm_byte_en => AMM_BYTE_EN2,
amm_read => AMM_READ2,
amm_write => AMM_WRITE2,
amm_write_data => AMM_WRITE_DATA2,
data_avail_out => data_avail_out_2_s,
ddr_rd_data => ddr23_rd_data_s(511 DOWNTO 0),
fifo_full_out => fifo_full_out_2_s,
fifo_ready_out => fifo_ready_out_2_s,
rd_dma_wait_request => RD_DMA_2_WAIT_REQUEST,
wr_dma_read_data => WR_DMA_2_READ_DATA,
wr_dma_read_data_valid => WR_DMA_2_READ_DATA_VALID,
wr_dma_wait_request => WR_DMA_2_WAIT_REQUEST,"
)
second (MLText
uid 25734,0
va (VaSet
)
xt "129000,-142000,140300,-136000"
st "data_avail_in_2 => '1',
fifo_full_in_2 => '0',
fifo_ready_in_2 => '1',
ddr_rd_data_valid => open,
ddr_rd_wait_request => open,
ddr_wr_wait_request => open"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 25526,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "92000,-151000,124000,-102000"
)
oxt "15000,-14000,47000,35000"
ttg (MlTextGroup
uid 25527,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*342 (Text
uid 25528,0
va (VaSet
font "Arial,8,1"
)
xt "106200,-106000,110500,-105000"
st "ddrif2_lib"
blo "106200,-105200"
tm "BdLibraryNameMgr"
)
*343 (Text
uid 25529,0
va (VaSet
font "Arial,8,1"
)
xt "106200,-105000,108800,-104000"
st "ddrif2"
blo "106200,-104200"
tm "CptNameMgr"
)
*344 (Text
uid 25530,0
va (VaSet
font "Arial,8,1"
)
xt "106200,-104000,109600,-103000"
st "ddrif2_2"
blo "106200,-103200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 25531,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 25532,0
text (MLText
uid 25533,0
va (VaSet
font "Courier New,8,0"
)
xt "77000,-125000,77000,-125000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 25534,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "92250,-103750,93750,-102250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*345 (PortIoIn
uid 25831,0
shape (CompositeShape
uid 25832,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25833,0
sl 0
ro 270
xt "78000,-110375,79500,-109625"
)
(Line
uid 25834,0
sl 0
ro 270
xt "79500,-110000,80000,-110000"
pts [
"79500,-110000"
"80000,-110000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 25835,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25836,0
va (VaSet
)
xt "72500,-110500,77000,-109500"
st "CLK_DDR2"
ju 2
blo "77000,-109700"
tm "WireNameMgr"
)
)
)
*346 (PortIoIn
uid 25837,0
shape (CompositeShape
uid 25838,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25839,0
sl 0
ro 270
xt "95000,-30375,96500,-29625"
)
(Line
uid 25840,0
sl 0
ro 270
xt "96500,-30000,97000,-30000"
pts [
"96500,-30000"
"97000,-30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 25841,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25842,0
va (VaSet
)
xt "88000,-30500,94000,-29500"
st "RST_DDR2_N"
ju 2
blo "94000,-29700"
tm "WireNameMgr"
)
)
)
*347 (Net
uid 25843,0
decl (Decl
n "CLK_DDR2"
t "std_logic"
o 11
suid 614,0
)
declText (MLText
uid 25844,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-79800,-113000,-79000"
st "CLK_DDR2                  : std_logic"
)
)
*348 (Net
uid 25845,0
decl (Decl
n "RST_DDR2_N"
t "std_logic"
o 44
suid 615,0
)
declText (MLText
uid 25846,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-53400,-113000,-52600"
st "RST_DDR2_N                : std_logic"
)
)
*349 (PortIoIn
uid 25995,0
shape (CompositeShape
uid 25996,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25997,0
sl 0
ro 270
xt "73000,-119375,74500,-118625"
)
(Line
uid 25998,0
sl 0
ro 270
xt "74500,-119000,75000,-119000"
pts [
"74500,-119000"
"75000,-119000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 25999,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26000,0
va (VaSet
)
xt "62300,-119500,72000,-118500"
st "AMM_WAIT_REQUEST2"
ju 2
blo "72000,-118700"
tm "WireNameMgr"
)
)
)
*350 (PortIoIn
uid 26001,0
shape (CompositeShape
uid 26002,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26003,0
sl 0
ro 270
xt "73000,-117375,74500,-116625"
)
(Line
uid 26004,0
sl 0
ro 270
xt "74500,-117000,75000,-117000"
pts [
"74500,-117000"
"75000,-117000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26005,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26006,0
va (VaSet
)
xt "63800,-117500,72000,-116500"
st "AMM_READ_DATA2"
ju 2
blo "72000,-116700"
tm "WireNameMgr"
)
)
)
*351 (PortIoIn
uid 26007,0
shape (CompositeShape
uid 26008,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26009,0
sl 0
ro 270
xt "73000,-116375,74500,-115625"
)
(Line
uid 26010,0
sl 0
ro 270
xt "74500,-116000,75000,-116000"
pts [
"74500,-116000"
"75000,-116000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26011,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26012,0
va (VaSet
)
xt "60800,-116500,72000,-115500"
st "AMM_READ_DATA_VALID2"
ju 2
blo "72000,-115700"
tm "WireNameMgr"
)
)
)
*352 (Net
uid 26013,0
decl (Decl
n "AMM_WAIT_REQUEST2"
t "std_logic"
o 8
suid 634,0
)
declText (MLText
uid 26014,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-82200,-113000,-81400"
st "AMM_WAIT_REQUEST2         : std_logic"
)
)
*353 (Net
uid 26015,0
decl (Decl
n "AMM_READ_DATA2"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 2
suid 635,0
)
declText (MLText
uid 26016,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-87000,-102000,-86200"
st "AMM_READ_DATA2            : std_logic_vector(511 DOWNTO 0)"
)
)
*354 (Net
uid 26017,0
decl (Decl
n "AMM_READ_DATA_VALID2"
t "std_logic"
o 5
suid 636,0
)
declText (MLText
uid 26018,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-84600,-113000,-83800"
st "AMM_READ_DATA_VALID2      : std_logic"
)
)
*355 (PortIoIn
uid 26135,0
shape (CompositeShape
uid 26136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26137,0
sl 0
ro 270
xt "73000,-131375,74500,-130625"
)
(Line
uid 26138,0
sl 0
ro 270
xt "74500,-131000,75000,-131000"
pts [
"74500,-131000"
"75000,-131000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26140,0
va (VaSet
)
xt "61500,-131500,72000,-130500"
st "RD_DMA_2_WRITE_DATA"
ju 2
blo "72000,-130700"
tm "WireNameMgr"
)
)
)
*356 (PortIoIn
uid 26141,0
shape (CompositeShape
uid 26142,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26143,0
sl 0
ro 270
xt "73000,-130375,74500,-129625"
)
(Line
uid 26144,0
sl 0
ro 270
xt "74500,-130000,75000,-130000"
pts [
"74500,-130000"
"75000,-130000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26145,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26146,0
va (VaSet
)
xt "62800,-130500,72000,-129500"
st "RD_DMA_2_ADDRESS"
ju 2
blo "72000,-129700"
tm "WireNameMgr"
)
)
)
*357 (PortIoIn
uid 26147,0
shape (CompositeShape
uid 26148,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26149,0
sl 0
ro 270
xt "73000,-129375,74500,-128625"
)
(Line
uid 26150,0
sl 0
ro 270
xt "74500,-129000,75000,-129000"
pts [
"74500,-129000"
"75000,-129000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26151,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26152,0
va (VaSet
)
xt "60200,-129500,72000,-128500"
st "RD_DMA_2_BURST_COUNT"
ju 2
blo "72000,-128700"
tm "WireNameMgr"
)
)
)
*358 (PortIoIn
uid 26153,0
shape (CompositeShape
uid 26154,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26155,0
sl 0
ro 270
xt "73000,-128375,74500,-127625"
)
(Line
uid 26156,0
sl 0
ro 270
xt "74500,-128000,75000,-128000"
pts [
"74500,-128000"
"75000,-128000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26157,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26158,0
va (VaSet
)
xt "63100,-128500,72000,-127500"
st "RD_DMA_2_BYTE_EN"
ju 2
blo "72000,-127700"
tm "WireNameMgr"
)
)
)
*359 (PortIoIn
uid 26159,0
shape (CompositeShape
uid 26160,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26161,0
sl 0
ro 270
xt "73000,-127375,74500,-126625"
)
(Line
uid 26162,0
sl 0
ro 270
xt "74500,-127000,75000,-127000"
pts [
"74500,-127000"
"75000,-127000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26163,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26164,0
va (VaSet
)
xt "64000,-127500,72000,-126500"
st "RD_DMA_2_WRITE"
ju 2
blo "72000,-126700"
tm "WireNameMgr"
)
)
)
*360 (PortIoOut
uid 26171,0
shape (CompositeShape
uid 26172,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26173,0
sl 0
ro 90
xt "73000,-133375,74500,-132625"
)
(Line
uid 26174,0
sl 0
ro 90
xt "74500,-133000,75000,-133000"
pts [
"75000,-133000"
"74500,-133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26175,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26176,0
va (VaSet
)
xt "60000,-133500,72000,-132500"
st "RD_DMA_2_WAIT_REQUEST"
ju 2
blo "72000,-132700"
tm "WireNameMgr"
)
)
)
*361 (Net
uid 26189,0
decl (Decl
n "RD_DMA_2_WAIT_REQUEST"
t "std_logic"
o 89
suid 650,0
)
declText (MLText
uid 26190,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-17400,-113000,-16600"
st "RD_DMA_2_WAIT_REQUEST     : std_logic"
)
)
*362 (Net
uid 26191,0
decl (Decl
n "RD_DMA_2_WRITE_DATA"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 37
suid 651,0
)
declText (MLText
uid 26192,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-59000,-102000,-58200"
st "RD_DMA_2_WRITE_DATA       : std_logic_vector(511 DOWNTO 0)"
)
)
*363 (Net
uid 26193,0
decl (Decl
n "RD_DMA_2_ADDRESS"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 33
suid 652,0
)
declText (MLText
uid 26194,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-62200,-102500,-61400"
st "RD_DMA_2_ADDRESS          : std_logic_vector(31 DOWNTO 0)"
)
)
*364 (Net
uid 26195,0
decl (Decl
n "RD_DMA_2_BURST_COUNT"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 34
suid 653,0
)
declText (MLText
uid 26196,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-61400,-103000,-60600"
st "RD_DMA_2_BURST_COUNT      : std_logic_vector(3 DOWNTO 0)"
)
)
*365 (Net
uid 26197,0
decl (Decl
n "RD_DMA_2_BYTE_EN"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 35
suid 654,0
)
declText (MLText
uid 26198,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-60600,-102500,-59800"
st "RD_DMA_2_BYTE_EN          : std_logic_vector(63 DOWNTO 0)"
)
)
*366 (Net
uid 26199,0
decl (Decl
n "RD_DMA_2_WRITE"
t "std_logic"
o 36
suid 655,0
)
declText (MLText
uid 26200,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-59800,-113000,-59000"
st "RD_DMA_2_WRITE            : std_logic"
)
)
*367 (PortIoOut
uid 26403,0
shape (CompositeShape
uid 26404,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26405,0
sl 0
ro 270
xt "142500,-117375,144000,-116625"
)
(Line
uid 26406,0
sl 0
ro 270
xt "142000,-117000,142500,-117000"
pts [
"142000,-117000"
"142500,-117000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26407,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26408,0
va (VaSet
)
xt "145000,-117500,153600,-116500"
st "AMM_WRITE_DATA2"
blo "145000,-116700"
tm "WireNameMgr"
)
)
)
*368 (PortIoOut
uid 26409,0
shape (CompositeShape
uid 26410,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26411,0
sl 0
ro 270
xt "142500,-116375,144000,-115625"
)
(Line
uid 26412,0
sl 0
ro 270
xt "142000,-116000,142500,-116000"
pts [
"142000,-116000"
"142500,-116000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26413,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26414,0
va (VaSet
)
xt "145000,-116500,152300,-115500"
st "AMM_ADDRESS2"
blo "145000,-115700"
tm "WireNameMgr"
)
)
)
*369 (PortIoOut
uid 26415,0
shape (CompositeShape
uid 26416,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26417,0
sl 0
ro 270
xt "142500,-115375,144000,-114625"
)
(Line
uid 26418,0
sl 0
ro 270
xt "142000,-115000,142500,-115000"
pts [
"142000,-115000"
"142500,-115000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26419,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26420,0
va (VaSet
)
xt "145000,-115500,154100,-114500"
st "AMM_BURSTCOUNT2"
blo "145000,-114700"
tm "WireNameMgr"
)
)
)
*370 (PortIoOut
uid 26421,0
shape (CompositeShape
uid 26422,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26423,0
sl 0
ro 270
xt "142500,-114375,144000,-113625"
)
(Line
uid 26424,0
sl 0
ro 270
xt "142000,-114000,142500,-114000"
pts [
"142000,-114000"
"142500,-114000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26425,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26426,0
va (VaSet
)
xt "145000,-114500,152000,-113500"
st "AMM_BYTE_EN2"
blo "145000,-113700"
tm "WireNameMgr"
)
)
)
*371 (PortIoOut
uid 26427,0
shape (CompositeShape
uid 26428,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26429,0
sl 0
ro 270
xt "142500,-113375,144000,-112625"
)
(Line
uid 26430,0
sl 0
ro 270
xt "142000,-113000,142500,-113000"
pts [
"142000,-113000"
"142500,-113000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26431,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26432,0
va (VaSet
)
xt "145000,-113500,151100,-112500"
st "AMM_WRITE2"
blo "145000,-112700"
tm "WireNameMgr"
)
)
)
*372 (PortIoOut
uid 26433,0
shape (CompositeShape
uid 26434,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26435,0
sl 0
ro 270
xt "142500,-112375,144000,-111625"
)
(Line
uid 26436,0
sl 0
ro 270
xt "142000,-112000,142500,-112000"
pts [
"142000,-112000"
"142500,-112000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26437,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26438,0
va (VaSet
)
xt "145000,-112500,150300,-111500"
st "AMM_READ2"
blo "145000,-111700"
tm "WireNameMgr"
)
)
)
*373 (Net
uid 26439,0
decl (Decl
n "AMM_WRITE_DATA2"
t "std_logic_vector"
b "(511 downto 0)"
o 82
suid 679,0
)
declText (MLText
uid 26440,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-23000,-102000,-22200"
st "AMM_WRITE_DATA2           : std_logic_vector(511 downto 0)"
)
)
*374 (Net
uid 26441,0
decl (Decl
n "AMM_ADDRESS2"
t "std_logic_vector"
b "(31 downto 0)"
o 67
suid 680,0
)
declText (MLText
uid 26442,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-35000,-102500,-34200"
st "AMM_ADDRESS2              : std_logic_vector(31 downto 0)"
)
)
*375 (Net
uid 26443,0
decl (Decl
n "AMM_BURSTCOUNT2"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 70
suid 681,0
)
declText (MLText
uid 26444,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-32600,-103000,-31800"
st "AMM_BURSTCOUNT2           : std_logic_vector(6 DOWNTO 0)"
)
)
*376 (Net
uid 26445,0
decl (Decl
n "AMM_BYTE_EN2"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 73
suid 682,0
)
declText (MLText
uid 26446,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-30200,-102500,-29400"
st "AMM_BYTE_EN2              : std_logic_vector(63 DOWNTO 0)"
)
)
*377 (Net
uid 26447,0
decl (Decl
n "AMM_WRITE2"
t "std_logic"
o 79
suid 683,0
)
declText (MLText
uid 26448,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-25400,-113000,-24600"
st "AMM_WRITE2                : std_logic"
)
)
*378 (Net
uid 26449,0
decl (Decl
n "AMM_READ2"
t "std_logic"
o 76
suid 684,0
)
declText (MLText
uid 26450,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-27800,-113000,-27000"
st "AMM_READ2                 : std_logic"
)
)
*379 (PortIoOut
uid 26621,0
shape (CompositeShape
uid 26622,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26623,0
sl 0
ro 270
xt "141500,-133375,143000,-132625"
)
(Line
uid 26624,0
sl 0
ro 270
xt "141000,-133000,141500,-133000"
pts [
"141000,-133000"
"141500,-133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26625,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26626,0
va (VaSet
)
xt "144000,-133500,156200,-132500"
st "WR_DMA_2_WAIT_REQUEST"
blo "144000,-132700"
tm "WireNameMgr"
)
)
)
*380 (PortIoOut
uid 26627,0
shape (CompositeShape
uid 26628,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26629,0
sl 0
ro 270
xt "141500,-131375,143000,-130625"
)
(Line
uid 26630,0
sl 0
ro 270
xt "141000,-131000,141500,-131000"
pts [
"141000,-131000"
"141500,-131000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26631,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26632,0
va (VaSet
)
xt "144000,-131500,154300,-130500"
st "WR_DMA_2_READ_DATA"
blo "144000,-130700"
tm "WireNameMgr"
)
)
)
*381 (PortIoOut
uid 26633,0
shape (CompositeShape
uid 26634,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26635,0
sl 0
ro 270
xt "141500,-130375,143000,-129625"
)
(Line
uid 26636,0
sl 0
ro 270
xt "141000,-130000,141500,-130000"
pts [
"141000,-130000"
"141500,-130000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26637,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26638,0
va (VaSet
)
xt "144000,-130500,157300,-129500"
st "WR_DMA_2_READ_DATA_VALID"
blo "144000,-129700"
tm "WireNameMgr"
)
)
)
*382 (PortIoIn
uid 26639,0
shape (CompositeShape
uid 26640,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26641,0
sl 0
ro 90
xt "141500,-129375,143000,-128625"
)
(Line
uid 26642,0
sl 0
ro 90
xt "141000,-129000,141500,-129000"
pts [
"141500,-129000"
"141000,-129000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26643,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26644,0
va (VaSet
)
xt "144000,-129500,153400,-128500"
st "WR_DMA_2_ADDRESS"
blo "144000,-128700"
tm "WireNameMgr"
)
)
)
*383 (PortIoIn
uid 26645,0
shape (CompositeShape
uid 26646,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26647,0
sl 0
ro 90
xt "141500,-128375,143000,-127625"
)
(Line
uid 26648,0
sl 0
ro 90
xt "141000,-128000,141500,-128000"
pts [
"141500,-128000"
"141000,-128000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26649,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26650,0
va (VaSet
)
xt "144000,-128500,156000,-127500"
st "WR_DMA_2_BURST_COUNT"
blo "144000,-127700"
tm "WireNameMgr"
)
)
)
*384 (PortIoIn
uid 26651,0
shape (CompositeShape
uid 26652,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26653,0
sl 0
ro 90
xt "141500,-127375,143000,-126625"
)
(Line
uid 26654,0
sl 0
ro 90
xt "141000,-127000,141500,-127000"
pts [
"141500,-127000"
"141000,-127000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26655,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26656,0
va (VaSet
)
xt "144000,-127500,151800,-126500"
st "WR_DMA_2_READ"
blo "144000,-126700"
tm "WireNameMgr"
)
)
)
*385 (Net
uid 26657,0
decl (Decl
n "WR_DMA_2_WAIT_REQUEST"
t "std_logic"
o 103
suid 704,0
)
declText (MLText
uid 26658,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-6200,-113000,-5400"
st "WR_DMA_2_WAIT_REQUEST     : std_logic"
)
)
*386 (Net
uid 26659,0
decl (Decl
n "WR_DMA_2_READ_DATA"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 101
suid 705,0
)
declText (MLText
uid 26660,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-7800,-102000,-7000"
st "WR_DMA_2_READ_DATA        : std_logic_vector(511 DOWNTO 0)"
)
)
*387 (Net
uid 26661,0
decl (Decl
n "WR_DMA_2_ADDRESS"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 60
suid 706,0
)
declText (MLText
uid 26662,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-40600,-102500,-39800"
st "WR_DMA_2_ADDRESS          : std_logic_vector(31 DOWNTO 0)"
)
)
*388 (Net
uid 26663,0
decl (Decl
n "WR_DMA_2_READ_DATA_VALID"
t "std_logic"
o 102
suid 707,0
)
declText (MLText
uid 26664,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-7000,-113000,-6200"
st "WR_DMA_2_READ_DATA_VALID  : std_logic"
)
)
*389 (Net
uid 26665,0
decl (Decl
n "WR_DMA_2_BURST_COUNT"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 61
suid 708,0
)
declText (MLText
uid 26666,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-39800,-103000,-39000"
st "WR_DMA_2_BURST_COUNT      : std_logic_vector(3 DOWNTO 0)"
)
)
*390 (Net
uid 26667,0
decl (Decl
n "WR_DMA_2_READ"
t "std_logic"
o 62
suid 709,0
)
declText (MLText
uid 26668,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-39000,-113000,-38200"
st "WR_DMA_2_READ             : std_logic"
)
)
*391 (Net
uid 26905,0
decl (Decl
n "fifo_ready_out_3_s"
t "std_logic"
o 127
suid 738,0
)
declText (MLText
uid 26906,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,13200,-109000,14000"
st "signal fifo_ready_out_3_s        : std_logic"
)
)
*392 (Net
uid 26927,0
decl (Decl
n "data_avail_out_3_s"
t "std_logic"
o 108
suid 740,0
)
declText (MLText
uid 26928,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-1200,-109000,-400"
st "signal data_avail_out_3_s        : std_logic"
)
)
*393 (Net
uid 26941,0
decl (Decl
n "fifo_full_out_3_s"
t "std_logic"
o 125
suid 742,0
)
declText (MLText
uid 26942,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,11600,-109000,12400"
st "signal fifo_full_out_3_s         : std_logic"
)
)
*394 (Net
uid 27415,0
decl (Decl
n "ddr23_wr_waitreq_s"
t "std_logic"
o 123
suid 744,0
)
declText (MLText
uid 27416,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,10000,-109000,10800"
st "signal ddr23_wr_waitreq_s        : std_logic"
)
)
*395 (Net
uid 27417,0
decl (Decl
n "ddr23_wr_data_s"
t "std_logic_vector"
b "(1023 DOWNTO 0)"
o 121
suid 745,0
)
declText (MLText
uid 27418,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,8400,-98000,9200"
st "signal ddr23_wr_data_s           : std_logic_vector(1023 DOWNTO 0)"
)
)
*396 (Net
uid 27419,0
decl (Decl
n "ddr23_wr_addr_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 120
suid 746,0
)
declText (MLText
uid 27420,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,7600,-99000,8400"
st "signal ddr23_wr_addr_s           : std_logic_vector(31 DOWNTO 0)"
)
)
*397 (Net
uid 27421,0
decl (Decl
n "ddr23_wr_en_s"
t "std_logic"
o 122
suid 747,0
)
declText (MLText
uid 27422,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,9200,-109000,10000"
st "signal ddr23_wr_en_s             : std_logic"
)
)
*398 (Net
uid 27423,0
decl (Decl
n "ddr23_rd_waitreq_s"
t "std_logic"
o 119
suid 748,0
)
declText (MLText
uid 27424,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,6800,-109000,7600"
st "signal ddr23_rd_waitreq_s        : std_logic"
)
)
*399 (Net
uid 27425,0
decl (Decl
n "ddr23_rd_data_s"
t "std_logic_vector"
b "(1023 DOWNTO 0)"
o 116
suid 749,0
)
declText (MLText
uid 27426,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,4400,-98000,5200"
st "signal ddr23_rd_data_s           : std_logic_vector(1023 DOWNTO 0)"
)
)
*400 (Net
uid 27427,0
decl (Decl
n "ddr23_rd_valid_s"
t "std_logic"
o 118
suid 750,0
)
declText (MLText
uid 27428,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,6000,-109000,6800"
st "signal ddr23_rd_valid_s          : std_logic"
)
)
*401 (Net
uid 27429,0
decl (Decl
n "ddr23_rd_addr_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 115
suid 751,0
)
declText (MLText
uid 27430,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,3600,-99000,4400"
st "signal ddr23_rd_addr_s           : std_logic_vector(31 DOWNTO 0)"
)
)
*402 (Net
uid 27431,0
decl (Decl
n "ddr23_rd_en_s"
t "std_logic"
o 117
suid 752,0
)
declText (MLText
uid 27432,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,5200,-109000,6000"
st "signal ddr23_rd_en_s             : std_logic"
)
)
*403 (Net
uid 27439,0
decl (Decl
n "fifo_ready_out_2_s"
t "std_logic"
o 126
suid 754,0
)
declText (MLText
uid 27440,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,12400,-109000,13200"
st "signal fifo_ready_out_2_s        : std_logic"
)
)
*404 (Net
uid 27447,0
decl (Decl
n "data_avail_out_2_s"
t "std_logic"
o 107
suid 756,0
)
declText (MLText
uid 27448,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-2000,-109000,-1200"
st "signal data_avail_out_2_s        : std_logic"
)
)
*405 (Net
uid 27455,0
decl (Decl
n "fifo_full_out_2_s"
t "std_logic"
o 124
suid 758,0
)
declText (MLText
uid 27456,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,10800,-109000,11600"
st "signal fifo_full_out_2_s         : std_logic"
)
)
*406 (Net
uid 27485,0
lang 2
decl (Decl
n "rst_ddrif_0_sys_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 134
suid 761,0
)
declText (MLText
uid 27486,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,22800,-109000,23600"
st "signal rst_ddrif_0_sys_n_s       : std_logic"
)
)
*407 (Net
uid 27487,0
lang 2
decl (Decl
n "AMM_READ0"
t "std_logic"
preAdd 0
posAdd 0
o 75
suid 762,0
)
declText (MLText
uid 27488,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-28600,-113000,-27800"
st "AMM_READ0                 : std_logic"
)
)
*408 (Net
uid 27489,0
lang 2
decl (Decl
n "AMM_WRITE0"
t "std_logic"
preAdd 0
posAdd 0
o 78
suid 763,0
)
declText (MLText
uid 27490,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-26200,-113000,-25400"
st "AMM_WRITE0                : std_logic"
)
)
*409 (Net
uid 27491,0
decl (Decl
n "AMM_BYTE_EN0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 72
suid 764,0
)
declText (MLText
uid 27492,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-31000,-102500,-30200"
st "AMM_BYTE_EN0              : std_logic_vector(63 DOWNTO 0)"
)
)
*410 (Net
uid 27493,0
decl (Decl
n "AMM_BURSTCOUNT0"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 69
suid 765,0
)
declText (MLText
uid 27494,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-33400,-103000,-32600"
st "AMM_BURSTCOUNT0           : std_logic_vector(6 DOWNTO 0)"
)
)
*411 (Net
uid 27495,0
lang 2
decl (Decl
n "AMM_ADDRESS0"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 66
suid 766,0
)
declText (MLText
uid 27496,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-35800,-102500,-35000"
st "AMM_ADDRESS0              : std_logic_vector(31 downto 0)"
)
)
*412 (Net
uid 27497,0
lang 2
decl (Decl
n "AMM_WRITE_DATA0"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 81
suid 767,0
)
declText (MLText
uid 27498,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-23800,-102000,-23000"
st "AMM_WRITE_DATA0           : std_logic_vector(511 downto 0)"
)
)
*413 (Net
uid 27499,0
lang 2
decl (Decl
n "WR_DMA_0_READ"
t "std_logic"
preAdd 0
posAdd 0
o 59
suid 768,0
)
declText (MLText
uid 27500,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-41400,-113000,-40600"
st "WR_DMA_0_READ             : std_logic"
)
)
*414 (Net
uid 27501,0
lang 2
decl (Decl
n "WR_DMA_0_BURST_COUNT"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 58
suid 769,0
)
declText (MLText
uid 27502,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-42200,-103000,-41400"
st "WR_DMA_0_BURST_COUNT      : std_logic_vector(3 downto 0)"
)
)
*415 (Net
uid 27503,0
lang 2
decl (Decl
n "WR_DMA_0_ADDRESS"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 57
suid 770,0
)
declText (MLText
uid 27504,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-43000,-102500,-42200"
st "WR_DMA_0_ADDRESS          : std_logic_vector(31 downto 0)"
)
)
*416 (Net
uid 27505,0
lang 2
decl (Decl
n "WR_DMA_0_READ_DATA_VALID"
t "std_logic"
preAdd 0
posAdd 0
o 99
suid 771,0
)
declText (MLText
uid 27506,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-9400,-113000,-8600"
st "WR_DMA_0_READ_DATA_VALID  : std_logic"
)
)
*417 (Net
uid 27507,0
lang 2
decl (Decl
n "WR_DMA_0_READ_DATA"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 98
suid 772,0
)
declText (MLText
uid 27508,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-10200,-102000,-9400"
st "WR_DMA_0_READ_DATA        : std_logic_vector(511 downto 0)"
)
)
*418 (Net
uid 27509,0
lang 2
decl (Decl
n "WR_DMA_0_WAIT_REQUEST"
t "std_logic"
preAdd 0
posAdd 0
o 100
suid 773,0
)
declText (MLText
uid 27510,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-8600,-113000,-7800"
st "WR_DMA_0_WAIT_REQUEST     : std_logic"
)
)
*419 (Net
uid 27511,0
decl (Decl
n "ddr0_rd_en_s"
t "std_logic"
o 111
suid 774,0
)
declText (MLText
uid 27512,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,1200,-109000,2000"
st "signal ddr0_rd_en_s              : std_logic"
)
)
*420 (Net
uid 27513,0
decl (Decl
n "ddr0_rd_addr_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 109
suid 775,0
)
declText (MLText
uid 27514,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-400,-99000,400"
st "signal ddr0_rd_addr_s            : std_logic_vector(31 DOWNTO 0)"
)
)
*421 (Net
uid 27515,0
decl (Decl
n "ddr0_rd_valid_s"
t "std_logic"
o 112
suid 776,0
)
declText (MLText
uid 27516,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,2000,-109000,2800"
st "signal ddr0_rd_valid_s           : std_logic"
)
)
*422 (Net
uid 27517,0
decl (Decl
n "ddr0_rd_data_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 110
suid 777,0
)
declText (MLText
uid 27518,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,400,-98500,1200"
st "signal ddr0_rd_data_s            : std_logic_vector(511 DOWNTO 0)"
)
)
*423 (Net
uid 27519,0
decl (Decl
n "ddr0_rd_waitreq_s"
t "std_logic"
o 113
suid 778,0
)
declText (MLText
uid 27520,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,2800,-109000,3600"
st "signal ddr0_rd_waitreq_s         : std_logic"
)
)
*424 (Net
uid 27561,0
lang 2
decl (Decl
n "RD_DMA_0_WAIT_REQUEST"
t "std_logic"
preAdd 0
posAdd 0
o 88
suid 779,0
)
declText (MLText
uid 27562,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-18200,-113000,-17400"
st "RD_DMA_0_WAIT_REQUEST     : std_logic"
)
)
*425 (Net
uid 27563,0
lang 2
decl (Decl
n "RD_DMA_0_WRITE_DATA"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 32
suid 780,0
)
declText (MLText
uid 27564,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-63000,-102000,-62200"
st "RD_DMA_0_WRITE_DATA       : std_logic_vector(511 downto 0)"
)
)
*426 (Net
uid 27565,0
lang 2
decl (Decl
n "RD_DMA_0_BURST_COUNT"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 29
suid 781,0
)
declText (MLText
uid 27566,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-65400,-103000,-64600"
st "RD_DMA_0_BURST_COUNT      : std_logic_vector(3 downto 0)"
)
)
*427 (Net
uid 27567,0
lang 2
decl (Decl
n "RD_DMA_0_ADDRESS"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 28
suid 782,0
)
declText (MLText
uid 27568,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-66200,-102500,-65400"
st "RD_DMA_0_ADDRESS          : std_logic_vector(31 downto 0)"
)
)
*428 (Net
uid 27569,0
lang 2
decl (Decl
n "RD_DMA_0_BYTE_EN"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 30
suid 783,0
)
declText (MLText
uid 27570,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-64600,-102500,-63800"
st "RD_DMA_0_BYTE_EN          : std_logic_vector(63 downto 0)"
)
)
*429 (Net
uid 27571,0
lang 2
decl (Decl
n "RD_DMA_0_WRITE"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 784,0
)
declText (MLText
uid 27572,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-63800,-113000,-63000"
st "RD_DMA_0_WRITE            : std_logic"
)
)
*430 (Net
uid 27573,0
lang 2
decl (Decl
n "AMM_WAIT_REQUEST0"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 785,0
)
declText (MLText
uid 27574,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-83000,-113000,-82200"
st "AMM_WAIT_REQUEST0         : std_logic"
)
)
*431 (Net
uid 27575,0
lang 2
decl (Decl
n "AMM_READ_DATA0"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 1
suid 786,0
)
declText (MLText
uid 27576,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-87800,-102000,-87000"
st "AMM_READ_DATA0            : std_logic_vector(511 downto 0)"
)
)
*432 (Net
uid 27577,0
lang 2
decl (Decl
n "AMM_READ_DATA_VALID0"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 787,0
)
declText (MLText
uid 27578,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-85400,-113000,-84600"
st "AMM_READ_DATA_VALID0      : std_logic"
)
)
*433 (Net
uid 27579,0
lang 2
decl (Decl
n "CLK_DDR0"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 788,0
)
declText (MLText
uid 27580,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-80600,-113000,-79800"
st "CLK_DDR0                  : std_logic"
)
)
*434 (Net
uid 27581,0
decl (Decl
n "RST_DDR0_N"
t "std_logic"
o 43
suid 789,0
)
declText (MLText
uid 27582,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-54200,-113000,-53400"
st "RST_DDR0_N                : std_logic"
)
)
*435 (Net
uid 27585,0
lang 1
decl (Decl
n "DDR_0_RESET_DONE"
t "std_logic"
o 18
suid 791,0
)
declText (MLText
uid 27586,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-74200,-113000,-73400"
st "DDR_0_RESET_DONE          : std_logic"
)
)
*436 (Net
uid 27591,0
decl (Decl
n "DDR_0_CAL_FAIL"
t "std_logic"
o 16
suid 794,0
)
declText (MLText
uid 27592,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-75800,-113000,-75000"
st "DDR_0_CAL_FAIL            : std_logic"
)
)
*437 (Net
uid 27759,0
lang 2
decl (Decl
n "DDR_0_RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 84
suid 797,0
)
declText (MLText
uid 27760,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-21400,-113000,-20600"
st "DDR_0_RST_N               : std_logic"
)
)
*438 (SaComponent
uid 28395,0
optionalChildren [
*439 (CptPort
uid 28191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28192,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-52375,1000,-51625"
)
tg (CPTG
uid 28193,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28194,0
va (VaSet
)
xt "2000,-52500,5800,-51500"
st "CLK_SYS"
blo "2000,-51700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 16,0
)
)
)
*440 (CptPort
uid 28195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28196,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-51375,1000,-50625"
)
tg (CPTG
uid 28197,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28198,0
va (VaSet
)
xt "2000,-51500,5600,-50500"
st "CLK_MC"
blo "2000,-50700"
)
)
thePort (LogicalPort
decl (Decl
n "CLK_MC"
t "std_logic"
o 2
suid 37,0
)
)
)
*441 (CptPort
uid 28199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28200,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-50375,1000,-49625"
)
tg (CPTG
uid 28201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28202,0
va (VaSet
)
xt "2000,-50500,6700,-49500"
st "RST_MC_N"
blo "2000,-49700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_MC_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 39,0
)
)
)
*442 (CptPort
uid 28203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28204,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-77375,1000,-76625"
)
tg (CPTG
uid 28205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28206,0
va (VaSet
)
xt "2000,-77500,11000,-76500"
st "mcaddr : (21 downto 0)"
blo "2000,-76700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "mcaddr"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 7
suid 53,0
)
)
)
*443 (CptPort
uid 28207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28208,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-85375,1000,-84625"
)
tg (CPTG
uid 28209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28210,0
va (VaSet
)
xt "2000,-85500,8300,-84500"
st "ddr0_rd_waitreq"
blo "2000,-84700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr0_rd_waitreq"
t "std_logic"
o 12
suid 73,0
)
)
)
*444 (CptPort
uid 28211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28212,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-83375,1000,-82625"
)
tg (CPTG
uid 28213,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28214,0
va (VaSet
)
xt "2000,-83500,13400,-82500"
st "ddr0_rd_data : (511  downto 0)"
blo "2000,-82700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr0_rd_data"
t "std_logic_vector"
b "(511  downto 0)"
o 13
suid 74,0
)
)
)
*445 (CptPort
uid 28215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28216,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-82375,1000,-81625"
)
tg (CPTG
uid 28217,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28218,0
va (VaSet
)
xt "2000,-82500,7400,-81500"
st "ddr0_rd_valid"
blo "2000,-81700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr0_rd_valid"
t "std_logic"
o 14
suid 75,0
)
)
)
*446 (CptPort
uid 28219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28220,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-80375,1000,-79625"
)
tg (CPTG
uid 28221,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28222,0
va (VaSet
)
xt "2000,-80500,12900,-79500"
st "ddr0_rd_addr : (31 downto 0)"
blo "2000,-79700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr0_rd_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 15
suid 76,0
)
)
)
*447 (CptPort
uid 28223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28224,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-79375,1000,-78625"
)
tg (CPTG
uid 28225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28226,0
va (VaSet
)
xt "2000,-79500,6600,-78500"
st "ddr0_rd_en"
blo "2000,-78700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr0_rd_en"
t "std_logic"
o 16
suid 77,0
)
)
)
*448 (CptPort
uid 28227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28228,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-85375,38750,-84625"
)
tg (CPTG
uid 28229,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28230,0
va (VaSet
)
xt "30500,-85500,37000,-84500"
st "ddr1_wr_waitreq"
ju 2
blo "37000,-84700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ddr1_wr_waitreq"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 78,0
)
)
)
*449 (CptPort
uid 28231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28232,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-83375,38750,-82625"
)
tg (CPTG
uid 28233,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28234,0
va (VaSet
)
xt "22700,-83500,37000,-82500"
st "ddr1_wr_data : (ddr_g*512-1 downto 0)"
ju 2
blo "37000,-82700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr1_wr_data"
t "std_logic_vector"
b "(ddr_g*512-1 downto 0)"
preAdd 0
posAdd 0
o 18
suid 79,0
)
)
)
*450 (CptPort
uid 28235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28236,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-82375,38750,-81625"
)
tg (CPTG
uid 28237,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28238,0
va (VaSet
)
xt "25900,-82500,37000,-81500"
st "ddr1_wr_addr : (25 downto 0)"
ju 2
blo "37000,-81700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr1_wr_addr"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 19
suid 80,0
)
)
)
*451 (CptPort
uid 28239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28240,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-81375,38750,-80625"
)
tg (CPTG
uid 28241,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28242,0
va (VaSet
)
xt "32200,-81500,37000,-80500"
st "ddr1_wr_en"
ju 2
blo "37000,-80700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr1_wr_en"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 81,0
)
)
)
*452 (CptPort
uid 28243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28244,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-79375,38750,-78625"
)
tg (CPTG
uid 28245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28246,0
va (VaSet
)
xt "30700,-79500,37000,-78500"
st "ddr1_rd_waitreq"
ju 2
blo "37000,-78700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ddr1_rd_waitreq"
t "std_logic"
preAdd 0
o 21
suid 82,0
)
)
)
*453 (CptPort
uid 28247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28248,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-77375,38750,-76625"
)
tg (CPTG
uid 28249,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28250,0
va (VaSet
)
xt "22900,-77500,37000,-76500"
st "ddr1_rd_data : (512*ddr_g-1 downto 0)"
ju 2
blo "37000,-76700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ddr1_rd_data"
t "std_logic_vector"
b "(512*ddr_g-1 downto 0)"
o 22
suid 83,0
)
)
)
*454 (CptPort
uid 28251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28252,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-76375,38750,-75625"
)
tg (CPTG
uid 28253,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28254,0
va (VaSet
)
xt "31600,-76500,37000,-75500"
st "ddr1_rd_valid"
ju 2
blo "37000,-75700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ddr1_rd_valid"
t "std_logic"
o 23
suid 84,0
)
)
)
*455 (CptPort
uid 28255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28256,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-74375,38750,-73625"
)
tg (CPTG
uid 28257,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28258,0
va (VaSet
)
xt "26100,-74500,37000,-73500"
st "ddr1_rd_addr : (31 downto 0)"
ju 2
blo "37000,-73700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr1_rd_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 24
suid 85,0
)
)
)
*456 (CptPort
uid 28259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28260,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-73375,38750,-72625"
)
tg (CPTG
uid 28261,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28262,0
va (VaSet
)
xt "32400,-73500,37000,-72500"
st "ddr1_rd_en"
ju 2
blo "37000,-72700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr1_rd_en"
t "std_logic"
posAdd 0
o 25
suid 86,0
)
)
)
*457 (CptPort
uid 28263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28264,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-69375,1000,-68625"
)
tg (CPTG
uid 28265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28266,0
va (VaSet
)
xt "2000,-69500,7500,-68500"
st "ddr_1_cal_fail"
blo "2000,-68700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_1_cal_fail"
t "std_logic"
o 26
suid 87,0
)
)
)
*458 (CptPort
uid 28267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28268,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-71375,1000,-70625"
)
tg (CPTG
uid 28269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28270,0
va (VaSet
)
xt "2000,-71500,7500,-70500"
st "ddr_0_cal_fail"
blo "2000,-70700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_0_cal_fail"
t "std_logic"
o 29
suid 91,0
)
)
)
*459 (CptPort
uid 28271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28272,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-49375,1000,-48625"
)
tg (CPTG
uid 28273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28274,0
va (VaSet
)
xt "2000,-49500,8800,-48500"
st "RST_GLOBAL_N"
blo "2000,-48700"
)
)
thePort (LogicalPort
decl (Decl
n "RST_GLOBAL_N"
t "std_logic"
o 4
suid 94,0
)
)
)
*460 (CptPort
uid 28275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28276,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-38375,38750,-37625"
)
tg (CPTG
uid 28277,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28278,0
va (VaSet
)
xt "30400,-38500,37000,-37500"
st "ddrif_pcie_resetn"
ju 2
blo "37000,-37700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddrif_pcie_resetn"
t "std_logic"
o 32
suid 95,0
)
)
)
*461 (CptPort
uid 28279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28280,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-71375,38750,-70625"
)
tg (CPTG
uid 28281,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28282,0
va (VaSet
)
xt "27100,-71500,37000,-70500"
st "mcdataout : (31 downto 0)"
ju 2
blo "37000,-70700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mcdataout"
t "std_logic_vector"
b "(31 downto 0)"
o 11
suid 96,0
)
)
)
*462 (CptPort
uid 28283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28284,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-42375,38750,-41625"
)
tg (CPTG
uid 28285,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28286,0
va (VaSet
)
xt "31400,-42500,37000,-41500"
st "ddrif_0_resetn"
ju 2
blo "37000,-41700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddrif_0_resetn"
t "std_logic"
o 30
suid 98,0
)
)
)
*463 (CptPort
uid 28287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28288,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-41375,38750,-40625"
)
tg (CPTG
uid 28289,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28290,0
va (VaSet
)
xt "31400,-41500,37000,-40500"
st "ddrif_1_resetn"
ju 2
blo "37000,-40700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddrif_1_resetn"
t "std_logic"
o 31
suid 99,0
)
)
)
*464 (CptPort
uid 28291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28292,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-76375,1000,-75625"
)
tg (CPTG
uid 28293,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28294,0
va (VaSet
)
xt "2000,-76500,10900,-75500"
st "mcdata : (31 downto 0)"
blo "2000,-75700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "mcdata"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 100,0
)
)
)
*465 (CptPort
uid 28295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28296,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-75375,1000,-74625"
)
tg (CPTG
uid 28297,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28298,0
va (VaSet
)
xt "2000,-75500,4800,-74500"
st "mcrwn"
blo "2000,-74700"
)
)
thePort (LogicalPort
decl (Decl
n "mcrwn"
t "std_logic"
o 9
suid 101,0
)
)
)
*466 (CptPort
uid 28299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28300,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-74375,1000,-73625"
)
tg (CPTG
uid 28301,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28302,0
va (VaSet
)
xt "2000,-74500,4300,-73500"
st "mccs"
blo "2000,-73700"
)
)
thePort (LogicalPort
decl (Decl
n "mccs"
t "std_logic"
o 10
suid 102,0
)
)
)
*467 (CptPort
uid 28303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28304,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-48375,1000,-47625"
)
tg (CPTG
uid 28305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28306,0
va (VaSet
)
xt "2000,-48500,6100,-47500"
st "CLK_PCIE"
blo "2000,-47700"
)
)
thePort (LogicalPort
decl (Decl
n "CLK_PCIE"
t "std_logic"
o 5
suid 112,0
)
)
)
*468 (CptPort
uid 28307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28308,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-47375,1000,-46625"
)
tg (CPTG
uid 28309,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28310,0
va (VaSet
)
xt "2000,-47500,7600,-46500"
st "RST_PCIE_N"
blo "2000,-46700"
)
)
thePort (LogicalPort
decl (Decl
n "RST_PCIE_N"
t "std_logic"
o 6
suid 113,0
)
)
)
*469 (CptPort
uid 28311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28312,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-58375,1000,-57625"
)
tg (CPTG
uid 28313,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28314,0
va (VaSet
)
xt "2000,-58500,12300,-57500"
st "top_version : (15 downto 0)"
blo "2000,-57700"
)
)
thePort (LogicalPort
decl (Decl
n "top_version"
t "std_logic_vector"
b "(15 downto 0)"
o 34
suid 121,0
)
)
)
*470 (CptPort
uid 28315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28316,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-57375,1000,-56625"
)
tg (CPTG
uid 28317,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28318,0
va (VaSet
)
xt "2000,-57500,12500,-56500"
st "top_revision : (15 downto 0)"
blo "2000,-56700"
)
)
thePort (LogicalPort
decl (Decl
n "top_revision"
t "std_logic_vector"
b "(15 downto 0)"
o 35
suid 122,0
)
)
)
*471 (CptPort
uid 28319,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28320,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-64375,1000,-63625"
)
tg (CPTG
uid 28321,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28322,0
va (VaSet
)
xt "2000,-64500,8800,-63500"
st "ddr_0_reset_done"
blo "2000,-63700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "ddr_0_reset_done"
t "std_logic"
o 36
suid 123,0
)
)
)
*472 (CptPort
uid 28323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28324,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-52375,38750,-51625"
)
tg (CPTG
uid 28325,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28326,0
va (VaSet
)
xt "32200,-52500,37000,-51500"
st "ddr_1_rst_n"
ju 2
blo "37000,-51700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_1_rst_n"
t "std_logic"
o 33
suid 125,0
)
)
)
*473 (CptPort
uid 28327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28328,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-53375,38750,-52625"
)
tg (CPTG
uid 28329,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28330,0
va (VaSet
)
xt "32200,-53500,37000,-52500"
st "ddr_0_rst_n"
ju 2
blo "37000,-52700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_0_rst_n"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 126,0
)
)
)
*474 (CptPort
uid 28331,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28332,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-63375,1000,-62625"
)
tg (CPTG
uid 28333,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28334,0
va (VaSet
)
xt "2000,-63500,8800,-62500"
st "ddr_1_reset_done"
blo "2000,-62700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "ddr_1_reset_done"
t "std_logic"
o 37
suid 127,0
)
)
)
*475 (CptPort
uid 28335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28336,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-57375,38750,-56625"
)
tg (CPTG
uid 28337,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28338,0
va (VaSet
)
xt "21100,-57500,37000,-56500"
st "USR_EVENT_MSIX_DATA : (15 downto 0)"
ju 2
blo "37000,-56700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "USR_EVENT_MSIX_DATA"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 39
suid 128,0
)
)
)
*476 (CptPort
uid 28339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28340,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-56375,38750,-55625"
)
tg (CPTG
uid 28341,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28342,0
va (VaSet
)
xt "26200,-56500,37000,-55500"
st "USR_EVENT_MSIX_VALID"
ju 2
blo "37000,-55700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "USR_EVENT_MSIX_VALID"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 129,0
)
)
)
*477 (CptPort
uid 28343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28344,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-55375,1000,-54625"
)
tg (CPTG
uid 28345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28346,0
va (VaSet
)
xt "2000,-55500,13300,-54500"
st "USR_EVENT_MSIX_READY"
blo "2000,-54700"
)
)
thePort (LogicalPort
decl (Decl
n "USR_EVENT_MSIX_READY"
t "std_logic"
o 41
suid 130,0
)
)
)
*478 (CptPort
uid 28347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28348,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-68375,1000,-67625"
)
tg (CPTG
uid 28349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28350,0
va (VaSet
)
xt "2000,-68500,8100,-67500"
st "ddr_2_cal_pass"
blo "2000,-67700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ddr_2_cal_pass"
t "std_logic"
preAdd 0
posAdd 0
o 43
suid 131,0
)
)
)
*479 (CptPort
uid 28351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28352,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-67375,1000,-66625"
)
tg (CPTG
uid 28353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28354,0
va (VaSet
)
xt "2000,-67500,7500,-66500"
st "ddr_2_cal_fail"
blo "2000,-66700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ddr_2_cal_fail"
t "std_logic"
preAdd 0
posAdd 0
o 42
suid 132,0
)
)
)
*480 (CptPort
uid 28355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28356,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-65375,1000,-64625"
)
tg (CPTG
uid 28357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28358,0
va (VaSet
)
xt "2000,-65500,7500,-64500"
st "ddr_3_cal_fail"
blo "2000,-64700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_3_cal_fail"
t "std_logic"
o 44
suid 133,0
)
)
)
*481 (CptPort
uid 28359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28360,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-66375,1000,-65625"
)
tg (CPTG
uid 28361,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28362,0
va (VaSet
)
xt "2000,-66500,8100,-65500"
st "ddr_3_cal_pass"
blo "2000,-65700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_3_cal_pass"
t "std_logic"
o 45
suid 134,0
)
)
)
*482 (CptPort
uid 28363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28364,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-62375,1000,-61625"
)
tg (CPTG
uid 28365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28366,0
va (VaSet
)
xt "2000,-62500,8800,-61500"
st "ddr_2_reset_done"
blo "2000,-61700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_2_reset_done"
t "std_logic"
o 46
suid 135,0
)
)
)
*483 (CptPort
uid 28367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28368,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-61375,1000,-60625"
)
tg (CPTG
uid 28369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28370,0
va (VaSet
)
xt "2000,-61500,8800,-60500"
st "ddr_3_reset_done"
blo "2000,-60700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_3_reset_done"
t "std_logic"
o 47
suid 136,0
)
)
)
*484 (CptPort
uid 28371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28372,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-40375,38750,-39625"
)
tg (CPTG
uid 28373,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28374,0
va (VaSet
)
xt "31400,-40500,37000,-39500"
st "ddrif_2_resetn"
ju 2
blo "37000,-39700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddrif_2_resetn"
t "std_logic"
o 48
suid 137,0
)
)
)
*485 (CptPort
uid 28375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28376,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-39375,38750,-38625"
)
tg (CPTG
uid 28377,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28378,0
va (VaSet
)
xt "31400,-39500,37000,-38500"
st "ddrif_3_resetn"
ju 2
blo "37000,-38700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddrif_3_resetn"
t "std_logic"
o 49
suid 138,0
)
)
)
*486 (CptPort
uid 28379,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28380,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-51375,38750,-50625"
)
tg (CPTG
uid 28381,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28382,0
va (VaSet
)
xt "32200,-51500,37000,-50500"
st "ddr_2_rst_n"
ju 2
blo "37000,-50700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_2_rst_n"
t "std_logic"
o 50
suid 139,0
)
)
)
*487 (CptPort
uid 28383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28384,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "38000,-50375,38750,-49625"
)
tg (CPTG
uid 28385,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28386,0
va (VaSet
)
xt "32200,-50500,37000,-49500"
st "ddr_3_rst_n"
ju 2
blo "37000,-49700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_3_rst_n"
t "std_logic"
o 51
suid 140,0
)
)
)
*488 (CptPort
uid 28387,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28388,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-72375,1000,-71625"
)
tg (CPTG
uid 28389,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28390,0
va (VaSet
)
xt "2000,-72500,8100,-71500"
st "ddr_0_cal_pass"
blo "2000,-71700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_0_cal_pass"
t "std_logic"
o 27
suid 141,0
)
)
)
*489 (CptPort
uid 28391,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28392,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "250,-70375,1000,-69625"
)
tg (CPTG
uid 28393,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28394,0
va (VaSet
)
xt "2000,-70500,8100,-69500"
st "ddr_1_cal_pass"
blo "2000,-69700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_1_cal_pass"
t "std_logic"
o 28
suid 142,0
)
)
)
]
shape (Rectangle
uid 28396,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "1000,-86000,38000,-36000"
)
oxt "90000,11000,127000,61000"
ttg (MlTextGroup
uid 28397,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*490 (Text
uid 28398,0
va (VaSet
font "Arial,8,1"
)
xt "16200,-55000,21900,-54000"
st "fdas_core_lib"
blo "16200,-54200"
tm "BdLibraryNameMgr"
)
*491 (Text
uid 28399,0
va (VaSet
font "Arial,8,1"
)
xt "16200,-54000,21400,-53000"
st "core_reconf"
blo "16200,-53200"
tm "CptNameMgr"
)
*492 (Text
uid 28400,0
va (VaSet
font "Arial,8,1"
)
xt "16200,-53000,22000,-52000"
st "core_reconf_i"
blo "16200,-52200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28401,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28402,0
text (MLText
uid 28403,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,-95800,40000,-86200"
st "ddr_g             = ddr_g                ( natural )  
fft_abits_g       = fft_abits_g          ( natural )  
fft_g             = fft_g                ( natural )  
ifft_g            = ifft_g               ( natural )  
ifft_loop_bits_g  = ifft_loop_bits_g     ( natural )  
ifft_loop_g       = ifft_loop_g          ( natural )  
summer_g          = summer_g             ( natural )  
harmonic_g        = harmonic_g           ( natural )  
product_id_g      = product_id_g         ( natural )  
version_number_g  = version_number_g     ( natural )  
revision_number_g = revision_number_g    ( natural )  
res_pages_g       = res_pages_g          ( natural )  "
)
header ""
)
elements [
(GiElement
name "ddr_g"
type "natural"
value "ddr_g"
)
(GiElement
name "fft_abits_g"
type "natural"
value "fft_abits_g"
)
(GiElement
name "fft_g"
type "natural"
value "fft_g"
)
(GiElement
name "ifft_g"
type "natural"
value "ifft_g"
)
(GiElement
name "ifft_loop_bits_g"
type "natural"
value "ifft_loop_bits_g"
)
(GiElement
name "ifft_loop_g"
type "natural"
value "ifft_loop_g"
)
(GiElement
name "summer_g"
type "natural"
value "summer_g"
)
(GiElement
name "harmonic_g"
type "natural"
value "harmonic_g"
)
(GiElement
name "product_id_g"
type "natural"
value "product_id_g"
)
(GiElement
name "version_number_g"
type "natural"
value "version_number_g"
)
(GiElement
name "revision_number_g"
type "natural"
value "revision_number_g"
)
(GiElement
name "res_pages_g"
type "natural"
value "res_pages_g"
)
]
)
viewicon (ZoomableIcon
uid 28404,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "1250,-37750,2750,-36250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*493 (Net
uid 28405,0
decl (Decl
n "DDR_0_CAL_PASS"
t "std_logic"
o 17
suid 798,0
)
declText (MLText
uid 28406,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-75000,-113000,-74200"
st "DDR_0_CAL_PASS            : std_logic"
)
)
*494 (Net
uid 28407,0
decl (Decl
n "DDR_1_CAL_FAIL"
t "std_logic"
o 19
suid 799,0
)
declText (MLText
uid 28408,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-73400,-113000,-72600"
st "DDR_1_CAL_FAIL            : std_logic"
)
)
*495 (Net
uid 28409,0
decl (Decl
n "DDR_1_CAL_PASS"
t "std_logic"
o 20
suid 800,0
)
declText (MLText
uid 28410,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-72600,-113000,-71800"
st "DDR_1_CAL_PASS            : std_logic"
)
)
*496 (PortIoIn
uid 28411,0
shape (CompositeShape
uid 28412,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28413,0
sl 0
ro 270
xt "-5000,-67375,-3500,-66625"
)
(Line
uid 28414,0
sl 0
ro 270
xt "-3500,-67000,-3000,-67000"
pts [
"-3500,-67000"
"-3000,-67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28415,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28416,0
va (VaSet
)
xt "-13300,-67500,-6000,-66500"
st "DDR_2_CAL_FAIL"
ju 2
blo "-6000,-66700"
tm "WireNameMgr"
)
)
)
*497 (PortIoIn
uid 28417,0
shape (CompositeShape
uid 28418,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28419,0
sl 0
ro 270
xt "-5000,-68375,-3500,-67625"
)
(Line
uid 28420,0
sl 0
ro 270
xt "-3500,-68000,-3000,-68000"
pts [
"-3500,-68000"
"-3000,-68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28421,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28422,0
va (VaSet
)
xt "-13700,-68500,-6000,-67500"
st "DDR_2_CAL_PASS"
ju 2
blo "-6000,-67700"
tm "WireNameMgr"
)
)
)
*498 (Net
uid 28439,0
decl (Decl
n "DDR_2_CAL_FAIL"
t "std_logic"
o 22
suid 803,0
)
declText (MLText
uid 28440,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-71000,-113000,-70200"
st "DDR_2_CAL_FAIL            : std_logic"
)
)
*499 (Net
uid 28441,0
decl (Decl
n "DDR_2_CAL_PASS"
t "std_logic"
o 23
suid 804,0
)
declText (MLText
uid 28442,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-70200,-113000,-69400"
st "DDR_2_CAL_PASS            : std_logic"
)
)
*500 (PortIoIn
uid 28443,0
shape (CompositeShape
uid 28444,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28445,0
sl 0
ro 270
xt "-5000,-66375,-3500,-65625"
)
(Line
uid 28446,0
sl 0
ro 270
xt "-3500,-66000,-3000,-66000"
pts [
"-3500,-66000"
"-3000,-66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28447,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28448,0
va (VaSet
)
xt "-13700,-66500,-6000,-65500"
st "DDR_3_CAL_PASS"
ju 2
blo "-6000,-65700"
tm "WireNameMgr"
)
)
)
*501 (PortIoIn
uid 28449,0
shape (CompositeShape
uid 28450,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28451,0
sl 0
ro 270
xt "-5000,-65375,-3500,-64625"
)
(Line
uid 28452,0
sl 0
ro 270
xt "-3500,-65000,-3000,-65000"
pts [
"-3500,-65000"
"-3000,-65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28453,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28454,0
va (VaSet
)
xt "-13300,-65500,-6000,-64500"
st "DDR_3_CAL_FAIL"
ju 2
blo "-6000,-64700"
tm "WireNameMgr"
)
)
)
*502 (Net
uid 28471,0
decl (Decl
n "DDR_3_CAL_PASS"
t "std_logic"
o 26
suid 807,0
)
declText (MLText
uid 28472,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-67800,-113000,-67000"
st "DDR_3_CAL_PASS            : std_logic"
)
)
*503 (Net
uid 28473,0
decl (Decl
n "DDR_3_CAL_FAIL"
t "std_logic"
o 25
suid 808,0
)
declText (MLText
uid 28474,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-68600,-113000,-67800"
st "DDR_3_CAL_FAIL            : std_logic"
)
)
*504 (Net
uid 28489,0
lang 1
decl (Decl
n "DDR_1_RESET_DONE"
t "std_logic"
o 21
suid 809,0
)
declText (MLText
uid 28490,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-71800,-113000,-71000"
st "DDR_1_RESET_DONE          : std_logic"
)
)
*505 (PortIoIn
uid 28491,0
shape (CompositeShape
uid 28492,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28493,0
sl 0
ro 270
xt "-5000,-62375,-3500,-61625"
)
(Line
uid 28494,0
sl 0
ro 270
xt "-3500,-62000,-3000,-62000"
pts [
"-3500,-62000"
"-3000,-62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28495,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28496,0
va (VaSet
)
xt "-15100,-62500,-6000,-61500"
st "DDR_2_RESET_DONE"
ju 2
blo "-6000,-61700"
tm "WireNameMgr"
)
)
)
*506 (PortIoIn
uid 28497,0
shape (CompositeShape
uid 28498,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28499,0
sl 0
ro 270
xt "-5000,-61375,-3500,-60625"
)
(Line
uid 28500,0
sl 0
ro 270
xt "-3500,-61000,-3000,-61000"
pts [
"-3500,-61000"
"-3000,-61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28501,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28502,0
va (VaSet
)
xt "-15100,-61500,-6000,-60500"
st "DDR_3_RESET_DONE"
ju 2
blo "-6000,-60700"
tm "WireNameMgr"
)
)
)
*507 (Net
uid 28519,0
decl (Decl
n "DDR_2_RESET_DONE"
t "std_logic"
o 24
suid 812,0
)
declText (MLText
uid 28520,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-69400,-113000,-68600"
st "DDR_2_RESET_DONE          : std_logic"
)
)
*508 (Net
uid 28521,0
decl (Decl
n "DDR_3_RESET_DONE"
t "std_logic"
o 27
suid 813,0
)
declText (MLText
uid 28522,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-67000,-113000,-66200"
st "DDR_3_RESET_DONE          : std_logic"
)
)
*509 (Net
uid 28529,0
decl (Decl
n "DDR_1_RST_N"
t "std_logic"
o 85
suid 814,0
)
declText (MLText
uid 28530,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-20600,-113000,-19800"
st "DDR_1_RST_N               : std_logic"
)
)
*510 (PortIoOut
uid 28531,0
shape (CompositeShape
uid 28532,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28533,0
sl 0
ro 270
xt "53500,-51375,55000,-50625"
)
(Line
uid 28534,0
sl 0
ro 270
xt "53000,-51000,53500,-51000"
pts [
"53000,-51000"
"53500,-51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28535,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28536,0
va (VaSet
)
xt "56000,-51500,62400,-50500"
st "DDR_2_RST_N"
blo "56000,-50700"
tm "WireNameMgr"
)
)
)
*511 (PortIoOut
uid 28537,0
shape (CompositeShape
uid 28538,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28539,0
sl 0
ro 270
xt "53500,-50375,55000,-49625"
)
(Line
uid 28540,0
sl 0
ro 270
xt "53000,-50000,53500,-50000"
pts [
"53000,-50000"
"53500,-50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28541,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28542,0
va (VaSet
)
xt "56000,-50500,62400,-49500"
st "DDR_3_RST_N"
blo "56000,-49700"
tm "WireNameMgr"
)
)
)
*512 (Net
uid 28559,0
decl (Decl
n "DDR_2_RST_N"
t "std_logic"
o 86
suid 817,0
)
declText (MLText
uid 28560,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-19800,-113000,-19000"
st "DDR_2_RST_N               : std_logic"
)
)
*513 (Net
uid 28561,0
decl (Decl
n "DDR_3_RST_N"
t "std_logic"
o 87
suid 818,0
)
declText (MLText
uid 28562,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,-19000,-113000,-18200"
st "DDR_3_RST_N               : std_logic"
)
)
*514 (SaComponent
uid 28575,0
optionalChildren [
*515 (CptPort
uid 28563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28564,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,-22375,55000,-21625"
)
tg (CPTG
uid 28565,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28566,0
va (VaSet
)
xt "56000,-22500,59000,-21500"
st "RST_N"
blo "56000,-21700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*516 (CptPort
uid 28567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28568,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,-20375,55000,-19625"
)
tg (CPTG
uid 28569,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28570,0
va (VaSet
)
xt "56000,-20500,57900,-19500"
st "CLK"
blo "56000,-19700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*517 (CptPort
uid 28571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28572,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "67000,-22375,67750,-21625"
)
tg (CPTG
uid 28573,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28574,0
va (VaSet
)
xt "60900,-22500,66000,-21500"
st "RST_OUT_N"
ju 2
blo "66000,-21700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
]
shape (Rectangle
uid 28576,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-24000,67000,-17000"
)
oxt "31000,12000,43000,19000"
ttg (MlTextGroup
uid 28577,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*518 (Text
uid 28578,0
va (VaSet
font "Arial,8,1"
)
xt "59200,-19000,64900,-18000"
st "fdas_core_lib"
blo "59200,-18200"
tm "BdLibraryNameMgr"
)
*519 (Text
uid 28579,0
va (VaSet
font "Arial,8,1"
)
xt "59200,-18000,63800,-17000"
st "reset_sync"
blo "59200,-17200"
tm "CptNameMgr"
)
*520 (Text
uid 28580,0
va (VaSet
font "Arial,8,1"
)
xt "59200,-17000,65500,-16000"
st "rst_ddrif_2_sys"
blo "59200,-16200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28581,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28582,0
text (MLText
uid 28583,0
va (VaSet
font "Courier New,8,0"
)
xt "55000,-24000,55000,-24000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 28584,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,-18750,56750,-17250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*521 (Net
uid 28591,0
lang 2
decl (Decl
n "rst_ddrif_3_sys_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 138
suid 819,0
)
declText (MLText
uid 28592,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,30800,-109000,31600"
st "signal rst_ddrif_3_sys_n_s       : std_logic"
)
)
*522 (Net
uid 28599,0
lang 2
decl (Decl
n "rst_ddrif_2_sys_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 136
suid 821,0
)
declText (MLText
uid 28600,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,26800,-109000,27600"
st "signal rst_ddrif_2_sys_n_s       : std_logic"
)
)
*523 (Net
uid 28607,0
decl (Decl
n "rst_ddrif_3_n_s"
t "std_logic"
o 137
suid 823,0
)
declText (MLText
uid 28608,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,28400,-109000,29200"
st "signal rst_ddrif_3_n_s           : std_logic"
)
)
*524 (Net
uid 28609,0
decl (Decl
n "rst_ddrif_2_n_s"
t "std_logic"
o 135
suid 824,0
)
declText (MLText
uid 28610,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,24400,-109000,25200"
st "signal rst_ddrif_2_n_s           : std_logic"
)
)
*525 (SaComponent
uid 28832,0
optionalChildren [
*526 (CptPort
uid 28820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28821,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,-3375,55000,-2625"
)
tg (CPTG
uid 28822,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28823,0
va (VaSet
)
xt "56000,-3500,59000,-2500"
st "RST_N"
blo "56000,-2700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*527 (CptPort
uid 28824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28825,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,-1375,55000,-625"
)
tg (CPTG
uid 28826,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28827,0
va (VaSet
)
xt "56000,-1500,57900,-500"
st "CLK"
blo "56000,-700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*528 (CptPort
uid 28828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28829,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "67000,-3375,67750,-2625"
)
tg (CPTG
uid 28830,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28831,0
va (VaSet
)
xt "60900,-3500,66000,-2500"
st "RST_OUT_N"
ju 2
blo "66000,-2700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
]
shape (Rectangle
uid 28833,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-5000,67000,2000"
)
oxt "31000,12000,43000,19000"
ttg (MlTextGroup
uid 28834,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*529 (Text
uid 28835,0
va (VaSet
font "Arial,8,1"
)
xt "59200,0,64900,1000"
st "fdas_core_lib"
blo "59200,800"
tm "BdLibraryNameMgr"
)
*530 (Text
uid 28836,0
va (VaSet
font "Arial,8,1"
)
xt "59200,1000,63800,2000"
st "reset_sync"
blo "59200,1800"
tm "CptNameMgr"
)
*531 (Text
uid 28837,0
va (VaSet
font "Arial,8,1"
)
xt "59200,2000,65700,3000"
st "rst_ddrif_0_ddr"
blo "59200,2800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28838,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28839,0
text (MLText
uid 28840,0
va (VaSet
font "Courier New,8,0"
)
xt "55000,-5000,55000,-5000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 28841,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,250,56750,1750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*532 (SaComponent
uid 28854,0
optionalChildren [
*533 (CptPort
uid 28842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28843,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,6625,55000,7375"
)
tg (CPTG
uid 28844,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28845,0
va (VaSet
)
xt "56000,6500,59000,7500"
st "RST_N"
blo "56000,7300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*534 (CptPort
uid 28846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28847,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,8625,55000,9375"
)
tg (CPTG
uid 28848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28849,0
va (VaSet
)
xt "56000,8500,57900,9500"
st "CLK"
blo "56000,9300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*535 (CptPort
uid 28850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28851,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "67000,6625,67750,7375"
)
tg (CPTG
uid 28852,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28853,0
va (VaSet
)
xt "60900,6500,66000,7500"
st "RST_OUT_N"
ju 2
blo "66000,7300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
]
shape (Rectangle
uid 28855,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,5000,67000,12000"
)
oxt "31000,12000,43000,19000"
ttg (MlTextGroup
uid 28856,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*536 (Text
uid 28857,0
va (VaSet
font "Arial,8,1"
)
xt "59200,10000,64900,11000"
st "fdas_core_lib"
blo "59200,10800"
tm "BdLibraryNameMgr"
)
*537 (Text
uid 28858,0
va (VaSet
font "Arial,8,1"
)
xt "59200,11000,63800,12000"
st "reset_sync"
blo "59200,11800"
tm "CptNameMgr"
)
*538 (Text
uid 28859,0
va (VaSet
font "Arial,8,1"
)
xt "59200,12000,65700,13000"
st "rst_ddrif_2_ddr"
blo "59200,12800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28860,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28861,0
text (MLText
uid 28862,0
va (VaSet
font "Courier New,8,0"
)
xt "55000,5000,55000,5000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 28863,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,10250,56750,11750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*539 (SaComponent
uid 28876,0
optionalChildren [
*540 (CptPort
uid 28864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28865,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,16625,55000,17375"
)
tg (CPTG
uid 28866,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28867,0
va (VaSet
)
xt "56000,16500,59000,17500"
st "RST_N"
blo "56000,17300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*541 (CptPort
uid 28868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28869,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,18625,55000,19375"
)
tg (CPTG
uid 28870,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28871,0
va (VaSet
)
xt "56000,18500,57900,19500"
st "CLK"
blo "56000,19300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*542 (CptPort
uid 28872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28873,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "67000,16625,67750,17375"
)
tg (CPTG
uid 28874,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28875,0
va (VaSet
)
xt "60900,16500,66000,17500"
st "RST_OUT_N"
ju 2
blo "66000,17300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
]
shape (Rectangle
uid 28877,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,15000,67000,22000"
)
oxt "31000,12000,43000,19000"
ttg (MlTextGroup
uid 28878,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*543 (Text
uid 28879,0
va (VaSet
font "Arial,8,1"
)
xt "59200,20000,64900,21000"
st "fdas_core_lib"
blo "59200,20800"
tm "BdLibraryNameMgr"
)
*544 (Text
uid 28880,0
va (VaSet
font "Arial,8,1"
)
xt "59200,21000,63800,22000"
st "reset_sync"
blo "59200,21800"
tm "CptNameMgr"
)
*545 (Text
uid 28881,0
va (VaSet
font "Arial,8,1"
)
xt "59200,22000,65700,23000"
st "rst_ddrif_3_ddr"
blo "59200,22800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28882,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28883,0
text (MLText
uid 28884,0
va (VaSet
font "Courier New,8,0"
)
xt "55000,15000,55000,15000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 28885,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,20250,56750,21750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*546 (Net
uid 28934,0
lang 2
decl (Decl
n "rst_ddrif_3_ddr_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 141
suid 829,0
)
declText (MLText
uid 28935,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,27600,-109000,28400"
st "signal rst_ddrif_3_ddr_n_s       : std_logic"
)
)
*547 (Net
uid 28942,0
lang 2
decl (Decl
n "rst_ddrif_2_ddr_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 142
suid 831,0
)
declText (MLText
uid 28943,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,23600,-109000,24400"
st "signal rst_ddrif_2_ddr_n_s       : std_logic"
)
)
*548 (Net
uid 28950,0
lang 2
decl (Decl
n "rst_ddrif_0_ddr_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 143
suid 833,0
)
declText (MLText
uid 28951,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,19600,-109000,20400"
st "signal rst_ddrif_0_ddr_n_s       : std_logic"
)
)
*549 (CommentText
uid 28958,0
shape (Rectangle
uid 28959,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "100000,-33000,122000,-26000"
)
oxt "0,0,15000,5000"
text (MLText
uid 28960,0
va (VaSet
fg "0,0,32768"
)
xt "100200,-32800,121400,-28800"
st "
The DDR Controllers can take up to  two seconds to reset.
Hence use the reset from the MCI via synchronisers
to reset the DDIFI2 modules instead of the
DDR Controller's reset.

"
tm "CommentText"
wrapOption 3
visibleHeight 7000
visibleWidth 22000
)
)
*550 (SaComponent
uid 29048,0
optionalChildren [
*551 (CptPort
uid 29036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29037,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,45625,55000,46375"
)
tg (CPTG
uid 29038,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29039,0
va (VaSet
)
xt "56000,45500,59000,46500"
st "RST_N"
blo "56000,46300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*552 (CptPort
uid 29040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29041,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,47625,55000,48375"
)
tg (CPTG
uid 29042,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29043,0
va (VaSet
)
xt "56000,47500,57900,48500"
st "CLK"
blo "56000,48300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*553 (CptPort
uid 29044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29045,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "67000,45625,67750,46375"
)
tg (CPTG
uid 29046,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29047,0
va (VaSet
)
xt "60900,45500,66000,46500"
st "RST_OUT_N"
ju 2
blo "66000,46300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
]
shape (Rectangle
uid 29049,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,44000,67000,51000"
)
oxt "31000,12000,43000,19000"
ttg (MlTextGroup
uid 29050,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*554 (Text
uid 29051,0
va (VaSet
font "Arial,8,1"
)
xt "58200,49000,63900,50000"
st "fdas_core_lib"
blo "58200,49800"
tm "BdLibraryNameMgr"
)
*555 (Text
uid 29052,0
va (VaSet
font "Arial,8,1"
)
xt "58200,50000,62800,51000"
st "reset_sync"
blo "58200,50800"
tm "CptNameMgr"
)
*556 (Text
uid 29053,0
va (VaSet
font "Arial,8,1"
)
xt "58200,51000,64900,52000"
st "rst_ddrif_2_pcie"
blo "58200,51800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29054,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29055,0
text (MLText
uid 29056,0
va (VaSet
font "Courier New,8,0"
)
xt "55000,44000,55000,44000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 29057,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,49250,56750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*557 (SaComponent
uid 29070,0
optionalChildren [
*558 (CptPort
uid 29058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29059,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,55625,55000,56375"
)
tg (CPTG
uid 29060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29061,0
va (VaSet
)
xt "56000,55500,59000,56500"
st "RST_N"
blo "56000,56300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*559 (CptPort
uid 29062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29063,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,57625,55000,58375"
)
tg (CPTG
uid 29064,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29065,0
va (VaSet
)
xt "56000,57500,57900,58500"
st "CLK"
blo "56000,58300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*560 (CptPort
uid 29066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29067,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "67000,55625,67750,56375"
)
tg (CPTG
uid 29068,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29069,0
va (VaSet
)
xt "60900,55500,66000,56500"
st "RST_OUT_N"
ju 2
blo "66000,56300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
]
shape (Rectangle
uid 29071,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,54000,67000,61000"
)
oxt "31000,12000,43000,19000"
ttg (MlTextGroup
uid 29072,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*561 (Text
uid 29073,0
va (VaSet
font "Arial,8,1"
)
xt "59200,59000,64900,60000"
st "fdas_core_lib"
blo "59200,59800"
tm "BdLibraryNameMgr"
)
*562 (Text
uid 29074,0
va (VaSet
font "Arial,8,1"
)
xt "59200,60000,63800,61000"
st "reset_sync"
blo "59200,60800"
tm "CptNameMgr"
)
*563 (Text
uid 29075,0
va (VaSet
font "Arial,8,1"
)
xt "59200,61000,65900,62000"
st "rst_ddrif_3_pcie"
blo "59200,61800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29076,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29077,0
text (MLText
uid 29078,0
va (VaSet
font "Courier New,8,0"
)
xt "55000,54000,55000,54000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 29079,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,59250,56750,60750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*564 (SaComponent
uid 29092,0
optionalChildren [
*565 (CptPort
uid 29080,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29081,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,66625,55000,67375"
)
tg (CPTG
uid 29082,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29083,0
va (VaSet
)
xt "56000,66500,59000,67500"
st "RST_N"
blo "56000,67300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*566 (CptPort
uid 29084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29085,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54250,68625,55000,69375"
)
tg (CPTG
uid 29086,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29087,0
va (VaSet
)
xt "56000,68500,57900,69500"
st "CLK"
blo "56000,69300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*567 (CptPort
uid 29088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29089,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "67000,66625,67750,67375"
)
tg (CPTG
uid 29090,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29091,0
va (VaSet
)
xt "60900,66500,66000,67500"
st "RST_OUT_N"
ju 2
blo "66000,67300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
]
shape (Rectangle
uid 29093,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,65000,67000,72000"
)
oxt "31000,12000,43000,19000"
ttg (MlTextGroup
uid 29094,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*568 (Text
uid 29095,0
va (VaSet
font "Arial,8,1"
)
xt "59200,70000,64900,71000"
st "fdas_core_lib"
blo "59200,70800"
tm "BdLibraryNameMgr"
)
*569 (Text
uid 29096,0
va (VaSet
font "Arial,8,1"
)
xt "59200,71000,63800,72000"
st "reset_sync"
blo "59200,71800"
tm "CptNameMgr"
)
*570 (Text
uid 29097,0
va (VaSet
font "Arial,8,1"
)
xt "59200,72000,64900,73000"
st "rst_core_pcie"
blo "59200,72800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29098,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29099,0
text (MLText
uid 29100,0
va (VaSet
font "Courier New,8,0"
)
xt "55000,65000,55000,65000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 29101,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,70250,56750,71750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*571 (Net
uid 29102,0
lang 2
decl (Decl
n "rst_ddrif_0_pcie_sync_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 140
suid 834,0
)
declText (MLText
uid 29103,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,22000,-109000,22800"
st "signal rst_ddrif_0_pcie_sync_n_s : std_logic"
)
)
*572 (Net
uid 29104,0
decl (Decl
n "rst_ddrif_0_pcie_n_s"
t "std_logic"
o 139
suid 835,0
)
declText (MLText
uid 29105,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,21200,-109000,22000"
st "signal rst_ddrif_0_pcie_n_s      : std_logic"
)
)
*573 (HdlText
uid 29106,0
optionalChildren [
*574 (EmbeddedText
uid 29112,0
commentText (CommentText
uid 29113,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 29114,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "93000,46000,123000,51000"
)
oxt "0,0,18000,5000"
text (MLText
uid 29115,0
va (VaSet
)
xt "93200,46200,115300,49200"
st "
-- Combine PCIE macro reset with MCI reset.
gen_pcie_rst_2 : rst_ddrif_2_pcie_n_s <= RST_PCIE_N and rst_ddrif_2_pcie_sync_n_s;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 30000
)
)
)
]
shape (And
uid 29107,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "77000,47000,82000,53000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 29108,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*575 (Text
uid 29109,0
va (VaSet
font "Arial,8,1"
)
xt "78150,49000,79850,50000"
st "eb5"
blo "78150,49800"
tm "HdlTextNameMgr"
)
*576 (Text
uid 29110,0
va (VaSet
font "Arial,8,1"
)
xt "78150,50000,78950,51000"
st "5"
blo "78150,50800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 29111,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "77250,51250,78750,52750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*577 (Net
uid 29124,0
lang 2
decl (Decl
n "rst_ddrif_2_pcie_sync_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 145
suid 837,0
)
declText (MLText
uid 29125,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,26000,-109000,26800"
st "signal rst_ddrif_2_pcie_sync_n_s : std_logic"
)
)
*578 (Net
uid 29162,0
decl (Decl
n "rst_ddrif_2_pcie_n_s"
t "std_logic"
o 145
suid 840,0
)
declText (MLText
uid 29163,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,25200,-109000,26000"
st "signal rst_ddrif_2_pcie_n_s      : std_logic"
)
)
*579 (HdlText
uid 29164,0
optionalChildren [
*580 (EmbeddedText
uid 29170,0
commentText (CommentText
uid 29171,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 29172,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "93000,56000,123000,61000"
)
oxt "0,0,18000,5000"
text (MLText
uid 29173,0
va (VaSet
)
xt "93200,56200,115300,59200"
st "
-- Combine PCIE macro reset with MCI reset.
gen_pcie_rst_3 : rst_ddrif_3_pcie_n_s <= RST_PCIE_N and rst_ddrif_3_pcie_sync_n_s;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 30000
)
)
)
]
shape (And
uid 29165,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "77000,57000,82000,63000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 29166,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*581 (Text
uid 29167,0
va (VaSet
font "Arial,8,1"
)
xt "78150,59000,79850,60000"
st "eb7"
blo "78150,59800"
tm "HdlTextNameMgr"
)
*582 (Text
uid 29168,0
va (VaSet
font "Arial,8,1"
)
xt "78150,60000,78950,61000"
st "7"
blo "78150,60800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 29169,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "77250,61250,78750,62750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*583 (Net
uid 29204,0
lang 2
decl (Decl
n "rst_ddrif_3_pcie_sync_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 146
suid 843,0
)
declText (MLText
uid 29205,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,30000,-109000,30800"
st "signal rst_ddrif_3_pcie_sync_n_s : std_logic"
)
)
*584 (Net
uid 29214,0
decl (Decl
n "rst_ddrif_3_pcie_n_s"
t "std_logic"
o 147
suid 845,0
)
declText (MLText
uid 29215,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,29200,-109000,30000"
st "signal rst_ddrif_3_pcie_n_s      : std_logic"
)
)
*585 (HdlText
uid 29228,0
optionalChildren [
*586 (EmbeddedText
uid 29234,0
commentText (CommentText
uid 29235,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 29236,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "93000,68000,123000,73000"
)
oxt "0,0,18000,5000"
text (MLText
uid 29237,0
va (VaSet
)
xt "93200,68200,122900,70200"
st "
-- Combine PCIE macro reset with MCI reset.
gen_pcie_rst_4 : rst_core_pcie_n_s <= RST_PCIE_N and rst_core_pcie_sync_n_s;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 30000
)
)
)
]
shape (And
uid 29229,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "77000,69000,82000,75000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 29230,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*587 (Text
uid 29231,0
va (VaSet
font "Arial,8,1"
)
xt "78150,71000,79850,72000"
st "eb8"
blo "78150,71800"
tm "HdlTextNameMgr"
)
*588 (Text
uid 29232,0
va (VaSet
font "Arial,8,1"
)
xt "78150,72000,78950,73000"
st "8"
blo "78150,72800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 29233,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "77250,73250,78750,74750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*589 (Net
uid 29268,0
lang 2
decl (Decl
n "rst_core_pcie_sync_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 148
suid 848,0
)
declText (MLText
uid 29269,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,18800,-109000,19600"
st "signal rst_core_pcie_sync_n_s    : std_logic"
)
)
*590 (Net
uid 29278,0
decl (Decl
n "rst_core_pcie_n_s"
t "std_logic"
o 149
suid 850,0
)
declText (MLText
uid 29279,0
va (VaSet
font "Courier New,8,0"
)
xt "-133000,18000,-109000,18800"
st "signal rst_core_pcie_n_s         : std_logic"
)
)
*591 (Wire
uid 1205,0
shape (OrthoPolyLine
uid 1206,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,-82000,90250,-82000"
pts [
"70000,-82000"
"90250,-82000"
]
)
end &253
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1210,0
va (VaSet
)
xt "71000,-83000,80700,-82000"
st "ddr23_wr_addr_s : (31:0)"
blo "71000,-82200"
tm "WireNameMgr"
)
)
on &396
)
*592 (Wire
uid 1269,0
shape (OrthoPolyLine
uid 1270,0
va (VaSet
vasetType 3
)
xt "-10000,-51000,250,-51000"
pts [
"-10000,-51000"
"250,-51000"
]
)
end &440
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1274,0
va (VaSet
)
xt "-9000,-52000,-5400,-51000"
st "CLK_MC"
blo "-9000,-51200"
tm "WireNameMgr"
)
)
on &1
)
*593 (Wire
uid 1333,0
shape (OrthoPolyLine
uid 1334,0
va (VaSet
vasetType 3
)
xt "-10000,-50000,250,-50000"
pts [
"-10000,-50000"
"250,-50000"
]
)
end &441
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1338,0
va (VaSet
)
xt "-9000,-51000,-4300,-50000"
st "RST_MC_N"
blo "-9000,-50200"
tm "WireNameMgr"
)
)
on &3
)
*594 (Wire
uid 2591,0
shape (OrthoPolyLine
uid 2592,0
va (VaSet
vasetType 3
)
xt "-85000,-13000,-73750,-13000"
pts [
"-85000,-13000"
"-73750,-13000"
]
)
start &4
end &155
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2596,0
va (VaSet
isHidden 1
)
xt "-79000,-14000,-75400,-13000"
st "CLK_MC"
blo "-79000,-13200"
tm "WireNameMgr"
)
)
on &1
)
*595 (Wire
uid 2605,0
shape (OrthoPolyLine
uid 2606,0
va (VaSet
vasetType 3
)
xt "-85000,-12000,-73750,-12000"
pts [
"-85000,-12000"
"-73750,-12000"
]
)
start &5
end &154
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2610,0
va (VaSet
isHidden 1
)
xt "-79000,-13000,-74300,-12000"
st "RST_MC_N"
blo "-79000,-12200"
tm "WireNameMgr"
)
)
on &3
)
*596 (Wire
uid 4109,0
shape (OrthoPolyLine
uid 4110,0
va (VaSet
vasetType 3
)
xt "-85000,-26000,-73750,-26000"
pts [
"-85000,-26000"
"-73750,-26000"
]
)
start &11
end &145
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4114,0
va (VaSet
isHidden 1
)
xt "-84000,-27000,-79200,-26000"
st "RXM_READ"
blo "-84000,-26200"
tm "WireNameMgr"
)
)
on &6
)
*597 (Wire
uid 4117,0
shape (OrthoPolyLine
uid 4118,0
va (VaSet
vasetType 3
)
xt "-85000,-25000,-73750,-25000"
pts [
"-85000,-25000"
"-73750,-25000"
]
)
start &12
end &146
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4122,0
va (VaSet
isHidden 1
)
xt "-84000,-26000,-78800,-25000"
st "RXM_WRITE"
blo "-84000,-25200"
tm "WireNameMgr"
)
)
on &7
)
*598 (Wire
uid 4125,0
shape (OrthoPolyLine
uid 4126,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-85000,-24000,-73750,-24000"
pts [
"-85000,-24000"
"-73750,-24000"
]
)
start &13
end &147
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4130,0
va (VaSet
isHidden 1
)
xt "-77000,-25000,-70200,-24000"
st "RXM_ADDRESS"
blo "-77000,-24200"
tm "WireNameMgr"
)
)
on &8
)
*599 (Wire
uid 4133,0
shape (OrthoPolyLine
uid 4134,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-85000,-23000,-73750,-23000"
pts [
"-85000,-23000"
"-73750,-23000"
]
)
start &14
end &148
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4138,0
va (VaSet
isHidden 1
)
xt "-84000,-24000,-75600,-23000"
st "RXM_BYTE_ENABLE"
blo "-84000,-23200"
tm "WireNameMgr"
)
)
on &9
)
*600 (Wire
uid 4141,0
shape (OrthoPolyLine
uid 4142,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-85000,-22000,-73750,-22000"
pts [
"-85000,-22000"
"-73750,-22000"
]
)
start &15
end &149
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4146,0
va (VaSet
isHidden 1
)
xt "-84000,-23000,-75900,-22000"
st "RXM_WRITE_DATA"
blo "-84000,-22200"
tm "WireNameMgr"
)
)
on &10
)
*601 (Wire
uid 4179,0
shape (OrthoPolyLine
uid 4180,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-44250,-26000,-38000,-26000"
pts [
"-44250,-26000"
"-38000,-26000"
]
)
start &150
end &19
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4184,0
va (VaSet
isHidden 1
)
xt "-43000,-27000,-35300,-26000"
st "RXM_READ_DATA"
blo "-43000,-26200"
tm "WireNameMgr"
)
)
on &16
)
*602 (Wire
uid 4187,0
shape (OrthoPolyLine
uid 4188,0
va (VaSet
vasetType 3
)
xt "-44250,-25000,-38000,-25000"
pts [
"-44250,-25000"
"-38000,-25000"
]
)
start &151
end &20
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4192,0
va (VaSet
isHidden 1
)
xt "-48000,-26000,-37900,-25000"
st "RXM_READ_DATA_VALD"
blo "-48000,-25200"
tm "WireNameMgr"
)
)
on &17
)
*603 (Wire
uid 4195,0
shape (OrthoPolyLine
uid 4196,0
va (VaSet
vasetType 3
)
xt "-44250,-24000,-38000,-24000"
pts [
"-44250,-24000"
"-38000,-24000"
]
)
start &152
end &21
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4200,0
va (VaSet
isHidden 1
)
xt "-48000,-25000,-38800,-24000"
st "RXM_WAIT_REQUEST"
blo "-48000,-24200"
tm "WireNameMgr"
)
)
on &18
)
*604 (Wire
uid 4219,0
shape (OrthoPolyLine
uid 4220,0
va (VaSet
vasetType 3
)
xt "-44250,-75000,250,-16000"
pts [
"-44250,-16000"
"-16000,-16000"
"-16000,-75000"
"250,-75000"
]
)
start &140
end &465
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4224,0
va (VaSet
)
xt "-42250,-17000,-38650,-16000"
st "mcrwn_s"
blo "-42250,-16200"
tm "WireNameMgr"
)
)
on &23
)
*605 (Wire
uid 4225,0
shape (OrthoPolyLine
uid 4226,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-44250,-77000,250,-18000"
pts [
"-44250,-18000"
"-18000,-18000"
"-18000,-77000"
"250,-77000"
]
)
start &141
end &442
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4230,0
va (VaSet
)
xt "-42250,-19000,-35450,-18000"
st "mcaddr_s : (21:0)"
blo "-42250,-18200"
tm "WireNameMgr"
)
)
on &24
)
*606 (Wire
uid 4231,0
shape (OrthoPolyLine
uid 4232,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-44250,-76000,250,-17000"
pts [
"-44250,-17000"
"-17000,-17000"
"-17000,-76000"
"250,-76000"
]
)
start &142
end &464
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4235,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4236,0
va (VaSet
)
xt "-42250,-18000,-35550,-17000"
st "mcdata_s : (31:0)"
blo "-42250,-17200"
tm "WireNameMgr"
)
)
on &25
)
*607 (Wire
uid 4239,0
shape (OrthoPolyLine
uid 4240,0
va (VaSet
vasetType 3
)
xt "-44250,-74000,250,-15000"
pts [
"-44250,-15000"
"-15000,-15000"
"-15000,-74000"
"250,-74000"
]
)
start &143
end &466
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4244,0
va (VaSet
)
xt "-42250,-16000,-39150,-15000"
st "mccs_s"
blo "-42250,-15200"
tm "WireNameMgr"
)
)
on &82
)
*608 (Wire
uid 4497,0
optionalChildren [
*609 (BdJunction
uid 20456,0
ps "OnConnectorStrategy"
shape (Circle
uid 20457,0
va (VaSet
vasetType 1
)
xt "-84399,-20400,-83599,-19600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4498,0
va (VaSet
vasetType 3
)
xt "-85000,-20000,-73750,-20000"
pts [
"-85000,-20000"
"-73750,-20000"
]
)
start &26
end &153
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4501,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4502,0
va (VaSet
isHidden 1
)
xt "-79000,-21000,-74900,-20000"
st "CLK_PCIE"
blo "-79000,-20200"
tm "WireNameMgr"
)
)
on &22
)
*610 (Wire
uid 4509,0
shape (OrthoPolyLine
uid 4510,0
va (VaSet
vasetType 3
)
xt "-84000,-46000,-75750,-46000"
pts [
"-84000,-46000"
"-75750,-46000"
]
)
start &27
end &193
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4514,0
va (VaSet
isHidden 1
)
xt "-82000,-47000,-77500,-46000"
st "CLK_DDR0"
blo "-82000,-46200"
tm "WireNameMgr"
)
)
on &433
)
*611 (Wire
uid 4521,0
shape (OrthoPolyLine
uid 4522,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42250,-53000,-35000,-53000"
pts [
"-42250,-53000"
"-35000,-53000"
]
)
start &195
end &28
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4526,0
va (VaSet
isHidden 1
)
xt "-44000,-54000,-35400,-53000"
st "AMM_WRITE_DATA0"
blo "-44000,-53200"
tm "WireNameMgr"
)
)
on &412
)
*612 (Wire
uid 4529,0
shape (OrthoPolyLine
uid 4530,0
va (VaSet
vasetType 3
)
xt "-42250,-49000,-35000,-49000"
pts [
"-42250,-49000"
"-35000,-49000"
]
)
start &196
end &29
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4534,0
va (VaSet
isHidden 1
)
xt "-41000,-50000,-34900,-49000"
st "AMM_WRITE0"
blo "-41000,-49200"
tm "WireNameMgr"
)
)
on &408
)
*613 (Wire
uid 4537,0
shape (OrthoPolyLine
uid 4538,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42250,-52000,-35000,-52000"
pts [
"-42250,-52000"
"-35000,-52000"
]
)
start &197
end &30
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4542,0
va (VaSet
isHidden 1
)
xt "-41000,-53000,-33700,-52000"
st "AMM_ADDRESS0"
blo "-41000,-52200"
tm "WireNameMgr"
)
)
on &411
)
*614 (Wire
uid 4545,0
shape (OrthoPolyLine
uid 4546,0
va (VaSet
vasetType 3
)
xt "-42250,-48000,-35000,-48000"
pts [
"-42250,-48000"
"-35000,-48000"
]
)
start &198
end &31
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4550,0
va (VaSet
isHidden 1
)
xt "-41000,-49000,-35700,-48000"
st "AMM_READ0"
blo "-41000,-48200"
tm "WireNameMgr"
)
)
on &407
)
*615 (Wire
uid 4577,0
shape (OrthoPolyLine
uid 4578,0
va (VaSet
vasetType 3
)
xt "-84000,-69000,-75750,-69000"
pts [
"-75750,-69000"
"-84000,-69000"
]
)
start &177
end &32
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4582,0
va (VaSet
isHidden 1
)
xt "-93000,-70000,-81000,-69000"
st "RD_DMA_0_WAIT_REQUEST"
blo "-93000,-69200"
tm "WireNameMgr"
)
)
on &424
)
*616 (Wire
uid 4591,0
shape (OrthoPolyLine
uid 4592,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42250,-67000,-35000,-67000"
pts [
"-42250,-67000"
"-35000,-67000"
]
)
start &187
end &33
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4596,0
va (VaSet
isHidden 1
)
xt "-51000,-68000,-40700,-67000"
st "WR_DMA_0_READ_DATA"
blo "-51000,-67200"
tm "WireNameMgr"
)
)
on &417
)
*617 (Wire
uid 4599,0
shape (OrthoPolyLine
uid 4600,0
va (VaSet
vasetType 3
)
xt "-42250,-66000,-35000,-66000"
pts [
"-42250,-66000"
"-35000,-66000"
]
)
start &189
end &34
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4604,0
va (VaSet
isHidden 1
)
xt "-37000,-67000,-23700,-66000"
st "WR_DMA_0_READ_DATA_VALID"
blo "-37000,-66200"
tm "WireNameMgr"
)
)
on &416
)
*618 (Wire
uid 4607,0
shape (OrthoPolyLine
uid 4608,0
va (VaSet
vasetType 3
)
xt "-42250,-69000,-35000,-69000"
pts [
"-42250,-69000"
"-35000,-69000"
]
)
start &190
end &35
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4612,0
va (VaSet
isHidden 1
)
xt "-39000,-70000,-26800,-69000"
st "WR_DMA_0_WAIT_REQUEST"
blo "-39000,-69200"
tm "WireNameMgr"
)
)
on &418
)
*619 (Wire
uid 4685,0
shape (OrthoPolyLine
uid 4686,0
va (VaSet
vasetType 3
)
xt "-42250,-82000,250,-82000"
pts [
"-42250,-82000"
"250,-82000"
]
)
start &199
end &445
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4690,0
va (VaSet
)
xt "-40000,-83000,-33800,-82000"
st "ddr0_rd_valid_s"
blo "-40000,-82200"
tm "WireNameMgr"
)
)
on &421
)
*620 (Wire
uid 4693,0
shape (OrthoPolyLine
uid 4694,0
va (VaSet
vasetType 3
)
xt "-42250,-85000,250,-85000"
pts [
"-42250,-85000"
"250,-85000"
]
)
start &200
end &443
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4698,0
va (VaSet
)
xt "-40000,-86000,-32900,-85000"
st "ddr0_rd_waitreq_s"
blo "-40000,-85200"
tm "WireNameMgr"
)
)
on &423
)
*621 (Wire
uid 4701,0
shape (OrthoPolyLine
uid 4702,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42250,-83000,250,-83000"
pts [
"-42250,-83000"
"250,-83000"
]
)
start &201
end &444
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4706,0
va (VaSet
)
xt "-40000,-84000,-30600,-83000"
st "ddr0_rd_data_s : (511:0)"
blo "-40000,-83200"
tm "WireNameMgr"
)
)
on &422
)
*622 (Wire
uid 4713,0
shape (OrthoPolyLine
uid 4714,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-84000,-66000,-75750,-66000"
pts [
"-84000,-66000"
"-75750,-66000"
]
)
start &36
end &173
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4718,0
va (VaSet
isHidden 1
)
xt "-83000,-67000,-73800,-66000"
st "RD_DMA_0_ADDRESS"
blo "-83000,-66200"
tm "WireNameMgr"
)
)
on &427
)
*623 (Wire
uid 4721,0
shape (OrthoPolyLine
uid 4722,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-84000,-67000,-75750,-67000"
pts [
"-84000,-67000"
"-75750,-67000"
]
)
start &37
end &174
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4725,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4726,0
va (VaSet
isHidden 1
)
xt "-83000,-68000,-72500,-67000"
st "RD_DMA_0_WRITE_DATA"
blo "-83000,-67200"
tm "WireNameMgr"
)
)
on &425
)
*624 (Wire
uid 4729,0
shape (OrthoPolyLine
uid 4730,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-84000,-65000,-75750,-65000"
pts [
"-84000,-65000"
"-75750,-65000"
]
)
start &38
end &175
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4734,0
va (VaSet
isHidden 1
)
xt "-88000,-66000,-76200,-65000"
st "RD_DMA_0_BURST_COUNT"
blo "-88000,-65200"
tm "WireNameMgr"
)
)
on &426
)
*625 (Wire
uid 4737,0
shape (OrthoPolyLine
uid 4738,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-84000,-64000,-75750,-64000"
pts [
"-84000,-64000"
"-75750,-64000"
]
)
start &39
end &176
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4741,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4742,0
va (VaSet
isHidden 1
)
xt "-83000,-65000,-74100,-64000"
st "RD_DMA_0_BYTE_EN"
blo "-83000,-64200"
tm "WireNameMgr"
)
)
on &428
)
*626 (Wire
uid 4745,0
shape (OrthoPolyLine
uid 4746,0
va (VaSet
vasetType 3
)
xt "-84000,-63000,-75750,-63000"
pts [
"-84000,-63000"
"-75750,-63000"
]
)
start &40
end &178
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4750,0
va (VaSet
isHidden 1
)
xt "-83000,-64000,-75000,-63000"
st "RD_DMA_0_WRITE"
blo "-83000,-63200"
tm "WireNameMgr"
)
)
on &429
)
*627 (Wire
uid 4783,0
shape (OrthoPolyLine
uid 4784,0
va (VaSet
vasetType 3
)
xt "-42250,-63000,-35000,-63000"
pts [
"-35000,-63000"
"-42250,-63000"
]
)
start &41
end &185
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4787,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4788,0
va (VaSet
isHidden 1
)
xt "-34000,-64000,-26200,-63000"
st "WR_DMA_0_READ"
blo "-34000,-63200"
tm "WireNameMgr"
)
)
on &413
)
*628 (Wire
uid 4791,0
shape (OrthoPolyLine
uid 4792,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42250,-65000,-35000,-65000"
pts [
"-35000,-65000"
"-42250,-65000"
]
)
start &42
end &186
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4796,0
va (VaSet
isHidden 1
)
xt "-34000,-66000,-24600,-65000"
st "WR_DMA_0_ADDRESS"
blo "-34000,-65200"
tm "WireNameMgr"
)
)
on &415
)
*629 (Wire
uid 4799,0
shape (OrthoPolyLine
uid 4800,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42250,-64000,-35000,-64000"
pts [
"-35000,-64000"
"-42250,-64000"
]
)
start &43
end &188
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4804,0
va (VaSet
isHidden 1
)
xt "-53000,-65000,-41000,-64000"
st "WR_DMA_0_BURST_COUNT"
blo "-53000,-64200"
tm "WireNameMgr"
)
)
on &414
)
*630 (Wire
uid 4825,0
shape (OrthoPolyLine
uid 4826,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-84000,-53000,-75750,-53000"
pts [
"-84000,-53000"
"-75750,-53000"
]
)
start &44
end &194
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4830,0
va (VaSet
isHidden 1
)
xt "-83000,-54000,-74800,-53000"
st "AMM_READ_DATA0"
blo "-83000,-53200"
tm "WireNameMgr"
)
)
on &431
)
*631 (Wire
uid 4833,0
shape (OrthoPolyLine
uid 4834,0
va (VaSet
vasetType 3
)
xt "-84000,-55000,-75750,-55000"
pts [
"-84000,-55000"
"-75750,-55000"
]
)
start &45
end &202
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4838,0
va (VaSet
isHidden 1
)
xt "-86000,-56000,-76300,-55000"
st "AMM_WAIT_REQUEST0"
blo "-86000,-55200"
tm "WireNameMgr"
)
)
on &430
)
*632 (Wire
uid 4841,0
shape (OrthoPolyLine
uid 4842,0
va (VaSet
vasetType 3
)
xt "-84000,-52000,-75750,-52000"
pts [
"-84000,-52000"
"-75750,-52000"
]
)
start &46
end &203
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4846,0
va (VaSet
isHidden 1
)
xt "-84000,-53000,-72800,-52000"
st "AMM_READ_DATA_VALID0"
blo "-84000,-52200"
tm "WireNameMgr"
)
)
on &432
)
*633 (Wire
uid 4975,0
shape (OrthoPolyLine
uid 4976,0
va (VaSet
vasetType 3
)
xt "-42250,-79000,250,-79000"
pts [
"250,-79000"
"-42250,-79000"
]
)
start &447
end &191
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4980,0
va (VaSet
)
xt "-40000,-80000,-34600,-79000"
st "ddr0_rd_en_s"
blo "-40000,-79200"
tm "WireNameMgr"
)
)
on &419
)
*634 (Wire
uid 4983,0
shape (OrthoPolyLine
uid 4984,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42250,-80000,250,-80000"
pts [
"250,-80000"
"-42250,-80000"
]
)
start &446
end &192
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4988,0
va (VaSet
)
xt "-40000,-81000,-30900,-80000"
st "ddr0_rd_addr_s : (31:0)"
blo "-40000,-80200"
tm "WireNameMgr"
)
)
on &420
)
*635 (Wire
uid 5418,0
shape (OrthoPolyLine
uid 5419,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42250,-51000,-35000,-51000"
pts [
"-42250,-51000"
"-35000,-51000"
]
)
start &204
end &47
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5420,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5421,0
va (VaSet
isHidden 1
)
xt "-43250,-52000,-34150,-51000"
st "AMM_BURSTCOUNT0"
blo "-43250,-51200"
tm "WireNameMgr"
)
)
on &410
)
*636 (Wire
uid 5430,0
shape (OrthoPolyLine
uid 5431,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42250,-50000,-35000,-50000"
pts [
"-42250,-50000"
"-35000,-50000"
]
)
start &205
end &48
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5433,0
va (VaSet
isHidden 1
)
xt "-43250,-51000,-36250,-50000"
st "AMM_BYTE_EN0"
blo "-43250,-50200"
tm "WireNameMgr"
)
)
on &409
)
*637 (Wire
uid 5442,0
optionalChildren [
*638 (BdJunction
uid 19931,0
ps "OnConnectorStrategy"
shape (Circle
uid 19932,0
va (VaSet
vasetType 1
)
xt "-75396,40600,-74596,41400"
radius 400
)
)
*639 (BdJunction
uid 29152,0
ps "OnConnectorStrategy"
shape (Circle
uid 29153,0
va (VaSet
vasetType 1
)
xt "38600,40600,39400,41400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 5443,0
va (VaSet
vasetType 3
)
xt "-85000,41000,77000,41000"
pts [
"77000,41000"
"-85000,41000"
]
)
start &120
end &50
sat 1
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5445,0
va (VaSet
isHidden 1
)
xt "76000,40000,81600,41000"
st "RST_PCIE_N"
blo "76000,40800"
tm "WireNameMgr"
)
)
on &49
)
*640 (Wire
uid 5454,0
shape (OrthoPolyLine
uid 5455,0
va (VaSet
vasetType 3
)
xt "97000,-28000,99000,-28000"
pts [
"99000,-28000"
"97000,-28000"
]
)
end &51
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5457,0
va (VaSet
isHidden 1
)
xt "95250,-29000,101250,-28000"
st "RST_DDR0_N"
blo "95250,-28200"
tm "WireNameMgr"
)
)
on &434
)
*641 (Wire
uid 5794,0
shape (OrthoPolyLine
uid 5795,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83000,-65000,90250,-65000"
pts [
"83000,-65000"
"90250,-65000"
]
)
start &62
end &248
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5797,0
va (VaSet
isHidden 1
)
xt "82000,-66000,93800,-65000"
st "RD_DMA_3_BURST_COUNT"
blo "82000,-65200"
tm "WireNameMgr"
)
)
on &225
)
*642 (Wire
uid 5798,0
shape (OrthoPolyLine
uid 5799,0
va (VaSet
vasetType 3
)
xt "83000,-63000,90250,-63000"
pts [
"83000,-63000"
"90250,-63000"
]
)
start &60
end &251
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5800,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5801,0
va (VaSet
isHidden 1
)
xt "84000,-64000,92000,-63000"
st "RD_DMA_3_WRITE"
blo "84000,-63200"
tm "WireNameMgr"
)
)
on &227
)
*643 (Wire
uid 5802,0
shape (OrthoPolyLine
uid 5803,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "123750,-65000,130000,-65000"
pts [
"130000,-65000"
"123750,-65000"
]
)
start &71
end &259
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5805,0
va (VaSet
isHidden 1
)
xt "131000,-66000,140400,-65000"
st "WR_DMA_3_ADDRESS"
blo "131000,-65200"
tm "WireNameMgr"
)
)
on &241
)
*644 (Wire
uid 5812,0
shape (OrthoPolyLine
uid 5813,0
va (VaSet
vasetType 3
)
xt "123750,-66000,130000,-66000"
pts [
"123750,-66000"
"130000,-66000"
]
)
start &262
end &64
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5815,0
va (VaSet
isHidden 1
)
xt "118000,-67000,131300,-66000"
st "WR_DMA_3_READ_DATA_VALID"
blo "118000,-66200"
tm "WireNameMgr"
)
)
on &242
)
*645 (Wire
uid 5822,0
shape (OrthoPolyLine
uid 5823,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83000,-64000,90250,-64000"
pts [
"83000,-64000"
"90250,-64000"
]
)
start &54
end &249
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5825,0
va (VaSet
isHidden 1
)
xt "84000,-65000,92900,-64000"
st "RD_DMA_3_BYTE_EN"
blo "84000,-64200"
tm "WireNameMgr"
)
)
on &226
)
*646 (Wire
uid 5826,0
shape (OrthoPolyLine
uid 5827,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83000,-66000,90250,-66000"
pts [
"83000,-66000"
"90250,-66000"
]
)
start &57
end &246
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5829,0
va (VaSet
isHidden 1
)
xt "84000,-67000,93200,-66000"
st "RD_DMA_3_ADDRESS"
blo "84000,-66200"
tm "WireNameMgr"
)
)
on &224
)
*647 (Wire
uid 5830,0
shape (OrthoPolyLine
uid 5831,0
va (VaSet
vasetType 3
)
xt "123750,-63000,130000,-63000"
pts [
"130000,-63000"
"123750,-63000"
]
)
start &67
end &258
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5832,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5833,0
va (VaSet
isHidden 1
)
xt "131000,-64000,138800,-63000"
st "WR_DMA_3_READ"
blo "131000,-63200"
tm "WireNameMgr"
)
)
on &239
)
*648 (Wire
uid 5834,0
shape (OrthoPolyLine
uid 5835,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "123750,-67000,130000,-67000"
pts [
"123750,-67000"
"130000,-67000"
]
)
start &260
end &65
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5836,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5837,0
va (VaSet
isHidden 1
)
xt "125000,-68000,135300,-67000"
st "WR_DMA_3_READ_DATA"
blo "125000,-67200"
tm "WireNameMgr"
)
)
on &243
)
*649 (Wire
uid 5850,0
shape (OrthoPolyLine
uid 5851,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83000,-67000,90250,-67000"
pts [
"83000,-67000"
"90250,-67000"
]
)
start &59
end &247
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5853,0
va (VaSet
isHidden 1
)
xt "80000,-68000,90500,-67000"
st "RD_DMA_3_WRITE_DATA"
blo "80000,-67200"
tm "WireNameMgr"
)
)
on &223
)
*650 (Wire
uid 5854,0
shape (OrthoPolyLine
uid 5855,0
va (VaSet
vasetType 3
)
xt "123750,-69000,130000,-69000"
pts [
"123750,-69000"
"130000,-69000"
]
)
start &263
end &68
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5856,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5857,0
va (VaSet
isHidden 1
)
xt "118000,-70000,130200,-69000"
st "WR_DMA_3_WAIT_REQUEST"
blo "118000,-69200"
tm "WireNameMgr"
)
)
on &244
)
*651 (Wire
uid 5858,0
shape (OrthoPolyLine
uid 5859,0
va (VaSet
vasetType 3
)
xt "83000,-55000,90250,-55000"
pts [
"83000,-55000"
"90250,-55000"
]
)
start &56
end &275
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5860,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5861,0
va (VaSet
isHidden 1
)
xt "80000,-56000,89700,-55000"
st "AMM_WAIT_REQUEST3"
blo "80000,-55200"
tm "WireNameMgr"
)
)
on &228
)
*652 (Wire
uid 5880,0
shape (OrthoPolyLine
uid 5881,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83000,-53000,90250,-53000"
pts [
"83000,-53000"
"90250,-53000"
]
)
start &61
end &267
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5882,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5883,0
va (VaSet
isHidden 1
)
xt "84000,-54000,92200,-53000"
st "AMM_READ_DATA3"
blo "84000,-53200"
tm "WireNameMgr"
)
)
on &229
)
*653 (Wire
uid 5902,0
shape (OrthoPolyLine
uid 5903,0
va (VaSet
vasetType 3
)
xt "83000,-52000,90250,-52000"
pts [
"83000,-52000"
"90250,-52000"
]
)
start &53
end &276
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5905,0
va (VaSet
isHidden 1
)
xt "83000,-53000,94200,-52000"
st "AMM_READ_DATA_VALID3"
blo "83000,-52200"
tm "WireNameMgr"
)
)
on &230
)
*654 (Wire
uid 5906,0
shape (OrthoPolyLine
uid 5907,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "123750,-64000,130000,-64000"
pts [
"130000,-64000"
"123750,-64000"
]
)
start &63
end &261
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5908,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5909,0
va (VaSet
isHidden 1
)
xt "113000,-65000,125000,-64000"
st "WR_DMA_3_BURST_COUNT"
blo "113000,-64200"
tm "WireNameMgr"
)
)
on &240
)
*655 (Wire
uid 5920,0
shape (OrthoPolyLine
uid 5921,0
va (VaSet
vasetType 3
)
xt "83000,-69000,90250,-69000"
pts [
"90250,-69000"
"83000,-69000"
]
)
start &250
end &55
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5923,0
va (VaSet
isHidden 1
)
xt "74000,-70000,86000,-69000"
st "RD_DMA_3_WAIT_REQUEST"
blo "74000,-69200"
tm "WireNameMgr"
)
)
on &222
)
*656 (Wire
uid 5924,0
shape (OrthoPolyLine
uid 5925,0
va (VaSet
vasetType 3
)
xt "83000,-46000,90250,-46000"
pts [
"83000,-46000"
"90250,-46000"
]
)
start &58
end &266
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5927,0
va (VaSet
isHidden 1
)
xt "85000,-47000,89500,-46000"
st "CLK_DDR3"
blo "85000,-46200"
tm "WireNameMgr"
)
)
on &231
)
*657 (Wire
uid 5928,0
shape (OrthoPolyLine
uid 5929,0
va (VaSet
vasetType 3
)
xt "123750,-49000,130000,-49000"
pts [
"123750,-49000"
"130000,-49000"
]
)
start &269
end &74
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5930,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5931,0
va (VaSet
isHidden 1
)
xt "125000,-50000,131100,-49000"
st "AMM_WRITE3"
blo "125000,-49200"
tm "WireNameMgr"
)
)
on &234
)
*658 (Wire
uid 5932,0
shape (OrthoPolyLine
uid 5933,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "123750,-52000,130000,-52000"
pts [
"123750,-52000"
"130000,-52000"
]
)
start &270
end &70
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5934,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5935,0
va (VaSet
isHidden 1
)
xt "125000,-53000,132300,-52000"
st "AMM_ADDRESS3"
blo "125000,-52200"
tm "WireNameMgr"
)
)
on &237
)
*659 (Wire
uid 5936,0
shape (OrthoPolyLine
uid 5937,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "123750,-53000,130000,-53000"
pts [
"123750,-53000"
"130000,-53000"
]
)
start &268
end &66
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5939,0
va (VaSet
isHidden 1
)
xt "125000,-54000,133600,-53000"
st "AMM_WRITE_DATA3"
blo "125000,-53200"
tm "WireNameMgr"
)
)
on &238
)
*660 (Wire
uid 5940,0
shape (OrthoPolyLine
uid 5941,0
va (VaSet
vasetType 3
)
xt "123750,-48000,130000,-48000"
pts [
"123750,-48000"
"130000,-48000"
]
)
start &271
end &69
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5942,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5943,0
va (VaSet
isHidden 1
)
xt "125000,-49000,130300,-48000"
st "AMM_READ3"
blo "125000,-48200"
tm "WireNameMgr"
)
)
on &233
)
*661 (Wire
uid 5944,0
shape (OrthoPolyLine
uid 5945,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "123750,-51000,130000,-51000"
pts [
"123750,-51000"
"130000,-51000"
]
)
start &277
end &72
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5946,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5947,0
va (VaSet
isHidden 1
)
xt "125750,-52000,134850,-51000"
st "AMM_BURSTCOUNT3"
blo "125750,-51200"
tm "WireNameMgr"
)
)
on &236
)
*662 (Wire
uid 5948,0
shape (OrthoPolyLine
uid 5949,0
va (VaSet
vasetType 3
)
xt "97000,-32000,99000,-32000"
pts [
"99000,-32000"
"97000,-32000"
]
)
end &52
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5950,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5951,0
va (VaSet
isHidden 1
)
xt "94250,-33000,100250,-32000"
st "RST_DDR3_N"
blo "94250,-32200"
tm "WireNameMgr"
)
)
on &232
)
*663 (Wire
uid 5952,0
shape (OrthoPolyLine
uid 5953,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "123750,-50000,130000,-50000"
pts [
"123750,-50000"
"130000,-50000"
]
)
start &278
end &73
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5955,0
va (VaSet
isHidden 1
)
xt "125750,-51000,132750,-50000"
st "AMM_BYTE_EN3"
blo "125750,-50200"
tm "WireNameMgr"
)
)
on &235
)
*664 (Wire
uid 6034,0
shape (OrthoPolyLine
uid 6035,0
va (VaSet
vasetType 3
)
xt "79000,-60000,90250,-60000"
pts [
"79000,-60000"
"90250,-60000"
]
)
end &252
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6039,0
va (VaSet
)
xt "81000,-61000,85100,-60000"
st "CLK_PCIE"
blo "81000,-60200"
tm "WireNameMgr"
)
)
on &22
)
*665 (Wire
uid 7008,0
shape (OrthoPolyLine
uid 7009,0
va (VaSet
vasetType 3
)
xt "-3000,-72000,250,-72000"
pts [
"-3000,-72000"
"250,-72000"
]
)
start &75
end &488
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7013,0
va (VaSet
isHidden 1
)
xt "-7000,-73000,700,-72000"
st "DDR_0_CAL_PASS"
blo "-7000,-72200"
tm "WireNameMgr"
)
)
on &493
)
*666 (Wire
uid 7022,0
shape (OrthoPolyLine
uid 7023,0
va (VaSet
vasetType 3
)
xt "-3000,-71000,250,-71000"
pts [
"-3000,-71000"
"250,-71000"
]
)
start &76
end &458
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7026,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7027,0
va (VaSet
isHidden 1
)
xt "-7000,-72000,300,-71000"
st "DDR_0_CAL_FAIL"
blo "-7000,-71200"
tm "WireNameMgr"
)
)
on &436
)
*667 (Wire
uid 7050,0
shape (OrthoPolyLine
uid 7051,0
va (VaSet
vasetType 3
)
xt "-3000,-69000,250,-69000"
pts [
"-3000,-69000"
"250,-69000"
]
)
start &77
end &457
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7055,0
va (VaSet
isHidden 1
)
xt "-7000,-70000,300,-69000"
st "DDR_1_CAL_FAIL"
blo "-7000,-69200"
tm "WireNameMgr"
)
)
on &494
)
*668 (Wire
uid 7056,0
shape (OrthoPolyLine
uid 7057,0
va (VaSet
vasetType 3
)
xt "-3000,-70000,250,-70000"
pts [
"-3000,-70000"
"250,-70000"
]
)
start &78
end &489
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7060,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7061,0
va (VaSet
isHidden 1
)
xt "-7000,-71000,700,-70000"
st "DDR_1_CAL_PASS"
blo "-7000,-70200"
tm "WireNameMgr"
)
)
on &495
)
*669 (Wire
uid 8299,0
shape (OrthoPolyLine
uid 8300,0
va (VaSet
vasetType 3
)
xt "-3000,-49000,250,-49000"
pts [
"250,-49000"
"-3000,-49000"
]
)
start &459
end &83
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8302,0
va (VaSet
isHidden 1
)
xt "-3750,-50000,3050,-49000"
st "RST_GLOBAL_N"
blo "-3750,-49200"
tm "WireNameMgr"
)
)
on &84
)
*670 (Wire
uid 9107,0
optionalChildren [
*671 (BdJunction
uid 20438,0
ps "OnConnectorStrategy"
shape (Circle
uid 20439,0
va (VaSet
vasetType 1
)
xt "-3380,-29399,-2580,-28599"
radius 400
)
)
*672 (BdJunction
uid 20450,0
ps "OnConnectorStrategy"
shape (Circle
uid 20451,0
va (VaSet
vasetType 1
)
xt "-79380,-32399,-78580,-31599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9108,0
va (VaSet
vasetType 3
)
xt "-85000,-32000,51000,-29000"
pts [
"-85000,-32000"
"-12000,-32000"
"-12000,-29000"
"51000,-29000"
]
)
start &85
end *673 (BdJunction
uid 20432,0
ps "OnConnectorStrategy"
shape (Circle
uid 20433,0
va (VaSet
vasetType 1
)
xt "50600,-29400,51400,-28600"
radius 400
)
)
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9112,0
va (VaSet
isHidden 1
)
xt "-83000,-33000,-79200,-32000"
st "CLK_SYS"
blo "-83000,-32200"
tm "WireNameMgr"
)
)
on &2
)
*674 (Wire
uid 9263,0
optionalChildren [
*675 (BdJunction
uid 28920,0
ps "OnConnectorStrategy"
shape (Circle
uid 28921,0
va (VaSet
vasetType 1
)
xt "48600,-22400,49400,-21600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9264,0
va (VaSet
vasetType 3
)
xt "38750,-40000,54250,-22000"
pts [
"38750,-40000"
"44000,-40000"
"44000,-22000"
"54250,-22000"
]
)
start &484
end &515
es 0
sat 32
eat 32
st 0
tg (WTG
uid 9267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9268,0
va (VaSet
)
xt "39000,-41000,45000,-40000"
st "rst_ddrif_2_n_s"
blo "39000,-40200"
tm "WireNameMgr"
)
)
on &524
)
*676 (Wire
uid 9269,0
optionalChildren [
*677 (BdJunction
uid 28914,0
ps "OnConnectorStrategy"
shape (Circle
uid 28915,0
va (VaSet
vasetType 1
)
xt "52600,-31400,53400,-30600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9270,0
va (VaSet
vasetType 3
)
xt "38750,-42000,54250,-31000"
pts [
"38750,-42000"
"51000,-42000"
"51000,-31000"
"54250,-31000"
]
)
start &462
end &87
sat 32
eat 32
st 0
tg (WTG
uid 9275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9276,0
va (VaSet
)
xt "40750,-43000,46750,-42000"
st "rst_ddrif_0_n_s"
blo "40750,-42200"
tm "WireNameMgr"
)
)
on &81
)
*678 (Wire
uid 9391,0
shape (OrthoPolyLine
uid 9392,0
va (VaSet
vasetType 3
)
xt "-78000,-73000,69000,-31000"
pts [
"67750,-31000"
"69000,-31000"
"69000,-34000"
"-78000,-34000"
"-78000,-73000"
"-75750,-73000"
]
)
start &89
end &207
sat 32
eat 32
st 0
tg (WTG
uid 9395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9396,0
va (VaSet
)
xt "69750,-32000,77350,-31000"
st "rst_ddrif_0_sys_n_s"
blo "69750,-31200"
tm "WireNameMgr"
)
)
on &406
)
*679 (Wire
uid 9399,0
shape (OrthoPolyLine
uid 9400,0
va (VaSet
vasetType 3
)
xt "67750,-71000,90250,-13000"
pts [
"67750,-13000"
"73000,-13000"
"73000,-71000"
"90250,-71000"
]
)
start &96
end &280
sat 32
eat 32
st 0
tg (WTG
uid 9403,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9404,0
ro 270
va (VaSet
)
xt "72000,-20600,73000,-13000"
st "rst_ddrif_3_sys_n_s"
blo "72800,-13000"
tm "WireNameMgr"
)
)
on &521
)
*680 (Wire
uid 16684,0
optionalChildren [
*681 (BdJunction
uid 29130,0
ps "OnConnectorStrategy"
shape (Circle
uid 29131,0
va (VaSet
vasetType 1
)
xt "40600,32600,41400,33400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 16685,0
va (VaSet
vasetType 3
)
xt "38750,-38000,54250,33000"
pts [
"38750,-38000"
"41000,-38000"
"41000,33000"
"54250,33000"
]
)
start &460
end &125
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16689,0
va (VaSet
)
xt "39000,-39000,44100,-38000"
st "rst_pcie_n_s"
blo "39000,-38200"
tm "WireNameMgr"
)
)
on &131
)
*682 (Wire
uid 16726,0
shape (OrthoPolyLine
uid 16727,0
va (VaSet
vasetType 3
)
xt "67750,33000,77000,39000"
pts [
"67750,33000"
"73000,33000"
"73000,39000"
"77000,39000"
]
)
start &127
end &120
sat 32
eat 1
st 0
tg (WTG
uid 16730,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16731,0
va (VaSet
)
xt "68000,32000,78200,33000"
st "rst_ddrif_0_pcie_sync_n_s"
blo "68000,32800"
tm "WireNameMgr"
)
)
on &571
)
*683 (Wire
uid 16752,0
shape (OrthoPolyLine
uid 16753,0
va (VaSet
vasetType 3
)
xt "47000,35000,54250,35000"
pts [
"47000,35000"
"54250,35000"
]
)
end &126
sat 16
eat 32
st 0
tg (WTG
uid 16756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16757,0
va (VaSet
)
xt "50000,34000,54100,35000"
st "CLK_PCIE"
blo "50000,34800"
tm "WireNameMgr"
)
)
on &22
)
*684 (Wire
uid 18680,0
shape (OrthoPolyLine
uid 18681,0
va (VaSet
vasetType 3
)
xt "38750,-85000,90250,-85000"
pts [
"90250,-85000"
"38750,-85000"
]
)
start &256
end &448
sat 32
eat 32
st 0
tg (WTG
uid 18684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18685,0
va (VaSet
)
xt "40000,-86000,47700,-85000"
st "ddr23_wr_waitreq_s"
blo "40000,-85200"
tm "WireNameMgr"
)
)
on &394
)
*685 (Wire
uid 18688,0
shape (OrthoPolyLine
uid 18689,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,-83000,56000,-83000"
pts [
"38750,-83000"
"56000,-83000"
]
)
start &449
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 18692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18693,0
va (VaSet
)
xt "40000,-84000,50400,-83000"
st "ddr23_wr_data_s : (1023:0)"
blo "40000,-83200"
tm "WireNameMgr"
)
)
on &395
)
*686 (Wire
uid 18696,0
shape (OrthoPolyLine
uid 18697,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,-82000,54000,-82000"
pts [
"38750,-82000"
"54000,-82000"
]
)
start &450
sat 32
eat 16
sty 1
sl "(31 downto 6)"
st 0
sf 1
tg (WTG
uid 18700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18701,0
va (VaSet
)
xt "42000,-83000,53700,-82000"
st "ddr23_wr_addr_s(31:6) : (31:0)"
blo "42000,-82200"
tm "WireNameMgr"
)
)
on &396
)
*687 (Wire
uid 18704,0
shape (OrthoPolyLine
uid 18705,0
va (VaSet
vasetType 3
)
xt "38750,-81000,90250,-81000"
pts [
"38750,-81000"
"90250,-81000"
]
)
start &451
end &255
sat 32
eat 32
st 0
tg (WTG
uid 18708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18709,0
va (VaSet
)
xt "40000,-82000,46000,-81000"
st "ddr23_wr_en_s"
blo "40000,-81200"
tm "WireNameMgr"
)
)
on &397
)
*688 (Wire
uid 18712,0
shape (OrthoPolyLine
uid 18713,0
va (VaSet
vasetType 3
)
xt "38750,-79000,90250,-79000"
pts [
"90250,-79000"
"38750,-79000"
]
)
start &273
end &452
sat 32
eat 32
st 0
tg (WTG
uid 18716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18717,0
va (VaSet
)
xt "78000,-80000,85500,-79000"
st "ddr23_rd_waitreq_s"
blo "78000,-79200"
tm "WireNameMgr"
)
)
on &398
)
*689 (Wire
uid 18720,0
shape (OrthoPolyLine
uid 18721,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,-77000,56000,-77000"
pts [
"56000,-77000"
"38750,-77000"
]
)
end &453
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 18724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18725,0
va (VaSet
)
xt "40000,-78000,50200,-77000"
st "ddr23_rd_data_s : (1023:0)"
blo "40000,-77200"
tm "WireNameMgr"
)
)
on &399
)
*690 (Wire
uid 18728,0
shape (OrthoPolyLine
uid 18729,0
va (VaSet
vasetType 3
)
xt "38750,-76000,90250,-76000"
pts [
"90250,-76000"
"38750,-76000"
]
)
start &272
end &454
sat 32
eat 32
st 0
tg (WTG
uid 18732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18733,0
va (VaSet
)
xt "40000,-77000,46600,-76000"
st "ddr23_rd_valid_s"
blo "40000,-76200"
tm "WireNameMgr"
)
)
on &400
)
*691 (Wire
uid 18736,0
shape (OrthoPolyLine
uid 18737,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,-74000,90250,-74000"
pts [
"38750,-74000"
"90250,-74000"
]
)
start &455
end &265
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 18740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18741,0
va (VaSet
)
xt "40000,-75000,49500,-74000"
st "ddr23_rd_addr_s : (31:0)"
blo "40000,-74200"
tm "WireNameMgr"
)
)
on &401
)
*692 (Wire
uid 18744,0
shape (OrthoPolyLine
uid 18745,0
va (VaSet
vasetType 3
)
xt "38750,-73000,90250,-73000"
pts [
"38750,-73000"
"90250,-73000"
]
)
start &456
end &264
sat 32
eat 32
st 0
tg (WTG
uid 18748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18749,0
va (VaSet
)
xt "40000,-74000,45800,-73000"
st "ddr23_rd_en_s"
blo "40000,-73200"
tm "WireNameMgr"
)
)
on &402
)
*693 (Wire
uid 19921,0
shape (OrthoPolyLine
uid 19922,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-76000,-71000,46000,-7000"
pts [
"38750,-71000"
"46000,-71000"
"46000,-7000"
"-76000,-7000"
"-76000,-16000"
"-73750,-16000"
]
)
start &461
end &144
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 19925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19926,0
va (VaSet
)
xt "40750,-72000,50450,-71000"
st "mcdataout_pcif_s : (31:0)"
blo "40750,-71200"
tm "WireNameMgr"
)
)
on &79
)
*694 (Wire
uid 19927,0
shape (OrthoPolyLine
uid 19928,0
va (VaSet
vasetType 3
)
xt "-74996,-19000,-73750,41000"
pts [
"-74996,41000"
"-74996,-19000"
"-73750,-19000"
]
)
start &638
end &156
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19930,0
ro 270
va (VaSet
isHidden 1
)
xt "-75750,-24600,-74750,-19000"
st "RST_PCIE_N"
blo "-74950,-19000"
tm "WireNameMgr"
)
)
on &49
)
*695 (Wire
uid 19935,0
optionalChildren [
&673
*696 (BdJunction
uid 20444,0
ps "OnConnectorStrategy"
shape (Circle
uid 20445,0
va (VaSet
vasetType 1
)
xt "51600,-29399,52400,-28599"
radius 400
)
)
*697 (BdJunction
uid 28629,0
ps "OnConnectorStrategy"
shape (Circle
uid 28630,0
va (VaSet
vasetType 1
)
xt "50600,-20400,51400,-19600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 19936,0
va (VaSet
vasetType 3
)
xt "51000,-29000,54250,-11000"
pts [
"54250,-11000"
"51000,-11000"
"51000,-29000"
"54250,-29000"
]
)
start &95
end &88
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19938,0
va (VaSet
isHidden 1
)
xt "53250,-12000,57050,-11000"
st "CLK_SYS"
blo "53250,-11200"
tm "WireNameMgr"
)
)
on &2
)
*698 (Wire
uid 20434,0
shape (OrthoPolyLine
uid 20435,0
va (VaSet
vasetType 3
)
xt "-3000,-52000,250,-28998"
pts [
"-2980,-28998"
"-3000,-52000"
"250,-52000"
]
)
start &671
end &439
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20437,0
va (VaSet
isHidden 1
)
xt "-4750,-53000,-950,-52000"
st "CLK_SYS"
blo "-4750,-52200"
tm "WireNameMgr"
)
)
on &2
)
*699 (Wire
uid 20440,0
optionalChildren [
*700 (BdJunction
uid 25807,0
ps "OnConnectorStrategy"
shape (Circle
uid 25808,0
va (VaSet
vasetType 1
)
xt "84600,-72400,85400,-71600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 20441,0
va (VaSet
vasetType 3
)
xt "52000,-72000,90250,-28998"
pts [
"52000,-28998"
"52000,-72000"
"90250,-72000"
]
)
start &696
end &257
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20443,0
va (VaSet
isHidden 1
)
xt "85250,-73000,89050,-72000"
st "CLK_SYS"
blo "85250,-72200"
tm "WireNameMgr"
)
)
on &2
)
*701 (Wire
uid 20446,0
shape (OrthoPolyLine
uid 20447,0
va (VaSet
vasetType 3
)
xt "-79000,-74000,-75750,-31998"
pts [
"-78980,-31998"
"-79000,-74000"
"-75750,-74000"
]
)
start &672
end &184
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20448,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20449,0
va (VaSet
isHidden 1
)
xt "-80750,-75000,-76950,-74000"
st "CLK_SYS"
blo "-80750,-74200"
tm "WireNameMgr"
)
)
on &2
)
*702 (Wire
uid 20452,0
optionalChildren [
*703 (BdJunction
uid 20785,0
ps "OnConnectorStrategy"
shape (Circle
uid 20786,0
va (VaSet
vasetType 1
)
xt "-84399,-33393,-83599,-32593"
radius 400
)
)
]
shape (OrthoPolyLine
uid 20453,0
va (VaSet
vasetType 3
)
xt "-84000,-60000,-75750,-19999"
pts [
"-83999,-19999"
"-84000,-60000"
"-75750,-60000"
]
)
start &609
end &179
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20455,0
va (VaSet
isHidden 1
)
xt "-80750,-61000,-76650,-60000"
st "CLK_PCIE"
blo "-80750,-60200"
tm "WireNameMgr"
)
)
on &22
)
*704 (Wire
uid 20458,0
shape (OrthoPolyLine
uid 20459,0
va (VaSet
vasetType 3
)
xt "-80000,-59000,84000,40000"
pts [
"81950,40000"
"84000,40000"
"84000,-34996"
"-80000,-34996"
"-80000,-59000"
"-75750,-59000"
]
)
start &120
end &206
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20461,0
va (VaSet
isHidden 1
)
xt "83950,39000,92150,40000"
st "rst_ddrif_0_pcie_n_s"
blo "83950,39800"
tm "WireNameMgr"
)
)
on &572
)
*705 (Wire
uid 20781,0
shape (OrthoPolyLine
uid 20782,0
va (VaSet
vasetType 3
)
xt "-83997,-48000,250,-32994"
pts [
"-83997,-32994"
"-6000,-32994"
"-6000,-48000"
"250,-48000"
]
)
start &703
end &467
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20783,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20784,0
va (VaSet
isHidden 1
)
xt "-4750,-49000,-650,-48000"
st "CLK_PCIE"
blo "-4750,-48200"
tm "WireNameMgr"
)
)
on &22
)
*706 (Wire
uid 22694,0
shape (OrthoPolyLine
uid 22695,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3000,-58000,250,-58000"
pts [
"-3000,-58000"
"250,-58000"
]
)
start &135
end &469
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 22698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22699,0
va (VaSet
isHidden 1
)
xt "-9000,-59000,300,-58000"
st "TOP_VERSION : (15:0)"
blo "-9000,-58200"
tm "WireNameMgr"
)
)
on &136
)
*707 (Wire
uid 22708,0
shape (OrthoPolyLine
uid 22709,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3000,-57000,250,-57000"
pts [
"-3000,-57000"
"250,-57000"
]
)
start &137
end &470
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 22712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22713,0
va (VaSet
isHidden 1
)
xt "-9000,-58000,500,-57000"
st "TOP_REVISION : (15:0)"
blo "-9000,-57200"
tm "WireNameMgr"
)
)
on &138
)
*708 (Wire
uid 24008,0
shape (OrthoPolyLine
uid 24009,0
va (VaSet
vasetType 3
)
xt "-44250,-23000,-38000,-23000"
pts [
"-38000,-23000"
"-44250,-23000"
]
)
start &162
end &157
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24011,0
va (VaSet
isHidden 1
)
xt "-49000,-24000,-35700,-23000"
st "RXM_WRITE_RESPONSE_VALID"
blo "-49000,-23200"
tm "WireNameMgr"
)
)
on &164
)
*709 (Wire
uid 24026,0
shape (OrthoPolyLine
uid 24027,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-44250,-22000,-38000,-22000"
pts [
"-38000,-22000"
"-44250,-22000"
]
)
start &163
end &158
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24031,0
va (VaSet
isHidden 1
)
xt "-44000,-23000,-36700,-22000"
st "RXM_RESPONSE"
blo "-44000,-22200"
tm "WireNameMgr"
)
)
on &165
)
*710 (Wire
uid 24220,0
shape (OrthoPolyLine
uid 24221,0
va (VaSet
vasetType 3
)
xt "38750,-53000,53000,-53000"
pts [
"53000,-53000"
"38750,-53000"
]
)
start &80
end &473
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 24222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24223,0
va (VaSet
isHidden 1
)
xt "46000,-54000,52400,-53000"
st "DDR_0_RST_N"
blo "46000,-53200"
tm "WireNameMgr"
)
)
on &437
)
*711 (Wire
uid 24226,0
shape (OrthoPolyLine
uid 24227,0
va (VaSet
vasetType 3
)
xt "38750,-52000,53000,-52000"
pts [
"53000,-52000"
"38750,-52000"
]
)
start &133
end &472
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 24228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24229,0
va (VaSet
isHidden 1
)
xt "46000,-53000,52400,-52000"
st "DDR_1_RST_N"
blo "46000,-52200"
tm "WireNameMgr"
)
)
on &509
)
*712 (Wire
uid 24232,0
shape (OrthoPolyLine
uid 24233,0
va (VaSet
vasetType 3
)
xt "38750,-56000,53000,-56000"
pts [
"53000,-56000"
"38750,-56000"
]
)
start &134
end &476
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 24234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24235,0
va (VaSet
isHidden 1
)
xt "41000,-57000,51800,-56000"
st "USR_EVENT_MSIX_VALID"
blo "41000,-56200"
tm "WireNameMgr"
)
)
on &166
)
*713 (Wire
uid 24238,0
shape (OrthoPolyLine
uid 24239,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,-57000,53000,-57000"
pts [
"53000,-57000"
"38750,-57000"
]
)
start &132
end &475
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 24240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24241,0
va (VaSet
isHidden 1
)
xt "36000,-58000,46300,-57000"
st "USR_EVENT_MSIX_DATA"
blo "36000,-57200"
tm "WireNameMgr"
)
)
on &167
)
*714 (Wire
uid 24250,0
shape (OrthoPolyLine
uid 24251,0
va (VaSet
vasetType 3
)
xt "-3000,-55000,250,-55000"
pts [
"-3000,-55000"
"250,-55000"
]
)
start &168
end &477
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 24252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24253,0
va (VaSet
isHidden 1
)
xt "-1000,-56000,10300,-55000"
st "USR_EVENT_MSIX_READY"
blo "-1000,-55200"
tm "WireNameMgr"
)
)
on &169
)
*715 (Wire
uid 24319,0
shape (OrthoPolyLine
uid 24320,0
va (VaSet
vasetType 3
)
xt "-3000,-64000,250,-64000"
pts [
"-3000,-64000"
"250,-64000"
]
)
start &170
end &471
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 24321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24322,0
va (VaSet
isHidden 1
)
xt "-1000,-65000,8100,-64000"
st "DDR_0_RESET_DONE"
blo "-1000,-64200"
tm "WireNameMgr"
)
)
on &435
)
*716 (Wire
uid 24325,0
shape (OrthoPolyLine
uid 24326,0
va (VaSet
vasetType 3
)
xt "-3000,-63000,250,-63000"
pts [
"-3000,-63000"
"250,-63000"
]
)
start &171
end &474
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 24327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24328,0
va (VaSet
isHidden 1
)
xt "-1000,-64000,8100,-63000"
st "DDR_1_RESET_DONE"
blo "-1000,-63200"
tm "WireNameMgr"
)
)
on &504
)
*717 (Wire
uid 25737,0
shape (OrthoPolyLine
uid 25738,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,-83000,90250,-83000"
pts [
"70000,-83000"
"90250,-83000"
]
)
end &254
sat 16
eat 32
sty 1
sl "(1023 DOWNTO 512)"
st 0
sf 1
si 0
tg (WTG
uid 25741,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25742,0
va (VaSet
)
xt "71000,-84000,85000,-83000"
st "ddr23_wr_data_s(1023:512) : (1023:0)"
blo "71000,-83200"
tm "WireNameMgr"
)
)
on &395
)
*718 (Wire
uid 25747,0
shape (OrthoPolyLine
uid 25748,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,-146000,91250,-146000"
pts [
"71000,-146000"
"91250,-146000"
]
)
end &303
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 25751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25752,0
va (VaSet
)
xt "73000,-147000,82700,-146000"
st "ddr23_wr_addr_s : (31:0)"
blo "73000,-146200"
tm "WireNameMgr"
)
)
on &396
)
*719 (Wire
uid 25757,0
shape (OrthoPolyLine
uid 25758,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,-147000,91250,-147000"
pts [
"71000,-147000"
"91250,-147000"
]
)
end &304
sat 16
eat 32
sty 1
sl "(511 DOWNTO 0)"
st 0
sf 1
si 0
tg (WTG
uid 25761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25762,0
va (VaSet
)
xt "72000,-148000,84800,-147000"
st "ddr23_wr_data_s(511:0) : (1023:0)"
blo "72000,-147200"
tm "WireNameMgr"
)
)
on &395
)
*720 (Wire
uid 25803,0
shape (OrthoPolyLine
uid 25804,0
va (VaSet
vasetType 3
)
xt "85000,-137000,91250,-71999"
pts [
"85000,-71999"
"85000,-137000"
"91250,-137000"
]
)
start &700
end &307
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25806,0
va (VaSet
isHidden 1
)
xt "86250,-138000,90050,-137000"
st "CLK_SYS"
blo "86250,-137200"
tm "WireNameMgr"
)
)
on &2
)
*721 (Wire
uid 25817,0
shape (OrthoPolyLine
uid 25818,0
va (VaSet
vasetType 3
)
xt "80000,-110000,91250,-110000"
pts [
"80000,-110000"
"91250,-110000"
]
)
start &345
end &316
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 25821,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25822,0
va (VaSet
isHidden 1
)
xt "82000,-111000,86500,-110000"
st "CLK_DDR2"
blo "82000,-110200"
tm "WireNameMgr"
)
)
on &347
)
*722 (Wire
uid 25825,0
shape (OrthoPolyLine
uid 25826,0
va (VaSet
vasetType 3
)
xt "97000,-30000,99000,-30000"
pts [
"97000,-30000"
"99000,-30000"
]
)
start &346
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 25829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25830,0
va (VaSet
isHidden 1
)
xt "97000,-31000,103000,-30000"
st "RST_DDR2_N"
blo "97000,-30200"
tm "WireNameMgr"
)
)
on &348
)
*723 (Wire
uid 25895,0
shape (OrthoPolyLine
uid 25896,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,-77000,90250,-77000"
pts [
"70000,-77000"
"90250,-77000"
]
)
end &274
sat 16
eat 32
sty 1
sl "(1023 DOWNTO 512)"
st 0
sf 1
si 0
tg (WTG
uid 25899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25900,0
va (VaSet
)
xt "72000,-78000,85800,-77000"
st "ddr23_rd_data_s(1023:512) : (1023:0)"
blo "72000,-77200"
tm "WireNameMgr"
)
)
on &399
)
*724 (Wire
uid 25925,0
shape (OrthoPolyLine
uid 25926,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,-141000,91250,-141000"
pts [
"71000,-141000"
"91250,-141000"
]
)
end &324
sat 16
eat 32
sty 1
sl "(511 DOWNTO 0)"
st 0
sf 1
si 0
tg (WTG
uid 25929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25930,0
va (VaSet
)
xt "73000,-142000,85600,-141000"
st "ddr23_rd_data_s(511:0) : (1023:0)"
blo "73000,-141200"
tm "WireNameMgr"
)
)
on &399
)
*725 (Wire
uid 25933,0
shape (OrthoPolyLine
uid 25934,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,-139000,91250,-139000"
pts [
"71000,-139000"
"91250,-139000"
]
)
end &315
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 25937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25938,0
va (VaSet
)
xt "73000,-140000,82500,-139000"
st "ddr23_rd_addr_s : (31:0)"
blo "73000,-139200"
tm "WireNameMgr"
)
)
on &401
)
*726 (Wire
uid 25945,0
shape (OrthoPolyLine
uid 25946,0
va (VaSet
vasetType 3
)
xt "80000,-124000,91250,-124000"
pts [
"80000,-124000"
"91250,-124000"
]
)
end &302
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 25949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25950,0
va (VaSet
)
xt "79000,-125000,83100,-124000"
st "CLK_PCIE"
blo "79000,-124200"
tm "WireNameMgr"
)
)
on &22
)
*727 (Wire
uid 25973,0
shape (OrthoPolyLine
uid 25974,0
va (VaSet
vasetType 3
)
xt "75000,-119000,91250,-119000"
pts [
"75000,-119000"
"91250,-119000"
]
)
start &349
end &325
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 25977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25978,0
va (VaSet
isHidden 1
)
xt "77000,-120000,86700,-119000"
st "AMM_WAIT_REQUEST2"
blo "77000,-119200"
tm "WireNameMgr"
)
)
on &352
)
*728 (Wire
uid 25981,0
shape (OrthoPolyLine
uid 25982,0
va (VaSet
vasetType 3
)
xt "75000,-116000,91250,-116000"
pts [
"75000,-116000"
"91250,-116000"
]
)
start &351
end &326
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 25985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25986,0
va (VaSet
isHidden 1
)
xt "77000,-117000,88200,-116000"
st "AMM_READ_DATA_VALID2"
blo "77000,-116200"
tm "WireNameMgr"
)
)
on &354
)
*729 (Wire
uid 25989,0
shape (OrthoPolyLine
uid 25990,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,-117000,91250,-117000"
pts [
"75000,-117000"
"91250,-117000"
]
)
start &350
end &317
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 25993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25994,0
va (VaSet
isHidden 1
)
xt "77000,-118000,88600,-117000"
st "AMM_READ_DATA2 : (511:0)"
blo "77000,-117200"
tm "WireNameMgr"
)
)
on &353
)
*730 (Wire
uid 26081,0
shape (OrthoPolyLine
uid 26082,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,-131000,91250,-131000"
pts [
"75000,-131000"
"91250,-131000"
]
)
start &355
end &297
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26086,0
va (VaSet
isHidden 1
)
xt "80000,-132000,93900,-131000"
st "RD_DMA_2_WRITE_DATA : (511:0)"
blo "80000,-131200"
tm "WireNameMgr"
)
)
on &362
)
*731 (Wire
uid 26089,0
shape (OrthoPolyLine
uid 26090,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,-130000,91250,-130000"
pts [
"75000,-130000"
"91250,-130000"
]
)
start &356
end &296
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26093,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26094,0
va (VaSet
isHidden 1
)
xt "80000,-131000,92200,-130000"
st "RD_DMA_2_ADDRESS : (31:0)"
blo "80000,-130200"
tm "WireNameMgr"
)
)
on &363
)
*732 (Wire
uid 26105,0
shape (OrthoPolyLine
uid 26106,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,-129000,91250,-129000"
pts [
"75000,-129000"
"91250,-129000"
]
)
start &357
end &298
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26109,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26110,0
va (VaSet
isHidden 1
)
xt "80000,-130000,94000,-129000"
st "RD_DMA_2_BURST_COUNT : (3:0)"
blo "80000,-129200"
tm "WireNameMgr"
)
)
on &364
)
*733 (Wire
uid 26113,0
shape (OrthoPolyLine
uid 26114,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,-128000,91250,-128000"
pts [
"75000,-128000"
"91250,-128000"
]
)
start &358
end &299
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26118,0
va (VaSet
isHidden 1
)
xt "80000,-129000,91900,-128000"
st "RD_DMA_2_BYTE_EN : (63:0)"
blo "80000,-128200"
tm "WireNameMgr"
)
)
on &365
)
*734 (Wire
uid 26121,0
shape (OrthoPolyLine
uid 26122,0
va (VaSet
vasetType 3
)
xt "75000,-133000,91250,-133000"
pts [
"75000,-133000"
"91250,-133000"
]
)
start &360
end &300
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26126,0
va (VaSet
isHidden 1
)
xt "77000,-134000,89000,-133000"
st "RD_DMA_2_WAIT_REQUEST"
blo "77000,-133200"
tm "WireNameMgr"
)
)
on &361
)
*735 (Wire
uid 26129,0
shape (OrthoPolyLine
uid 26130,0
va (VaSet
vasetType 3
)
xt "75000,-127000,91250,-127000"
pts [
"75000,-127000"
"91250,-127000"
]
)
start &359
end &301
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26134,0
va (VaSet
isHidden 1
)
xt "80000,-128000,88000,-127000"
st "RD_DMA_2_WRITE"
blo "80000,-127200"
tm "WireNameMgr"
)
)
on &366
)
*736 (Wire
uid 26323,0
shape (OrthoPolyLine
uid 26324,0
va (VaSet
vasetType 3
)
xt "71000,-138000,91250,-138000"
pts [
"71000,-138000"
"91250,-138000"
]
)
end &314
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26328,0
va (VaSet
)
xt "73000,-139000,78800,-138000"
st "ddr23_rd_en_s"
blo "73000,-138200"
tm "WireNameMgr"
)
)
on &402
)
*737 (Wire
uid 26331,0
shape (OrthoPolyLine
uid 26332,0
va (VaSet
vasetType 3
)
xt "71000,-145000,91250,-145000"
pts [
"71000,-145000"
"91250,-145000"
]
)
end &305
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26336,0
va (VaSet
)
xt "73000,-146000,79000,-145000"
st "ddr23_wr_en_s"
blo "73000,-145200"
tm "WireNameMgr"
)
)
on &397
)
*738 (Wire
uid 26357,0
shape (OrthoPolyLine
uid 26358,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "124750,-117000,142000,-117000"
pts [
"124750,-117000"
"142000,-117000"
]
)
start &318
end &367
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26361,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26362,0
va (VaSet
isHidden 1
)
xt "126750,-118000,138750,-117000"
st "AMM_WRITE_DATA2 : (511:0)"
blo "126750,-117200"
tm "WireNameMgr"
)
)
on &373
)
*739 (Wire
uid 26365,0
shape (OrthoPolyLine
uid 26366,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "124750,-116000,142000,-116000"
pts [
"124750,-116000"
"142000,-116000"
]
)
start &320
end &368
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26370,0
va (VaSet
isHidden 1
)
xt "126750,-117000,137050,-116000"
st "AMM_ADDRESS2 : (31:0)"
blo "126750,-116200"
tm "WireNameMgr"
)
)
on &374
)
*740 (Wire
uid 26373,0
shape (OrthoPolyLine
uid 26374,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "124750,-115000,142000,-115000"
pts [
"124750,-115000"
"142000,-115000"
]
)
start &327
end &369
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26378,0
va (VaSet
isHidden 1
)
xt "126750,-116000,138450,-115000"
st "AMM_BURSTCOUNT2 : (6:0)"
blo "126750,-115200"
tm "WireNameMgr"
)
)
on &375
)
*741 (Wire
uid 26381,0
shape (OrthoPolyLine
uid 26382,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "124750,-114000,142000,-114000"
pts [
"124750,-114000"
"142000,-114000"
]
)
start &328
end &370
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26386,0
va (VaSet
isHidden 1
)
xt "126750,-115000,136750,-114000"
st "AMM_BYTE_EN2 : (63:0)"
blo "126750,-114200"
tm "WireNameMgr"
)
)
on &376
)
*742 (Wire
uid 26389,0
shape (OrthoPolyLine
uid 26390,0
va (VaSet
vasetType 3
)
xt "124750,-113000,142000,-113000"
pts [
"124750,-113000"
"142000,-113000"
]
)
start &319
end &371
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26394,0
va (VaSet
isHidden 1
)
xt "126750,-114000,132850,-113000"
st "AMM_WRITE2"
blo "126750,-113200"
tm "WireNameMgr"
)
)
on &377
)
*743 (Wire
uid 26397,0
shape (OrthoPolyLine
uid 26398,0
va (VaSet
vasetType 3
)
xt "124750,-112000,142000,-112000"
pts [
"124750,-112000"
"142000,-112000"
]
)
start &321
end &372
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26402,0
va (VaSet
isHidden 1
)
xt "126750,-113000,132050,-112000"
st "AMM_READ2"
blo "126750,-112200"
tm "WireNameMgr"
)
)
on &378
)
*744 (Wire
uid 26575,0
shape (OrthoPolyLine
uid 26576,0
va (VaSet
vasetType 3
)
xt "124750,-133000,141000,-133000"
pts [
"124750,-133000"
"141000,-133000"
]
)
start &313
end &379
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26580,0
va (VaSet
isHidden 1
)
xt "131750,-134000,143950,-133000"
st "WR_DMA_2_WAIT_REQUEST"
blo "131750,-133200"
tm "WireNameMgr"
)
)
on &385
)
*745 (Wire
uid 26583,0
shape (OrthoPolyLine
uid 26584,0
va (VaSet
vasetType 3
)
xt "124750,-130000,141000,-130000"
pts [
"124750,-130000"
"141000,-130000"
]
)
start &312
end &381
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26588,0
va (VaSet
isHidden 1
)
xt "131750,-131000,145050,-130000"
st "WR_DMA_2_READ_DATA_VALID"
blo "131750,-130200"
tm "WireNameMgr"
)
)
on &388
)
*746 (Wire
uid 26591,0
shape (OrthoPolyLine
uid 26592,0
va (VaSet
vasetType 3
)
xt "124750,-127000,141000,-127000"
pts [
"124750,-127000"
"141000,-127000"
]
)
start &308
end &384
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26596,0
va (VaSet
isHidden 1
)
xt "126750,-128000,134550,-127000"
st "WR_DMA_2_READ"
blo "126750,-127200"
tm "WireNameMgr"
)
)
on &390
)
*747 (Wire
uid 26599,0
shape (OrthoPolyLine
uid 26600,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "124750,-131000,141000,-131000"
pts [
"124750,-131000"
"141000,-131000"
]
)
start &310
end &380
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26604,0
va (VaSet
isHidden 1
)
xt "129750,-132000,143450,-131000"
st "WR_DMA_2_READ_DATA : (511:0)"
blo "129750,-131200"
tm "WireNameMgr"
)
)
on &386
)
*748 (Wire
uid 26607,0
shape (OrthoPolyLine
uid 26608,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "124750,-129000,141000,-129000"
pts [
"124750,-129000"
"141000,-129000"
]
)
start &309
end &382
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26612,0
va (VaSet
isHidden 1
)
xt "129750,-130000,142150,-129000"
st "WR_DMA_2_ADDRESS : (31:0)"
blo "129750,-129200"
tm "WireNameMgr"
)
)
on &387
)
*749 (Wire
uid 26615,0
shape (OrthoPolyLine
uid 26616,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "124750,-128000,141000,-128000"
pts [
"124750,-128000"
"141000,-128000"
]
)
start &311
end &383
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26619,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26620,0
va (VaSet
isHidden 1
)
xt "129750,-129000,143950,-128000"
st "WR_DMA_2_BURST_COUNT : (3:0)"
blo "129750,-128200"
tm "WireNameMgr"
)
)
on &389
)
*750 (Wire
uid 26895,0
shape (OrthoPolyLine
uid 26896,0
va (VaSet
vasetType 3
)
xt "72000,-108000,127000,-47000"
pts [
"123750,-47000"
"127000,-47000"
"127000,-94000"
"72000,-94000"
"72000,-108000"
"91250,-108000"
]
)
start &282
end &333
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26898,0
ro 90
va (VaSet
)
xt "127000,-82000,128000,-74900"
st "fifo_ready_out_3_s"
blo "127200,-82000"
tm "WireNameMgr"
)
)
on &391
)
*751 (Wire
uid 26909,0
shape (OrthoPolyLine
uid 26910,0
va (VaSet
vasetType 3
)
xt "73000,-105000,128000,-46000"
pts [
"123750,-46000"
"128000,-46000"
"128000,-95000"
"73000,-95000"
"73000,-105000"
"91250,-105000"
]
)
start &285
end &337
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26912,0
ro 90
va (VaSet
)
xt "128000,-81000,129000,-73800"
st "data_avail_out_3_s"
blo "128200,-81000"
tm "WireNameMgr"
)
)
on &392
)
*752 (Wire
uid 26931,0
shape (OrthoPolyLine
uid 26932,0
va (VaSet
vasetType 3
)
xt "74000,-104000,129000,-45000"
pts [
"123750,-45000"
"129000,-45000"
"129000,-96000"
"74000,-96000"
"74000,-104000"
"91250,-104000"
]
)
start &288
end &339
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26934,0
ro 90
va (VaSet
)
xt "129000,-78000,130000,-71800"
st "fifo_full_out_3_s"
blo "129200,-78000"
tm "WireNameMgr"
)
)
on &393
)
*753 (Wire
uid 27435,0
shape (OrthoPolyLine
uid 27436,0
va (VaSet
vasetType 3
)
xt "84000,-111000,137000,-44000"
pts [
"124750,-111000"
"137000,-111000"
"137000,-97000"
"84000,-97000"
"84000,-44000"
"90250,-44000"
]
)
start &332
end &283
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27438,0
va (VaSet
)
xt "126750,-112000,133850,-111000"
st "fifo_ready_out_2_s"
blo "126750,-111200"
tm "WireNameMgr"
)
)
on &403
)
*754 (Wire
uid 27443,0
shape (OrthoPolyLine
uid 27444,0
va (VaSet
vasetType 3
)
xt "83000,-110000,136000,-41000"
pts [
"124750,-110000"
"136000,-110000"
"136000,-98000"
"83000,-98000"
"83000,-41000"
"90250,-41000"
]
)
start &335
end &287
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27446,0
va (VaSet
)
xt "126750,-111000,133950,-110000"
st "data_avail_out_2_s"
blo "126750,-110200"
tm "WireNameMgr"
)
)
on &404
)
*755 (Wire
uid 27451,0
shape (OrthoPolyLine
uid 27452,0
va (VaSet
vasetType 3
)
xt "82000,-109000,135000,-40000"
pts [
"124750,-109000"
"135000,-109000"
"135000,-99000"
"82000,-99000"
"82000,-40000"
"90250,-40000"
]
)
start &338
end &289
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27453,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27454,0
va (VaSet
)
xt "126750,-110000,132950,-109000"
st "fifo_full_out_2_s"
blo "126750,-109200"
tm "WireNameMgr"
)
)
on &405
)
*756 (Wire
uid 28425,0
shape (OrthoPolyLine
uid 28426,0
va (VaSet
vasetType 3
)
xt "-3000,-67000,250,-67000"
pts [
"-3000,-67000"
"250,-67000"
]
)
start &496
end &479
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28430,0
va (VaSet
isHidden 1
)
xt "0,-68000,7300,-67000"
st "DDR_2_CAL_FAIL"
blo "0,-67200"
tm "WireNameMgr"
)
)
on &498
)
*757 (Wire
uid 28433,0
shape (OrthoPolyLine
uid 28434,0
va (VaSet
vasetType 3
)
xt "-3000,-68000,250,-68000"
pts [
"-3000,-68000"
"250,-68000"
]
)
start &497
end &478
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28438,0
va (VaSet
isHidden 1
)
xt "0,-69000,7700,-68000"
st "DDR_2_CAL_PASS"
blo "0,-68200"
tm "WireNameMgr"
)
)
on &499
)
*758 (Wire
uid 28457,0
shape (OrthoPolyLine
uid 28458,0
va (VaSet
vasetType 3
)
xt "-3000,-66000,250,-66000"
pts [
"-3000,-66000"
"250,-66000"
]
)
start &500
end &481
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28461,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28462,0
va (VaSet
isHidden 1
)
xt "1000,-67000,8700,-66000"
st "DDR_3_CAL_PASS"
blo "1000,-66200"
tm "WireNameMgr"
)
)
on &502
)
*759 (Wire
uid 28465,0
shape (OrthoPolyLine
uid 28466,0
va (VaSet
vasetType 3
)
xt "-3000,-65000,250,-65000"
pts [
"-3000,-65000"
"250,-65000"
]
)
start &501
end &480
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28470,0
va (VaSet
isHidden 1
)
xt "0,-66000,7300,-65000"
st "DDR_3_CAL_FAIL"
blo "0,-65200"
tm "WireNameMgr"
)
)
on &503
)
*760 (Wire
uid 28505,0
shape (OrthoPolyLine
uid 28506,0
va (VaSet
vasetType 3
)
xt "-3000,-62000,250,-62000"
pts [
"-3000,-62000"
"250,-62000"
]
)
start &505
end &482
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28510,0
va (VaSet
isHidden 1
)
xt "1000,-63000,10100,-62000"
st "DDR_2_RESET_DONE"
blo "1000,-62200"
tm "WireNameMgr"
)
)
on &507
)
*761 (Wire
uid 28513,0
shape (OrthoPolyLine
uid 28514,0
va (VaSet
vasetType 3
)
xt "-3000,-61000,250,-61000"
pts [
"-3000,-61000"
"250,-61000"
]
)
start &506
end &483
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28517,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28518,0
va (VaSet
isHidden 1
)
xt "1000,-62000,10100,-61000"
st "DDR_3_RESET_DONE"
blo "1000,-61200"
tm "WireNameMgr"
)
)
on &508
)
*762 (Wire
uid 28545,0
shape (OrthoPolyLine
uid 28546,0
va (VaSet
vasetType 3
)
xt "38750,-51000,53000,-51000"
pts [
"53000,-51000"
"38750,-51000"
]
)
start &510
end &486
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28550,0
va (VaSet
isHidden 1
)
xt "50000,-52000,56400,-51000"
st "DDR_2_RST_N"
blo "50000,-51200"
tm "WireNameMgr"
)
)
on &512
)
*763 (Wire
uid 28553,0
shape (OrthoPolyLine
uid 28554,0
va (VaSet
vasetType 3
)
xt "38750,-50000,53000,-50000"
pts [
"53000,-50000"
"38750,-50000"
]
)
start &511
end &487
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28558,0
va (VaSet
isHidden 1
)
xt "50000,-51000,56400,-50000"
st "DDR_3_RST_N"
blo "50000,-50200"
tm "WireNameMgr"
)
)
on &513
)
*764 (Wire
uid 28595,0
shape (OrthoPolyLine
uid 28596,0
va (VaSet
vasetType 3
)
xt "67750,-136000,91250,-22000"
pts [
"67750,-22000"
"71000,-22000"
"71000,-136000"
"91250,-136000"
]
)
start &517
end &330
sat 32
eat 32
st 0
tg (WTG
uid 28597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28598,0
ro 270
va (VaSet
)
xt "70000,-30600,71000,-23000"
st "rst_ddrif_2_sys_n_s"
blo "70800,-23000"
tm "WireNameMgr"
)
)
on &522
)
*765 (Wire
uid 28603,0
optionalChildren [
*766 (BdJunction
uid 28926,0
ps "OnConnectorStrategy"
shape (Circle
uid 28927,0
va (VaSet
vasetType 1
)
xt "46600,-13400,47400,-12600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 28604,0
va (VaSet
vasetType 3
)
xt "38750,-39000,54250,-13000"
pts [
"38750,-39000"
"42000,-39000"
"42000,-13000"
"54250,-13000"
]
)
start &485
end &94
sat 32
eat 32
st 0
tg (WTG
uid 28605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28606,0
va (VaSet
)
xt "39000,-40000,45000,-39000"
st "rst_ddrif_3_n_s"
blo "39000,-39200"
tm "WireNameMgr"
)
)
on &523
)
*767 (Wire
uid 28625,0
shape (OrthoPolyLine
uid 28626,0
va (VaSet
vasetType 3
)
xt "51000,-20000,54250,-20000"
pts [
"51000,-20000"
"54250,-20000"
]
)
start &697
end &516
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28628,0
va (VaSet
isHidden 1
)
xt "49250,-21000,53050,-20000"
st "CLK_SYS"
blo "49250,-20200"
tm "WireNameMgr"
)
)
on &2
)
*768 (Wire
uid 28888,0
shape (OrthoPolyLine
uid 28889,0
va (VaSet
vasetType 3
)
xt "50000,19000,54250,19000"
pts [
"54250,19000"
"50000,19000"
]
)
start &541
sat 32
eat 16
st 0
tg (WTG
uid 28892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28893,0
va (VaSet
)
xt "50000,18000,54500,19000"
st "CLK_DDR3"
blo "50000,18800"
tm "WireNameMgr"
)
)
on &231
)
*769 (Wire
uid 28896,0
shape (OrthoPolyLine
uid 28897,0
va (VaSet
vasetType 3
)
xt "50000,9000,54250,9000"
pts [
"54250,9000"
"50000,9000"
]
)
start &534
sat 32
eat 16
st 0
tg (WTG
uid 28900,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28901,0
va (VaSet
)
xt "50000,8000,54500,9000"
st "CLK_DDR2"
blo "50000,8800"
tm "WireNameMgr"
)
)
on &347
)
*770 (Wire
uid 28904,0
shape (OrthoPolyLine
uid 28905,0
va (VaSet
vasetType 3
)
xt "50000,-1000,54250,-1000"
pts [
"54250,-1000"
"50000,-1000"
]
)
start &527
sat 32
eat 16
st 0
tg (WTG
uid 28908,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28909,0
va (VaSet
)
xt "50000,-2000,54500,-1000"
st "CLK_DDR0"
blo "50000,-1200"
tm "WireNameMgr"
)
)
on &433
)
*771 (Wire
uid 28910,0
shape (OrthoPolyLine
uid 28911,0
va (VaSet
vasetType 3
)
xt "53000,-31000,54250,-3000"
pts [
"53000,-31000"
"53000,-3000"
"54250,-3000"
]
)
start &677
end &526
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28912,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28913,0
ro 90
va (VaSet
)
xt "53000,-9000,54000,-3000"
st "rst_ddrif_0_n_s"
blo "53200,-9000"
tm "WireNameMgr"
)
)
on &81
)
*772 (Wire
uid 28916,0
shape (OrthoPolyLine
uid 28917,0
va (VaSet
vasetType 3
)
xt "49000,-22000,54250,7000"
pts [
"49000,-22000"
"49000,7000"
"54250,7000"
]
)
start &675
end &533
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28918,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28919,0
ro 90
va (VaSet
)
xt "50000,1000,51000,7000"
st "rst_ddrif_2_n_s"
blo "50200,1000"
tm "WireNameMgr"
)
)
on &524
)
*773 (Wire
uid 28922,0
shape (OrthoPolyLine
uid 28923,0
va (VaSet
vasetType 3
)
xt "47000,-13000,54250,17000"
pts [
"47000,-13000"
"47000,17000"
"54250,17000"
]
)
start &766
end &540
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28925,0
va (VaSet
)
xt "47250,16000,53250,17000"
st "rst_ddrif_3_n_s"
blo "47250,16800"
tm "WireNameMgr"
)
)
on &523
)
*774 (Wire
uid 28930,0
shape (OrthoPolyLine
uid 28931,0
va (VaSet
vasetType 3
)
xt "67750,-45000,90250,17000"
pts [
"67750,17000"
"80000,17000"
"80000,-45000"
"90250,-45000"
]
)
start &542
end &281
sat 32
eat 32
st 0
tg (WTG
uid 28932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28933,0
va (VaSet
)
xt "69750,16000,77250,17000"
st "rst_ddrif_3_ddr_n_s"
blo "69750,16800"
tm "WireNameMgr"
)
)
on &546
)
*775 (Wire
uid 28938,0
shape (OrthoPolyLine
uid 28939,0
va (VaSet
vasetType 3
)
xt "67750,-109000,91250,7000"
pts [
"67750,7000"
"77000,7000"
"77000,-109000"
"91250,-109000"
]
)
start &535
end &331
sat 32
eat 32
st 0
tg (WTG
uid 28940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28941,0
va (VaSet
)
xt "69750,6000,77250,7000"
st "rst_ddrif_2_ddr_n_s"
blo "69750,6800"
tm "WireNameMgr"
)
)
on &547
)
*776 (Wire
uid 28946,0
shape (OrthoPolyLine
uid 28947,0
va (VaSet
vasetType 3
)
xt "-83000,-45000,71000,-3000"
pts [
"67750,-3000"
"71000,-3000"
"71000,-6000"
"-83000,-6000"
"-83000,-45000"
"-75750,-45000"
]
)
start &528
end &208
sat 32
eat 32
st 0
tg (WTG
uid 28948,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28949,0
va (VaSet
)
xt "64000,-7000,71500,-6000"
st "rst_ddrif_0_ddr_n_s"
blo "64000,-6200"
tm "WireNameMgr"
)
)
on &548
)
*777 (Wire
uid 29118,0
shape (OrthoPolyLine
uid 29119,0
va (VaSet
vasetType 3
)
xt "67750,46000,77000,49000"
pts [
"67750,46000"
"73000,46000"
"73000,49000"
"77000,49000"
]
)
start &553
end &573
sat 32
eat 1
st 0
tg (WTG
uid 29122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29123,0
va (VaSet
)
xt "68000,45000,78200,46000"
st "rst_ddrif_2_pcie_sync_n_s"
blo "68000,45800"
tm "WireNameMgr"
)
)
on &577
)
*778 (Wire
uid 29126,0
optionalChildren [
*779 (BdJunction
uid 29194,0
ps "OnConnectorStrategy"
shape (Circle
uid 29195,0
va (VaSet
vasetType 1
)
xt "40600,45600,41400,46400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 29127,0
va (VaSet
vasetType 3
)
xt "41000,33000,54250,46000"
pts [
"41000,33000"
"41000,46000"
"54250,46000"
]
)
start &681
end &551
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29128,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29129,0
va (VaSet
)
xt "48250,45000,53350,46000"
st "rst_pcie_n_s"
blo "48250,45800"
tm "WireNameMgr"
)
)
on &131
)
*780 (Wire
uid 29140,0
shape (OrthoPolyLine
uid 29141,0
va (VaSet
vasetType 3
)
xt "47000,48000,54250,48000"
pts [
"47000,48000"
"54250,48000"
]
)
end &552
sat 16
eat 32
st 0
tg (WTG
uid 29144,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29145,0
va (VaSet
)
xt "49000,47000,53100,48000"
st "CLK_PCIE"
blo "49000,47800"
tm "WireNameMgr"
)
)
on &22
)
*781 (Wire
uid 29146,0
optionalChildren [
*782 (BdJunction
uid 29180,0
ps "OnConnectorStrategy"
shape (Circle
uid 29181,0
va (VaSet
vasetType 1
)
xt "38600,51600,39400,52400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 29147,0
va (VaSet
vasetType 3
)
xt "39000,41000,77000,52000"
pts [
"39000,41000"
"39000,52000"
"77000,52000"
]
)
start &639
end &573
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29151,0
va (VaSet
)
xt "70000,51000,75600,52000"
st "RST_PCIE_N"
blo "70000,51800"
tm "WireNameMgr"
)
)
on &49
)
*783 (Wire
uid 29156,0
shape (OrthoPolyLine
uid 29157,0
va (VaSet
vasetType 3
)
xt "81950,-123000,91250,50000"
pts [
"81950,50000"
"86000,50000"
"86000,-123000"
"91250,-123000"
]
)
start &573
end &329
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 29160,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29161,0
ro 270
va (VaSet
)
xt "85000,41800,86000,50000"
st "rst_ddrif_2_pcie_n_s"
blo "85800,50000"
tm "WireNameMgr"
)
)
on &578
)
*784 (Wire
uid 29174,0
optionalChildren [
*785 (BdJunction
uid 29250,0
ps "OnConnectorStrategy"
shape (Circle
uid 29251,0
va (VaSet
vasetType 1
)
xt "38600,61600,39400,62400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 29175,0
va (VaSet
vasetType 3
)
xt "39000,52000,77000,62000"
pts [
"39000,52000"
"39000,62000"
"77000,62000"
]
)
start &782
end &579
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29179,0
va (VaSet
)
xt "70000,61000,75600,62000"
st "RST_PCIE_N"
blo "70000,61800"
tm "WireNameMgr"
)
)
on &49
)
*786 (Wire
uid 29184,0
shape (OrthoPolyLine
uid 29185,0
va (VaSet
vasetType 3
)
xt "47000,58000,54250,58000"
pts [
"47000,58000"
"54250,58000"
]
)
end &559
sat 16
eat 32
st 0
tg (WTG
uid 29188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29189,0
va (VaSet
)
xt "49000,57000,53100,58000"
st "CLK_PCIE"
blo "49000,57800"
tm "WireNameMgr"
)
)
on &22
)
*787 (Wire
uid 29190,0
optionalChildren [
*788 (BdJunction
uid 29242,0
ps "OnConnectorStrategy"
shape (Circle
uid 29243,0
va (VaSet
vasetType 1
)
xt "40600,55600,41400,56400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 29191,0
va (VaSet
vasetType 3
)
xt "41000,46000,54250,56000"
pts [
"41000,46000"
"41000,56000"
"54250,56000"
]
)
start &779
end &558
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29192,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29193,0
va (VaSet
)
xt "48250,55000,53350,56000"
st "rst_pcie_n_s"
blo "48250,55800"
tm "WireNameMgr"
)
)
on &131
)
*789 (Wire
uid 29198,0
shape (OrthoPolyLine
uid 29199,0
va (VaSet
vasetType 3
)
xt "67750,56000,77000,58000"
pts [
"67750,56000"
"73000,56000"
"73000,58000"
"77000,58000"
]
)
start &560
end &579
sat 32
eat 1
st 0
tg (WTG
uid 29202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29203,0
va (VaSet
)
xt "69750,55000,79950,56000"
st "rst_ddrif_3_pcie_sync_n_s"
blo "69750,55800"
tm "WireNameMgr"
)
)
on &583
)
*790 (Wire
uid 29208,0
shape (OrthoPolyLine
uid 29209,0
va (VaSet
vasetType 3
)
xt "81950,-59000,90250,60000"
pts [
"81950,60000"
"88000,60000"
"88000,-59000"
"90250,-59000"
]
)
start &579
end &279
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 29212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29213,0
ro 270
va (VaSet
)
xt "87000,51800,88000,60000"
st "rst_ddrif_3_pcie_n_s"
blo "87800,60000"
tm "WireNameMgr"
)
)
on &584
)
*791 (Wire
uid 29238,0
shape (OrthoPolyLine
uid 29239,0
va (VaSet
vasetType 3
)
xt "41000,56000,54250,67000"
pts [
"41000,56000"
"41000,67000"
"54250,67000"
]
)
start &788
end &565
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29241,0
va (VaSet
)
xt "48250,66000,53350,67000"
st "rst_pcie_n_s"
blo "48250,66800"
tm "WireNameMgr"
)
)
on &131
)
*792 (Wire
uid 29244,0
shape (OrthoPolyLine
uid 29245,0
va (VaSet
vasetType 3
)
xt "39000,62000,77000,74000"
pts [
"39000,62000"
"39000,74000"
"77000,74000"
]
)
start &785
end &585
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29249,0
va (VaSet
)
xt "70000,73000,75600,74000"
st "RST_PCIE_N"
blo "70000,73800"
tm "WireNameMgr"
)
)
on &49
)
*793 (Wire
uid 29254,0
shape (OrthoPolyLine
uid 29255,0
va (VaSet
vasetType 3
)
xt "47000,69000,54250,69000"
pts [
"47000,69000"
"54250,69000"
]
)
end &566
sat 16
eat 32
st 0
tg (WTG
uid 29258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29259,0
va (VaSet
)
xt "49000,68000,53100,69000"
st "CLK_PCIE"
blo "49000,68800"
tm "WireNameMgr"
)
)
on &22
)
*794 (Wire
uid 29262,0
shape (OrthoPolyLine
uid 29263,0
va (VaSet
vasetType 3
)
xt "67750,67000,77000,71000"
pts [
"67750,67000"
"73000,67000"
"73000,71000"
"77000,71000"
]
)
start &567
end &585
sat 32
eat 1
st 0
tg (WTG
uid 29266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29267,0
va (VaSet
)
xt "69750,66000,79150,67000"
st "rst_core_pcie_sync_n_s"
blo "69750,66800"
tm "WireNameMgr"
)
)
on &589
)
*795 (Wire
uid 29272,0
shape (OrthoPolyLine
uid 29273,0
va (VaSet
vasetType 3
)
xt "-2000,-47000,88000,80000"
pts [
"81950,72000"
"88000,72000"
"88000,80000"
"-2000,80000"
"-2000,-47000"
"250,-47000"
]
)
start &585
end &468
sat 2
eat 32
st 0
tg (WTG
uid 29276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29277,0
va (VaSet
)
xt "83950,71000,90950,72000"
st "rst_core_pcie_n_s"
blo "83950,71800"
tm "WireNameMgr"
)
)
on &590
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *796 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*797 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "-135000,-101000,-129600,-100000"
st "Package List"
blo "-135000,-100200"
)
*798 (MLText
uid 43,0
va (VaSet
)
xt "-135000,-100000,-124600,-91000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library ddrif2_lib;
library cld_lib;
library conv_lib;
library mci_top_lib;
library pcif_lib;
library ctrl_lib;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*799 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*800 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*801 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*802 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*803 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*804 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*805 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "135,26,1418,852"
viewArea "99453,8266,173934,49746"
cachedDiagramExtent "-135000,-181000,172000,80000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-136000,-200000"
lastUid 29382,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*806 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*807 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*808 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*809 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*810 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*811 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*812 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*813 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*814 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*815 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*816 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*817 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*818 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*819 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*820 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*821 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*822 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*823 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*824 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*825 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*826 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-135000,-89800,-129600,-88800"
st "Declarations"
blo "-135000,-89000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-135000,-88800,-132300,-87800"
st "Ports:"
blo "-135000,-88000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-135000,-89800,-131200,-88800"
st "Pre User:"
blo "-135000,-89000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-135000,-89800,-135000,-89800"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-135000,-3000,-127900,-2000"
st "Diagram Signals:"
blo "-135000,-2200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-135000,-89800,-130300,-88800"
st "Post User:"
blo "-135000,-89000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-135000,-89800,-135000,-89800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 850,0
usingSuid 1
emptyRow *827 (LEmptyRow
)
uid 54,0
optionalChildren [
*828 (RefLabelRowHdr
)
*829 (TitleRowHdr
)
*830 (FilterRowHdr
)
*831 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*832 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*833 (GroupColHdr
tm "GroupColHdrMgr"
)
*834 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*835 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*836 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*837 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*838 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*839 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*840 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "CLK_MC"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
uid 1423,0
)
*841 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 14,0
)
)
uid 1425,0
)
*842 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RST_MC_N"
t "std_logic"
preAdd 0
posAdd 0
o 47
suid 21,0
)
)
uid 1433,0
)
*843 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RXM_READ"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 131,0
)
)
uid 4389,0
)
*844 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RXM_WRITE"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 132,0
)
)
uid 4391,0
)
*845 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RXM_ADDRESS"
t "std_logic_vector"
b "(21 DOWNTO 0)"
preAdd 0
posAdd 0
o 49
suid 133,0
)
)
uid 4393,0
)
*846 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RXM_BYTE_ENABLE"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 50
suid 134,0
)
)
uid 4395,0
)
*847 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RXM_WRITE_DATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 53
suid 135,0
)
)
uid 4397,0
)
*848 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "RXM_READ_DATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 91
suid 136,0
)
)
uid 4399,0
)
*849 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "RXM_READ_DATA_VALD"
t "std_logic"
preAdd 0
posAdd 0
o 92
suid 137,0
)
)
uid 4401,0
)
*850 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "RXM_WAIT_REQUEST"
t "std_logic"
preAdd 0
posAdd 0
o 94
suid 138,0
)
)
uid 4403,0
)
*851 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "CLK_PCIE"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 141,0
)
)
uid 4405,0
)
*852 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "mcrwn_s"
t "std_logic"
preAdd 0
posAdd 0
o 132
suid 142,0
)
)
uid 4407,0
)
*853 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "mcaddr_s"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 128
suid 143,0
)
)
uid 4409,0
)
*854 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "mcdata_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 130
suid 171,0
)
)
uid 4463,0
)
*855 (LeafLogPort
port (LogicalPort
decl (Decl
n "RST_PCIE_N"
t "std_logic"
o 48
suid 230,0
)
)
uid 5468,0
)
*856 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mcdataout_pcif_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 131
suid 383,0
)
)
uid 7822,0
)
*857 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ddrif_0_n_s"
t "std_logic"
o 133
suid 403,0
)
)
uid 7842,0
)
*858 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mccs_s"
t "std_logic"
o 129
suid 414,0
)
)
uid 7868,0
)
*859 (LeafLogPort
port (LogicalPort
decl (Decl
n "RST_GLOBAL_N"
t "std_logic"
o 46
suid 422,0
)
)
uid 9093,0
)
*860 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_pcie_n_s"
t "std_logic"
o 141
suid 460,0
)
)
uid 16774,0
)
*861 (LeafLogPort
port (LogicalPort
decl (Decl
n "TOP_VERSION"
t "std_logic_vector"
b "(15 downto 0)"
o 55
suid 506,0
)
)
uid 22685,0
)
*862 (LeafLogPort
port (LogicalPort
decl (Decl
n "TOP_REVISION"
t "std_logic_vector"
b "(15 downto 0)"
o 54
suid 507,0
)
)
uid 22687,0
)
*863 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXM_WRITE_RESPONSE_VALID"
t "std_logic"
o 95
suid 510,0
)
)
uid 24034,0
)
*864 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXM_RESPONSE"
t "std_logic_vector"
b "(1 downto 0)"
o 93
suid 513,0
)
)
uid 24036,0
)
*865 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "USR_EVENT_MSIX_VALID"
t "std_logic"
preAdd 0
posAdd 0
o 97
suid 517,0
)
)
uid 24258,0
)
*866 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "USR_EVENT_MSIX_DATA"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 96
suid 518,0
)
)
uid 24260,0
)
*867 (LeafLogPort
port (LogicalPort
decl (Decl
n "USR_EVENT_MSIX_READY"
t "std_logic"
o 56
suid 519,0
)
)
uid 24262,0
)
*868 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "RD_DMA_3_WAIT_REQUEST"
t "std_logic"
preAdd 0
posAdd 0
o 90
suid 522,0
)
)
uid 25006,0
)
*869 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RD_DMA_3_WRITE_DATA"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 42
suid 523,0
)
)
uid 25008,0
)
*870 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RD_DMA_3_ADDRESS"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 38
suid 524,0
)
)
uid 25010,0
)
*871 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RD_DMA_3_BURST_COUNT"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 39
suid 525,0
)
)
uid 25012,0
)
*872 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RD_DMA_3_BYTE_EN"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 40
suid 526,0
)
)
uid 25014,0
)
*873 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RD_DMA_3_WRITE"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 527,0
)
)
uid 25016,0
)
*874 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "AMM_WAIT_REQUEST3"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 528,0
)
)
uid 25018,0
)
*875 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "AMM_READ_DATA3"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 3
suid 529,0
)
)
uid 25020,0
)
*876 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "AMM_READ_DATA_VALID3"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 530,0
)
)
uid 25022,0
)
*877 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "CLK_DDR3"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 531,0
)
)
uid 25024,0
)
*878 (LeafLogPort
port (LogicalPort
decl (Decl
n "RST_DDR3_N"
t "std_logic"
o 45
suid 532,0
)
)
uid 25026,0
)
*879 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_READ3"
t "std_logic"
preAdd 0
posAdd 0
o 77
suid 534,0
)
)
uid 25030,0
)
*880 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_WRITE3"
t "std_logic"
preAdd 0
posAdd 0
o 80
suid 535,0
)
)
uid 25032,0
)
*881 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AMM_BYTE_EN3"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 74
suid 536,0
)
)
uid 25034,0
)
*882 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AMM_BURSTCOUNT3"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 71
suid 537,0
)
)
uid 25036,0
)
*883 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_ADDRESS3"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 68
suid 538,0
)
)
uid 25038,0
)
*884 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_WRITE_DATA3"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 83
suid 539,0
)
)
uid 25040,0
)
*885 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "WR_DMA_3_READ"
t "std_logic"
preAdd 0
posAdd 0
o 65
suid 540,0
)
)
uid 25042,0
)
*886 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "WR_DMA_3_BURST_COUNT"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 64
suid 541,0
)
)
uid 25044,0
)
*887 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "WR_DMA_3_ADDRESS"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 63
suid 542,0
)
)
uid 25046,0
)
*888 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "WR_DMA_3_READ_DATA_VALID"
t "std_logic"
preAdd 0
posAdd 0
o 105
suid 543,0
)
)
uid 25048,0
)
*889 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "WR_DMA_3_READ_DATA"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 104
suid 544,0
)
)
uid 25050,0
)
*890 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "WR_DMA_3_WAIT_REQUEST"
t "std_logic"
preAdd 0
posAdd 0
o 106
suid 545,0
)
)
uid 25052,0
)
*891 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLK_DDR2"
t "std_logic"
o 11
suid 614,0
)
)
uid 25847,0
)
*892 (LeafLogPort
port (LogicalPort
decl (Decl
n "RST_DDR2_N"
t "std_logic"
o 44
suid 615,0
)
)
uid 25849,0
)
*893 (LeafLogPort
port (LogicalPort
decl (Decl
n "AMM_WAIT_REQUEST2"
t "std_logic"
o 8
suid 634,0
)
)
uid 26019,0
)
*894 (LeafLogPort
port (LogicalPort
decl (Decl
n "AMM_READ_DATA2"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 2
suid 635,0
)
)
uid 26021,0
)
*895 (LeafLogPort
port (LogicalPort
decl (Decl
n "AMM_READ_DATA_VALID2"
t "std_logic"
o 5
suid 636,0
)
)
uid 26023,0
)
*896 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_WAIT_REQUEST"
t "std_logic"
o 89
suid 650,0
)
)
uid 26201,0
)
*897 (LeafLogPort
port (LogicalPort
decl (Decl
n "RD_DMA_2_WRITE_DATA"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 37
suid 651,0
)
)
uid 26203,0
)
*898 (LeafLogPort
port (LogicalPort
decl (Decl
n "RD_DMA_2_ADDRESS"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 33
suid 652,0
)
)
uid 26205,0
)
*899 (LeafLogPort
port (LogicalPort
decl (Decl
n "RD_DMA_2_BURST_COUNT"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 34
suid 653,0
)
)
uid 26207,0
)
*900 (LeafLogPort
port (LogicalPort
decl (Decl
n "RD_DMA_2_BYTE_EN"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 35
suid 654,0
)
)
uid 26209,0
)
*901 (LeafLogPort
port (LogicalPort
decl (Decl
n "RD_DMA_2_WRITE"
t "std_logic"
o 36
suid 655,0
)
)
uid 26211,0
)
*902 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AMM_WRITE_DATA2"
t "std_logic_vector"
b "(511 downto 0)"
o 82
suid 679,0
)
)
uid 26549,0
)
*903 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AMM_ADDRESS2"
t "std_logic_vector"
b "(31 downto 0)"
o 67
suid 680,0
)
)
uid 26551,0
)
*904 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AMM_BURSTCOUNT2"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 70
suid 681,0
)
)
uid 26553,0
)
*905 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AMM_BYTE_EN2"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 73
suid 682,0
)
)
uid 26555,0
)
*906 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AMM_WRITE2"
t "std_logic"
o 79
suid 683,0
)
)
uid 26557,0
)
*907 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AMM_READ2"
t "std_logic"
o 76
suid 684,0
)
)
uid 26559,0
)
*908 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "WR_DMA_2_WAIT_REQUEST"
t "std_logic"
o 103
suid 704,0
)
)
uid 26669,0
)
*909 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "WR_DMA_2_READ_DATA"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 101
suid 705,0
)
)
uid 26671,0
)
*910 (LeafLogPort
port (LogicalPort
decl (Decl
n "WR_DMA_2_ADDRESS"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 60
suid 706,0
)
)
uid 26673,0
)
*911 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "WR_DMA_2_READ_DATA_VALID"
t "std_logic"
o 102
suid 707,0
)
)
uid 26675,0
)
*912 (LeafLogPort
port (LogicalPort
decl (Decl
n "WR_DMA_2_BURST_COUNT"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 61
suid 708,0
)
)
uid 26677,0
)
*913 (LeafLogPort
port (LogicalPort
decl (Decl
n "WR_DMA_2_READ"
t "std_logic"
o 62
suid 709,0
)
)
uid 26679,0
)
*914 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_ready_out_3_s"
t "std_logic"
o 127
suid 738,0
)
)
uid 26943,0
)
*915 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_avail_out_3_s"
t "std_logic"
o 108
suid 740,0
)
)
uid 26945,0
)
*916 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_full_out_3_s"
t "std_logic"
o 125
suid 742,0
)
)
uid 26947,0
)
*917 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr23_wr_waitreq_s"
t "std_logic"
o 123
suid 744,0
)
)
uid 27457,0
)
*918 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr23_wr_data_s"
t "std_logic_vector"
b "(1023 DOWNTO 0)"
o 121
suid 745,0
)
)
uid 27459,0
)
*919 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr23_wr_addr_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 120
suid 746,0
)
)
uid 27461,0
)
*920 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr23_wr_en_s"
t "std_logic"
o 122
suid 747,0
)
)
uid 27463,0
)
*921 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr23_rd_waitreq_s"
t "std_logic"
o 119
suid 748,0
)
)
uid 27465,0
)
*922 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr23_rd_data_s"
t "std_logic_vector"
b "(1023 DOWNTO 0)"
o 116
suid 749,0
)
)
uid 27467,0
)
*923 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr23_rd_valid_s"
t "std_logic"
o 118
suid 750,0
)
)
uid 27469,0
)
*924 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr23_rd_addr_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 115
suid 751,0
)
)
uid 27471,0
)
*925 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr23_rd_en_s"
t "std_logic"
o 117
suid 752,0
)
)
uid 27473,0
)
*926 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_ready_out_2_s"
t "std_logic"
o 126
suid 754,0
)
)
uid 27475,0
)
*927 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_avail_out_2_s"
t "std_logic"
o 107
suid 756,0
)
)
uid 27477,0
)
*928 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_full_out_2_s"
t "std_logic"
o 124
suid 758,0
)
)
uid 27479,0
)
*929 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_ddrif_0_sys_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 134
suid 761,0
)
)
uid 27525,0
)
*930 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_READ0"
t "std_logic"
preAdd 0
posAdd 0
o 75
suid 762,0
)
)
uid 27527,0
)
*931 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_WRITE0"
t "std_logic"
preAdd 0
posAdd 0
o 78
suid 763,0
)
)
uid 27529,0
)
*932 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AMM_BYTE_EN0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 72
suid 764,0
)
)
uid 27531,0
)
*933 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AMM_BURSTCOUNT0"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 69
suid 765,0
)
)
uid 27533,0
)
*934 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_ADDRESS0"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 66
suid 766,0
)
)
uid 27535,0
)
*935 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_WRITE_DATA0"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 81
suid 767,0
)
)
uid 27537,0
)
*936 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "WR_DMA_0_READ"
t "std_logic"
preAdd 0
posAdd 0
o 59
suid 768,0
)
)
uid 27539,0
)
*937 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "WR_DMA_0_BURST_COUNT"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 58
suid 769,0
)
)
uid 27541,0
)
*938 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "WR_DMA_0_ADDRESS"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 57
suid 770,0
)
)
uid 27543,0
)
*939 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "WR_DMA_0_READ_DATA_VALID"
t "std_logic"
preAdd 0
posAdd 0
o 99
suid 771,0
)
)
uid 27545,0
)
*940 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "WR_DMA_0_READ_DATA"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 98
suid 772,0
)
)
uid 27547,0
)
*941 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "WR_DMA_0_WAIT_REQUEST"
t "std_logic"
preAdd 0
posAdd 0
o 100
suid 773,0
)
)
uid 27549,0
)
*942 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr0_rd_en_s"
t "std_logic"
o 111
suid 774,0
)
)
uid 27551,0
)
*943 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr0_rd_addr_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 109
suid 775,0
)
)
uid 27553,0
)
*944 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr0_rd_valid_s"
t "std_logic"
o 112
suid 776,0
)
)
uid 27555,0
)
*945 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr0_rd_data_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 110
suid 777,0
)
)
uid 27557,0
)
*946 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr0_rd_waitreq_s"
t "std_logic"
o 113
suid 778,0
)
)
uid 27559,0
)
*947 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "RD_DMA_0_WAIT_REQUEST"
t "std_logic"
preAdd 0
posAdd 0
o 88
suid 779,0
)
)
uid 27597,0
)
*948 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RD_DMA_0_WRITE_DATA"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 32
suid 780,0
)
)
uid 27599,0
)
*949 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RD_DMA_0_BURST_COUNT"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 29
suid 781,0
)
)
uid 27601,0
)
*950 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RD_DMA_0_ADDRESS"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 28
suid 782,0
)
)
uid 27603,0
)
*951 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RD_DMA_0_BYTE_EN"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 30
suid 783,0
)
)
uid 27605,0
)
*952 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RD_DMA_0_WRITE"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 784,0
)
)
uid 27607,0
)
*953 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "AMM_WAIT_REQUEST0"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 785,0
)
)
uid 27609,0
)
*954 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "AMM_READ_DATA0"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 1
suid 786,0
)
)
uid 27611,0
)
*955 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "AMM_READ_DATA_VALID0"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 787,0
)
)
uid 27613,0
)
*956 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "CLK_DDR0"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 788,0
)
)
uid 27615,0
)
*957 (LeafLogPort
port (LogicalPort
decl (Decl
n "RST_DDR0_N"
t "std_logic"
o 43
suid 789,0
)
)
uid 27617,0
)
*958 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "DDR_0_RESET_DONE"
t "std_logic"
o 18
suid 791,0
)
)
uid 27621,0
)
*959 (LeafLogPort
port (LogicalPort
decl (Decl
n "DDR_0_CAL_FAIL"
t "std_logic"
o 16
suid 794,0
)
)
uid 27627,0
)
*960 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "DDR_0_RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 84
suid 797,0
)
)
uid 27761,0
)
*961 (LeafLogPort
port (LogicalPort
decl (Decl
n "DDR_0_CAL_PASS"
t "std_logic"
o 17
suid 798,0
)
)
uid 28475,0
)
*962 (LeafLogPort
port (LogicalPort
decl (Decl
n "DDR_1_CAL_FAIL"
t "std_logic"
o 19
suid 799,0
)
)
uid 28477,0
)
*963 (LeafLogPort
port (LogicalPort
decl (Decl
n "DDR_1_CAL_PASS"
t "std_logic"
o 20
suid 800,0
)
)
uid 28479,0
)
*964 (LeafLogPort
port (LogicalPort
decl (Decl
n "DDR_2_CAL_FAIL"
t "std_logic"
o 22
suid 803,0
)
)
uid 28481,0
)
*965 (LeafLogPort
port (LogicalPort
decl (Decl
n "DDR_2_CAL_PASS"
t "std_logic"
o 23
suid 804,0
)
)
uid 28483,0
)
*966 (LeafLogPort
port (LogicalPort
decl (Decl
n "DDR_3_CAL_PASS"
t "std_logic"
o 26
suid 807,0
)
)
uid 28485,0
)
*967 (LeafLogPort
port (LogicalPort
decl (Decl
n "DDR_3_CAL_FAIL"
t "std_logic"
o 25
suid 808,0
)
)
uid 28487,0
)
*968 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "DDR_1_RESET_DONE"
t "std_logic"
o 21
suid 809,0
)
)
uid 28523,0
)
*969 (LeafLogPort
port (LogicalPort
decl (Decl
n "DDR_2_RESET_DONE"
t "std_logic"
o 24
suid 812,0
)
)
uid 28525,0
)
*970 (LeafLogPort
port (LogicalPort
decl (Decl
n "DDR_3_RESET_DONE"
t "std_logic"
o 27
suid 813,0
)
)
uid 28527,0
)
*971 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DDR_1_RST_N"
t "std_logic"
o 85
suid 814,0
)
)
uid 28611,0
)
*972 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DDR_2_RST_N"
t "std_logic"
o 86
suid 817,0
)
)
uid 28613,0
)
*973 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DDR_3_RST_N"
t "std_logic"
o 87
suid 818,0
)
)
uid 28615,0
)
*974 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_ddrif_3_sys_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 138
suid 819,0
)
)
uid 28617,0
)
*975 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_ddrif_2_sys_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 136
suid 821,0
)
)
uid 28619,0
)
*976 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ddrif_3_n_s"
t "std_logic"
o 137
suid 823,0
)
)
uid 28621,0
)
*977 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ddrif_2_n_s"
t "std_logic"
o 135
suid 824,0
)
)
uid 28623,0
)
*978 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_ddrif_3_ddr_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 141
suid 829,0
)
)
uid 28952,0
)
*979 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_ddrif_2_ddr_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 142
suid 831,0
)
)
uid 28954,0
)
*980 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_ddrif_0_ddr_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 143
suid 833,0
)
)
uid 28956,0
)
*981 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_ddrif_0_pcie_sync_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 140
suid 834,0
)
)
uid 29216,0
)
*982 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ddrif_0_pcie_n_s"
t "std_logic"
o 139
suid 835,0
)
)
uid 29218,0
)
*983 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_ddrif_2_pcie_sync_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 145
suid 837,0
)
)
uid 29220,0
)
*984 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ddrif_2_pcie_n_s"
t "std_logic"
o 145
suid 840,0
)
)
uid 29222,0
)
*985 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_ddrif_3_pcie_sync_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 146
suid 843,0
)
)
uid 29224,0
)
*986 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ddrif_3_pcie_n_s"
t "std_logic"
o 147
suid 845,0
)
)
uid 29226,0
)
*987 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_core_pcie_sync_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 148
suid 848,0
)
)
uid 29280,0
)
*988 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_core_pcie_n_s"
t "std_logic"
o 149
suid 850,0
)
)
uid 29282,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*989 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *990 (MRCItem
litem &827
pos 149
dimension 20
)
uid 69,0
optionalChildren [
*991 (MRCItem
litem &828
pos 0
dimension 20
uid 70,0
)
*992 (MRCItem
litem &829
pos 1
dimension 23
uid 71,0
)
*993 (MRCItem
litem &830
pos 2
hidden 1
dimension 20
uid 72,0
)
*994 (MRCItem
litem &840
pos 11
dimension 20
uid 1424,0
)
*995 (MRCItem
litem &841
pos 0
dimension 20
uid 1426,0
)
*996 (MRCItem
litem &842
pos 12
dimension 20
uid 1434,0
)
*997 (MRCItem
litem &843
pos 1
dimension 20
uid 4390,0
)
*998 (MRCItem
litem &844
pos 2
dimension 20
uid 4392,0
)
*999 (MRCItem
litem &845
pos 3
dimension 20
uid 4394,0
)
*1000 (MRCItem
litem &846
pos 4
dimension 20
uid 4396,0
)
*1001 (MRCItem
litem &847
pos 5
dimension 20
uid 4398,0
)
*1002 (MRCItem
litem &848
pos 6
dimension 20
uid 4400,0
)
*1003 (MRCItem
litem &849
pos 7
dimension 20
uid 4402,0
)
*1004 (MRCItem
litem &850
pos 8
dimension 20
uid 4404,0
)
*1005 (MRCItem
litem &851
pos 9
dimension 20
uid 4406,0
)
*1006 (MRCItem
litem &852
pos 106
dimension 20
uid 4408,0
)
*1007 (MRCItem
litem &853
pos 107
dimension 20
uid 4410,0
)
*1008 (MRCItem
litem &854
pos 108
dimension 20
uid 4464,0
)
*1009 (MRCItem
litem &855
pos 10
dimension 20
uid 5469,0
)
*1010 (MRCItem
litem &856
pos 109
dimension 20
uid 7823,0
)
*1011 (MRCItem
litem &857
pos 110
dimension 20
uid 7843,0
)
*1012 (MRCItem
litem &858
pos 111
dimension 20
uid 7869,0
)
*1013 (MRCItem
litem &859
pos 13
dimension 20
uid 9094,0
)
*1014 (MRCItem
litem &860
pos 112
dimension 20
uid 16775,0
)
*1015 (MRCItem
litem &861
pos 14
dimension 20
uid 22684,0
)
*1016 (MRCItem
litem &862
pos 15
dimension 20
uid 22686,0
)
*1017 (MRCItem
litem &863
pos 16
dimension 20
uid 24035,0
)
*1018 (MRCItem
litem &864
pos 17
dimension 20
uid 24037,0
)
*1019 (MRCItem
litem &865
pos 18
dimension 20
uid 24259,0
)
*1020 (MRCItem
litem &866
pos 19
dimension 20
uid 24261,0
)
*1021 (MRCItem
litem &867
pos 20
dimension 20
uid 24263,0
)
*1022 (MRCItem
litem &868
pos 21
dimension 20
uid 25007,0
)
*1023 (MRCItem
litem &869
pos 22
dimension 20
uid 25009,0
)
*1024 (MRCItem
litem &870
pos 23
dimension 20
uid 25011,0
)
*1025 (MRCItem
litem &871
pos 24
dimension 20
uid 25013,0
)
*1026 (MRCItem
litem &872
pos 25
dimension 20
uid 25015,0
)
*1027 (MRCItem
litem &873
pos 26
dimension 20
uid 25017,0
)
*1028 (MRCItem
litem &874
pos 27
dimension 20
uid 25019,0
)
*1029 (MRCItem
litem &875
pos 28
dimension 20
uid 25021,0
)
*1030 (MRCItem
litem &876
pos 29
dimension 20
uid 25023,0
)
*1031 (MRCItem
litem &877
pos 30
dimension 20
uid 25025,0
)
*1032 (MRCItem
litem &878
pos 31
dimension 20
uid 25027,0
)
*1033 (MRCItem
litem &879
pos 32
dimension 20
uid 25031,0
)
*1034 (MRCItem
litem &880
pos 33
dimension 20
uid 25033,0
)
*1035 (MRCItem
litem &881
pos 34
dimension 20
uid 25035,0
)
*1036 (MRCItem
litem &882
pos 35
dimension 20
uid 25037,0
)
*1037 (MRCItem
litem &883
pos 36
dimension 20
uid 25039,0
)
*1038 (MRCItem
litem &884
pos 37
dimension 20
uid 25041,0
)
*1039 (MRCItem
litem &885
pos 38
dimension 20
uid 25043,0
)
*1040 (MRCItem
litem &886
pos 39
dimension 20
uid 25045,0
)
*1041 (MRCItem
litem &887
pos 40
dimension 20
uid 25047,0
)
*1042 (MRCItem
litem &888
pos 41
dimension 20
uid 25049,0
)
*1043 (MRCItem
litem &889
pos 42
dimension 20
uid 25051,0
)
*1044 (MRCItem
litem &890
pos 43
dimension 20
uid 25053,0
)
*1045 (MRCItem
litem &891
pos 44
dimension 20
uid 25848,0
)
*1046 (MRCItem
litem &892
pos 45
dimension 20
uid 25850,0
)
*1047 (MRCItem
litem &893
pos 46
dimension 20
uid 26020,0
)
*1048 (MRCItem
litem &894
pos 47
dimension 20
uid 26022,0
)
*1049 (MRCItem
litem &895
pos 48
dimension 20
uid 26024,0
)
*1050 (MRCItem
litem &896
pos 49
dimension 20
uid 26202,0
)
*1051 (MRCItem
litem &897
pos 50
dimension 20
uid 26204,0
)
*1052 (MRCItem
litem &898
pos 51
dimension 20
uid 26206,0
)
*1053 (MRCItem
litem &899
pos 52
dimension 20
uid 26208,0
)
*1054 (MRCItem
litem &900
pos 53
dimension 20
uid 26210,0
)
*1055 (MRCItem
litem &901
pos 54
dimension 20
uid 26212,0
)
*1056 (MRCItem
litem &902
pos 55
dimension 20
uid 26550,0
)
*1057 (MRCItem
litem &903
pos 56
dimension 20
uid 26552,0
)
*1058 (MRCItem
litem &904
pos 57
dimension 20
uid 26554,0
)
*1059 (MRCItem
litem &905
pos 58
dimension 20
uid 26556,0
)
*1060 (MRCItem
litem &906
pos 59
dimension 20
uid 26558,0
)
*1061 (MRCItem
litem &907
pos 60
dimension 20
uid 26560,0
)
*1062 (MRCItem
litem &908
pos 61
dimension 20
uid 26670,0
)
*1063 (MRCItem
litem &909
pos 62
dimension 20
uid 26672,0
)
*1064 (MRCItem
litem &910
pos 63
dimension 20
uid 26674,0
)
*1065 (MRCItem
litem &911
pos 64
dimension 20
uid 26676,0
)
*1066 (MRCItem
litem &912
pos 65
dimension 20
uid 26678,0
)
*1067 (MRCItem
litem &913
pos 66
dimension 20
uid 26680,0
)
*1068 (MRCItem
litem &914
pos 113
dimension 20
uid 26944,0
)
*1069 (MRCItem
litem &915
pos 114
dimension 20
uid 26946,0
)
*1070 (MRCItem
litem &916
pos 115
dimension 20
uid 26948,0
)
*1071 (MRCItem
litem &917
pos 116
dimension 20
uid 27458,0
)
*1072 (MRCItem
litem &918
pos 117
dimension 20
uid 27460,0
)
*1073 (MRCItem
litem &919
pos 118
dimension 20
uid 27462,0
)
*1074 (MRCItem
litem &920
pos 119
dimension 20
uid 27464,0
)
*1075 (MRCItem
litem &921
pos 120
dimension 20
uid 27466,0
)
*1076 (MRCItem
litem &922
pos 121
dimension 20
uid 27468,0
)
*1077 (MRCItem
litem &923
pos 122
dimension 20
uid 27470,0
)
*1078 (MRCItem
litem &924
pos 123
dimension 20
uid 27472,0
)
*1079 (MRCItem
litem &925
pos 124
dimension 20
uid 27474,0
)
*1080 (MRCItem
litem &926
pos 125
dimension 20
uid 27476,0
)
*1081 (MRCItem
litem &927
pos 126
dimension 20
uid 27478,0
)
*1082 (MRCItem
litem &928
pos 127
dimension 20
uid 27480,0
)
*1083 (MRCItem
litem &929
pos 128
dimension 20
uid 27526,0
)
*1084 (MRCItem
litem &930
pos 67
dimension 20
uid 27528,0
)
*1085 (MRCItem
litem &931
pos 68
dimension 20
uid 27530,0
)
*1086 (MRCItem
litem &932
pos 69
dimension 20
uid 27532,0
)
*1087 (MRCItem
litem &933
pos 70
dimension 20
uid 27534,0
)
*1088 (MRCItem
litem &934
pos 71
dimension 20
uid 27536,0
)
*1089 (MRCItem
litem &935
pos 72
dimension 20
uid 27538,0
)
*1090 (MRCItem
litem &936
pos 73
dimension 20
uid 27540,0
)
*1091 (MRCItem
litem &937
pos 74
dimension 20
uid 27542,0
)
*1092 (MRCItem
litem &938
pos 75
dimension 20
uid 27544,0
)
*1093 (MRCItem
litem &939
pos 76
dimension 20
uid 27546,0
)
*1094 (MRCItem
litem &940
pos 77
dimension 20
uid 27548,0
)
*1095 (MRCItem
litem &941
pos 78
dimension 20
uid 27550,0
)
*1096 (MRCItem
litem &942
pos 129
dimension 20
uid 27552,0
)
*1097 (MRCItem
litem &943
pos 130
dimension 20
uid 27554,0
)
*1098 (MRCItem
litem &944
pos 131
dimension 20
uid 27556,0
)
*1099 (MRCItem
litem &945
pos 132
dimension 20
uid 27558,0
)
*1100 (MRCItem
litem &946
pos 133
dimension 20
uid 27560,0
)
*1101 (MRCItem
litem &947
pos 79
dimension 20
uid 27598,0
)
*1102 (MRCItem
litem &948
pos 80
dimension 20
uid 27600,0
)
*1103 (MRCItem
litem &949
pos 81
dimension 20
uid 27602,0
)
*1104 (MRCItem
litem &950
pos 82
dimension 20
uid 27604,0
)
*1105 (MRCItem
litem &951
pos 83
dimension 20
uid 27606,0
)
*1106 (MRCItem
litem &952
pos 84
dimension 20
uid 27608,0
)
*1107 (MRCItem
litem &953
pos 85
dimension 20
uid 27610,0
)
*1108 (MRCItem
litem &954
pos 86
dimension 20
uid 27612,0
)
*1109 (MRCItem
litem &955
pos 87
dimension 20
uid 27614,0
)
*1110 (MRCItem
litem &956
pos 88
dimension 20
uid 27616,0
)
*1111 (MRCItem
litem &957
pos 89
dimension 20
uid 27618,0
)
*1112 (MRCItem
litem &958
pos 90
dimension 20
uid 27622,0
)
*1113 (MRCItem
litem &959
pos 91
dimension 20
uid 27628,0
)
*1114 (MRCItem
litem &960
pos 92
dimension 20
uid 27762,0
)
*1115 (MRCItem
litem &961
pos 93
dimension 20
uid 28476,0
)
*1116 (MRCItem
litem &962
pos 94
dimension 20
uid 28478,0
)
*1117 (MRCItem
litem &963
pos 95
dimension 20
uid 28480,0
)
*1118 (MRCItem
litem &964
pos 96
dimension 20
uid 28482,0
)
*1119 (MRCItem
litem &965
pos 97
dimension 20
uid 28484,0
)
*1120 (MRCItem
litem &966
pos 98
dimension 20
uid 28486,0
)
*1121 (MRCItem
litem &967
pos 99
dimension 20
uid 28488,0
)
*1122 (MRCItem
litem &968
pos 100
dimension 20
uid 28524,0
)
*1123 (MRCItem
litem &969
pos 101
dimension 20
uid 28526,0
)
*1124 (MRCItem
litem &970
pos 102
dimension 20
uid 28528,0
)
*1125 (MRCItem
litem &971
pos 103
dimension 20
uid 28612,0
)
*1126 (MRCItem
litem &972
pos 104
dimension 20
uid 28614,0
)
*1127 (MRCItem
litem &973
pos 105
dimension 20
uid 28616,0
)
*1128 (MRCItem
litem &974
pos 134
dimension 20
uid 28618,0
)
*1129 (MRCItem
litem &975
pos 135
dimension 20
uid 28620,0
)
*1130 (MRCItem
litem &976
pos 136
dimension 20
uid 28622,0
)
*1131 (MRCItem
litem &977
pos 137
dimension 20
uid 28624,0
)
*1132 (MRCItem
litem &978
pos 138
dimension 20
uid 28953,0
)
*1133 (MRCItem
litem &979
pos 139
dimension 20
uid 28955,0
)
*1134 (MRCItem
litem &980
pos 140
dimension 20
uid 28957,0
)
*1135 (MRCItem
litem &981
pos 141
dimension 20
uid 29217,0
)
*1136 (MRCItem
litem &982
pos 142
dimension 20
uid 29219,0
)
*1137 (MRCItem
litem &983
pos 143
dimension 20
uid 29221,0
)
*1138 (MRCItem
litem &984
pos 144
dimension 20
uid 29223,0
)
*1139 (MRCItem
litem &985
pos 145
dimension 20
uid 29225,0
)
*1140 (MRCItem
litem &986
pos 146
dimension 20
uid 29227,0
)
*1141 (MRCItem
litem &987
pos 147
dimension 20
uid 29281,0
)
*1142 (MRCItem
litem &988
pos 148
dimension 20
uid 29283,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*1143 (MRCItem
litem &831
pos 0
dimension 20
uid 74,0
)
*1144 (MRCItem
litem &833
pos 1
dimension 50
uid 75,0
)
*1145 (MRCItem
litem &834
pos 2
dimension 100
uid 76,0
)
*1146 (MRCItem
litem &835
pos 3
dimension 50
uid 77,0
)
*1147 (MRCItem
litem &836
pos 4
dimension 100
uid 78,0
)
*1148 (MRCItem
litem &837
pos 5
dimension 100
uid 79,0
)
*1149 (MRCItem
litem &838
pos 6
dimension 50
uid 80,0
)
*1150 (MRCItem
litem &839
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *1151 (LEmptyRow
)
uid 83,0
optionalChildren [
*1152 (RefLabelRowHdr
)
*1153 (TitleRowHdr
)
*1154 (FilterRowHdr
)
*1155 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1156 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1157 (GroupColHdr
tm "GroupColHdrMgr"
)
*1158 (NameColHdr
tm "GenericNameColHdrMgr"
)
*1159 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*1160 (InitColHdr
tm "GenericValueColHdrMgr"
)
*1161 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*1162 (EolColHdr
tm "GenericEolColHdrMgr"
)
*1163 (LogGeneric
generic (GiElement
name "ddr_g"
type "natural"
value ""
)
uid 7992,0
)
*1164 (LogGeneric
generic (GiElement
name "fft_g"
type "natural"
value ""
)
uid 7994,0
)
*1165 (LogGeneric
generic (GiElement
name "fft_abits_g"
type "natural"
value ""
)
uid 7996,0
)
*1166 (LogGeneric
generic (GiElement
name "product_id_g"
type "natural"
value ""
)
uid 8012,0
)
*1167 (LogGeneric
generic (GiElement
name "version_number_g"
type "natural"
value ""
)
uid 8014,0
)
*1168 (LogGeneric
generic (GiElement
name "revision_number_g"
type "natural"
value ""
)
uid 8016,0
)
*1169 (LogGeneric
generic (GiElement
name "ifft_g"
type "natural"
value ""
)
uid 8971,0
)
*1170 (LogGeneric
generic (GiElement
name "ifft_loop_g"
type "natural"
value ""
)
uid 8973,0
)
*1171 (LogGeneric
generic (GiElement
name "ifft_loop_bits_g"
type "natural"
value ""
)
uid 8975,0
)
*1172 (LogGeneric
generic (GiElement
name "summer_g"
type "natural"
value ""
)
uid 17532,0
)
*1173 (LogGeneric
generic (GiElement
name "harmonic_g"
type "natural"
value ""
)
uid 21007,0
)
*1174 (LogGeneric
generic (GiElement
name "res_pages_g"
type "natural"
value ""
)
uid 27890,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*1175 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *1176 (MRCItem
litem &1151
pos 12
dimension 20
)
uid 97,0
optionalChildren [
*1177 (MRCItem
litem &1152
pos 0
dimension 20
uid 98,0
)
*1178 (MRCItem
litem &1153
pos 1
dimension 23
uid 99,0
)
*1179 (MRCItem
litem &1154
pos 2
hidden 1
dimension 20
uid 100,0
)
*1180 (MRCItem
litem &1163
pos 0
dimension 20
uid 7993,0
)
*1181 (MRCItem
litem &1164
pos 1
dimension 20
uid 7995,0
)
*1182 (MRCItem
litem &1165
pos 2
dimension 20
uid 7997,0
)
*1183 (MRCItem
litem &1166
pos 8
dimension 20
uid 8013,0
)
*1184 (MRCItem
litem &1167
pos 9
dimension 20
uid 8015,0
)
*1185 (MRCItem
litem &1168
pos 10
dimension 20
uid 8017,0
)
*1186 (MRCItem
litem &1169
pos 3
dimension 20
uid 8972,0
)
*1187 (MRCItem
litem &1170
pos 4
dimension 20
uid 8974,0
)
*1188 (MRCItem
litem &1171
pos 5
dimension 20
uid 8976,0
)
*1189 (MRCItem
litem &1172
pos 6
dimension 20
uid 17531,0
)
*1190 (MRCItem
litem &1173
pos 7
dimension 20
uid 21006,0
)
*1191 (MRCItem
litem &1174
pos 11
dimension 20
uid 27889,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*1192 (MRCItem
litem &1155
pos 0
dimension 20
uid 102,0
)
*1193 (MRCItem
litem &1157
pos 1
dimension 50
uid 103,0
)
*1194 (MRCItem
litem &1158
pos 2
dimension 100
uid 104,0
)
*1195 (MRCItem
litem &1159
pos 3
dimension 100
uid 105,0
)
*1196 (MRCItem
litem &1160
pos 4
dimension 50
uid 106,0
)
*1197 (MRCItem
litem &1161
pos 5
dimension 50
uid 107,0
)
*1198 (MRCItem
litem &1162
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
