// Seed: 3636936117
module module_0 (
    input tri1 id_0,
    input wor  id_1
);
  wire id_3;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd23
) (
    output wor id_0,
    input wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    output logic id_4,
    input supply0 id_5,
    input tri1 id_6
);
  wire  _id_8 = id_1;
  logic id_9;
  assign id_9 = id_3;
  logic [id_8 : -1] id_10 = -1;
  always #1 begin : LABEL_0
    id_4 = -1'h0;
  end
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
