{"Source Block": ["verilog-ethernet/example/HTG9200/fpga_10g/rtl/fpga.v@162:172@HdlIdDef", "\nwire clk_125mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = ~btn[0];\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], "Clone Blocks": [["verilog-ethernet/example/HTG9200/fpga_10g/rtl/fpga.v@164:174", "\n// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = ~btn[0];\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n"], ["verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@67:77", "\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n"], ["verilog-ethernet/example/AU250/fpga_10g/rtl/fpga.v@115:125", "\n// Clock and reset\n\nwire cfgmclk_int;\n\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/ZCU106/fpga/rtl/fpga.v@85:95", "\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n"], ["verilog-ethernet/example/HTG9200/fpga_10g/rtl/fpga.v@166:176", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = ~btn[0];\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n   .IBUF_LOW_PWR(\"FALSE\")   \n)\n"], ["verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@75:85", "// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n// MMCM instance\n// 161.13 MHz in, 125 MHz out\n// PFD range: 10 MHz to 500 MHz\n"], ["verilog-ethernet/example/ML605/fpga_gmii/rtl/fpga.v@81:91", "// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS\nclk_ibufgds_inst(\n"], ["verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@103:113", "wire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = ~reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n// MMCM instance\n// 161.13 MHz in, 125 MHz out\n// PFD range: 10 MHz to 500 MHz\n// VCO range: 800 MHz to 1600 MHz\n"], ["verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga.v@108:118", "\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n"], ["verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@75:85", "wire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/AU200/fpga_10g/rtl/fpga.v@124:134", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@110:120", "// Clock and reset\n\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga.v@105:115", "wire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga.v@101:111", "\nwire clk_200mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n"], ["verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@74:84", "wire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@102:112", "// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = ~reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n// MMCM instance\n// 161.13 MHz in, 125 MHz out\n// PFD range: 10 MHz to 500 MHz\n"], ["verilog-ethernet/example/ZCU102/fpga/rtl/fpga.v@96:106", "\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n"], ["verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@80:90", "wire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n   .IBUF_LOW_PWR(\"FALSE\")   \n"], ["verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga.v@100:110", "// Clock and reset\n\nwire clk_200mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/VCU118/fpga_25g/rtl/fpga.v@148:158", "\n// Internal 390.625 MHz clock\nwire clk_390mhz_int;\nwire rst_390mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n"], ["verilog-ethernet/example/ML605/fpga_gmii/rtl/fpga.v@78:88", "\nwire sys_clk_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/ML605/fpga_sgmii/rtl/fpga.v@76:86", "wire sys_clk_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@148:158", "\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v@96:106", "// Clock and reset\n\nwire clk_300mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 390.625 MHz clock\nwire clk_390mhz_int;\n"], ["verilog-ethernet/example/AU250/fpga_10g/rtl/fpga.v@124:134", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/AU250/fpga_10g/rtl/fpga.v@118:128", "wire cfgmclk_int;\n\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@99:109", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = ~reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@141:151", "\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n"], ["verilog-ethernet/example/ZCU102/fpga/rtl/fpga.v@90:100", "wire clk_125mhz_bufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\n"], ["verilog-ethernet/example/HTG9200/fpga_10g/rtl/fpga.v@161:171", "wire ref_clk_ibufg;\n\nwire clk_125mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = ~btn[0];\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/ZCU106/fpga/rtl/fpga.v@79:89", "wire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\n"], ["verilog-ethernet/example/ML605/fpga_sgmii/rtl/fpga.v@74:84", "// Clock and reset\n\nwire sys_clk_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\n"], ["verilog-ethernet/example/VCU118/fpga_25g/rtl/fpga.v@140:150", "// Clock and reset\n\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 390.625 MHz clock\nwire clk_390mhz_int;\n"], ["verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@71:81", "wire clk_100mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\n"], ["verilog-ethernet/example/VCU1525/fpga_10g/rtl/fpga.v@119:129", "\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v@98:108", "wire clk_300mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 390.625 MHz clock\nwire clk_390mhz_int;\nwire rst_390mhz_int;\n\n"], ["verilog-ethernet/example/VCU118/fpga_25g/rtl/fpga.v@146:156", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 390.625 MHz clock\nwire clk_390mhz_int;\nwire rst_390mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/ML605/fpga_sgmii/rtl/fpga.v@78:88", "// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS\nclk_ibufgds_inst(\n"], ["verilog-ethernet/example/ML605/fpga_rgmii/rtl/fpga.v@78:88", "// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire clk90_125mhz_mmcm_out;\nwire clk90_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/ML605/fpga_gmii/rtl/fpga.v@77:87", "// Clock and reset\n\nwire sys_clk_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\n"], ["verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@111:121", "\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n"], ["verilog-ethernet/example/ZCU102/fpga/rtl/fpga.v@94:104", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@93:103", "// Clock and reset\n\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@104:114", "\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n"], ["verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@94:104", "\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@96:106", "// Clock and reset\n\nwire clk_300mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/ML605/fpga_rgmii/rtl/fpga.v@74:84", "// Clock and reset\n\nwire sys_clk_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire clk90_125mhz_mmcm_out;\nwire clk90_125mhz_int;\nwire rst_125mhz_int;\n\n"], ["verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@73:83", "// Clock and reset\n\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\n"], ["verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@70:80", "\nwire clk_100mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n"], ["verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga.v@106:116", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga.v@102:112", "wire clk_200mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\n"], ["verilog-ethernet/example/KC705/fpga_gmii/rtl/fpga.v@76:86", "// Clock and reset\n\nwire clk_200mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_mmcm_out;\nwire clk_int;\nwire rst_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\n"], ["verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@68:78", "wire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@90:100", "    output wire       qsfp1_refclk_fs\n);\n\n// Clock and reset\n\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@73:83", "wire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n// MMCM instance\n// 161.13 MHz in, 125 MHz out\n// PFD range: 10 MHz to 500 MHz\n// VCO range: 800 MHz to 1600 MHz\n"], ["verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@71:81", "wire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/AU200/fpga_10g/rtl/fpga.v@119:129", "\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n"], ["verilog-ethernet/example/AU200/fpga_10g/rtl/fpga.v@118:128", "wire cfgmclk_int;\n\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@78:88", "wire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n   .IBUF_LOW_PWR(\"FALSE\")   \n"], ["verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@65:75", "wire clk_161mhz_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@140:150", "// Clock and reset\n\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@146:156", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga.v@108:118", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = !pg[0] || !pg[1];\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@63:73", "// Clock and reset\n\nwire clk_161mhz_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/ZCU102/fpga/rtl/fpga.v@88:98", "\nwire clk_125mhz_ibufg;\nwire clk_125mhz_bufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga.v@104:114", "wire init_clk_bufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\n"], ["verilog-ethernet/example/AU250/fpga_10g/rtl/fpga.v@120:130", "wire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\n"], ["verilog-ethernet/example/AU200/fpga_10g/rtl/fpga.v@123:133", "wire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@98:108", "wire clk_300mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\n"], ["verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@68:78", "wire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\n"], ["verilog-ethernet/example/KC705/fpga_sgmii/rtl/fpga.v@73:83", "// Clock and reset\n\nwire clk_200mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_mmcm_out;\nwire clk_int;\nwire rst_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\n"], ["verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@60:70", "    output wire       sfp_2_rs\n);\n\n// Clock and reset\n\nwire clk_161mhz_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@71:81", "\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n// MMCM instance\n// 161.13 MHz in, 125 MHz out\n"], ["verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@74:84", "\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v@97:107", "\nwire clk_300mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 390.625 MHz clock\nwire clk_390mhz_int;\nwire rst_390mhz_int;\n"], ["verilog-ethernet/example/VCU1525/fpga_10g/rtl/fpga.v@118:128", "wire cfgmclk_int;\n\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@75:85", "// Clock and reset\n\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\n"], ["verilog-ethernet/example/VCU1525/fpga_10g/rtl/fpga.v@124:134", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/ZCU106/fpga/rtl/fpga.v@83:93", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@76:86", "wire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n// MMCM instance\n// 161.13 MHz in, 125 MHz out\n// PFD range: 10 MHz to 500 MHz\n// VCO range: 800 MHz to 1600 MHz\n"], ["verilog-ethernet/example/ML605/fpga_rgmii/rtl/fpga.v@77:87", "\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire clk90_125mhz_mmcm_out;\nwire clk90_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@97:107", "\nwire clk_300mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n"], ["verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@76:86", "\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@112:122", "wire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\n"], ["verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@74:84", "\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n// MMCM instance\n// 161.13 MHz in, 125 MHz out\n"], ["verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@72:82", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@81:91", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n   .IBUF_LOW_PWR(\"FALSE\")   \n)\n"], ["verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@69:79", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@118:128", "\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n"], ["verilog-ethernet/example/ML605/fpga_sgmii/rtl/fpga.v@75:85", "\nwire sys_clk_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@75:85", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/AU200/fpga_10g/rtl/fpga.v@120:130", "wire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\n"], ["verilog-ethernet/example/AU250/fpga_10g/rtl/fpga.v@119:129", "\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n"], ["verilog-ethernet/example/VCU118/fpga_25g/rtl/fpga.v@141:151", "\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 390.625 MHz clock\nwire clk_390mhz_int;\nwire rst_390mhz_int;\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v@102:112", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 390.625 MHz clock\nwire clk_390mhz_int;\nwire rst_390mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@101:111", "\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = ~reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n// MMCM instance\n// 161.13 MHz in, 125 MHz out\n"], ["verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga.v@102:112", "// Clock and reset\n\nwire init_clk_bufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@116:126", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/AU250/fpga_10g/rtl/fpga.v@123:133", "wire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v@104:114", "\n// Internal 390.625 MHz clock\nwire clk_390mhz_int;\nwire rst_390mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n"], ["verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@95:105", "wire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\n"], ["verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@79:89", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n   .IBUF_LOW_PWR(\"FALSE\")   \n)\n"], ["verilog-ethernet/example/AU200/fpga_10g/rtl/fpga.v@115:125", "\n// Clock and reset\n\nwire cfgmclk_int;\n\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/ZCU106/fpga/rtl/fpga.v@77:87", "// Clock and reset\n\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@69:79", "// Clock and reset\n\nwire clk_100mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@77:87", "\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n"], ["verilog-ethernet/example/ZCU106/fpga/rtl/fpga.v@78:88", "\nwire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n"], ["verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga.v@103:113", "\nwire init_clk_bufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n"], ["verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@79:89", "// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n"], ["verilog-ethernet/example/HTG9200/fpga_10g/rtl/fpga.v@165:175", "// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = ~btn[0];\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n   .IBUF_LOW_PWR(\"FALSE\")   \n"], ["verilog-ethernet/example/VCU118/fpga_25g/rtl/fpga.v@142:152", "wire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 390.625 MHz clock\nwire clk_390mhz_int;\nwire rst_390mhz_int;\n\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@102:112", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/ML605/fpga_gmii/rtl/fpga.v@79:89", "wire sys_clk_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@66:76", "// Clock and reset\n\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\n"], ["verilog-ethernet/example/VCU1525/fpga_10g/rtl/fpga.v@123:133", "wire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/VCU1525/fpga_10g/rtl/fpga.v@120:130", "wire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@142:152", "wire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\n"], ["verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@77:87", "wire clk_125mhz_ibufg;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@101:111", "wire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@72:82", "// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n// MMCM instance\n// 161.13 MHz in, 125 MHz out\n// PFD range: 10 MHz to 500 MHz\n"], ["verilog-ethernet/example/ML605/fpga_gmii/rtl/fpga.v@82:92", "wire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS\nclk_ibufgds_inst(\n    .I(sys_clk_p),\n"], ["verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@64:74", "\nwire clk_161mhz_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n"], ["verilog-ethernet/example/VCU1525/fpga_10g/rtl/fpga.v@115:125", "\n// Clock and reset\n\nwire cfgmclk_int;\n\nwire clk_161mhz_ref_int;\n\n// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n"], ["verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@77:87", "// Internal 125 MHz clock\nwire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS #(\n   .DIFF_TERM(\"FALSE\"),\n"], ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v@101:111", "wire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 390.625 MHz clock\nwire clk_390mhz_int;\nwire rst_390mhz_int;\n\nwire mmcm_rst = 1'b0;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/ML605/fpga_sgmii/rtl/fpga.v@79:89", "wire clk_125mhz_mmcm_out;\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS\nclk_ibufgds_inst(\n    .I(sys_clk_p),\n"]], "Diff Content": {"Delete": [], "Add": [[167, "wire clk_156mhz_int;\n"], [167, "wire rst_156mhz_int;\n"]]}}