\hypertarget{struct_t_p_i___type}{}\section{T\+P\+I\+\_\+\+Type Struct Reference}
\label{struct_t_p_i___type}\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}


Structure type to access the Trace Port Interface Register (T\+PI).  




{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a7b72598e20066133e505bb781690dc22}{S\+S\+P\+SR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a8826aa84e5806053395a742d38d59d0f}{C\+S\+P\+SR}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i___type_a409fb08ad6d58c17fcb7f59d65db6f93}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}2\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a9e5e4421ef9c3d5b7ff8b24abd4e99b3}{A\+C\+PR}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i___type_abc2f542560b78ccbbf0a44aadb5651fb}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}55\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a12f79d4e3ddc69893ba8bff890d04cc5}{S\+P\+PR}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i___type_ae6a238467f129df7440d97de8b58fe03}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}131\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a6c47a0b4c7ffc66093ef993d36bb441c}{F\+F\+SR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a3f68b6e73561b4849ebf953a894df8d2}{F\+F\+CR}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_ad6901bfd8a0089ca7e8a20475cf494a8}{F\+S\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i___type_aba65c646f0447ebda95bf09b726ff78a}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}759\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a4d4cd2357f72333a82a1313228287bbd}{T\+R\+I\+G\+G\+ER}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_aa4d7b5cf39dff9f53bf7f69bc287a814}{F\+I\+F\+O0}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_ab358319b969d3fed0f89bbe33e9f1652}{I\+T\+A\+T\+B\+C\+T\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i___type_aad2125842c9abfbfc7db9e440ecf4280}{R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}1\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_aaa573b2e073e76e93c51ecec79c616d0}{I\+T\+A\+T\+B\+C\+T\+R0}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a061372fcd72f1eea871e2d9c1be849bc}{F\+I\+F\+O1}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_aaa4c823c10f115f7517c82ef86a5a68d}{I\+T\+C\+T\+RL}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i___type_a9c1ac143e09b64b1f6eb92ecd65d60d0}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}39\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_af8b7d15fa5252b733dd4b11fa1b5730a}{C\+L\+A\+I\+M\+S\+ET}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a0e10e292cb019a832b03ddd055b2f6ac}{C\+L\+A\+I\+M\+C\+LR}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i___type_a33bb14730a444fdeeb91ea9cb7218e62}{R\+E\+S\+E\+R\+V\+E\+D7} \mbox{[}8\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_abc0ecda8a5446bc754080276bad77514}{D\+E\+V\+ID}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_t_p_i___type_ad98855854a719bbea33061e71529a472}{D\+E\+V\+T\+Y\+PE}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Trace Port Interface Register (T\+PI). 

Definition at line 993 of file core\+\_\+cm3.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_t_p_i___type_a9e5e4421ef9c3d5b7ff8b24abd4e99b3}\label{struct_t_p_i___type_a9e5e4421ef9c3d5b7ff8b24abd4e99b3}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!A\+C\+PR@{A\+C\+PR}}
\index{A\+C\+PR@{A\+C\+PR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+C\+PR}{ACPR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+A\+C\+PR}

Offset\+: 0x010 (R/W) Asynchronous Clock Prescaler Register 

Definition at line 998 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_a0e10e292cb019a832b03ddd055b2f6ac}\label{struct_t_p_i___type_a0e10e292cb019a832b03ddd055b2f6ac}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!C\+L\+A\+I\+M\+C\+LR@{C\+L\+A\+I\+M\+C\+LR}}
\index{C\+L\+A\+I\+M\+C\+LR@{C\+L\+A\+I\+M\+C\+LR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+L\+A\+I\+M\+C\+LR}{CLAIMCLR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+C\+L\+A\+I\+M\+C\+LR}

Offset\+: 0x\+F\+A4 (R/W) Claim tag clear 

Definition at line 1015 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_af8b7d15fa5252b733dd4b11fa1b5730a}\label{struct_t_p_i___type_af8b7d15fa5252b733dd4b11fa1b5730a}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!C\+L\+A\+I\+M\+S\+ET@{C\+L\+A\+I\+M\+S\+ET}}
\index{C\+L\+A\+I\+M\+S\+ET@{C\+L\+A\+I\+M\+S\+ET}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+L\+A\+I\+M\+S\+ET}{CLAIMSET}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+C\+L\+A\+I\+M\+S\+ET}

Offset\+: 0x\+F\+A0 (R/W) Claim tag set 

Definition at line 1014 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_a8826aa84e5806053395a742d38d59d0f}\label{struct_t_p_i___type_a8826aa84e5806053395a742d38d59d0f}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!C\+S\+P\+SR@{C\+S\+P\+SR}}
\index{C\+S\+P\+SR@{C\+S\+P\+SR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+S\+P\+SR}{CSPSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+C\+S\+P\+SR}

Offset\+: 0x004 (R/W) Current Parallel Port Size Register 

Definition at line 996 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_abc0ecda8a5446bc754080276bad77514}\label{struct_t_p_i___type_abc0ecda8a5446bc754080276bad77514}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!D\+E\+V\+ID@{D\+E\+V\+ID}}
\index{D\+E\+V\+ID@{D\+E\+V\+ID}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+E\+V\+ID}{DEVID}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+D\+E\+V\+ID}

Offset\+: 0x\+F\+C8 (R/ ) T\+P\+I\+U\+\_\+\+D\+E\+V\+ID 

Definition at line 1017 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_ad98855854a719bbea33061e71529a472}\label{struct_t_p_i___type_ad98855854a719bbea33061e71529a472}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!D\+E\+V\+T\+Y\+PE@{D\+E\+V\+T\+Y\+PE}}
\index{D\+E\+V\+T\+Y\+PE@{D\+E\+V\+T\+Y\+PE}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+E\+V\+T\+Y\+PE}{DEVTYPE}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+D\+E\+V\+T\+Y\+PE}

Offset\+: 0x\+F\+CC (R/ ) T\+P\+I\+U\+\_\+\+D\+E\+V\+T\+Y\+PE 

Definition at line 1018 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_a3f68b6e73561b4849ebf953a894df8d2}\label{struct_t_p_i___type_a3f68b6e73561b4849ebf953a894df8d2}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+F\+CR@{F\+F\+CR}}
\index{F\+F\+CR@{F\+F\+CR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{F\+F\+CR}{FFCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+F\+F\+CR}

Offset\+: 0x304 (R/W) Formatter and Flush Control Register 

Definition at line 1003 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_a6c47a0b4c7ffc66093ef993d36bb441c}\label{struct_t_p_i___type_a6c47a0b4c7ffc66093ef993d36bb441c}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+F\+SR@{F\+F\+SR}}
\index{F\+F\+SR@{F\+F\+SR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{F\+F\+SR}{FFSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+F\+F\+SR}

Offset\+: 0x300 (R/ ) Formatter and Flush Status Register 

Definition at line 1002 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_aa4d7b5cf39dff9f53bf7f69bc287a814}\label{struct_t_p_i___type_aa4d7b5cf39dff9f53bf7f69bc287a814}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+I\+F\+O0@{F\+I\+F\+O0}}
\index{F\+I\+F\+O0@{F\+I\+F\+O0}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{F\+I\+F\+O0}{FIFO0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+F\+I\+F\+O0}

Offset\+: 0x\+E\+EC (R/ ) Integration E\+TM Data 

Definition at line 1007 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_a061372fcd72f1eea871e2d9c1be849bc}\label{struct_t_p_i___type_a061372fcd72f1eea871e2d9c1be849bc}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+I\+F\+O1@{F\+I\+F\+O1}}
\index{F\+I\+F\+O1@{F\+I\+F\+O1}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{F\+I\+F\+O1}{FIFO1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+F\+I\+F\+O1}

Offset\+: 0x\+E\+FC (R/ ) Integration I\+TM Data 

Definition at line 1011 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_ad6901bfd8a0089ca7e8a20475cf494a8}\label{struct_t_p_i___type_ad6901bfd8a0089ca7e8a20475cf494a8}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+S\+CR@{F\+S\+CR}}
\index{F\+S\+CR@{F\+S\+CR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{F\+S\+CR}{FSCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+F\+S\+CR}

Offset\+: 0x308 (R/ ) Formatter Synchronization Counter Register 

Definition at line 1004 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_aaa573b2e073e76e93c51ecec79c616d0}\label{struct_t_p_i___type_aaa573b2e073e76e93c51ecec79c616d0}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!I\+T\+A\+T\+B\+C\+T\+R0@{I\+T\+A\+T\+B\+C\+T\+R0}}
\index{I\+T\+A\+T\+B\+C\+T\+R0@{I\+T\+A\+T\+B\+C\+T\+R0}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+T\+A\+T\+B\+C\+T\+R0}{ITATBCTR0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+I\+T\+A\+T\+B\+C\+T\+R0}

Offset\+: 0x\+E\+F8 (R/ ) I\+T\+A\+T\+B\+C\+T\+R0 

Definition at line 1010 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_ab358319b969d3fed0f89bbe33e9f1652}\label{struct_t_p_i___type_ab358319b969d3fed0f89bbe33e9f1652}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!I\+T\+A\+T\+B\+C\+T\+R2@{I\+T\+A\+T\+B\+C\+T\+R2}}
\index{I\+T\+A\+T\+B\+C\+T\+R2@{I\+T\+A\+T\+B\+C\+T\+R2}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+T\+A\+T\+B\+C\+T\+R2}{ITATBCTR2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+I\+T\+A\+T\+B\+C\+T\+R2}

Offset\+: 0x\+E\+F0 (R/ ) I\+T\+A\+T\+B\+C\+T\+R2 

Definition at line 1008 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_aaa4c823c10f115f7517c82ef86a5a68d}\label{struct_t_p_i___type_aaa4c823c10f115f7517c82ef86a5a68d}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!I\+T\+C\+T\+RL@{I\+T\+C\+T\+RL}}
\index{I\+T\+C\+T\+RL@{I\+T\+C\+T\+RL}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+T\+C\+T\+RL}{ITCTRL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+I\+T\+C\+T\+RL}

Offset\+: 0x\+F00 (R/W) Integration Mode Control 

Definition at line 1012 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_a409fb08ad6d58c17fcb7f59d65db6f93}\label{struct_t_p_i___type_a409fb08ad6d58c17fcb7f59d65db6f93}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D0}



Definition at line 997 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_abc2f542560b78ccbbf0a44aadb5651fb}\label{struct_t_p_i___type_abc2f542560b78ccbbf0a44aadb5651fb}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D1}



Definition at line 999 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_ae6a238467f129df7440d97de8b58fe03}\label{struct_t_p_i___type_ae6a238467f129df7440d97de8b58fe03}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D2}



Definition at line 1001 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_aba65c646f0447ebda95bf09b726ff78a}\label{struct_t_p_i___type_aba65c646f0447ebda95bf09b726ff78a}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D3}



Definition at line 1005 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_aad2125842c9abfbfc7db9e440ecf4280}\label{struct_t_p_i___type_aad2125842c9abfbfc7db9e440ecf4280}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D4}



Definition at line 1009 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_a9c1ac143e09b64b1f6eb92ecd65d60d0}\label{struct_t_p_i___type_a9c1ac143e09b64b1f6eb92ecd65d60d0}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D5}



Definition at line 1013 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_a33bb14730a444fdeeb91ea9cb7218e62}\label{struct_t_p_i___type_a33bb14730a444fdeeb91ea9cb7218e62}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}
{\footnotesize\ttfamily uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D7}



Definition at line 1016 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_a12f79d4e3ddc69893ba8bff890d04cc5}\label{struct_t_p_i___type_a12f79d4e3ddc69893ba8bff890d04cc5}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!S\+P\+PR@{S\+P\+PR}}
\index{S\+P\+PR@{S\+P\+PR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+P\+PR}{SPPR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+S\+P\+PR}

Offset\+: 0x0\+F0 (R/W) Selected Pin Protocol Register 

Definition at line 1000 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_a7b72598e20066133e505bb781690dc22}\label{struct_t_p_i___type_a7b72598e20066133e505bb781690dc22}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!S\+S\+P\+SR@{S\+S\+P\+SR}}
\index{S\+S\+P\+SR@{S\+S\+P\+SR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+S\+P\+SR}{SSPSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+S\+S\+P\+SR}

Offset\+: 0x000 (R/ ) Supported Parallel Port Size Register 

Definition at line 995 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_t_p_i___type_a4d4cd2357f72333a82a1313228287bbd}\label{struct_t_p_i___type_a4d4cd2357f72333a82a1313228287bbd}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!T\+R\+I\+G\+G\+ER@{T\+R\+I\+G\+G\+ER}}
\index{T\+R\+I\+G\+G\+ER@{T\+R\+I\+G\+G\+ER}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{T\+R\+I\+G\+G\+ER}{TRIGGER}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+T\+R\+I\+G\+G\+ER}

Offset\+: 0x\+E\+E8 (R/ ) T\+R\+I\+G\+G\+ER 

Definition at line 1006 of file core\+\_\+cm3.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/cmsis/\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
