// Seed: 1262246003
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    input  tri0  id_2
);
  assign id_0 = 1 ? 1 : 1'd0;
  wire id_4;
  module_2(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input wire id_2,
    output logic id_3
);
  id_5(
      .id_0(id_3), .id_1(id_0), .id_2(1'b0 == id_2)
  );
  always @(1 or id_2) id_3 <= 1;
  module_0(
      id_0, id_2, id_2
  );
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endprogram
