

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Feb 26 01:38:21 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.338 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_21_read = read i192 @_ssdm_op_Read.ap_vld.i192P0A, i192 %input_21" [firmware/nnet_utils/nnet_code_gen.h:30->firmware/myproject.cpp:40]   --->   Operation 6 'read' 'input_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 4, i32 9" [firmware/nnet_utils/nnet_code_gen.h:30->firmware/myproject.cpp:40]   --->   Operation 7 'partselect' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i32, i192 %input_21_read, i32 3" [firmware/nnet_utils/nnet_code_gen.h:30->firmware/myproject.cpp:40]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i1 %tmp" [firmware/nnet_utils/nnet_code_gen.h:30->firmware/myproject.cpp:40]   --->   Operation 9 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.70ns)   --->   "%add_ln30 = add i6 %trunc_ln30_1, i6 %zext_ln30" [firmware/nnet_utils/nnet_code_gen.h:30->firmware/myproject.cpp:40]   --->   Operation 10 'add' 'add_ln30' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 16, i32 21" [firmware/nnet_utils/nnet_code_gen.h:31->firmware/myproject.cpp:40]   --->   Operation 11 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 15" [firmware/nnet_utils/nnet_code_gen.h:31->firmware/myproject.cpp:40]   --->   Operation 12 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i1 %tmp_1" [firmware/nnet_utils/nnet_code_gen.h:31->firmware/myproject.cpp:40]   --->   Operation 13 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln31 = add i6 %trunc_ln, i6 %zext_ln31" [firmware/nnet_utils/nnet_code_gen.h:31->firmware/myproject.cpp:40]   --->   Operation 14 'add' 'add_ln31' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i9 @_ssdm_op_PartSelect.i9.i192.i32.i32, i192 %input_21_read, i32 25, i32 33" [firmware/nnet_utils/nnet_code_gen.h:32->firmware/myproject.cpp:40]   --->   Operation 15 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 24" [firmware/nnet_utils/nnet_code_gen.h:32->firmware/myproject.cpp:40]   --->   Operation 16 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i1 %tmp_2" [firmware/nnet_utils/nnet_code_gen.h:32->firmware/myproject.cpp:40]   --->   Operation 17 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.71ns)   --->   "%layer2_out_10 = add i9 %trunc_ln1, i9 %zext_ln32" [firmware/nnet_utils/nnet_code_gen.h:32->firmware/myproject.cpp:40]   --->   Operation 18 'add' 'layer2_out_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i192.i32.i32, i192 %input_21_read, i32 50, i32 57" [firmware/nnet_utils/nnet_code_gen.h:34->firmware/myproject.cpp:40]   --->   Operation 19 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 49" [firmware/nnet_utils/nnet_code_gen.h:34->firmware/myproject.cpp:40]   --->   Operation 20 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i1 %tmp_3" [firmware/nnet_utils/nnet_code_gen.h:34->firmware/myproject.cpp:40]   --->   Operation 21 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln34 = add i8 %trunc_ln2, i8 %zext_ln34" [firmware/nnet_utils/nnet_code_gen.h:34->firmware/myproject.cpp:40]   --->   Operation 22 'add' 'add_ln34' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 65, i32 70" [firmware/nnet_utils/nnet_code_gen.h:35->firmware/myproject.cpp:40]   --->   Operation 23 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 64" [firmware/nnet_utils/nnet_code_gen.h:35->firmware/myproject.cpp:40]   --->   Operation 24 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i1 %tmp_4" [firmware/nnet_utils/nnet_code_gen.h:35->firmware/myproject.cpp:40]   --->   Operation 25 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln35 = add i6 %trunc_ln3, i6 %zext_ln35" [firmware/nnet_utils/nnet_code_gen.h:35->firmware/myproject.cpp:40]   --->   Operation 26 'add' 'add_ln35' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 76, i32 81" [firmware/nnet_utils/nnet_code_gen.h:36->firmware/myproject.cpp:40]   --->   Operation 27 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 75" [firmware/nnet_utils/nnet_code_gen.h:36->firmware/myproject.cpp:40]   --->   Operation 28 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i1 %tmp_5" [firmware/nnet_utils/nnet_code_gen.h:36->firmware/myproject.cpp:40]   --->   Operation 29 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln36 = add i6 %trunc_ln4, i6 %zext_ln36" [firmware/nnet_utils/nnet_code_gen.h:36->firmware/myproject.cpp:40]   --->   Operation 30 'add' 'add_ln36' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i5 @_ssdm_op_PartSelect.i5.i192.i32.i32, i192 %input_21_read, i32 89, i32 93" [firmware/nnet_utils/nnet_code_gen.h:37->firmware/myproject.cpp:40]   --->   Operation 31 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 88" [firmware/nnet_utils/nnet_code_gen.h:37->firmware/myproject.cpp:40]   --->   Operation 32 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i1 %tmp_6" [firmware/nnet_utils/nnet_code_gen.h:37->firmware/myproject.cpp:40]   --->   Operation 33 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln37 = add i5 %trunc_ln5, i5 %zext_ln37" [firmware/nnet_utils/nnet_code_gen.h:37->firmware/myproject.cpp:40]   --->   Operation 34 'add' 'add_ln37' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 100, i32 105" [firmware/nnet_utils/nnet_code_gen.h:38->firmware/myproject.cpp:40]   --->   Operation 35 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 99" [firmware/nnet_utils/nnet_code_gen.h:38->firmware/myproject.cpp:40]   --->   Operation 36 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i1 %tmp_7" [firmware/nnet_utils/nnet_code_gen.h:38->firmware/myproject.cpp:40]   --->   Operation 37 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln38 = add i6 %trunc_ln6, i6 %zext_ln38" [firmware/nnet_utils/nnet_code_gen.h:38->firmware/myproject.cpp:40]   --->   Operation 38 'add' 'add_ln38' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i192.i32.i32, i192 %input_21_read, i32 136, i32 140" [firmware/nnet_utils/nnet_code_gen.h:41->firmware/myproject.cpp:40]   --->   Operation 39 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 135" [firmware/nnet_utils/nnet_code_gen.h:41->firmware/myproject.cpp:40]   --->   Operation 40 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i1 %tmp_8" [firmware/nnet_utils/nnet_code_gen.h:41->firmware/myproject.cpp:40]   --->   Operation 41 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln41 = add i5 %trunc_ln7, i5 %zext_ln41" [firmware/nnet_utils/nnet_code_gen.h:41->firmware/myproject.cpp:40]   --->   Operation 42 'add' 'add_ln41' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 147, i32 152" [firmware/nnet_utils/nnet_code_gen.h:42->firmware/myproject.cpp:40]   --->   Operation 43 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 146" [firmware/nnet_utils/nnet_code_gen.h:42->firmware/myproject.cpp:40]   --->   Operation 44 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i1 %tmp_9" [firmware/nnet_utils/nnet_code_gen.h:42->firmware/myproject.cpp:40]   --->   Operation 45 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln42 = add i6 %trunc_ln8, i6 %zext_ln42" [firmware/nnet_utils/nnet_code_gen.h:42->firmware/myproject.cpp:40]   --->   Operation 46 'add' 'add_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 178" [firmware/nnet_utils/nnet_code_gen.h:44->firmware/myproject.cpp:40]   --->   Operation 47 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 177" [firmware/nnet_utils/nnet_code_gen.h:44->firmware/myproject.cpp:40]   --->   Operation 48 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.12ns)   --->   "%xor_ln44 = xor i1 %tmp_10, i1 %tmp_18" [firmware/nnet_utils/nnet_code_gen.h:44->firmware/myproject.cpp:40]   --->   Operation 49 'xor' 'xor_ln44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i192.i32.i32, i192 %input_21_read, i32 182, i32 189" [firmware/nnet_utils/nnet_code_gen.h:45->firmware/myproject.cpp:40]   --->   Operation 50 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 181" [firmware/nnet_utils/nnet_code_gen.h:45->firmware/myproject.cpp:40]   --->   Operation 51 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i1 %tmp_19" [firmware/nnet_utils/nnet_code_gen.h:45->firmware/myproject.cpp:40]   --->   Operation 52 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln45 = add i8 %trunc_ln9, i8 %zext_ln45" [firmware/nnet_utils/nnet_code_gen.h:45->firmware/myproject.cpp:40]   --->   Operation 53 'add' 'add_ln45' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.04>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%layer2_out = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln30, i3 0" [firmware/nnet_utils/nnet_code_gen.h:30->firmware/myproject.cpp:40]   --->   Operation 54 'bitconcatenate' 'layer2_out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%layer2_out_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln31, i3 0" [firmware/nnet_utils/nnet_code_gen.h:31->firmware/myproject.cpp:40]   --->   Operation 55 'bitconcatenate' 'layer2_out_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%layer2_out_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln34, i1 0" [firmware/nnet_utils/nnet_code_gen.h:34->firmware/myproject.cpp:40]   --->   Operation 56 'bitconcatenate' 'layer2_out_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%layer2_out_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln35, i4 0" [firmware/nnet_utils/nnet_code_gen.h:35->firmware/myproject.cpp:40]   --->   Operation 57 'bitconcatenate' 'layer2_out_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%layer2_out_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln36, i3 0" [firmware/nnet_utils/nnet_code_gen.h:36->firmware/myproject.cpp:40]   --->   Operation 58 'bitconcatenate' 'layer2_out_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%layer2_out_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln37, i4 0" [firmware/nnet_utils/nnet_code_gen.h:37->firmware/myproject.cpp:40]   --->   Operation 59 'bitconcatenate' 'layer2_out_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%layer2_out_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln38, i3 0" [firmware/nnet_utils/nnet_code_gen.h:38->firmware/myproject.cpp:40]   --->   Operation 60 'bitconcatenate' 'layer2_out_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%layer2_out_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln41, i3 0" [firmware/nnet_utils/nnet_code_gen.h:41->firmware/myproject.cpp:40]   --->   Operation 61 'bitconcatenate' 'layer2_out_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%layer2_out_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln42, i2 0" [firmware/nnet_utils/nnet_code_gen.h:42->firmware/myproject.cpp:40]   --->   Operation 62 'bitconcatenate' 'layer2_out_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%layer2_out_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln44, i9 0" [firmware/nnet_utils/nnet_code_gen.h:44->firmware/myproject.cpp:40]   --->   Operation 63 'bitconcatenate' 'layer2_out_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%layer2_out_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln45, i1 0" [firmware/nnet_utils/nnet_code_gen.h:45->firmware/myproject.cpp:40]   --->   Operation 64 'bitconcatenate' 'layer2_out_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (3.04ns)   --->   "%call_ret1 = call i36 @dense_latency<ap_fixed<11, 6, 5, 3, 0>, ap_fixed<9, 7, 5, 3, 0>, config3>, i9 %layer2_out, i9 %layer2_out_1, i9 %layer2_out_10, i9 %layer2_out_3, i10 %layer2_out_4, i9 %layer2_out_5, i9 %layer2_out_6, i9 %layer2_out_7, i8 %layer2_out_8, i8 %layer2_out_9, i10 %layer2_out_11, i9 %layer2_out_2" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:44]   --->   Operation 65 'call' 'call_ret1' <Predicate = true> <Delay = 3.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%layer3_out = extractvalue i36 %call_ret1" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:44]   --->   Operation 66 'extractvalue' 'layer3_out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%layer3_out_1 = extractvalue i36 %call_ret1" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:44]   --->   Operation 67 'extractvalue' 'layer3_out_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%layer3_out_2 = extractvalue i36 %call_ret1" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:44]   --->   Operation 68 'extractvalue' 'layer3_out_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%layer3_out_3 = extractvalue i36 %call_ret1" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:44]   --->   Operation 69 'extractvalue' 'layer3_out_3' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.24>
ST_3 : Operation 70 [1/1] (1.01ns)   --->   "%call_ret2 = call i32 @relu<ap_fixed<9, 7, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config6>, i9 %layer3_out, i9 %layer3_out_1, i9 %layer3_out_2, i9 %layer3_out_3" [firmware/myproject.cpp:48]   --->   Operation 70 'call' 'call_ret2' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%layer6_out = extractvalue i32 %call_ret2" [firmware/myproject.cpp:48]   --->   Operation 71 'extractvalue' 'layer6_out' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%layer6_out_1 = extractvalue i32 %call_ret2" [firmware/myproject.cpp:48]   --->   Operation 72 'extractvalue' 'layer6_out_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%layer6_out_4 = extractvalue i32 %call_ret2" [firmware/myproject.cpp:48]   --->   Operation 73 'extractvalue' 'layer6_out_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%layer6_out_3 = extractvalue i32 %call_ret2" [firmware/myproject.cpp:48]   --->   Operation 74 'extractvalue' 'layer6_out_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %layer6_out, i32 1, i32 7" [firmware/nnet_utils/nnet_code_gen.h:58->firmware/myproject.cpp:52]   --->   Operation 75 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%layer7_out = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_s, i1 0" [firmware/nnet_utils/nnet_code_gen.h:58->firmware/myproject.cpp:52]   --->   Operation 76 'bitconcatenate' 'layer7_out' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %layer6_out_1, i32 2, i32 7" [firmware/nnet_utils/nnet_code_gen.h:64->firmware/myproject.cpp:52]   --->   Operation 77 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%layer7_out_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_11, i2 0" [firmware/nnet_utils/nnet_code_gen.h:64->firmware/myproject.cpp:52]   --->   Operation 78 'bitconcatenate' 'layer7_out_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %layer6_out_3, i32 2, i32 6" [firmware/nnet_utils/nnet_code_gen.h:106->firmware/myproject.cpp:52]   --->   Operation 79 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%layer7_out_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_12, i2 0" [firmware/nnet_utils/nnet_code_gen.h:106->firmware/myproject.cpp:52]   --->   Operation 80 'bitconcatenate' 'layer7_out_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.22ns)   --->   "%layer8_out = call i9 @dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<9, 8, 5, 3, 0>, config8>, i8 %layer7_out, i8 %layer7_out_1, i8 %layer6_out_4, i7 %layer7_out_3" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:56]   --->   Operation 81 'call' 'layer8_out' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 82 [1/1] (1.02ns)   --->   "%layer11_out = call i7 @relu<ap_fixed<9, 8, 5, 3, 0>, ap_ufixed<8, 8, 5, 3, 0>, ReLU_config11>, i9 %layer8_out" [firmware/myproject.cpp:60]   --->   Operation 82 'call' 'layer11_out' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 83 [1/1] (2.31ns)   --->   "%call_ret = call i18 @dense_latency<ap_ufixed<8, 8, 5, 3, 0>, ap_fixed<9, 7, 5, 3, 0>, config13>, i7 %layer11_out" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:68]   --->   Operation 83 'call' 'call_ret' <Predicate = true> <Delay = 2.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%layer13_out = extractvalue i18 %call_ret" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:68]   --->   Operation 84 'extractvalue' 'layer13_out' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%layer13_out_1 = extractvalue i18 %call_ret" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:68]   --->   Operation 85 'extractvalue' 'layer13_out_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.18>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 86 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 87 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i192 %input_21"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %input_21, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_0"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_1"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_2"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_2, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_3"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_3, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_4"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_4, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.01ns)   --->   "%call_ret4 = call i16 @relu<ap_fixed<9, 7, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>, i9 %layer13_out, i9 %layer13_out_1" [firmware/myproject.cpp:72]   --->   Operation 100 'call' 'call_ret4' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%layer16_out = extractvalue i16 %call_ret4" [firmware/myproject.cpp:72]   --->   Operation 101 'extractvalue' 'layer16_out' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%layer16_out_1 = extractvalue i16 %call_ret4" [firmware/myproject.cpp:72]   --->   Operation 102 'extractvalue' 'layer16_out_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %layer16_out, i32 1, i32 7" [firmware/nnet_utils/nnet_code_gen.h:172->firmware/myproject.cpp:76]   --->   Operation 103 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%layer17_out = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_13, i1 0" [firmware/nnet_utils/nnet_code_gen.h:172->firmware/myproject.cpp:76]   --->   Operation 104 'bitconcatenate' 'layer17_out' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%layer17_out_1 = trunc i8 %layer16_out_1" [firmware/nnet_utils/nnet_code_gen.h:187->firmware/myproject.cpp:76]   --->   Operation 105 'trunc' 'layer17_out_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (2.16ns)   --->   "%call_ret5 = call i60 @dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>, i8 %layer17_out, i4 %layer17_out_1" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:80]   --->   Operation 106 'call' 'call_ret5' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%layer18_out = extractvalue i60 %call_ret5" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:80]   --->   Operation 107 'extractvalue' 'layer18_out' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%layer18_out_1 = extractvalue i60 %call_ret5" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:80]   --->   Operation 108 'extractvalue' 'layer18_out_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%layer18_out_2 = extractvalue i60 %call_ret5" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:80]   --->   Operation 109 'extractvalue' 'layer18_out_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%layer18_out_3 = extractvalue i60 %call_ret5" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:80]   --->   Operation 110 'extractvalue' 'layer18_out_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%layer18_out_4 = extractvalue i60 %call_ret5" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:80]   --->   Operation 111 'extractvalue' 'layer18_out_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %layer18_out, i32 1, i32 10" [firmware/nnet_utils/nnet_code_gen.h:198->firmware/myproject.cpp:82]   --->   Operation 112 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp_14, i1 0" [firmware/nnet_utils/nnet_code_gen.h:198->firmware/myproject.cpp:82]   --->   Operation 113 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln199 = sext i11 %shl_ln" [firmware/nnet_utils/nnet_code_gen.h:199->firmware/myproject.cpp:82]   --->   Operation 114 'sext' 'sext_ln199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %layer18_out_1, i32 1, i32 8" [firmware/nnet_utils/nnet_code_gen.h:199->firmware/myproject.cpp:82]   --->   Operation 115 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_15, i1 0" [firmware/nnet_utils/nnet_code_gen.h:199->firmware/myproject.cpp:82]   --->   Operation 116 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln200_1 = sext i9 %shl_ln1" [firmware/nnet_utils/nnet_code_gen.h:200->firmware/myproject.cpp:82]   --->   Operation 117 'sext' 'sext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i12 %layer18_out_2" [firmware/nnet_utils/nnet_code_gen.h:200->firmware/myproject.cpp:82]   --->   Operation 118 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln200 = sext i11 %trunc_ln200" [firmware/nnet_utils/nnet_code_gen.h:200->firmware/myproject.cpp:82]   --->   Operation 119 'sext' 'sext_ln200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %layer18_out_3, i32 1, i32 11" [firmware/nnet_utils/nnet_code_gen.h:201->firmware/myproject.cpp:82]   --->   Operation 120 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp_16, i1 0" [firmware/nnet_utils/nnet_code_gen.h:201->firmware/myproject.cpp:82]   --->   Operation 121 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln198 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_0, i12 %sext_ln199" [firmware/nnet_utils/nnet_code_gen.h:198->firmware/myproject.cpp:82]   --->   Operation 122 'write' 'write_ln198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln199 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_1, i12 %sext_ln200_1" [firmware/nnet_utils/nnet_code_gen.h:199->firmware/myproject.cpp:82]   --->   Operation 123 'write' 'write_ln199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_2, i12 %sext_ln200" [firmware/nnet_utils/nnet_code_gen.h:200->firmware/myproject.cpp:82]   --->   Operation 124 'write' 'write_ln200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln201 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_3, i12 %and_ln" [firmware/nnet_utils/nnet_code_gen.h:201->firmware/myproject.cpp:82]   --->   Operation 125 'write' 'write_ln201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln202 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_4, i12 %layer18_out_4" [firmware/nnet_utils/nnet_code_gen.h:202->firmware/myproject.cpp:82]   --->   Operation 126 'write' 'write_ln202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [firmware/myproject.cpp:84]   --->   Operation 127 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.715ns
The critical path consists of the following:
	wire read operation ('input_21_read', firmware/nnet_utils/nnet_code_gen.h:30->firmware/myproject.cpp:40) on port 'input_21' (firmware/nnet_utils/nnet_code_gen.h:30->firmware/myproject.cpp:40) [21]  (0.000 ns)
	'add' operation 9 bit ('layer2_out', firmware/nnet_utils/nnet_code_gen.h:32->firmware/myproject.cpp:40) [35]  (0.715 ns)

 <State 2>: 3.050ns
The critical path consists of the following:
	'call' operation 36 bit ('call_ret1', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:44) to 'dense_latency<ap_fixed<11, 6, 5, 3, 0>, ap_fixed<9, 7, 5, 3, 0>, config3>' [80]  (3.050 ns)

 <State 3>: 3.247ns
The critical path consists of the following:
	'call' operation 32 bit ('call_ret2', firmware/myproject.cpp:48) to 'relu<ap_fixed<9, 7, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config6>' [85]  (1.018 ns)
	'call' operation 9 bit ('layer8_out', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:56) to 'dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<9, 8, 5, 3, 0>, config8>' [96]  (2.228 ns)

 <State 4>: 3.338ns
The critical path consists of the following:
	'call' operation 7 bit ('layer11_out', firmware/myproject.cpp:60) to 'relu<ap_fixed<9, 8, 5, 3, 0>, ap_ufixed<8, 8, 5, 3, 0>, ReLU_config11>' [97]  (1.023 ns)
	'call' operation 18 bit ('call_ret', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:68) to 'dense_latency<ap_ufixed<8, 8, 5, 3, 0>, ap_fixed<9, 7, 5, 3, 0>, config13>' [98]  (2.315 ns)

 <State 5>: 3.184ns
The critical path consists of the following:
	'call' operation 16 bit ('call_ret4', firmware/myproject.cpp:72) to 'relu<ap_fixed<9, 7, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>' [101]  (1.018 ns)
	'call' operation 60 bit ('call_ret5', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:80) to 'dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>' [107]  (2.166 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
