{"vcs1":{"timestamp_begin":1740517959.315838502, "rt":1.01, "ut":0.18, "st":0.19}}
{"vcselab":{"timestamp_begin":1740517960.377093777, "rt":0.61, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1740517961.029740728, "rt":0.60, "ut":0.19, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740517958.641707412}
{"VCS_COMP_START_TIME": 1740517958.641707412}
{"VCS_COMP_END_TIME": 1740517962.067868332}
{"VCS_USER_OPTIONS": "-sverilog +vc -Mupdate -line -full64 -kdb -lca -nc -debug_access+all+reverse +warn=noTFIPC +warn=noDEBUG_DEP +warn=noENUMASSIGN +define+CLOCK_PERIOD=10.0ps norm_tb_q88.v norm.v -o simv"}
{"vcs1": {"peak_mem": 550500}}
{"vcselab": {"peak_mem": 246052}}
