Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: FPALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FPALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FPALU"
Output Format                      : NGC
Target Device                      : xc3sd3400a-4-fg676

---- Source Options
Top Module Name                    : FPALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "fp_multiplier.v" in library work
Compiling verilog file "fp_min.v" in library work
Module <fp_multiplier> compiled
Compiling verilog file "fp_divider.v" in library work
Module <fp_min> compiled
Compiling verilog file "fp_adder.v" in library work
Module <fp_divider> compiled
Compiling verilog file "FPALU.v" in library work
Module <fp_adder> compiled
Module <FPALU> compiled
No errors in compilation
Analysis of file <"FPALU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <FPALU> in library <work> with parameters.
	FPU_ADD = "000"
	FPU_DIV = "011"
	FPU_MIN = "001"
	FPU_MUL = "010"
	FPU_XORI = "100"

Analyzing hierarchy for module <fp_adder> in library <work>.

Analyzing hierarchy for module <fp_min> in library <work>.

Analyzing hierarchy for module <fp_divider> in library <work>.

Analyzing hierarchy for module <fp_multiplier> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <FPALU>.
	FPU_ADD = 3'b000
	FPU_DIV = 3'b011
	FPU_MIN = 3'b001
	FPU_MUL = 3'b010
	FPU_XORI = 3'b100
Module <FPALU> is correct for synthesis.
 
Analyzing module <fp_adder> in library <work>.
Module <fp_adder> is correct for synthesis.
 
Analyzing module <fp_min> in library <work>.
Module <fp_min> is correct for synthesis.
 
Analyzing module <fp_divider> in library <work>.
WARNING:Xst:2320 - "fp_divider.v" line 29: Value for signal b_reg in initial block is not constant. The initialization will be ignored.
WARNING:Xst:2320 - "fp_divider.v" line 30: Value for signal a_reg in initial block is not constant. The initialization will be ignored.
WARNING:Xst:1464 - "fp_divider.v" line 35: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
WARNING:Xst:1464 - "fp_divider.v" line 45: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
Module <fp_divider> is correct for synthesis.
 
Analyzing module <fp_multiplier> in library <work>.
Module <fp_multiplier> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fp_adder>.
    Related source file is "fp_adder.v".
WARNING:Xst:1780 - Signal <sign_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <signB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <signA> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <outExp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <exp_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit comparator less for signal <AltB>.
    Found 8-bit subtractor for signal <Ashifted$addsub0000> created at line 30.
    Found 24-bit shifter logical right for signal <Ashifted$shift0001> created at line 30.
    Found 8-bit subtractor for signal <Bshifted$addsub0000> created at line 31.
    Found 24-bit shifter logical right for signal <Bshifted$shift0001> created at line 31.
    Found 8-bit adder for signal <Out$add0000> created at line 35.
    Found 24-bit adder carry out for signal <sum$addsub0000>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <fp_adder> synthesized.


Synthesizing Unit <fp_min>.
    Related source file is "fp_min.v".
WARNING:Xst:1780 - Signal <sign_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <signB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <signA> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <outExp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <exp_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit comparator less for signal <AltB>.
    Found 8-bit subtractor for signal <Ashifted$addsub0000> created at line 30.
    Found 24-bit shifter logical right for signal <Ashifted$shift0001> created at line 30.
    Found 8-bit subtractor for signal <Bshifted$addsub0000> created at line 31.
    Found 24-bit shifter logical right for signal <Bshifted$shift0001> created at line 31.
    Found 8-bit adder for signal <Out$add0000> created at line 35.
    Found 25-bit subtractor for signal <sum>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <fp_min> synthesized.


Synthesizing Unit <fp_divider>.
    Related source file is "fp_divider.v".
WARNING:Xst:646 - Signal <b_frac> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <a_frac> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 48-bit down accumulator for signal <a_reg>.
    Found 48-bit comparator less for signal <a_reg$cmp_lt0000> created at line 36.
    Found 48-bit register for signal <b_reg>.
    Found 8-bit adder for signal <out_exp>.
    Found 8-bit subtractor for signal <out_exp$addsub0000> created at line 54.
    Found 8-bit subtractor for signal <out_exp$addsub0001> created at line 54.
    Found 23-bit register for signal <out_frac>.
    Found 1-bit xor2 for signal <out_sign>.
    Found 25-bit register for signal <Q>.
    Found 25-bit adder for signal <Q$addsub0000> created at line 38.
    Found 48-bit comparator greatequal for signal <Q$cmp_ge0000> created at line 36.
    Summary:
	inferred   1 Accumulator(s).
	inferred  96 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <fp_divider> synthesized.


Synthesizing Unit <fp_multiplier>.
    Related source file is "fp_multiplier.v".
WARNING:Xst:646 - Signal <product> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <o_mantissa<24:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <b_sign> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <b_mantissa> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <b_exponent> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <a_sign> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <a_mantissa> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <a_exponent> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit adder for signal <o_exponent$addsub0000> created at line 45.
    Found 8-bit adder carry out for signal <o_exponent$addsub0001> created at line 42.
    Found 1-bit xor2 for signal <o_sign>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <fp_multiplier> synthesized.


Synthesizing Unit <FPALU>.
    Related source file is "FPALU.v".
WARNING:Xst:647 - Input <fp_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 32-bit latch for signal <out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit 5-to-1 multiplexer for signal <out$mux0000>.
    Found 32-bit xor2 for signal <out$xor0000> created at line 38.
    Summary:
	inferred  32 Multiplexer(s).
Unit <FPALU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 24x24-bit multiplier                                  : 1
# Adders/Subtractors                                   : 15
 24-bit adder carry out                                : 1
 25-bit adder                                          : 1
 25-bit subtractor                                     : 1
 8-bit adder                                           : 4
 8-bit adder carry out                                 : 1
 8-bit subtractor                                      : 7
# Accumulators                                         : 1
 48-bit down accumulator                               : 1
# Registers                                            : 3
 23-bit register                                       : 1
 25-bit register                                       : 1
 48-bit register                                       : 1
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 4
 48-bit comparator greatequal                          : 1
 48-bit comparator less                                : 1
 8-bit comparator less                                 : 2
# Multiplexers                                         : 1
 32-bit 5-to-1 multiplexer                             : 1
# Logic shifters                                       : 4
 24-bit shifter logical right                          : 4
# Xors                                                 : 3
 1-bit xor2                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <Q_23> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_22> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_21> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_20> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_19> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_18> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_17> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_16> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_15> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_14> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_13> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_12> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_11> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_10> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_9> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_8> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_7> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_6> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_5> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_4> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_3> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_2> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_1> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_0> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_22> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_21> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_20> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_19> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_18> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_17> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_16> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_15> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_14> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_13> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_12> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_11> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_10> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_9> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_8> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_7> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_6> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_5> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_4> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_3> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_2> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_1> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_frac_0> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_24> has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <b_reg_47> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_46> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_45> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_44> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_43> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_42> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_41> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_40> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_39> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_38> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_37> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_36> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_35> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_34> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_33> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_32> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_31> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_30> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_29> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_28> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_27> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_26> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_25> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_24> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_23> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_22> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_21> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_20> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_19> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_18> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_17> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_16> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_15> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_14> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_13> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_12> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_11> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_10> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_9> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_8> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_7> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_6> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_5> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_4> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_3> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_2> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_1> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_reg_0> (without init value) has a constant value of 0 in block <fpdivide>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <b_reg<47:0>> (without init value) have a constant value of 0 in block <fp_divider>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 24x24-bit multiplier                                  : 1
# Adders/Subtractors                                   : 14
 24-bit adder carry out                                : 1
 25-bit adder                                          : 1
 25-bit subtractor                                     : 1
 8-bit adder                                           : 4
 8-bit adder carry out                                 : 1
 8-bit subtractor                                      : 5
 8-bit subtractor borrow in                            : 1
# Accumulators                                         : 1
 48-bit down accumulator                               : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 3
 48-bit comparator greatequal                          : 1
 8-bit comparator less                                 : 2
# Multiplexers                                         : 1
 32-bit 5-to-1 multiplexer                             : 1
# Logic shifters                                       : 4
 24-bit shifter logical right                          : 4
# Xors                                                 : 3
 1-bit xor2                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Q_24> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_0> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_1> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_2> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_3> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_4> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_5> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_6> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_7> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_8> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_9> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_10> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_11> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_12> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_13> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_14> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_15> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_16> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_17> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_18> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_19> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_20> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_21> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_frac_22> (without init value) has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_0> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_1> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_2> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_3> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_4> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_5> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_6> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_7> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_8> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_9> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_10> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_11> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_12> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_13> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_14> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_15> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_16> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_17> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_18> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_19> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_20> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_21> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_22> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Q_23> has a constant value of 0 in block <fp_divider>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FPALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FPALU, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FPALU.ngr
Top Level Output File Name         : FPALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 101

Cell Usage :
# BELS                             : 1114
#      GND                         : 1
#      LUT2                        : 98
#      LUT3                        : 230
#      LUT4                        : 412
#      MULT_AND                    : 6
#      MUXCY                       : 120
#      MUXF5                       : 133
#      VCC                         : 1
#      XORCY                       : 113
# FlipFlops/Latches                : 32
#      LD                          : 32
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 99
#      IBUF                        : 67
#      OBUF                        : 32
# DSPs                             : 4
#      DSP48A                      : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd3400afg676-4 

 Number of Slices:                      423  out of  23872     1%  
 Number of 4 input LUTs:                740  out of  47744     1%  
 Number of IOs:                         101
 Number of bonded IOBs:                  99  out of    469    21%  
    IOB Flip Flops:                      32
 Number of GCLKs:                         1  out of     24     4%  
 Number of DSP48s:                        4  out of    126     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
out_or00001(out_or00001:O)         | BUFG(*)(out_0)         | 32    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 24.604ns
   Maximum output required time after clock: 5.668ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'out_or00001'
  Total number of paths / destination ports: 217406649 / 32
-------------------------------------------------------------------------
Offset:              24.604ns (Levels of Logic = 9)
  Source:            b<11> (PAD)
  Destination:       out_28 (LATCH)
  Destination Clock: out_or00001 falling

  Data Path: b<11> to out_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.849   0.882  b_11_IBUF (b_11_IBUF)
     DSP48A:B11->P47      18   6.500   1.068  fpmultiply/Mmult__old_product_5 (fpmultiply/Mmult__old_product_5_P47_to_fpmultiply/Mmult__old_product_51)
     DSP48A:C30->PCOUT46    1   3.050   0.000  fpmultiply/Mmult__old_product_51 (fpmultiply/Mmult__old_product_51_PCOUT_to_fpmultiply/Mmult__old_product_52_PCIN_46)
     DSP48A:PCIN46->P47   18   3.290   1.068  fpmultiply/Mmult__old_product_52 (fpmultiply/Mmult__old_product_52_P47_to_fpmultiply/Mmult__old_product_53)
     DSP48A:C30->P13      31   3.170   1.342  fpmultiply/Mmult__old_product_53 (fpmultiply/_old_product_5<47>)
     LUT4:I1->O            1   0.643   0.500  multOut<30>2 (multOut<30>)
     LUT3:I1->O            1   0.643   0.000  Mmux_out_mux0000_623 (Mmux_out_mux0000_623)
     MUXF5:I1->O           1   0.276   0.423  Mmux_out_mux0000_5_f5_22 (Mmux_out_mux0000_5_f523)
     LUT4:I3->O            1   0.648   0.000  selector<2>231 (out_mux0000<30>)
     LD:D                      0.252          out_30
    ----------------------------------------
    Total                     24.604ns (19.321ns logic, 5.283ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'out_or00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            out_31 (LATCH)
  Destination:       out<31> (PAD)
  Source Clock:      out_or00001 falling

  Data Path: out_31 to out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.420  out_31 (out_31)
     OBUF:I->O                 4.520          out_31_OBUF (out<31>)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.48 secs
 
--> 

Total memory usage is 4547720 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  171 (   0 filtered)
Number of infos    :    1 (   0 filtered)

