# 6T-SRAM-using-cadence
The project aimed to design a 6-transistor (6th)  SRAM cell, implement its schematic and verify its performance under different conditions. The  simulation results demonstrated efficient read and write operations, low power dissipation, and  stable data retention. 
