STATIC struct V_1 *\r\nF_1 (\r\nstruct V_2 * V_3 ,\r\nstruct V_4 * V_5 ,\r\nT_1 V_6 ,\r\nint V_7 )\r\n{\r\nstruct V_8 * V_9 ;\r\nstruct V_10 * V_11 ;\r\nV_7 = F_2 ( V_7 ) ;\r\nF_3 (lidp, &tp->t_items, lid_trans) {\r\nV_11 = (struct V_10 * ) V_9 -> V_12 ;\r\nif ( V_11 -> V_13 . V_14 == V_15 &&\r\nV_11 -> V_16 -> V_17 == V_5 &&\r\nF_4 ( V_11 -> V_16 ) == V_6 &&\r\nF_5 ( V_11 -> V_16 ) == V_7 )\r\nreturn V_11 -> V_16 ;\r\n}\r\nreturn NULL ;\r\n}\r\nSTATIC void\r\nF_6 (\r\nstruct V_2 * V_3 ,\r\nstruct V_1 * V_18 ,\r\nint V_19 )\r\n{\r\nstruct V_10 * V_20 ;\r\nASSERT ( V_18 -> V_21 == NULL ) ;\r\nF_7 ( V_18 , V_3 -> V_22 ) ;\r\nV_20 = V_18 -> V_23 ;\r\nASSERT ( ! ( V_20 -> V_24 & V_25 ) ) ;\r\nASSERT ( ! ( V_20 -> V_26 . V_27 & V_28 ) ) ;\r\nASSERT ( ! ( V_20 -> V_24 & V_29 ) ) ;\r\nif ( V_19 )\r\nV_20 -> V_30 = 0 ;\r\nF_8 ( & V_20 -> V_31 ) ;\r\nF_9 ( V_3 , & V_20 -> V_13 ) ;\r\nV_18 -> V_21 = V_3 ;\r\n}\r\nvoid\r\nF_10 (\r\nstruct V_2 * V_3 ,\r\nstruct V_1 * V_18 )\r\n{\r\nF_6 ( V_3 , V_18 , 0 ) ;\r\nF_11 ( V_18 -> V_23 ) ;\r\n}\r\nT_2 *\r\nF_12 ( T_3 * V_3 ,\r\nT_4 * V_32 ,\r\nT_1 V_6 ,\r\nint V_7 ,\r\nT_5 V_33 )\r\n{\r\nT_2 * V_18 ;\r\nT_6 * V_20 ;\r\nif ( V_33 == 0 )\r\nV_33 = V_34 | V_35 ;\r\nif ( V_3 == NULL )\r\nreturn F_13 ( V_32 , V_6 , V_7 ,\r\nV_33 | V_36 ) ;\r\nV_18 = F_1 ( V_3 , V_32 , V_6 , V_7 ) ;\r\nif ( V_18 != NULL ) {\r\nASSERT ( F_14 ( V_18 ) ) ;\r\nif ( F_15 ( V_3 -> V_22 ) ) {\r\nF_16 ( V_18 ) ;\r\nF_17 ( V_18 ) ;\r\n}\r\nelse if ( F_18 ( V_18 ) )\r\nASSERT ( ! F_19 ( V_18 ) ) ;\r\nASSERT ( V_18 -> V_21 == V_3 ) ;\r\nV_20 = V_18 -> V_23 ;\r\nASSERT ( V_20 != NULL ) ;\r\nASSERT ( F_20 ( & V_20 -> V_31 ) > 0 ) ;\r\nV_20 -> V_30 ++ ;\r\nF_21 ( V_20 ) ;\r\nreturn ( V_18 ) ;\r\n}\r\nV_18 = F_13 ( V_32 , V_6 , V_7 , V_33 | V_36 ) ;\r\nif ( V_18 == NULL ) {\r\nreturn NULL ;\r\n}\r\nASSERT ( ! V_18 -> V_37 ) ;\r\nF_6 ( V_3 , V_18 , 1 ) ;\r\nF_22 ( V_18 -> V_23 ) ;\r\nreturn ( V_18 ) ;\r\n}\r\nT_2 *\r\nF_23 ( T_3 * V_3 ,\r\nstruct V_38 * V_39 ,\r\nint V_33 )\r\n{\r\nT_2 * V_18 ;\r\nT_6 * V_20 ;\r\nif ( V_3 == NULL ) {\r\nreturn ( F_24 ( V_39 , V_33 ) ) ;\r\n}\r\nV_18 = V_39 -> V_40 ;\r\nif ( V_18 -> V_21 == V_3 ) {\r\nV_20 = V_18 -> V_23 ;\r\nASSERT ( V_20 != NULL ) ;\r\nASSERT ( F_20 ( & V_20 -> V_31 ) > 0 ) ;\r\nV_20 -> V_30 ++ ;\r\nF_25 ( V_20 ) ;\r\nreturn ( V_18 ) ;\r\n}\r\nV_18 = F_24 ( V_39 , V_33 ) ;\r\nif ( V_18 == NULL )\r\nreturn NULL ;\r\nF_6 ( V_3 , V_18 , 1 ) ;\r\nF_26 ( V_18 -> V_23 ) ;\r\nreturn ( V_18 ) ;\r\n}\r\nint\r\nF_27 (\r\nT_7 * V_39 ,\r\nT_3 * V_3 ,\r\nT_4 * V_5 ,\r\nT_1 V_6 ,\r\nint V_7 ,\r\nT_5 V_33 ,\r\nT_2 * * V_41 )\r\n{\r\nT_2 * V_18 ;\r\nT_6 * V_20 ;\r\nint error ;\r\nif ( V_33 == 0 )\r\nV_33 = V_34 | V_35 ;\r\nif ( V_3 == NULL ) {\r\nV_18 = F_28 ( V_5 , V_6 , V_7 , V_33 | V_36 ) ;\r\nif ( ! V_18 )\r\nreturn ( V_33 & V_42 ) ?\r\nV_43 : F_29 ( V_44 ) ;\r\nif ( V_18 -> V_37 ) {\r\nerror = V_18 -> V_37 ;\r\nF_30 ( V_18 , V_45 ) ;\r\nF_31 ( V_18 ) ;\r\nreturn error ;\r\n}\r\n#ifdef F_32\r\nif ( V_46 ) {\r\nif ( V_47 == V_5 ) {\r\nif ( ( ( V_48 ++ ) % V_49 ) == 0 ) {\r\nF_31 ( V_18 ) ;\r\nF_33 ( V_39 , L_1 ) ;\r\nreturn F_29 ( V_50 ) ;\r\n}\r\n}\r\n}\r\n#endif\r\nif ( F_15 ( V_39 ) )\r\ngoto V_51;\r\n* V_41 = V_18 ;\r\nreturn 0 ;\r\n}\r\nV_18 = F_1 ( V_3 , V_5 , V_6 , V_7 ) ;\r\nif ( V_18 != NULL ) {\r\nASSERT ( F_14 ( V_18 ) ) ;\r\nASSERT ( V_18 -> V_21 == V_3 ) ;\r\nASSERT ( V_18 -> V_23 != NULL ) ;\r\nASSERT ( ! V_18 -> V_37 ) ;\r\nif ( ! ( F_34 ( V_18 ) ) ) {\r\nF_35 ( V_18 , V_52 ) ;\r\nASSERT ( ! F_36 ( V_18 ) ) ;\r\nF_37 ( V_18 ) ;\r\nF_38 ( V_3 -> V_22 , V_18 ) ;\r\nerror = F_39 ( V_18 ) ;\r\nif ( error ) {\r\nF_30 ( V_18 , V_45 ) ;\r\nF_31 ( V_18 ) ;\r\nif ( V_3 -> V_53 & V_54 )\r\nF_40 ( V_3 -> V_22 ,\r\nV_55 ) ;\r\nreturn error ;\r\n}\r\n}\r\nif ( F_15 ( V_39 ) ) {\r\nF_41 ( V_18 , V_52 ) ;\r\n* V_41 = NULL ;\r\nreturn F_29 ( V_50 ) ;\r\n}\r\nV_20 = V_18 -> V_23 ;\r\nV_20 -> V_30 ++ ;\r\nASSERT ( F_20 ( & V_20 -> V_31 ) > 0 ) ;\r\nF_42 ( V_20 ) ;\r\n* V_41 = V_18 ;\r\nreturn 0 ;\r\n}\r\nV_18 = F_28 ( V_5 , V_6 , V_7 , V_33 | V_36 ) ;\r\nif ( V_18 == NULL ) {\r\n* V_41 = NULL ;\r\nreturn ( V_33 & V_42 ) ?\r\n0 : F_29 ( V_44 ) ;\r\n}\r\nif ( V_18 -> V_37 ) {\r\nerror = V_18 -> V_37 ;\r\nF_16 ( V_18 ) ;\r\nF_17 ( V_18 ) ;\r\nF_30 ( V_18 , V_45 ) ;\r\nif ( V_3 -> V_53 & V_54 )\r\nF_40 ( V_3 -> V_22 , V_55 ) ;\r\nF_31 ( V_18 ) ;\r\nreturn error ;\r\n}\r\n#ifdef F_32\r\nif ( V_46 && ! ( V_3 -> V_53 & V_54 ) ) {\r\nif ( V_47 == V_5 ) {\r\nif ( ( ( V_48 ++ ) % V_49 ) == 0 ) {\r\nF_40 ( V_3 -> V_22 ,\r\nV_55 ) ;\r\nF_31 ( V_18 ) ;\r\nF_33 ( V_39 , L_2 ) ;\r\nreturn F_29 ( V_50 ) ;\r\n}\r\n}\r\n}\r\n#endif\r\nif ( F_15 ( V_39 ) )\r\ngoto V_51;\r\nF_6 ( V_3 , V_18 , 1 ) ;\r\nF_43 ( V_18 -> V_23 ) ;\r\n* V_41 = V_18 ;\r\nreturn 0 ;\r\nV_51:\r\n#if F_44 ( F_32 )\r\nif ( F_18 ( V_18 ) && F_19 ( V_18 ) )\r\nF_45 ( V_39 , L_3 , V_18 ) ;\r\n#endif\r\nASSERT ( ( V_18 -> V_56 & ( V_57 | V_58 ) ) !=\r\n( V_57 | V_58 ) ) ;\r\nF_41 ( V_18 , V_52 ) ;\r\nF_31 ( V_18 ) ;\r\n* V_41 = NULL ;\r\nreturn F_29 ( V_50 ) ;\r\n}\r\nvoid\r\nF_46 ( T_3 * V_3 ,\r\nT_2 * V_18 )\r\n{\r\nT_6 * V_20 ;\r\nif ( V_3 == NULL ) {\r\nstruct V_59 * V_60 = V_18 -> V_23 ;\r\nASSERT ( V_18 -> V_21 == NULL ) ;\r\nif ( V_60 != NULL && V_60 -> V_14 == V_15 ) {\r\nV_20 = V_18 -> V_23 ;\r\nF_47 ( V_20 -> V_13 . V_61 , V_60 ) ;\r\n}\r\nF_31 ( V_18 ) ;\r\nreturn;\r\n}\r\nASSERT ( V_18 -> V_21 == V_3 ) ;\r\nV_20 = V_18 -> V_23 ;\r\nASSERT ( V_20 -> V_13 . V_14 == V_15 ) ;\r\nASSERT ( ! ( V_20 -> V_24 & V_25 ) ) ;\r\nASSERT ( ! ( V_20 -> V_26 . V_27 & V_28 ) ) ;\r\nASSERT ( F_20 ( & V_20 -> V_31 ) > 0 ) ;\r\nF_48 ( V_20 ) ;\r\nif ( V_20 -> V_30 > 0 ) {\r\nV_20 -> V_30 -- ;\r\nreturn;\r\n}\r\nif ( V_20 -> V_13 . V_62 -> V_63 & V_64 )\r\nreturn;\r\nif ( V_20 -> V_24 & V_25 )\r\nreturn;\r\nASSERT ( ! ( V_20 -> V_24 & V_29 ) ) ;\r\nF_49 ( & V_20 -> V_13 ) ;\r\nif ( V_20 -> V_24 & V_65 ) {\r\nV_20 -> V_24 &= ~ V_65 ;\r\n}\r\nF_50 ( & V_20 -> V_31 ) ;\r\nif ( ! F_51 ( V_20 ) ) {\r\nASSERT ( F_20 ( & V_20 -> V_31 ) == 0 ) ;\r\nASSERT ( ! ( V_20 -> V_13 . V_66 & V_67 ) ) ;\r\nASSERT ( ! ( V_20 -> V_24 & V_68 ) ) ;\r\nF_52 ( V_18 ) ;\r\nV_20 = NULL ;\r\n}\r\nV_18 -> V_21 = NULL ;\r\nif ( V_20 != NULL ) {\r\nF_47 ( V_20 -> V_13 . V_61 ,\r\n( V_69 * ) V_20 ) ;\r\n}\r\nF_31 ( V_18 ) ;\r\nreturn;\r\n}\r\nvoid\r\nF_53 ( T_3 * V_3 ,\r\nT_2 * V_18 )\r\n{\r\nT_6 * V_20 = V_18 -> V_23 ;\r\nASSERT ( V_18 -> V_21 == V_3 ) ;\r\nASSERT ( V_20 != NULL ) ;\r\nASSERT ( ! ( V_20 -> V_24 & V_25 ) ) ;\r\nASSERT ( ! ( V_20 -> V_26 . V_27 & V_28 ) ) ;\r\nASSERT ( F_20 ( & V_20 -> V_31 ) > 0 ) ;\r\nV_20 -> V_24 |= V_65 ;\r\nF_54 ( V_20 ) ;\r\n}\r\nvoid\r\nF_55 ( T_3 * V_3 ,\r\nT_2 * V_18 )\r\n{\r\nT_6 * V_20 = V_18 -> V_23 ;\r\nASSERT ( V_18 -> V_21 == V_3 ) ;\r\nASSERT ( V_20 != NULL ) ;\r\nASSERT ( ! ( V_20 -> V_24 & V_25 ) ) ;\r\nASSERT ( ! ( V_20 -> V_26 . V_27 & V_28 ) ) ;\r\nASSERT ( F_20 ( & V_20 -> V_31 ) > 0 ) ;\r\nASSERT ( V_20 -> V_24 & V_65 ) ;\r\nV_20 -> V_24 &= ~ V_65 ;\r\nF_56 ( V_20 ) ;\r\n}\r\nvoid\r\nF_57 ( T_3 * V_3 ,\r\nT_2 * V_18 ,\r\nT_5 V_70 ,\r\nT_5 V_71 )\r\n{\r\nT_6 * V_20 = V_18 -> V_23 ;\r\nASSERT ( V_18 -> V_21 == V_3 ) ;\r\nASSERT ( V_20 != NULL ) ;\r\nASSERT ( ( V_70 <= V_71 ) && ( V_71 < F_5 ( V_18 ) ) ) ;\r\nASSERT ( V_18 -> V_72 == NULL ||\r\nV_18 -> V_72 == V_73 ) ;\r\nF_17 ( V_18 ) ;\r\nASSERT ( F_20 ( & V_20 -> V_31 ) > 0 ) ;\r\nV_18 -> V_72 = V_73 ;\r\nV_20 -> V_13 . V_74 = V_75 ;\r\nF_58 ( V_18 ) ;\r\nF_59 ( V_20 ) ;\r\nif ( V_20 -> V_24 & V_25 ) {\r\nV_20 -> V_24 &= ~ V_25 ;\r\nASSERT ( F_18 ( V_18 ) ) ;\r\nF_60 ( V_18 ) ;\r\nV_20 -> V_26 . V_27 &= ~ V_28 ;\r\n}\r\nV_3 -> V_53 |= V_54 ;\r\nV_20 -> V_13 . V_62 -> V_63 |= V_64 ;\r\nV_20 -> V_24 |= V_29 ;\r\nF_61 ( V_20 , V_70 , V_71 ) ;\r\n}\r\nvoid\r\nF_62 (\r\nT_3 * V_3 ,\r\nT_2 * V_18 )\r\n{\r\nT_6 * V_20 = V_18 -> V_23 ;\r\nASSERT ( V_18 -> V_21 == V_3 ) ;\r\nASSERT ( V_20 != NULL ) ;\r\nASSERT ( F_20 ( & V_20 -> V_31 ) > 0 ) ;\r\nF_63 ( V_20 ) ;\r\nif ( V_20 -> V_24 & V_25 ) {\r\nASSERT ( ! ( F_19 ( V_18 ) ) ) ;\r\nASSERT ( F_18 ( V_18 ) ) ;\r\nASSERT ( ! ( V_20 -> V_24 & ( V_29 | V_76 ) ) ) ;\r\nASSERT ( ! ( V_20 -> V_26 . V_27 & V_77 ) ) ;\r\nASSERT ( V_20 -> V_26 . V_27 & V_28 ) ;\r\nASSERT ( V_20 -> V_13 . V_62 -> V_63 & V_64 ) ;\r\nASSERT ( V_3 -> V_53 & V_54 ) ;\r\nreturn;\r\n}\r\nF_16 ( V_18 ) ;\r\nV_20 -> V_24 |= V_25 ;\r\nV_20 -> V_24 &= ~ ( V_78 | V_29 | V_76 ) ;\r\nV_20 -> V_26 . V_27 &= ~ V_77 ;\r\nV_20 -> V_26 . V_27 |= V_28 ;\r\nmemset ( ( char * ) ( V_20 -> V_26 . V_79 ) , 0 ,\r\n( V_20 -> V_26 . V_80 * sizeof( T_5 ) ) ) ;\r\nV_20 -> V_13 . V_62 -> V_63 |= V_64 ;\r\nV_3 -> V_53 |= V_54 ;\r\n}\r\nvoid\r\nF_64 (\r\nT_3 * V_3 ,\r\nT_2 * V_18 )\r\n{\r\nT_6 * V_20 = V_18 -> V_23 ;\r\nASSERT ( V_18 -> V_21 == V_3 ) ;\r\nASSERT ( V_20 != NULL ) ;\r\nASSERT ( F_20 ( & V_20 -> V_31 ) > 0 ) ;\r\nV_20 -> V_24 |= V_78 ;\r\n}\r\nvoid\r\nF_65 (\r\nT_3 * V_3 ,\r\nT_2 * V_18 )\r\n{\r\nT_6 * V_20 = V_18 -> V_23 ;\r\nASSERT ( V_18 -> V_21 == V_3 ) ;\r\nASSERT ( V_20 != NULL ) ;\r\nASSERT ( F_20 ( & V_20 -> V_31 ) > 0 ) ;\r\nV_20 -> V_24 |= V_81 ;\r\nV_20 -> V_13 . V_74 = V_75 ;\r\n}\r\nvoid\r\nF_66 (\r\nT_3 * V_3 ,\r\nT_2 * V_18 )\r\n{\r\nT_6 * V_20 = V_18 -> V_23 ;\r\nASSERT ( V_18 -> V_21 == V_3 ) ;\r\nASSERT ( V_20 != NULL ) ;\r\nASSERT ( F_20 ( & V_20 -> V_31 ) > 0 ) ;\r\nV_20 -> V_24 |= V_68 ;\r\n}\r\nvoid\r\nF_67 (\r\nT_3 * V_3 ,\r\nT_2 * V_18 ,\r\nT_5 type )\r\n{\r\nT_6 * V_20 = V_18 -> V_23 ;\r\nASSERT ( V_18 -> V_21 == V_3 ) ;\r\nASSERT ( V_20 != NULL ) ;\r\nASSERT ( type == V_82 ||\r\ntype == V_83 ||\r\ntype == V_84 ) ;\r\nASSERT ( F_20 ( & V_20 -> V_31 ) > 0 ) ;\r\nV_20 -> V_26 . V_27 |= type ;\r\n}
