C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv {1 {vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/pa_testbench.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package pa_testbench

Top level modules:
	--none--

} {} {}} C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv {1 {vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/testbench.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv {1 {vlog -work work -vopt -sv -stats=none C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/ide/ide.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module ide
-- Importing package pa_testbench

Top level modules:
	ide

} {} {}}
