module up_counter(clk,rst,count);
input clk,rst;
output reg [31:0]count;
always @(posedge clk or posedge rst)
begin
if(rst)
count<=32'b0;
else
count<=count+1'b1;
end
endmodule