-- Project:   firmware
-- Generated: 02/07/2017 17:16:53
-- PSoC Creator  3.3 SP1

ENTITY firmware IS
    PORT(
        MOTOR_1A(0)_PAD : OUT std_ulogic;
        MOTOR_EN(0)_PAD : OUT std_ulogic;
        MOTOR_EN(1)_PAD : OUT std_ulogic;
        MOTOR_2A(0)_PAD : OUT std_ulogic;
        RS485_RX(0)_PAD : IN std_ulogic;
        RS485_TX(0)_PAD : OUT std_ulogic;
        RS_485_EN(0)_PAD : OUT std_ulogic;
        Signal_1_C(0)_PAD : IN std_ulogic;
        MOTOR_1B(0)_PAD : OUT std_ulogic;
        MOTOR_2B(0)_PAD : OUT std_ulogic;
        Signal_2_C(0)_PAD : IN std_ulogic;
        USB_VDD(0)_PAD : OUT std_ulogic;
        FTDI_ENABLE(0)_PAD : OUT std_ulogic;
        LED(0)_PAD : OUT std_ulogic;
        Signal_1_B(0)_PAD : OUT std_ulogic;
        Signal_2_B(0)_PAD : OUT std_ulogic;
        Signal_1_A(0)_PAD : OUT std_ulogic;
        Signal_2_A(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDOPAMP OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END firmware;

ARCHITECTURE __DEFAULT__ OF firmware IS
    SIGNAL AMuxHw_Decoder_is_active : bit;
    ATTRIBUTE placement_force OF AMuxHw_Decoder_is_active : SIGNAL IS "U(3,2,A)0";
    ATTRIBUTE soft OF AMuxHw_Decoder_is_active : SIGNAL IS 1;
    SIGNAL AMuxHw_Decoder_old_id_0 : bit;
    ATTRIBUTE placement_force OF AMuxHw_Decoder_old_id_0 : SIGNAL IS "U(3,2,A)3";
    SIGNAL AMuxHw_Decoder_old_id_1 : bit;
    ATTRIBUTE placement_force OF AMuxHw_Decoder_old_id_1 : SIGNAL IS "U(3,2,A)2";
    SIGNAL AMuxHw_Decoder_old_id_2 : bit;
    ATTRIBUTE placement_force OF AMuxHw_Decoder_old_id_2 : SIGNAL IS "U(3,3,A)0";
    SIGNAL AMuxHw_Decoder_one_hot_0 : bit;
    ATTRIBUTE placement_force OF AMuxHw_Decoder_one_hot_0 : SIGNAL IS "U(3,1,B)0";
    SIGNAL AMuxHw_Decoder_one_hot_1 : bit;
    ATTRIBUTE placement_force OF AMuxHw_Decoder_one_hot_1 : SIGNAL IS "U(3,3,B)2";
    SIGNAL AMuxHw_Decoder_one_hot_2 : bit;
    ATTRIBUTE placement_force OF AMuxHw_Decoder_one_hot_2 : SIGNAL IS "U(3,3,A)1";
    SIGNAL AMuxHw_Decoder_one_hot_3 : bit;
    ATTRIBUTE placement_force OF AMuxHw_Decoder_one_hot_3 : SIGNAL IS "U(3,1,A)0";
    SIGNAL AMuxHw_Decoder_one_hot_4 : bit;
    ATTRIBUTE placement_force OF AMuxHw_Decoder_one_hot_4 : SIGNAL IS "U(3,3,B)0";
    SIGNAL AMuxHw_Decoder_one_hot_5 : bit;
    ATTRIBUTE placement_force OF AMuxHw_Decoder_one_hot_5 : SIGNAL IS "U(3,3,B)3";
    SIGNAL AMuxHw_Decoder_one_hot_6 : bit;
    ATTRIBUTE placement_force OF AMuxHw_Decoder_one_hot_6 : SIGNAL IS "U(3,3,A)3";
    SIGNAL CURRENT_SENSE_1(0)__PA : bit;
    SIGNAL CURRENT_SENSE_2(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL EMG_1(0)__PA : bit;
    SIGNAL EMG_2(0)__PA : bit;
    SIGNAL FTDI_ENABLE(0)__PA : bit;
    SIGNAL LED(0)__PA : bit;
    SIGNAL LEFT_RIGHT(0)__PA : bit;
    SIGNAL MOTOR_1A(0)__PA : bit;
    SIGNAL MOTOR_1B(0)__PA : bit;
    SIGNAL MOTOR_2A(0)__PA : bit;
    SIGNAL MOTOR_2B(0)__PA : bit;
    SIGNAL MOTOR_EN(0)__PA : bit;
    SIGNAL MOTOR_EN(1)__PA : bit;
    SIGNAL Net_10 : bit;
    ATTRIBUTE udbclken_assigned OF Net_10 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_10 : SIGNAL IS true;
    SIGNAL Net_1060 : bit;
    SIGNAL Net_1060_SYNCOUT : bit;
    SIGNAL Net_10_local : bit;
    SIGNAL Net_124 : bit;
    ATTRIBUTE udbclken_assigned OF Net_124 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_124 : SIGNAL IS true;
    SIGNAL Net_124_local : bit;
    SIGNAL Net_1308 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1308 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1308 : SIGNAL IS true;
    SIGNAL Net_1308_local : bit;
    SIGNAL Net_1341 : bit;
    SIGNAL Net_1341_SYNCOUT : bit;
    SIGNAL Net_1592 : bit;
    ATTRIBUTE placement_force OF Net_1592 : SIGNAL IS "U(1,3,A)1";
    SIGNAL Net_2214 : bit;
    SIGNAL Net_2311 : bit;
    SIGNAL Net_2437 : bit;
    ATTRIBUTE placement_force OF Net_2437 : SIGNAL IS "U(2,0,A)3";
    SIGNAL Net_2450 : bit;
    ATTRIBUTE placement_force OF Net_2450 : SIGNAL IS "U(2,0,A)2";
    SIGNAL Net_2627 : bit;
    ATTRIBUTE placement_force OF Net_2627 : SIGNAL IS "U(2,0,B)3";
    SIGNAL Net_2814 : bit;
    SIGNAL Net_2815 : bit;
    SIGNAL Net_3018 : bit;
    ATTRIBUTE placement_force OF Net_3018 : SIGNAL IS "U(0,4,B)2";
    SIGNAL Net_3086 : bit;
    ATTRIBUTE placement_force OF Net_3086 : SIGNAL IS "U(0,1,A)3";
    SIGNAL Net_3096 : bit;
    SIGNAL Net_3136 : bit;
    SIGNAL Net_3143 : bit;
    SIGNAL Net_3233 : bit;
    SIGNAL Net_3377 : bit;
    ATTRIBUTE udbclken_assigned OF Net_3377 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_3377 : SIGNAL IS true;
    SIGNAL Net_3377_local : bit;
    SIGNAL Net_3387 : bit;
    ATTRIBUTE placement_force OF Net_3387 : SIGNAL IS "U(1,2,A)3";
    SIGNAL Net_3388 : bit;
    ATTRIBUTE placement_force OF Net_3388 : SIGNAL IS "U(1,2,B)3";
    SIGNAL Net_3389 : bit;
    ATTRIBUTE placement_force OF Net_3389 : SIGNAL IS "U(1,1,A)1";
    SIGNAL Net_3390 : bit;
    ATTRIBUTE placement_force OF Net_3390 : SIGNAL IS "U(1,1,B)2";
    SIGNAL Net_3474 : bit;
    ATTRIBUTE placement_force OF Net_3474 : SIGNAL IS "U(0,2,B)1";
    SIGNAL Net_3545 : bit;
    SIGNAL Net_4627 : bit;
    SIGNAL Net_4716 : bit;
    SIGNAL Net_5118 : bit;
    SIGNAL Net_5190_0 : bit;
    ATTRIBUTE placement_force OF Net_5190_0 : SIGNAL IS "U(2,2,B)3";
    SIGNAL Net_5190_1 : bit;
    ATTRIBUTE placement_force OF Net_5190_1 : SIGNAL IS "U(2,2,B)2";
    SIGNAL Net_5190_2 : bit;
    ATTRIBUTE placement_force OF Net_5190_2 : SIGNAL IS "U(2,2,B)0";
    SIGNAL Net_5460 : bit;
    ATTRIBUTE placement_force OF Net_5460 : SIGNAL IS "U(2,2,B)1";
    ATTRIBUTE soft OF Net_5460 : SIGNAL IS 1;
    SIGNAL Net_5507 : bit;
    ATTRIBUTE placement_force OF Net_5507 : SIGNAL IS "U(2,1,B)0";
    SIGNAL Net_5984 : bit;
    SIGNAL Net_6020 : bit;
    ATTRIBUTE placement_force OF Net_6020 : SIGNAL IS "U(2,0,A)1";
    SIGNAL Net_6117 : bit;
    SIGNAL Net_6183 : bit;
    ATTRIBUTE placement_force OF Net_6183 : SIGNAL IS "U(0,3,A)1";
    SIGNAL Net_6196 : bit;
    SIGNAL Net_6196_SYNCOUT : bit;
    SIGNAL Net_6285 : bit;
    ATTRIBUTE global_signal OF Net_6285 : SIGNAL IS true;
    SIGNAL Net_6285_local : bit;
    SIGNAL Net_6322 : bit;
    SIGNAL Net_6357 : bit;
    SIGNAL Net_6417 : bit;
    SIGNAL Net_6422 : bit;
    SIGNAL Net_6436 : bit;
    SIGNAL Net_6443 : bit;
    SIGNAL Net_824 : bit;
    SIGNAL RS485_RX(0)__PA : bit;
    SIGNAL RS485_TX(0)__PA : bit;
    SIGNAL RS_485_EN(0)__PA : bit;
    SIGNAL Signal_1_A(0)__PA : bit;
    SIGNAL Signal_1_B(0)__PA : bit;
    SIGNAL Signal_1_C(0)__PA : bit;
    SIGNAL Signal_2_A(0)__PA : bit;
    SIGNAL Signal_2_B(0)__PA : bit;
    SIGNAL Signal_2_C(0)__PA : bit;
    SIGNAL UP_DOWN(0)__PA : bit;
    SIGNAL USB_VDD(0)__PA : bit;
    SIGNAL VOLTAGE_SENSE(0)__PA : bit;
    SIGNAL \ADC:Net_245_0\ : bit;
    SIGNAL \ADC:Net_245_1\ : bit;
    SIGNAL \ADC:Net_245_2\ : bit;
    SIGNAL \ADC:Net_245_3\ : bit;
    SIGNAL \ADC:Net_245_4\ : bit;
    SIGNAL \ADC:Net_245_5\ : bit;
    SIGNAL \ADC:Net_245_6\ : bit;
    SIGNAL \ADC:Net_245_7\ : bit;
    SIGNAL \ADC:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC:Net_488_adig\ : bit;
    SIGNAL \ADC:Net_488_adig_local\ : bit;
    SIGNAL \ADC:Net_488_local\ : bit;
    SIGNAL \ADC:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC:Net_93_local\ : bit;
    SIGNAL \ADC:aclock\ : bit;
    SIGNAL \ADC:mod_dat_0\ : bit;
    SIGNAL \ADC:mod_dat_1\ : bit;
    SIGNAL \ADC:mod_dat_2\ : bit;
    SIGNAL \ADC:mod_dat_3\ : bit;
    SIGNAL \ADC:mod_reset\ : bit;
    SIGNAL \ADC_SOC:control_1\ : bit;
    SIGNAL \ADC_SOC:control_2\ : bit;
    SIGNAL \ADC_SOC:control_3\ : bit;
    SIGNAL \ADC_SOC:control_4\ : bit;
    SIGNAL \ADC_SOC:control_5\ : bit;
    SIGNAL \ADC_SOC:control_6\ : bit;
    SIGNAL \ADC_SOC:control_7\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:control_0\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:control_1\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:control_2\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:control_3\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:control_4\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:control_5\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:control_6\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:control_7\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \COUNTER_ENC:CounterUDB:count_enable\ : SIGNAL IS "U(2,2,A)3";
    SIGNAL \COUNTER_ENC:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \COUNTER_ENC:CounterUDB:count_stored_i\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \COUNTER_ENC:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \COUNTER_ENC:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \COUNTER_ENC:CounterUDB:per_equal\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \COUNTER_ENC:CounterUDB:prevCompare\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \COUNTER_ENC:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \COUNTER_ENC:CounterUDB:reload\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \COUNTER_ENC:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \COUNTER_ENC:CounterUDB:status_0\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \COUNTER_ENC:CounterUDB:status_1\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \COUNTER_ENC:CounterUDB:status_2\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \COUNTER_ENC:CounterUDB:status_5\ : bit;
    SIGNAL \COUNTER_ENC:CounterUDB:status_6\ : bit;
    SIGNAL \FTDI_ENABLE_REG:control_1\ : bit;
    SIGNAL \FTDI_ENABLE_REG:control_2\ : bit;
    SIGNAL \FTDI_ENABLE_REG:control_3\ : bit;
    SIGNAL \FTDI_ENABLE_REG:control_4\ : bit;
    SIGNAL \FTDI_ENABLE_REG:control_5\ : bit;
    SIGNAL \FTDI_ENABLE_REG:control_6\ : bit;
    SIGNAL \FTDI_ENABLE_REG:control_7\ : bit;
    SIGNAL \LED_REG:control_1\ : bit;
    SIGNAL \LED_REG:control_2\ : bit;
    SIGNAL \LED_REG:control_3\ : bit;
    SIGNAL \LED_REG:control_4\ : bit;
    SIGNAL \LED_REG:control_5\ : bit;
    SIGNAL \LED_REG:control_6\ : bit;
    SIGNAL \LED_REG:control_7\ : bit;
    SIGNAL \MOTOR_DIR:control_2\ : bit;
    SIGNAL \MOTOR_DIR:control_3\ : bit;
    SIGNAL \MOTOR_DIR:control_4\ : bit;
    SIGNAL \MOTOR_DIR:control_5\ : bit;
    SIGNAL \MOTOR_DIR:control_6\ : bit;
    SIGNAL \MOTOR_DIR:control_7\ : bit;
    SIGNAL \MOTOR_ON_OFF:control_2\ : bit;
    SIGNAL \MOTOR_ON_OFF:control_3\ : bit;
    SIGNAL \MOTOR_ON_OFF:control_4\ : bit;
    SIGNAL \MOTOR_ON_OFF:control_5\ : bit;
    SIGNAL \MOTOR_ON_OFF:control_6\ : bit;
    SIGNAL \MOTOR_ON_OFF:control_7\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:control_0\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:control_1\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:control_2\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:control_3\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:control_4\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:control_5\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:control_6\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:control_7\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:per_zero\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:status_2\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:status_3\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \MY_TIMER:TimerUDB:status_tc\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \PACER_TIMER:Net_261\ : bit;
    SIGNAL \PACER_TIMER:Net_57\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:cmp1_eq\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:cmp2_eq\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:cmp2_less\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_MOTORS:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_MOTORS:PWMUDB:runmode_enable\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \PWM_MOTORS:PWMUDB:tc_i\ : bit;
    SIGNAL \RESET_COUNTERS:control_1\ : bit;
    SIGNAL \RESET_COUNTERS:control_2\ : bit;
    SIGNAL \RESET_COUNTERS:control_3\ : bit;
    SIGNAL \RESET_COUNTERS:control_4\ : bit;
    SIGNAL \RESET_COUNTERS:control_5\ : bit;
    SIGNAL \RESET_COUNTERS:control_6\ : bit;
    SIGNAL \RESET_COUNTERS:control_7\ : bit;
    SIGNAL \RESET_FF:control_1\ : bit;
    SIGNAL \RESET_FF:control_2\ : bit;
    SIGNAL \RESET_FF:control_3\ : bit;
    SIGNAL \RESET_FF:control_4\ : bit;
    SIGNAL \RESET_FF:control_5\ : bit;
    SIGNAL \RESET_FF:control_6\ : bit;
    SIGNAL \RESET_FF:control_7\ : bit;
    SIGNAL \RS485_CTS:control_1\ : bit;
    SIGNAL \RS485_CTS:control_2\ : bit;
    SIGNAL \RS485_CTS:control_3\ : bit;
    SIGNAL \RS485_CTS:control_4\ : bit;
    SIGNAL \RS485_CTS:control_5\ : bit;
    SIGNAL \RS485_CTS:control_6\ : bit;
    SIGNAL \RS485_CTS:control_7\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:control_1\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:control_2\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:control_3\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:control_4\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:control_5\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:control_6\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:control_7\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.ce0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:status_3\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:status_4\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:status_5\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:status_6\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:control_1\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:control_2\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:control_3\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:control_4\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:control_5\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:control_6\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:control_7\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.ce0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:status_3\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:status_4\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:status_5\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:status_6\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:control_1\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:control_2\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:control_3\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:control_4\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:control_5\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:control_6\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:control_7\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.ce0__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:status_3\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:status_4\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:status_5\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:status_6\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:control_1\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:control_2\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:control_3\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:control_4\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:control_5\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:control_6\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:control_7\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.ce0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:status_3\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:status_4\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:status_5\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:status_6\ : bit;
    SIGNAL \UART_RS485:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:counter_load_not\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \UART_RS485:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:rx_bitclk_enable\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \UART_RS485:BUART:rx_break_detect\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:rx_break_detect\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \UART_RS485:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_RS485:BUART:rx_count_0\ : bit;
    SIGNAL \UART_RS485:BUART:rx_count_1\ : bit;
    SIGNAL \UART_RS485:BUART:rx_count_2\ : bit;
    SIGNAL \UART_RS485:BUART:rx_count_3\ : bit;
    SIGNAL \UART_RS485:BUART:rx_count_4\ : bit;
    SIGNAL \UART_RS485:BUART:rx_count_5\ : bit;
    SIGNAL \UART_RS485:BUART:rx_count_6\ : bit;
    SIGNAL \UART_RS485:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:rx_counter_load\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \UART_RS485:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_RS485:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_RS485:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:rx_last\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \UART_RS485:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:rx_load_fifo\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \UART_RS485:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:rx_state_0\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \UART_RS485:BUART:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:rx_state_1\ : SIGNAL IS "U(2,5,A)3";
    SIGNAL \UART_RS485:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:rx_state_2\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \UART_RS485:BUART:rx_state_2_split\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:rx_state_2_split\ : SIGNAL IS "U(2,5,B)0";
    SIGNAL \UART_RS485:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:rx_state_3\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \UART_RS485:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \UART_RS485:BUART:rx_status_1\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:rx_status_1\ : SIGNAL IS "U(2,4,B)2";
    SIGNAL \UART_RS485:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:rx_status_3\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \UART_RS485:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:rx_status_4\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \UART_RS485:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:rx_status_5\ : SIGNAL IS "U(2,4,A)3";
    SIGNAL \UART_RS485:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:tx_bitclk\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \UART_RS485:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_RS485:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_RS485:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_RS485:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_RS485:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_RS485:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:tx_state_0\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \UART_RS485:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:tx_state_1\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \UART_RS485:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:tx_state_2\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \UART_RS485:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:tx_status_0\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \UART_RS485:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:tx_status_2\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \UART_RS485:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_RS485:BUART:txn\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \WATCHDOG_COUNTER:Net_48\ : bit;
    SIGNAL \WATCHDOG_COUNTER:Net_54\ : bit;
    SIGNAL \WATCHDOG_ENABLER:control_1\ : bit;
    SIGNAL \WATCHDOG_ENABLER:control_2\ : bit;
    SIGNAL \WATCHDOG_ENABLER:control_3\ : bit;
    SIGNAL \WATCHDOG_ENABLER:control_4\ : bit;
    SIGNAL \WATCHDOG_ENABLER:control_5\ : bit;
    SIGNAL \WATCHDOG_ENABLER:control_6\ : bit;
    SIGNAL \WATCHDOG_ENABLER:control_7\ : bit;
    SIGNAL \WATCHDOG_REFRESH:control_1\ : bit;
    SIGNAL \WATCHDOG_REFRESH:control_2\ : bit;
    SIGNAL \WATCHDOG_REFRESH:control_3\ : bit;
    SIGNAL \WATCHDOG_REFRESH:control_4\ : bit;
    SIGNAL \WATCHDOG_REFRESH:control_5\ : bit;
    SIGNAL \WATCHDOG_REFRESH:control_6\ : bit;
    SIGNAL \WATCHDOG_REFRESH:control_7\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,2,A)0";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE placement_force OF __ZERO__ : SIGNAL IS "U(3,4,A)2";
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cy_srff_3 : bit;
    ATTRIBUTE placement_force OF cy_srff_3 : SIGNAL IS "U(2,1,B)3";
    SIGNAL cydff_2 : bit;
    ATTRIBUTE placement_force OF cydff_2 : SIGNAL IS "U(2,3,A)2";
    SIGNAL tmpOE__MOTOR_1A_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__MOTOR_1A_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_2__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2.cmsbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2.cmsbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2.cmsbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.cl0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.z0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.ff0__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.ce1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.cl1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.z1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.ff1__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.co_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.sol_msb__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.cfbo__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2.sor__sig\ : bit;
    SIGNAL \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2.cmsbo__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \MY_TIMER:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF MOTOR_1A(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF MOTOR_1A(0) : LABEL IS "P1[0]";
    ATTRIBUTE lib_model OF MOTOR_EN(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF MOTOR_EN(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF MOTOR_EN(1) : LABEL IS "iocell3";
    ATTRIBUTE Location OF MOTOR_EN(1) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF MOTOR_2A(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF MOTOR_2A(0) : LABEL IS "P1[3]";
    ATTRIBUTE lib_model OF RS485_RX(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF RS485_RX(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF RS485_TX(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF RS485_TX(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF RS_485_EN(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF RS_485_EN(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF Signal_1_C(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Signal_1_C(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF VOLTAGE_SENSE(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF VOLTAGE_SENSE(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF CURRENT_SENSE_1(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF CURRENT_SENSE_1(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF MOTOR_1B(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF MOTOR_1B(0) : LABEL IS "P1[1]";
    ATTRIBUTE lib_model OF MOTOR_2B(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF MOTOR_2B(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF Signal_2_C(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Signal_2_C(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF USB_VDD(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF USB_VDD(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF FTDI_ENABLE(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF FTDI_ENABLE(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF CURRENT_SENSE_2(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF CURRENT_SENSE_2(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF LED(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF LED(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Signal_1_B(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Signal_1_B(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF Signal_2_B(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Signal_2_B(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF Signal_1_A(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Signal_1_A(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF Signal_2_A(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Signal_2_A(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF EMG_1(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF EMG_1(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF EMG_2(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF EMG_2(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF UP_DOWN(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF UP_DOWN(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF LEFT_RIGHT(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF LEFT_RIGHT(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Net_3390 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_3390 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_2627 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_2627 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:counter_load_not\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \UART_RS485:BUART:counter_load_not\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:tx_status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \UART_RS485:BUART:tx_status_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:tx_status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \UART_RS485:BUART:tx_status_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_counter_load\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART_RS485:BUART:rx_counter_load\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_status_4\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART_RS485:BUART:rx_status_4\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_status_5\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART_RS485:BUART:rx_status_5\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF Signal_1_C(0)_SYNC : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF RS485_RX(0)_SYNC : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_3388 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF Net_3388 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:reload\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \COUNTER_ENC:CounterUDB:reload\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:status_0\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \COUNTER_ENC:CounterUDB:status_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:status_2\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \COUNTER_ENC:CounterUDB:status_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:count_enable\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \COUNTER_ENC:CounterUDB:count_enable\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_2450 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_2450 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \MY_TIMER:TimerUDB:status_tc\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \MY_TIMER:TimerUDB:status_tc\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_2437 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_2437 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_3389 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_3389 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_3387 : LABEL IS "macrocell18";
    ATTRIBUTE Location OF Net_3387 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_is_active : LABEL IS "macrocell19";
    ATTRIBUTE Location OF AMuxHw_Decoder_is_active : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_5460 : LABEL IS "macrocell20";
    ATTRIBUTE Location OF Net_5460 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_6183 : LABEL IS "macrocell21";
    ATTRIBUTE Location OF Net_6183 : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF \UART_RS485:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \UART_RS485:BUART:sTX:TxShifter:u0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF __ZERO__ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF __ZERO__ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \UART_RS485:BUART:sTX:TxSts\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UART_RS485:BUART:sRX:RxShifter:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE Location OF \UART_RS485:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \UART_RS485:BUART:sRX:RxSts\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \PWM_MOTORS:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \PWM_MOTORS:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF ISR_RS485_RX : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_2:bSR:StsReg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \SHIFTREG_ENC_2:bSR:StsReg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_1:bSR:StsReg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \SHIFTREG_ENC_1:bSR:StsReg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_4:bSR:StsReg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \SHIFTREG_ENC_4:bSR:StsReg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_3:bSR:StsReg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \SHIFTREG_ENC_3:bSR:StsReg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\ : LABEL IS "datapathcell16";
    ATTRIBUTE Location OF \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\ : LABEL IS "datapathcell17";
    ATTRIBUTE Location OF \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \LED_REG:Sync:ctrl_reg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \LED_REG:Sync:ctrl_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \RS485_CTS:Sync:ctrl_reg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \RS485_CTS:Sync:ctrl_reg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \MOTOR_ON_OFF:Sync:ctrl_reg\ : LABEL IS "controlcell9";
    ATTRIBUTE Location OF \MOTOR_ON_OFF:Sync:ctrl_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell10";
    ATTRIBUTE Location OF \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \MY_TIMER:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \MY_TIMER:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \MY_TIMER:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell18";
    ATTRIBUTE Location OF \MY_TIMER:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \MY_TIMER:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell19";
    ATTRIBUTE Location OF \MY_TIMER:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \MY_TIMER:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell20";
    ATTRIBUTE Location OF \MY_TIMER:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \FTDI_ENABLE_REG:Sync:ctrl_reg\ : LABEL IS "controlcell11";
    ATTRIBUTE Location OF \FTDI_ENABLE_REG:Sync:ctrl_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE Location OF \PACER_TIMER:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE lib_model OF \FF_STATUS:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \FF_STATUS:sts:sts_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \RESET_FF:Sync:ctrl_reg\ : LABEL IS "controlcell12";
    ATTRIBUTE Location OF \RESET_FF:Sync:ctrl_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF \Sync:genblk1[0]:INST\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \MOTOR_DIR:Sync:ctrl_reg\ : LABEL IS "controlcell13";
    ATTRIBUTE Location OF \MOTOR_DIR:Sync:ctrl_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \ADC_STATUS:sts:sts_reg\ : LABEL IS "statuscell2";
    ATTRIBUTE Location OF \ADC_STATUS:sts:sts_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF \ADC:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ADC:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(29)]";
    ATTRIBUTE Location OF \ADC:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE lib_model OF DMA : LABEL IS "drqcell1";
    ATTRIBUTE Location OF DMA : LABEL IS "[DrqContainer=(0)][DrqId=(10)]";
    ATTRIBUTE lib_model OF \ADC_SOC:Sync:ctrl_reg\ : LABEL IS "controlcell14";
    ATTRIBUTE Location OF \ADC_SOC:Sync:ctrl_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF \Sync_ADC:genblk1[0]:INST\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF ISR_WATCHDOG : LABEL IS "[IntrContainer=(0)][IntrId=(18)]";
    ATTRIBUTE Location OF \WATCHDOG_COUNTER:CounterHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE lib_model OF \WATCHDOG_ENABLER:Sync:ctrl_reg\ : LABEL IS "controlcell15";
    ATTRIBUTE Location OF \WATCHDOG_ENABLER:Sync:ctrl_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \WATCHDOG_REFRESH:Sync:ctrl_reg\ : LABEL IS "controlcell16";
    ATTRIBUTE Location OF \WATCHDOG_REFRESH:Sync:ctrl_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \RESET_COUNTERS:Sync:ctrl_reg\ : LABEL IS "controlcell17";
    ATTRIBUTE Location OF \RESET_COUNTERS:Sync:ctrl_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:txn\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \UART_RS485:BUART:txn\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:tx_state_1\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \UART_RS485:BUART:tx_state_1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:tx_state_0\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \UART_RS485:BUART:tx_state_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:tx_state_2\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \UART_RS485:BUART:tx_state_2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_6020 : LABEL IS "macrocell28";
    ATTRIBUTE Location OF Net_6020 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:tx_bitclk\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \UART_RS485:BUART:tx_bitclk\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_state_1\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \UART_RS485:BUART:rx_state_1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_state_0\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \UART_RS485:BUART:rx_state_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_load_fifo\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \UART_RS485:BUART:rx_load_fifo\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_state_3\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \UART_RS485:BUART:rx_state_3\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_state_2\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \UART_RS485:BUART:rx_state_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_bitclk_enable\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \UART_RS485:BUART:rx_bitclk_enable\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \UART_RS485:BUART:rx_state_stop1_reg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_status_1\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \UART_RS485:BUART:rx_status_1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_status_3\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \UART_RS485:BUART:rx_status_3\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_break_detect\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \UART_RS485:BUART:rx_break_detect\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_last\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \UART_RS485:BUART:rx_last\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \PWM_MOTORS:PWMUDB:runmode_enable\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \PWM_MOTORS:PWMUDB:runmode_enable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_3086 : LABEL IS "macrocell42";
    ATTRIBUTE Location OF Net_3086 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_3474 : LABEL IS "macrocell43";
    ATTRIBUTE Location OF Net_3474 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF cydff_2 : LABEL IS "macrocell44";
    ATTRIBUTE Location OF cydff_2 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \COUNTER_ENC:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_RS485:BUART:rx_state_2_split\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \UART_RS485:BUART:rx_state_2_split\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:prevCompare\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \COUNTER_ENC:CounterUDB:prevCompare\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \COUNTER_ENC:CounterUDB:count_stored_i\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \COUNTER_ENC:CounterUDB:count_stored_i\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_1592 : LABEL IS "macrocell49";
    ATTRIBUTE Location OF Net_1592 : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF Signal_2_C(0)_SYNC : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_3018 : LABEL IS "macrocell50";
    ATTRIBUTE Location OF Net_3018 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_5190_2 : LABEL IS "macrocell51";
    ATTRIBUTE Location OF Net_5190_2 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_5190_1 : LABEL IS "macrocell52";
    ATTRIBUTE Location OF Net_5190_1 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_5190_0 : LABEL IS "macrocell53";
    ATTRIBUTE Location OF Net_5190_0 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_old_id_2 : LABEL IS "macrocell54";
    ATTRIBUTE Location OF AMuxHw_Decoder_old_id_2 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_old_id_1 : LABEL IS "macrocell55";
    ATTRIBUTE Location OF AMuxHw_Decoder_old_id_1 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_old_id_0 : LABEL IS "macrocell56";
    ATTRIBUTE Location OF AMuxHw_Decoder_old_id_0 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_0 : LABEL IS "macrocell57";
    ATTRIBUTE Location OF AMuxHw_Decoder_one_hot_0 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_1 : LABEL IS "macrocell58";
    ATTRIBUTE Location OF AMuxHw_Decoder_one_hot_1 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_2 : LABEL IS "macrocell59";
    ATTRIBUTE Location OF AMuxHw_Decoder_one_hot_2 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_3 : LABEL IS "macrocell60";
    ATTRIBUTE Location OF AMuxHw_Decoder_one_hot_3 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_4 : LABEL IS "macrocell61";
    ATTRIBUTE Location OF AMuxHw_Decoder_one_hot_4 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_5 : LABEL IS "macrocell62";
    ATTRIBUTE Location OF AMuxHw_Decoder_one_hot_5 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF AMuxHw_Decoder_one_hot_6 : LABEL IS "macrocell63";
    ATTRIBUTE Location OF AMuxHw_Decoder_one_hot_6 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF cy_srff_3 : LABEL IS "macrocell64";
    ATTRIBUTE Location OF cy_srff_3 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_5507 : LABEL IS "macrocell65";
    ATTRIBUTE Location OF Net_5507 : LABEL IS "U(2,1)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_124,
            dclk_0 => Net_124_local,
            dclk_glb_1 => \ADC:Net_93\,
            dclk_1 => \ADC:Net_93_local\,
            dclk_glb_2 => Net_6285,
            dclk_2 => Net_6285_local,
            aclk_glb_0 => \ADC:Net_488\,
            aclk_0 => \ADC:Net_488_local\,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\,
            clk_a_dig_0 => \ADC:Net_488_adig_local\,
            dclk_glb_3 => Net_3377,
            dclk_3 => Net_3377_local,
            dclk_glb_4 => Net_10,
            dclk_4 => Net_10_local,
            dclk_glb_5 => Net_1308,
            dclk_5 => Net_1308_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            dclk_glb_ff_2 => \ClockBlock.dclk_glb_ff_2__sig\,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\);

    MOTOR_1A:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_1A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_1A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_1A(0)__PA,
            oe => open,
            pin_input => Net_3390,
            pad_out => MOTOR_1A(0)_PAD,
            pad_in => MOTOR_1A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_EN:logicalport
        GENERIC MAP(
            drive_mode => "110110",
            ibuf_enabled => "11",
            id => "671293f7-780f-457c-aa7d-804de8a64965",
            init_dr_st => "00",
            input_buffer_sel => "0000",
            input_clk_en => 0,
            input_sync => "11",
            input_sync_mode => "00",
            intr_mode => "0000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "2,2",
            layout_mode => "CONTIGUOUS",
            oe_conn => "00",
            oe_reset => 0,
            oe_sync => "00",
            output_clk_en => 0,
            output_clock_mode => "00",
            output_conn => "11",
            output_mode => "00",
            output_reset => 0,
            output_sync => "00",
            ovt_hyst_trim => "00",
            ovt_needed => "00",
            ovt_slew_control => "0000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "M1,M2",
            pin_mode => "OO",
            por_state => 2,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "11",
            sio_ibuf => "00000000",
            sio_info => "0000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "00",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00",
            vtrip => "1010",
            width => 2,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_EN(0)__PA,
            oe => open,
            pin_input => Net_2450,
            pad_out => MOTOR_EN(0)_PAD,
            pad_in => MOTOR_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_EN(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_EN",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_EN(1)__PA,
            oe => open,
            pin_input => Net_2437,
            pad_out => MOTOR_EN(1)_PAD,
            pad_in => MOTOR_EN(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_2A:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "958506a1-4353-43d5-8e11-aba93302caa1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_2A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_2A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_2A(0)__PA,
            oe => open,
            pin_input => Net_3388,
            pad_out => MOTOR_2A(0)_PAD,
            pad_in => MOTOR_2A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RS485_RX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RS485_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RS485_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RS485_RX(0)__PA,
            oe => open,
            fb => Net_6196,
            pad_in => RS485_RX(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RS485_TX:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d55049de-f559-4856-91bd-6913f5ef939b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RS485_TX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RS485_TX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RS485_TX(0)__PA,
            oe => open,
            pin_input => Net_2627,
            pad_out => RS485_TX(0)_PAD,
            pad_in => RS485_TX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RS_485_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "294a8542-13bb-492d-93ce-945bd1f598a8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RS_485_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RS_485_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RS_485_EN(0)__PA,
            oe => open,
            pin_input => Net_6020,
            pad_out => RS_485_EN(0)_PAD,
            pad_in => RS_485_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Signal_1_C:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "9381434d-ab9e-46b9-8147-fd3f5c4d8b7d",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Signal_1_C(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Signal_1_C",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Signal_1_C(0)__PA,
            oe => open,
            fb => Net_1060,
            pad_in => Signal_1_C(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    VOLTAGE_SENSE:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    VOLTAGE_SENSE(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "VOLTAGE_SENSE",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => VOLTAGE_SENSE(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_0,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CURRENT_SENSE_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "7bc8296e-0925-4c45-bc42-d5d2c24c1efd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CURRENT_SENSE_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CURRENT_SENSE_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => CURRENT_SENSE_1(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_1,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_1B:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "653fafc2-0769-4d73-969e-7b60a05feecf",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_1B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_1B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_1B(0)__PA,
            oe => open,
            pin_input => Net_3389,
            pad_out => MOTOR_1B(0)_PAD,
            pad_in => MOTOR_1B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_2B:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c2cf9b6e-1718-4244-9d09-07347d9b5ab5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_2B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_2B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_2B(0)__PA,
            oe => open,
            pin_input => Net_3387,
            pad_out => MOTOR_2B(0)_PAD,
            pad_in => MOTOR_2B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Signal_2_C:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "180bad5a-1eff-4600-bb31-bcfcc3ae77de",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Signal_2_C(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Signal_2_C",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Signal_2_C(0)__PA,
            oe => open,
            fb => Net_1341,
            pad_in => Signal_2_C(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    USB_VDD:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "4c15b41e-e284-4978-99e7-5aaee19bd0ce",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    USB_VDD(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "USB_VDD",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => USB_VDD(0)__PA,
            oe => open,
            pin_input => Net_2311,
            pad_out => USB_VDD(0)_PAD,
            pad_in => USB_VDD(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    FTDI_ENABLE:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "52f31aa9-2f0a-497d-9a1f-1424095e13e6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    FTDI_ENABLE(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "FTDI_ENABLE",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => FTDI_ENABLE(0)__PA,
            oe => open,
            pin_input => Net_2214,
            pad_out => FTDI_ENABLE(0)_PAD,
            pad_in => FTDI_ENABLE(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CURRENT_SENSE_2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "c7e51901-7389-4e2c-b83a-1c550fbe7c38",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CURRENT_SENSE_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CURRENT_SENSE_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => CURRENT_SENSE_2(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_2,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "d5a0e4a7-1f9c-4b60-a1af-168d8495643c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED(0)__PA,
            oe => open,
            pin_input => Net_6422,
            pad_out => LED(0)_PAD,
            pad_in => LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Signal_1_B:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Signal_1_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Signal_1_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Signal_1_B(0)__PA,
            oe => open,
            pin_input => Net_1592,
            pad_out => Signal_1_B(0)_PAD,
            pad_in => Signal_1_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Signal_2_B:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "716880a4-a921-4796-8144-1705cc642ac8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Signal_2_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Signal_2_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Signal_2_B(0)__PA,
            oe => open,
            pin_input => Net_1592,
            pad_out => Signal_2_B(0)_PAD,
            pad_in => Signal_2_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Signal_1_A:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1465fead-f679-4a57-8fc7-887b419aab9e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Signal_1_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Signal_1_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Signal_1_A(0)__PA,
            oe => open,
            pin_input => cydff_2,
            pad_out => Signal_1_A(0)_PAD,
            pad_in => Signal_1_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Signal_2_A:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c3ba8156-a5d5-4148-954f-9a15113410e2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Signal_2_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Signal_2_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Signal_2_A(0)__PA,
            oe => open,
            pin_input => cydff_2,
            pad_out => Signal_2_A(0)_PAD,
            pad_in => Signal_2_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EMG_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "09b29a40-bd03-486f-a43b-223846be83e0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EMG_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EMG_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => EMG_1(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_3,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EMG_2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "3a7dc5af-e47c-49b4-a9ee-0202135bfb99",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EMG_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EMG_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => EMG_2(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_4,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    UP_DOWN:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "a62f9675-542c-4367-8628-c0ad240e6a54",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    UP_DOWN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "UP_DOWN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => UP_DOWN(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_5,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LEFT_RIGHT:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "99acb0bc-7393-441e-83d5-782cfeadbf35",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LEFT_RIGHT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LEFT_RIGHT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => LEFT_RIGHT(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => AMuxHw_Decoder_one_hot_6,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_3390:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_3390,
            main_0 => Net_3545,
            main_1 => Net_3086);

    Net_2627:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2627,
            main_0 => \UART_RS485:BUART:txn\);

    \UART_RS485:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:counter_load_not\,
            main_0 => \UART_RS485:BUART:tx_state_1\,
            main_1 => \UART_RS485:BUART:tx_state_0\,
            main_2 => \UART_RS485:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RS485:BUART:tx_state_2\);

    \UART_RS485:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:tx_status_0\,
            main_0 => \UART_RS485:BUART:tx_state_1\,
            main_1 => \UART_RS485:BUART:tx_state_0\,
            main_2 => \UART_RS485:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RS485:BUART:tx_fifo_empty\,
            main_4 => \UART_RS485:BUART:tx_state_2\);

    \UART_RS485:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:tx_status_2\,
            main_0 => \UART_RS485:BUART:tx_fifo_notfull\);

    \UART_RS485:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_counter_load\,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_state_3\,
            main_3 => \UART_RS485:BUART:rx_state_2\);

    \UART_RS485:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_status_4\,
            main_0 => \UART_RS485:BUART:rx_load_fifo\,
            main_1 => \UART_RS485:BUART:rx_fifofull\);

    \UART_RS485:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_status_5\,
            main_0 => \UART_RS485:BUART:rx_fifonotempty\,
            main_1 => \UART_RS485:BUART:rx_state_stop1_reg\);

    Signal_1_C(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_1060,
            out => Net_1060_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    RS485_RX(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_6196,
            out => Net_6196_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Net_3388:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_3388,
            main_0 => Net_3474,
            main_1 => Net_3096);

    \COUNTER_ENC:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \COUNTER_ENC:CounterUDB:reload\,
            main_0 => Net_824,
            main_1 => \COUNTER_ENC:CounterUDB:per_equal\);

    \COUNTER_ENC:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \COUNTER_ENC:CounterUDB:status_0\,
            main_0 => \COUNTER_ENC:CounterUDB:cmp_out_i\,
            main_1 => \COUNTER_ENC:CounterUDB:prevCompare\);

    \COUNTER_ENC:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \COUNTER_ENC:CounterUDB:status_2\,
            main_0 => \COUNTER_ENC:CounterUDB:per_equal\,
            main_1 => \COUNTER_ENC:CounterUDB:overflow_reg_i\);

    \COUNTER_ENC:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \COUNTER_ENC:CounterUDB:count_enable\,
            main_0 => \COUNTER_ENC:CounterUDB:control_7\,
            main_1 => \COUNTER_ENC:CounterUDB:count_stored_i\,
            main_2 => Net_1592);

    Net_2450:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2450,
            main_0 => Net_2814);

    \MY_TIMER:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \MY_TIMER:TimerUDB:status_tc\,
            main_0 => \MY_TIMER:TimerUDB:control_7\,
            main_1 => \MY_TIMER:TimerUDB:per_zero\);

    Net_2437:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2437,
            main_0 => Net_2815);

    Net_3389:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_3389,
            main_0 => Net_3545,
            main_1 => Net_3086);

    Net_3387:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_3387,
            main_0 => Net_3474,
            main_1 => Net_3096);

    AMuxHw_Decoder_is_active:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_3) + (main_0 * !main_3) + (!main_1 * main_4) + (main_1 * !main_4) + (!main_2 * main_5) + (main_2 * !main_5)",
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_is_active,
            main_0 => Net_5190_2,
            main_1 => Net_5190_1,
            main_2 => Net_5190_0,
            main_3 => AMuxHw_Decoder_old_id_2,
            main_4 => AMuxHw_Decoder_old_id_1,
            main_5 => AMuxHw_Decoder_old_id_0);

    Net_5460:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => Net_5460,
            main_0 => Net_5190_2,
            main_1 => Net_5190_1,
            main_2 => Net_5190_0);

    Net_6183:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_6183,
            main_0 => Net_6322,
            main_1 => Net_6357);

    \UART_RS485:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_6117,
            clock => ClockBlock_BUS_CLK);

    \UART_RS485:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_124,
            cs_addr_2 => \UART_RS485:BUART:tx_state_1\,
            cs_addr_1 => \UART_RS485:BUART:tx_state_0\,
            cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_RS485:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    __ZERO__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ZERO__);

    \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_124,
            cs_addr_0 => \UART_RS485:BUART:counter_load_not\,
            ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_RS485:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_RS485:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_124,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_RS485:BUART:tx_fifo_notfull\,
            status_2 => \UART_RS485:BUART:tx_status_2\,
            status_1 => \UART_RS485:BUART:tx_fifo_empty\,
            status_0 => \UART_RS485:BUART:tx_status_0\);

    \UART_RS485:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_124,
            cs_addr_2 => \UART_RS485:BUART:rx_state_1\,
            cs_addr_1 => \UART_RS485:BUART:rx_state_0\,
            cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\,
            route_si => Net_6196_SYNCOUT,
            f0_load => \UART_RS485:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_RS485:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1101001",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_124,
            reset => open,
            load => \UART_RS485:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_RS485:BUART:rx_count_6\,
            count_5 => \UART_RS485:BUART:rx_count_5\,
            count_4 => \UART_RS485:BUART:rx_count_4\,
            count_3 => \UART_RS485:BUART:rx_count_3\,
            count_2 => \UART_RS485:BUART:rx_count_2\,
            count_1 => \UART_RS485:BUART:rx_count_1\,
            count_0 => \UART_RS485:BUART:rx_count_0\,
            tc => \UART_RS485:BUART:rx_count7_tc\);

    \UART_RS485:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_124,
            status_6 => open,
            status_5 => \UART_RS485:BUART:rx_status_5\,
            status_4 => \UART_RS485:BUART:rx_status_4\,
            status_3 => \UART_RS485:BUART:rx_status_3\,
            status_2 => open,
            status_1 => \UART_RS485:BUART:rx_status_1\,
            status_0 => open,
            interrupt => Net_6117);

    \PWM_MOTORS:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3377,
            control_7 => \PWM_MOTORS:PWMUDB:control_7\,
            control_6 => \PWM_MOTORS:PWMUDB:control_6\,
            control_5 => \PWM_MOTORS:PWMUDB:control_5\,
            control_4 => \PWM_MOTORS:PWMUDB:control_4\,
            control_3 => \PWM_MOTORS:PWMUDB:control_3\,
            control_2 => \PWM_MOTORS:PWMUDB:control_2\,
            control_1 => \PWM_MOTORS:PWMUDB:control_1\,
            control_0 => \PWM_MOTORS:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3377,
            cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\,
            ce0_comb => \PWM_MOTORS:PWMUDB:cmp1_eq\,
            cl0_comb => \PWM_MOTORS:PWMUDB:cmp1_less\,
            z0_comb => \PWM_MOTORS:PWMUDB:tc_i\,
            ce1_comb => \PWM_MOTORS:PWMUDB:cmp2_eq\,
            cl1_comb => \PWM_MOTORS:PWMUDB:cmp2_less\,
            busclk => ClockBlock_BUS_CLK);

    ISR_RS485_RX:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_6117,
            clock => ClockBlock_BUS_CLK);

    \COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1308,
            control_7 => \COUNTER_ENC:CounterUDB:control_7\,
            control_6 => \COUNTER_ENC:CounterUDB:control_6\,
            control_5 => \COUNTER_ENC:CounterUDB:control_5\,
            control_4 => \COUNTER_ENC:CounterUDB:control_4\,
            control_3 => \COUNTER_ENC:CounterUDB:control_3\,
            control_2 => \COUNTER_ENC:CounterUDB:control_2\,
            control_1 => \COUNTER_ENC:CounterUDB:control_1\,
            control_0 => \COUNTER_ENC:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_824,
            clock => Net_1308,
            status_6 => \COUNTER_ENC:CounterUDB:status_6\,
            status_5 => \COUNTER_ENC:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \COUNTER_ENC:CounterUDB:status_2\,
            status_1 => \COUNTER_ENC:CounterUDB:status_1\,
            status_0 => \COUNTER_ENC:CounterUDB:status_0\);

    \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \COUNTER_ENC:CounterUDB:count_enable\,
            cs_addr_0 => \COUNTER_ENC:CounterUDB:reload\,
            ce0_comb => \COUNTER_ENC:CounterUDB:per_equal\,
            z0_comb => \COUNTER_ENC:CounterUDB:status_1\,
            ce1_comb => \COUNTER_ENC:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \COUNTER_ENC:CounterUDB:status_6\,
            f0_blk_stat_comb => \COUNTER_ENC:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            control_7 => \SHIFTREG_ENC_2:bSR:control_7\,
            control_6 => \SHIFTREG_ENC_2:bSR:control_6\,
            control_5 => \SHIFTREG_ENC_2:bSR:control_5\,
            control_4 => \SHIFTREG_ENC_2:bSR:control_4\,
            control_3 => \SHIFTREG_ENC_2:bSR:control_3\,
            control_2 => \SHIFTREG_ENC_2:bSR:control_2\,
            control_1 => \SHIFTREG_ENC_2:bSR:control_1\,
            control_0 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\,
            clk_en => Net_1592,
            busclk => ClockBlock_BUS_CLK);

    \SHIFTREG_ENC_2:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            status_6 => \SHIFTREG_ENC_2:bSR:status_6\,
            status_5 => \SHIFTREG_ENC_2:bSR:status_5\,
            status_4 => \SHIFTREG_ENC_2:bSR:status_4\,
            status_3 => \SHIFTREG_ENC_2:bSR:status_3\,
            status_2 => open,
            status_1 => cydff_2,
            status_0 => open,
            clk_en => Net_1592);

    \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\,
            route_si => Net_1060_SYNCOUT,
            f1_load => cydff_2,
            clk_en => Net_1592,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.ce0__sig\,
            cl0 => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.cl0__sig\,
            z0 => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.z0__sig\,
            ff0 => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.ff0__sig\,
            ce1 => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.ce1__sig\,
            cl1 => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.cl1__sig\,
            z1 => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.z1__sig\,
            ff1 => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.ff1__sig\,
            co_msb => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.cfbo__sig\,
            sil => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.sor__sig\,
            cmsbi => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.cmsbo__sig\);

    \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\,
            route_si => Net_1060_SYNCOUT,
            f1_load => cydff_2,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_1592,
            ce0i => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.ce0__sig\,
            cl0i => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.cl0__sig\,
            z0i => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.z0__sig\,
            ff0i => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.ff0__sig\,
            ce1i => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.ce1__sig\,
            cl1i => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.cl1__sig\,
            z1i => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.z1__sig\,
            ff1i => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.ff1__sig\,
            ci => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.co_msb__sig\,
            sir => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0.cfbo__sig\,
            sor => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.sor__sig\,
            cmsbo => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.cmsbo__sig\,
            ce0 => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.ce0__sig\,
            cl0 => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.cl0__sig\,
            z0 => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.z0__sig\,
            ff0 => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.ff0__sig\,
            ce1 => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.ce1__sig\,
            cl1 => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.cl1__sig\,
            z1 => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.z1__sig\,
            ff1 => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.ff1__sig\,
            co_msb => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.cfbo__sig\,
            sil => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2.sor__sig\,
            cmsbi => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2.cmsbo__sig\);

    \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\,
            route_si => Net_1060_SYNCOUT,
            f1_load => cydff_2,
            so_comb => Net_6436,
            f0_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_4\,
            f0_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_3\,
            f1_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_6\,
            f1_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_1592,
            ce0i => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.ce0__sig\,
            cl0i => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.cl0__sig\,
            z0i => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.z0__sig\,
            ff0i => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.ff0__sig\,
            ce1i => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.ce1__sig\,
            cl1i => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.cl1__sig\,
            z1i => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.z1__sig\,
            ff1i => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.ff1__sig\,
            ci => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.co_msb__sig\,
            sir => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1.cfbo__sig\,
            sor => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2.sor__sig\,
            cmsbo => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2.cmsbo__sig\);

    \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            control_7 => \SHIFTREG_ENC_1:bSR:control_7\,
            control_6 => \SHIFTREG_ENC_1:bSR:control_6\,
            control_5 => \SHIFTREG_ENC_1:bSR:control_5\,
            control_4 => \SHIFTREG_ENC_1:bSR:control_4\,
            control_3 => \SHIFTREG_ENC_1:bSR:control_3\,
            control_2 => \SHIFTREG_ENC_1:bSR:control_2\,
            control_1 => \SHIFTREG_ENC_1:bSR:control_1\,
            control_0 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\,
            clk_en => Net_1592,
            busclk => ClockBlock_BUS_CLK);

    \SHIFTREG_ENC_1:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            status_6 => \SHIFTREG_ENC_1:bSR:status_6\,
            status_5 => \SHIFTREG_ENC_1:bSR:status_5\,
            status_4 => \SHIFTREG_ENC_1:bSR:status_4\,
            status_3 => \SHIFTREG_ENC_1:bSR:status_3\,
            status_2 => open,
            status_1 => cydff_2,
            status_0 => open,
            clk_en => Net_1592);

    \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\,
            route_si => Net_6436,
            f1_load => cydff_2,
            clk_en => Net_1592,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.ce0__sig\,
            cl0 => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.cl0__sig\,
            z0 => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.z0__sig\,
            ff0 => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.ff0__sig\,
            ce1 => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.ce1__sig\,
            cl1 => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.cl1__sig\,
            z1 => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.z1__sig\,
            ff1 => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.ff1__sig\,
            co_msb => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.cfbo__sig\,
            sil => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.sor__sig\,
            cmsbi => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.cmsbo__sig\);

    \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\,
            route_si => Net_6436,
            f1_load => cydff_2,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_1592,
            ce0i => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.ce0__sig\,
            cl0i => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.cl0__sig\,
            z0i => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.z0__sig\,
            ff0i => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.ff0__sig\,
            ce1i => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.ce1__sig\,
            cl1i => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.cl1__sig\,
            z1i => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.z1__sig\,
            ff1i => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.ff1__sig\,
            ci => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.co_msb__sig\,
            sir => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0.cfbo__sig\,
            sor => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.sor__sig\,
            cmsbo => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.cmsbo__sig\,
            ce0 => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.ce0__sig\,
            cl0 => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.cl0__sig\,
            z0 => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.z0__sig\,
            ff0 => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.ff0__sig\,
            ce1 => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.ce1__sig\,
            cl1 => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.cl1__sig\,
            z1 => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.z1__sig\,
            ff1 => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.ff1__sig\,
            co_msb => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.cfbo__sig\,
            sil => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2.sor__sig\,
            cmsbi => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2.cmsbo__sig\);

    \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\,
            route_si => Net_6436,
            f1_load => cydff_2,
            f0_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_4\,
            f0_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_3\,
            f1_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_6\,
            f1_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_1592,
            ce0i => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.ce0__sig\,
            cl0i => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.cl0__sig\,
            z0i => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.z0__sig\,
            ff0i => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.ff0__sig\,
            ce1i => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.ce1__sig\,
            cl1i => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.cl1__sig\,
            z1i => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.z1__sig\,
            ff1i => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.ff1__sig\,
            ci => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.co_msb__sig\,
            sir => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1.cfbo__sig\,
            sor => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2.sor__sig\,
            cmsbo => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2.cmsbo__sig\);

    \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            control_7 => \SHIFTREG_ENC_4:bSR:control_7\,
            control_6 => \SHIFTREG_ENC_4:bSR:control_6\,
            control_5 => \SHIFTREG_ENC_4:bSR:control_5\,
            control_4 => \SHIFTREG_ENC_4:bSR:control_4\,
            control_3 => \SHIFTREG_ENC_4:bSR:control_3\,
            control_2 => \SHIFTREG_ENC_4:bSR:control_2\,
            control_1 => \SHIFTREG_ENC_4:bSR:control_1\,
            control_0 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\,
            clk_en => Net_1592,
            busclk => ClockBlock_BUS_CLK);

    \SHIFTREG_ENC_4:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            status_6 => \SHIFTREG_ENC_4:bSR:status_6\,
            status_5 => \SHIFTREG_ENC_4:bSR:status_5\,
            status_4 => \SHIFTREG_ENC_4:bSR:status_4\,
            status_3 => \SHIFTREG_ENC_4:bSR:status_3\,
            status_2 => open,
            status_1 => cydff_2,
            status_0 => open,
            clk_en => Net_1592);

    \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\,
            route_si => Net_1341_SYNCOUT,
            f1_load => cydff_2,
            clk_en => Net_1592,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.ce0__sig\,
            cl0 => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.cl0__sig\,
            z0 => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.z0__sig\,
            ff0 => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.ff0__sig\,
            ce1 => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.ce1__sig\,
            cl1 => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.cl1__sig\,
            z1 => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.z1__sig\,
            ff1 => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.ff1__sig\,
            co_msb => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.cfbo__sig\,
            sil => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.sor__sig\,
            cmsbi => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.cmsbo__sig\);

    \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\,
            route_si => Net_1341_SYNCOUT,
            f1_load => cydff_2,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_1592,
            ce0i => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.ce0__sig\,
            cl0i => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.cl0__sig\,
            z0i => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.z0__sig\,
            ff0i => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.ff0__sig\,
            ce1i => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.ce1__sig\,
            cl1i => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.cl1__sig\,
            z1i => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.z1__sig\,
            ff1i => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.ff1__sig\,
            ci => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.co_msb__sig\,
            sir => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0.cfbo__sig\,
            sor => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.sor__sig\,
            cmsbo => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.cmsbo__sig\,
            ce0 => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.ce0__sig\,
            cl0 => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.cl0__sig\,
            z0 => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.z0__sig\,
            ff0 => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.ff0__sig\,
            ce1 => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.ce1__sig\,
            cl1 => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.cl1__sig\,
            z1 => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.z1__sig\,
            ff1 => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.ff1__sig\,
            co_msb => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.cfbo__sig\,
            sil => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2.sor__sig\,
            cmsbi => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2.cmsbo__sig\);

    \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_4:bSR:ctrl_clk_enable\,
            route_si => Net_1341_SYNCOUT,
            f1_load => cydff_2,
            so_comb => Net_6443,
            f0_bus_stat_comb => \SHIFTREG_ENC_4:bSR:status_4\,
            f0_blk_stat_comb => \SHIFTREG_ENC_4:bSR:status_3\,
            f1_bus_stat_comb => \SHIFTREG_ENC_4:bSR:status_6\,
            f1_blk_stat_comb => \SHIFTREG_ENC_4:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_1592,
            ce0i => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.ce0__sig\,
            cl0i => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.cl0__sig\,
            z0i => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.z0__sig\,
            ff0i => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.ff0__sig\,
            ce1i => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.ce1__sig\,
            cl1i => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.cl1__sig\,
            z1i => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.z1__sig\,
            ff1i => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.ff1__sig\,
            ci => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.co_msb__sig\,
            sir => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1.cfbo__sig\,
            sor => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2.sor__sig\,
            cmsbo => \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2.cmsbo__sig\);

    \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            control_7 => \SHIFTREG_ENC_3:bSR:control_7\,
            control_6 => \SHIFTREG_ENC_3:bSR:control_6\,
            control_5 => \SHIFTREG_ENC_3:bSR:control_5\,
            control_4 => \SHIFTREG_ENC_3:bSR:control_4\,
            control_3 => \SHIFTREG_ENC_3:bSR:control_3\,
            control_2 => \SHIFTREG_ENC_3:bSR:control_2\,
            control_1 => \SHIFTREG_ENC_3:bSR:control_1\,
            control_0 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\,
            clk_en => Net_1592,
            busclk => ClockBlock_BUS_CLK);

    \SHIFTREG_ENC_3:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            status_6 => \SHIFTREG_ENC_3:bSR:status_6\,
            status_5 => \SHIFTREG_ENC_3:bSR:status_5\,
            status_4 => \SHIFTREG_ENC_3:bSR:status_4\,
            status_3 => \SHIFTREG_ENC_3:bSR:status_3\,
            status_2 => open,
            status_1 => cydff_2,
            status_0 => open,
            clk_en => Net_1592);

    \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\,
            route_si => Net_6443,
            f1_load => cydff_2,
            clk_en => Net_1592,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.ce0__sig\,
            cl0 => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.cl0__sig\,
            z0 => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.z0__sig\,
            ff0 => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.ff0__sig\,
            ce1 => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.ce1__sig\,
            cl1 => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.cl1__sig\,
            z1 => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.z1__sig\,
            ff1 => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.ff1__sig\,
            co_msb => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.cfbo__sig\,
            sil => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.sor__sig\,
            cmsbi => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.cmsbo__sig\);

    \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\,
            route_si => Net_6443,
            f1_load => cydff_2,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_1592,
            ce0i => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.ce0__sig\,
            cl0i => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.cl0__sig\,
            z0i => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.z0__sig\,
            ff0i => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.ff0__sig\,
            ce1i => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.ce1__sig\,
            cl1i => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.cl1__sig\,
            z1i => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.z1__sig\,
            ff1i => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.ff1__sig\,
            ci => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.co_msb__sig\,
            sir => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0.cfbo__sig\,
            sor => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.sor__sig\,
            cmsbo => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.cmsbo__sig\,
            ce0 => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.ce0__sig\,
            cl0 => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.cl0__sig\,
            z0 => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.z0__sig\,
            ff0 => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.ff0__sig\,
            ce1 => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.ce1__sig\,
            cl1 => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.cl1__sig\,
            z1 => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.z1__sig\,
            ff1 => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.ff1__sig\,
            co_msb => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.co_msb__sig\,
            sol_msb => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.sol_msb__sig\,
            cfbo => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.cfbo__sig\,
            sil => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2.sor__sig\,
            cmsbi => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2.cmsbo__sig\);

    \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1308,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\,
            route_si => Net_6443,
            f1_load => cydff_2,
            f0_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_4\,
            f0_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_3\,
            f1_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_6\,
            f1_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_1592,
            ce0i => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.ce0__sig\,
            cl0i => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.cl0__sig\,
            z0i => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.z0__sig\,
            ff0i => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.ff0__sig\,
            ce1i => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.ce1__sig\,
            cl1i => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.cl1__sig\,
            z1i => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.z1__sig\,
            ff1i => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.ff1__sig\,
            ci => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.co_msb__sig\,
            sir => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.sol_msb__sig\,
            cfbi => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1.cfbo__sig\,
            sor => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2.sor__sig\,
            cmsbo => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2.cmsbo__sig\);

    \LED_REG:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \LED_REG:control_7\,
            control_6 => \LED_REG:control_6\,
            control_5 => \LED_REG:control_5\,
            control_4 => \LED_REG:control_4\,
            control_3 => \LED_REG:control_3\,
            control_2 => \LED_REG:control_2\,
            control_1 => \LED_REG:control_1\,
            control_0 => Net_6422,
            busclk => ClockBlock_BUS_CLK);

    \RS485_CTS:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \RS485_CTS:control_7\,
            control_6 => \RS485_CTS:control_6\,
            control_5 => \RS485_CTS:control_5\,
            control_4 => \RS485_CTS:control_4\,
            control_3 => \RS485_CTS:control_3\,
            control_2 => \RS485_CTS:control_2\,
            control_1 => \RS485_CTS:control_1\,
            control_0 => Net_2311,
            busclk => ClockBlock_BUS_CLK);

    \MOTOR_ON_OFF:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \MOTOR_ON_OFF:control_7\,
            control_6 => \MOTOR_ON_OFF:control_6\,
            control_5 => \MOTOR_ON_OFF:control_5\,
            control_4 => \MOTOR_ON_OFF:control_4\,
            control_3 => \MOTOR_ON_OFF:control_3\,
            control_2 => \MOTOR_ON_OFF:control_2\,
            control_1 => Net_2815,
            control_0 => Net_2814,
            busclk => ClockBlock_BUS_CLK);

    \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            control_7 => \MY_TIMER:TimerUDB:control_7\,
            control_6 => \MY_TIMER:TimerUDB:control_6\,
            control_5 => \MY_TIMER:TimerUDB:control_5\,
            control_4 => \MY_TIMER:TimerUDB:control_4\,
            control_3 => \MY_TIMER:TimerUDB:control_3\,
            control_2 => \MY_TIMER:TimerUDB:control_2\,
            control_1 => \MY_TIMER:TimerUDB:control_1\,
            control_0 => \MY_TIMER:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \MY_TIMER:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \MY_TIMER:TimerUDB:status_3\,
            status_2 => \MY_TIMER:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \MY_TIMER:TimerUDB:status_tc\);

    \MY_TIMER:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            cs_addr_1 => \MY_TIMER:TimerUDB:control_7\,
            cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \MY_TIMER:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \MY_TIMER:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \MY_TIMER:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \MY_TIMER:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \MY_TIMER:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \MY_TIMER:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \MY_TIMER:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \MY_TIMER:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \MY_TIMER:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \MY_TIMER:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \MY_TIMER:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \MY_TIMER:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \MY_TIMER:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \MY_TIMER:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            cs_addr_1 => \MY_TIMER:TimerUDB:control_7\,
            cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \MY_TIMER:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \MY_TIMER:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \MY_TIMER:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \MY_TIMER:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \MY_TIMER:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \MY_TIMER:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \MY_TIMER:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \MY_TIMER:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \MY_TIMER:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \MY_TIMER:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \MY_TIMER:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \MY_TIMER:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \MY_TIMER:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \MY_TIMER:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \MY_TIMER:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \MY_TIMER:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \MY_TIMER:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \MY_TIMER:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \MY_TIMER:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \MY_TIMER:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \MY_TIMER:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \MY_TIMER:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \MY_TIMER:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \MY_TIMER:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \MY_TIMER:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \MY_TIMER:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \MY_TIMER:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            cs_addr_1 => \MY_TIMER:TimerUDB:control_7\,
            cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\,
            z0_comb => \MY_TIMER:TimerUDB:per_zero\,
            f0_bus_stat_comb => \MY_TIMER:TimerUDB:status_3\,
            f0_blk_stat_comb => \MY_TIMER:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \MY_TIMER:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \MY_TIMER:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \MY_TIMER:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \MY_TIMER:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \MY_TIMER:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \MY_TIMER:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \MY_TIMER:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \MY_TIMER:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \MY_TIMER:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \MY_TIMER:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \MY_TIMER:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \MY_TIMER:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \MY_TIMER:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \FTDI_ENABLE_REG:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \FTDI_ENABLE_REG:control_7\,
            control_6 => \FTDI_ENABLE_REG:control_6\,
            control_5 => \FTDI_ENABLE_REG:control_5\,
            control_4 => \FTDI_ENABLE_REG:control_4\,
            control_3 => \FTDI_ENABLE_REG:control_3\,
            control_2 => \FTDI_ENABLE_REG:control_2\,
            control_1 => \FTDI_ENABLE_REG:control_1\,
            control_0 => Net_2214,
            busclk => ClockBlock_BUS_CLK);

    \PACER_TIMER:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => Net_3136,
            cmp => \PACER_TIMER:Net_261\,
            irq => \PACER_TIMER:Net_57\);

    \FF_STATUS:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_3018);

    \RESET_FF:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \RESET_FF:control_7\,
            control_6 => \RESET_FF:control_6\,
            control_5 => \RESET_FF:control_5\,
            control_4 => \RESET_FF:control_4\,
            control_3 => \RESET_FF:control_3\,
            control_2 => \RESET_FF:control_2\,
            control_1 => \RESET_FF:control_1\,
            control_0 => Net_3233,
            busclk => ClockBlock_BUS_CLK);

    \Sync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => Net_3136,
            out => Net_3143);

    \MOTOR_DIR:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \MOTOR_DIR:control_7\,
            control_6 => \MOTOR_DIR:control_6\,
            control_5 => \MOTOR_DIR:control_5\,
            control_4 => \MOTOR_DIR:control_4\,
            control_3 => \MOTOR_DIR:control_3\,
            control_2 => \MOTOR_DIR:control_2\,
            control_1 => Net_3096,
            control_0 => Net_3545,
            busclk => ClockBlock_BUS_CLK);

    \ADC_STATUS:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_4716);

    \ADC:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 12)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_0__sig\,
            reset_udb => open,
            reset_dec => \ADC:mod_reset\,
            extclk_cp_udb => \ADC:Net_93_local\,
            dec_clock => \ADC:aclock\,
            mod_dat_3 => \ADC:mod_dat_3\,
            mod_dat_2 => \ADC:mod_dat_2\,
            mod_dat_1 => \ADC:mod_dat_1\,
            mod_dat_0 => \ADC:mod_dat_0\,
            dout_udb_7 => \ADC:Net_245_7\,
            dout_udb_6 => \ADC:Net_245_6\,
            dout_udb_5 => \ADC:Net_245_5\,
            dout_udb_4 => \ADC:Net_245_4\,
            dout_udb_3 => \ADC:Net_245_3\,
            dout_udb_2 => \ADC:Net_245_2\,
            dout_udb_1 => \ADC:Net_245_1\,
            dout_udb_0 => \ADC:Net_245_0\);

    \ADC:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_5118,
            clock => ClockBlock_BUS_CLK);

    \ADC:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC:aclock\,
            mod_dat_3 => \ADC:mod_dat_3\,
            mod_dat_2 => \ADC:mod_dat_2\,
            mod_dat_1 => \ADC:mod_dat_1\,
            mod_dat_0 => \ADC:mod_dat_0\,
            ext_start => Net_5507,
            modrst => \ADC:mod_reset\,
            interrupt => Net_5118);

    DMA:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_5118,
            termin => '0',
            termout => Net_4716,
            clock => ClockBlock_BUS_CLK);

    \ADC_SOC:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \ADC_SOC:control_7\,
            control_6 => \ADC_SOC:control_6\,
            control_5 => \ADC_SOC:control_5\,
            control_4 => \ADC_SOC:control_4\,
            control_3 => \ADC_SOC:control_3\,
            control_2 => \ADC_SOC:control_2\,
            control_1 => \ADC_SOC:control_1\,
            control_0 => Net_4627,
            busclk => ClockBlock_BUS_CLK);

    \Sync_ADC:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => Net_5118,
            out => Net_6417);

    ISR_WATCHDOG:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_5984,
            clock => ClockBlock_BUS_CLK);

    \WATCHDOG_COUNTER:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_2__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => Net_6183,
            tc => \WATCHDOG_COUNTER:Net_48\,
            cmp => \WATCHDOG_COUNTER:Net_54\,
            irq => Net_5984);

    \WATCHDOG_ENABLER:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \WATCHDOG_ENABLER:control_7\,
            control_6 => \WATCHDOG_ENABLER:control_6\,
            control_5 => \WATCHDOG_ENABLER:control_5\,
            control_4 => \WATCHDOG_ENABLER:control_4\,
            control_3 => \WATCHDOG_ENABLER:control_3\,
            control_2 => \WATCHDOG_ENABLER:control_2\,
            control_1 => \WATCHDOG_ENABLER:control_1\,
            control_0 => Net_6322,
            busclk => ClockBlock_BUS_CLK);

    \WATCHDOG_REFRESH:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000001",
            cy_ext_reset => 1,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_6285,
            control_7 => \WATCHDOG_REFRESH:control_7\,
            control_6 => \WATCHDOG_REFRESH:control_6\,
            control_5 => \WATCHDOG_REFRESH:control_5\,
            control_4 => \WATCHDOG_REFRESH:control_4\,
            control_3 => \WATCHDOG_REFRESH:control_3\,
            control_2 => \WATCHDOG_REFRESH:control_2\,
            control_1 => \WATCHDOG_REFRESH:control_1\,
            control_0 => Net_6357,
            busclk => ClockBlock_BUS_CLK);

    \RESET_COUNTERS:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000001",
            clken_mode => 1)
        PORT MAP(
            control_7 => \RESET_COUNTERS:control_7\,
            control_6 => \RESET_COUNTERS:control_6\,
            control_5 => \RESET_COUNTERS:control_5\,
            control_4 => \RESET_COUNTERS:control_4\,
            control_3 => \RESET_COUNTERS:control_3\,
            control_2 => \RESET_COUNTERS:control_2\,
            control_1 => \RESET_COUNTERS:control_1\,
            control_0 => Net_824,
            busclk => ClockBlock_BUS_CLK);

    \UART_RS485:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:txn\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:txn\,
            main_1 => \UART_RS485:BUART:tx_state_1\,
            main_2 => \UART_RS485:BUART:tx_state_0\,
            main_3 => \UART_RS485:BUART:tx_shift_out\,
            main_4 => \UART_RS485:BUART:tx_state_2\,
            main_5 => \UART_RS485:BUART:tx_counter_dp\,
            main_6 => \UART_RS485:BUART:tx_bitclk\);

    \UART_RS485:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:tx_state_1\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:tx_state_1\,
            main_1 => \UART_RS485:BUART:tx_state_0\,
            main_2 => \UART_RS485:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RS485:BUART:tx_state_2\,
            main_4 => \UART_RS485:BUART:tx_counter_dp\,
            main_5 => \UART_RS485:BUART:tx_bitclk\);

    \UART_RS485:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:tx_state_0\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:tx_state_1\,
            main_1 => \UART_RS485:BUART:tx_state_0\,
            main_2 => \UART_RS485:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RS485:BUART:tx_fifo_empty\,
            main_4 => \UART_RS485:BUART:tx_state_2\,
            main_5 => \UART_RS485:BUART:tx_bitclk\);

    \UART_RS485:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:tx_state_2\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:tx_state_1\,
            main_1 => \UART_RS485:BUART:tx_state_0\,
            main_2 => \UART_RS485:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RS485:BUART:tx_state_2\,
            main_4 => \UART_RS485:BUART:tx_counter_dp\,
            main_5 => \UART_RS485:BUART:tx_bitclk\);

    Net_6020:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_6020,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:tx_state_1\,
            main_1 => \UART_RS485:BUART:tx_state_0\,
            main_2 => \UART_RS485:BUART:tx_state_2\);

    \UART_RS485:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:tx_bitclk\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:tx_state_1\,
            main_1 => \UART_RS485:BUART:tx_state_0\,
            main_2 => \UART_RS485:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RS485:BUART:tx_state_2\);

    \UART_RS485:BUART:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_5) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_state_1\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => \UART_RS485:BUART:rx_break_detect\,
            main_6 => Net_6196_SYNCOUT);

    \UART_RS485:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_10) + (!main_0 * !main_1 * main_2 * main_4 * !main_9 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_8) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_9) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_state_0\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => \UART_RS485:BUART:rx_count_6\,
            main_6 => \UART_RS485:BUART:rx_count_5\,
            main_7 => \UART_RS485:BUART:rx_count_4\,
            main_8 => \UART_RS485:BUART:rx_count_3\,
            main_9 => \UART_RS485:BUART:rx_break_detect\,
            main_10 => Net_6196_SYNCOUT);

    \UART_RS485:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_load_fifo\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => \UART_RS485:BUART:rx_count_6\,
            main_6 => \UART_RS485:BUART:rx_count_5\,
            main_7 => \UART_RS485:BUART:rx_count_4\,
            main_8 => \UART_RS485:BUART:rx_count_3\);

    \UART_RS485:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_state_3\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => \UART_RS485:BUART:rx_count_6\,
            main_6 => \UART_RS485:BUART:rx_count_5\,
            main_7 => \UART_RS485:BUART:rx_count_4\,
            main_8 => \UART_RS485:BUART:rx_count_3\);

    \UART_RS485:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4) + (main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_state_2\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => \UART_RS485:BUART:rx_state_2_split\);

    \UART_RS485:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_bitclk_enable\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_count_2\,
            main_1 => \UART_RS485:BUART:rx_count_1\,
            main_2 => \UART_RS485:BUART:rx_count_0\);

    \UART_RS485:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_state_stop1_reg\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_state_3\,
            main_3 => \UART_RS485:BUART:rx_state_2\);

    \UART_RS485:BUART:rx_status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_status_1\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => \UART_RS485:BUART:rx_count_6\,
            main_6 => \UART_RS485:BUART:rx_count_5\,
            main_7 => \UART_RS485:BUART:rx_count_4\,
            main_8 => \UART_RS485:BUART:rx_count_3\,
            main_9 => \UART_RS485:BUART:rx_break_detect\);

    \UART_RS485:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_status_3\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => Net_6196_SYNCOUT);

    \UART_RS485:BUART:rx_break_detect\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_9 * !main_10) + (!main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_9 * main_10) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_9 * main_10) + (main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9) + (main_0 * main_1 * main_2 * !main_3 * main_4 * !main_9 * main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_break_detect\,
            clock_0 => Net_124,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => \UART_RS485:BUART:rx_count_6\,
            main_6 => \UART_RS485:BUART:rx_count_5\,
            main_7 => \UART_RS485:BUART:rx_count_4\,
            main_8 => \UART_RS485:BUART:rx_count_3\,
            main_9 => \UART_RS485:BUART:rx_break_detect\,
            main_10 => Net_6196_SYNCOUT);

    \UART_RS485:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_last\,
            clock_0 => Net_124,
            main_0 => Net_6196_SYNCOUT);

    \PWM_MOTORS:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_MOTORS:PWMUDB:runmode_enable\,
            clock_0 => Net_3377,
            main_0 => \PWM_MOTORS:PWMUDB:control_7\);

    Net_3086:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3086,
            clock_0 => Net_3377,
            main_0 => \PWM_MOTORS:PWMUDB:runmode_enable\,
            main_1 => \PWM_MOTORS:PWMUDB:cmp1_eq\,
            main_2 => \PWM_MOTORS:PWMUDB:cmp1_less\);

    Net_3474:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3474,
            clock_0 => Net_3377,
            main_0 => \PWM_MOTORS:PWMUDB:runmode_enable\,
            main_1 => \PWM_MOTORS:PWMUDB:cmp2_eq\,
            main_2 => \PWM_MOTORS:PWMUDB:cmp2_less\);

    cydff_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            q => cydff_2,
            clock_0 => Net_1308,
            main_0 => \COUNTER_ENC:CounterUDB:overflow_reg_i\,
            main_1 => \COUNTER_ENC:CounterUDB:prevCompare\);

    \COUNTER_ENC:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \COUNTER_ENC:CounterUDB:overflow_reg_i\,
            clock_0 => Net_1308,
            main_0 => \COUNTER_ENC:CounterUDB:per_equal\);

    \UART_RS485:BUART:rx_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * !main_1 * main_2 * main_4 * main_9) + (!main_0 * !main_1 * main_2 * main_4 * main_11) + (!main_0 * !main_1 * !main_3 * !main_4 * main_10 * !main_11) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7 * !main_8) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_9) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_11)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_RS485:BUART:rx_state_2_split\,
            main_0 => \UART_RS485:BUART:rx_state_1\,
            main_1 => \UART_RS485:BUART:rx_state_0\,
            main_2 => \UART_RS485:BUART:rx_bitclk_enable\,
            main_3 => \UART_RS485:BUART:rx_state_3\,
            main_4 => \UART_RS485:BUART:rx_state_2\,
            main_5 => \UART_RS485:BUART:rx_count_6\,
            main_6 => \UART_RS485:BUART:rx_count_5\,
            main_7 => \UART_RS485:BUART:rx_count_4\,
            main_8 => \UART_RS485:BUART:rx_count_3\,
            main_9 => \UART_RS485:BUART:rx_break_detect\,
            main_10 => \UART_RS485:BUART:rx_last\,
            main_11 => Net_6196_SYNCOUT);

    \COUNTER_ENC:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \COUNTER_ENC:CounterUDB:prevCompare\,
            clock_0 => Net_1308,
            main_0 => \COUNTER_ENC:CounterUDB:cmp_out_i\);

    \COUNTER_ENC:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \COUNTER_ENC:CounterUDB:count_stored_i\,
            clock_0 => Net_1308,
            main_0 => Net_1592);

    Net_1592:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1592,
            clock_0 => Net_1308);

    Signal_2_C(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_1341,
            out => Net_1341_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Net_3018:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3018,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_3018,
            main_1 => Net_3143,
            main_2 => Net_3233);

    Net_5190_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4) + (main_1 * main_2)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_5190_2,
            clk_en => Net_6417,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_6417,
            main_1 => Net_5190_2,
            main_2 => Net_5460,
            main_3 => Net_5190_1,
            main_4 => Net_5190_0);

    Net_5190_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3) + (main_1 * main_2)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_5190_1,
            clk_en => Net_6417,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_6417,
            main_1 => Net_5460,
            main_2 => Net_5190_1,
            main_3 => Net_5190_0);

    Net_5190_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_5190_0,
            clk_en => Net_6417,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_6417,
            main_1 => Net_5460,
            main_2 => Net_5190_0);

    AMuxHw_Decoder_old_id_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_old_id_2,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_5190_2);

    AMuxHw_Decoder_old_id_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_old_id_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_5190_1);

    AMuxHw_Decoder_old_id_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_old_id_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_5190_0);

    AMuxHw_Decoder_one_hot_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_2,
            main_2 => AMuxHw_Decoder_old_id_1,
            main_3 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_2,
            main_2 => AMuxHw_Decoder_old_id_1,
            main_3 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_2,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_2,
            main_2 => AMuxHw_Decoder_old_id_1,
            main_3 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_3,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_2,
            main_2 => AMuxHw_Decoder_old_id_1,
            main_3 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_4,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_2,
            main_2 => AMuxHw_Decoder_old_id_1,
            main_3 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_5,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_2,
            main_2 => AMuxHw_Decoder_old_id_1,
            main_3 => AMuxHw_Decoder_old_id_0);

    AMuxHw_Decoder_one_hot_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => AMuxHw_Decoder_one_hot_6,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMuxHw_Decoder_is_active,
            main_1 => AMuxHw_Decoder_old_id_2,
            main_2 => AMuxHw_Decoder_old_id_1,
            main_3 => AMuxHw_Decoder_old_id_0);

    cy_srff_3:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cy_srff_3,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_5460,
            main_1 => Net_4627,
            main_2 => cy_srff_3);

    Net_5507:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_5507,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_6417,
            main_1 => Net_5507,
            main_2 => Net_4627);

END __DEFAULT__;
