/dts-v1/;

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "ck,rv32xsoc";
	model = "ck,rv32xsoc";

	chosen {
		bootargs = "";
		stdout-path = "";
	};
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <50000000>;
		CPU0:cpu@0 {
			device_type = "cpu";
			reg = <0>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv32ima";
			mmu-type = "riscv,sv32";
			clock-frequency = <50000000>;
			CPU0_intc: interrupt-controller {
				#interrupt-cells = <1>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
			};
		};
	};
	memory@0 {
		device_type = "memory";
		reg = <0x0 0x4000>;
	};
	memory@80000000 {
		device_type = "memory";
		reg = <0x8000000 0x04000000>;
	};
	uart@40000000 {
		compatible = "ck,uart0";
		reg = <0x40000000 0x1000>;
		clock-frequency = <38400>;
		interrupts = <10>;
		interrupt-parent = <&PLIC>;
	};
	sdchctr@40001000 {
		compatible = "ck,sdhc0";
		reg = <0x40001000 0x1000>;
		clock-frequency = <25000000>;
		interrupts = <4>;
		interrupt-parent = <&PLIC>;
	};
	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "ucbbar,spike-bare-soc", "simple-bus";
		ranges;
		CLINT:clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&CPU0_intc 3 &CPU0_intc 7>;
			reg = <0x02000000 0x000c0000>;
		};
		PLIC:interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&CPU0_intc 11 &CPU0_intc 9>;
			reg = <0x0c000000 0x04000000>;
			riscv,max-priority = <7>;
			riscv,ndev = <32>;
		};
	};
};
