
stm32_threadOS_v_1_1_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003638  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08003744  08003744  00013744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800381c  0800381c  000200b0  2**0
                  CONTENTS
  4 .ARM          00000000  0800381c  0800381c  000200b0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800381c  0800381c  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800381c  0800381c  0001381c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003820  08003820  00013820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  08003824  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fa8  200000b0  080038d4  000200b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001058  080038d4  00021058  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200d9  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007f2e  00000000  00000000  0002011c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a8b  00000000  00000000  0002804a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007c0  00000000  00000000  00029ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005d4  00000000  00000000  0002a298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017c6e  00000000  00000000  0002a86c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000098ff  00000000  00000000  000424da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00083f00  00000000  00000000  0004bdd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000025f0  00000000  00000000  000cfcdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000d22cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000b0 	.word	0x200000b0
 8000128:	00000000 	.word	0x00000000
 800012c:	0800372c 	.word	0x0800372c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000b4 	.word	0x200000b4
 8000148:	0800372c 	.word	0x0800372c

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__aeabi_f2iz>:
 8000608:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800060c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000610:	d30f      	bcc.n	8000632 <__aeabi_f2iz+0x2a>
 8000612:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000616:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061a:	d90d      	bls.n	8000638 <__aeabi_f2iz+0x30>
 800061c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000620:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000624:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000628:	fa23 f002 	lsr.w	r0, r3, r2
 800062c:	bf18      	it	ne
 800062e:	4240      	negne	r0, r0
 8000630:	4770      	bx	lr
 8000632:	f04f 0000 	mov.w	r0, #0
 8000636:	4770      	bx	lr
 8000638:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800063c:	d101      	bne.n	8000642 <__aeabi_f2iz+0x3a>
 800063e:	0242      	lsls	r2, r0, #9
 8000640:	d105      	bne.n	800064e <__aeabi_f2iz+0x46>
 8000642:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000646:	bf08      	it	eq
 8000648:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800064c:	4770      	bx	lr
 800064e:	f04f 0000 	mov.w	r0, #0
 8000652:	4770      	bx	lr

08000654 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000658:	f000 fffe 	bl	8001658 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800065c:	f000 f807 	bl	800066e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000660:	f000 f874 	bl	800074c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000664:	f000 f848 	bl	80006f8 <MX_USART1_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  extern void run();
  run();
 8000668:	f000 ffa8 	bl	80015bc <run>
  while (1)
 800066c:	e7fe      	b.n	800066c <main+0x18>

0800066e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800066e:	b580      	push	{r7, lr}
 8000670:	b090      	sub	sp, #64	; 0x40
 8000672:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000674:	f107 0318 	add.w	r3, r7, #24
 8000678:	2228      	movs	r2, #40	; 0x28
 800067a:	2100      	movs	r1, #0
 800067c:	4618      	mov	r0, r3
 800067e:	f002 fac3 	bl	8002c08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000682:	1d3b      	adds	r3, r7, #4
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
 8000688:	605a      	str	r2, [r3, #4]
 800068a:	609a      	str	r2, [r3, #8]
 800068c:	60da      	str	r2, [r3, #12]
 800068e:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000690:	2301      	movs	r3, #1
 8000692:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000694:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000698:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800069a:	2300      	movs	r3, #0
 800069c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800069e:	2301      	movs	r3, #1
 80006a0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a2:	2302      	movs	r3, #2
 80006a4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80006ac:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80006b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b2:	f107 0318 	add.w	r3, r7, #24
 80006b6:	4618      	mov	r0, r3
 80006b8:	f001 fabc 	bl	8001c34 <HAL_RCC_OscConfig>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80006c2:	f000 f865 	bl	8000790 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c6:	230f      	movs	r3, #15
 80006c8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ca:	2302      	movs	r3, #2
 80006cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ce:	2300      	movs	r3, #0
 80006d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d8:	2300      	movs	r3, #0
 80006da:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006dc:	1d3b      	adds	r3, r7, #4
 80006de:	2102      	movs	r1, #2
 80006e0:	4618      	mov	r0, r3
 80006e2:	f001 fd29 	bl	8002138 <HAL_RCC_ClockConfig>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80006ec:	f000 f850 	bl	8000790 <Error_Handler>
  }
}
 80006f0:	bf00      	nop
 80006f2:	3740      	adds	r7, #64	; 0x40
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006fc:	4b11      	ldr	r3, [pc, #68]	; (8000744 <MX_USART1_UART_Init+0x4c>)
 80006fe:	4a12      	ldr	r2, [pc, #72]	; (8000748 <MX_USART1_UART_Init+0x50>)
 8000700:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000702:	4b10      	ldr	r3, [pc, #64]	; (8000744 <MX_USART1_UART_Init+0x4c>)
 8000704:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000708:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800070a:	4b0e      	ldr	r3, [pc, #56]	; (8000744 <MX_USART1_UART_Init+0x4c>)
 800070c:	2200      	movs	r2, #0
 800070e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000710:	4b0c      	ldr	r3, [pc, #48]	; (8000744 <MX_USART1_UART_Init+0x4c>)
 8000712:	2200      	movs	r2, #0
 8000714:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000716:	4b0b      	ldr	r3, [pc, #44]	; (8000744 <MX_USART1_UART_Init+0x4c>)
 8000718:	2200      	movs	r2, #0
 800071a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800071c:	4b09      	ldr	r3, [pc, #36]	; (8000744 <MX_USART1_UART_Init+0x4c>)
 800071e:	220c      	movs	r2, #12
 8000720:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000722:	4b08      	ldr	r3, [pc, #32]	; (8000744 <MX_USART1_UART_Init+0x4c>)
 8000724:	2200      	movs	r2, #0
 8000726:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000728:	4b06      	ldr	r3, [pc, #24]	; (8000744 <MX_USART1_UART_Init+0x4c>)
 800072a:	2200      	movs	r2, #0
 800072c:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 800072e:	4805      	ldr	r0, [pc, #20]	; (8000744 <MX_USART1_UART_Init+0x4c>)
 8000730:	f001 fe90 	bl	8002454 <HAL_HalfDuplex_Init>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800073a:	f000 f829 	bl	8000790 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800073e:	bf00      	nop
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	200000cc 	.word	0x200000cc
 8000748:	40013800 	.word	0x40013800

0800074c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000752:	4b0e      	ldr	r3, [pc, #56]	; (800078c <MX_GPIO_Init+0x40>)
 8000754:	699b      	ldr	r3, [r3, #24]
 8000756:	4a0d      	ldr	r2, [pc, #52]	; (800078c <MX_GPIO_Init+0x40>)
 8000758:	f043 0320 	orr.w	r3, r3, #32
 800075c:	6193      	str	r3, [r2, #24]
 800075e:	4b0b      	ldr	r3, [pc, #44]	; (800078c <MX_GPIO_Init+0x40>)
 8000760:	699b      	ldr	r3, [r3, #24]
 8000762:	f003 0320 	and.w	r3, r3, #32
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800076a:	4b08      	ldr	r3, [pc, #32]	; (800078c <MX_GPIO_Init+0x40>)
 800076c:	699b      	ldr	r3, [r3, #24]
 800076e:	4a07      	ldr	r2, [pc, #28]	; (800078c <MX_GPIO_Init+0x40>)
 8000770:	f043 0304 	orr.w	r3, r3, #4
 8000774:	6193      	str	r3, [r2, #24]
 8000776:	4b05      	ldr	r3, [pc, #20]	; (800078c <MX_GPIO_Init+0x40>)
 8000778:	699b      	ldr	r3, [r3, #24]
 800077a:	f003 0304 	and.w	r3, r3, #4
 800077e:	603b      	str	r3, [r7, #0]
 8000780:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000782:	bf00      	nop
 8000784:	370c      	adds	r7, #12
 8000786:	46bd      	mov	sp, r7
 8000788:	bc80      	pop	{r7}
 800078a:	4770      	bx	lr
 800078c:	40021000 	.word	0x40021000

08000790 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000794:	b672      	cpsid	i
}
 8000796:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000798:	e7fe      	b.n	8000798 <Error_Handler+0x8>
	...

0800079c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80007a2:	4b0e      	ldr	r3, [pc, #56]	; (80007dc <HAL_MspInit+0x40>)
 80007a4:	699b      	ldr	r3, [r3, #24]
 80007a6:	4a0d      	ldr	r2, [pc, #52]	; (80007dc <HAL_MspInit+0x40>)
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	6193      	str	r3, [r2, #24]
 80007ae:	4b0b      	ldr	r3, [pc, #44]	; (80007dc <HAL_MspInit+0x40>)
 80007b0:	699b      	ldr	r3, [r3, #24]
 80007b2:	f003 0301 	and.w	r3, r3, #1
 80007b6:	607b      	str	r3, [r7, #4]
 80007b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ba:	4b08      	ldr	r3, [pc, #32]	; (80007dc <HAL_MspInit+0x40>)
 80007bc:	69db      	ldr	r3, [r3, #28]
 80007be:	4a07      	ldr	r2, [pc, #28]	; (80007dc <HAL_MspInit+0x40>)
 80007c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007c4:	61d3      	str	r3, [r2, #28]
 80007c6:	4b05      	ldr	r3, [pc, #20]	; (80007dc <HAL_MspInit+0x40>)
 80007c8:	69db      	ldr	r3, [r3, #28]
 80007ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ce:	603b      	str	r3, [r7, #0]
 80007d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007d2:	bf00      	nop
 80007d4:	370c      	adds	r7, #12
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bc80      	pop	{r7}
 80007da:	4770      	bx	lr
 80007dc:	40021000 	.word	0x40021000

080007e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b088      	sub	sp, #32
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e8:	f107 0310 	add.w	r3, r7, #16
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
 80007f0:	605a      	str	r2, [r3, #4]
 80007f2:	609a      	str	r2, [r3, #8]
 80007f4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4a16      	ldr	r2, [pc, #88]	; (8000854 <HAL_UART_MspInit+0x74>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d124      	bne.n	800084a <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000800:	4b15      	ldr	r3, [pc, #84]	; (8000858 <HAL_UART_MspInit+0x78>)
 8000802:	699b      	ldr	r3, [r3, #24]
 8000804:	4a14      	ldr	r2, [pc, #80]	; (8000858 <HAL_UART_MspInit+0x78>)
 8000806:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800080a:	6193      	str	r3, [r2, #24]
 800080c:	4b12      	ldr	r3, [pc, #72]	; (8000858 <HAL_UART_MspInit+0x78>)
 800080e:	699b      	ldr	r3, [r3, #24]
 8000810:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000814:	60fb      	str	r3, [r7, #12]
 8000816:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000818:	4b0f      	ldr	r3, [pc, #60]	; (8000858 <HAL_UART_MspInit+0x78>)
 800081a:	699b      	ldr	r3, [r3, #24]
 800081c:	4a0e      	ldr	r2, [pc, #56]	; (8000858 <HAL_UART_MspInit+0x78>)
 800081e:	f043 0304 	orr.w	r3, r3, #4
 8000822:	6193      	str	r3, [r2, #24]
 8000824:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <HAL_UART_MspInit+0x78>)
 8000826:	699b      	ldr	r3, [r3, #24]
 8000828:	f003 0304 	and.w	r3, r3, #4
 800082c:	60bb      	str	r3, [r7, #8]
 800082e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000830:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000834:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000836:	2312      	movs	r3, #18
 8000838:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800083a:	2303      	movs	r3, #3
 800083c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800083e:	f107 0310 	add.w	r3, r7, #16
 8000842:	4619      	mov	r1, r3
 8000844:	4805      	ldr	r0, [pc, #20]	; (800085c <HAL_UART_MspInit+0x7c>)
 8000846:	f001 f871 	bl	800192c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800084a:	bf00      	nop
 800084c:	3720      	adds	r7, #32
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	40013800 	.word	0x40013800
 8000858:	40021000 	.word	0x40021000
 800085c:	40010800 	.word	0x40010800

08000860 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8000864:	e7fe      	b.n	8000864 <NMI_Handler+0x4>

08000866 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000866:	b480      	push	{r7}
 8000868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800086a:	e7fe      	b.n	800086a <MemManage_Handler+0x4>

0800086c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000870:	e7fe      	b.n	8000870 <BusFault_Handler+0x4>

08000872 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000872:	b480      	push	{r7}
 8000874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000876:	e7fe      	b.n	8000876 <UsageFault_Handler+0x4>

08000878 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	bc80      	pop	{r7}
 8000882:	4770      	bx	lr

08000884 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b086      	sub	sp, #24
 8000888:	af00      	add	r7, sp, #0
 800088a:	60f8      	str	r0, [r7, #12]
 800088c:	60b9      	str	r1, [r7, #8]
 800088e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000890:	2300      	movs	r3, #0
 8000892:	617b      	str	r3, [r7, #20]
 8000894:	e00a      	b.n	80008ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000896:	f3af 8000 	nop.w
 800089a:	4601      	mov	r1, r0
 800089c:	68bb      	ldr	r3, [r7, #8]
 800089e:	1c5a      	adds	r2, r3, #1
 80008a0:	60ba      	str	r2, [r7, #8]
 80008a2:	b2ca      	uxtb	r2, r1
 80008a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	3301      	adds	r3, #1
 80008aa:	617b      	str	r3, [r7, #20]
 80008ac:	697a      	ldr	r2, [r7, #20]
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	429a      	cmp	r2, r3
 80008b2:	dbf0      	blt.n	8000896 <_read+0x12>
  }

  return len;
 80008b4:	687b      	ldr	r3, [r7, #4]
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3718      	adds	r7, #24
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}

080008be <_close>:
  }
  return len;
}

int _close(int file)
{
 80008be:	b480      	push	{r7}
 80008c0:	b083      	sub	sp, #12
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80008c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	370c      	adds	r7, #12
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bc80      	pop	{r7}
 80008d2:	4770      	bx	lr

080008d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008e4:	605a      	str	r2, [r3, #4]
  return 0;
 80008e6:	2300      	movs	r3, #0
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	370c      	adds	r7, #12
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bc80      	pop	{r7}
 80008f0:	4770      	bx	lr

080008f2 <_isatty>:

int _isatty(int file)
{
 80008f2:	b480      	push	{r7}
 80008f4:	b083      	sub	sp, #12
 80008f6:	af00      	add	r7, sp, #0
 80008f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80008fa:	2301      	movs	r3, #1
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	370c      	adds	r7, #12
 8000900:	46bd      	mov	sp, r7
 8000902:	bc80      	pop	{r7}
 8000904:	4770      	bx	lr

08000906 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000906:	b480      	push	{r7}
 8000908:	b085      	sub	sp, #20
 800090a:	af00      	add	r7, sp, #0
 800090c:	60f8      	str	r0, [r7, #12]
 800090e:	60b9      	str	r1, [r7, #8]
 8000910:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000912:	2300      	movs	r3, #0
}
 8000914:	4618      	mov	r0, r3
 8000916:	3714      	adds	r7, #20
 8000918:	46bd      	mov	sp, r7
 800091a:	bc80      	pop	{r7}
 800091c:	4770      	bx	lr
	...

08000920 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b086      	sub	sp, #24
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000928:	4a14      	ldr	r2, [pc, #80]	; (800097c <_sbrk+0x5c>)
 800092a:	4b15      	ldr	r3, [pc, #84]	; (8000980 <_sbrk+0x60>)
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000934:	4b13      	ldr	r3, [pc, #76]	; (8000984 <_sbrk+0x64>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d102      	bne.n	8000942 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800093c:	4b11      	ldr	r3, [pc, #68]	; (8000984 <_sbrk+0x64>)
 800093e:	4a12      	ldr	r2, [pc, #72]	; (8000988 <_sbrk+0x68>)
 8000940:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000942:	4b10      	ldr	r3, [pc, #64]	; (8000984 <_sbrk+0x64>)
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	4413      	add	r3, r2
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	429a      	cmp	r2, r3
 800094e:	d207      	bcs.n	8000960 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000950:	f002 f9a8 	bl	8002ca4 <__errno>
 8000954:	4603      	mov	r3, r0
 8000956:	220c      	movs	r2, #12
 8000958:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800095a:	f04f 33ff 	mov.w	r3, #4294967295
 800095e:	e009      	b.n	8000974 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000960:	4b08      	ldr	r3, [pc, #32]	; (8000984 <_sbrk+0x64>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000966:	4b07      	ldr	r3, [pc, #28]	; (8000984 <_sbrk+0x64>)
 8000968:	681a      	ldr	r2, [r3, #0]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	4413      	add	r3, r2
 800096e:	4a05      	ldr	r2, [pc, #20]	; (8000984 <_sbrk+0x64>)
 8000970:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000972:	68fb      	ldr	r3, [r7, #12]
}
 8000974:	4618      	mov	r0, r3
 8000976:	3718      	adds	r7, #24
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20005000 	.word	0x20005000
 8000980:	00000400 	.word	0x00000400
 8000984:	20000114 	.word	0x20000114
 8000988:	20001058 	.word	0x20001058

0800098c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	bc80      	pop	{r7}
 8000996:	4770      	bx	lr

08000998 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000998:	f7ff fff8 	bl	800098c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800099c:	480b      	ldr	r0, [pc, #44]	; (80009cc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800099e:	490c      	ldr	r1, [pc, #48]	; (80009d0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009a0:	4a0c      	ldr	r2, [pc, #48]	; (80009d4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80009a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009a4:	e002      	b.n	80009ac <LoopCopyDataInit>

080009a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009aa:	3304      	adds	r3, #4

080009ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009b0:	d3f9      	bcc.n	80009a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009b2:	4a09      	ldr	r2, [pc, #36]	; (80009d8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80009b4:	4c09      	ldr	r4, [pc, #36]	; (80009dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009b8:	e001      	b.n	80009be <LoopFillZerobss>

080009ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009bc:	3204      	adds	r2, #4

080009be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009c0:	d3fb      	bcc.n	80009ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009c2:	f002 f975 	bl	8002cb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009c6:	f7ff fe45 	bl	8000654 <main>
  bx lr
 80009ca:	4770      	bx	lr
  ldr r0, =_sdata
 80009cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009d0:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 80009d4:	08003824 	.word	0x08003824
  ldr r2, =_sbss
 80009d8:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 80009dc:	20001058 	.word	0x20001058

080009e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009e0:	e7fe      	b.n	80009e0 <ADC1_2_IRQHandler>
	...

080009e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	4603      	mov	r3, r0
 80009ec:	6039      	str	r1, [r7, #0]
 80009ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	db0a      	blt.n	8000a0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	b2da      	uxtb	r2, r3
 80009fc:	490c      	ldr	r1, [pc, #48]	; (8000a30 <__NVIC_SetPriority+0x4c>)
 80009fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a02:	0112      	lsls	r2, r2, #4
 8000a04:	b2d2      	uxtb	r2, r2
 8000a06:	440b      	add	r3, r1
 8000a08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a0c:	e00a      	b.n	8000a24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	b2da      	uxtb	r2, r3
 8000a12:	4908      	ldr	r1, [pc, #32]	; (8000a34 <__NVIC_SetPriority+0x50>)
 8000a14:	79fb      	ldrb	r3, [r7, #7]
 8000a16:	f003 030f 	and.w	r3, r3, #15
 8000a1a:	3b04      	subs	r3, #4
 8000a1c:	0112      	lsls	r2, r2, #4
 8000a1e:	b2d2      	uxtb	r2, r2
 8000a20:	440b      	add	r3, r1
 8000a22:	761a      	strb	r2, [r3, #24]
}
 8000a24:	bf00      	nop
 8000a26:	370c      	adds	r7, #12
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bc80      	pop	{r7}
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	e000e100 	.word	0xe000e100
 8000a34:	e000ed00 	.word	0xe000ed00

08000a38 <idleThread>:
static volatile uint32_t taskTime = 0;


static uint32_t idleThreadStack[64];
uint32_t stm32_thread_idle_count;
static void idleThread() {
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
	stm32_thread_idle_count = 0;
 8000a3c:	4b04      	ldr	r3, [pc, #16]	; (8000a50 <idleThread+0x18>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	601a      	str	r2, [r3, #0]
	while (1) {
		stm32_thread_idle_count++;
 8000a42:	4b03      	ldr	r3, [pc, #12]	; (8000a50 <idleThread+0x18>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	3301      	adds	r3, #1
 8000a48:	4a01      	ldr	r2, [pc, #4]	; (8000a50 <idleThread+0x18>)
 8000a4a:	6013      	str	r3, [r2, #0]
 8000a4c:	e7f9      	b.n	8000a42 <idleThread+0xa>
 8000a4e:	bf00      	nop
 8000a50:	200002ec 	.word	0x200002ec

08000a54 <addThread>:
	}
}

static void addThread(int freeIndex, void (*threadTask)(), uint32_t *stack,
		uint32_t stackLen,int argLen,void**args) {
 8000a54:	b480      	push	{r7}
 8000a56:	b087      	sub	sp, #28
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	60f8      	str	r0, [r7, #12]
 8000a5c:	60b9      	str	r1, [r7, #8]
 8000a5e:	607a      	str	r2, [r7, #4]
 8000a60:	603b      	str	r3, [r7, #0]
	int i = freeIndex;
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	617b      	str	r3, [r7, #20]
	//Empty thread found
	thread[i].ID = freeIndex;
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	b2d8      	uxtb	r0, r3
 8000a6a:	4968      	ldr	r1, [pc, #416]	; (8000c0c <addThread+0x1b8>)
 8000a6c:	697a      	ldr	r2, [r7, #20]
 8000a6e:	4613      	mov	r3, r2
 8000a70:	009b      	lsls	r3, r3, #2
 8000a72:	4413      	add	r3, r2
 8000a74:	00db      	lsls	r3, r3, #3
 8000a76:	440b      	add	r3, r1
 8000a78:	4602      	mov	r2, r0
 8000a7a:	701a      	strb	r2, [r3, #0]
	thread[i].stack = stack;
 8000a7c:	4963      	ldr	r1, [pc, #396]	; (8000c0c <addThread+0x1b8>)
 8000a7e:	697a      	ldr	r2, [r7, #20]
 8000a80:	4613      	mov	r3, r2
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	4413      	add	r3, r2
 8000a86:	00db      	lsls	r3, r3, #3
 8000a88:	440b      	add	r3, r1
 8000a8a:	3304      	adds	r3, #4
 8000a8c:	687a      	ldr	r2, [r7, #4]
 8000a8e:	601a      	str	r2, [r3, #0]
	thread[i].stackLen = stackLen;
 8000a90:	495e      	ldr	r1, [pc, #376]	; (8000c0c <addThread+0x1b8>)
 8000a92:	697a      	ldr	r2, [r7, #20]
 8000a94:	4613      	mov	r3, r2
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	4413      	add	r3, r2
 8000a9a:	00db      	lsls	r3, r3, #3
 8000a9c:	440b      	add	r3, r1
 8000a9e:	3308      	adds	r3, #8
 8000aa0:	683a      	ldr	r2, [r7, #0]
 8000aa2:	601a      	str	r2, [r3, #0]
	thread[i].threadFunc = threadTask;
 8000aa4:	4959      	ldr	r1, [pc, #356]	; (8000c0c <addThread+0x1b8>)
 8000aa6:	697a      	ldr	r2, [r7, #20]
 8000aa8:	4613      	mov	r3, r2
 8000aaa:	009b      	lsls	r3, r3, #2
 8000aac:	4413      	add	r3, r2
 8000aae:	00db      	lsls	r3, r3, #3
 8000ab0:	440b      	add	r3, r1
 8000ab2:	3314      	adds	r3, #20
 8000ab4:	68ba      	ldr	r2, [r7, #8]
 8000ab6:	601a      	str	r2, [r3, #0]
	thread[i].action = STM32_THREAD_ACTION_RUNNING;
 8000ab8:	4954      	ldr	r1, [pc, #336]	; (8000c0c <addThread+0x1b8>)
 8000aba:	697a      	ldr	r2, [r7, #20]
 8000abc:	4613      	mov	r3, r2
 8000abe:	009b      	lsls	r3, r3, #2
 8000ac0:	4413      	add	r3, r2
 8000ac2:	00db      	lsls	r3, r3, #3
 8000ac4:	440b      	add	r3, r1
 8000ac6:	3310      	adds	r3, #16
 8000ac8:	2201      	movs	r2, #1
 8000aca:	701a      	strb	r2, [r3, #0]
	thread[i].argLen = argLen;
 8000acc:	494f      	ldr	r1, [pc, #316]	; (8000c0c <addThread+0x1b8>)
 8000ace:	697a      	ldr	r2, [r7, #20]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	4413      	add	r3, r2
 8000ad6:	00db      	lsls	r3, r3, #3
 8000ad8:	440b      	add	r3, r1
 8000ada:	331c      	adds	r3, #28
 8000adc:	6a3a      	ldr	r2, [r7, #32]
 8000ade:	601a      	str	r2, [r3, #0]
	thread[i].args = args;
 8000ae0:	494a      	ldr	r1, [pc, #296]	; (8000c0c <addThread+0x1b8>)
 8000ae2:	697a      	ldr	r2, [r7, #20]
 8000ae4:	4613      	mov	r3, r2
 8000ae6:	009b      	lsls	r3, r3, #2
 8000ae8:	4413      	add	r3, r2
 8000aea:	00db      	lsls	r3, r3, #3
 8000aec:	440b      	add	r3, r1
 8000aee:	3320      	adds	r3, #32
 8000af0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000af2:	601a      	str	r2, [r3, #0]
	thread[i].timeTillNow = 0;
 8000af4:	4945      	ldr	r1, [pc, #276]	; (8000c0c <addThread+0x1b8>)
 8000af6:	697a      	ldr	r2, [r7, #20]
 8000af8:	4613      	mov	r3, r2
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	4413      	add	r3, r2
 8000afe:	00db      	lsls	r3, r3, #3
 8000b00:	440b      	add	r3, r1
 8000b02:	3324      	adds	r3, #36	; 0x24
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]


	uint32_t *psp = (uint32_t*) &stack[stackLen];
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	687a      	ldr	r2, [r7, #4]
 8000b0e:	4413      	add	r3, r2
 8000b10:	613b      	str	r3, [r7, #16]

	// fill dummy stack frame
	*(--psp) = 0x01000000u; // Dummy xPSR, just enable Thumb State bit;
 8000b12:	693b      	ldr	r3, [r7, #16]
 8000b14:	3b04      	subs	r3, #4
 8000b16:	613b      	str	r3, [r7, #16]
 8000b18:	693b      	ldr	r3, [r7, #16]
 8000b1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000b1e:	601a      	str	r2, [r3, #0]
	*(--psp) = (uint32_t) threadTask; // PC
 8000b20:	693b      	ldr	r3, [r7, #16]
 8000b22:	3b04      	subs	r3, #4
 8000b24:	613b      	str	r3, [r7, #16]
 8000b26:	68ba      	ldr	r2, [r7, #8]
 8000b28:	693b      	ldr	r3, [r7, #16]
 8000b2a:	601a      	str	r2, [r3, #0]
	*(--psp) = 0xFFFFFFFDu; // LR with EXC_RETURN to return to Thread using PSP
 8000b2c:	693b      	ldr	r3, [r7, #16]
 8000b2e:	3b04      	subs	r3, #4
 8000b30:	613b      	str	r3, [r7, #16]
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	f06f 0202 	mvn.w	r2, #2
 8000b38:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x12121212u; // Dummy R12
 8000b3a:	693b      	ldr	r3, [r7, #16]
 8000b3c:	3b04      	subs	r3, #4
 8000b3e:	613b      	str	r3, [r7, #16]
 8000b40:	693b      	ldr	r3, [r7, #16]
 8000b42:	f04f 3212 	mov.w	r2, #303174162	; 0x12121212
 8000b46:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x03030303u; // Dummy R3
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	3b04      	subs	r3, #4
 8000b4c:	613b      	str	r3, [r7, #16]
 8000b4e:	693b      	ldr	r3, [r7, #16]
 8000b50:	f04f 3203 	mov.w	r2, #50529027	; 0x3030303
 8000b54:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x02020202u; // Dummy R2
 8000b56:	693b      	ldr	r3, [r7, #16]
 8000b58:	3b04      	subs	r3, #4
 8000b5a:	613b      	str	r3, [r7, #16]
 8000b5c:	693b      	ldr	r3, [r7, #16]
 8000b5e:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
 8000b62:	601a      	str	r2, [r3, #0]
	*(--psp) = (uint32_t)args; // Dummy R1
 8000b64:	693b      	ldr	r3, [r7, #16]
 8000b66:	3b04      	subs	r3, #4
 8000b68:	613b      	str	r3, [r7, #16]
 8000b6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b6c:	693b      	ldr	r3, [r7, #16]
 8000b6e:	601a      	str	r2, [r3, #0]
	*(--psp) = (uint32_t)argLen; // Dummy R0
 8000b70:	693b      	ldr	r3, [r7, #16]
 8000b72:	3b04      	subs	r3, #4
 8000b74:	613b      	str	r3, [r7, #16]
 8000b76:	6a3a      	ldr	r2, [r7, #32]
 8000b78:	693b      	ldr	r3, [r7, #16]
 8000b7a:	601a      	str	r2, [r3, #0]

	*(--psp) = 0x11111111u; // Dummy R11
 8000b7c:	693b      	ldr	r3, [r7, #16]
 8000b7e:	3b04      	subs	r3, #4
 8000b80:	613b      	str	r3, [r7, #16]
 8000b82:	693b      	ldr	r3, [r7, #16]
 8000b84:	f04f 3211 	mov.w	r2, #286331153	; 0x11111111
 8000b88:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x10101010u; // Dummy R10
 8000b8a:	693b      	ldr	r3, [r7, #16]
 8000b8c:	3b04      	subs	r3, #4
 8000b8e:	613b      	str	r3, [r7, #16]
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	f04f 3210 	mov.w	r2, #269488144	; 0x10101010
 8000b96:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x09090909u; // Dummy R9
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	3b04      	subs	r3, #4
 8000b9c:	613b      	str	r3, [r7, #16]
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	f04f 3209 	mov.w	r2, #151587081	; 0x9090909
 8000ba4:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x08080808u; // Dummy R8
 8000ba6:	693b      	ldr	r3, [r7, #16]
 8000ba8:	3b04      	subs	r3, #4
 8000baa:	613b      	str	r3, [r7, #16]
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	f04f 3208 	mov.w	r2, #134744072	; 0x8080808
 8000bb2:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x07070707u; // Dummy R7
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	3b04      	subs	r3, #4
 8000bb8:	613b      	str	r3, [r7, #16]
 8000bba:	693b      	ldr	r3, [r7, #16]
 8000bbc:	f04f 3207 	mov.w	r2, #117901063	; 0x7070707
 8000bc0:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x06060606u; // Dummy R6
 8000bc2:	693b      	ldr	r3, [r7, #16]
 8000bc4:	3b04      	subs	r3, #4
 8000bc6:	613b      	str	r3, [r7, #16]
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	f04f 3206 	mov.w	r2, #101058054	; 0x6060606
 8000bce:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x05050505u; // Dummy R5
 8000bd0:	693b      	ldr	r3, [r7, #16]
 8000bd2:	3b04      	subs	r3, #4
 8000bd4:	613b      	str	r3, [r7, #16]
 8000bd6:	693b      	ldr	r3, [r7, #16]
 8000bd8:	f04f 3205 	mov.w	r2, #84215045	; 0x5050505
 8000bdc:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x04040404u; // Dummy R4
 8000bde:	693b      	ldr	r3, [r7, #16]
 8000be0:	3b04      	subs	r3, #4
 8000be2:	613b      	str	r3, [r7, #16]
 8000be4:	693b      	ldr	r3, [r7, #16]
 8000be6:	f04f 3204 	mov.w	r2, #67372036	; 0x4040404
 8000bea:	601a      	str	r2, [r3, #0]
	thread[i].sp = (uint32_t) psp;
 8000bec:	6939      	ldr	r1, [r7, #16]
 8000bee:	4807      	ldr	r0, [pc, #28]	; (8000c0c <addThread+0x1b8>)
 8000bf0:	697a      	ldr	r2, [r7, #20]
 8000bf2:	4613      	mov	r3, r2
 8000bf4:	009b      	lsls	r3, r3, #2
 8000bf6:	4413      	add	r3, r2
 8000bf8:	00db      	lsls	r3, r3, #3
 8000bfa:	4403      	add	r3, r0
 8000bfc:	330c      	adds	r3, #12
 8000bfe:	6019      	str	r1, [r3, #0]
}
 8000c00:	bf00      	nop
 8000c02:	371c      	adds	r7, #28
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bc80      	pop	{r7}
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	20000118 	.word	0x20000118

08000c10 <new>:
 * @param argLen		: Length of arguments
 * @param args			: Pointer to arguments
 * @return				: ID of created thread (This ID is required for restart or delete of thread)
 * 						: -1 if MAX_THREAD limit exceeds
 */
static int new(void (*threadTask)(int argLen,void**args), uint32_t *stack, uint32_t stackLen,int argLen,void**args) {
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b088      	sub	sp, #32
 8000c14:	af02      	add	r7, sp, #8
 8000c16:	60f8      	str	r0, [r7, #12]
 8000c18:	60b9      	str	r1, [r7, #8]
 8000c1a:	607a      	str	r2, [r7, #4]
 8000c1c:	603b      	str	r3, [r7, #0]
	mutexLock = 1;
 8000c1e:	4b18      	ldr	r3, [pc, #96]	; (8000c80 <new+0x70>)
 8000c20:	2201      	movs	r2, #1
 8000c22:	701a      	strb	r2, [r3, #0]
	int freeIndex = 1;
 8000c24:	2301      	movs	r3, #1
 8000c26:	617b      	str	r3, [r7, #20]
	for (; freeIndex < MAX_THREAD; freeIndex++)
 8000c28:	e00d      	b.n	8000c46 <new+0x36>
		if (thread[freeIndex].ID == 0)
 8000c2a:	4916      	ldr	r1, [pc, #88]	; (8000c84 <new+0x74>)
 8000c2c:	697a      	ldr	r2, [r7, #20]
 8000c2e:	4613      	mov	r3, r2
 8000c30:	009b      	lsls	r3, r3, #2
 8000c32:	4413      	add	r3, r2
 8000c34:	00db      	lsls	r3, r3, #3
 8000c36:	440b      	add	r3, r1
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d006      	beq.n	8000c4e <new+0x3e>
	for (; freeIndex < MAX_THREAD; freeIndex++)
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	3301      	adds	r3, #1
 8000c44:	617b      	str	r3, [r7, #20]
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	2b04      	cmp	r3, #4
 8000c4a:	ddee      	ble.n	8000c2a <new+0x1a>
 8000c4c:	e000      	b.n	8000c50 <new+0x40>
			break; //empty thread found
 8000c4e:	bf00      	nop
	if (freeIndex >= MAX_THREAD)
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	2b04      	cmp	r3, #4
 8000c54:	dd02      	ble.n	8000c5c <new+0x4c>
		return -1;
 8000c56:	f04f 33ff 	mov.w	r3, #4294967295
 8000c5a:	e00d      	b.n	8000c78 <new+0x68>
	addThread(freeIndex, threadTask, stack, stackLen,argLen,args);
 8000c5c:	6a3b      	ldr	r3, [r7, #32]
 8000c5e:	9301      	str	r3, [sp, #4]
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	9300      	str	r3, [sp, #0]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	68ba      	ldr	r2, [r7, #8]
 8000c68:	68f9      	ldr	r1, [r7, #12]
 8000c6a:	6978      	ldr	r0, [r7, #20]
 8000c6c:	f7ff fef2 	bl	8000a54 <addThread>
	mutexLock = 0;
 8000c70:	4b03      	ldr	r3, [pc, #12]	; (8000c80 <new+0x70>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	701a      	strb	r2, [r3, #0]
	return freeIndex;
 8000c76:	697b      	ldr	r3, [r7, #20]
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	3718      	adds	r7, #24
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	200001e4 	.word	0x200001e4
 8000c84:	20000118 	.word	0x20000118

08000c88 <startScheduler>:

/**
 * This starts threading
 */
static void startScheduler() {
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b086      	sub	sp, #24
 8000c8c:	af02      	add	r7, sp, #8
	// Adding idle thread
	addThread(0, idleThread, idleThreadStack,
 8000c8e:	2300      	movs	r3, #0
 8000c90:	9301      	str	r3, [sp, #4]
 8000c92:	2300      	movs	r3, #0
 8000c94:	9300      	str	r3, [sp, #0]
 8000c96:	2340      	movs	r3, #64	; 0x40
 8000c98:	4a2f      	ldr	r2, [pc, #188]	; (8000d58 <startScheduler+0xd0>)
 8000c9a:	4930      	ldr	r1, [pc, #192]	; (8000d5c <startScheduler+0xd4>)
 8000c9c:	2000      	movs	r0, #0
 8000c9e:	f7ff fed9 	bl	8000a54 <addThread>
			sizeof(idleThreadStack) / sizeof(uint32_t),0,NULL);
	NVIC_SetPriority(PendSV_IRQn, 0xFF);
 8000ca2:	21ff      	movs	r1, #255	; 0xff
 8000ca4:	f06f 0001 	mvn.w	r0, #1
 8000ca8:	f7ff fe9c 	bl	80009e4 <__NVIC_SetPriority>


	currentThread = 0;
 8000cac:	4b2c      	ldr	r3, [pc, #176]	; (8000d60 <startScheduler+0xd8>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	601a      	str	r2, [r3, #0]
	for(int i=1;i<MAX_THREAD;i++){
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	60fb      	str	r3, [r7, #12]
 8000cb6:	e011      	b.n	8000cdc <startScheduler+0x54>
		if(thread[i].ID!=0){
 8000cb8:	492a      	ldr	r1, [pc, #168]	; (8000d64 <startScheduler+0xdc>)
 8000cba:	68fa      	ldr	r2, [r7, #12]
 8000cbc:	4613      	mov	r3, r2
 8000cbe:	009b      	lsls	r3, r3, #2
 8000cc0:	4413      	add	r3, r2
 8000cc2:	00db      	lsls	r3, r3, #3
 8000cc4:	440b      	add	r3, r1
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d003      	beq.n	8000cd6 <startScheduler+0x4e>
			currentThread=i;
 8000cce:	4a24      	ldr	r2, [pc, #144]	; (8000d60 <startScheduler+0xd8>)
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	6013      	str	r3, [r2, #0]
			break;// Non empty thread found
 8000cd4:	e005      	b.n	8000ce2 <startScheduler+0x5a>
	for(int i=1;i<MAX_THREAD;i++){
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	60fb      	str	r3, [r7, #12]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	2b04      	cmp	r3, #4
 8000ce0:	ddea      	ble.n	8000cb8 <startScheduler+0x30>
		}
	}

	uint32_t sp = thread[currentThread].sp;
 8000ce2:	4b1f      	ldr	r3, [pc, #124]	; (8000d60 <startScheduler+0xd8>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	491f      	ldr	r1, [pc, #124]	; (8000d64 <startScheduler+0xdc>)
 8000ce8:	4613      	mov	r3, r2
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	4413      	add	r3, r2
 8000cee:	00db      	lsls	r3, r3, #3
 8000cf0:	440b      	add	r3, r1
 8000cf2:	330c      	adds	r3, #12
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	60bb      	str	r3, [r7, #8]

	__asm volatile("MOV R0, %0"::"r"(sp));
 8000cf8:	68bb      	ldr	r3, [r7, #8]
 8000cfa:	4618      	mov	r0, r3
	__asm volatile("MSR PSP, R0");
 8000cfc:	f380 8809 	msr	PSP, r0

	//Stack to PSP
	__asm volatile(
 8000d00:	f3ef 8014 	mrs	r0, CONTROL
 8000d04:	f040 0002 	orr.w	r0, r0, #2
 8000d08:	f380 8814 	msr	CONTROL, r0
			"ORR R0, R0, #2\n\t"
			"MSR CONTROL, r0"
	);

	//Unprivileged Mode
	__asm volatile(
 8000d0c:	f3ef 8014 	mrs	r0, CONTROL
 8000d10:	f040 0001 	orr.w	r0, r0, #1
 8000d14:	f380 8814 	msr	CONTROL, r0
			"MRS R0, CONTROL\n\t"
			"ORR R0, R0, #1\n\t"
			"MSR CONTROL, r0"
	);

	void (*task)(int argLen,void**args) = (void (*)(int argLen,void**args))((uint32_t*)sp)[14];
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	3338      	adds	r3, #56	; 0x38
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	607b      	str	r3, [r7, #4]
	task(thread[currentThread].argLen,thread[currentThread].args);
 8000d20:	4b0f      	ldr	r3, [pc, #60]	; (8000d60 <startScheduler+0xd8>)
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	490f      	ldr	r1, [pc, #60]	; (8000d64 <startScheduler+0xdc>)
 8000d26:	4613      	mov	r3, r2
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	4413      	add	r3, r2
 8000d2c:	00db      	lsls	r3, r3, #3
 8000d2e:	440b      	add	r3, r1
 8000d30:	331c      	adds	r3, #28
 8000d32:	6818      	ldr	r0, [r3, #0]
 8000d34:	4b0a      	ldr	r3, [pc, #40]	; (8000d60 <startScheduler+0xd8>)
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	490a      	ldr	r1, [pc, #40]	; (8000d64 <startScheduler+0xdc>)
 8000d3a:	4613      	mov	r3, r2
 8000d3c:	009b      	lsls	r3, r3, #2
 8000d3e:	4413      	add	r3, r2
 8000d40:	00db      	lsls	r3, r3, #3
 8000d42:	440b      	add	r3, r1
 8000d44:	3320      	adds	r3, #32
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	4611      	mov	r1, r2
 8000d4c:	4798      	blx	r3
}
 8000d4e:	bf00      	nop
 8000d50:	3710      	adds	r7, #16
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	200001ec 	.word	0x200001ec
 8000d5c:	08000a39 	.word	0x08000a39
 8000d60:	20000004 	.word	0x20000004
 8000d64:	20000118 	.word	0x20000118

08000d68 <threadSwitching>:

static void threadSwitching() {
 8000d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d6a:	b085      	sub	sp, #20
 8000d6c:	af02      	add	r7, sp, #8
	//Round Robin Heuristics
	if (mutexLock || userMutexLock)
 8000d6e:	4b76      	ldr	r3, [pc, #472]	; (8000f48 <threadSwitching+0x1e0>)
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	f040 80e2 	bne.w	8000f3e <threadSwitching+0x1d6>
 8000d7a:	4b74      	ldr	r3, [pc, #464]	; (8000f4c <threadSwitching+0x1e4>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	f040 80dc 	bne.w	8000f3e <threadSwitching+0x1d6>
		return;

	taskTime = HAL_GetTick()-taskTime;
 8000d86:	f000 fcbf 	bl	8001708 <HAL_GetTick>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	4b70      	ldr	r3, [pc, #448]	; (8000f50 <threadSwitching+0x1e8>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	4a6f      	ldr	r2, [pc, #444]	; (8000f50 <threadSwitching+0x1e8>)
 8000d94:	6013      	str	r3, [r2, #0]
	thread[currentThread].timeTillNow+=taskTime;
 8000d96:	4b6e      	ldr	r3, [pc, #440]	; (8000f50 <threadSwitching+0x1e8>)
 8000d98:	6819      	ldr	r1, [r3, #0]
 8000d9a:	4b6e      	ldr	r3, [pc, #440]	; (8000f54 <threadSwitching+0x1ec>)
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	486e      	ldr	r0, [pc, #440]	; (8000f58 <threadSwitching+0x1f0>)
 8000da0:	4613      	mov	r3, r2
 8000da2:	009b      	lsls	r3, r3, #2
 8000da4:	4413      	add	r3, r2
 8000da6:	00db      	lsls	r3, r3, #3
 8000da8:	4403      	add	r3, r0
 8000daa:	3324      	adds	r3, #36	; 0x24
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4419      	add	r1, r3
 8000db0:	4869      	ldr	r0, [pc, #420]	; (8000f58 <threadSwitching+0x1f0>)
 8000db2:	4613      	mov	r3, r2
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	4413      	add	r3, r2
 8000db8:	00db      	lsls	r3, r3, #3
 8000dba:	4403      	add	r3, r0
 8000dbc:	3324      	adds	r3, #36	; 0x24
 8000dbe:	6019      	str	r1, [r3, #0]

	for (countThread = 0; countThread <= MAX_THREAD; countThread++) {
 8000dc0:	4b66      	ldr	r3, [pc, #408]	; (8000f5c <threadSwitching+0x1f4>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	601a      	str	r2, [r3, #0]
 8000dc6:	e0a8      	b.n	8000f1a <threadSwitching+0x1b2>
		currentThread = (currentThread + 1) % MAX_THREAD;
 8000dc8:	4b62      	ldr	r3, [pc, #392]	; (8000f54 <threadSwitching+0x1ec>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	1c59      	adds	r1, r3, #1
 8000dce:	4b64      	ldr	r3, [pc, #400]	; (8000f60 <threadSwitching+0x1f8>)
 8000dd0:	fb83 2301 	smull	r2, r3, r3, r1
 8000dd4:	105a      	asrs	r2, r3, #1
 8000dd6:	17cb      	asrs	r3, r1, #31
 8000dd8:	1ad2      	subs	r2, r2, r3
 8000dda:	4613      	mov	r3, r2
 8000ddc:	009b      	lsls	r3, r3, #2
 8000dde:	4413      	add	r3, r2
 8000de0:	1aca      	subs	r2, r1, r3
 8000de2:	4b5c      	ldr	r3, [pc, #368]	; (8000f54 <threadSwitching+0x1ec>)
 8000de4:	601a      	str	r2, [r3, #0]
		if (thread[currentThread].ID == 0)
 8000de6:	4b5b      	ldr	r3, [pc, #364]	; (8000f54 <threadSwitching+0x1ec>)
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	495b      	ldr	r1, [pc, #364]	; (8000f58 <threadSwitching+0x1f0>)
 8000dec:	4613      	mov	r3, r2
 8000dee:	009b      	lsls	r3, r3, #2
 8000df0:	4413      	add	r3, r2
 8000df2:	00db      	lsls	r3, r3, #3
 8000df4:	440b      	add	r3, r1
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	f000 8083 	beq.w	8000f06 <threadSwitching+0x19e>
			continue; //Empty or idle thread

		if (HAL_GetTick() <= thread[currentThread].waitTill)
 8000e00:	f000 fc82 	bl	8001708 <HAL_GetTick>
 8000e04:	4601      	mov	r1, r0
 8000e06:	4b53      	ldr	r3, [pc, #332]	; (8000f54 <threadSwitching+0x1ec>)
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	4853      	ldr	r0, [pc, #332]	; (8000f58 <threadSwitching+0x1f0>)
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	009b      	lsls	r3, r3, #2
 8000e10:	4413      	add	r3, r2
 8000e12:	00db      	lsls	r3, r3, #3
 8000e14:	4403      	add	r3, r0
 8000e16:	3318      	adds	r3, #24
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	d975      	bls.n	8000f0a <threadSwitching+0x1a2>
			continue; //Delay has been executing

		if (thread[currentThread].action == STM32_THREAD_ACTION_DELETE) {
 8000e1e:	4b4d      	ldr	r3, [pc, #308]	; (8000f54 <threadSwitching+0x1ec>)
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	494d      	ldr	r1, [pc, #308]	; (8000f58 <threadSwitching+0x1f0>)
 8000e24:	4613      	mov	r3, r2
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	4413      	add	r3, r2
 8000e2a:	00db      	lsls	r3, r3, #3
 8000e2c:	440b      	add	r3, r1
 8000e2e:	3310      	adds	r3, #16
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	2b02      	cmp	r3, #2
 8000e36:	d10a      	bne.n	8000e4e <threadSwitching+0xe6>
			thread[currentThread].ID = 0;
 8000e38:	4b46      	ldr	r3, [pc, #280]	; (8000f54 <threadSwitching+0x1ec>)
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	4946      	ldr	r1, [pc, #280]	; (8000f58 <threadSwitching+0x1f0>)
 8000e3e:	4613      	mov	r3, r2
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	4413      	add	r3, r2
 8000e44:	00db      	lsls	r3, r3, #3
 8000e46:	440b      	add	r3, r1
 8000e48:	2200      	movs	r2, #0
 8000e4a:	701a      	strb	r2, [r3, #0]
			continue;
 8000e4c:	e060      	b.n	8000f10 <threadSwitching+0x1a8>
		} else if (thread[currentThread].action
 8000e4e:	4b41      	ldr	r3, [pc, #260]	; (8000f54 <threadSwitching+0x1ec>)
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	4941      	ldr	r1, [pc, #260]	; (8000f58 <threadSwitching+0x1f0>)
 8000e54:	4613      	mov	r3, r2
 8000e56:	009b      	lsls	r3, r3, #2
 8000e58:	4413      	add	r3, r2
 8000e5a:	00db      	lsls	r3, r3, #3
 8000e5c:	440b      	add	r3, r1
 8000e5e:	3310      	adds	r3, #16
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	2b03      	cmp	r3, #3
 8000e66:	d13d      	bne.n	8000ee4 <threadSwitching+0x17c>
				== STM32_THREAD_ACTION_RESTART) {
			addThread(currentThread, thread[currentThread].threadFunc,
 8000e68:	4b3a      	ldr	r3, [pc, #232]	; (8000f54 <threadSwitching+0x1ec>)
 8000e6a:	6818      	ldr	r0, [r3, #0]
 8000e6c:	4b39      	ldr	r3, [pc, #228]	; (8000f54 <threadSwitching+0x1ec>)
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	4939      	ldr	r1, [pc, #228]	; (8000f58 <threadSwitching+0x1f0>)
 8000e72:	4613      	mov	r3, r2
 8000e74:	009b      	lsls	r3, r3, #2
 8000e76:	4413      	add	r3, r2
 8000e78:	00db      	lsls	r3, r3, #3
 8000e7a:	440b      	add	r3, r1
 8000e7c:	3314      	adds	r3, #20
 8000e7e:	681c      	ldr	r4, [r3, #0]
 8000e80:	4b34      	ldr	r3, [pc, #208]	; (8000f54 <threadSwitching+0x1ec>)
 8000e82:	681a      	ldr	r2, [r3, #0]
					thread[currentThread].stack,
 8000e84:	4934      	ldr	r1, [pc, #208]	; (8000f58 <threadSwitching+0x1f0>)
 8000e86:	4613      	mov	r3, r2
 8000e88:	009b      	lsls	r3, r3, #2
 8000e8a:	4413      	add	r3, r2
 8000e8c:	00db      	lsls	r3, r3, #3
 8000e8e:	440b      	add	r3, r1
 8000e90:	3304      	adds	r3, #4
 8000e92:	681d      	ldr	r5, [r3, #0]
			addThread(currentThread, thread[currentThread].threadFunc,
 8000e94:	4b2f      	ldr	r3, [pc, #188]	; (8000f54 <threadSwitching+0x1ec>)
 8000e96:	681a      	ldr	r2, [r3, #0]
					thread[currentThread].stackLen,thread[currentThread].argLen,thread[currentThread].args);
 8000e98:	492f      	ldr	r1, [pc, #188]	; (8000f58 <threadSwitching+0x1f0>)
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	009b      	lsls	r3, r3, #2
 8000e9e:	4413      	add	r3, r2
 8000ea0:	00db      	lsls	r3, r3, #3
 8000ea2:	440b      	add	r3, r1
 8000ea4:	3308      	adds	r3, #8
 8000ea6:	681e      	ldr	r6, [r3, #0]
			addThread(currentThread, thread[currentThread].threadFunc,
 8000ea8:	4b2a      	ldr	r3, [pc, #168]	; (8000f54 <threadSwitching+0x1ec>)
 8000eaa:	681a      	ldr	r2, [r3, #0]
					thread[currentThread].stackLen,thread[currentThread].argLen,thread[currentThread].args);
 8000eac:	492a      	ldr	r1, [pc, #168]	; (8000f58 <threadSwitching+0x1f0>)
 8000eae:	4613      	mov	r3, r2
 8000eb0:	009b      	lsls	r3, r3, #2
 8000eb2:	4413      	add	r3, r2
 8000eb4:	00db      	lsls	r3, r3, #3
 8000eb6:	440b      	add	r3, r1
 8000eb8:	331c      	adds	r3, #28
 8000eba:	6819      	ldr	r1, [r3, #0]
			addThread(currentThread, thread[currentThread].threadFunc,
 8000ebc:	4b25      	ldr	r3, [pc, #148]	; (8000f54 <threadSwitching+0x1ec>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
					thread[currentThread].stackLen,thread[currentThread].argLen,thread[currentThread].args);
 8000ec0:	4b25      	ldr	r3, [pc, #148]	; (8000f58 <threadSwitching+0x1f0>)
 8000ec2:	607b      	str	r3, [r7, #4]
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	4413      	add	r3, r2
 8000eca:	00db      	lsls	r3, r3, #3
 8000ecc:	687a      	ldr	r2, [r7, #4]
 8000ece:	4413      	add	r3, r2
 8000ed0:	3320      	adds	r3, #32
 8000ed2:	681b      	ldr	r3, [r3, #0]
			addThread(currentThread, thread[currentThread].threadFunc,
 8000ed4:	9301      	str	r3, [sp, #4]
 8000ed6:	9100      	str	r1, [sp, #0]
 8000ed8:	4633      	mov	r3, r6
 8000eda:	462a      	mov	r2, r5
 8000edc:	4621      	mov	r1, r4
 8000ede:	f7ff fdb9 	bl	8000a54 <addThread>
 8000ee2:	e00c      	b.n	8000efe <threadSwitching+0x196>
		} else if (thread[currentThread].action == STM32_THREAD_ACTION_BLOCK) {
 8000ee4:	4b1b      	ldr	r3, [pc, #108]	; (8000f54 <threadSwitching+0x1ec>)
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	491b      	ldr	r1, [pc, #108]	; (8000f58 <threadSwitching+0x1f0>)
 8000eea:	4613      	mov	r3, r2
 8000eec:	009b      	lsls	r3, r3, #2
 8000eee:	4413      	add	r3, r2
 8000ef0:	00db      	lsls	r3, r3, #3
 8000ef2:	440b      	add	r3, r1
 8000ef4:	3310      	adds	r3, #16
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d007      	beq.n	8000f0e <threadSwitching+0x1a6>
			continue;
		}

		countThread = 0;
 8000efe:	4b17      	ldr	r3, [pc, #92]	; (8000f5c <threadSwitching+0x1f4>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
		break;
 8000f04:	e00e      	b.n	8000f24 <threadSwitching+0x1bc>
			continue; //Empty or idle thread
 8000f06:	bf00      	nop
 8000f08:	e002      	b.n	8000f10 <threadSwitching+0x1a8>
			continue; //Delay has been executing
 8000f0a:	bf00      	nop
 8000f0c:	e000      	b.n	8000f10 <threadSwitching+0x1a8>
			continue;
 8000f0e:	bf00      	nop
	for (countThread = 0; countThread <= MAX_THREAD; countThread++) {
 8000f10:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <threadSwitching+0x1f4>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	3301      	adds	r3, #1
 8000f16:	4a11      	ldr	r2, [pc, #68]	; (8000f5c <threadSwitching+0x1f4>)
 8000f18:	6013      	str	r3, [r2, #0]
 8000f1a:	4b10      	ldr	r3, [pc, #64]	; (8000f5c <threadSwitching+0x1f4>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2b05      	cmp	r3, #5
 8000f20:	f77f af52 	ble.w	8000dc8 <threadSwitching+0x60>
	}

	if (countThread > 0) {
 8000f24:	4b0d      	ldr	r3, [pc, #52]	; (8000f5c <threadSwitching+0x1f4>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	dd02      	ble.n	8000f32 <threadSwitching+0x1ca>
		//No thread remaining so assign idle
		currentThread = 0;
 8000f2c:	4b09      	ldr	r3, [pc, #36]	; (8000f54 <threadSwitching+0x1ec>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]
	}
	taskTime = HAL_GetTick();
 8000f32:	f000 fbe9 	bl	8001708 <HAL_GetTick>
 8000f36:	4603      	mov	r3, r0
 8000f38:	4a05      	ldr	r2, [pc, #20]	; (8000f50 <threadSwitching+0x1e8>)
 8000f3a:	6013      	str	r3, [r2, #0]
 8000f3c:	e000      	b.n	8000f40 <threadSwitching+0x1d8>
		return;
 8000f3e:	bf00      	nop
}
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f46:	bf00      	nop
 8000f48:	200001e4 	.word	0x200001e4
 8000f4c:	200001e5 	.word	0x200001e5
 8000f50:	200001e8 	.word	0x200001e8
 8000f54:	20000004 	.word	0x20000004
 8000f58:	20000118 	.word	0x20000118
 8000f5c:	200001e0 	.word	0x200001e0
 8000f60:	66666667 	.word	0x66666667

08000f64 <threadSysTickHandler>:

/**
 * This should be called in SysTick_Handler
 */
void threadSysTickHandler() {
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
	if (currentThread >= 0)
 8000f68:	4b06      	ldr	r3, [pc, #24]	; (8000f84 <threadSysTickHandler+0x20>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	db05      	blt.n	8000f7c <threadSysTickHandler+0x18>
		SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8000f70:	4b05      	ldr	r3, [pc, #20]	; (8000f88 <threadSysTickHandler+0x24>)
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	4a04      	ldr	r2, [pc, #16]	; (8000f88 <threadSysTickHandler+0x24>)
 8000f76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f7a:	6053      	str	r3, [r2, #4]
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr
 8000f84:	20000004 	.word	0x20000004
 8000f88:	e000ed00 	.word	0xe000ed00

08000f8c <threadPendSVHandler>:

/**
 * This should be called in PendSV_Handler
 */
__attribute__((naked)) void threadPendSVHandler() {
	__asm volatile("POP {R7,LR}");
 8000f8c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}

	//Making this function as if __attribute__((naked))
	__asm volatile("PUSH {LR}");
 8000f90:	b500      	push	{lr}

	/* Save the context of current task */

	// get current PSP
	__asm volatile("MRS R0, PSP");
 8000f92:	f3ef 8009 	mrs	r0, PSP
	// save R4 to R11 to PSP Frame Stack
	__asm volatile("STMDB R0!, {R4-R11}");
 8000f96:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
	// save current value of PSP
	__asm volatile("MOV %0, R0":"=r"(thread[currentThread].sp));
 8000f9a:	4b10      	ldr	r3, [pc, #64]	; (8000fdc <threadPendSVHandler+0x50>)
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	4601      	mov	r1, r0
 8000fa0:	480f      	ldr	r0, [pc, #60]	; (8000fe0 <threadPendSVHandler+0x54>)
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	4413      	add	r3, r2
 8000fa8:	00db      	lsls	r3, r3, #3
 8000faa:	4403      	add	r3, r0
 8000fac:	330c      	adds	r3, #12
 8000fae:	6019      	str	r1, [r3, #0]

	/* Scheduling */
	threadSwitching();
 8000fb0:	f7ff feda 	bl	8000d68 <threadSwitching>

	/* Retrieve the context of next task */

	// get its past PSP value
	__asm volatile("MOV R0, %0"::"r"(thread[currentThread].sp));
 8000fb4:	4b09      	ldr	r3, [pc, #36]	; (8000fdc <threadPendSVHandler+0x50>)
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	4909      	ldr	r1, [pc, #36]	; (8000fe0 <threadPendSVHandler+0x54>)
 8000fba:	4613      	mov	r3, r2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	4413      	add	r3, r2
 8000fc0:	00db      	lsls	r3, r3, #3
 8000fc2:	440b      	add	r3, r1
 8000fc4:	330c      	adds	r3, #12
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4618      	mov	r0, r3
	// retrieve R4-R11 from PSP Fram Stack
	__asm volatile("LDMIA R0!, {R4-R11}");
 8000fca:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
	// update PSP
	__asm volatile("MSR PSP, R0");
 8000fce:	f380 8809 	msr	PSP, r0

	__asm volatile("POP {LR}");
 8000fd2:	f85d eb04 	ldr.w	lr, [sp], #4
	__asm volatile("NOP");
 8000fd6:	bf00      	nop
	__asm volatile("BX LR");
 8000fd8:	4770      	bx	lr
}
 8000fda:	bf00      	nop
 8000fdc:	20000004 	.word	0x20000004
 8000fe0:	20000118 	.word	0x20000118

08000fe4 <reschedule>:

static void reschedule(){
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
	__asm volatile("SVC #0");
 8000fe8:	df00      	svc	0
}
 8000fea:	bf00      	nop
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bc80      	pop	{r7}
 8000ff0:	4770      	bx	lr
	...

08000ff4 <threadSVCHandler>:

/**
 * This should be called in SVC_Handler
 */
void threadSVCHandler(){
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
	if (currentThread >= 0)
 8000ff8:	4b06      	ldr	r3, [pc, #24]	; (8001014 <threadSVCHandler+0x20>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	db05      	blt.n	800100c <threadSVCHandler+0x18>
		SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8001000:	4b05      	ldr	r3, [pc, #20]	; (8001018 <threadSVCHandler+0x24>)
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	4a04      	ldr	r2, [pc, #16]	; (8001018 <threadSVCHandler+0x24>)
 8001006:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800100a:	6053      	str	r3, [r2, #4]
}
 800100c:	bf00      	nop
 800100e:	46bd      	mov	sp, r7
 8001010:	bc80      	pop	{r7}
 8001012:	4770      	bx	lr
 8001014:	20000004 	.word	0x20000004
 8001018:	e000ed00 	.word	0xe000ed00

0800101c <threadDelete>:
/**
 * This deletes this thread
 * @param threadID 	: ID of thread to be deleted
 * 					: 0 for self delete
 */
static void threadDelete(int threadID) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
	mutexLock = 1;
 8001024:	4b15      	ldr	r3, [pc, #84]	; (800107c <threadDelete+0x60>)
 8001026:	2201      	movs	r2, #1
 8001028:	701a      	strb	r2, [r3, #0]

	if(threadID==0)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d102      	bne.n	8001036 <threadDelete+0x1a>
		threadID = currentThread;
 8001030:	4b13      	ldr	r3, [pc, #76]	; (8001080 <threadDelete+0x64>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	607b      	str	r3, [r7, #4]

	if (threadID > 0 && threadID<MAX_THREAD)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2b00      	cmp	r3, #0
 800103a:	dd0c      	ble.n	8001056 <threadDelete+0x3a>
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2b04      	cmp	r3, #4
 8001040:	dc09      	bgt.n	8001056 <threadDelete+0x3a>
		thread[threadID].action = STM32_THREAD_ACTION_DELETE;
 8001042:	4910      	ldr	r1, [pc, #64]	; (8001084 <threadDelete+0x68>)
 8001044:	687a      	ldr	r2, [r7, #4]
 8001046:	4613      	mov	r3, r2
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	4413      	add	r3, r2
 800104c:	00db      	lsls	r3, r3, #3
 800104e:	440b      	add	r3, r1
 8001050:	3310      	adds	r3, #16
 8001052:	2202      	movs	r2, #2
 8001054:	701a      	strb	r2, [r3, #0]
	mutexLock = 0;
 8001056:	4b09      	ldr	r3, [pc, #36]	; (800107c <threadDelete+0x60>)
 8001058:	2200      	movs	r2, #0
 800105a:	701a      	strb	r2, [r3, #0]
	if (threadID == 0 && threadID != currentThread)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d104      	bne.n	800106c <threadDelete+0x50>
 8001062:	4b07      	ldr	r3, [pc, #28]	; (8001080 <threadDelete+0x64>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	429a      	cmp	r2, r3
 800106a:	d102      	bne.n	8001072 <threadDelete+0x56>
		return;
	reschedule();
 800106c:	f7ff ffba 	bl	8000fe4 <reschedule>
 8001070:	e000      	b.n	8001074 <threadDelete+0x58>
		return;
 8001072:	bf00      	nop
}
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	200001e4 	.word	0x200001e4
 8001080:	20000004 	.word	0x20000004
 8001084:	20000118 	.word	0x20000118

08001088 <threadRestart>:
/**
 * This restarts this thread
 * @param threadID 	: ID of thread to be restarted
 * 					: 0 for self restart
 */
static void threadRestart(int threadID) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
	mutexLock = 1;
 8001090:	4b15      	ldr	r3, [pc, #84]	; (80010e8 <threadRestart+0x60>)
 8001092:	2201      	movs	r2, #1
 8001094:	701a      	strb	r2, [r3, #0]
	if(threadID==0)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d102      	bne.n	80010a2 <threadRestart+0x1a>
		threadID = currentThread;
 800109c:	4b13      	ldr	r3, [pc, #76]	; (80010ec <threadRestart+0x64>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	607b      	str	r3, [r7, #4]
	if (threadID > 0 && threadID<MAX_THREAD)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	dd0c      	ble.n	80010c2 <threadRestart+0x3a>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2b04      	cmp	r3, #4
 80010ac:	dc09      	bgt.n	80010c2 <threadRestart+0x3a>
		thread[threadID].action = STM32_THREAD_ACTION_RESTART;
 80010ae:	4910      	ldr	r1, [pc, #64]	; (80010f0 <threadRestart+0x68>)
 80010b0:	687a      	ldr	r2, [r7, #4]
 80010b2:	4613      	mov	r3, r2
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	4413      	add	r3, r2
 80010b8:	00db      	lsls	r3, r3, #3
 80010ba:	440b      	add	r3, r1
 80010bc:	3310      	adds	r3, #16
 80010be:	2203      	movs	r2, #3
 80010c0:	701a      	strb	r2, [r3, #0]
	mutexLock = 0;
 80010c2:	4b09      	ldr	r3, [pc, #36]	; (80010e8 <threadRestart+0x60>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	701a      	strb	r2, [r3, #0]
	if (threadID == 0 && threadID != currentThread)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d104      	bne.n	80010d8 <threadRestart+0x50>
 80010ce:	4b07      	ldr	r3, [pc, #28]	; (80010ec <threadRestart+0x64>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d102      	bne.n	80010de <threadRestart+0x56>
		return;
	reschedule();
 80010d8:	f7ff ff84 	bl	8000fe4 <reschedule>
 80010dc:	e000      	b.n	80010e0 <threadRestart+0x58>
		return;
 80010de:	bf00      	nop
}
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	200001e4 	.word	0x200001e4
 80010ec:	20000004 	.word	0x20000004
 80010f0:	20000118 	.word	0x20000118

080010f4 <threadBlock>:
/**
 * This blocks this thread
 * @param threadID  : ID of thread to be blocked
 * 					: 0 for self block
 */
static void threadBlock(int threadID) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
	mutexLock = 1;
 80010fc:	4b15      	ldr	r3, [pc, #84]	; (8001154 <threadBlock+0x60>)
 80010fe:	2201      	movs	r2, #1
 8001100:	701a      	strb	r2, [r3, #0]
	if(threadID==0)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d102      	bne.n	800110e <threadBlock+0x1a>
		threadID = currentThread;
 8001108:	4b13      	ldr	r3, [pc, #76]	; (8001158 <threadBlock+0x64>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	607b      	str	r3, [r7, #4]
	if (threadID > 0 && threadID<MAX_THREAD)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2b00      	cmp	r3, #0
 8001112:	dd0c      	ble.n	800112e <threadBlock+0x3a>
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2b04      	cmp	r3, #4
 8001118:	dc09      	bgt.n	800112e <threadBlock+0x3a>
		thread[threadID].action = STM32_THREAD_ACTION_BLOCK;
 800111a:	4910      	ldr	r1, [pc, #64]	; (800115c <threadBlock+0x68>)
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	4613      	mov	r3, r2
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	4413      	add	r3, r2
 8001124:	00db      	lsls	r3, r3, #3
 8001126:	440b      	add	r3, r1
 8001128:	3310      	adds	r3, #16
 800112a:	2200      	movs	r2, #0
 800112c:	701a      	strb	r2, [r3, #0]
	mutexLock = 0;
 800112e:	4b09      	ldr	r3, [pc, #36]	; (8001154 <threadBlock+0x60>)
 8001130:	2200      	movs	r2, #0
 8001132:	701a      	strb	r2, [r3, #0]
	if (threadID == 0 && threadID != currentThread)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d104      	bne.n	8001144 <threadBlock+0x50>
 800113a:	4b07      	ldr	r3, [pc, #28]	; (8001158 <threadBlock+0x64>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	687a      	ldr	r2, [r7, #4]
 8001140:	429a      	cmp	r2, r3
 8001142:	d102      	bne.n	800114a <threadBlock+0x56>
		return;
	reschedule();
 8001144:	f7ff ff4e 	bl	8000fe4 <reschedule>
 8001148:	e000      	b.n	800114c <threadBlock+0x58>
		return;
 800114a:	bf00      	nop
}
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	200001e4 	.word	0x200001e4
 8001158:	20000004 	.word	0x20000004
 800115c:	20000118 	.word	0x20000118

08001160 <threadUnblock>:

/**
 * This unblocks this thread
 * @param threadID  : ID of thread to be unblocked
 */
static void threadUnblock(int threadID) {
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
	mutexLock = 1;
 8001168:	4b0d      	ldr	r3, [pc, #52]	; (80011a0 <threadUnblock+0x40>)
 800116a:	2201      	movs	r2, #1
 800116c:	701a      	strb	r2, [r3, #0]
	if (threadID > 0 && threadID<MAX_THREAD)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2b00      	cmp	r3, #0
 8001172:	dd0c      	ble.n	800118e <threadUnblock+0x2e>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2b04      	cmp	r3, #4
 8001178:	dc09      	bgt.n	800118e <threadUnblock+0x2e>
		thread[threadID].action = STM32_THREAD_ACTION_RUNNING;
 800117a:	490a      	ldr	r1, [pc, #40]	; (80011a4 <threadUnblock+0x44>)
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	4613      	mov	r3, r2
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	4413      	add	r3, r2
 8001184:	00db      	lsls	r3, r3, #3
 8001186:	440b      	add	r3, r1
 8001188:	3310      	adds	r3, #16
 800118a:	2201      	movs	r2, #1
 800118c:	701a      	strb	r2, [r3, #0]
	mutexLock = 0;
 800118e:	4b04      	ldr	r3, [pc, #16]	; (80011a0 <threadUnblock+0x40>)
 8001190:	2200      	movs	r2, #0
 8001192:	701a      	strb	r2, [r3, #0]
}
 8001194:	bf00      	nop
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	bc80      	pop	{r7}
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	200001e4 	.word	0x200001e4
 80011a4:	20000118 	.word	0x20000118

080011a8 <threadDelay>:

/**
 * This is delay for thread which do not comsume clock cycle
 * @param millis	 : duration for delay in millis
 */
static void threadDelay(uint32_t millis) {
 80011a8:	b590      	push	{r4, r7, lr}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
	mutexLock = 1;
 80011b0:	4b19      	ldr	r3, [pc, #100]	; (8001218 <threadDelay+0x70>)
 80011b2:	2201      	movs	r2, #1
 80011b4:	701a      	strb	r2, [r3, #0]
	if (currentThread > 0 && currentThread<MAX_THREAD)
 80011b6:	4b19      	ldr	r3, [pc, #100]	; (800121c <threadDelay+0x74>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	dd12      	ble.n	80011e4 <threadDelay+0x3c>
 80011be:	4b17      	ldr	r3, [pc, #92]	; (800121c <threadDelay+0x74>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	2b04      	cmp	r3, #4
 80011c4:	dc0e      	bgt.n	80011e4 <threadDelay+0x3c>
		thread[currentThread].waitTill = HAL_GetTick() + millis;
 80011c6:	f000 fa9f 	bl	8001708 <HAL_GetTick>
 80011ca:	4601      	mov	r1, r0
 80011cc:	4b13      	ldr	r3, [pc, #76]	; (800121c <threadDelay+0x74>)
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	4419      	add	r1, r3
 80011d4:	4812      	ldr	r0, [pc, #72]	; (8001220 <threadDelay+0x78>)
 80011d6:	4613      	mov	r3, r2
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	4413      	add	r3, r2
 80011dc:	00db      	lsls	r3, r3, #3
 80011de:	4403      	add	r3, r0
 80011e0:	3318      	adds	r3, #24
 80011e2:	6019      	str	r1, [r3, #0]
	mutexLock = 0;
 80011e4:	4b0c      	ldr	r3, [pc, #48]	; (8001218 <threadDelay+0x70>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	701a      	strb	r2, [r3, #0]
	reschedule();
 80011ea:	f7ff fefb 	bl	8000fe4 <reschedule>
	while(thread[currentThread].waitTill>HAL_GetTick()){
 80011ee:	bf00      	nop
 80011f0:	4b0a      	ldr	r3, [pc, #40]	; (800121c <threadDelay+0x74>)
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	490a      	ldr	r1, [pc, #40]	; (8001220 <threadDelay+0x78>)
 80011f6:	4613      	mov	r3, r2
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	4413      	add	r3, r2
 80011fc:	00db      	lsls	r3, r3, #3
 80011fe:	440b      	add	r3, r1
 8001200:	3318      	adds	r3, #24
 8001202:	681c      	ldr	r4, [r3, #0]
 8001204:	f000 fa80 	bl	8001708 <HAL_GetTick>
 8001208:	4603      	mov	r3, r0
 800120a:	429c      	cmp	r4, r3
 800120c:	d8f0      	bhi.n	80011f0 <threadDelay+0x48>

	}
}
 800120e:	bf00      	nop
 8001210:	bf00      	nop
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	bd90      	pop	{r4, r7, pc}
 8001218:	200001e4 	.word	0x200001e4
 800121c:	20000004 	.word	0x20000004
 8001220:	20000118 	.word	0x20000118

08001224 <threadPrint>:

/**
 * This is printf for thread which prints completely this text
 */
static void threadPrint(const char *msg, ...) {
 8001224:	b40f      	push	{r0, r1, r2, r3}
 8001226:	b580      	push	{r7, lr}
 8001228:	b082      	sub	sp, #8
 800122a:	af00      	add	r7, sp, #0
	mutexLock = 1;
 800122c:	4b09      	ldr	r3, [pc, #36]	; (8001254 <threadPrint+0x30>)
 800122e:	2201      	movs	r2, #1
 8001230:	701a      	strb	r2, [r3, #0]
	va_list args;
	va_start(args, msg);
 8001232:	f107 0314 	add.w	r3, r7, #20
 8001236:	607b      	str	r3, [r7, #4]
	vprintf(msg, args);
 8001238:	6879      	ldr	r1, [r7, #4]
 800123a:	6938      	ldr	r0, [r7, #16]
 800123c:	f001 fc44 	bl	8002ac8 <viprintf>
	va_end(args);
	mutexLock = 0;
 8001240:	4b04      	ldr	r3, [pc, #16]	; (8001254 <threadPrint+0x30>)
 8001242:	2200      	movs	r2, #0
 8001244:	701a      	strb	r2, [r3, #0]
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001250:	b004      	add	sp, #16
 8001252:	4770      	bx	lr
 8001254:	200001e4 	.word	0x200001e4

08001258 <threadMutexLock>:

/**
 * This blocks all thread except current thread (this thread)
 */
static void threadMutexLock(){
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
	userMutexLock = 1;
 800125c:	4b03      	ldr	r3, [pc, #12]	; (800126c <threadMutexLock+0x14>)
 800125e:	2201      	movs	r2, #1
 8001260:	701a      	strb	r2, [r3, #0]
}
 8001262:	bf00      	nop
 8001264:	46bd      	mov	sp, r7
 8001266:	bc80      	pop	{r7}
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	200001e5 	.word	0x200001e5

08001270 <threadMutexUnlock>:

/**
 * This unlocks mutex lock
 */
static void threadMutexUnlock(){
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
	userMutexLock = 0;
 8001274:	4b03      	ldr	r3, [pc, #12]	; (8001284 <threadMutexUnlock+0x14>)
 8001276:	2200      	movs	r2, #0
 8001278:	701a      	strb	r2, [r3, #0]
}
 800127a:	bf00      	nop
 800127c:	46bd      	mov	sp, r7
 800127e:	bc80      	pop	{r7}
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	200001e5 	.word	0x200001e5

08001288 <threadTakeBinarySemaphore>:

/**
 * This blocks this thread unless other thread give binary semaphore for this thread
 * @param threadIDptr	: binary semaphore ID which is also thread ID of this thread
 */
static void threadTakeBinarySemaphore(int *threadIDptr){
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
	mutexLock = 1;
 8001290:	4b12      	ldr	r3, [pc, #72]	; (80012dc <threadTakeBinarySemaphore+0x54>)
 8001292:	2201      	movs	r2, #1
 8001294:	701a      	strb	r2, [r3, #0]
	if(threadIDptr!=NULL && (currentThread>0 && currentThread<MAX_THREAD)){
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d016      	beq.n	80012ca <threadTakeBinarySemaphore+0x42>
 800129c:	4b10      	ldr	r3, [pc, #64]	; (80012e0 <threadTakeBinarySemaphore+0x58>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	dd12      	ble.n	80012ca <threadTakeBinarySemaphore+0x42>
 80012a4:	4b0e      	ldr	r3, [pc, #56]	; (80012e0 <threadTakeBinarySemaphore+0x58>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2b04      	cmp	r3, #4
 80012aa:	dc0e      	bgt.n	80012ca <threadTakeBinarySemaphore+0x42>
		*threadIDptr = currentThread;
 80012ac:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <threadTakeBinarySemaphore+0x58>)
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	601a      	str	r2, [r3, #0]
		thread[currentThread].action = STM32_THREAD_ACTION_BLOCK;
 80012b4:	4b0a      	ldr	r3, [pc, #40]	; (80012e0 <threadTakeBinarySemaphore+0x58>)
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	490a      	ldr	r1, [pc, #40]	; (80012e4 <threadTakeBinarySemaphore+0x5c>)
 80012ba:	4613      	mov	r3, r2
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	4413      	add	r3, r2
 80012c0:	00db      	lsls	r3, r3, #3
 80012c2:	440b      	add	r3, r1
 80012c4:	3310      	adds	r3, #16
 80012c6:	2200      	movs	r2, #0
 80012c8:	701a      	strb	r2, [r3, #0]
	}
	mutexLock = 0;
 80012ca:	4b04      	ldr	r3, [pc, #16]	; (80012dc <threadTakeBinarySemaphore+0x54>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	701a      	strb	r2, [r3, #0]
	reschedule();
 80012d0:	f7ff fe88 	bl	8000fe4 <reschedule>
}
 80012d4:	bf00      	nop
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	200001e4 	.word	0x200001e4
 80012e0:	20000004 	.word	0x20000004
 80012e4:	20000118 	.word	0x20000118

080012e8 <threadGiveBinarySemaphore>:

/**
 * This blocks this thread corresponding to this threadID
 * @param threadID	: binary semaphore ID which is also thread ID of this thread to be unblocked
 */
static void threadGiveBinarySemaphore(int threadID){
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
	mutexLock = 1;
 80012f0:	4b0d      	ldr	r3, [pc, #52]	; (8001328 <threadGiveBinarySemaphore+0x40>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	701a      	strb	r2, [r3, #0]
	if(threadID>0 && threadID<MAX_THREAD)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	dd0c      	ble.n	8001316 <threadGiveBinarySemaphore+0x2e>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2b04      	cmp	r3, #4
 8001300:	dc09      	bgt.n	8001316 <threadGiveBinarySemaphore+0x2e>
		thread[threadID].action = STM32_THREAD_ACTION_RUNNING;
 8001302:	490a      	ldr	r1, [pc, #40]	; (800132c <threadGiveBinarySemaphore+0x44>)
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	4613      	mov	r3, r2
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	4413      	add	r3, r2
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	440b      	add	r3, r1
 8001310:	3310      	adds	r3, #16
 8001312:	2201      	movs	r2, #1
 8001314:	701a      	strb	r2, [r3, #0]
	mutexLock = 0;
 8001316:	4b04      	ldr	r3, [pc, #16]	; (8001328 <threadGiveBinarySemaphore+0x40>)
 8001318:	2200      	movs	r2, #0
 800131a:	701a      	strb	r2, [r3, #0]
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	200001e4 	.word	0x200001e4
 800132c:	20000118 	.word	0x20000118

08001330 <utilization>:

/**
 * It gives the utilization factor (0~1)
 */
static float utilization(){
 8001330:	b590      	push	{r4, r7, lr}
 8001332:	b085      	sub	sp, #20
 8001334:	af00      	add	r7, sp, #0
	mutexLock = 1;
 8001336:	4b22      	ldr	r3, [pc, #136]	; (80013c0 <utilization+0x90>)
 8001338:	2201      	movs	r2, #1
 800133a:	701a      	strb	r2, [r3, #0]
	uint32_t totalTime = thread[0].timeTillNow;
 800133c:	4b21      	ldr	r3, [pc, #132]	; (80013c4 <utilization+0x94>)
 800133e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001340:	60fb      	str	r3, [r7, #12]
	for(int i=1;i<MAX_THREAD;i++){
 8001342:	2301      	movs	r3, #1
 8001344:	60bb      	str	r3, [r7, #8]
 8001346:	e019      	b.n	800137c <utilization+0x4c>
		if(thread[i].ID!=0){
 8001348:	491e      	ldr	r1, [pc, #120]	; (80013c4 <utilization+0x94>)
 800134a:	68ba      	ldr	r2, [r7, #8]
 800134c:	4613      	mov	r3, r2
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	4413      	add	r3, r2
 8001352:	00db      	lsls	r3, r3, #3
 8001354:	440b      	add	r3, r1
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	b2db      	uxtb	r3, r3
 800135a:	2b00      	cmp	r3, #0
 800135c:	d00b      	beq.n	8001376 <utilization+0x46>
			totalTime+=thread[i].timeTillNow;
 800135e:	4919      	ldr	r1, [pc, #100]	; (80013c4 <utilization+0x94>)
 8001360:	68ba      	ldr	r2, [r7, #8]
 8001362:	4613      	mov	r3, r2
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	4413      	add	r3, r2
 8001368:	00db      	lsls	r3, r3, #3
 800136a:	440b      	add	r3, r1
 800136c:	3324      	adds	r3, #36	; 0x24
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	68fa      	ldr	r2, [r7, #12]
 8001372:	4413      	add	r3, r2
 8001374:	60fb      	str	r3, [r7, #12]
	for(int i=1;i<MAX_THREAD;i++){
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	3301      	adds	r3, #1
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	2b04      	cmp	r3, #4
 8001380:	dde2      	ble.n	8001348 <utilization+0x18>
		}
	}
	float uf = 1- (float)thread[0].timeTillNow/(float)totalTime;
 8001382:	4b10      	ldr	r3, [pc, #64]	; (80013c4 <utilization+0x94>)
 8001384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001386:	4618      	mov	r0, r3
 8001388:	f7fe ff96 	bl	80002b8 <__aeabi_ui2f>
 800138c:	4604      	mov	r4, r0
 800138e:	68f8      	ldr	r0, [r7, #12]
 8001390:	f7fe ff92 	bl	80002b8 <__aeabi_ui2f>
 8001394:	4603      	mov	r3, r0
 8001396:	4619      	mov	r1, r3
 8001398:	4620      	mov	r0, r4
 800139a:	f7ff f899 	bl	80004d0 <__aeabi_fdiv>
 800139e:	4603      	mov	r3, r0
 80013a0:	4619      	mov	r1, r3
 80013a2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80013a6:	f7fe fed5 	bl	8000154 <__aeabi_fsub>
 80013aa:	4603      	mov	r3, r0
 80013ac:	607b      	str	r3, [r7, #4]
	mutexLock = 0;
 80013ae:	4b04      	ldr	r3, [pc, #16]	; (80013c0 <utilization+0x90>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]
	return uf;
 80013b4:	687b      	ldr	r3, [r7, #4]
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	3714      	adds	r7, #20
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd90      	pop	{r4, r7, pc}
 80013be:	bf00      	nop
 80013c0:	200001e4 	.word	0x200001e4
 80013c4:	20000118 	.word	0x20000118

080013c8 <spin>:


/**
 * It is should be called during waiting in while loop
 */
static void spin(){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
	reschedule();
 80013cc:	f7ff fe0a 	bl	8000fe4 <reschedule>
}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <_write>:
#include "stdarg.h"
#include "string.h"

extern UART_HandleTypeDef huart1;

int _write(int file, char *data, int len) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
	StaticThread.mutexLock();
 80013e0:	4b09      	ldr	r3, [pc, #36]	; (8001408 <_write+0x34>)
 80013e2:	6a1b      	ldr	r3, [r3, #32]
 80013e4:	4798      	blx	r3
	HAL_UART_Transmit(&huart1, (uint8_t*) data, len, HAL_MAX_DELAY);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	f04f 33ff 	mov.w	r3, #4294967295
 80013ee:	68b9      	ldr	r1, [r7, #8]
 80013f0:	4806      	ldr	r0, [pc, #24]	; (800140c <_write+0x38>)
 80013f2:	f001 f887 	bl	8002504 <HAL_UART_Transmit>
	StaticThread.mutexUnlock();
 80013f6:	4b04      	ldr	r3, [pc, #16]	; (8001408 <_write+0x34>)
 80013f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013fa:	4798      	blx	r3
	return len;
 80013fc:	687b      	ldr	r3, [r7, #4]
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3710      	adds	r7, #16
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000008 	.word	0x20000008
 800140c:	200000cc 	.word	0x200000cc

08001410 <HardFault_Handler>:

///////////////////////////HANDLER///////////////////////
void HardFault_Handler(void) {
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
	printf("Hard Fault\n");
 8001414:	4801      	ldr	r0, [pc, #4]	; (800141c <HardFault_Handler+0xc>)
 8001416:	f001 fb0b 	bl	8002a30 <puts>
	while (1) {
 800141a:	e7fe      	b.n	800141a <HardFault_Handler+0xa>
 800141c:	08003744 	.word	0x08003744

08001420 <SVC_Handler>:

	}
}

void SVC_Handler(void) {
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
	StaticThread.SVCHandler();
 8001424:	4b02      	ldr	r3, [pc, #8]	; (8001430 <SVC_Handler+0x10>)
 8001426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001428:	4798      	blx	r3
}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000008 	.word	0x20000008

08001434 <PendSV_Handler>:

void PendSV_Handler(void) {
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
	StaticThread.PendSVHandler();
 8001438:	4b02      	ldr	r3, [pc, #8]	; (8001444 <PendSV_Handler+0x10>)
 800143a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143c:	4798      	blx	r3
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	20000008 	.word	0x20000008

08001448 <SysTick_Handler>:

//int tick = 0;
void SysTick_Handler(void) {
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
	HAL_IncTick();
 800144c:	f000 f94a 	bl	80016e4 <HAL_IncTick>
//	tick++;
//	if(tick==10){
		StaticThread.SysTickHandler();
 8001450:	4b02      	ldr	r3, [pc, #8]	; (800145c <SysTick_Handler+0x14>)
 8001452:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001454:	4798      	blx	r3
//		tick= 0;
//	}
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20000008 	.word	0x20000008

08001460 <task1>:
	int price;
}fruit;



static void task1(int argLen, void **args) {
 8001460:	b590      	push	{r4, r7, lr}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	6039      	str	r1, [r7, #0]
	StaticThread.print("%s(INIT) : %d-%p\n", __func__, argLen, args);
 800146a:	4b14      	ldr	r3, [pc, #80]	; (80014bc <task1+0x5c>)
 800146c:	69dc      	ldr	r4, [r3, #28]
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	4913      	ldr	r1, [pc, #76]	; (80014c0 <task1+0x60>)
 8001474:	4813      	ldr	r0, [pc, #76]	; (80014c4 <task1+0x64>)
 8001476:	47a0      	blx	r4
	while (1) {
		StaticThread.mutexLock();
 8001478:	4b10      	ldr	r3, [pc, #64]	; (80014bc <task1+0x5c>)
 800147a:	6a1b      	ldr	r3, [r3, #32]
 800147c:	4798      	blx	r3
		strcpy(fruit.name,"Apple\0");
 800147e:	4b12      	ldr	r3, [pc, #72]	; (80014c8 <task1+0x68>)
 8001480:	4a12      	ldr	r2, [pc, #72]	; (80014cc <task1+0x6c>)
 8001482:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001486:	6018      	str	r0, [r3, #0]
 8001488:	3304      	adds	r3, #4
 800148a:	8019      	strh	r1, [r3, #0]
		StaticThread.delay(1000);
 800148c:	4b0b      	ldr	r3, [pc, #44]	; (80014bc <task1+0x5c>)
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001494:	4798      	blx	r3
		fruit.price = 10;
 8001496:	4b0c      	ldr	r3, [pc, #48]	; (80014c8 <task1+0x68>)
 8001498:	220a      	movs	r2, #10
 800149a:	609a      	str	r2, [r3, #8]
		StaticThread.print("%s : %d\n",fruit.name,fruit.price);
 800149c:	4b07      	ldr	r3, [pc, #28]	; (80014bc <task1+0x5c>)
 800149e:	69db      	ldr	r3, [r3, #28]
 80014a0:	4a09      	ldr	r2, [pc, #36]	; (80014c8 <task1+0x68>)
 80014a2:	6892      	ldr	r2, [r2, #8]
 80014a4:	4908      	ldr	r1, [pc, #32]	; (80014c8 <task1+0x68>)
 80014a6:	480a      	ldr	r0, [pc, #40]	; (80014d0 <task1+0x70>)
 80014a8:	4798      	blx	r3
		StaticThread.mutexUnlock();
 80014aa:	4b04      	ldr	r3, [pc, #16]	; (80014bc <task1+0x5c>)
 80014ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ae:	4798      	blx	r3
		StaticThread.delay(10);
 80014b0:	4b02      	ldr	r3, [pc, #8]	; (80014bc <task1+0x5c>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	200a      	movs	r0, #10
 80014b6:	4798      	blx	r3
		StaticThread.mutexLock();
 80014b8:	e7de      	b.n	8001478 <task1+0x18>
 80014ba:	bf00      	nop
 80014bc:	20000008 	.word	0x20000008
 80014c0:	080037b4 	.word	0x080037b4
 80014c4:	08003750 	.word	0x08003750
 80014c8:	20000efc 	.word	0x20000efc
 80014cc:	08003764 	.word	0x08003764
 80014d0:	0800376c 	.word	0x0800376c

080014d4 <task2>:
	}
}

static void task2(int argLen, void **args) {
 80014d4:	b590      	push	{r4, r7, lr}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
	StaticThread.print("%s(INIT) : %d-%p\n", __func__, argLen, args);
 80014de:	4b14      	ldr	r3, [pc, #80]	; (8001530 <task2+0x5c>)
 80014e0:	69dc      	ldr	r4, [r3, #28]
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	4913      	ldr	r1, [pc, #76]	; (8001534 <task2+0x60>)
 80014e8:	4813      	ldr	r0, [pc, #76]	; (8001538 <task2+0x64>)
 80014ea:	47a0      	blx	r4
	while (1) {
		StaticThread.mutexLock();
 80014ec:	4b10      	ldr	r3, [pc, #64]	; (8001530 <task2+0x5c>)
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	4798      	blx	r3
		strcpy(fruit.name,"Mango\0");
 80014f2:	4b12      	ldr	r3, [pc, #72]	; (800153c <task2+0x68>)
 80014f4:	4a12      	ldr	r2, [pc, #72]	; (8001540 <task2+0x6c>)
 80014f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014fa:	6018      	str	r0, [r3, #0]
 80014fc:	3304      	adds	r3, #4
 80014fe:	8019      	strh	r1, [r3, #0]
		StaticThread.delay(1000);
 8001500:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <task2+0x5c>)
 8001502:	699b      	ldr	r3, [r3, #24]
 8001504:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001508:	4798      	blx	r3
		fruit.price = 20;
 800150a:	4b0c      	ldr	r3, [pc, #48]	; (800153c <task2+0x68>)
 800150c:	2214      	movs	r2, #20
 800150e:	609a      	str	r2, [r3, #8]
		StaticThread.print("%s : %d\n",fruit.name,fruit.price);
 8001510:	4b07      	ldr	r3, [pc, #28]	; (8001530 <task2+0x5c>)
 8001512:	69db      	ldr	r3, [r3, #28]
 8001514:	4a09      	ldr	r2, [pc, #36]	; (800153c <task2+0x68>)
 8001516:	6892      	ldr	r2, [r2, #8]
 8001518:	4908      	ldr	r1, [pc, #32]	; (800153c <task2+0x68>)
 800151a:	480a      	ldr	r0, [pc, #40]	; (8001544 <task2+0x70>)
 800151c:	4798      	blx	r3
		StaticThread.mutexUnlock();
 800151e:	4b04      	ldr	r3, [pc, #16]	; (8001530 <task2+0x5c>)
 8001520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001522:	4798      	blx	r3
		StaticThread.delay(10);
 8001524:	4b02      	ldr	r3, [pc, #8]	; (8001530 <task2+0x5c>)
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	200a      	movs	r0, #10
 800152a:	4798      	blx	r3
		StaticThread.mutexLock();
 800152c:	e7de      	b.n	80014ec <task2+0x18>
 800152e:	bf00      	nop
 8001530:	20000008 	.word	0x20000008
 8001534:	080037bc 	.word	0x080037bc
 8001538:	08003750 	.word	0x08003750
 800153c:	20000efc 	.word	0x20000efc
 8001540:	08003778 	.word	0x08003778
 8001544:	0800376c 	.word	0x0800376c

08001548 <monitoringTask>:
	}
}

static void monitoringTask(int argLen, void **args) {
 8001548:	b590      	push	{r4, r7, lr}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
	StaticThread.print("%s(INIT) : %d-%p\n", __func__, argLen, args);
 8001552:	4b13      	ldr	r3, [pc, #76]	; (80015a0 <monitoringTask+0x58>)
 8001554:	69dc      	ldr	r4, [r3, #28]
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	687a      	ldr	r2, [r7, #4]
 800155a:	4912      	ldr	r1, [pc, #72]	; (80015a4 <monitoringTask+0x5c>)
 800155c:	4812      	ldr	r0, [pc, #72]	; (80015a8 <monitoringTask+0x60>)
 800155e:	47a0      	blx	r4
	while (1) {
		StaticThread.print("UF : %d\n",
 8001560:	4b0f      	ldr	r3, [pc, #60]	; (80015a0 <monitoringTask+0x58>)
 8001562:	69dc      	ldr	r4, [r3, #28]
				(int) (100 * StaticThread.utilization()));
 8001564:	4b0e      	ldr	r3, [pc, #56]	; (80015a0 <monitoringTask+0x58>)
 8001566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001568:	4798      	blx	r3
 800156a:	4603      	mov	r3, r0
 800156c:	490f      	ldr	r1, [pc, #60]	; (80015ac <monitoringTask+0x64>)
 800156e:	4618      	mov	r0, r3
 8001570:	f7fe fefa 	bl	8000368 <__aeabi_fmul>
 8001574:	4603      	mov	r3, r0
		StaticThread.print("UF : %d\n",
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff f846 	bl	8000608 <__aeabi_f2iz>
 800157c:	4603      	mov	r3, r0
 800157e:	4619      	mov	r1, r3
 8001580:	480b      	ldr	r0, [pc, #44]	; (80015b0 <monitoringTask+0x68>)
 8001582:	47a0      	blx	r4
		StaticThread.print("%s : %d\n",fruit.name,fruit.price);
 8001584:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <monitoringTask+0x58>)
 8001586:	69db      	ldr	r3, [r3, #28]
 8001588:	4a0a      	ldr	r2, [pc, #40]	; (80015b4 <monitoringTask+0x6c>)
 800158a:	6892      	ldr	r2, [r2, #8]
 800158c:	4909      	ldr	r1, [pc, #36]	; (80015b4 <monitoringTask+0x6c>)
 800158e:	480a      	ldr	r0, [pc, #40]	; (80015b8 <monitoringTask+0x70>)
 8001590:	4798      	blx	r3
		StaticThread.delay(1000);
 8001592:	4b03      	ldr	r3, [pc, #12]	; (80015a0 <monitoringTask+0x58>)
 8001594:	699b      	ldr	r3, [r3, #24]
 8001596:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800159a:	4798      	blx	r3
		StaticThread.print("UF : %d\n",
 800159c:	e7e0      	b.n	8001560 <monitoringTask+0x18>
 800159e:	bf00      	nop
 80015a0:	20000008 	.word	0x20000008
 80015a4:	080037c4 	.word	0x080037c4
 80015a8:	08003750 	.word	0x08003750
 80015ac:	42c80000 	.word	0x42c80000
 80015b0:	08003780 	.word	0x08003780
 80015b4:	20000efc 	.word	0x20000efc
 80015b8:	0800376c 	.word	0x0800376c

080015bc <run>:
	}
}

void run() {
 80015bc:	b590      	push	{r4, r7, lr}
 80015be:	b083      	sub	sp, #12
 80015c0:	af02      	add	r7, sp, #8
	printf("Initiating....\n");
 80015c2:	481a      	ldr	r0, [pc, #104]	; (800162c <run+0x70>)
 80015c4:	f001 fa34 	bl	8002a30 <puts>
	HAL_Delay(1000);
 80015c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015cc:	f000 f8a6 	bl	800171c <HAL_Delay>

	id1 = StaticThread.new(task1, stack1, sizeof(stack1) / sizeof(uint32_t), 0,NULL);
 80015d0:	4b17      	ldr	r3, [pc, #92]	; (8001630 <run+0x74>)
 80015d2:	681c      	ldr	r4, [r3, #0]
 80015d4:	2300      	movs	r3, #0
 80015d6:	9300      	str	r3, [sp, #0]
 80015d8:	2300      	movs	r3, #0
 80015da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015de:	4915      	ldr	r1, [pc, #84]	; (8001634 <run+0x78>)
 80015e0:	4815      	ldr	r0, [pc, #84]	; (8001638 <run+0x7c>)
 80015e2:	47a0      	blx	r4
 80015e4:	4603      	mov	r3, r0
 80015e6:	4a15      	ldr	r2, [pc, #84]	; (800163c <run+0x80>)
 80015e8:	6013      	str	r3, [r2, #0]
	id2 = StaticThread.new(task2, stack2, sizeof(stack2) / sizeof(uint32_t), 0,NULL);
 80015ea:	4b11      	ldr	r3, [pc, #68]	; (8001630 <run+0x74>)
 80015ec:	681c      	ldr	r4, [r3, #0]
 80015ee:	2300      	movs	r3, #0
 80015f0:	9300      	str	r3, [sp, #0]
 80015f2:	2300      	movs	r3, #0
 80015f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015f8:	4911      	ldr	r1, [pc, #68]	; (8001640 <run+0x84>)
 80015fa:	4812      	ldr	r0, [pc, #72]	; (8001644 <run+0x88>)
 80015fc:	47a0      	blx	r4
 80015fe:	4603      	mov	r3, r0
 8001600:	4a11      	ldr	r2, [pc, #68]	; (8001648 <run+0x8c>)
 8001602:	6013      	str	r3, [r2, #0]
	id3 = StaticThread.new(monitoringTask, stack3,sizeof(stack3) / sizeof(uint32_t), 0,NULL);
 8001604:	4b0a      	ldr	r3, [pc, #40]	; (8001630 <run+0x74>)
 8001606:	681c      	ldr	r4, [r3, #0]
 8001608:	2300      	movs	r3, #0
 800160a:	9300      	str	r3, [sp, #0]
 800160c:	2300      	movs	r3, #0
 800160e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001612:	490e      	ldr	r1, [pc, #56]	; (800164c <run+0x90>)
 8001614:	480e      	ldr	r0, [pc, #56]	; (8001650 <run+0x94>)
 8001616:	47a0      	blx	r4
 8001618:	4603      	mov	r3, r0
 800161a:	4a0e      	ldr	r2, [pc, #56]	; (8001654 <run+0x98>)
 800161c:	6013      	str	r3, [r2, #0]
	StaticThread.startScheduler();
 800161e:	4b04      	ldr	r3, [pc, #16]	; (8001630 <run+0x74>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	4798      	blx	r3
}
 8001624:	bf00      	nop
 8001626:	3704      	adds	r7, #4
 8001628:	46bd      	mov	sp, r7
 800162a:	bd90      	pop	{r4, r7, pc}
 800162c:	0800378c 	.word	0x0800378c
 8001630:	20000008 	.word	0x20000008
 8001634:	200002fc 	.word	0x200002fc
 8001638:	08001461 	.word	0x08001461
 800163c:	200002f0 	.word	0x200002f0
 8001640:	200006fc 	.word	0x200006fc
 8001644:	080014d5 	.word	0x080014d5
 8001648:	200002f4 	.word	0x200002f4
 800164c:	20000afc 	.word	0x20000afc
 8001650:	08001549 	.word	0x08001549
 8001654:	200002f8 	.word	0x200002f8

08001658 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800165c:	4b08      	ldr	r3, [pc, #32]	; (8001680 <HAL_Init+0x28>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a07      	ldr	r2, [pc, #28]	; (8001680 <HAL_Init+0x28>)
 8001662:	f043 0310 	orr.w	r3, r3, #16
 8001666:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001668:	2003      	movs	r0, #3
 800166a:	f000 f92b 	bl	80018c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800166e:	200f      	movs	r0, #15
 8001670:	f000 f808 	bl	8001684 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001674:	f7ff f892 	bl	800079c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40022000 	.word	0x40022000

08001684 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800168c:	4b12      	ldr	r3, [pc, #72]	; (80016d8 <HAL_InitTick+0x54>)
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	4b12      	ldr	r3, [pc, #72]	; (80016dc <HAL_InitTick+0x58>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	4619      	mov	r1, r3
 8001696:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800169a:	fbb3 f3f1 	udiv	r3, r3, r1
 800169e:	fbb2 f3f3 	udiv	r3, r2, r3
 80016a2:	4618      	mov	r0, r3
 80016a4:	f000 f935 	bl	8001912 <HAL_SYSTICK_Config>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e00e      	b.n	80016d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2b0f      	cmp	r3, #15
 80016b6:	d80a      	bhi.n	80016ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016b8:	2200      	movs	r2, #0
 80016ba:	6879      	ldr	r1, [r7, #4]
 80016bc:	f04f 30ff 	mov.w	r0, #4294967295
 80016c0:	f000 f90b 	bl	80018da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016c4:	4a06      	ldr	r2, [pc, #24]	; (80016e0 <HAL_InitTick+0x5c>)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016ca:	2300      	movs	r3, #0
 80016cc:	e000      	b.n	80016d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20000000 	.word	0x20000000
 80016dc:	20000050 	.word	0x20000050
 80016e0:	2000004c 	.word	0x2000004c

080016e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016e8:	4b05      	ldr	r3, [pc, #20]	; (8001700 <HAL_IncTick+0x1c>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	461a      	mov	r2, r3
 80016ee:	4b05      	ldr	r3, [pc, #20]	; (8001704 <HAL_IncTick+0x20>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4413      	add	r3, r2
 80016f4:	4a03      	ldr	r2, [pc, #12]	; (8001704 <HAL_IncTick+0x20>)
 80016f6:	6013      	str	r3, [r2, #0]
}
 80016f8:	bf00      	nop
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr
 8001700:	20000050 	.word	0x20000050
 8001704:	20000f08 	.word	0x20000f08

08001708 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  return uwTick;
 800170c:	4b02      	ldr	r3, [pc, #8]	; (8001718 <HAL_GetTick+0x10>)
 800170e:	681b      	ldr	r3, [r3, #0]
}
 8001710:	4618      	mov	r0, r3
 8001712:	46bd      	mov	sp, r7
 8001714:	bc80      	pop	{r7}
 8001716:	4770      	bx	lr
 8001718:	20000f08 	.word	0x20000f08

0800171c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001724:	f7ff fff0 	bl	8001708 <HAL_GetTick>
 8001728:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001734:	d005      	beq.n	8001742 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001736:	4b0a      	ldr	r3, [pc, #40]	; (8001760 <HAL_Delay+0x44>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	461a      	mov	r2, r3
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	4413      	add	r3, r2
 8001740:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001742:	bf00      	nop
 8001744:	f7ff ffe0 	bl	8001708 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	68fa      	ldr	r2, [r7, #12]
 8001750:	429a      	cmp	r2, r3
 8001752:	d8f7      	bhi.n	8001744 <HAL_Delay+0x28>
  {
  }
}
 8001754:	bf00      	nop
 8001756:	bf00      	nop
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000050 	.word	0x20000050

08001764 <__NVIC_SetPriorityGrouping>:
{
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	f003 0307 	and.w	r3, r3, #7
 8001772:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001774:	4b0c      	ldr	r3, [pc, #48]	; (80017a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800177a:	68ba      	ldr	r2, [r7, #8]
 800177c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001780:	4013      	ands	r3, r2
 8001782:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800178c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001790:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001796:	4a04      	ldr	r2, [pc, #16]	; (80017a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	60d3      	str	r3, [r2, #12]
}
 800179c:	bf00      	nop
 800179e:	3714      	adds	r7, #20
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bc80      	pop	{r7}
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <__NVIC_GetPriorityGrouping>:
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b0:	4b04      	ldr	r3, [pc, #16]	; (80017c4 <__NVIC_GetPriorityGrouping+0x18>)
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	0a1b      	lsrs	r3, r3, #8
 80017b6:	f003 0307 	and.w	r3, r3, #7
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	46bd      	mov	sp, r7
 80017be:	bc80      	pop	{r7}
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	e000ed00 	.word	0xe000ed00

080017c8 <__NVIC_SetPriority>:
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	6039      	str	r1, [r7, #0]
 80017d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	db0a      	blt.n	80017f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	b2da      	uxtb	r2, r3
 80017e0:	490c      	ldr	r1, [pc, #48]	; (8001814 <__NVIC_SetPriority+0x4c>)
 80017e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e6:	0112      	lsls	r2, r2, #4
 80017e8:	b2d2      	uxtb	r2, r2
 80017ea:	440b      	add	r3, r1
 80017ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80017f0:	e00a      	b.n	8001808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	b2da      	uxtb	r2, r3
 80017f6:	4908      	ldr	r1, [pc, #32]	; (8001818 <__NVIC_SetPriority+0x50>)
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	f003 030f 	and.w	r3, r3, #15
 80017fe:	3b04      	subs	r3, #4
 8001800:	0112      	lsls	r2, r2, #4
 8001802:	b2d2      	uxtb	r2, r2
 8001804:	440b      	add	r3, r1
 8001806:	761a      	strb	r2, [r3, #24]
}
 8001808:	bf00      	nop
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	bc80      	pop	{r7}
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	e000e100 	.word	0xe000e100
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800181c:	b480      	push	{r7}
 800181e:	b089      	sub	sp, #36	; 0x24
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	f003 0307 	and.w	r3, r3, #7
 800182e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	f1c3 0307 	rsb	r3, r3, #7
 8001836:	2b04      	cmp	r3, #4
 8001838:	bf28      	it	cs
 800183a:	2304      	movcs	r3, #4
 800183c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	3304      	adds	r3, #4
 8001842:	2b06      	cmp	r3, #6
 8001844:	d902      	bls.n	800184c <NVIC_EncodePriority+0x30>
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	3b03      	subs	r3, #3
 800184a:	e000      	b.n	800184e <NVIC_EncodePriority+0x32>
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001850:	f04f 32ff 	mov.w	r2, #4294967295
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	43da      	mvns	r2, r3
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	401a      	ands	r2, r3
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001864:	f04f 31ff 	mov.w	r1, #4294967295
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	fa01 f303 	lsl.w	r3, r1, r3
 800186e:	43d9      	mvns	r1, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001874:	4313      	orrs	r3, r2
         );
}
 8001876:	4618      	mov	r0, r3
 8001878:	3724      	adds	r7, #36	; 0x24
 800187a:	46bd      	mov	sp, r7
 800187c:	bc80      	pop	{r7}
 800187e:	4770      	bx	lr

08001880 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	3b01      	subs	r3, #1
 800188c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001890:	d301      	bcc.n	8001896 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001892:	2301      	movs	r3, #1
 8001894:	e00f      	b.n	80018b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001896:	4a0a      	ldr	r2, [pc, #40]	; (80018c0 <SysTick_Config+0x40>)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	3b01      	subs	r3, #1
 800189c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800189e:	210f      	movs	r1, #15
 80018a0:	f04f 30ff 	mov.w	r0, #4294967295
 80018a4:	f7ff ff90 	bl	80017c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018a8:	4b05      	ldr	r3, [pc, #20]	; (80018c0 <SysTick_Config+0x40>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ae:	4b04      	ldr	r3, [pc, #16]	; (80018c0 <SysTick_Config+0x40>)
 80018b0:	2207      	movs	r2, #7
 80018b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018b4:	2300      	movs	r3, #0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	e000e010 	.word	0xe000e010

080018c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f7ff ff49 	bl	8001764 <__NVIC_SetPriorityGrouping>
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018da:	b580      	push	{r7, lr}
 80018dc:	b086      	sub	sp, #24
 80018de:	af00      	add	r7, sp, #0
 80018e0:	4603      	mov	r3, r0
 80018e2:	60b9      	str	r1, [r7, #8]
 80018e4:	607a      	str	r2, [r7, #4]
 80018e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018e8:	2300      	movs	r3, #0
 80018ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018ec:	f7ff ff5e 	bl	80017ac <__NVIC_GetPriorityGrouping>
 80018f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	68b9      	ldr	r1, [r7, #8]
 80018f6:	6978      	ldr	r0, [r7, #20]
 80018f8:	f7ff ff90 	bl	800181c <NVIC_EncodePriority>
 80018fc:	4602      	mov	r2, r0
 80018fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001902:	4611      	mov	r1, r2
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff ff5f 	bl	80017c8 <__NVIC_SetPriority>
}
 800190a:	bf00      	nop
 800190c:	3718      	adds	r7, #24
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001912:	b580      	push	{r7, lr}
 8001914:	b082      	sub	sp, #8
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f7ff ffb0 	bl	8001880 <SysTick_Config>
 8001920:	4603      	mov	r3, r0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800192c:	b480      	push	{r7}
 800192e:	b08b      	sub	sp, #44	; 0x2c
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001936:	2300      	movs	r3, #0
 8001938:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800193a:	2300      	movs	r3, #0
 800193c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800193e:	e169      	b.n	8001c14 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001940:	2201      	movs	r2, #1
 8001942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	69fa      	ldr	r2, [r7, #28]
 8001950:	4013      	ands	r3, r2
 8001952:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	429a      	cmp	r2, r3
 800195a:	f040 8158 	bne.w	8001c0e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	4a9a      	ldr	r2, [pc, #616]	; (8001bcc <HAL_GPIO_Init+0x2a0>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d05e      	beq.n	8001a26 <HAL_GPIO_Init+0xfa>
 8001968:	4a98      	ldr	r2, [pc, #608]	; (8001bcc <HAL_GPIO_Init+0x2a0>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d875      	bhi.n	8001a5a <HAL_GPIO_Init+0x12e>
 800196e:	4a98      	ldr	r2, [pc, #608]	; (8001bd0 <HAL_GPIO_Init+0x2a4>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d058      	beq.n	8001a26 <HAL_GPIO_Init+0xfa>
 8001974:	4a96      	ldr	r2, [pc, #600]	; (8001bd0 <HAL_GPIO_Init+0x2a4>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d86f      	bhi.n	8001a5a <HAL_GPIO_Init+0x12e>
 800197a:	4a96      	ldr	r2, [pc, #600]	; (8001bd4 <HAL_GPIO_Init+0x2a8>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d052      	beq.n	8001a26 <HAL_GPIO_Init+0xfa>
 8001980:	4a94      	ldr	r2, [pc, #592]	; (8001bd4 <HAL_GPIO_Init+0x2a8>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d869      	bhi.n	8001a5a <HAL_GPIO_Init+0x12e>
 8001986:	4a94      	ldr	r2, [pc, #592]	; (8001bd8 <HAL_GPIO_Init+0x2ac>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d04c      	beq.n	8001a26 <HAL_GPIO_Init+0xfa>
 800198c:	4a92      	ldr	r2, [pc, #584]	; (8001bd8 <HAL_GPIO_Init+0x2ac>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d863      	bhi.n	8001a5a <HAL_GPIO_Init+0x12e>
 8001992:	4a92      	ldr	r2, [pc, #584]	; (8001bdc <HAL_GPIO_Init+0x2b0>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d046      	beq.n	8001a26 <HAL_GPIO_Init+0xfa>
 8001998:	4a90      	ldr	r2, [pc, #576]	; (8001bdc <HAL_GPIO_Init+0x2b0>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d85d      	bhi.n	8001a5a <HAL_GPIO_Init+0x12e>
 800199e:	2b12      	cmp	r3, #18
 80019a0:	d82a      	bhi.n	80019f8 <HAL_GPIO_Init+0xcc>
 80019a2:	2b12      	cmp	r3, #18
 80019a4:	d859      	bhi.n	8001a5a <HAL_GPIO_Init+0x12e>
 80019a6:	a201      	add	r2, pc, #4	; (adr r2, 80019ac <HAL_GPIO_Init+0x80>)
 80019a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ac:	08001a27 	.word	0x08001a27
 80019b0:	08001a01 	.word	0x08001a01
 80019b4:	08001a13 	.word	0x08001a13
 80019b8:	08001a55 	.word	0x08001a55
 80019bc:	08001a5b 	.word	0x08001a5b
 80019c0:	08001a5b 	.word	0x08001a5b
 80019c4:	08001a5b 	.word	0x08001a5b
 80019c8:	08001a5b 	.word	0x08001a5b
 80019cc:	08001a5b 	.word	0x08001a5b
 80019d0:	08001a5b 	.word	0x08001a5b
 80019d4:	08001a5b 	.word	0x08001a5b
 80019d8:	08001a5b 	.word	0x08001a5b
 80019dc:	08001a5b 	.word	0x08001a5b
 80019e0:	08001a5b 	.word	0x08001a5b
 80019e4:	08001a5b 	.word	0x08001a5b
 80019e8:	08001a5b 	.word	0x08001a5b
 80019ec:	08001a5b 	.word	0x08001a5b
 80019f0:	08001a09 	.word	0x08001a09
 80019f4:	08001a1d 	.word	0x08001a1d
 80019f8:	4a79      	ldr	r2, [pc, #484]	; (8001be0 <HAL_GPIO_Init+0x2b4>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d013      	beq.n	8001a26 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80019fe:	e02c      	b.n	8001a5a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	623b      	str	r3, [r7, #32]
          break;
 8001a06:	e029      	b.n	8001a5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	3304      	adds	r3, #4
 8001a0e:	623b      	str	r3, [r7, #32]
          break;
 8001a10:	e024      	b.n	8001a5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	68db      	ldr	r3, [r3, #12]
 8001a16:	3308      	adds	r3, #8
 8001a18:	623b      	str	r3, [r7, #32]
          break;
 8001a1a:	e01f      	b.n	8001a5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	330c      	adds	r3, #12
 8001a22:	623b      	str	r3, [r7, #32]
          break;
 8001a24:	e01a      	b.n	8001a5c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d102      	bne.n	8001a34 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a2e:	2304      	movs	r3, #4
 8001a30:	623b      	str	r3, [r7, #32]
          break;
 8001a32:	e013      	b.n	8001a5c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d105      	bne.n	8001a48 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a3c:	2308      	movs	r3, #8
 8001a3e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	69fa      	ldr	r2, [r7, #28]
 8001a44:	611a      	str	r2, [r3, #16]
          break;
 8001a46:	e009      	b.n	8001a5c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a48:	2308      	movs	r3, #8
 8001a4a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	69fa      	ldr	r2, [r7, #28]
 8001a50:	615a      	str	r2, [r3, #20]
          break;
 8001a52:	e003      	b.n	8001a5c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a54:	2300      	movs	r3, #0
 8001a56:	623b      	str	r3, [r7, #32]
          break;
 8001a58:	e000      	b.n	8001a5c <HAL_GPIO_Init+0x130>
          break;
 8001a5a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	2bff      	cmp	r3, #255	; 0xff
 8001a60:	d801      	bhi.n	8001a66 <HAL_GPIO_Init+0x13a>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	e001      	b.n	8001a6a <HAL_GPIO_Init+0x13e>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	3304      	adds	r3, #4
 8001a6a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a6c:	69bb      	ldr	r3, [r7, #24]
 8001a6e:	2bff      	cmp	r3, #255	; 0xff
 8001a70:	d802      	bhi.n	8001a78 <HAL_GPIO_Init+0x14c>
 8001a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	e002      	b.n	8001a7e <HAL_GPIO_Init+0x152>
 8001a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a7a:	3b08      	subs	r3, #8
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	210f      	movs	r1, #15
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	fa01 f303 	lsl.w	r3, r1, r3
 8001a8c:	43db      	mvns	r3, r3
 8001a8e:	401a      	ands	r2, r3
 8001a90:	6a39      	ldr	r1, [r7, #32]
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	fa01 f303 	lsl.w	r3, r1, r3
 8001a98:	431a      	orrs	r2, r3
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	f000 80b1 	beq.w	8001c0e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001aac:	4b4d      	ldr	r3, [pc, #308]	; (8001be4 <HAL_GPIO_Init+0x2b8>)
 8001aae:	699b      	ldr	r3, [r3, #24]
 8001ab0:	4a4c      	ldr	r2, [pc, #304]	; (8001be4 <HAL_GPIO_Init+0x2b8>)
 8001ab2:	f043 0301 	orr.w	r3, r3, #1
 8001ab6:	6193      	str	r3, [r2, #24]
 8001ab8:	4b4a      	ldr	r3, [pc, #296]	; (8001be4 <HAL_GPIO_Init+0x2b8>)
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	f003 0301 	and.w	r3, r3, #1
 8001ac0:	60bb      	str	r3, [r7, #8]
 8001ac2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ac4:	4a48      	ldr	r2, [pc, #288]	; (8001be8 <HAL_GPIO_Init+0x2bc>)
 8001ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac8:	089b      	lsrs	r3, r3, #2
 8001aca:	3302      	adds	r3, #2
 8001acc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ad0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad4:	f003 0303 	and.w	r3, r3, #3
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	220f      	movs	r2, #15
 8001adc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae0:	43db      	mvns	r3, r3
 8001ae2:	68fa      	ldr	r2, [r7, #12]
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	4a40      	ldr	r2, [pc, #256]	; (8001bec <HAL_GPIO_Init+0x2c0>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d013      	beq.n	8001b18 <HAL_GPIO_Init+0x1ec>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	4a3f      	ldr	r2, [pc, #252]	; (8001bf0 <HAL_GPIO_Init+0x2c4>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d00d      	beq.n	8001b14 <HAL_GPIO_Init+0x1e8>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	4a3e      	ldr	r2, [pc, #248]	; (8001bf4 <HAL_GPIO_Init+0x2c8>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d007      	beq.n	8001b10 <HAL_GPIO_Init+0x1e4>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	4a3d      	ldr	r2, [pc, #244]	; (8001bf8 <HAL_GPIO_Init+0x2cc>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d101      	bne.n	8001b0c <HAL_GPIO_Init+0x1e0>
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e006      	b.n	8001b1a <HAL_GPIO_Init+0x1ee>
 8001b0c:	2304      	movs	r3, #4
 8001b0e:	e004      	b.n	8001b1a <HAL_GPIO_Init+0x1ee>
 8001b10:	2302      	movs	r3, #2
 8001b12:	e002      	b.n	8001b1a <HAL_GPIO_Init+0x1ee>
 8001b14:	2301      	movs	r3, #1
 8001b16:	e000      	b.n	8001b1a <HAL_GPIO_Init+0x1ee>
 8001b18:	2300      	movs	r3, #0
 8001b1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b1c:	f002 0203 	and.w	r2, r2, #3
 8001b20:	0092      	lsls	r2, r2, #2
 8001b22:	4093      	lsls	r3, r2
 8001b24:	68fa      	ldr	r2, [r7, #12]
 8001b26:	4313      	orrs	r3, r2
 8001b28:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b2a:	492f      	ldr	r1, [pc, #188]	; (8001be8 <HAL_GPIO_Init+0x2bc>)
 8001b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b2e:	089b      	lsrs	r3, r3, #2
 8001b30:	3302      	adds	r3, #2
 8001b32:	68fa      	ldr	r2, [r7, #12]
 8001b34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d006      	beq.n	8001b52 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b44:	4b2d      	ldr	r3, [pc, #180]	; (8001bfc <HAL_GPIO_Init+0x2d0>)
 8001b46:	689a      	ldr	r2, [r3, #8]
 8001b48:	492c      	ldr	r1, [pc, #176]	; (8001bfc <HAL_GPIO_Init+0x2d0>)
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	608b      	str	r3, [r1, #8]
 8001b50:	e006      	b.n	8001b60 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b52:	4b2a      	ldr	r3, [pc, #168]	; (8001bfc <HAL_GPIO_Init+0x2d0>)
 8001b54:	689a      	ldr	r2, [r3, #8]
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	4928      	ldr	r1, [pc, #160]	; (8001bfc <HAL_GPIO_Init+0x2d0>)
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d006      	beq.n	8001b7a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b6c:	4b23      	ldr	r3, [pc, #140]	; (8001bfc <HAL_GPIO_Init+0x2d0>)
 8001b6e:	68da      	ldr	r2, [r3, #12]
 8001b70:	4922      	ldr	r1, [pc, #136]	; (8001bfc <HAL_GPIO_Init+0x2d0>)
 8001b72:	69bb      	ldr	r3, [r7, #24]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	60cb      	str	r3, [r1, #12]
 8001b78:	e006      	b.n	8001b88 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b7a:	4b20      	ldr	r3, [pc, #128]	; (8001bfc <HAL_GPIO_Init+0x2d0>)
 8001b7c:	68da      	ldr	r2, [r3, #12]
 8001b7e:	69bb      	ldr	r3, [r7, #24]
 8001b80:	43db      	mvns	r3, r3
 8001b82:	491e      	ldr	r1, [pc, #120]	; (8001bfc <HAL_GPIO_Init+0x2d0>)
 8001b84:	4013      	ands	r3, r2
 8001b86:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d006      	beq.n	8001ba2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b94:	4b19      	ldr	r3, [pc, #100]	; (8001bfc <HAL_GPIO_Init+0x2d0>)
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	4918      	ldr	r1, [pc, #96]	; (8001bfc <HAL_GPIO_Init+0x2d0>)
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	604b      	str	r3, [r1, #4]
 8001ba0:	e006      	b.n	8001bb0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001ba2:	4b16      	ldr	r3, [pc, #88]	; (8001bfc <HAL_GPIO_Init+0x2d0>)
 8001ba4:	685a      	ldr	r2, [r3, #4]
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	4914      	ldr	r1, [pc, #80]	; (8001bfc <HAL_GPIO_Init+0x2d0>)
 8001bac:	4013      	ands	r3, r2
 8001bae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d021      	beq.n	8001c00 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001bbc:	4b0f      	ldr	r3, [pc, #60]	; (8001bfc <HAL_GPIO_Init+0x2d0>)
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	490e      	ldr	r1, [pc, #56]	; (8001bfc <HAL_GPIO_Init+0x2d0>)
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	600b      	str	r3, [r1, #0]
 8001bc8:	e021      	b.n	8001c0e <HAL_GPIO_Init+0x2e2>
 8001bca:	bf00      	nop
 8001bcc:	10320000 	.word	0x10320000
 8001bd0:	10310000 	.word	0x10310000
 8001bd4:	10220000 	.word	0x10220000
 8001bd8:	10210000 	.word	0x10210000
 8001bdc:	10120000 	.word	0x10120000
 8001be0:	10110000 	.word	0x10110000
 8001be4:	40021000 	.word	0x40021000
 8001be8:	40010000 	.word	0x40010000
 8001bec:	40010800 	.word	0x40010800
 8001bf0:	40010c00 	.word	0x40010c00
 8001bf4:	40011000 	.word	0x40011000
 8001bf8:	40011400 	.word	0x40011400
 8001bfc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c00:	4b0b      	ldr	r3, [pc, #44]	; (8001c30 <HAL_GPIO_Init+0x304>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	43db      	mvns	r3, r3
 8001c08:	4909      	ldr	r1, [pc, #36]	; (8001c30 <HAL_GPIO_Init+0x304>)
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c10:	3301      	adds	r3, #1
 8001c12:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	f47f ae8e 	bne.w	8001940 <HAL_GPIO_Init+0x14>
  }
}
 8001c24:	bf00      	nop
 8001c26:	bf00      	nop
 8001c28:	372c      	adds	r7, #44	; 0x2c
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bc80      	pop	{r7}
 8001c2e:	4770      	bx	lr
 8001c30:	40010400 	.word	0x40010400

08001c34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d101      	bne.n	8001c46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e272      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	f000 8087 	beq.w	8001d62 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c54:	4b92      	ldr	r3, [pc, #584]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f003 030c 	and.w	r3, r3, #12
 8001c5c:	2b04      	cmp	r3, #4
 8001c5e:	d00c      	beq.n	8001c7a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c60:	4b8f      	ldr	r3, [pc, #572]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f003 030c 	and.w	r3, r3, #12
 8001c68:	2b08      	cmp	r3, #8
 8001c6a:	d112      	bne.n	8001c92 <HAL_RCC_OscConfig+0x5e>
 8001c6c:	4b8c      	ldr	r3, [pc, #560]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c78:	d10b      	bne.n	8001c92 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c7a:	4b89      	ldr	r3, [pc, #548]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d06c      	beq.n	8001d60 <HAL_RCC_OscConfig+0x12c>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d168      	bne.n	8001d60 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e24c      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c9a:	d106      	bne.n	8001caa <HAL_RCC_OscConfig+0x76>
 8001c9c:	4b80      	ldr	r3, [pc, #512]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a7f      	ldr	r2, [pc, #508]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001ca2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ca6:	6013      	str	r3, [r2, #0]
 8001ca8:	e02e      	b.n	8001d08 <HAL_RCC_OscConfig+0xd4>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d10c      	bne.n	8001ccc <HAL_RCC_OscConfig+0x98>
 8001cb2:	4b7b      	ldr	r3, [pc, #492]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a7a      	ldr	r2, [pc, #488]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001cb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cbc:	6013      	str	r3, [r2, #0]
 8001cbe:	4b78      	ldr	r3, [pc, #480]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a77      	ldr	r2, [pc, #476]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001cc4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cc8:	6013      	str	r3, [r2, #0]
 8001cca:	e01d      	b.n	8001d08 <HAL_RCC_OscConfig+0xd4>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001cd4:	d10c      	bne.n	8001cf0 <HAL_RCC_OscConfig+0xbc>
 8001cd6:	4b72      	ldr	r3, [pc, #456]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a71      	ldr	r2, [pc, #452]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001cdc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ce0:	6013      	str	r3, [r2, #0]
 8001ce2:	4b6f      	ldr	r3, [pc, #444]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a6e      	ldr	r2, [pc, #440]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001ce8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cec:	6013      	str	r3, [r2, #0]
 8001cee:	e00b      	b.n	8001d08 <HAL_RCC_OscConfig+0xd4>
 8001cf0:	4b6b      	ldr	r3, [pc, #428]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a6a      	ldr	r2, [pc, #424]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001cf6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cfa:	6013      	str	r3, [r2, #0]
 8001cfc:	4b68      	ldr	r3, [pc, #416]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a67      	ldr	r2, [pc, #412]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001d02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d06:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d013      	beq.n	8001d38 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d10:	f7ff fcfa 	bl	8001708 <HAL_GetTick>
 8001d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d16:	e008      	b.n	8001d2a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d18:	f7ff fcf6 	bl	8001708 <HAL_GetTick>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	2b64      	cmp	r3, #100	; 0x64
 8001d24:	d901      	bls.n	8001d2a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001d26:	2303      	movs	r3, #3
 8001d28:	e200      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d2a:	4b5d      	ldr	r3, [pc, #372]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d0f0      	beq.n	8001d18 <HAL_RCC_OscConfig+0xe4>
 8001d36:	e014      	b.n	8001d62 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d38:	f7ff fce6 	bl	8001708 <HAL_GetTick>
 8001d3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d3e:	e008      	b.n	8001d52 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d40:	f7ff fce2 	bl	8001708 <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	2b64      	cmp	r3, #100	; 0x64
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e1ec      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d52:	4b53      	ldr	r3, [pc, #332]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1f0      	bne.n	8001d40 <HAL_RCC_OscConfig+0x10c>
 8001d5e:	e000      	b.n	8001d62 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 0302 	and.w	r3, r3, #2
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d063      	beq.n	8001e36 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d6e:	4b4c      	ldr	r3, [pc, #304]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f003 030c 	and.w	r3, r3, #12
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d00b      	beq.n	8001d92 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001d7a:	4b49      	ldr	r3, [pc, #292]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f003 030c 	and.w	r3, r3, #12
 8001d82:	2b08      	cmp	r3, #8
 8001d84:	d11c      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x18c>
 8001d86:	4b46      	ldr	r3, [pc, #280]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d116      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d92:	4b43      	ldr	r3, [pc, #268]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 0302 	and.w	r3, r3, #2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d005      	beq.n	8001daa <HAL_RCC_OscConfig+0x176>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d001      	beq.n	8001daa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e1c0      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001daa:	4b3d      	ldr	r3, [pc, #244]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	695b      	ldr	r3, [r3, #20]
 8001db6:	00db      	lsls	r3, r3, #3
 8001db8:	4939      	ldr	r1, [pc, #228]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dbe:	e03a      	b.n	8001e36 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	691b      	ldr	r3, [r3, #16]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d020      	beq.n	8001e0a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dc8:	4b36      	ldr	r3, [pc, #216]	; (8001ea4 <HAL_RCC_OscConfig+0x270>)
 8001dca:	2201      	movs	r2, #1
 8001dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dce:	f7ff fc9b 	bl	8001708 <HAL_GetTick>
 8001dd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dd4:	e008      	b.n	8001de8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dd6:	f7ff fc97 	bl	8001708 <HAL_GetTick>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d901      	bls.n	8001de8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e1a1      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001de8:	4b2d      	ldr	r3, [pc, #180]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0302 	and.w	r3, r3, #2
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d0f0      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001df4:	4b2a      	ldr	r3, [pc, #168]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	695b      	ldr	r3, [r3, #20]
 8001e00:	00db      	lsls	r3, r3, #3
 8001e02:	4927      	ldr	r1, [pc, #156]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001e04:	4313      	orrs	r3, r2
 8001e06:	600b      	str	r3, [r1, #0]
 8001e08:	e015      	b.n	8001e36 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e0a:	4b26      	ldr	r3, [pc, #152]	; (8001ea4 <HAL_RCC_OscConfig+0x270>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e10:	f7ff fc7a 	bl	8001708 <HAL_GetTick>
 8001e14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e16:	e008      	b.n	8001e2a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e18:	f7ff fc76 	bl	8001708 <HAL_GetTick>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e180      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e2a:	4b1d      	ldr	r3, [pc, #116]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0302 	and.w	r3, r3, #2
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d1f0      	bne.n	8001e18 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0308 	and.w	r3, r3, #8
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d03a      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	699b      	ldr	r3, [r3, #24]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d019      	beq.n	8001e7e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e4a:	4b17      	ldr	r3, [pc, #92]	; (8001ea8 <HAL_RCC_OscConfig+0x274>)
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e50:	f7ff fc5a 	bl	8001708 <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e56:	e008      	b.n	8001e6a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e58:	f7ff fc56 	bl	8001708 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e160      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e6a:	4b0d      	ldr	r3, [pc, #52]	; (8001ea0 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6e:	f003 0302 	and.w	r3, r3, #2
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d0f0      	beq.n	8001e58 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001e76:	2001      	movs	r0, #1
 8001e78:	f000 face 	bl	8002418 <RCC_Delay>
 8001e7c:	e01c      	b.n	8001eb8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e7e:	4b0a      	ldr	r3, [pc, #40]	; (8001ea8 <HAL_RCC_OscConfig+0x274>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e84:	f7ff fc40 	bl	8001708 <HAL_GetTick>
 8001e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e8a:	e00f      	b.n	8001eac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e8c:	f7ff fc3c 	bl	8001708 <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d908      	bls.n	8001eac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e146      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>
 8001e9e:	bf00      	nop
 8001ea0:	40021000 	.word	0x40021000
 8001ea4:	42420000 	.word	0x42420000
 8001ea8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001eac:	4b92      	ldr	r3, [pc, #584]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d1e9      	bne.n	8001e8c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0304 	and.w	r3, r3, #4
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	f000 80a6 	beq.w	8002012 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eca:	4b8b      	ldr	r3, [pc, #556]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001ecc:	69db      	ldr	r3, [r3, #28]
 8001ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d10d      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ed6:	4b88      	ldr	r3, [pc, #544]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001ed8:	69db      	ldr	r3, [r3, #28]
 8001eda:	4a87      	ldr	r2, [pc, #540]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001edc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ee0:	61d3      	str	r3, [r2, #28]
 8001ee2:	4b85      	ldr	r3, [pc, #532]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001ee4:	69db      	ldr	r3, [r3, #28]
 8001ee6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eea:	60bb      	str	r3, [r7, #8]
 8001eec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef2:	4b82      	ldr	r3, [pc, #520]	; (80020fc <HAL_RCC_OscConfig+0x4c8>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d118      	bne.n	8001f30 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001efe:	4b7f      	ldr	r3, [pc, #508]	; (80020fc <HAL_RCC_OscConfig+0x4c8>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a7e      	ldr	r2, [pc, #504]	; (80020fc <HAL_RCC_OscConfig+0x4c8>)
 8001f04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f0a:	f7ff fbfd 	bl	8001708 <HAL_GetTick>
 8001f0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f10:	e008      	b.n	8001f24 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f12:	f7ff fbf9 	bl	8001708 <HAL_GetTick>
 8001f16:	4602      	mov	r2, r0
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	2b64      	cmp	r3, #100	; 0x64
 8001f1e:	d901      	bls.n	8001f24 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001f20:	2303      	movs	r3, #3
 8001f22:	e103      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f24:	4b75      	ldr	r3, [pc, #468]	; (80020fc <HAL_RCC_OscConfig+0x4c8>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d0f0      	beq.n	8001f12 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d106      	bne.n	8001f46 <HAL_RCC_OscConfig+0x312>
 8001f38:	4b6f      	ldr	r3, [pc, #444]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001f3a:	6a1b      	ldr	r3, [r3, #32]
 8001f3c:	4a6e      	ldr	r2, [pc, #440]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001f3e:	f043 0301 	orr.w	r3, r3, #1
 8001f42:	6213      	str	r3, [r2, #32]
 8001f44:	e02d      	b.n	8001fa2 <HAL_RCC_OscConfig+0x36e>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d10c      	bne.n	8001f68 <HAL_RCC_OscConfig+0x334>
 8001f4e:	4b6a      	ldr	r3, [pc, #424]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001f50:	6a1b      	ldr	r3, [r3, #32]
 8001f52:	4a69      	ldr	r2, [pc, #420]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001f54:	f023 0301 	bic.w	r3, r3, #1
 8001f58:	6213      	str	r3, [r2, #32]
 8001f5a:	4b67      	ldr	r3, [pc, #412]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001f5c:	6a1b      	ldr	r3, [r3, #32]
 8001f5e:	4a66      	ldr	r2, [pc, #408]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001f60:	f023 0304 	bic.w	r3, r3, #4
 8001f64:	6213      	str	r3, [r2, #32]
 8001f66:	e01c      	b.n	8001fa2 <HAL_RCC_OscConfig+0x36e>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	2b05      	cmp	r3, #5
 8001f6e:	d10c      	bne.n	8001f8a <HAL_RCC_OscConfig+0x356>
 8001f70:	4b61      	ldr	r3, [pc, #388]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001f72:	6a1b      	ldr	r3, [r3, #32]
 8001f74:	4a60      	ldr	r2, [pc, #384]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001f76:	f043 0304 	orr.w	r3, r3, #4
 8001f7a:	6213      	str	r3, [r2, #32]
 8001f7c:	4b5e      	ldr	r3, [pc, #376]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001f7e:	6a1b      	ldr	r3, [r3, #32]
 8001f80:	4a5d      	ldr	r2, [pc, #372]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001f82:	f043 0301 	orr.w	r3, r3, #1
 8001f86:	6213      	str	r3, [r2, #32]
 8001f88:	e00b      	b.n	8001fa2 <HAL_RCC_OscConfig+0x36e>
 8001f8a:	4b5b      	ldr	r3, [pc, #364]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001f8c:	6a1b      	ldr	r3, [r3, #32]
 8001f8e:	4a5a      	ldr	r2, [pc, #360]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001f90:	f023 0301 	bic.w	r3, r3, #1
 8001f94:	6213      	str	r3, [r2, #32]
 8001f96:	4b58      	ldr	r3, [pc, #352]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001f98:	6a1b      	ldr	r3, [r3, #32]
 8001f9a:	4a57      	ldr	r2, [pc, #348]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001f9c:	f023 0304 	bic.w	r3, r3, #4
 8001fa0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d015      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001faa:	f7ff fbad 	bl	8001708 <HAL_GetTick>
 8001fae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fb0:	e00a      	b.n	8001fc8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fb2:	f7ff fba9 	bl	8001708 <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d901      	bls.n	8001fc8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	e0b1      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fc8:	4b4b      	ldr	r3, [pc, #300]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001fca:	6a1b      	ldr	r3, [r3, #32]
 8001fcc:	f003 0302 	and.w	r3, r3, #2
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d0ee      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x37e>
 8001fd4:	e014      	b.n	8002000 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fd6:	f7ff fb97 	bl	8001708 <HAL_GetTick>
 8001fda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fdc:	e00a      	b.n	8001ff4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fde:	f7ff fb93 	bl	8001708 <HAL_GetTick>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d901      	bls.n	8001ff4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	e09b      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ff4:	4b40      	ldr	r3, [pc, #256]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8001ff6:	6a1b      	ldr	r3, [r3, #32]
 8001ff8:	f003 0302 	and.w	r3, r3, #2
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d1ee      	bne.n	8001fde <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002000:	7dfb      	ldrb	r3, [r7, #23]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d105      	bne.n	8002012 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002006:	4b3c      	ldr	r3, [pc, #240]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8002008:	69db      	ldr	r3, [r3, #28]
 800200a:	4a3b      	ldr	r2, [pc, #236]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 800200c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002010:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	69db      	ldr	r3, [r3, #28]
 8002016:	2b00      	cmp	r3, #0
 8002018:	f000 8087 	beq.w	800212a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800201c:	4b36      	ldr	r3, [pc, #216]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f003 030c 	and.w	r3, r3, #12
 8002024:	2b08      	cmp	r3, #8
 8002026:	d061      	beq.n	80020ec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	69db      	ldr	r3, [r3, #28]
 800202c:	2b02      	cmp	r3, #2
 800202e:	d146      	bne.n	80020be <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002030:	4b33      	ldr	r3, [pc, #204]	; (8002100 <HAL_RCC_OscConfig+0x4cc>)
 8002032:	2200      	movs	r2, #0
 8002034:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002036:	f7ff fb67 	bl	8001708 <HAL_GetTick>
 800203a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800203c:	e008      	b.n	8002050 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800203e:	f7ff fb63 	bl	8001708 <HAL_GetTick>
 8002042:	4602      	mov	r2, r0
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	1ad3      	subs	r3, r2, r3
 8002048:	2b02      	cmp	r3, #2
 800204a:	d901      	bls.n	8002050 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800204c:	2303      	movs	r3, #3
 800204e:	e06d      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002050:	4b29      	ldr	r3, [pc, #164]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d1f0      	bne.n	800203e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a1b      	ldr	r3, [r3, #32]
 8002060:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002064:	d108      	bne.n	8002078 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002066:	4b24      	ldr	r3, [pc, #144]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	4921      	ldr	r1, [pc, #132]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 8002074:	4313      	orrs	r3, r2
 8002076:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002078:	4b1f      	ldr	r3, [pc, #124]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a19      	ldr	r1, [r3, #32]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002088:	430b      	orrs	r3, r1
 800208a:	491b      	ldr	r1, [pc, #108]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 800208c:	4313      	orrs	r3, r2
 800208e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002090:	4b1b      	ldr	r3, [pc, #108]	; (8002100 <HAL_RCC_OscConfig+0x4cc>)
 8002092:	2201      	movs	r2, #1
 8002094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002096:	f7ff fb37 	bl	8001708 <HAL_GetTick>
 800209a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800209c:	e008      	b.n	80020b0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800209e:	f7ff fb33 	bl	8001708 <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d901      	bls.n	80020b0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80020ac:	2303      	movs	r3, #3
 80020ae:	e03d      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020b0:	4b11      	ldr	r3, [pc, #68]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d0f0      	beq.n	800209e <HAL_RCC_OscConfig+0x46a>
 80020bc:	e035      	b.n	800212a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020be:	4b10      	ldr	r3, [pc, #64]	; (8002100 <HAL_RCC_OscConfig+0x4cc>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c4:	f7ff fb20 	bl	8001708 <HAL_GetTick>
 80020c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020ca:	e008      	b.n	80020de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020cc:	f7ff fb1c 	bl	8001708 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d901      	bls.n	80020de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e026      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020de:	4b06      	ldr	r3, [pc, #24]	; (80020f8 <HAL_RCC_OscConfig+0x4c4>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d1f0      	bne.n	80020cc <HAL_RCC_OscConfig+0x498>
 80020ea:	e01e      	b.n	800212a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	69db      	ldr	r3, [r3, #28]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d107      	bne.n	8002104 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e019      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>
 80020f8:	40021000 	.word	0x40021000
 80020fc:	40007000 	.word	0x40007000
 8002100:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002104:	4b0b      	ldr	r3, [pc, #44]	; (8002134 <HAL_RCC_OscConfig+0x500>)
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a1b      	ldr	r3, [r3, #32]
 8002114:	429a      	cmp	r2, r3
 8002116:	d106      	bne.n	8002126 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002122:	429a      	cmp	r2, r3
 8002124:	d001      	beq.n	800212a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e000      	b.n	800212c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800212a:	2300      	movs	r3, #0
}
 800212c:	4618      	mov	r0, r3
 800212e:	3718      	adds	r7, #24
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	40021000 	.word	0x40021000

08002138 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d101      	bne.n	800214c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e0d0      	b.n	80022ee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800214c:	4b6a      	ldr	r3, [pc, #424]	; (80022f8 <HAL_RCC_ClockConfig+0x1c0>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0307 	and.w	r3, r3, #7
 8002154:	683a      	ldr	r2, [r7, #0]
 8002156:	429a      	cmp	r2, r3
 8002158:	d910      	bls.n	800217c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800215a:	4b67      	ldr	r3, [pc, #412]	; (80022f8 <HAL_RCC_ClockConfig+0x1c0>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f023 0207 	bic.w	r2, r3, #7
 8002162:	4965      	ldr	r1, [pc, #404]	; (80022f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	4313      	orrs	r3, r2
 8002168:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800216a:	4b63      	ldr	r3, [pc, #396]	; (80022f8 <HAL_RCC_ClockConfig+0x1c0>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0307 	and.w	r3, r3, #7
 8002172:	683a      	ldr	r2, [r7, #0]
 8002174:	429a      	cmp	r2, r3
 8002176:	d001      	beq.n	800217c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e0b8      	b.n	80022ee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0302 	and.w	r3, r3, #2
 8002184:	2b00      	cmp	r3, #0
 8002186:	d020      	beq.n	80021ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 0304 	and.w	r3, r3, #4
 8002190:	2b00      	cmp	r3, #0
 8002192:	d005      	beq.n	80021a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002194:	4b59      	ldr	r3, [pc, #356]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	4a58      	ldr	r2, [pc, #352]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 800219a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800219e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0308 	and.w	r3, r3, #8
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d005      	beq.n	80021b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021ac:	4b53      	ldr	r3, [pc, #332]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	4a52      	ldr	r2, [pc, #328]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 80021b2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80021b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021b8:	4b50      	ldr	r3, [pc, #320]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	494d      	ldr	r1, [pc, #308]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0301 	and.w	r3, r3, #1
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d040      	beq.n	8002258 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d107      	bne.n	80021ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021de:	4b47      	ldr	r3, [pc, #284]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d115      	bne.n	8002216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e07f      	b.n	80022ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d107      	bne.n	8002206 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021f6:	4b41      	ldr	r3, [pc, #260]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d109      	bne.n	8002216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e073      	b.n	80022ee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002206:	4b3d      	ldr	r3, [pc, #244]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b00      	cmp	r3, #0
 8002210:	d101      	bne.n	8002216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e06b      	b.n	80022ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002216:	4b39      	ldr	r3, [pc, #228]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f023 0203 	bic.w	r2, r3, #3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	4936      	ldr	r1, [pc, #216]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 8002224:	4313      	orrs	r3, r2
 8002226:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002228:	f7ff fa6e 	bl	8001708 <HAL_GetTick>
 800222c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800222e:	e00a      	b.n	8002246 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002230:	f7ff fa6a 	bl	8001708 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	f241 3288 	movw	r2, #5000	; 0x1388
 800223e:	4293      	cmp	r3, r2
 8002240:	d901      	bls.n	8002246 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e053      	b.n	80022ee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002246:	4b2d      	ldr	r3, [pc, #180]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f003 020c 	and.w	r2, r3, #12
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	429a      	cmp	r2, r3
 8002256:	d1eb      	bne.n	8002230 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002258:	4b27      	ldr	r3, [pc, #156]	; (80022f8 <HAL_RCC_ClockConfig+0x1c0>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0307 	and.w	r3, r3, #7
 8002260:	683a      	ldr	r2, [r7, #0]
 8002262:	429a      	cmp	r2, r3
 8002264:	d210      	bcs.n	8002288 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002266:	4b24      	ldr	r3, [pc, #144]	; (80022f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f023 0207 	bic.w	r2, r3, #7
 800226e:	4922      	ldr	r1, [pc, #136]	; (80022f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	4313      	orrs	r3, r2
 8002274:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002276:	4b20      	ldr	r3, [pc, #128]	; (80022f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0307 	and.w	r3, r3, #7
 800227e:	683a      	ldr	r2, [r7, #0]
 8002280:	429a      	cmp	r2, r3
 8002282:	d001      	beq.n	8002288 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e032      	b.n	80022ee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0304 	and.w	r3, r3, #4
 8002290:	2b00      	cmp	r3, #0
 8002292:	d008      	beq.n	80022a6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002294:	4b19      	ldr	r3, [pc, #100]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	4916      	ldr	r1, [pc, #88]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0308 	and.w	r3, r3, #8
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d009      	beq.n	80022c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80022b2:	4b12      	ldr	r3, [pc, #72]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	691b      	ldr	r3, [r3, #16]
 80022be:	00db      	lsls	r3, r3, #3
 80022c0:	490e      	ldr	r1, [pc, #56]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 80022c2:	4313      	orrs	r3, r2
 80022c4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022c6:	f000 f821 	bl	800230c <HAL_RCC_GetSysClockFreq>
 80022ca:	4602      	mov	r2, r0
 80022cc:	4b0b      	ldr	r3, [pc, #44]	; (80022fc <HAL_RCC_ClockConfig+0x1c4>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	091b      	lsrs	r3, r3, #4
 80022d2:	f003 030f 	and.w	r3, r3, #15
 80022d6:	490a      	ldr	r1, [pc, #40]	; (8002300 <HAL_RCC_ClockConfig+0x1c8>)
 80022d8:	5ccb      	ldrb	r3, [r1, r3]
 80022da:	fa22 f303 	lsr.w	r3, r2, r3
 80022de:	4a09      	ldr	r2, [pc, #36]	; (8002304 <HAL_RCC_ClockConfig+0x1cc>)
 80022e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80022e2:	4b09      	ldr	r3, [pc, #36]	; (8002308 <HAL_RCC_ClockConfig+0x1d0>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7ff f9cc 	bl	8001684 <HAL_InitTick>

  return HAL_OK;
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3710      	adds	r7, #16
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	40022000 	.word	0x40022000
 80022fc:	40021000 	.word	0x40021000
 8002300:	0800379c 	.word	0x0800379c
 8002304:	20000000 	.word	0x20000000
 8002308:	2000004c 	.word	0x2000004c

0800230c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800230c:	b480      	push	{r7}
 800230e:	b087      	sub	sp, #28
 8002310:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002312:	2300      	movs	r3, #0
 8002314:	60fb      	str	r3, [r7, #12]
 8002316:	2300      	movs	r3, #0
 8002318:	60bb      	str	r3, [r7, #8]
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]
 800231e:	2300      	movs	r3, #0
 8002320:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002322:	2300      	movs	r3, #0
 8002324:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002326:	4b1e      	ldr	r3, [pc, #120]	; (80023a0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f003 030c 	and.w	r3, r3, #12
 8002332:	2b04      	cmp	r3, #4
 8002334:	d002      	beq.n	800233c <HAL_RCC_GetSysClockFreq+0x30>
 8002336:	2b08      	cmp	r3, #8
 8002338:	d003      	beq.n	8002342 <HAL_RCC_GetSysClockFreq+0x36>
 800233a:	e027      	b.n	800238c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800233c:	4b19      	ldr	r3, [pc, #100]	; (80023a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800233e:	613b      	str	r3, [r7, #16]
      break;
 8002340:	e027      	b.n	8002392 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	0c9b      	lsrs	r3, r3, #18
 8002346:	f003 030f 	and.w	r3, r3, #15
 800234a:	4a17      	ldr	r2, [pc, #92]	; (80023a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800234c:	5cd3      	ldrb	r3, [r2, r3]
 800234e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d010      	beq.n	800237c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800235a:	4b11      	ldr	r3, [pc, #68]	; (80023a0 <HAL_RCC_GetSysClockFreq+0x94>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	0c5b      	lsrs	r3, r3, #17
 8002360:	f003 0301 	and.w	r3, r3, #1
 8002364:	4a11      	ldr	r2, [pc, #68]	; (80023ac <HAL_RCC_GetSysClockFreq+0xa0>)
 8002366:	5cd3      	ldrb	r3, [r2, r3]
 8002368:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a0d      	ldr	r2, [pc, #52]	; (80023a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800236e:	fb03 f202 	mul.w	r2, r3, r2
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	fbb2 f3f3 	udiv	r3, r2, r3
 8002378:	617b      	str	r3, [r7, #20]
 800237a:	e004      	b.n	8002386 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	4a0c      	ldr	r2, [pc, #48]	; (80023b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002380:	fb02 f303 	mul.w	r3, r2, r3
 8002384:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	613b      	str	r3, [r7, #16]
      break;
 800238a:	e002      	b.n	8002392 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800238c:	4b05      	ldr	r3, [pc, #20]	; (80023a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800238e:	613b      	str	r3, [r7, #16]
      break;
 8002390:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002392:	693b      	ldr	r3, [r7, #16]
}
 8002394:	4618      	mov	r0, r3
 8002396:	371c      	adds	r7, #28
 8002398:	46bd      	mov	sp, r7
 800239a:	bc80      	pop	{r7}
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	40021000 	.word	0x40021000
 80023a4:	007a1200 	.word	0x007a1200
 80023a8:	080037d4 	.word	0x080037d4
 80023ac:	080037e4 	.word	0x080037e4
 80023b0:	003d0900 	.word	0x003d0900

080023b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023b8:	4b02      	ldr	r3, [pc, #8]	; (80023c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80023ba:	681b      	ldr	r3, [r3, #0]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	46bd      	mov	sp, r7
 80023c0:	bc80      	pop	{r7}
 80023c2:	4770      	bx	lr
 80023c4:	20000000 	.word	0x20000000

080023c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80023cc:	f7ff fff2 	bl	80023b4 <HAL_RCC_GetHCLKFreq>
 80023d0:	4602      	mov	r2, r0
 80023d2:	4b05      	ldr	r3, [pc, #20]	; (80023e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	0a1b      	lsrs	r3, r3, #8
 80023d8:	f003 0307 	and.w	r3, r3, #7
 80023dc:	4903      	ldr	r1, [pc, #12]	; (80023ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80023de:	5ccb      	ldrb	r3, [r1, r3]
 80023e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	40021000 	.word	0x40021000
 80023ec:	080037ac 	.word	0x080037ac

080023f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80023f4:	f7ff ffde 	bl	80023b4 <HAL_RCC_GetHCLKFreq>
 80023f8:	4602      	mov	r2, r0
 80023fa:	4b05      	ldr	r3, [pc, #20]	; (8002410 <HAL_RCC_GetPCLK2Freq+0x20>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	0adb      	lsrs	r3, r3, #11
 8002400:	f003 0307 	and.w	r3, r3, #7
 8002404:	4903      	ldr	r1, [pc, #12]	; (8002414 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002406:	5ccb      	ldrb	r3, [r1, r3]
 8002408:	fa22 f303 	lsr.w	r3, r2, r3
}
 800240c:	4618      	mov	r0, r3
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40021000 	.word	0x40021000
 8002414:	080037ac 	.word	0x080037ac

08002418 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002420:	4b0a      	ldr	r3, [pc, #40]	; (800244c <RCC_Delay+0x34>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a0a      	ldr	r2, [pc, #40]	; (8002450 <RCC_Delay+0x38>)
 8002426:	fba2 2303 	umull	r2, r3, r2, r3
 800242a:	0a5b      	lsrs	r3, r3, #9
 800242c:	687a      	ldr	r2, [r7, #4]
 800242e:	fb02 f303 	mul.w	r3, r2, r3
 8002432:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002434:	bf00      	nop
  }
  while (Delay --);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	1e5a      	subs	r2, r3, #1
 800243a:	60fa      	str	r2, [r7, #12]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d1f9      	bne.n	8002434 <RCC_Delay+0x1c>
}
 8002440:	bf00      	nop
 8002442:	bf00      	nop
 8002444:	3714      	adds	r7, #20
 8002446:	46bd      	mov	sp, r7
 8002448:	bc80      	pop	{r7}
 800244a:	4770      	bx	lr
 800244c:	20000000 	.word	0x20000000
 8002450:	10624dd3 	.word	0x10624dd3

08002454 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d101      	bne.n	8002466 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e04a      	b.n	80024fc <HAL_HalfDuplex_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2b00      	cmp	r3, #0
 8002470:	d106      	bne.n	8002480 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f7fe f9b0 	bl	80007e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2224      	movs	r2, #36	; 0x24
 8002484:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	68da      	ldr	r2, [r3, #12]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002496:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f000 f925 	bl	80026e8 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	691a      	ldr	r2, [r3, #16]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80024ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	695a      	ldr	r2, [r3, #20]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 80024bc:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	695a      	ldr	r2, [r3, #20]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f042 0208 	orr.w	r2, r2, #8
 80024cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	68da      	ldr	r2, [r3, #12]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80024dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2220      	movs	r2, #32
 80024e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2220      	movs	r2, #32
 80024f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80024fa:	2300      	movs	r3, #0
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}

08002504 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b08a      	sub	sp, #40	; 0x28
 8002508:	af02      	add	r7, sp, #8
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	603b      	str	r3, [r7, #0]
 8002510:	4613      	mov	r3, r2
 8002512:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002514:	2300      	movs	r3, #0
 8002516:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b20      	cmp	r3, #32
 8002522:	d16d      	bne.n	8002600 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d002      	beq.n	8002530 <HAL_UART_Transmit+0x2c>
 800252a:	88fb      	ldrh	r3, [r7, #6]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d101      	bne.n	8002534 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e066      	b.n	8002602 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2200      	movs	r2, #0
 8002538:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2221      	movs	r2, #33	; 0x21
 800253e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002542:	f7ff f8e1 	bl	8001708 <HAL_GetTick>
 8002546:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	88fa      	ldrh	r2, [r7, #6]
 800254c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	88fa      	ldrh	r2, [r7, #6]
 8002552:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800255c:	d108      	bne.n	8002570 <HAL_UART_Transmit+0x6c>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d104      	bne.n	8002570 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002566:	2300      	movs	r3, #0
 8002568:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	61bb      	str	r3, [r7, #24]
 800256e:	e003      	b.n	8002578 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002574:	2300      	movs	r3, #0
 8002576:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002578:	e02a      	b.n	80025d0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	9300      	str	r3, [sp, #0]
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	2200      	movs	r2, #0
 8002582:	2180      	movs	r1, #128	; 0x80
 8002584:	68f8      	ldr	r0, [r7, #12]
 8002586:	f000 f840 	bl	800260a <UART_WaitOnFlagUntilTimeout>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002590:	2303      	movs	r3, #3
 8002592:	e036      	b.n	8002602 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d10b      	bne.n	80025b2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	881b      	ldrh	r3, [r3, #0]
 800259e:	461a      	mov	r2, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80025aa:	69bb      	ldr	r3, [r7, #24]
 80025ac:	3302      	adds	r3, #2
 80025ae:	61bb      	str	r3, [r7, #24]
 80025b0:	e007      	b.n	80025c2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	781a      	ldrb	r2, [r3, #0]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80025bc:	69fb      	ldr	r3, [r7, #28]
 80025be:	3301      	adds	r3, #1
 80025c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	3b01      	subs	r3, #1
 80025ca:	b29a      	uxth	r2, r3
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1cf      	bne.n	800257a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	9300      	str	r3, [sp, #0]
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	2200      	movs	r2, #0
 80025e2:	2140      	movs	r1, #64	; 0x40
 80025e4:	68f8      	ldr	r0, [r7, #12]
 80025e6:	f000 f810 	bl	800260a <UART_WaitOnFlagUntilTimeout>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e006      	b.n	8002602 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2220      	movs	r2, #32
 80025f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80025fc:	2300      	movs	r3, #0
 80025fe:	e000      	b.n	8002602 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002600:	2302      	movs	r3, #2
  }
}
 8002602:	4618      	mov	r0, r3
 8002604:	3720      	adds	r7, #32
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}

0800260a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800260a:	b580      	push	{r7, lr}
 800260c:	b090      	sub	sp, #64	; 0x40
 800260e:	af00      	add	r7, sp, #0
 8002610:	60f8      	str	r0, [r7, #12]
 8002612:	60b9      	str	r1, [r7, #8]
 8002614:	603b      	str	r3, [r7, #0]
 8002616:	4613      	mov	r3, r2
 8002618:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800261a:	e050      	b.n	80026be <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800261c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800261e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002622:	d04c      	beq.n	80026be <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002624:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002626:	2b00      	cmp	r3, #0
 8002628:	d007      	beq.n	800263a <UART_WaitOnFlagUntilTimeout+0x30>
 800262a:	f7ff f86d 	bl	8001708 <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002636:	429a      	cmp	r2, r3
 8002638:	d241      	bcs.n	80026be <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	330c      	adds	r3, #12
 8002640:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002644:	e853 3f00 	ldrex	r3, [r3]
 8002648:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800264a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002650:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	330c      	adds	r3, #12
 8002658:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800265a:	637a      	str	r2, [r7, #52]	; 0x34
 800265c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800265e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002660:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002662:	e841 2300 	strex	r3, r2, [r1]
 8002666:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800266a:	2b00      	cmp	r3, #0
 800266c:	d1e5      	bne.n	800263a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	3314      	adds	r3, #20
 8002674:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	e853 3f00 	ldrex	r3, [r3]
 800267c:	613b      	str	r3, [r7, #16]
   return(result);
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	f023 0301 	bic.w	r3, r3, #1
 8002684:	63bb      	str	r3, [r7, #56]	; 0x38
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	3314      	adds	r3, #20
 800268c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800268e:	623a      	str	r2, [r7, #32]
 8002690:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002692:	69f9      	ldr	r1, [r7, #28]
 8002694:	6a3a      	ldr	r2, [r7, #32]
 8002696:	e841 2300 	strex	r3, r2, [r1]
 800269a:	61bb      	str	r3, [r7, #24]
   return(result);
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1e5      	bne.n	800266e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2220      	movs	r2, #32
 80026a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2220      	movs	r2, #32
 80026ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2200      	movs	r2, #0
 80026b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e00f      	b.n	80026de <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	4013      	ands	r3, r2
 80026c8:	68ba      	ldr	r2, [r7, #8]
 80026ca:	429a      	cmp	r2, r3
 80026cc:	bf0c      	ite	eq
 80026ce:	2301      	moveq	r3, #1
 80026d0:	2300      	movne	r3, #0
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	461a      	mov	r2, r3
 80026d6:	79fb      	ldrb	r3, [r7, #7]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d09f      	beq.n	800261c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3740      	adds	r7, #64	; 0x40
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
	...

080026e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	691b      	ldr	r3, [r3, #16]
 80026f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	68da      	ldr	r2, [r3, #12]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	430a      	orrs	r2, r1
 8002704:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	689a      	ldr	r2, [r3, #8]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	431a      	orrs	r2, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	695b      	ldr	r3, [r3, #20]
 8002714:	4313      	orrs	r3, r2
 8002716:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002722:	f023 030c 	bic.w	r3, r3, #12
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	6812      	ldr	r2, [r2, #0]
 800272a:	68b9      	ldr	r1, [r7, #8]
 800272c:	430b      	orrs	r3, r1
 800272e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	699a      	ldr	r2, [r3, #24]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	430a      	orrs	r2, r1
 8002744:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a2c      	ldr	r2, [pc, #176]	; (80027fc <UART_SetConfig+0x114>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d103      	bne.n	8002758 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002750:	f7ff fe4e 	bl	80023f0 <HAL_RCC_GetPCLK2Freq>
 8002754:	60f8      	str	r0, [r7, #12]
 8002756:	e002      	b.n	800275e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002758:	f7ff fe36 	bl	80023c8 <HAL_RCC_GetPCLK1Freq>
 800275c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800275e:	68fa      	ldr	r2, [r7, #12]
 8002760:	4613      	mov	r3, r2
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	4413      	add	r3, r2
 8002766:	009a      	lsls	r2, r3, #2
 8002768:	441a      	add	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	fbb2 f3f3 	udiv	r3, r2, r3
 8002774:	4a22      	ldr	r2, [pc, #136]	; (8002800 <UART_SetConfig+0x118>)
 8002776:	fba2 2303 	umull	r2, r3, r2, r3
 800277a:	095b      	lsrs	r3, r3, #5
 800277c:	0119      	lsls	r1, r3, #4
 800277e:	68fa      	ldr	r2, [r7, #12]
 8002780:	4613      	mov	r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	4413      	add	r3, r2
 8002786:	009a      	lsls	r2, r3, #2
 8002788:	441a      	add	r2, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	fbb2 f2f3 	udiv	r2, r2, r3
 8002794:	4b1a      	ldr	r3, [pc, #104]	; (8002800 <UART_SetConfig+0x118>)
 8002796:	fba3 0302 	umull	r0, r3, r3, r2
 800279a:	095b      	lsrs	r3, r3, #5
 800279c:	2064      	movs	r0, #100	; 0x64
 800279e:	fb00 f303 	mul.w	r3, r0, r3
 80027a2:	1ad3      	subs	r3, r2, r3
 80027a4:	011b      	lsls	r3, r3, #4
 80027a6:	3332      	adds	r3, #50	; 0x32
 80027a8:	4a15      	ldr	r2, [pc, #84]	; (8002800 <UART_SetConfig+0x118>)
 80027aa:	fba2 2303 	umull	r2, r3, r2, r3
 80027ae:	095b      	lsrs	r3, r3, #5
 80027b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027b4:	4419      	add	r1, r3
 80027b6:	68fa      	ldr	r2, [r7, #12]
 80027b8:	4613      	mov	r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4413      	add	r3, r2
 80027be:	009a      	lsls	r2, r3, #2
 80027c0:	441a      	add	r2, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80027cc:	4b0c      	ldr	r3, [pc, #48]	; (8002800 <UART_SetConfig+0x118>)
 80027ce:	fba3 0302 	umull	r0, r3, r3, r2
 80027d2:	095b      	lsrs	r3, r3, #5
 80027d4:	2064      	movs	r0, #100	; 0x64
 80027d6:	fb00 f303 	mul.w	r3, r0, r3
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	011b      	lsls	r3, r3, #4
 80027de:	3332      	adds	r3, #50	; 0x32
 80027e0:	4a07      	ldr	r2, [pc, #28]	; (8002800 <UART_SetConfig+0x118>)
 80027e2:	fba2 2303 	umull	r2, r3, r2, r3
 80027e6:	095b      	lsrs	r3, r3, #5
 80027e8:	f003 020f 	and.w	r2, r3, #15
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	440a      	add	r2, r1
 80027f2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80027f4:	bf00      	nop
 80027f6:	3710      	adds	r7, #16
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40013800 	.word	0x40013800
 8002800:	51eb851f 	.word	0x51eb851f

08002804 <std>:
 8002804:	2300      	movs	r3, #0
 8002806:	b510      	push	{r4, lr}
 8002808:	4604      	mov	r4, r0
 800280a:	e9c0 3300 	strd	r3, r3, [r0]
 800280e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002812:	6083      	str	r3, [r0, #8]
 8002814:	8181      	strh	r1, [r0, #12]
 8002816:	6643      	str	r3, [r0, #100]	; 0x64
 8002818:	81c2      	strh	r2, [r0, #14]
 800281a:	6183      	str	r3, [r0, #24]
 800281c:	4619      	mov	r1, r3
 800281e:	2208      	movs	r2, #8
 8002820:	305c      	adds	r0, #92	; 0x5c
 8002822:	f000 f9f1 	bl	8002c08 <memset>
 8002826:	4b0d      	ldr	r3, [pc, #52]	; (800285c <std+0x58>)
 8002828:	6224      	str	r4, [r4, #32]
 800282a:	6263      	str	r3, [r4, #36]	; 0x24
 800282c:	4b0c      	ldr	r3, [pc, #48]	; (8002860 <std+0x5c>)
 800282e:	62a3      	str	r3, [r4, #40]	; 0x28
 8002830:	4b0c      	ldr	r3, [pc, #48]	; (8002864 <std+0x60>)
 8002832:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002834:	4b0c      	ldr	r3, [pc, #48]	; (8002868 <std+0x64>)
 8002836:	6323      	str	r3, [r4, #48]	; 0x30
 8002838:	4b0c      	ldr	r3, [pc, #48]	; (800286c <std+0x68>)
 800283a:	429c      	cmp	r4, r3
 800283c:	d006      	beq.n	800284c <std+0x48>
 800283e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8002842:	4294      	cmp	r4, r2
 8002844:	d002      	beq.n	800284c <std+0x48>
 8002846:	33d0      	adds	r3, #208	; 0xd0
 8002848:	429c      	cmp	r4, r3
 800284a:	d105      	bne.n	8002858 <std+0x54>
 800284c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002850:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002854:	f000 ba50 	b.w	8002cf8 <__retarget_lock_init_recursive>
 8002858:	bd10      	pop	{r4, pc}
 800285a:	bf00      	nop
 800285c:	08002a41 	.word	0x08002a41
 8002860:	08002a63 	.word	0x08002a63
 8002864:	08002a9b 	.word	0x08002a9b
 8002868:	08002abf 	.word	0x08002abf
 800286c:	20000f0c 	.word	0x20000f0c

08002870 <stdio_exit_handler>:
 8002870:	4a02      	ldr	r2, [pc, #8]	; (800287c <stdio_exit_handler+0xc>)
 8002872:	4903      	ldr	r1, [pc, #12]	; (8002880 <stdio_exit_handler+0x10>)
 8002874:	4803      	ldr	r0, [pc, #12]	; (8002884 <stdio_exit_handler+0x14>)
 8002876:	f000 b869 	b.w	800294c <_fwalk_sglue>
 800287a:	bf00      	nop
 800287c:	20000054 	.word	0x20000054
 8002880:	08003599 	.word	0x08003599
 8002884:	20000060 	.word	0x20000060

08002888 <cleanup_stdio>:
 8002888:	6841      	ldr	r1, [r0, #4]
 800288a:	4b0c      	ldr	r3, [pc, #48]	; (80028bc <cleanup_stdio+0x34>)
 800288c:	b510      	push	{r4, lr}
 800288e:	4299      	cmp	r1, r3
 8002890:	4604      	mov	r4, r0
 8002892:	d001      	beq.n	8002898 <cleanup_stdio+0x10>
 8002894:	f000 fe80 	bl	8003598 <_fflush_r>
 8002898:	68a1      	ldr	r1, [r4, #8]
 800289a:	4b09      	ldr	r3, [pc, #36]	; (80028c0 <cleanup_stdio+0x38>)
 800289c:	4299      	cmp	r1, r3
 800289e:	d002      	beq.n	80028a6 <cleanup_stdio+0x1e>
 80028a0:	4620      	mov	r0, r4
 80028a2:	f000 fe79 	bl	8003598 <_fflush_r>
 80028a6:	68e1      	ldr	r1, [r4, #12]
 80028a8:	4b06      	ldr	r3, [pc, #24]	; (80028c4 <cleanup_stdio+0x3c>)
 80028aa:	4299      	cmp	r1, r3
 80028ac:	d004      	beq.n	80028b8 <cleanup_stdio+0x30>
 80028ae:	4620      	mov	r0, r4
 80028b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028b4:	f000 be70 	b.w	8003598 <_fflush_r>
 80028b8:	bd10      	pop	{r4, pc}
 80028ba:	bf00      	nop
 80028bc:	20000f0c 	.word	0x20000f0c
 80028c0:	20000f74 	.word	0x20000f74
 80028c4:	20000fdc 	.word	0x20000fdc

080028c8 <global_stdio_init.part.0>:
 80028c8:	b510      	push	{r4, lr}
 80028ca:	4b0b      	ldr	r3, [pc, #44]	; (80028f8 <global_stdio_init.part.0+0x30>)
 80028cc:	4c0b      	ldr	r4, [pc, #44]	; (80028fc <global_stdio_init.part.0+0x34>)
 80028ce:	4a0c      	ldr	r2, [pc, #48]	; (8002900 <global_stdio_init.part.0+0x38>)
 80028d0:	4620      	mov	r0, r4
 80028d2:	601a      	str	r2, [r3, #0]
 80028d4:	2104      	movs	r1, #4
 80028d6:	2200      	movs	r2, #0
 80028d8:	f7ff ff94 	bl	8002804 <std>
 80028dc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80028e0:	2201      	movs	r2, #1
 80028e2:	2109      	movs	r1, #9
 80028e4:	f7ff ff8e 	bl	8002804 <std>
 80028e8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80028ec:	2202      	movs	r2, #2
 80028ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028f2:	2112      	movs	r1, #18
 80028f4:	f7ff bf86 	b.w	8002804 <std>
 80028f8:	20001044 	.word	0x20001044
 80028fc:	20000f0c 	.word	0x20000f0c
 8002900:	08002871 	.word	0x08002871

08002904 <__sfp_lock_acquire>:
 8002904:	4801      	ldr	r0, [pc, #4]	; (800290c <__sfp_lock_acquire+0x8>)
 8002906:	f000 b9f8 	b.w	8002cfa <__retarget_lock_acquire_recursive>
 800290a:	bf00      	nop
 800290c:	2000104d 	.word	0x2000104d

08002910 <__sfp_lock_release>:
 8002910:	4801      	ldr	r0, [pc, #4]	; (8002918 <__sfp_lock_release+0x8>)
 8002912:	f000 b9f3 	b.w	8002cfc <__retarget_lock_release_recursive>
 8002916:	bf00      	nop
 8002918:	2000104d 	.word	0x2000104d

0800291c <__sinit>:
 800291c:	b510      	push	{r4, lr}
 800291e:	4604      	mov	r4, r0
 8002920:	f7ff fff0 	bl	8002904 <__sfp_lock_acquire>
 8002924:	6a23      	ldr	r3, [r4, #32]
 8002926:	b11b      	cbz	r3, 8002930 <__sinit+0x14>
 8002928:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800292c:	f7ff bff0 	b.w	8002910 <__sfp_lock_release>
 8002930:	4b04      	ldr	r3, [pc, #16]	; (8002944 <__sinit+0x28>)
 8002932:	6223      	str	r3, [r4, #32]
 8002934:	4b04      	ldr	r3, [pc, #16]	; (8002948 <__sinit+0x2c>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d1f5      	bne.n	8002928 <__sinit+0xc>
 800293c:	f7ff ffc4 	bl	80028c8 <global_stdio_init.part.0>
 8002940:	e7f2      	b.n	8002928 <__sinit+0xc>
 8002942:	bf00      	nop
 8002944:	08002889 	.word	0x08002889
 8002948:	20001044 	.word	0x20001044

0800294c <_fwalk_sglue>:
 800294c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002950:	4607      	mov	r7, r0
 8002952:	4688      	mov	r8, r1
 8002954:	4614      	mov	r4, r2
 8002956:	2600      	movs	r6, #0
 8002958:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800295c:	f1b9 0901 	subs.w	r9, r9, #1
 8002960:	d505      	bpl.n	800296e <_fwalk_sglue+0x22>
 8002962:	6824      	ldr	r4, [r4, #0]
 8002964:	2c00      	cmp	r4, #0
 8002966:	d1f7      	bne.n	8002958 <_fwalk_sglue+0xc>
 8002968:	4630      	mov	r0, r6
 800296a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800296e:	89ab      	ldrh	r3, [r5, #12]
 8002970:	2b01      	cmp	r3, #1
 8002972:	d907      	bls.n	8002984 <_fwalk_sglue+0x38>
 8002974:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002978:	3301      	adds	r3, #1
 800297a:	d003      	beq.n	8002984 <_fwalk_sglue+0x38>
 800297c:	4629      	mov	r1, r5
 800297e:	4638      	mov	r0, r7
 8002980:	47c0      	blx	r8
 8002982:	4306      	orrs	r6, r0
 8002984:	3568      	adds	r5, #104	; 0x68
 8002986:	e7e9      	b.n	800295c <_fwalk_sglue+0x10>

08002988 <_puts_r>:
 8002988:	6a03      	ldr	r3, [r0, #32]
 800298a:	b570      	push	{r4, r5, r6, lr}
 800298c:	4605      	mov	r5, r0
 800298e:	460e      	mov	r6, r1
 8002990:	6884      	ldr	r4, [r0, #8]
 8002992:	b90b      	cbnz	r3, 8002998 <_puts_r+0x10>
 8002994:	f7ff ffc2 	bl	800291c <__sinit>
 8002998:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800299a:	07db      	lsls	r3, r3, #31
 800299c:	d405      	bmi.n	80029aa <_puts_r+0x22>
 800299e:	89a3      	ldrh	r3, [r4, #12]
 80029a0:	0598      	lsls	r0, r3, #22
 80029a2:	d402      	bmi.n	80029aa <_puts_r+0x22>
 80029a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80029a6:	f000 f9a8 	bl	8002cfa <__retarget_lock_acquire_recursive>
 80029aa:	89a3      	ldrh	r3, [r4, #12]
 80029ac:	0719      	lsls	r1, r3, #28
 80029ae:	d513      	bpl.n	80029d8 <_puts_r+0x50>
 80029b0:	6923      	ldr	r3, [r4, #16]
 80029b2:	b18b      	cbz	r3, 80029d8 <_puts_r+0x50>
 80029b4:	3e01      	subs	r6, #1
 80029b6:	68a3      	ldr	r3, [r4, #8]
 80029b8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80029bc:	3b01      	subs	r3, #1
 80029be:	60a3      	str	r3, [r4, #8]
 80029c0:	b9e9      	cbnz	r1, 80029fe <_puts_r+0x76>
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	da2e      	bge.n	8002a24 <_puts_r+0x9c>
 80029c6:	4622      	mov	r2, r4
 80029c8:	210a      	movs	r1, #10
 80029ca:	4628      	mov	r0, r5
 80029cc:	f000 f886 	bl	8002adc <__swbuf_r>
 80029d0:	3001      	adds	r0, #1
 80029d2:	d007      	beq.n	80029e4 <_puts_r+0x5c>
 80029d4:	250a      	movs	r5, #10
 80029d6:	e007      	b.n	80029e8 <_puts_r+0x60>
 80029d8:	4621      	mov	r1, r4
 80029da:	4628      	mov	r0, r5
 80029dc:	f000 f8bc 	bl	8002b58 <__swsetup_r>
 80029e0:	2800      	cmp	r0, #0
 80029e2:	d0e7      	beq.n	80029b4 <_puts_r+0x2c>
 80029e4:	f04f 35ff 	mov.w	r5, #4294967295
 80029e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80029ea:	07da      	lsls	r2, r3, #31
 80029ec:	d405      	bmi.n	80029fa <_puts_r+0x72>
 80029ee:	89a3      	ldrh	r3, [r4, #12]
 80029f0:	059b      	lsls	r3, r3, #22
 80029f2:	d402      	bmi.n	80029fa <_puts_r+0x72>
 80029f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80029f6:	f000 f981 	bl	8002cfc <__retarget_lock_release_recursive>
 80029fa:	4628      	mov	r0, r5
 80029fc:	bd70      	pop	{r4, r5, r6, pc}
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	da04      	bge.n	8002a0c <_puts_r+0x84>
 8002a02:	69a2      	ldr	r2, [r4, #24]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	dc06      	bgt.n	8002a16 <_puts_r+0x8e>
 8002a08:	290a      	cmp	r1, #10
 8002a0a:	d004      	beq.n	8002a16 <_puts_r+0x8e>
 8002a0c:	6823      	ldr	r3, [r4, #0]
 8002a0e:	1c5a      	adds	r2, r3, #1
 8002a10:	6022      	str	r2, [r4, #0]
 8002a12:	7019      	strb	r1, [r3, #0]
 8002a14:	e7cf      	b.n	80029b6 <_puts_r+0x2e>
 8002a16:	4622      	mov	r2, r4
 8002a18:	4628      	mov	r0, r5
 8002a1a:	f000 f85f 	bl	8002adc <__swbuf_r>
 8002a1e:	3001      	adds	r0, #1
 8002a20:	d1c9      	bne.n	80029b6 <_puts_r+0x2e>
 8002a22:	e7df      	b.n	80029e4 <_puts_r+0x5c>
 8002a24:	250a      	movs	r5, #10
 8002a26:	6823      	ldr	r3, [r4, #0]
 8002a28:	1c5a      	adds	r2, r3, #1
 8002a2a:	6022      	str	r2, [r4, #0]
 8002a2c:	701d      	strb	r5, [r3, #0]
 8002a2e:	e7db      	b.n	80029e8 <_puts_r+0x60>

08002a30 <puts>:
 8002a30:	4b02      	ldr	r3, [pc, #8]	; (8002a3c <puts+0xc>)
 8002a32:	4601      	mov	r1, r0
 8002a34:	6818      	ldr	r0, [r3, #0]
 8002a36:	f7ff bfa7 	b.w	8002988 <_puts_r>
 8002a3a:	bf00      	nop
 8002a3c:	200000ac 	.word	0x200000ac

08002a40 <__sread>:
 8002a40:	b510      	push	{r4, lr}
 8002a42:	460c      	mov	r4, r1
 8002a44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a48:	f000 f908 	bl	8002c5c <_read_r>
 8002a4c:	2800      	cmp	r0, #0
 8002a4e:	bfab      	itete	ge
 8002a50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002a52:	89a3      	ldrhlt	r3, [r4, #12]
 8002a54:	181b      	addge	r3, r3, r0
 8002a56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002a5a:	bfac      	ite	ge
 8002a5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8002a5e:	81a3      	strhlt	r3, [r4, #12]
 8002a60:	bd10      	pop	{r4, pc}

08002a62 <__swrite>:
 8002a62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a66:	461f      	mov	r7, r3
 8002a68:	898b      	ldrh	r3, [r1, #12]
 8002a6a:	4605      	mov	r5, r0
 8002a6c:	05db      	lsls	r3, r3, #23
 8002a6e:	460c      	mov	r4, r1
 8002a70:	4616      	mov	r6, r2
 8002a72:	d505      	bpl.n	8002a80 <__swrite+0x1e>
 8002a74:	2302      	movs	r3, #2
 8002a76:	2200      	movs	r2, #0
 8002a78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a7c:	f000 f8dc 	bl	8002c38 <_lseek_r>
 8002a80:	89a3      	ldrh	r3, [r4, #12]
 8002a82:	4632      	mov	r2, r6
 8002a84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002a88:	81a3      	strh	r3, [r4, #12]
 8002a8a:	4628      	mov	r0, r5
 8002a8c:	463b      	mov	r3, r7
 8002a8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002a96:	f000 b8f3 	b.w	8002c80 <_write_r>

08002a9a <__sseek>:
 8002a9a:	b510      	push	{r4, lr}
 8002a9c:	460c      	mov	r4, r1
 8002a9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002aa2:	f000 f8c9 	bl	8002c38 <_lseek_r>
 8002aa6:	1c43      	adds	r3, r0, #1
 8002aa8:	89a3      	ldrh	r3, [r4, #12]
 8002aaa:	bf15      	itete	ne
 8002aac:	6560      	strne	r0, [r4, #84]	; 0x54
 8002aae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002ab2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002ab6:	81a3      	strheq	r3, [r4, #12]
 8002ab8:	bf18      	it	ne
 8002aba:	81a3      	strhne	r3, [r4, #12]
 8002abc:	bd10      	pop	{r4, pc}

08002abe <__sclose>:
 8002abe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ac2:	f000 b8a9 	b.w	8002c18 <_close_r>
	...

08002ac8 <viprintf>:
 8002ac8:	460b      	mov	r3, r1
 8002aca:	4903      	ldr	r1, [pc, #12]	; (8002ad8 <viprintf+0x10>)
 8002acc:	4602      	mov	r2, r0
 8002ace:	6808      	ldr	r0, [r1, #0]
 8002ad0:	6881      	ldr	r1, [r0, #8]
 8002ad2:	f000 ba31 	b.w	8002f38 <_vfiprintf_r>
 8002ad6:	bf00      	nop
 8002ad8:	200000ac 	.word	0x200000ac

08002adc <__swbuf_r>:
 8002adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ade:	460e      	mov	r6, r1
 8002ae0:	4614      	mov	r4, r2
 8002ae2:	4605      	mov	r5, r0
 8002ae4:	b118      	cbz	r0, 8002aee <__swbuf_r+0x12>
 8002ae6:	6a03      	ldr	r3, [r0, #32]
 8002ae8:	b90b      	cbnz	r3, 8002aee <__swbuf_r+0x12>
 8002aea:	f7ff ff17 	bl	800291c <__sinit>
 8002aee:	69a3      	ldr	r3, [r4, #24]
 8002af0:	60a3      	str	r3, [r4, #8]
 8002af2:	89a3      	ldrh	r3, [r4, #12]
 8002af4:	071a      	lsls	r2, r3, #28
 8002af6:	d525      	bpl.n	8002b44 <__swbuf_r+0x68>
 8002af8:	6923      	ldr	r3, [r4, #16]
 8002afa:	b31b      	cbz	r3, 8002b44 <__swbuf_r+0x68>
 8002afc:	6823      	ldr	r3, [r4, #0]
 8002afe:	6922      	ldr	r2, [r4, #16]
 8002b00:	b2f6      	uxtb	r6, r6
 8002b02:	1a98      	subs	r0, r3, r2
 8002b04:	6963      	ldr	r3, [r4, #20]
 8002b06:	4637      	mov	r7, r6
 8002b08:	4283      	cmp	r3, r0
 8002b0a:	dc04      	bgt.n	8002b16 <__swbuf_r+0x3a>
 8002b0c:	4621      	mov	r1, r4
 8002b0e:	4628      	mov	r0, r5
 8002b10:	f000 fd42 	bl	8003598 <_fflush_r>
 8002b14:	b9e0      	cbnz	r0, 8002b50 <__swbuf_r+0x74>
 8002b16:	68a3      	ldr	r3, [r4, #8]
 8002b18:	3b01      	subs	r3, #1
 8002b1a:	60a3      	str	r3, [r4, #8]
 8002b1c:	6823      	ldr	r3, [r4, #0]
 8002b1e:	1c5a      	adds	r2, r3, #1
 8002b20:	6022      	str	r2, [r4, #0]
 8002b22:	701e      	strb	r6, [r3, #0]
 8002b24:	6962      	ldr	r2, [r4, #20]
 8002b26:	1c43      	adds	r3, r0, #1
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d004      	beq.n	8002b36 <__swbuf_r+0x5a>
 8002b2c:	89a3      	ldrh	r3, [r4, #12]
 8002b2e:	07db      	lsls	r3, r3, #31
 8002b30:	d506      	bpl.n	8002b40 <__swbuf_r+0x64>
 8002b32:	2e0a      	cmp	r6, #10
 8002b34:	d104      	bne.n	8002b40 <__swbuf_r+0x64>
 8002b36:	4621      	mov	r1, r4
 8002b38:	4628      	mov	r0, r5
 8002b3a:	f000 fd2d 	bl	8003598 <_fflush_r>
 8002b3e:	b938      	cbnz	r0, 8002b50 <__swbuf_r+0x74>
 8002b40:	4638      	mov	r0, r7
 8002b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b44:	4621      	mov	r1, r4
 8002b46:	4628      	mov	r0, r5
 8002b48:	f000 f806 	bl	8002b58 <__swsetup_r>
 8002b4c:	2800      	cmp	r0, #0
 8002b4e:	d0d5      	beq.n	8002afc <__swbuf_r+0x20>
 8002b50:	f04f 37ff 	mov.w	r7, #4294967295
 8002b54:	e7f4      	b.n	8002b40 <__swbuf_r+0x64>
	...

08002b58 <__swsetup_r>:
 8002b58:	b538      	push	{r3, r4, r5, lr}
 8002b5a:	4b2a      	ldr	r3, [pc, #168]	; (8002c04 <__swsetup_r+0xac>)
 8002b5c:	4605      	mov	r5, r0
 8002b5e:	6818      	ldr	r0, [r3, #0]
 8002b60:	460c      	mov	r4, r1
 8002b62:	b118      	cbz	r0, 8002b6c <__swsetup_r+0x14>
 8002b64:	6a03      	ldr	r3, [r0, #32]
 8002b66:	b90b      	cbnz	r3, 8002b6c <__swsetup_r+0x14>
 8002b68:	f7ff fed8 	bl	800291c <__sinit>
 8002b6c:	89a3      	ldrh	r3, [r4, #12]
 8002b6e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002b72:	0718      	lsls	r0, r3, #28
 8002b74:	d422      	bmi.n	8002bbc <__swsetup_r+0x64>
 8002b76:	06d9      	lsls	r1, r3, #27
 8002b78:	d407      	bmi.n	8002b8a <__swsetup_r+0x32>
 8002b7a:	2309      	movs	r3, #9
 8002b7c:	602b      	str	r3, [r5, #0]
 8002b7e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002b82:	f04f 30ff 	mov.w	r0, #4294967295
 8002b86:	81a3      	strh	r3, [r4, #12]
 8002b88:	e034      	b.n	8002bf4 <__swsetup_r+0x9c>
 8002b8a:	0758      	lsls	r0, r3, #29
 8002b8c:	d512      	bpl.n	8002bb4 <__swsetup_r+0x5c>
 8002b8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002b90:	b141      	cbz	r1, 8002ba4 <__swsetup_r+0x4c>
 8002b92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002b96:	4299      	cmp	r1, r3
 8002b98:	d002      	beq.n	8002ba0 <__swsetup_r+0x48>
 8002b9a:	4628      	mov	r0, r5
 8002b9c:	f000 f8b0 	bl	8002d00 <_free_r>
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	6363      	str	r3, [r4, #52]	; 0x34
 8002ba4:	89a3      	ldrh	r3, [r4, #12]
 8002ba6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002baa:	81a3      	strh	r3, [r4, #12]
 8002bac:	2300      	movs	r3, #0
 8002bae:	6063      	str	r3, [r4, #4]
 8002bb0:	6923      	ldr	r3, [r4, #16]
 8002bb2:	6023      	str	r3, [r4, #0]
 8002bb4:	89a3      	ldrh	r3, [r4, #12]
 8002bb6:	f043 0308 	orr.w	r3, r3, #8
 8002bba:	81a3      	strh	r3, [r4, #12]
 8002bbc:	6923      	ldr	r3, [r4, #16]
 8002bbe:	b94b      	cbnz	r3, 8002bd4 <__swsetup_r+0x7c>
 8002bc0:	89a3      	ldrh	r3, [r4, #12]
 8002bc2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002bc6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bca:	d003      	beq.n	8002bd4 <__swsetup_r+0x7c>
 8002bcc:	4621      	mov	r1, r4
 8002bce:	4628      	mov	r0, r5
 8002bd0:	f000 fd2f 	bl	8003632 <__smakebuf_r>
 8002bd4:	89a0      	ldrh	r0, [r4, #12]
 8002bd6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002bda:	f010 0301 	ands.w	r3, r0, #1
 8002bde:	d00a      	beq.n	8002bf6 <__swsetup_r+0x9e>
 8002be0:	2300      	movs	r3, #0
 8002be2:	60a3      	str	r3, [r4, #8]
 8002be4:	6963      	ldr	r3, [r4, #20]
 8002be6:	425b      	negs	r3, r3
 8002be8:	61a3      	str	r3, [r4, #24]
 8002bea:	6923      	ldr	r3, [r4, #16]
 8002bec:	b943      	cbnz	r3, 8002c00 <__swsetup_r+0xa8>
 8002bee:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002bf2:	d1c4      	bne.n	8002b7e <__swsetup_r+0x26>
 8002bf4:	bd38      	pop	{r3, r4, r5, pc}
 8002bf6:	0781      	lsls	r1, r0, #30
 8002bf8:	bf58      	it	pl
 8002bfa:	6963      	ldrpl	r3, [r4, #20]
 8002bfc:	60a3      	str	r3, [r4, #8]
 8002bfe:	e7f4      	b.n	8002bea <__swsetup_r+0x92>
 8002c00:	2000      	movs	r0, #0
 8002c02:	e7f7      	b.n	8002bf4 <__swsetup_r+0x9c>
 8002c04:	200000ac 	.word	0x200000ac

08002c08 <memset>:
 8002c08:	4603      	mov	r3, r0
 8002c0a:	4402      	add	r2, r0
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d100      	bne.n	8002c12 <memset+0xa>
 8002c10:	4770      	bx	lr
 8002c12:	f803 1b01 	strb.w	r1, [r3], #1
 8002c16:	e7f9      	b.n	8002c0c <memset+0x4>

08002c18 <_close_r>:
 8002c18:	b538      	push	{r3, r4, r5, lr}
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	4d05      	ldr	r5, [pc, #20]	; (8002c34 <_close_r+0x1c>)
 8002c1e:	4604      	mov	r4, r0
 8002c20:	4608      	mov	r0, r1
 8002c22:	602b      	str	r3, [r5, #0]
 8002c24:	f7fd fe4b 	bl	80008be <_close>
 8002c28:	1c43      	adds	r3, r0, #1
 8002c2a:	d102      	bne.n	8002c32 <_close_r+0x1a>
 8002c2c:	682b      	ldr	r3, [r5, #0]
 8002c2e:	b103      	cbz	r3, 8002c32 <_close_r+0x1a>
 8002c30:	6023      	str	r3, [r4, #0]
 8002c32:	bd38      	pop	{r3, r4, r5, pc}
 8002c34:	20001048 	.word	0x20001048

08002c38 <_lseek_r>:
 8002c38:	b538      	push	{r3, r4, r5, lr}
 8002c3a:	4604      	mov	r4, r0
 8002c3c:	4608      	mov	r0, r1
 8002c3e:	4611      	mov	r1, r2
 8002c40:	2200      	movs	r2, #0
 8002c42:	4d05      	ldr	r5, [pc, #20]	; (8002c58 <_lseek_r+0x20>)
 8002c44:	602a      	str	r2, [r5, #0]
 8002c46:	461a      	mov	r2, r3
 8002c48:	f7fd fe5d 	bl	8000906 <_lseek>
 8002c4c:	1c43      	adds	r3, r0, #1
 8002c4e:	d102      	bne.n	8002c56 <_lseek_r+0x1e>
 8002c50:	682b      	ldr	r3, [r5, #0]
 8002c52:	b103      	cbz	r3, 8002c56 <_lseek_r+0x1e>
 8002c54:	6023      	str	r3, [r4, #0]
 8002c56:	bd38      	pop	{r3, r4, r5, pc}
 8002c58:	20001048 	.word	0x20001048

08002c5c <_read_r>:
 8002c5c:	b538      	push	{r3, r4, r5, lr}
 8002c5e:	4604      	mov	r4, r0
 8002c60:	4608      	mov	r0, r1
 8002c62:	4611      	mov	r1, r2
 8002c64:	2200      	movs	r2, #0
 8002c66:	4d05      	ldr	r5, [pc, #20]	; (8002c7c <_read_r+0x20>)
 8002c68:	602a      	str	r2, [r5, #0]
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	f7fd fe0a 	bl	8000884 <_read>
 8002c70:	1c43      	adds	r3, r0, #1
 8002c72:	d102      	bne.n	8002c7a <_read_r+0x1e>
 8002c74:	682b      	ldr	r3, [r5, #0]
 8002c76:	b103      	cbz	r3, 8002c7a <_read_r+0x1e>
 8002c78:	6023      	str	r3, [r4, #0]
 8002c7a:	bd38      	pop	{r3, r4, r5, pc}
 8002c7c:	20001048 	.word	0x20001048

08002c80 <_write_r>:
 8002c80:	b538      	push	{r3, r4, r5, lr}
 8002c82:	4604      	mov	r4, r0
 8002c84:	4608      	mov	r0, r1
 8002c86:	4611      	mov	r1, r2
 8002c88:	2200      	movs	r2, #0
 8002c8a:	4d05      	ldr	r5, [pc, #20]	; (8002ca0 <_write_r+0x20>)
 8002c8c:	602a      	str	r2, [r5, #0]
 8002c8e:	461a      	mov	r2, r3
 8002c90:	f7fe fba0 	bl	80013d4 <_write>
 8002c94:	1c43      	adds	r3, r0, #1
 8002c96:	d102      	bne.n	8002c9e <_write_r+0x1e>
 8002c98:	682b      	ldr	r3, [r5, #0]
 8002c9a:	b103      	cbz	r3, 8002c9e <_write_r+0x1e>
 8002c9c:	6023      	str	r3, [r4, #0]
 8002c9e:	bd38      	pop	{r3, r4, r5, pc}
 8002ca0:	20001048 	.word	0x20001048

08002ca4 <__errno>:
 8002ca4:	4b01      	ldr	r3, [pc, #4]	; (8002cac <__errno+0x8>)
 8002ca6:	6818      	ldr	r0, [r3, #0]
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	200000ac 	.word	0x200000ac

08002cb0 <__libc_init_array>:
 8002cb0:	b570      	push	{r4, r5, r6, lr}
 8002cb2:	2600      	movs	r6, #0
 8002cb4:	4d0c      	ldr	r5, [pc, #48]	; (8002ce8 <__libc_init_array+0x38>)
 8002cb6:	4c0d      	ldr	r4, [pc, #52]	; (8002cec <__libc_init_array+0x3c>)
 8002cb8:	1b64      	subs	r4, r4, r5
 8002cba:	10a4      	asrs	r4, r4, #2
 8002cbc:	42a6      	cmp	r6, r4
 8002cbe:	d109      	bne.n	8002cd4 <__libc_init_array+0x24>
 8002cc0:	f000 fd34 	bl	800372c <_init>
 8002cc4:	2600      	movs	r6, #0
 8002cc6:	4d0a      	ldr	r5, [pc, #40]	; (8002cf0 <__libc_init_array+0x40>)
 8002cc8:	4c0a      	ldr	r4, [pc, #40]	; (8002cf4 <__libc_init_array+0x44>)
 8002cca:	1b64      	subs	r4, r4, r5
 8002ccc:	10a4      	asrs	r4, r4, #2
 8002cce:	42a6      	cmp	r6, r4
 8002cd0:	d105      	bne.n	8002cde <__libc_init_array+0x2e>
 8002cd2:	bd70      	pop	{r4, r5, r6, pc}
 8002cd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cd8:	4798      	blx	r3
 8002cda:	3601      	adds	r6, #1
 8002cdc:	e7ee      	b.n	8002cbc <__libc_init_array+0xc>
 8002cde:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ce2:	4798      	blx	r3
 8002ce4:	3601      	adds	r6, #1
 8002ce6:	e7f2      	b.n	8002cce <__libc_init_array+0x1e>
 8002ce8:	0800381c 	.word	0x0800381c
 8002cec:	0800381c 	.word	0x0800381c
 8002cf0:	0800381c 	.word	0x0800381c
 8002cf4:	08003820 	.word	0x08003820

08002cf8 <__retarget_lock_init_recursive>:
 8002cf8:	4770      	bx	lr

08002cfa <__retarget_lock_acquire_recursive>:
 8002cfa:	4770      	bx	lr

08002cfc <__retarget_lock_release_recursive>:
 8002cfc:	4770      	bx	lr
	...

08002d00 <_free_r>:
 8002d00:	b538      	push	{r3, r4, r5, lr}
 8002d02:	4605      	mov	r5, r0
 8002d04:	2900      	cmp	r1, #0
 8002d06:	d040      	beq.n	8002d8a <_free_r+0x8a>
 8002d08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d0c:	1f0c      	subs	r4, r1, #4
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	bfb8      	it	lt
 8002d12:	18e4      	addlt	r4, r4, r3
 8002d14:	f000 f8dc 	bl	8002ed0 <__malloc_lock>
 8002d18:	4a1c      	ldr	r2, [pc, #112]	; (8002d8c <_free_r+0x8c>)
 8002d1a:	6813      	ldr	r3, [r2, #0]
 8002d1c:	b933      	cbnz	r3, 8002d2c <_free_r+0x2c>
 8002d1e:	6063      	str	r3, [r4, #4]
 8002d20:	6014      	str	r4, [r2, #0]
 8002d22:	4628      	mov	r0, r5
 8002d24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d28:	f000 b8d8 	b.w	8002edc <__malloc_unlock>
 8002d2c:	42a3      	cmp	r3, r4
 8002d2e:	d908      	bls.n	8002d42 <_free_r+0x42>
 8002d30:	6820      	ldr	r0, [r4, #0]
 8002d32:	1821      	adds	r1, r4, r0
 8002d34:	428b      	cmp	r3, r1
 8002d36:	bf01      	itttt	eq
 8002d38:	6819      	ldreq	r1, [r3, #0]
 8002d3a:	685b      	ldreq	r3, [r3, #4]
 8002d3c:	1809      	addeq	r1, r1, r0
 8002d3e:	6021      	streq	r1, [r4, #0]
 8002d40:	e7ed      	b.n	8002d1e <_free_r+0x1e>
 8002d42:	461a      	mov	r2, r3
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	b10b      	cbz	r3, 8002d4c <_free_r+0x4c>
 8002d48:	42a3      	cmp	r3, r4
 8002d4a:	d9fa      	bls.n	8002d42 <_free_r+0x42>
 8002d4c:	6811      	ldr	r1, [r2, #0]
 8002d4e:	1850      	adds	r0, r2, r1
 8002d50:	42a0      	cmp	r0, r4
 8002d52:	d10b      	bne.n	8002d6c <_free_r+0x6c>
 8002d54:	6820      	ldr	r0, [r4, #0]
 8002d56:	4401      	add	r1, r0
 8002d58:	1850      	adds	r0, r2, r1
 8002d5a:	4283      	cmp	r3, r0
 8002d5c:	6011      	str	r1, [r2, #0]
 8002d5e:	d1e0      	bne.n	8002d22 <_free_r+0x22>
 8002d60:	6818      	ldr	r0, [r3, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	4408      	add	r0, r1
 8002d66:	6010      	str	r0, [r2, #0]
 8002d68:	6053      	str	r3, [r2, #4]
 8002d6a:	e7da      	b.n	8002d22 <_free_r+0x22>
 8002d6c:	d902      	bls.n	8002d74 <_free_r+0x74>
 8002d6e:	230c      	movs	r3, #12
 8002d70:	602b      	str	r3, [r5, #0]
 8002d72:	e7d6      	b.n	8002d22 <_free_r+0x22>
 8002d74:	6820      	ldr	r0, [r4, #0]
 8002d76:	1821      	adds	r1, r4, r0
 8002d78:	428b      	cmp	r3, r1
 8002d7a:	bf01      	itttt	eq
 8002d7c:	6819      	ldreq	r1, [r3, #0]
 8002d7e:	685b      	ldreq	r3, [r3, #4]
 8002d80:	1809      	addeq	r1, r1, r0
 8002d82:	6021      	streq	r1, [r4, #0]
 8002d84:	6063      	str	r3, [r4, #4]
 8002d86:	6054      	str	r4, [r2, #4]
 8002d88:	e7cb      	b.n	8002d22 <_free_r+0x22>
 8002d8a:	bd38      	pop	{r3, r4, r5, pc}
 8002d8c:	20001050 	.word	0x20001050

08002d90 <sbrk_aligned>:
 8002d90:	b570      	push	{r4, r5, r6, lr}
 8002d92:	4e0e      	ldr	r6, [pc, #56]	; (8002dcc <sbrk_aligned+0x3c>)
 8002d94:	460c      	mov	r4, r1
 8002d96:	6831      	ldr	r1, [r6, #0]
 8002d98:	4605      	mov	r5, r0
 8002d9a:	b911      	cbnz	r1, 8002da2 <sbrk_aligned+0x12>
 8002d9c:	f000 fca8 	bl	80036f0 <_sbrk_r>
 8002da0:	6030      	str	r0, [r6, #0]
 8002da2:	4621      	mov	r1, r4
 8002da4:	4628      	mov	r0, r5
 8002da6:	f000 fca3 	bl	80036f0 <_sbrk_r>
 8002daa:	1c43      	adds	r3, r0, #1
 8002dac:	d00a      	beq.n	8002dc4 <sbrk_aligned+0x34>
 8002dae:	1cc4      	adds	r4, r0, #3
 8002db0:	f024 0403 	bic.w	r4, r4, #3
 8002db4:	42a0      	cmp	r0, r4
 8002db6:	d007      	beq.n	8002dc8 <sbrk_aligned+0x38>
 8002db8:	1a21      	subs	r1, r4, r0
 8002dba:	4628      	mov	r0, r5
 8002dbc:	f000 fc98 	bl	80036f0 <_sbrk_r>
 8002dc0:	3001      	adds	r0, #1
 8002dc2:	d101      	bne.n	8002dc8 <sbrk_aligned+0x38>
 8002dc4:	f04f 34ff 	mov.w	r4, #4294967295
 8002dc8:	4620      	mov	r0, r4
 8002dca:	bd70      	pop	{r4, r5, r6, pc}
 8002dcc:	20001054 	.word	0x20001054

08002dd0 <_malloc_r>:
 8002dd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002dd4:	1ccd      	adds	r5, r1, #3
 8002dd6:	f025 0503 	bic.w	r5, r5, #3
 8002dda:	3508      	adds	r5, #8
 8002ddc:	2d0c      	cmp	r5, #12
 8002dde:	bf38      	it	cc
 8002de0:	250c      	movcc	r5, #12
 8002de2:	2d00      	cmp	r5, #0
 8002de4:	4607      	mov	r7, r0
 8002de6:	db01      	blt.n	8002dec <_malloc_r+0x1c>
 8002de8:	42a9      	cmp	r1, r5
 8002dea:	d905      	bls.n	8002df8 <_malloc_r+0x28>
 8002dec:	230c      	movs	r3, #12
 8002dee:	2600      	movs	r6, #0
 8002df0:	603b      	str	r3, [r7, #0]
 8002df2:	4630      	mov	r0, r6
 8002df4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002df8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002ecc <_malloc_r+0xfc>
 8002dfc:	f000 f868 	bl	8002ed0 <__malloc_lock>
 8002e00:	f8d8 3000 	ldr.w	r3, [r8]
 8002e04:	461c      	mov	r4, r3
 8002e06:	bb5c      	cbnz	r4, 8002e60 <_malloc_r+0x90>
 8002e08:	4629      	mov	r1, r5
 8002e0a:	4638      	mov	r0, r7
 8002e0c:	f7ff ffc0 	bl	8002d90 <sbrk_aligned>
 8002e10:	1c43      	adds	r3, r0, #1
 8002e12:	4604      	mov	r4, r0
 8002e14:	d155      	bne.n	8002ec2 <_malloc_r+0xf2>
 8002e16:	f8d8 4000 	ldr.w	r4, [r8]
 8002e1a:	4626      	mov	r6, r4
 8002e1c:	2e00      	cmp	r6, #0
 8002e1e:	d145      	bne.n	8002eac <_malloc_r+0xdc>
 8002e20:	2c00      	cmp	r4, #0
 8002e22:	d048      	beq.n	8002eb6 <_malloc_r+0xe6>
 8002e24:	6823      	ldr	r3, [r4, #0]
 8002e26:	4631      	mov	r1, r6
 8002e28:	4638      	mov	r0, r7
 8002e2a:	eb04 0903 	add.w	r9, r4, r3
 8002e2e:	f000 fc5f 	bl	80036f0 <_sbrk_r>
 8002e32:	4581      	cmp	r9, r0
 8002e34:	d13f      	bne.n	8002eb6 <_malloc_r+0xe6>
 8002e36:	6821      	ldr	r1, [r4, #0]
 8002e38:	4638      	mov	r0, r7
 8002e3a:	1a6d      	subs	r5, r5, r1
 8002e3c:	4629      	mov	r1, r5
 8002e3e:	f7ff ffa7 	bl	8002d90 <sbrk_aligned>
 8002e42:	3001      	adds	r0, #1
 8002e44:	d037      	beq.n	8002eb6 <_malloc_r+0xe6>
 8002e46:	6823      	ldr	r3, [r4, #0]
 8002e48:	442b      	add	r3, r5
 8002e4a:	6023      	str	r3, [r4, #0]
 8002e4c:	f8d8 3000 	ldr.w	r3, [r8]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d038      	beq.n	8002ec6 <_malloc_r+0xf6>
 8002e54:	685a      	ldr	r2, [r3, #4]
 8002e56:	42a2      	cmp	r2, r4
 8002e58:	d12b      	bne.n	8002eb2 <_malloc_r+0xe2>
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	605a      	str	r2, [r3, #4]
 8002e5e:	e00f      	b.n	8002e80 <_malloc_r+0xb0>
 8002e60:	6822      	ldr	r2, [r4, #0]
 8002e62:	1b52      	subs	r2, r2, r5
 8002e64:	d41f      	bmi.n	8002ea6 <_malloc_r+0xd6>
 8002e66:	2a0b      	cmp	r2, #11
 8002e68:	d917      	bls.n	8002e9a <_malloc_r+0xca>
 8002e6a:	1961      	adds	r1, r4, r5
 8002e6c:	42a3      	cmp	r3, r4
 8002e6e:	6025      	str	r5, [r4, #0]
 8002e70:	bf18      	it	ne
 8002e72:	6059      	strne	r1, [r3, #4]
 8002e74:	6863      	ldr	r3, [r4, #4]
 8002e76:	bf08      	it	eq
 8002e78:	f8c8 1000 	streq.w	r1, [r8]
 8002e7c:	5162      	str	r2, [r4, r5]
 8002e7e:	604b      	str	r3, [r1, #4]
 8002e80:	4638      	mov	r0, r7
 8002e82:	f104 060b 	add.w	r6, r4, #11
 8002e86:	f000 f829 	bl	8002edc <__malloc_unlock>
 8002e8a:	f026 0607 	bic.w	r6, r6, #7
 8002e8e:	1d23      	adds	r3, r4, #4
 8002e90:	1af2      	subs	r2, r6, r3
 8002e92:	d0ae      	beq.n	8002df2 <_malloc_r+0x22>
 8002e94:	1b9b      	subs	r3, r3, r6
 8002e96:	50a3      	str	r3, [r4, r2]
 8002e98:	e7ab      	b.n	8002df2 <_malloc_r+0x22>
 8002e9a:	42a3      	cmp	r3, r4
 8002e9c:	6862      	ldr	r2, [r4, #4]
 8002e9e:	d1dd      	bne.n	8002e5c <_malloc_r+0x8c>
 8002ea0:	f8c8 2000 	str.w	r2, [r8]
 8002ea4:	e7ec      	b.n	8002e80 <_malloc_r+0xb0>
 8002ea6:	4623      	mov	r3, r4
 8002ea8:	6864      	ldr	r4, [r4, #4]
 8002eaa:	e7ac      	b.n	8002e06 <_malloc_r+0x36>
 8002eac:	4634      	mov	r4, r6
 8002eae:	6876      	ldr	r6, [r6, #4]
 8002eb0:	e7b4      	b.n	8002e1c <_malloc_r+0x4c>
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	e7cc      	b.n	8002e50 <_malloc_r+0x80>
 8002eb6:	230c      	movs	r3, #12
 8002eb8:	4638      	mov	r0, r7
 8002eba:	603b      	str	r3, [r7, #0]
 8002ebc:	f000 f80e 	bl	8002edc <__malloc_unlock>
 8002ec0:	e797      	b.n	8002df2 <_malloc_r+0x22>
 8002ec2:	6025      	str	r5, [r4, #0]
 8002ec4:	e7dc      	b.n	8002e80 <_malloc_r+0xb0>
 8002ec6:	605b      	str	r3, [r3, #4]
 8002ec8:	deff      	udf	#255	; 0xff
 8002eca:	bf00      	nop
 8002ecc:	20001050 	.word	0x20001050

08002ed0 <__malloc_lock>:
 8002ed0:	4801      	ldr	r0, [pc, #4]	; (8002ed8 <__malloc_lock+0x8>)
 8002ed2:	f7ff bf12 	b.w	8002cfa <__retarget_lock_acquire_recursive>
 8002ed6:	bf00      	nop
 8002ed8:	2000104c 	.word	0x2000104c

08002edc <__malloc_unlock>:
 8002edc:	4801      	ldr	r0, [pc, #4]	; (8002ee4 <__malloc_unlock+0x8>)
 8002ede:	f7ff bf0d 	b.w	8002cfc <__retarget_lock_release_recursive>
 8002ee2:	bf00      	nop
 8002ee4:	2000104c 	.word	0x2000104c

08002ee8 <__sfputc_r>:
 8002ee8:	6893      	ldr	r3, [r2, #8]
 8002eea:	b410      	push	{r4}
 8002eec:	3b01      	subs	r3, #1
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	6093      	str	r3, [r2, #8]
 8002ef2:	da07      	bge.n	8002f04 <__sfputc_r+0x1c>
 8002ef4:	6994      	ldr	r4, [r2, #24]
 8002ef6:	42a3      	cmp	r3, r4
 8002ef8:	db01      	blt.n	8002efe <__sfputc_r+0x16>
 8002efa:	290a      	cmp	r1, #10
 8002efc:	d102      	bne.n	8002f04 <__sfputc_r+0x1c>
 8002efe:	bc10      	pop	{r4}
 8002f00:	f7ff bdec 	b.w	8002adc <__swbuf_r>
 8002f04:	6813      	ldr	r3, [r2, #0]
 8002f06:	1c58      	adds	r0, r3, #1
 8002f08:	6010      	str	r0, [r2, #0]
 8002f0a:	7019      	strb	r1, [r3, #0]
 8002f0c:	4608      	mov	r0, r1
 8002f0e:	bc10      	pop	{r4}
 8002f10:	4770      	bx	lr

08002f12 <__sfputs_r>:
 8002f12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f14:	4606      	mov	r6, r0
 8002f16:	460f      	mov	r7, r1
 8002f18:	4614      	mov	r4, r2
 8002f1a:	18d5      	adds	r5, r2, r3
 8002f1c:	42ac      	cmp	r4, r5
 8002f1e:	d101      	bne.n	8002f24 <__sfputs_r+0x12>
 8002f20:	2000      	movs	r0, #0
 8002f22:	e007      	b.n	8002f34 <__sfputs_r+0x22>
 8002f24:	463a      	mov	r2, r7
 8002f26:	4630      	mov	r0, r6
 8002f28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f2c:	f7ff ffdc 	bl	8002ee8 <__sfputc_r>
 8002f30:	1c43      	adds	r3, r0, #1
 8002f32:	d1f3      	bne.n	8002f1c <__sfputs_r+0xa>
 8002f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002f38 <_vfiprintf_r>:
 8002f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f3c:	460d      	mov	r5, r1
 8002f3e:	4614      	mov	r4, r2
 8002f40:	4698      	mov	r8, r3
 8002f42:	4606      	mov	r6, r0
 8002f44:	b09d      	sub	sp, #116	; 0x74
 8002f46:	b118      	cbz	r0, 8002f50 <_vfiprintf_r+0x18>
 8002f48:	6a03      	ldr	r3, [r0, #32]
 8002f4a:	b90b      	cbnz	r3, 8002f50 <_vfiprintf_r+0x18>
 8002f4c:	f7ff fce6 	bl	800291c <__sinit>
 8002f50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002f52:	07d9      	lsls	r1, r3, #31
 8002f54:	d405      	bmi.n	8002f62 <_vfiprintf_r+0x2a>
 8002f56:	89ab      	ldrh	r3, [r5, #12]
 8002f58:	059a      	lsls	r2, r3, #22
 8002f5a:	d402      	bmi.n	8002f62 <_vfiprintf_r+0x2a>
 8002f5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f5e:	f7ff fecc 	bl	8002cfa <__retarget_lock_acquire_recursive>
 8002f62:	89ab      	ldrh	r3, [r5, #12]
 8002f64:	071b      	lsls	r3, r3, #28
 8002f66:	d501      	bpl.n	8002f6c <_vfiprintf_r+0x34>
 8002f68:	692b      	ldr	r3, [r5, #16]
 8002f6a:	b99b      	cbnz	r3, 8002f94 <_vfiprintf_r+0x5c>
 8002f6c:	4629      	mov	r1, r5
 8002f6e:	4630      	mov	r0, r6
 8002f70:	f7ff fdf2 	bl	8002b58 <__swsetup_r>
 8002f74:	b170      	cbz	r0, 8002f94 <_vfiprintf_r+0x5c>
 8002f76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002f78:	07dc      	lsls	r4, r3, #31
 8002f7a:	d504      	bpl.n	8002f86 <_vfiprintf_r+0x4e>
 8002f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f80:	b01d      	add	sp, #116	; 0x74
 8002f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f86:	89ab      	ldrh	r3, [r5, #12]
 8002f88:	0598      	lsls	r0, r3, #22
 8002f8a:	d4f7      	bmi.n	8002f7c <_vfiprintf_r+0x44>
 8002f8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f8e:	f7ff feb5 	bl	8002cfc <__retarget_lock_release_recursive>
 8002f92:	e7f3      	b.n	8002f7c <_vfiprintf_r+0x44>
 8002f94:	2300      	movs	r3, #0
 8002f96:	9309      	str	r3, [sp, #36]	; 0x24
 8002f98:	2320      	movs	r3, #32
 8002f9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002f9e:	2330      	movs	r3, #48	; 0x30
 8002fa0:	f04f 0901 	mov.w	r9, #1
 8002fa4:	f8cd 800c 	str.w	r8, [sp, #12]
 8002fa8:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8003158 <_vfiprintf_r+0x220>
 8002fac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002fb0:	4623      	mov	r3, r4
 8002fb2:	469a      	mov	sl, r3
 8002fb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002fb8:	b10a      	cbz	r2, 8002fbe <_vfiprintf_r+0x86>
 8002fba:	2a25      	cmp	r2, #37	; 0x25
 8002fbc:	d1f9      	bne.n	8002fb2 <_vfiprintf_r+0x7a>
 8002fbe:	ebba 0b04 	subs.w	fp, sl, r4
 8002fc2:	d00b      	beq.n	8002fdc <_vfiprintf_r+0xa4>
 8002fc4:	465b      	mov	r3, fp
 8002fc6:	4622      	mov	r2, r4
 8002fc8:	4629      	mov	r1, r5
 8002fca:	4630      	mov	r0, r6
 8002fcc:	f7ff ffa1 	bl	8002f12 <__sfputs_r>
 8002fd0:	3001      	adds	r0, #1
 8002fd2:	f000 80a9 	beq.w	8003128 <_vfiprintf_r+0x1f0>
 8002fd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002fd8:	445a      	add	r2, fp
 8002fda:	9209      	str	r2, [sp, #36]	; 0x24
 8002fdc:	f89a 3000 	ldrb.w	r3, [sl]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f000 80a1 	beq.w	8003128 <_vfiprintf_r+0x1f0>
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8002fec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ff0:	f10a 0a01 	add.w	sl, sl, #1
 8002ff4:	9304      	str	r3, [sp, #16]
 8002ff6:	9307      	str	r3, [sp, #28]
 8002ff8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ffc:	931a      	str	r3, [sp, #104]	; 0x68
 8002ffe:	4654      	mov	r4, sl
 8003000:	2205      	movs	r2, #5
 8003002:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003006:	4854      	ldr	r0, [pc, #336]	; (8003158 <_vfiprintf_r+0x220>)
 8003008:	f000 fb82 	bl	8003710 <memchr>
 800300c:	9a04      	ldr	r2, [sp, #16]
 800300e:	b9d8      	cbnz	r0, 8003048 <_vfiprintf_r+0x110>
 8003010:	06d1      	lsls	r1, r2, #27
 8003012:	bf44      	itt	mi
 8003014:	2320      	movmi	r3, #32
 8003016:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800301a:	0713      	lsls	r3, r2, #28
 800301c:	bf44      	itt	mi
 800301e:	232b      	movmi	r3, #43	; 0x2b
 8003020:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003024:	f89a 3000 	ldrb.w	r3, [sl]
 8003028:	2b2a      	cmp	r3, #42	; 0x2a
 800302a:	d015      	beq.n	8003058 <_vfiprintf_r+0x120>
 800302c:	4654      	mov	r4, sl
 800302e:	2000      	movs	r0, #0
 8003030:	f04f 0c0a 	mov.w	ip, #10
 8003034:	9a07      	ldr	r2, [sp, #28]
 8003036:	4621      	mov	r1, r4
 8003038:	f811 3b01 	ldrb.w	r3, [r1], #1
 800303c:	3b30      	subs	r3, #48	; 0x30
 800303e:	2b09      	cmp	r3, #9
 8003040:	d94d      	bls.n	80030de <_vfiprintf_r+0x1a6>
 8003042:	b1b0      	cbz	r0, 8003072 <_vfiprintf_r+0x13a>
 8003044:	9207      	str	r2, [sp, #28]
 8003046:	e014      	b.n	8003072 <_vfiprintf_r+0x13a>
 8003048:	eba0 0308 	sub.w	r3, r0, r8
 800304c:	fa09 f303 	lsl.w	r3, r9, r3
 8003050:	4313      	orrs	r3, r2
 8003052:	46a2      	mov	sl, r4
 8003054:	9304      	str	r3, [sp, #16]
 8003056:	e7d2      	b.n	8002ffe <_vfiprintf_r+0xc6>
 8003058:	9b03      	ldr	r3, [sp, #12]
 800305a:	1d19      	adds	r1, r3, #4
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	9103      	str	r1, [sp, #12]
 8003060:	2b00      	cmp	r3, #0
 8003062:	bfbb      	ittet	lt
 8003064:	425b      	neglt	r3, r3
 8003066:	f042 0202 	orrlt.w	r2, r2, #2
 800306a:	9307      	strge	r3, [sp, #28]
 800306c:	9307      	strlt	r3, [sp, #28]
 800306e:	bfb8      	it	lt
 8003070:	9204      	strlt	r2, [sp, #16]
 8003072:	7823      	ldrb	r3, [r4, #0]
 8003074:	2b2e      	cmp	r3, #46	; 0x2e
 8003076:	d10c      	bne.n	8003092 <_vfiprintf_r+0x15a>
 8003078:	7863      	ldrb	r3, [r4, #1]
 800307a:	2b2a      	cmp	r3, #42	; 0x2a
 800307c:	d134      	bne.n	80030e8 <_vfiprintf_r+0x1b0>
 800307e:	9b03      	ldr	r3, [sp, #12]
 8003080:	3402      	adds	r4, #2
 8003082:	1d1a      	adds	r2, r3, #4
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	9203      	str	r2, [sp, #12]
 8003088:	2b00      	cmp	r3, #0
 800308a:	bfb8      	it	lt
 800308c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003090:	9305      	str	r3, [sp, #20]
 8003092:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800315c <_vfiprintf_r+0x224>
 8003096:	2203      	movs	r2, #3
 8003098:	4650      	mov	r0, sl
 800309a:	7821      	ldrb	r1, [r4, #0]
 800309c:	f000 fb38 	bl	8003710 <memchr>
 80030a0:	b138      	cbz	r0, 80030b2 <_vfiprintf_r+0x17a>
 80030a2:	2240      	movs	r2, #64	; 0x40
 80030a4:	9b04      	ldr	r3, [sp, #16]
 80030a6:	eba0 000a 	sub.w	r0, r0, sl
 80030aa:	4082      	lsls	r2, r0
 80030ac:	4313      	orrs	r3, r2
 80030ae:	3401      	adds	r4, #1
 80030b0:	9304      	str	r3, [sp, #16]
 80030b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030b6:	2206      	movs	r2, #6
 80030b8:	4829      	ldr	r0, [pc, #164]	; (8003160 <_vfiprintf_r+0x228>)
 80030ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80030be:	f000 fb27 	bl	8003710 <memchr>
 80030c2:	2800      	cmp	r0, #0
 80030c4:	d03f      	beq.n	8003146 <_vfiprintf_r+0x20e>
 80030c6:	4b27      	ldr	r3, [pc, #156]	; (8003164 <_vfiprintf_r+0x22c>)
 80030c8:	bb1b      	cbnz	r3, 8003112 <_vfiprintf_r+0x1da>
 80030ca:	9b03      	ldr	r3, [sp, #12]
 80030cc:	3307      	adds	r3, #7
 80030ce:	f023 0307 	bic.w	r3, r3, #7
 80030d2:	3308      	adds	r3, #8
 80030d4:	9303      	str	r3, [sp, #12]
 80030d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030d8:	443b      	add	r3, r7
 80030da:	9309      	str	r3, [sp, #36]	; 0x24
 80030dc:	e768      	b.n	8002fb0 <_vfiprintf_r+0x78>
 80030de:	460c      	mov	r4, r1
 80030e0:	2001      	movs	r0, #1
 80030e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80030e6:	e7a6      	b.n	8003036 <_vfiprintf_r+0xfe>
 80030e8:	2300      	movs	r3, #0
 80030ea:	f04f 0c0a 	mov.w	ip, #10
 80030ee:	4619      	mov	r1, r3
 80030f0:	3401      	adds	r4, #1
 80030f2:	9305      	str	r3, [sp, #20]
 80030f4:	4620      	mov	r0, r4
 80030f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80030fa:	3a30      	subs	r2, #48	; 0x30
 80030fc:	2a09      	cmp	r2, #9
 80030fe:	d903      	bls.n	8003108 <_vfiprintf_r+0x1d0>
 8003100:	2b00      	cmp	r3, #0
 8003102:	d0c6      	beq.n	8003092 <_vfiprintf_r+0x15a>
 8003104:	9105      	str	r1, [sp, #20]
 8003106:	e7c4      	b.n	8003092 <_vfiprintf_r+0x15a>
 8003108:	4604      	mov	r4, r0
 800310a:	2301      	movs	r3, #1
 800310c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003110:	e7f0      	b.n	80030f4 <_vfiprintf_r+0x1bc>
 8003112:	ab03      	add	r3, sp, #12
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	462a      	mov	r2, r5
 8003118:	4630      	mov	r0, r6
 800311a:	4b13      	ldr	r3, [pc, #76]	; (8003168 <_vfiprintf_r+0x230>)
 800311c:	a904      	add	r1, sp, #16
 800311e:	f3af 8000 	nop.w
 8003122:	4607      	mov	r7, r0
 8003124:	1c78      	adds	r0, r7, #1
 8003126:	d1d6      	bne.n	80030d6 <_vfiprintf_r+0x19e>
 8003128:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800312a:	07d9      	lsls	r1, r3, #31
 800312c:	d405      	bmi.n	800313a <_vfiprintf_r+0x202>
 800312e:	89ab      	ldrh	r3, [r5, #12]
 8003130:	059a      	lsls	r2, r3, #22
 8003132:	d402      	bmi.n	800313a <_vfiprintf_r+0x202>
 8003134:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003136:	f7ff fde1 	bl	8002cfc <__retarget_lock_release_recursive>
 800313a:	89ab      	ldrh	r3, [r5, #12]
 800313c:	065b      	lsls	r3, r3, #25
 800313e:	f53f af1d 	bmi.w	8002f7c <_vfiprintf_r+0x44>
 8003142:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003144:	e71c      	b.n	8002f80 <_vfiprintf_r+0x48>
 8003146:	ab03      	add	r3, sp, #12
 8003148:	9300      	str	r3, [sp, #0]
 800314a:	462a      	mov	r2, r5
 800314c:	4630      	mov	r0, r6
 800314e:	4b06      	ldr	r3, [pc, #24]	; (8003168 <_vfiprintf_r+0x230>)
 8003150:	a904      	add	r1, sp, #16
 8003152:	f000 f87d 	bl	8003250 <_printf_i>
 8003156:	e7e4      	b.n	8003122 <_vfiprintf_r+0x1ea>
 8003158:	080037e6 	.word	0x080037e6
 800315c:	080037ec 	.word	0x080037ec
 8003160:	080037f0 	.word	0x080037f0
 8003164:	00000000 	.word	0x00000000
 8003168:	08002f13 	.word	0x08002f13

0800316c <_printf_common>:
 800316c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003170:	4616      	mov	r6, r2
 8003172:	4699      	mov	r9, r3
 8003174:	688a      	ldr	r2, [r1, #8]
 8003176:	690b      	ldr	r3, [r1, #16]
 8003178:	4607      	mov	r7, r0
 800317a:	4293      	cmp	r3, r2
 800317c:	bfb8      	it	lt
 800317e:	4613      	movlt	r3, r2
 8003180:	6033      	str	r3, [r6, #0]
 8003182:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003186:	460c      	mov	r4, r1
 8003188:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800318c:	b10a      	cbz	r2, 8003192 <_printf_common+0x26>
 800318e:	3301      	adds	r3, #1
 8003190:	6033      	str	r3, [r6, #0]
 8003192:	6823      	ldr	r3, [r4, #0]
 8003194:	0699      	lsls	r1, r3, #26
 8003196:	bf42      	ittt	mi
 8003198:	6833      	ldrmi	r3, [r6, #0]
 800319a:	3302      	addmi	r3, #2
 800319c:	6033      	strmi	r3, [r6, #0]
 800319e:	6825      	ldr	r5, [r4, #0]
 80031a0:	f015 0506 	ands.w	r5, r5, #6
 80031a4:	d106      	bne.n	80031b4 <_printf_common+0x48>
 80031a6:	f104 0a19 	add.w	sl, r4, #25
 80031aa:	68e3      	ldr	r3, [r4, #12]
 80031ac:	6832      	ldr	r2, [r6, #0]
 80031ae:	1a9b      	subs	r3, r3, r2
 80031b0:	42ab      	cmp	r3, r5
 80031b2:	dc2b      	bgt.n	800320c <_printf_common+0xa0>
 80031b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80031b8:	1e13      	subs	r3, r2, #0
 80031ba:	6822      	ldr	r2, [r4, #0]
 80031bc:	bf18      	it	ne
 80031be:	2301      	movne	r3, #1
 80031c0:	0692      	lsls	r2, r2, #26
 80031c2:	d430      	bmi.n	8003226 <_printf_common+0xba>
 80031c4:	4649      	mov	r1, r9
 80031c6:	4638      	mov	r0, r7
 80031c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80031cc:	47c0      	blx	r8
 80031ce:	3001      	adds	r0, #1
 80031d0:	d023      	beq.n	800321a <_printf_common+0xae>
 80031d2:	6823      	ldr	r3, [r4, #0]
 80031d4:	6922      	ldr	r2, [r4, #16]
 80031d6:	f003 0306 	and.w	r3, r3, #6
 80031da:	2b04      	cmp	r3, #4
 80031dc:	bf14      	ite	ne
 80031de:	2500      	movne	r5, #0
 80031e0:	6833      	ldreq	r3, [r6, #0]
 80031e2:	f04f 0600 	mov.w	r6, #0
 80031e6:	bf08      	it	eq
 80031e8:	68e5      	ldreq	r5, [r4, #12]
 80031ea:	f104 041a 	add.w	r4, r4, #26
 80031ee:	bf08      	it	eq
 80031f0:	1aed      	subeq	r5, r5, r3
 80031f2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80031f6:	bf08      	it	eq
 80031f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80031fc:	4293      	cmp	r3, r2
 80031fe:	bfc4      	itt	gt
 8003200:	1a9b      	subgt	r3, r3, r2
 8003202:	18ed      	addgt	r5, r5, r3
 8003204:	42b5      	cmp	r5, r6
 8003206:	d11a      	bne.n	800323e <_printf_common+0xd2>
 8003208:	2000      	movs	r0, #0
 800320a:	e008      	b.n	800321e <_printf_common+0xb2>
 800320c:	2301      	movs	r3, #1
 800320e:	4652      	mov	r2, sl
 8003210:	4649      	mov	r1, r9
 8003212:	4638      	mov	r0, r7
 8003214:	47c0      	blx	r8
 8003216:	3001      	adds	r0, #1
 8003218:	d103      	bne.n	8003222 <_printf_common+0xb6>
 800321a:	f04f 30ff 	mov.w	r0, #4294967295
 800321e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003222:	3501      	adds	r5, #1
 8003224:	e7c1      	b.n	80031aa <_printf_common+0x3e>
 8003226:	2030      	movs	r0, #48	; 0x30
 8003228:	18e1      	adds	r1, r4, r3
 800322a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800322e:	1c5a      	adds	r2, r3, #1
 8003230:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003234:	4422      	add	r2, r4
 8003236:	3302      	adds	r3, #2
 8003238:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800323c:	e7c2      	b.n	80031c4 <_printf_common+0x58>
 800323e:	2301      	movs	r3, #1
 8003240:	4622      	mov	r2, r4
 8003242:	4649      	mov	r1, r9
 8003244:	4638      	mov	r0, r7
 8003246:	47c0      	blx	r8
 8003248:	3001      	adds	r0, #1
 800324a:	d0e6      	beq.n	800321a <_printf_common+0xae>
 800324c:	3601      	adds	r6, #1
 800324e:	e7d9      	b.n	8003204 <_printf_common+0x98>

08003250 <_printf_i>:
 8003250:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003254:	7e0f      	ldrb	r7, [r1, #24]
 8003256:	4691      	mov	r9, r2
 8003258:	2f78      	cmp	r7, #120	; 0x78
 800325a:	4680      	mov	r8, r0
 800325c:	460c      	mov	r4, r1
 800325e:	469a      	mov	sl, r3
 8003260:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003262:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003266:	d807      	bhi.n	8003278 <_printf_i+0x28>
 8003268:	2f62      	cmp	r7, #98	; 0x62
 800326a:	d80a      	bhi.n	8003282 <_printf_i+0x32>
 800326c:	2f00      	cmp	r7, #0
 800326e:	f000 80d5 	beq.w	800341c <_printf_i+0x1cc>
 8003272:	2f58      	cmp	r7, #88	; 0x58
 8003274:	f000 80c1 	beq.w	80033fa <_printf_i+0x1aa>
 8003278:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800327c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003280:	e03a      	b.n	80032f8 <_printf_i+0xa8>
 8003282:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003286:	2b15      	cmp	r3, #21
 8003288:	d8f6      	bhi.n	8003278 <_printf_i+0x28>
 800328a:	a101      	add	r1, pc, #4	; (adr r1, 8003290 <_printf_i+0x40>)
 800328c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003290:	080032e9 	.word	0x080032e9
 8003294:	080032fd 	.word	0x080032fd
 8003298:	08003279 	.word	0x08003279
 800329c:	08003279 	.word	0x08003279
 80032a0:	08003279 	.word	0x08003279
 80032a4:	08003279 	.word	0x08003279
 80032a8:	080032fd 	.word	0x080032fd
 80032ac:	08003279 	.word	0x08003279
 80032b0:	08003279 	.word	0x08003279
 80032b4:	08003279 	.word	0x08003279
 80032b8:	08003279 	.word	0x08003279
 80032bc:	08003403 	.word	0x08003403
 80032c0:	08003329 	.word	0x08003329
 80032c4:	080033bd 	.word	0x080033bd
 80032c8:	08003279 	.word	0x08003279
 80032cc:	08003279 	.word	0x08003279
 80032d0:	08003425 	.word	0x08003425
 80032d4:	08003279 	.word	0x08003279
 80032d8:	08003329 	.word	0x08003329
 80032dc:	08003279 	.word	0x08003279
 80032e0:	08003279 	.word	0x08003279
 80032e4:	080033c5 	.word	0x080033c5
 80032e8:	682b      	ldr	r3, [r5, #0]
 80032ea:	1d1a      	adds	r2, r3, #4
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	602a      	str	r2, [r5, #0]
 80032f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80032f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80032f8:	2301      	movs	r3, #1
 80032fa:	e0a0      	b.n	800343e <_printf_i+0x1ee>
 80032fc:	6820      	ldr	r0, [r4, #0]
 80032fe:	682b      	ldr	r3, [r5, #0]
 8003300:	0607      	lsls	r7, r0, #24
 8003302:	f103 0104 	add.w	r1, r3, #4
 8003306:	6029      	str	r1, [r5, #0]
 8003308:	d501      	bpl.n	800330e <_printf_i+0xbe>
 800330a:	681e      	ldr	r6, [r3, #0]
 800330c:	e003      	b.n	8003316 <_printf_i+0xc6>
 800330e:	0646      	lsls	r6, r0, #25
 8003310:	d5fb      	bpl.n	800330a <_printf_i+0xba>
 8003312:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003316:	2e00      	cmp	r6, #0
 8003318:	da03      	bge.n	8003322 <_printf_i+0xd2>
 800331a:	232d      	movs	r3, #45	; 0x2d
 800331c:	4276      	negs	r6, r6
 800331e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003322:	230a      	movs	r3, #10
 8003324:	4859      	ldr	r0, [pc, #356]	; (800348c <_printf_i+0x23c>)
 8003326:	e012      	b.n	800334e <_printf_i+0xfe>
 8003328:	682b      	ldr	r3, [r5, #0]
 800332a:	6820      	ldr	r0, [r4, #0]
 800332c:	1d19      	adds	r1, r3, #4
 800332e:	6029      	str	r1, [r5, #0]
 8003330:	0605      	lsls	r5, r0, #24
 8003332:	d501      	bpl.n	8003338 <_printf_i+0xe8>
 8003334:	681e      	ldr	r6, [r3, #0]
 8003336:	e002      	b.n	800333e <_printf_i+0xee>
 8003338:	0641      	lsls	r1, r0, #25
 800333a:	d5fb      	bpl.n	8003334 <_printf_i+0xe4>
 800333c:	881e      	ldrh	r6, [r3, #0]
 800333e:	2f6f      	cmp	r7, #111	; 0x6f
 8003340:	bf0c      	ite	eq
 8003342:	2308      	moveq	r3, #8
 8003344:	230a      	movne	r3, #10
 8003346:	4851      	ldr	r0, [pc, #324]	; (800348c <_printf_i+0x23c>)
 8003348:	2100      	movs	r1, #0
 800334a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800334e:	6865      	ldr	r5, [r4, #4]
 8003350:	2d00      	cmp	r5, #0
 8003352:	bfa8      	it	ge
 8003354:	6821      	ldrge	r1, [r4, #0]
 8003356:	60a5      	str	r5, [r4, #8]
 8003358:	bfa4      	itt	ge
 800335a:	f021 0104 	bicge.w	r1, r1, #4
 800335e:	6021      	strge	r1, [r4, #0]
 8003360:	b90e      	cbnz	r6, 8003366 <_printf_i+0x116>
 8003362:	2d00      	cmp	r5, #0
 8003364:	d04b      	beq.n	80033fe <_printf_i+0x1ae>
 8003366:	4615      	mov	r5, r2
 8003368:	fbb6 f1f3 	udiv	r1, r6, r3
 800336c:	fb03 6711 	mls	r7, r3, r1, r6
 8003370:	5dc7      	ldrb	r7, [r0, r7]
 8003372:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003376:	4637      	mov	r7, r6
 8003378:	42bb      	cmp	r3, r7
 800337a:	460e      	mov	r6, r1
 800337c:	d9f4      	bls.n	8003368 <_printf_i+0x118>
 800337e:	2b08      	cmp	r3, #8
 8003380:	d10b      	bne.n	800339a <_printf_i+0x14a>
 8003382:	6823      	ldr	r3, [r4, #0]
 8003384:	07de      	lsls	r6, r3, #31
 8003386:	d508      	bpl.n	800339a <_printf_i+0x14a>
 8003388:	6923      	ldr	r3, [r4, #16]
 800338a:	6861      	ldr	r1, [r4, #4]
 800338c:	4299      	cmp	r1, r3
 800338e:	bfde      	ittt	le
 8003390:	2330      	movle	r3, #48	; 0x30
 8003392:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003396:	f105 35ff 	addle.w	r5, r5, #4294967295
 800339a:	1b52      	subs	r2, r2, r5
 800339c:	6122      	str	r2, [r4, #16]
 800339e:	464b      	mov	r3, r9
 80033a0:	4621      	mov	r1, r4
 80033a2:	4640      	mov	r0, r8
 80033a4:	f8cd a000 	str.w	sl, [sp]
 80033a8:	aa03      	add	r2, sp, #12
 80033aa:	f7ff fedf 	bl	800316c <_printf_common>
 80033ae:	3001      	adds	r0, #1
 80033b0:	d14a      	bne.n	8003448 <_printf_i+0x1f8>
 80033b2:	f04f 30ff 	mov.w	r0, #4294967295
 80033b6:	b004      	add	sp, #16
 80033b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033bc:	6823      	ldr	r3, [r4, #0]
 80033be:	f043 0320 	orr.w	r3, r3, #32
 80033c2:	6023      	str	r3, [r4, #0]
 80033c4:	2778      	movs	r7, #120	; 0x78
 80033c6:	4832      	ldr	r0, [pc, #200]	; (8003490 <_printf_i+0x240>)
 80033c8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80033cc:	6823      	ldr	r3, [r4, #0]
 80033ce:	6829      	ldr	r1, [r5, #0]
 80033d0:	061f      	lsls	r7, r3, #24
 80033d2:	f851 6b04 	ldr.w	r6, [r1], #4
 80033d6:	d402      	bmi.n	80033de <_printf_i+0x18e>
 80033d8:	065f      	lsls	r7, r3, #25
 80033da:	bf48      	it	mi
 80033dc:	b2b6      	uxthmi	r6, r6
 80033de:	07df      	lsls	r7, r3, #31
 80033e0:	bf48      	it	mi
 80033e2:	f043 0320 	orrmi.w	r3, r3, #32
 80033e6:	6029      	str	r1, [r5, #0]
 80033e8:	bf48      	it	mi
 80033ea:	6023      	strmi	r3, [r4, #0]
 80033ec:	b91e      	cbnz	r6, 80033f6 <_printf_i+0x1a6>
 80033ee:	6823      	ldr	r3, [r4, #0]
 80033f0:	f023 0320 	bic.w	r3, r3, #32
 80033f4:	6023      	str	r3, [r4, #0]
 80033f6:	2310      	movs	r3, #16
 80033f8:	e7a6      	b.n	8003348 <_printf_i+0xf8>
 80033fa:	4824      	ldr	r0, [pc, #144]	; (800348c <_printf_i+0x23c>)
 80033fc:	e7e4      	b.n	80033c8 <_printf_i+0x178>
 80033fe:	4615      	mov	r5, r2
 8003400:	e7bd      	b.n	800337e <_printf_i+0x12e>
 8003402:	682b      	ldr	r3, [r5, #0]
 8003404:	6826      	ldr	r6, [r4, #0]
 8003406:	1d18      	adds	r0, r3, #4
 8003408:	6961      	ldr	r1, [r4, #20]
 800340a:	6028      	str	r0, [r5, #0]
 800340c:	0635      	lsls	r5, r6, #24
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	d501      	bpl.n	8003416 <_printf_i+0x1c6>
 8003412:	6019      	str	r1, [r3, #0]
 8003414:	e002      	b.n	800341c <_printf_i+0x1cc>
 8003416:	0670      	lsls	r0, r6, #25
 8003418:	d5fb      	bpl.n	8003412 <_printf_i+0x1c2>
 800341a:	8019      	strh	r1, [r3, #0]
 800341c:	2300      	movs	r3, #0
 800341e:	4615      	mov	r5, r2
 8003420:	6123      	str	r3, [r4, #16]
 8003422:	e7bc      	b.n	800339e <_printf_i+0x14e>
 8003424:	682b      	ldr	r3, [r5, #0]
 8003426:	2100      	movs	r1, #0
 8003428:	1d1a      	adds	r2, r3, #4
 800342a:	602a      	str	r2, [r5, #0]
 800342c:	681d      	ldr	r5, [r3, #0]
 800342e:	6862      	ldr	r2, [r4, #4]
 8003430:	4628      	mov	r0, r5
 8003432:	f000 f96d 	bl	8003710 <memchr>
 8003436:	b108      	cbz	r0, 800343c <_printf_i+0x1ec>
 8003438:	1b40      	subs	r0, r0, r5
 800343a:	6060      	str	r0, [r4, #4]
 800343c:	6863      	ldr	r3, [r4, #4]
 800343e:	6123      	str	r3, [r4, #16]
 8003440:	2300      	movs	r3, #0
 8003442:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003446:	e7aa      	b.n	800339e <_printf_i+0x14e>
 8003448:	462a      	mov	r2, r5
 800344a:	4649      	mov	r1, r9
 800344c:	4640      	mov	r0, r8
 800344e:	6923      	ldr	r3, [r4, #16]
 8003450:	47d0      	blx	sl
 8003452:	3001      	adds	r0, #1
 8003454:	d0ad      	beq.n	80033b2 <_printf_i+0x162>
 8003456:	6823      	ldr	r3, [r4, #0]
 8003458:	079b      	lsls	r3, r3, #30
 800345a:	d413      	bmi.n	8003484 <_printf_i+0x234>
 800345c:	68e0      	ldr	r0, [r4, #12]
 800345e:	9b03      	ldr	r3, [sp, #12]
 8003460:	4298      	cmp	r0, r3
 8003462:	bfb8      	it	lt
 8003464:	4618      	movlt	r0, r3
 8003466:	e7a6      	b.n	80033b6 <_printf_i+0x166>
 8003468:	2301      	movs	r3, #1
 800346a:	4632      	mov	r2, r6
 800346c:	4649      	mov	r1, r9
 800346e:	4640      	mov	r0, r8
 8003470:	47d0      	blx	sl
 8003472:	3001      	adds	r0, #1
 8003474:	d09d      	beq.n	80033b2 <_printf_i+0x162>
 8003476:	3501      	adds	r5, #1
 8003478:	68e3      	ldr	r3, [r4, #12]
 800347a:	9903      	ldr	r1, [sp, #12]
 800347c:	1a5b      	subs	r3, r3, r1
 800347e:	42ab      	cmp	r3, r5
 8003480:	dcf2      	bgt.n	8003468 <_printf_i+0x218>
 8003482:	e7eb      	b.n	800345c <_printf_i+0x20c>
 8003484:	2500      	movs	r5, #0
 8003486:	f104 0619 	add.w	r6, r4, #25
 800348a:	e7f5      	b.n	8003478 <_printf_i+0x228>
 800348c:	080037f7 	.word	0x080037f7
 8003490:	08003808 	.word	0x08003808

08003494 <__sflush_r>:
 8003494:	898a      	ldrh	r2, [r1, #12]
 8003496:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003498:	4605      	mov	r5, r0
 800349a:	0710      	lsls	r0, r2, #28
 800349c:	460c      	mov	r4, r1
 800349e:	d457      	bmi.n	8003550 <__sflush_r+0xbc>
 80034a0:	684b      	ldr	r3, [r1, #4]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	dc04      	bgt.n	80034b0 <__sflush_r+0x1c>
 80034a6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	dc01      	bgt.n	80034b0 <__sflush_r+0x1c>
 80034ac:	2000      	movs	r0, #0
 80034ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80034b2:	2e00      	cmp	r6, #0
 80034b4:	d0fa      	beq.n	80034ac <__sflush_r+0x18>
 80034b6:	2300      	movs	r3, #0
 80034b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80034bc:	682f      	ldr	r7, [r5, #0]
 80034be:	6a21      	ldr	r1, [r4, #32]
 80034c0:	602b      	str	r3, [r5, #0]
 80034c2:	d032      	beq.n	800352a <__sflush_r+0x96>
 80034c4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80034c6:	89a3      	ldrh	r3, [r4, #12]
 80034c8:	075a      	lsls	r2, r3, #29
 80034ca:	d505      	bpl.n	80034d8 <__sflush_r+0x44>
 80034cc:	6863      	ldr	r3, [r4, #4]
 80034ce:	1ac0      	subs	r0, r0, r3
 80034d0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80034d2:	b10b      	cbz	r3, 80034d8 <__sflush_r+0x44>
 80034d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80034d6:	1ac0      	subs	r0, r0, r3
 80034d8:	2300      	movs	r3, #0
 80034da:	4602      	mov	r2, r0
 80034dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80034de:	4628      	mov	r0, r5
 80034e0:	6a21      	ldr	r1, [r4, #32]
 80034e2:	47b0      	blx	r6
 80034e4:	1c43      	adds	r3, r0, #1
 80034e6:	89a3      	ldrh	r3, [r4, #12]
 80034e8:	d106      	bne.n	80034f8 <__sflush_r+0x64>
 80034ea:	6829      	ldr	r1, [r5, #0]
 80034ec:	291d      	cmp	r1, #29
 80034ee:	d82b      	bhi.n	8003548 <__sflush_r+0xb4>
 80034f0:	4a28      	ldr	r2, [pc, #160]	; (8003594 <__sflush_r+0x100>)
 80034f2:	410a      	asrs	r2, r1
 80034f4:	07d6      	lsls	r6, r2, #31
 80034f6:	d427      	bmi.n	8003548 <__sflush_r+0xb4>
 80034f8:	2200      	movs	r2, #0
 80034fa:	6062      	str	r2, [r4, #4]
 80034fc:	6922      	ldr	r2, [r4, #16]
 80034fe:	04d9      	lsls	r1, r3, #19
 8003500:	6022      	str	r2, [r4, #0]
 8003502:	d504      	bpl.n	800350e <__sflush_r+0x7a>
 8003504:	1c42      	adds	r2, r0, #1
 8003506:	d101      	bne.n	800350c <__sflush_r+0x78>
 8003508:	682b      	ldr	r3, [r5, #0]
 800350a:	b903      	cbnz	r3, 800350e <__sflush_r+0x7a>
 800350c:	6560      	str	r0, [r4, #84]	; 0x54
 800350e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003510:	602f      	str	r7, [r5, #0]
 8003512:	2900      	cmp	r1, #0
 8003514:	d0ca      	beq.n	80034ac <__sflush_r+0x18>
 8003516:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800351a:	4299      	cmp	r1, r3
 800351c:	d002      	beq.n	8003524 <__sflush_r+0x90>
 800351e:	4628      	mov	r0, r5
 8003520:	f7ff fbee 	bl	8002d00 <_free_r>
 8003524:	2000      	movs	r0, #0
 8003526:	6360      	str	r0, [r4, #52]	; 0x34
 8003528:	e7c1      	b.n	80034ae <__sflush_r+0x1a>
 800352a:	2301      	movs	r3, #1
 800352c:	4628      	mov	r0, r5
 800352e:	47b0      	blx	r6
 8003530:	1c41      	adds	r1, r0, #1
 8003532:	d1c8      	bne.n	80034c6 <__sflush_r+0x32>
 8003534:	682b      	ldr	r3, [r5, #0]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d0c5      	beq.n	80034c6 <__sflush_r+0x32>
 800353a:	2b1d      	cmp	r3, #29
 800353c:	d001      	beq.n	8003542 <__sflush_r+0xae>
 800353e:	2b16      	cmp	r3, #22
 8003540:	d101      	bne.n	8003546 <__sflush_r+0xb2>
 8003542:	602f      	str	r7, [r5, #0]
 8003544:	e7b2      	b.n	80034ac <__sflush_r+0x18>
 8003546:	89a3      	ldrh	r3, [r4, #12]
 8003548:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800354c:	81a3      	strh	r3, [r4, #12]
 800354e:	e7ae      	b.n	80034ae <__sflush_r+0x1a>
 8003550:	690f      	ldr	r7, [r1, #16]
 8003552:	2f00      	cmp	r7, #0
 8003554:	d0aa      	beq.n	80034ac <__sflush_r+0x18>
 8003556:	0793      	lsls	r3, r2, #30
 8003558:	bf18      	it	ne
 800355a:	2300      	movne	r3, #0
 800355c:	680e      	ldr	r6, [r1, #0]
 800355e:	bf08      	it	eq
 8003560:	694b      	ldreq	r3, [r1, #20]
 8003562:	1bf6      	subs	r6, r6, r7
 8003564:	600f      	str	r7, [r1, #0]
 8003566:	608b      	str	r3, [r1, #8]
 8003568:	2e00      	cmp	r6, #0
 800356a:	dd9f      	ble.n	80034ac <__sflush_r+0x18>
 800356c:	4633      	mov	r3, r6
 800356e:	463a      	mov	r2, r7
 8003570:	4628      	mov	r0, r5
 8003572:	6a21      	ldr	r1, [r4, #32]
 8003574:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8003578:	47e0      	blx	ip
 800357a:	2800      	cmp	r0, #0
 800357c:	dc06      	bgt.n	800358c <__sflush_r+0xf8>
 800357e:	89a3      	ldrh	r3, [r4, #12]
 8003580:	f04f 30ff 	mov.w	r0, #4294967295
 8003584:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003588:	81a3      	strh	r3, [r4, #12]
 800358a:	e790      	b.n	80034ae <__sflush_r+0x1a>
 800358c:	4407      	add	r7, r0
 800358e:	1a36      	subs	r6, r6, r0
 8003590:	e7ea      	b.n	8003568 <__sflush_r+0xd4>
 8003592:	bf00      	nop
 8003594:	dfbffffe 	.word	0xdfbffffe

08003598 <_fflush_r>:
 8003598:	b538      	push	{r3, r4, r5, lr}
 800359a:	690b      	ldr	r3, [r1, #16]
 800359c:	4605      	mov	r5, r0
 800359e:	460c      	mov	r4, r1
 80035a0:	b913      	cbnz	r3, 80035a8 <_fflush_r+0x10>
 80035a2:	2500      	movs	r5, #0
 80035a4:	4628      	mov	r0, r5
 80035a6:	bd38      	pop	{r3, r4, r5, pc}
 80035a8:	b118      	cbz	r0, 80035b2 <_fflush_r+0x1a>
 80035aa:	6a03      	ldr	r3, [r0, #32]
 80035ac:	b90b      	cbnz	r3, 80035b2 <_fflush_r+0x1a>
 80035ae:	f7ff f9b5 	bl	800291c <__sinit>
 80035b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d0f3      	beq.n	80035a2 <_fflush_r+0xa>
 80035ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80035bc:	07d0      	lsls	r0, r2, #31
 80035be:	d404      	bmi.n	80035ca <_fflush_r+0x32>
 80035c0:	0599      	lsls	r1, r3, #22
 80035c2:	d402      	bmi.n	80035ca <_fflush_r+0x32>
 80035c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80035c6:	f7ff fb98 	bl	8002cfa <__retarget_lock_acquire_recursive>
 80035ca:	4628      	mov	r0, r5
 80035cc:	4621      	mov	r1, r4
 80035ce:	f7ff ff61 	bl	8003494 <__sflush_r>
 80035d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80035d4:	4605      	mov	r5, r0
 80035d6:	07da      	lsls	r2, r3, #31
 80035d8:	d4e4      	bmi.n	80035a4 <_fflush_r+0xc>
 80035da:	89a3      	ldrh	r3, [r4, #12]
 80035dc:	059b      	lsls	r3, r3, #22
 80035de:	d4e1      	bmi.n	80035a4 <_fflush_r+0xc>
 80035e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80035e2:	f7ff fb8b 	bl	8002cfc <__retarget_lock_release_recursive>
 80035e6:	e7dd      	b.n	80035a4 <_fflush_r+0xc>

080035e8 <__swhatbuf_r>:
 80035e8:	b570      	push	{r4, r5, r6, lr}
 80035ea:	460c      	mov	r4, r1
 80035ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035f0:	4615      	mov	r5, r2
 80035f2:	2900      	cmp	r1, #0
 80035f4:	461e      	mov	r6, r3
 80035f6:	b096      	sub	sp, #88	; 0x58
 80035f8:	da0c      	bge.n	8003614 <__swhatbuf_r+0x2c>
 80035fa:	89a3      	ldrh	r3, [r4, #12]
 80035fc:	2100      	movs	r1, #0
 80035fe:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003602:	bf0c      	ite	eq
 8003604:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003608:	2340      	movne	r3, #64	; 0x40
 800360a:	2000      	movs	r0, #0
 800360c:	6031      	str	r1, [r6, #0]
 800360e:	602b      	str	r3, [r5, #0]
 8003610:	b016      	add	sp, #88	; 0x58
 8003612:	bd70      	pop	{r4, r5, r6, pc}
 8003614:	466a      	mov	r2, sp
 8003616:	f000 f849 	bl	80036ac <_fstat_r>
 800361a:	2800      	cmp	r0, #0
 800361c:	dbed      	blt.n	80035fa <__swhatbuf_r+0x12>
 800361e:	9901      	ldr	r1, [sp, #4]
 8003620:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003624:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003628:	4259      	negs	r1, r3
 800362a:	4159      	adcs	r1, r3
 800362c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003630:	e7eb      	b.n	800360a <__swhatbuf_r+0x22>

08003632 <__smakebuf_r>:
 8003632:	898b      	ldrh	r3, [r1, #12]
 8003634:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003636:	079d      	lsls	r5, r3, #30
 8003638:	4606      	mov	r6, r0
 800363a:	460c      	mov	r4, r1
 800363c:	d507      	bpl.n	800364e <__smakebuf_r+0x1c>
 800363e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003642:	6023      	str	r3, [r4, #0]
 8003644:	6123      	str	r3, [r4, #16]
 8003646:	2301      	movs	r3, #1
 8003648:	6163      	str	r3, [r4, #20]
 800364a:	b002      	add	sp, #8
 800364c:	bd70      	pop	{r4, r5, r6, pc}
 800364e:	466a      	mov	r2, sp
 8003650:	ab01      	add	r3, sp, #4
 8003652:	f7ff ffc9 	bl	80035e8 <__swhatbuf_r>
 8003656:	9900      	ldr	r1, [sp, #0]
 8003658:	4605      	mov	r5, r0
 800365a:	4630      	mov	r0, r6
 800365c:	f7ff fbb8 	bl	8002dd0 <_malloc_r>
 8003660:	b948      	cbnz	r0, 8003676 <__smakebuf_r+0x44>
 8003662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003666:	059a      	lsls	r2, r3, #22
 8003668:	d4ef      	bmi.n	800364a <__smakebuf_r+0x18>
 800366a:	f023 0303 	bic.w	r3, r3, #3
 800366e:	f043 0302 	orr.w	r3, r3, #2
 8003672:	81a3      	strh	r3, [r4, #12]
 8003674:	e7e3      	b.n	800363e <__smakebuf_r+0xc>
 8003676:	89a3      	ldrh	r3, [r4, #12]
 8003678:	6020      	str	r0, [r4, #0]
 800367a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800367e:	81a3      	strh	r3, [r4, #12]
 8003680:	9b00      	ldr	r3, [sp, #0]
 8003682:	6120      	str	r0, [r4, #16]
 8003684:	6163      	str	r3, [r4, #20]
 8003686:	9b01      	ldr	r3, [sp, #4]
 8003688:	b15b      	cbz	r3, 80036a2 <__smakebuf_r+0x70>
 800368a:	4630      	mov	r0, r6
 800368c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003690:	f000 f81e 	bl	80036d0 <_isatty_r>
 8003694:	b128      	cbz	r0, 80036a2 <__smakebuf_r+0x70>
 8003696:	89a3      	ldrh	r3, [r4, #12]
 8003698:	f023 0303 	bic.w	r3, r3, #3
 800369c:	f043 0301 	orr.w	r3, r3, #1
 80036a0:	81a3      	strh	r3, [r4, #12]
 80036a2:	89a3      	ldrh	r3, [r4, #12]
 80036a4:	431d      	orrs	r5, r3
 80036a6:	81a5      	strh	r5, [r4, #12]
 80036a8:	e7cf      	b.n	800364a <__smakebuf_r+0x18>
	...

080036ac <_fstat_r>:
 80036ac:	b538      	push	{r3, r4, r5, lr}
 80036ae:	2300      	movs	r3, #0
 80036b0:	4d06      	ldr	r5, [pc, #24]	; (80036cc <_fstat_r+0x20>)
 80036b2:	4604      	mov	r4, r0
 80036b4:	4608      	mov	r0, r1
 80036b6:	4611      	mov	r1, r2
 80036b8:	602b      	str	r3, [r5, #0]
 80036ba:	f7fd f90b 	bl	80008d4 <_fstat>
 80036be:	1c43      	adds	r3, r0, #1
 80036c0:	d102      	bne.n	80036c8 <_fstat_r+0x1c>
 80036c2:	682b      	ldr	r3, [r5, #0]
 80036c4:	b103      	cbz	r3, 80036c8 <_fstat_r+0x1c>
 80036c6:	6023      	str	r3, [r4, #0]
 80036c8:	bd38      	pop	{r3, r4, r5, pc}
 80036ca:	bf00      	nop
 80036cc:	20001048 	.word	0x20001048

080036d0 <_isatty_r>:
 80036d0:	b538      	push	{r3, r4, r5, lr}
 80036d2:	2300      	movs	r3, #0
 80036d4:	4d05      	ldr	r5, [pc, #20]	; (80036ec <_isatty_r+0x1c>)
 80036d6:	4604      	mov	r4, r0
 80036d8:	4608      	mov	r0, r1
 80036da:	602b      	str	r3, [r5, #0]
 80036dc:	f7fd f909 	bl	80008f2 <_isatty>
 80036e0:	1c43      	adds	r3, r0, #1
 80036e2:	d102      	bne.n	80036ea <_isatty_r+0x1a>
 80036e4:	682b      	ldr	r3, [r5, #0]
 80036e6:	b103      	cbz	r3, 80036ea <_isatty_r+0x1a>
 80036e8:	6023      	str	r3, [r4, #0]
 80036ea:	bd38      	pop	{r3, r4, r5, pc}
 80036ec:	20001048 	.word	0x20001048

080036f0 <_sbrk_r>:
 80036f0:	b538      	push	{r3, r4, r5, lr}
 80036f2:	2300      	movs	r3, #0
 80036f4:	4d05      	ldr	r5, [pc, #20]	; (800370c <_sbrk_r+0x1c>)
 80036f6:	4604      	mov	r4, r0
 80036f8:	4608      	mov	r0, r1
 80036fa:	602b      	str	r3, [r5, #0]
 80036fc:	f7fd f910 	bl	8000920 <_sbrk>
 8003700:	1c43      	adds	r3, r0, #1
 8003702:	d102      	bne.n	800370a <_sbrk_r+0x1a>
 8003704:	682b      	ldr	r3, [r5, #0]
 8003706:	b103      	cbz	r3, 800370a <_sbrk_r+0x1a>
 8003708:	6023      	str	r3, [r4, #0]
 800370a:	bd38      	pop	{r3, r4, r5, pc}
 800370c:	20001048 	.word	0x20001048

08003710 <memchr>:
 8003710:	4603      	mov	r3, r0
 8003712:	b510      	push	{r4, lr}
 8003714:	b2c9      	uxtb	r1, r1
 8003716:	4402      	add	r2, r0
 8003718:	4293      	cmp	r3, r2
 800371a:	4618      	mov	r0, r3
 800371c:	d101      	bne.n	8003722 <memchr+0x12>
 800371e:	2000      	movs	r0, #0
 8003720:	e003      	b.n	800372a <memchr+0x1a>
 8003722:	7804      	ldrb	r4, [r0, #0]
 8003724:	3301      	adds	r3, #1
 8003726:	428c      	cmp	r4, r1
 8003728:	d1f6      	bne.n	8003718 <memchr+0x8>
 800372a:	bd10      	pop	{r4, pc}

0800372c <_init>:
 800372c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800372e:	bf00      	nop
 8003730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003732:	bc08      	pop	{r3}
 8003734:	469e      	mov	lr, r3
 8003736:	4770      	bx	lr

08003738 <_fini>:
 8003738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800373a:	bf00      	nop
 800373c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800373e:	bc08      	pop	{r3}
 8003740:	469e      	mov	lr, r3
 8003742:	4770      	bx	lr
