Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Nov 25 08:09:22 2024
| Host         : eecs-digital-40 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file obj/post_synth_util.rpt -hierarchical -hierarchical_depth 4
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------+---------------+------------+------------+---------+------+-----+--------+--------+------------+
|      Instance      |     Module    | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+--------------------+---------------+------------+------------+---------+------+-----+--------+--------+------------+
| top_level          |         (top) |         19 |         19 |       0 |    0 |  17 |      0 |      0 |          0 |
|   (top_level)      |         (top) |          1 |          1 |       0 |    0 |   1 |      0 |      0 |          0 |
|   my_uart_transmit | uart_transmit |         18 |         18 |       0 |    0 |  16 |      0 |      0 |          0 |
+--------------------+---------------+------------+------------+---------+------+-----+--------+--------+------------+


