<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Hexagon/HexagonISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_44384080de1e1933d0286d6003f85ecf.html">Hexagon</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">HexagonISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HexagonISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- HexagonISelLowering.h - Hexagon DAG Lowering Interface --*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines the interfaces that Hexagon uses to lower LLVM code into a</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// selection DAG.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_HEXAGON_HEXAGONISELLOWERING_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_HEXAGON_HEXAGONISELLOWERING_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Hexagon_8h.html">Hexagon.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonMCTargetDesc_8h.html">MCTargetDesc/HexagonMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ISDOpcodes_8h.html">llvm/CodeGen/ISDOpcodes.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGNodes_8h.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ValueTypes_8h.html">llvm/CodeGen/ValueTypes.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InlineAsm_8h.html">llvm/IR/InlineAsm.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html">   32</a></span>&#160;<span class="keyword">namespace </span>HexagonISD {</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00">   34</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00">NodeType</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a42a4d8847f708b6084f1207747794e0a">   35</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a42a4d8847f708b6084f1207747794e0a">OP_BEGIN</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00abea5e5eaade21ea47b95e7e1536d6a73">   37</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00abea5e5eaade21ea47b95e7e1536d6a73">CONST32</a> = <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a42a4d8847f708b6084f1207747794e0a">OP_BEGIN</a>,</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ade8c9de814bdf20764d9930c5374a9c7">   38</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ade8c9de814bdf20764d9930c5374a9c7">CONST32_GP</a>,  <span class="comment">// For marking data present in GP.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a58e2f927d956dd0f74358ceb6d5078d4">   39</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a58e2f927d956dd0f74358ceb6d5078d4">ADDC</a>,        <span class="comment">// Add with carry: (X, Y, Cin) -&gt; (X+Y, Cout).</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a003738d2a76deeb84506b57b4d1f19e7">   40</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a003738d2a76deeb84506b57b4d1f19e7">SUBC</a>,        <span class="comment">// Sub with carry: (X, Y, Cin) -&gt; (X+~Y+Cin, Cout).</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ac65e616bc5472be645d8f5719202780e">   41</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ac65e616bc5472be645d8f5719202780e">ALLOCA</a>,</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00af4a5183d563766330a1ef01df49b690f">   43</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00af4a5183d563766330a1ef01df49b690f">AT_GOT</a>,      <span class="comment">// Index in GOT.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00af72f773a8d564c91dcc37f7809237719">   44</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00af72f773a8d564c91dcc37f7809237719">AT_PCREL</a>,    <span class="comment">// Offset relative to PC.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a109011f80617f2e9bf78738572b50cdf">   46</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a109011f80617f2e9bf78738572b50cdf">CALL</a>,        <span class="comment">// Function call.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a81a74c97712a71cdbc3843eca60af1fd">   47</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a81a74c97712a71cdbc3843eca60af1fd">CALLnr</a>,      <span class="comment">// Function call that does not return.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a404e34d11c2b8e99702168e99d8cfd3e">   48</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a404e34d11c2b8e99702168e99d8cfd3e">CALLR</a>,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a4811a581726acb9a6841d465252363ce">   50</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a4811a581726acb9a6841d465252363ce">RET_FLAG</a>,    <span class="comment">// Return with a flag operand.</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a99f208cc4f28eb5bb77b21daec292be9">   51</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a99f208cc4f28eb5bb77b21daec292be9">BARRIER</a>,     <span class="comment">// Memory barrier.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a6aef1658dc627ec13f4fc59382463d9e">   52</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a6aef1658dc627ec13f4fc59382463d9e">JT</a>,          <span class="comment">// Jump table.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff">   53</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff">CP</a>,          <span class="comment">// Constant pool.</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a430e420ba3e875cc93a5ca1a2e0d5323">   55</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a430e420ba3e875cc93a5ca1a2e0d5323">COMBINE</a>,</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a8e2c8e471897af4c1a0de9fd9a6cb916">   56</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a8e2c8e471897af4c1a0de9fd9a6cb916">VASL</a>,        <span class="comment">// Vector shifts by a scalar value</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a37726c3aba6f07d05bcc852246709a55">   57</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a37726c3aba6f07d05bcc852246709a55">VASR</a>,</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a70e0cc746ef86326b61e9e5ac551a7f3">   58</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a70e0cc746ef86326b61e9e5ac551a7f3">VLSR</a>,</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a0d21bdd1c458dab044e01d539e818f57">   59</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a0d21bdd1c458dab044e01d539e818f57">MFSHL</a>,       <span class="comment">// Funnel shifts with the shift amount guaranteed to be</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a0397d04a173e4db9e622a1141662892f">   60</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a0397d04a173e4db9e622a1141662892f">MFSHR</a>,       <span class="comment">// within the range of the bit width of the element.</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00abfd30bd98f06d1b15f09baa6f7268d1d">   62</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00abfd30bd98f06d1b15f09baa6f7268d1d">SSAT</a>,        <span class="comment">// Signed saturate.</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a9388d8cfccb9211cf35a745958b24fa0">   63</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a9388d8cfccb9211cf35a745958b24fa0">USAT</a>,        <span class="comment">// Unsigned saturate.</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a4090432aaa3ba62553b0e9d2daff0c11">   64</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a4090432aaa3ba62553b0e9d2daff0c11">SMUL_LOHI</a>,   <span class="comment">// Same as ISD::SMUL_LOHI, but opaque to the combiner.</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a4977490ccdba9f9422517795ef5ea402">   65</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a4977490ccdba9f9422517795ef5ea402">UMUL_LOHI</a>,   <span class="comment">// Same as ISD::UMUL_LOHI, but opaque to the combiner.</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;               <span class="comment">// We want to legalize MULH[SU] to [SU]MUL_LOHI, but the</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;               <span class="comment">// combiner will keep rewriting it back to MULH[SU].</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a19d50617fc363fd215aaf24dfa2524cd">   68</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a19d50617fc363fd215aaf24dfa2524cd">USMUL_LOHI</a>,  <span class="comment">// Like SMUL_LOHI, but unsigned*signed.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00af3fe95001bc213eb3d119514db3d3fdc">   70</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00af3fe95001bc213eb3d119514db3d3fdc">TSTBIT</a>,</div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a4b889b7215dd50d9053dc5dc05d5510a">   71</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a4b889b7215dd50d9053dc5dc05d5510a">INSERT</a>,</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00acc7057ec94dbad75e20e354472144060">   72</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00acc7057ec94dbad75e20e354472144060">EXTRACTU</a>,</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00aa9c35b54e1d744687ad7b214555ce902">   73</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00aa9c35b54e1d744687ad7b214555ce902">VEXTRACTW</a>,</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00af959aca9df8083bbf483798487389ae1">   74</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00af959aca9df8083bbf483798487389ae1">VINSERTW0</a>,</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a4a1e3d57d3e0a19f7166057857741d65">   75</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a4a1e3d57d3e0a19f7166057857741d65">VROR</a>,</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a06155db8fed367ffea8ffaa7824dd1c3">   76</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a06155db8fed367ffea8ffaa7824dd1c3">TC_RETURN</a>,</div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ad218b254d05c0c38a59fd091da438ccb">   77</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ad218b254d05c0c38a59fd091da438ccb">EH_RETURN</a>,</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a184fa8af8a7717ce3db342566d267552">   78</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a184fa8af8a7717ce3db342566d267552">DCFETCH</a>,</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ae0571abb5f22498fadb10de8c1d2b8e2">   79</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ae0571abb5f22498fadb10de8c1d2b8e2">READCYCLE</a>,</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a0876995f35aa88104344e0a09a750174">   80</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a0876995f35aa88104344e0a09a750174">PTRUE</a>,</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ab5369d4484aebe3d84017e4cb5d9dc29">   81</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ab5369d4484aebe3d84017e4cb5d9dc29">PFALSE</a>,</div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a3360cb42f11fb63b13786b0200aec9c1">   82</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a3360cb42f11fb63b13786b0200aec9c1">D2P</a>,         <span class="comment">// Convert 8-byte value to 8-bit predicate register. [*]</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a53f79035e9c27af7ce35d9ed6ccc538b">   83</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a53f79035e9c27af7ce35d9ed6ccc538b">P2D</a>,         <span class="comment">// Convert 8-bit predicate register to 8-byte value. [*]</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a034950f263ca9df98ed6a9dca4e2df13">   84</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a034950f263ca9df98ed6a9dca4e2df13">V2Q</a>,         <span class="comment">// Convert HVX vector to a vector predicate reg. [*]</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a56ff9046d0f0aeec19b4c075657b99c6">   85</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a56ff9046d0f0aeec19b4c075657b99c6">Q2V</a>,         <span class="comment">// Convert vector predicate to an HVX vector. [*]</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;               <span class="comment">// [*] The equivalence is defined as &quot;Q &lt;=&gt; (V != 0)&quot;,</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;               <span class="comment">//     where the != operation compares bytes.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;               <span class="comment">// Note: V != 0 is implemented as V &gt;u 0.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00aae4eba6d6f3f9c32ce014896eb3f6376">   89</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00aae4eba6d6f3f9c32ce014896eb3f6376">QCAT</a>,</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00aa46bf38915c101b10ff407106c332f21">   90</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00aa46bf38915c101b10ff407106c332f21">QTRUE</a>,</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00aa7e6df8b19cc29e61783c31f4804299f">   91</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00aa7e6df8b19cc29e61783c31f4804299f">QFALSE</a>,</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ab52dd654ebff7c32e8d079ec53e58df0">   93</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ab52dd654ebff7c32e8d079ec53e58df0">TL_EXTEND</a>,   <span class="comment">// Wrappers for ISD::*_EXTEND and ISD::TRUNCATE to prevent DAG</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a662d9d1c3bdd6545232f81a3eaeceae5">   94</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a662d9d1c3bdd6545232f81a3eaeceae5">TL_TRUNCATE</a>, <span class="comment">// from auto-folding operations, e.g.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;               <span class="comment">// (i32 ext (i16 ext i8)) would be folded to (i32 ext i8).</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;               <span class="comment">// To simplify the type legalization, we want to keep these</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;               <span class="comment">// single steps separate during type legalization.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;               <span class="comment">// TL_[EXTEND|TRUNCATE] Inp, i128 _, i32 Opc</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;               <span class="comment">// * Inp is the original input to extend/truncate,</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;               <span class="comment">// * _ is a dummy operand with an illegal type (can be undef),</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;               <span class="comment">// * Opc is the original opcode.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;               <span class="comment">// The legalization process (in Hexagon lowering code) will</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;               <span class="comment">// first deal with the &quot;real&quot; types (i.e. Inp and the result),</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;               <span class="comment">// and once all of them are processed, the wrapper node will</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;               <span class="comment">// be replaced with the original ISD node. The dummy illegal</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;               <span class="comment">// operand is there to make sure that the legalization hooks</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;               <span class="comment">// are called again after everything else is legal, giving</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;               <span class="comment">// us the opportunity to undo the wrapping.</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00abc78d6c7742c7d8ccc67946b78f2ba68">  110</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00abc78d6c7742c7d8ccc67946b78f2ba68">TYPECAST</a>,    <span class="comment">// No-op that&#39;s used to convert between different legal</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;               <span class="comment">// types in a register.</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00aae603a996b86accb519e1b2ba0f40461">  112</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00aae603a996b86accb519e1b2ba0f40461">VALIGN</a>,      <span class="comment">// Align two vectors (in Op0, Op1) to one that would have</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;               <span class="comment">// been loaded from address in Op2.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a8c1abada2f3e5b50b93fed048f4e67ec">  114</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a8c1abada2f3e5b50b93fed048f4e67ec">VALIGNADDR</a>,  <span class="comment">// Align vector address: Op0 &amp; -Op1, except when it is</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;               <span class="comment">// an address in a vector load, then it&#39;s a no-op.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a0fbe77e798cb4b9c9a3e62f4d2085395">  116</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a0fbe77e798cb4b9c9a3e62f4d2085395">ISEL</a>,        <span class="comment">// Marker for nodes that were created during ISel, and</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;               <span class="comment">// which need explicit selection (would have been left</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;               <span class="comment">// unselected otherwise).</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a85e56e243be25ece4e149f9af2344848">  119</a></span>&#160;  <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a85e56e243be25ece4e149f9af2344848">OP_END</a></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;};</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;} <span class="comment">// end namespace HexagonISD</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keyword">class </span>HexagonSubtarget;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonTargetLowering.html">  126</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1HexagonTargetLowering.html">HexagonTargetLowering</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordtype">int</span> VarArgsFrameOffset;   <span class="comment">// Frame offset to start of varargs area.</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonTargetMachine.html">HexagonTargetMachine</a> &amp;HTM;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a> &amp;Subtarget;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ab0f312a890f3aa47e480f40c67df30fe">HexagonTargetLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>,</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>);</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">  /// IsEligibleForTailCallOptimization - Check whether the call is eligible</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">  /// for tail call optimization. Targets which want to do tail call</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  /// optimization should implement this function.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ab499a2cf9f362a8c1f6880e27095b598">IsEligibleForTailCallOptimization</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>,</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC, <span class="keywordtype">bool</span> isVarArg, <span class="keywordtype">bool</span> isCalleeStructRet,</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <span class="keywordtype">bool</span> isCallerStructRet, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a>&amp; DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ac95c769df4ba31703dc837c70b8244f1">getTgtMemIntrinsic</a>(<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                          <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                          <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a217b5b16e1040a5ad5578bd59f60f62b">isTruncateFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a217b5b16e1040a5ad5578bd59f60f62b">isTruncateFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonTargetLowering.html#a4de92bd0a4a45e1ab0cad08a595c86a1">  151</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a4de92bd0a4a45e1ab0cad08a595c86a1">isCheapToSpeculateCttz</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *)<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonTargetLowering.html#a3f576c04480f2e6158d438dd9f8820fd">  152</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a3f576c04480f2e6158d438dd9f8820fd">isCheapToSpeculateCtlz</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *)<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonTargetLowering.html#a156e21793a30b3a9b675d8191d894697">  153</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a156e21793a30b3a9b675d8191d894697">isCtlzFast</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#aaf9ee3a8d7c830f49fb2d718aa3f5337">hasBitTest</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a6b5e20840f3da6bd17be57947204f8c9">allowTruncateForTailCall</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">  /// Return true if an FMA operation is faster than a pair of mul and add</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">  /// instructions. fmuladd intrinsics will be expanded to FMAs when this</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">  /// method returns true (and FMAs are legal), otherwise fmuladd is</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">  /// expanded to mul + add.</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ad3bcaa07a735f51ad8a4cd5781cf1114">isFMAFasterThanFMulAndFAdd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;,</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                  <a class="code" href="structllvm_1_1EVT.html">EVT</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="comment">// Should we expand the build vector with shuffles?</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a76fc72f69129ce8a13390fbb4203eaa5">shouldExpandBuildVectorWithShuffles</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="keywordtype">unsigned</span> DefinedValues) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a5961d8a9524e219b55d22dc9e43e15af">isExtractSubvectorCheap</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> ResVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a1f8c7f0a720b2569599c36794b5ef80d">isTargetCanonicalConstantNode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a68215e002341b2a2212f3f434a15b056">isShuffleMaskLegal</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">LegalizeTypeAction</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ae3fa2c1ecfbe3c0d2ac014720ad520a0">getPreferredVectorAction</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a68af55a69fc82da1c5d3a7d9f594387f">getCustomOperationAction</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a67a8bd92219eb4fc0abad165a1019a10">LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ab6b1675dcd59de9c26f2e5c51b6a9ee3">LowerOperationWrapper</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a9db6eb2b9e8f4c06455eb169c64e79b3">ReplaceNodeResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1HexagonTargetLowering.html#a8da8b6fe58e716d5bb94430b6f5600ce">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ab1893fe04c59af94f6cd3de4b11a823f">LowerBUILD_VECTOR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ab8a7c054bcb1baa4c5445edff7c1580e">LowerCONCAT_VECTORS</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a9b49504a17f8ee2d903d3a5e1091e4ad">LowerEXTRACT_VECTOR_ELT</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ad4c2231c14574375cee5cbaaeb62ef41">LowerEXTRACT_SUBVECTOR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a157df6c452c1d0206e530eae65dce28b">LowerINSERT_VECTOR_ELT</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a5948c6a409a13891c09d9167745da712">LowerINSERT_SUBVECTOR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#adeacac9b0dabeafe536c99c4c3151fef">LowerVECTOR_SHUFFLE</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ab8c454dee2c32d544319ed4d35963d95">LowerVECTOR_SHIFT</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a5d0314dc863679ce89ef74911a9b18d9">LowerROTL</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ad2154e8b1a8aa6ef916aed8197cfcc88">LowerBITCAST</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a2a5819f787203d41eb2de6854ebabb2c">LowerANY_EXTEND</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a75bf8622e2aa3b2a108bc9227945d1b0">LowerSIGN_EXTEND</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a0daf5dcb8b3589091c63b58d04976482">LowerZERO_EXTEND</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a665ef5a5179d9d6112b5215fe27caa83">LowerLoad</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a946850e76d96e9deaab8c5053a86f02b">LowerStore</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a39595844bf818c3700df1bd898912dcb">LowerUnalignedLoad</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a29001ef492da795acb5f884dc9207ffa">LowerUAddSubO</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a8529453442c7a2c9870d4d9bdf0e89ff">LowerAddSubCarry</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a5d69ac23620c0b0e851ca41f65450544">LowerDYNAMIC_STACKALLOC</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a30ff07a5f05a980d6e182547e33c418e">LowerINLINEASM</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a97214312d9f9006091d24d7e1a6b8d64">LowerPREFETCH</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a88c61cb049eb418f2805ebfbe0c85d6d">LowerREADCYCLECOUNTER</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a3e5b6ff75680bf00cdbdfdf9624baca5">LowerEH_LABEL</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a25f0d8185890f87c8fe7f1d435055848">LowerEH_RETURN</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a41f0cd699a3f8d909d1864c270081883">LowerFormalArguments</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ae601b00af8d8e80cd833ae31f78a9160">LowerGLOBALADDRESS</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#af07344b5e5bbb2cd57a12d81716c4a28">LowerBlockAddress</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a36d79249249c0e44fe3450f4894fd732">LowerGlobalTLSAddress</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a57d212a16cfd2e14e8b03f0b460010ef">LowerToTLSGeneralDynamicModel</a>(<a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA,</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a521a7e7403f755b2fc9fccd869eb4ed8">LowerToTLSInitialExecModel</a>(<a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA,</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a69373902f35e4248d6e453e27daa4e80">LowerToTLSLocalExecModel</a>(<a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA,</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a19ab768e6b4d26b427456d52f6067dba">GetDynamicTLSAddr</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;      <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag, <a class="code" href="structllvm_1_1EVT.html">EVT</a> PtrVT,</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <span class="keywordtype">unsigned</span> ReturnReg, <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876">OperandFlags</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a0dd725f6e5a4cd913d7baab3b49a78d0">LowerGLOBAL_OFFSET_TABLE</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a8bf369675e5b6f65ee56064965ee9ee6">LowerCall</a>(<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> &amp;CLI,</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#aee04b1012f4a24b9463366235c6cb981">LowerCallResult</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag,</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                          <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals,</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Callee) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160; </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a8a3f7047284d9a1811eb22bd8b86c898">LowerSETCC</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ab58f93b4da299b1ec6a93221721c91b9">LowerVSELECT</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a01abd6ee65d18598e642413f18d92c46">LowerFRAMEADDR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#af947177c79f375530b2c94728a4ba89e">LowerATOMIC_FENCE</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a>&amp; DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ac34b44e6d66ff1778af7b93db6d3cf23">LowerRETURNADDR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a117468dd2178ecce83c32c2039da1511">CanLowerReturn</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                      <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a33edc5c19a9e674e389ecc1320464e23">LowerReturn</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a35eced9d40135070fe0e267898a9be26">PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160; </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a437332f8cf7f336415af90a2c5a0045f">mayBeEmittedAsTailCall</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ae7573ce36a4dba9654c530165584e450">getRegisterByName</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>, <a class="code" href="classllvm_1_1LLT.html">LLT</a> VT,</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">  /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">  /// exception address on entry to an EH pad.</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonTargetLowering.html#a9f6523374053bf11ecdd009a31e4f79e">  266</a></span>&#160;  <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a9f6523374053bf11ecdd009a31e4f79e">getExceptionPointerRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordflow">return</span> Hexagon::R0;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  }</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">  /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">  /// exception typeid on entry to a landing pad.</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonTargetLowering.html#ad7d2a99342c47fe057cf780a5541a388">  273</a></span>&#160;  <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ad7d2a99342c47fe057cf780a5541a388">getExceptionSelectorRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">return</span> Hexagon::R1;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  }</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a24dd4520150ae503a82945677a5fb566">LowerVASTART</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a3d826fb8e0df349f732980a1450567bc">LowerVACOPY</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a5098d901f0c198948883d51adc575bcf">LowerConstantPool</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a695aaa8a3d818788b6c4ea4375527154">LowerJumpTable</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160; </div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonTargetLowering.html#a9dae8eb30ecc1fabd7e64f4b713b6280">  282</a></span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a9dae8eb30ecc1fabd7e64f4b713b6280">getSetCCResultType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;, <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>,</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                         <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>());</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  }</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160; </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a391ef092ff421faccdfef4cb88424742">getPostIndexedAddressParts</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                  <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a1fe5332b6f233790067eae16a9f88847">getConstraintType</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ad1de76d884688c0714045295511132af">getRegForInlineAsmConstraint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                               <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160; </div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="comment">// Intrinsics</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a64fefba4955cd6030fc6ec7c4e7e40d1">LowerINTRINSIC_WO_CHAIN</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#abab5c0fc75e29893cbf89936365efbc1">LowerINTRINSIC_VOID</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">  /// isLegalAddressingMode - Return true if the addressing mode represented</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">  /// by AM is legal for this target, for a load/store of the specified type.</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  /// The type may be VoidTy, in which case only return true if the addressing</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  /// mode is legal for a load/store of any legal type.</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">  /// TODO: Handle pre/postinc as well.</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a2f0eada972883c6e2ad49334be57b141">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keyword">const</span> <a class="code" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM,</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                             <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty, <span class="keywordtype">unsigned</span> AS,</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                             <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">  /// Return true if folding a constant offset with the given GlobalAddress</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">  /// is legal.  It is frequently not legal in PIC relocation models.</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ab33a0197bcf8ebce62977f4ede52dc89">isOffsetFoldingLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a4325ac8c417ff225d90df7d007fb9ed5">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                    <span class="keywordtype">bool</span> ForCodeSize) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">  /// isLegalICmpImmediate - Return true if the specified immediate is legal</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">  /// icmp immediate, that is the target has icmp instructions which can</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">  /// compare a register against the immediate without having to materialize</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">  /// the immediate into a register.</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a2e266472b2d7351f92aa8a1d51d05fec">isLegalICmpImmediate</a>(int64_t <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a24e43689df2006533bad8607a6b0ec46">getOptimalMemOpType</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MemOp.html">MemOp</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160; </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a589a475ec9e7607bfb645905d5170402">allowsMemoryAccess</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                          <span class="keywordtype">unsigned</span> AddrSpace, <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment,</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                          <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags,</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                          <span class="keywordtype">unsigned</span> *Fast) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a8d6a68be38777fb05ac35c8ac8ec0535">allowsMisalignedMemoryAccesses</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AddrSpace,</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                                      <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment,</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                                      <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags,</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                                      <span class="keywordtype">unsigned</span> *Fast) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">  /// Returns relocation base for the given PIC jumptable.</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a007439d7353564020e05d713ecb9f03f">getPICJumpTableRelocBase</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Table, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                                   <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#af254a5b6a7b3990411801038e9d5a366">shouldReduceLoadWidth</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1SPII.html#a1c7202c6054fef862bbed45957747cdfa5069619ca8fdce305534f3fe85091a0f">Load</a>, <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtTy,</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                             <a class="code" href="structllvm_1_1EVT.html">EVT</a> NewVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160; </div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a1f6dedc00bd8804f6a90a20361dd1dda">AdjustInstrPostInstrSelection</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                                     <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classNode.html">Node</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160; </div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="comment">// Handling of atomic RMW instructions.</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1HexagonTargetLowering.html#a2dc5260c3054f723979f6ea5d0124132">emitLoadLinked</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>, <a class="code" href="classllvm_1_1Type.html">Type</a> *ValueTy, <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                        <a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1HexagonTargetLowering.html#aaa3dfbded3ebc8068ad825a039bfdfaf">emitStoreConditional</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>, <a class="code" href="classllvm_1_1Value.html">Value</a> *Val, <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                              <a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a4623112d6a3de641f2af75604341bc64">shouldExpandAtomicLoadInIR</a>(<a class="code" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a> <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a32479b483a20f7db2ea655bb0caf690e">shouldExpandAtomicStoreInIR</a>(<a class="code" href="classllvm_1_1StoreInst.html">StoreInst</a> *<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="classllvm_1_1HexagonTargetLowering.html#ac996780efe92699fd0e7e6691db03901">shouldExpandAtomicCmpXchgInIR</a>(<a class="code" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160; </div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonTargetLowering.html#a92a2c3ed103a35a96663a939bbb252c7">  359</a></span>&#160;  <a class="code" href="classllvm_1_1HexagonTargetLowering.html#a92a2c3ed103a35a96663a939bbb252c7">shouldExpandAtomicRMWInIR</a>(<a class="code" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a2985b9c595be648a72a6dd08268c2218">AtomicExpansionKind::LLSC</a>;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  }</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160; </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordtype">void</span> initializeHVXLowering();</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordtype">unsigned</span> getPreferredHvxVectorAction(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VecTy) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordtype">unsigned</span> getCustomHvxOperationAction(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160; </div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordtype">bool</span> validateConstPtrAlignment(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>, <a class="code" href="structllvm_1_1Align.html">Align</a> NeedAlign, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> replaceMemWithUndef(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  std::pair&lt;SDValue,int&gt; getBaseAndOffset(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160; </div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordtype">bool</span> getBuildVectorConstInts(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Values, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VecTy,</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                               <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                               <a class="code" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;ConstantInt*&gt;</a> Consts) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> buildVector32(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Elem, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VecTy,</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;                        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> buildVector64(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Elem, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VecTy,</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> extractVector(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VecV, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> IdxV, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                        <a class="code" href="classllvm_1_1MVT.html">MVT</a> ValTy, <a class="code" href="classllvm_1_1MVT.html">MVT</a> ResTy, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> extractVectorPred(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VecV, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> IdxV, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                            <a class="code" href="classllvm_1_1MVT.html">MVT</a> ValTy, <a class="code" href="classllvm_1_1MVT.html">MVT</a> ResTy, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> insertVector(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VecV, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ValV, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> IdxV,</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1MVT.html">MVT</a> ValTy, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> insertVectorPred(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VecV, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ValV, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> IdxV,</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1MVT.html">MVT</a> ValTy, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> expandPredicate(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec32, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> contractPredicate(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec64, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getSplatValue(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getVectorShiftByInt(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> appendUndef(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code" href="classllvm_1_1MVT.html">MVT</a> ResTy, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getCombine(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Hi, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Lo, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1MVT.html">MVT</a> ResTy,</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                     <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160; </div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordtype">bool</span> isUndef(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isMachineOpcode())</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d">ISD::UNDEF</a>;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  }</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  SDValue getInstr(<span class="keywordtype">unsigned</span> MachineOpc, <span class="keyword">const</span> SDLoc &amp;dl, MVT Ty,</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                   ArrayRef&lt;SDValue&gt; Ops, SelectionDAG &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = DAG.getMachineNode(MachineOpc, dl, Ty, Ops);</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">return</span> SDValue(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 0);</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  }</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  SDValue getZero(<span class="keyword">const</span> SDLoc &amp;dl, MVT Ty, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160; </div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keyword">using</span> VectorPair = std::pair&lt;SDValue, SDValue&gt;;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keyword">using</span> TypePair = std::pair&lt;MVT, MVT&gt;;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160; </div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  SDValue getInt(<span class="keywordtype">unsigned</span> IntId, MVT ResTy, ArrayRef&lt;SDValue&gt; Ops,</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                 <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160; </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  MVT ty(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getValueType().getSimpleVT();</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  }</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  TypePair ty(<span class="keyword">const</span> VectorPair &amp;Ops)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">return</span> { Ops.first.getValueType().getSimpleVT(),</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;             Ops.second.getValueType().getSimpleVT() };</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  }</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  MVT tyScalar(MVT Ty)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="keywordflow">if</span> (!Ty.isVector())</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      <span class="keywordflow">return</span> Ty;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">MVT::getIntegerVT</a>(Ty.getSizeInBits());</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  }</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  MVT tyVector(MVT Ty, MVT ElemTy)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="keywordflow">if</span> (Ty.isVector() &amp;&amp; Ty.getVectorElementType() == ElemTy)</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;      <span class="keywordflow">return</span> Ty;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="keywordtype">unsigned</span> TyWidth = Ty.getSizeInBits();</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="keywordtype">unsigned</span> ElemWidth = ElemTy.getSizeInBits();</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((TyWidth % ElemWidth) == 0);</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(ElemTy, TyWidth/ElemWidth);</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  }</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160; </div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  MVT typeJoin(<span class="keyword">const</span> TypePair &amp;Tys) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  TypePair typeSplit(MVT Ty) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  MVT typeExtElem(MVT VecTy, <span class="keywordtype">unsigned</span> Factor) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  MVT typeTruncElem(MVT VecTy, <span class="keywordtype">unsigned</span> Factor) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  TypePair typeExtendToWider(MVT Ty0, MVT Ty1) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  TypePair typeWidenToWider(MVT Ty0, MVT Ty1) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  MVT typeLegalize(MVT Ty, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  MVT typeWidenToHvx(MVT Ty) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160; </div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  SDValue opJoin(<span class="keyword">const</span> VectorPair &amp;Ops, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                 SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  VectorPair opSplit(SDValue Vec, <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  SDValue opCastElem(SDValue Vec, MVT ElemTy, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160; </div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  SDValue LoHalf(SDValue V, SelectionDAG &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    MVT Ty = ty(V);</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="keyword">const</span> SDLoc &amp;dl(V);</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordflow">if</span> (!Ty.isVector()) {</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.getSizeInBits() == 64);</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      <span class="keywordflow">return</span> DAG.getTargetExtractSubreg(Hexagon::isub_lo, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, V);</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    }</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    MVT HalfTy = typeSplit(Ty).first;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    SDValue Idx = getZero(dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, DAG);</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keywordflow">return</span> DAG.getNode(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, dl, HalfTy, V, Idx);</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  }</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  SDValue HiHalf(SDValue V, SelectionDAG &amp;DAG)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    MVT Ty = ty(V);</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="keyword">const</span> SDLoc &amp;dl(V);</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="keywordflow">if</span> (!Ty.isVector()) {</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.getSizeInBits() == 64);</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      <span class="keywordflow">return</span> DAG.getTargetExtractSubreg(Hexagon::isub_hi, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, V);</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    }</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    MVT HalfTy = typeSplit(Ty).first;</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    SDValue Idx = DAG.getConstant(HalfTy.getVectorNumElements(), dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keywordflow">return</span> DAG.getNode(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, dl, HalfTy, V, Idx);</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  }</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160; </div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordtype">bool</span> allowsHvxMemoryAccess(MVT VecTy, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags,</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                             <span class="keywordtype">unsigned</span> *Fast) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordtype">bool</span> allowsHvxMisalignedMemoryAccesses(MVT VecTy,</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                                         <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags,</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                                         <span class="keywordtype">unsigned</span> *Fast) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="keywordtype">void</span> AdjustHvxInstrPostInstrSelection(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, SDNode *<a class="code" href="classNode.html">Node</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160; </div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="keywordtype">bool</span> isHvxSingleTy(MVT Ty) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keywordtype">bool</span> isHvxPairTy(MVT Ty) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordtype">bool</span> isHvxBoolTy(MVT Ty) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  SDValue convertToByteIndex(SDValue ElemIdx, MVT ElemTy,</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                             SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  SDValue getIndexInWord32(SDValue Idx, MVT ElemTy, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  SDValue getByteShuffle(<span class="keyword">const</span> SDLoc &amp;dl, SDValue Op0, SDValue Op1,</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                         ArrayRef&lt;int&gt; <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160; </div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  SDValue buildHvxVectorReg(ArrayRef&lt;SDValue&gt; Values, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                            MVT VecTy, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  SDValue buildHvxVectorPred(ArrayRef&lt;SDValue&gt; Values, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                             MVT VecTy, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  SDValue createHvxPrefixPred(SDValue PredV, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                              <span class="keywordtype">unsigned</span> BitBytes, <span class="keywordtype">bool</span> ZeroFill,</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                              SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  SDValue extractHvxElementReg(SDValue VecV, SDValue IdxV, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                               MVT ResTy, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  SDValue extractHvxElementPred(SDValue VecV, SDValue IdxV, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                                MVT ResTy, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  SDValue insertHvxElementReg(SDValue VecV, SDValue IdxV, SDValue ValV,</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                              <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  SDValue insertHvxElementPred(SDValue VecV, SDValue IdxV, SDValue ValV,</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                               <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  SDValue extractHvxSubvectorReg(SDValue OrigOp, SDValue VecV, SDValue IdxV,</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                                 <span class="keyword">const</span> SDLoc &amp;dl, MVT ResTy, SelectionDAG &amp;DAG)</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                                 <span class="keyword">const</span>;</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  SDValue extractHvxSubvectorPred(SDValue VecV, SDValue IdxV, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                                  MVT ResTy, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  SDValue insertHvxSubvectorReg(SDValue VecV, SDValue SubV, SDValue IdxV,</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                                <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  SDValue insertHvxSubvectorPred(SDValue VecV, SDValue SubV, SDValue IdxV,</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                                 <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  SDValue extendHvxVectorPred(SDValue VecV, <span class="keyword">const</span> SDLoc &amp;dl, MVT ResTy,</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                              <span class="keywordtype">bool</span> ZeroExt, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  SDValue compressHvxPred(SDValue VecQ, <span class="keyword">const</span> SDLoc &amp;dl, MVT ResTy,</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                          SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  SDValue resizeToWidth(SDValue VecV, MVT ResTy, <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                        SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  SDValue extractSubvector(SDValue Vec, MVT SubTy, <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                           SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  VectorPair emitHvxAddWithOverflow(SDValue A, SDValue <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                                    <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  VectorPair emitHvxShiftRightRnd(SDValue Val, <span class="keywordtype">unsigned</span> Amt, <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>,</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                                  SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  SDValue emitHvxMulHsV60(SDValue A, SDValue <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                          SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  SDValue emitHvxMulLoHiV60(SDValue A, <span class="keywordtype">bool</span> SignedA, SDValue <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keywordtype">bool</span> SignedB,</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                            <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  SDValue emitHvxMulLoHiV62(SDValue A, <span class="keywordtype">bool</span> SignedA, SDValue <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keywordtype">bool</span> SignedB,</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                            <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160; </div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  SDValue LowerHvxBuildVector(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  SDValue LowerHvxSplatVector(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  SDValue LowerHvxConcatVectors(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  SDValue LowerHvxExtractElement(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  SDValue LowerHvxInsertElement(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  SDValue LowerHvxExtractSubvector(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  SDValue LowerHvxInsertSubvector(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  SDValue LowerHvxBitcast(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  SDValue LowerHvxAnyExt(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  SDValue LowerHvxSignExt(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  SDValue LowerHvxZeroExt(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  SDValue LowerHvxCttz(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  SDValue LowerHvxMulh(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  SDValue LowerHvxMulLoHi(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  SDValue LowerHvxSetCC(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  SDValue LowerHvxExtend(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  SDValue LowerHvxSelect(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  SDValue LowerHvxShift(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  SDValue LowerHvxFunnelShift(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  SDValue LowerHvxIntrinsic(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  SDValue LowerHvxMaskedOp(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  SDValue LowerHvxFpExtend(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  SDValue LowerHvxFpToInt(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  SDValue LowerHvxIntToFp(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  SDValue ExpandHvxFpToInt(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  SDValue ExpandHvxIntToFp(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160; </div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  VectorPair SplitVectorOp(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160; </div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  SDValue SplitHvxMemOp(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  SDValue WidenHvxLoad(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  SDValue WidenHvxStore(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  SDValue WidenHvxSetCC(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  SDValue LegalizeHvxResize(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  SDValue WidenHvxFpIntConv(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  SDValue ExpandHvxResizeIntoSteps(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  SDValue EqualizeFpIntConversion(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160; </div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  SDValue CreateTLWrapper(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  SDValue RemoveTLWrapper(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160; </div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  std::pair&lt;const TargetRegisterClass*, uint8_t&gt;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  findRepresentativeClass(<span class="keyword">const</span> TargetRegisterInfo *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, MVT VT)</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160; </div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="keywordtype">bool</span> shouldSplitToHvx(MVT Ty, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="keywordtype">bool</span> shouldWidenToHvx(MVT Ty, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="keywordtype">bool</span> isHvxOperation(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  SDValue LowerHvxOperation(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="keywordtype">void</span> LowerHvxOperationWrapper(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SmallVectorImpl&lt;SDValue&gt; &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                                SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keywordtype">void</span> ReplaceHvxNodeResults(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SmallVectorImpl&lt;SDValue&gt; &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                             SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160; </div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  SDValue combineTruncateBeforeLegal(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  SDValue combineConcatVectorsBeforeLegal(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, DAGCombinerInfo &amp; DCI)</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;      <span class="keyword">const</span>;</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  SDValue combineVectorShuffleBeforeLegal(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, DAGCombinerInfo &amp; DCI)</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;      <span class="keyword">const</span>;</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160; </div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  SDValue PerformHvxDAGCombine(SDNode * <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp; DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;};</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160; </div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160; </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_HEXAGON_HEXAGONISELLOWERING_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aHexagonMCTargetDesc_8h_html"><div class="ttname"><a href="HexagonMCTargetDesc_8h.html">HexagonMCTargetDesc.h</a></div></div>
<div class="ttc" id="aValueTypes_8h_html"><div class="ttname"><a href="ValueTypes_8h.html">ValueTypes.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00aa7e6df8b19cc29e61783c31f4804299f"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00aa7e6df8b19cc29e61783c31f4804299f">llvm::HexagonISD::QFALSE</a></div><div class="ttdeci">@ QFALSE</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00091">HexagonISelLowering.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a32479b483a20f7db2ea655bb0caf690e"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a32479b483a20f7db2ea655bb0caf690e">llvm::HexagonTargetLowering::shouldExpandAtomicStoreInIR</a></div><div class="ttdeci">AtomicExpansionKind shouldExpandAtomicStoreInIR(StoreInst *SI) const override</div><div class="ttdoc">Returns how the given (atomic) store should be expanded by the IR-level AtomicExpand pass into.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03883">HexagonISelLowering.cpp:3883</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ac34b44e6d66ff1778af7b93db6d3cf23"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ac34b44e6d66ff1778af7b93db6d3cf23">llvm::HexagonTargetLowering::LowerRETURNADDR</a></div><div class="ttdeci">SDValue LowerRETURNADDR(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01167">HexagonISelLowering.cpp:1167</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ab499a2cf9f362a8c1f6880e27095b598"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ab499a2cf9f362a8c1f6880e27095b598">llvm::HexagonTargetLowering::IsEligibleForTailCallOptimization</a></div><div class="ttdeci">bool IsEligibleForTailCallOptimization(SDValue Callee, CallingConv::ID CalleeCC, bool isVarArg, bool isCalleeStructRet, bool isCallerStructRet, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SelectionDAG &amp;DAG) const</div><div class="ttdoc">IsEligibleForTailCallOptimization - Check whether the call is eligible for tail call optimization.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03691">HexagonISelLowering.cpp:3691</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ad3bcaa07a735f51ad8a4cd5781cf1114"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ad3bcaa07a735f51ad8a4cd5781cf1114">llvm::HexagonTargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(const MachineFunction &amp;, EVT) const override</div><div class="ttdoc">Return true if an FMA operation is faster than a pair of mul and add instructions.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l02140">HexagonISelLowering.cpp:2140</a></div></div>
<div class="ttc" id="aNVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdeci">@ Signed</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04884">NVPTXISelLowering.cpp:4884</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a5098d901f0c198948883d51adc575bcf"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a5098d901f0c198948883d51adc575bcf">llvm::HexagonTargetLowering::LowerConstantPool</a></div><div class="ttdeci">SDValue LowerConstantPool(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01111">HexagonISelLowering.cpp:1111</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a25f0d8185890f87c8fe7f1d435055848"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a25f0d8185890f87c8fe7f1d435055848">llvm::HexagonTargetLowering::LowerEH_RETURN</a></div><div class="ttdeci">SDValue LowerEH_RETURN(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03285">HexagonISelLowering.cpp:3285</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ac996780efe92699fd0e7e6691db03901"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ac996780efe92699fd0e7e6691db03901">llvm::HexagonTargetLowering::shouldExpandAtomicCmpXchgInIR</a></div><div class="ttdeci">AtomicExpansionKind shouldExpandAtomicCmpXchgInIR(AtomicCmpXchgInst *AI) const override</div><div class="ttdoc">Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03891">HexagonISelLowering.cpp:3891</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdoc">MemIndexedMode enum - This enum defines the load / store indexed addressing modes.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01383">ISDOpcodes.h:1383</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01106">SelectionDAGNodes.h:1106</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04620">TargetLowering.h:4620</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a2dc5260c3054f723979f6ea5d0124132"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a2dc5260c3054f723979f6ea5d0124132">llvm::HexagonTargetLowering::emitLoadLinked</a></div><div class="ttdeci">Value * emitLoadLinked(IRBuilderBase &amp;Builder, Type *ValueTy, Value *Addr, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a load-linked operation on Addr, returning a &quot;Value *&quot; with the corresponding pointee type.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03827">HexagonISelLowering.cpp:3827</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a6aef1658dc627ec13f4fc59382463d9e"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a6aef1658dc627ec13f4fc59382463d9e">llvm::HexagonISD::JT</a></div><div class="ttdeci">@ JT</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00052">HexagonISelLowering.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00ad218b254d05c0c38a59fd091da438ccb"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ad218b254d05c0c38a59fd091da438ccb">llvm::HexagonISD::EH_RETURN</a></div><div class="ttdeci">@ EH_RETURN</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00077">HexagonISelLowering.h:77</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_aaa3dfbded3ebc8068ad825a039bfdfaf"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#aaa3dfbded3ebc8068ad825a039bfdfaf">llvm::HexagonTargetLowering::emitStoreConditional</a></div><div class="ttdeci">Value * emitStoreConditional(IRBuilderBase &amp;Builder, Value *Val, Value *Addr, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a store-conditional operation to Addr.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03850">HexagonISelLowering.cpp:3850</a></div></div>
<div class="ttc" id="aStringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a1fe5332b6f233790067eae16a9f88847"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a1fe5332b6f233790067eae16a9f88847">llvm::HexagonTargetLowering::getConstraintType</a></div><div class="ttdeci">ConstraintType getConstraintType(StringRef Constraint) const override</div><div class="ttdoc">Given a constraint, return the type of constraint it is for this target.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03554">HexagonISelLowering.cpp:3554</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a30ff07a5f05a980d6e182547e33c418e"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a30ff07a5f05a980d6e182547e33c418e">llvm::HexagonTargetLowering::LowerINLINEASM</a></div><div class="ttdeci">SDValue LowerINLINEASM(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l00657">HexagonISelLowering.cpp:657</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a4b889b7215dd50d9053dc5dc05d5510a"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a4b889b7215dd50d9053dc5dc05d5510a">llvm::HexagonISD::INSERT</a></div><div class="ttdeci">@ INSERT</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00071">HexagonISelLowering.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ab8c454dee2c32d544319ed4d35963d95"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ab8c454dee2c32d544319ed4d35963d95">llvm::HexagonTargetLowering::LowerVECTOR_SHIFT</a></div><div class="ttdeci">SDValue LowerVECTOR_SHIFT(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l02386">HexagonISelLowering.cpp:2386</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a007439d7353564020e05d713ecb9f03f"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a007439d7353564020e05d713ecb9f03f">llvm::HexagonTargetLowering::getPICJumpTableRelocBase</a></div><div class="ttdeci">SDValue getPICJumpTableRelocBase(SDValue Table, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Returns relocation base for the given PIC jumptable.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03541">HexagonISelLowering.cpp:3541</a></div></div>
<div class="ttc" id="aInlineAsm_8h_html"><div class="ttname"><a href="InlineAsm_8h.html">InlineAsm.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00aae4eba6d6f3f9c32ce014896eb3f6376"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00aae4eba6d6f3f9c32ce014896eb3f6376">llvm::HexagonISD::QCAT</a></div><div class="ttdeci">@ QCAT</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00089">HexagonISelLowering.h:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a35eced9d40135070fe0e267898a9be26"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a35eced9d40135070fe0e267898a9be26">llvm::HexagonTargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03438">HexagonISelLowering.cpp:3438</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a67a8bd92219eb4fc0abad165a1019a10"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a67a8bd92219eb4fc0abad165a1019a10">llvm::HexagonTargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked for operations that are unsupported by the target, which are registered to u...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03312">HexagonISelLowering.cpp:3312</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetMachine_html"><div class="ttname"><a href="classllvm_1_1HexagonTargetMachine.html">llvm::HexagonTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonTargetMachine_8h_source.html#l00026">HexagonTargetMachine.h:26</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00ab5369d4484aebe3d84017e4cb5d9dc29"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ab5369d4484aebe3d84017e4cb5d9dc29">llvm::HexagonISD::PFALSE</a></div><div class="ttdeci">@ PFALSE</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00081">HexagonISelLowering.h:81</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00ae0571abb5f22498fadb10de8c1d2b8e2"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ae0571abb5f22498fadb10de8c1d2b8e2">llvm::HexagonISD::READCYCLE</a></div><div class="ttdeci">@ READCYCLE</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00079">HexagonISelLowering.h:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a430e420ba3e875cc93a5ca1a2e0d5323"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a430e420ba3e875cc93a5ca1a2e0d5323">llvm::HexagonISD::COMBINE</a></div><div class="ttdeci">@ COMBINE</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00055">HexagonISelLowering.h:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ab0f312a890f3aa47e480f40c67df30fe"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ab0f312a890f3aa47e480f40c67df30fe">llvm::HexagonTargetLowering::HexagonTargetLowering</a></div><div class="ttdeci">HexagonTargetLowering(const TargetMachine &amp;TM, const HexagonSubtarget &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01432">HexagonISelLowering.cpp:1432</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a9388d8cfccb9211cf35a745958b24fa0"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a9388d8cfccb9211cf35a745958b24fa0">llvm::HexagonISD::USAT</a></div><div class="ttdeci">@ USAT</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00063">HexagonISelLowering.h:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00463">SelectionDAGNodes.h:463</a></div></div>
<div class="ttc" id="astructllvm_1_1MemOp_html"><div class="ttname"><a href="structllvm_1_1MemOp.html">llvm::MemOp</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00112">TargetLowering.h:112</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a003738d2a76deeb84506b57b4d1f19e7"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a003738d2a76deeb84506b57b4d1f19e7">llvm::HexagonISD::SUBC</a></div><div class="ttdeci">@ SUBC</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00040">HexagonISelLowering.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a0dd725f6e5a4cd913d7baab3b49a78d0"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a0dd725f6e5a4cd913d7baab3b49a78d0">llvm::HexagonTargetLowering::LowerGLOBAL_OFFSET_TABLE</a></div><div class="ttdeci">SDValue LowerGLOBAL_OFFSET_TABLE(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01266">HexagonISelLowering.cpp:1266</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a217b5b16e1040a5ad5578bd59f60f62b"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a217b5b16e1040a5ad5578bd59f60f62b">llvm::HexagonTargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if it's free to truncate a value of type FromTy to type ToTy.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l02130">HexagonISelLowering.cpp:2130</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a69373902f35e4248d6e453e27daa4e80"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a69373902f35e4248d6e453e27daa4e80">llvm::HexagonTargetLowering::LowerToTLSLocalExecModel</a></div><div class="ttdeci">SDValue LowerToTLSLocalExecModel(GlobalAddressSDNode *GA, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01354">HexagonISelLowering.cpp:1354</a></div></div>
<div class="ttc" id="aclassllvm_1_1AttributeList_html"><div class="ttname"><a href="classllvm_1_1AttributeList.html">llvm::AttributeList</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00432">Attributes.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a8bf369675e5b6f65ee56064965ee9ee6"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a8bf369675e5b6f65ee56064965ee9ee6">llvm::HexagonTargetLowering::LowerCall</a></div><div class="ttdeci">SDValue LowerCall(TargetLowering::CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</div><div class="ttdoc">LowerCall - Functions arguments are copied from virtual regs to (physical regs)/(stack frame),...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l00403">HexagonISelLowering.cpp:403</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a3360cb42f11fb63b13786b0200aec9c1"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a3360cb42f11fb63b13786b0200aec9c1">llvm::HexagonISD::D2P</a></div><div class="ttdeci">@ D2P</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00082">HexagonISelLowering.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a117468dd2178ecce83c32c2039da1511"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a117468dd2178ecce83c32c2039da1511">llvm::HexagonTargetLowering::CanLowerReturn</a></div><div class="ttdeci">bool CanLowerReturn(CallingConv::ID CallConv, MachineFunction &amp;MF, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, LLVMContext &amp;Context) const override</div><div class="ttdoc">This hook should be implemented to check whether the return values described by the Outs array can fi...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l00185">HexagonISelLowering.cpp:185</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a210ba6b43ba451b698857dd9de71bd15"><div class="ttname"><a href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">llvm::EVT::getVectorVT</a></div><div class="ttdeci">static EVT getVectorVT(LLVMContext &amp;Context, EVT VT, unsigned NumElements, bool IsScalable=false)</div><div class="ttdoc">Returns the EVT that represents a vector NumElements in length, where each element is of type VT.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00073">ValueTypes.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a42a4d8847f708b6084f1207747794e0a"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a42a4d8847f708b6084f1207747794e0a">llvm::HexagonISD::OP_BEGIN</a></div><div class="ttdeci">@ OP_BEGIN</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00035">HexagonISelLowering.h:35</a></div></div>
<div class="ttc" id="aAliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00769">AliasAnalysis.cpp:769</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_af254a5b6a7b3990411801038e9d5a366"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#af254a5b6a7b3990411801038e9d5a366">llvm::HexagonTargetLowering::shouldReduceLoadWidth</a></div><div class="ttdeci">bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy, EVT NewVT) const override</div><div class="ttdoc">Return true if it is profitable to reduce a load to a smaller type.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03803">HexagonISelLowering.cpp:3803</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a06155db8fed367ffea8ffaa7824dd1c3"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a06155db8fed367ffea8ffaa7824dd1c3">llvm::HexagonISD::TC_RETURN</a></div><div class="ttdeci">@ TC_RETURN</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00076">HexagonISelLowering.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a8a3f7047284d9a1811eb22bd8b86c898"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a8a3f7047284d9a1811eb22bd8b86c898">llvm::HexagonTargetLowering::LowerSETCC</a></div><div class="ttdeci">SDValue LowerSETCC(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01028">HexagonISelLowering.cpp:1028</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a5d0314dc863679ce89ef74911a9b18d9"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a5d0314dc863679ce89ef74911a9b18d9">llvm::HexagonTargetLowering::LowerROTL</a></div><div class="ttdeci">SDValue LowerROTL(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l02433">HexagonISelLowering.cpp:2433</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a12b8712b6c436a8152a5fa996cd8956a"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">llvm::TargetLoweringBase::LegalizeAction</a></div><div class="ttdeci">LegalizeAction</div><div class="ttdoc">This enum indicates whether operations are valid for a target, and if not, what action should be used...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00196">TargetLowering.h:196</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a9dae8eb30ecc1fabd7e64f4b713b6280"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a9dae8eb30ecc1fabd7e64f4b713b6280">llvm::HexagonTargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(const DataLayout &amp;, LLVMContext &amp;C, EVT VT) const override</div><div class="ttdoc">Return the ValueType of the result of SETCC operations.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00282">HexagonISelLowering.h:282</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a97214312d9f9006091d24d7e1a6b8d64"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a97214312d9f9006091d24d7e1a6b8d64">llvm::HexagonTargetLowering::LowerPREFETCH</a></div><div class="ttdeci">SDValue LowerPREFETCH(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l00705">HexagonISelLowering.cpp:705</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPII_html_a1c7202c6054fef862bbed45957747cdfa5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#a1c7202c6054fef862bbed45957747cdfa5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdeci">@ Load</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00032">SparcInstrInfo.h:32</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a4811a581726acb9a6841d465252363ce"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a4811a581726acb9a6841d465252363ce">llvm::HexagonISD::RET_FLAG</a></div><div class="ttdeci">@ RET_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00050">HexagonISelLowering.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a662d9d1c3bdd6545232f81a3eaeceae5"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a662d9d1c3bdd6545232f81a3eaeceae5">llvm::HexagonISD::TL_TRUNCATE</a></div><div class="ttdeci">@ TL_TRUNCATE</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00094">HexagonISelLowering.h:94</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a034950f263ca9df98ed6a9dca4e2df13"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a034950f263ca9df98ed6a9dca4e2df13">llvm::HexagonISD::V2Q</a></div><div class="ttdeci">@ V2Q</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00084">HexagonISelLowering.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00af959aca9df8083bbf483798487389ae1"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00af959aca9df8083bbf483798487389ae1">llvm::HexagonISD::VINSERTW0</a></div><div class="ttdeci">@ VINSERTW0</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00074">HexagonISelLowering.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a9b49504a17f8ee2d903d3a5e1091e4ad"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a9b49504a17f8ee2d903d3a5e1091e4ad">llvm::HexagonTargetLowering::LowerEXTRACT_VECTOR_ELT</a></div><div class="ttdeci">SDValue LowerEXTRACT_VECTOR_ELT(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03031">HexagonISelLowering.cpp:3031</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a1f6dedc00bd8804f6a90a20361dd1dda"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a1f6dedc00bd8804f6a90a20361dd1dda">llvm::HexagonTargetLowering::AdjustInstrPostInstrSelection</a></div><div class="ttdeci">void AdjustInstrPostInstrSelection(MachineInstr &amp;MI, SDNode *Node) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'hasPostISelHook' flag.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03822">HexagonISelLowering.cpp:3822</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a1f8c7f0a720b2569599c36794b5ef80d"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a1f8c7f0a720b2569599c36794b5ef80d">llvm::HexagonTargetLowering::isTargetCanonicalConstantNode</a></div><div class="ttdeci">bool isTargetCanonicalConstantNode(SDValue Op) const override</div><div class="ttdoc">Returns true if the given Opc is considered a canonical constant for the target, which should not be ...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l02165">HexagonISelLowering.cpp:2165</a></div></div>
<div class="ttc" id="aMachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a92a2c3ed103a35a96663a939bbb252c7"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a92a2c3ed103a35a96663a939bbb252c7">llvm::HexagonTargetLowering::shouldExpandAtomicRMWInIR</a></div><div class="ttdeci">AtomicExpansionKind shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) const override</div><div class="ttdoc">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00359">HexagonISelLowering.h:359</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00066">NVVMIntrRange.cpp:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1BitmaskEnumDetail_html_a91efa71de05b0c2d00730a0279f58658"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">constexpr std::underlying_type_t&lt; E &gt; Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E's largest value.</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdoc">LoadExtType enum - This enum defines the three variants of LOADEXT (load with extension).</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01414">ISDOpcodes.h:1414</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ae3fa2c1ecfbe3c0d2ac014720ad520a0"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ae3fa2c1ecfbe3c0d2ac014720ad520a0">llvm::HexagonTargetLowering::getPreferredVectorAction</a></div><div class="ttdeci">LegalizeTypeAction getPreferredVectorAction(MVT VT) const override</div><div class="ttdoc">Return the preferred vector type legalization action.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l02176">HexagonISelLowering.cpp:2176</a></div></div>
<div class="ttc" id="aTargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00abfd30bd98f06d1b15f09baa6f7268d1d"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00abfd30bd98f06d1b15f09baa6f7268d1d">llvm::HexagonISD::SSAT</a></div><div class="ttdeci">@ SSAT</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00062">HexagonISelLowering.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">llvm::MVT::i1</a></div><div class="ttdeci">@ i1</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ae601b00af8d8e80cd833ae31f78a9160"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ae601b00af8d8e80cd833ae31f78a9160">llvm::HexagonTargetLowering::LowerGLOBALADDRESS</a></div><div class="ttdeci">SDValue LowerGLOBALADDRESS(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01216">HexagonISelLowering.cpp:1216</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ad1de76d884688c0714045295511132af"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ad1de76d884688c0714045295511132af">llvm::HexagonTargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const override</div><div class="ttdoc">Given a physical register constraint (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03572">HexagonISelLowering.cpp:3572</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a8c1abada2f3e5b50b93fed048f4e67ec"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a8c1abada2f3e5b50b93fed048f4e67ec">llvm::HexagonISD::VALIGNADDR</a></div><div class="ttdeci">@ VALIGNADDR</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00114">HexagonISelLowering.h:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1MutableArrayRef_html"><div class="ttname"><a href="classllvm_1_1MutableArrayRef.html">llvm::MutableArrayRef</a></div><div class="ttdoc">MutableArrayRef - Represent a mutable reference to an array (0 or more elements consecutively in memo...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00027">ArrayRef.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00221">SelectionDAG.h:221</a></div></div>
<div class="ttc" id="aSelectionDAGNodes_8h_html"><div class="ttname"><a href="SelectionDAGNodes_8h.html">SelectionDAGNodes.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a9db6eb2b9e8f4c06455eb169c64e79b3"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a9db6eb2b9e8f4c06455eb169c64e79b3">llvm::HexagonTargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked when a node result type is illegal for the target, and the operation was reg...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03408">HexagonISelLowering.cpp:3408</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_af947177c79f375530b2c94728a4ba89e"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#af947177c79f375530b2c94728a4ba89e">llvm::HexagonTargetLowering::LowerATOMIC_FENCE</a></div><div class="ttdeci">SDValue LowerATOMIC_FENCE(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01210">HexagonISelLowering.cpp:1210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00ab52dd654ebff7c32e8d079ec53e58df0"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ab52dd654ebff7c32e8d079ec53e58df0">llvm::HexagonISD::TL_EXTEND</a></div><div class="ttdeci">@ TL_EXTEND</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00093">HexagonISelLowering.h:93</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a2a5819f787203d41eb2de6854ebabb2c"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a2a5819f787203d41eb2de6854ebabb2c">llvm::HexagonTargetLowering::LowerANY_EXTEND</a></div><div class="ttdeci">SDValue LowerANY_EXTEND(SDValue Op, SelectionDAG &amp;DAG) const</div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a8d6a68be38777fb05ac35c8ac8ec0535"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a8d6a68be38777fb05ac35c8ac8ec0535">llvm::HexagonTargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace, Align Alignment, MachineMemOperand::Flags Flags, unsigned *Fast) const override</div><div class="ttdoc">Determine if the target supports unaligned memory accesses.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03774">HexagonISelLowering.cpp:3774</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a0fbe77e798cb4b9c9a3e62f4d2085395"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a0fbe77e798cb4b9c9a3e62f4d2085395">llvm::HexagonISD::ISEL</a></div><div class="ttdeci">@ ISEL</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00116">HexagonISelLowering.h:116</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_a998e4790d0be1c768cbd5bb476686876"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876">llvm::MCOI::OperandFlags</a></div><div class="ttdeci">OperandFlags</div><div class="ttdoc">These are flags set on operands, but should be considered private, all access should go through the M...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00050">MCInstrDesc.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a56ff9046d0f0aeec19b4c075657b99c6"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a56ff9046d0f0aeec19b4c075657b99c6">llvm::HexagonISD::Q2V</a></div><div class="ttdeci">@ Q2V</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00085">HexagonISelLowering.h:85</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A, *B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00086">README_ALTIVEC.txt:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a2f0eada972883c6e2ad49334be57b141"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a2f0eada972883c6e2ad49334be57b141">llvm::HexagonTargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS, Instruction *I=nullptr) const override</div><div class="ttdoc">isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03637">HexagonISelLowering.cpp:3637</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_ae245d70802e4ebe1cae2b6122c62a22a"><div class="ttname"><a href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">llvm::EVT::getVectorNumElements</a></div><div class="ttdeci">unsigned getVectorNumElements() const</div><div class="ttdoc">Given a vector type, return the number of elements it contains.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00308">ValueTypes.h:308</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03515">TargetLowering.h:3515</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a76fc72f69129ce8a13390fbb4203eaa5"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a76fc72f69129ce8a13390fbb4203eaa5">llvm::HexagonTargetLowering::shouldExpandBuildVectorWithShuffles</a></div><div class="ttdeci">bool shouldExpandBuildVectorWithShuffles(EVT VT, unsigned DefinedValues) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l02146">HexagonISelLowering.cpp:2146</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a68215e002341b2a2212f3f434a15b056"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a68215e002341b2a2212f3f434a15b056">llvm::HexagonTargetLowering::isShuffleMaskLegal</a></div><div class="ttdeci">bool isShuffleMaskLegal(ArrayRef&lt; int &gt; Mask, EVT VT) const override</div><div class="ttdoc">Targets can use this to indicate that they only support some VECTOR_SHUFFLE operations,...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l02170">HexagonISelLowering.cpp:2170</a></div></div>
<div class="ttc" id="aOcamlGCPrinter_8cpp_html_afcf2f797ed287a723263583c9b1c1bce"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a391ef092ff421faccdfef4cb88424742"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a391ef092ff421faccdfef4cb88424742">llvm::HexagonTargetLowering::getPostIndexedAddressParts</a></div><div class="ttdeci">bool getPostIndexedAddressParts(SDNode *N, SDNode *Op, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Returns true by value, base pointer and offset pointer and addressing mode by reference if this node ...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l00627">HexagonISelLowering.cpp:627</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a437332f8cf7f336415af90a2c5a0045f"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a437332f8cf7f336415af90a2c5a0045f">llvm::HexagonTargetLowering::mayBeEmittedAsTailCall</a></div><div class="ttdeci">bool mayBeEmittedAsTailCall(const CallInst *CI) const override</div><div class="ttdoc">Return true if the target may be able emit the call instruction as a tail call.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l00263">HexagonISelLowering.cpp:263</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00aa46bf38915c101b10ff407106c332f21"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00aa46bf38915c101b10ff407106c332f21">llvm::HexagonISD::QTRUE</a></div><div class="ttdeci">@ QTRUE</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00090">HexagonISelLowering.h:90</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdeci">@ SI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07993">SIInstrInfo.cpp:7993</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ab33a0197bcf8ebce62977f4ede52dc89"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ab33a0197bcf8ebce62977f4ede52dc89">llvm::HexagonTargetLowering::isOffsetFoldingLegal</a></div><div class="ttdeci">bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override</div><div class="ttdoc">Return true if folding a constant offset with the given GlobalAddress is legal.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03675">HexagonISelLowering.cpp:3675</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ac95c769df4ba31703dc837c70b8244f1"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ac95c769df4ba31703dc837c70b8244f1">llvm::HexagonTargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</div><div class="ttdoc">Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (tou...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l02067">HexagonISelLowering.cpp:2067</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ae7573ce36a4dba9654c530165584e450"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ae7573ce36a4dba9654c530165584e450">llvm::HexagonTargetLowering::getRegisterByName</a></div><div class="ttdeci">Register getRegisterByName(const char *RegName, LLT VT, const MachineFunction &amp;MF) const override</div><div class="ttdoc">Return the register ID of the name passed in.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l00268">HexagonISelLowering.cpp:268</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ad7d2a99342c47fe057cf780a5541a388"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ad7d2a99342c47fe057cf780a5541a388">llvm::HexagonTargetLowering::getExceptionSelectorRegister</a></div><div class="ttdeci">Register getExceptionSelectorRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception typeid on entry to a la...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00273">HexagonISelLowering.h:273</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00550">Dwarf.h:550</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00041">Instruction.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a695aaa8a3d818788b6c4ea4375527154"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a695aaa8a3d818788b6c4ea4375527154">llvm::HexagonTargetLowering::LowerJumpTable</a></div><div class="ttdeci">SDValue LowerJumpTable(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01154">HexagonISelLowering.cpp:1154</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00">llvm::HexagonISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00034">HexagonISelLowering.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a70e0cc746ef86326b61e9e5ac551a7f3"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a70e0cc746ef86326b61e9e5ac551a7f3">llvm::HexagonISD::VLSR</a></div><div class="ttdeci">@ VLSR</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00058">HexagonISelLowering.h:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a68af55a69fc82da1c5d3a7d9f594387f"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a68af55a69fc82da1c5d3a7d9f594387f">llvm::HexagonTargetLowering::getCustomOperationAction</a></div><div class="ttdeci">LegalizeAction getCustomOperationAction(SDNode &amp;Op) const override</div><div class="ttdoc">How to legalize this custom operation?</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l02202">HexagonISelLowering.cpp:2202</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00aa9c35b54e1d744687ad7b214555ce902"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00aa9c35b54e1d744687ad7b214555ce902">llvm::HexagonISD::VEXTRACTW</a></div><div class="ttdeci">@ VEXTRACTW</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00073">HexagonISelLowering.h:73</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a5948c6a409a13891c09d9167745da712"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a5948c6a409a13891c09d9167745da712">llvm::HexagonTargetLowering::LowerINSERT_SUBVECTOR</a></div><div class="ttdeci">SDValue LowerINSERT_SUBVECTOR(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03053">HexagonISelLowering.cpp:3053</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00abc78d6c7742c7d8ccc67946b78f2ba68"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00abc78d6c7742c7d8ccc67946b78f2ba68">llvm::HexagonISD::TYPECAST</a></div><div class="ttdeci">@ TYPECAST</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00110">HexagonISelLowering.h:110</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a184fa8af8a7717ce3db342566d267552"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a184fa8af8a7717ce3db342566d267552">llvm::HexagonISD::DCFETCH</a></div><div class="ttdeci">@ DCFETCH</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00078">HexagonISelLowering.h:78</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="aErlangGCPrinter_8cpp_html_a74b474c0616ab55c1d9487f11fd31d26"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="aHexagon_8h_html"><div class="ttname"><a href="Hexagon_8h.html">Hexagon.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a9f6523374053bf11ecdd009a31e4f79e"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a9f6523374053bf11ecdd009a31e4f79e">llvm::HexagonTargetLowering::getExceptionPointerRegister</a></div><div class="ttdeci">Register getExceptionPointerRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception address on entry to an ...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00266">HexagonISelLowering.h:266</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a19d50617fc363fd215aaf24dfa2524cd"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a19d50617fc363fd215aaf24dfa2524cd">llvm::HexagonISD::USMUL_LOHI</a></div><div class="ttdeci">@ USMUL_LOHI</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00068">HexagonISelLowering.h:68</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9bccbe67aaab722783ca4e7c504aaaa7"><div class="ttname"><a href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdoc">Atomic ordering for LLVM's memory model.</div><div class="ttdef"><b>Definition:</b> <a href="AtomicOrdering_8h_source.html#l00056">AtomicOrdering.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a3e5b6ff75680bf00cdbdfdf9624baca5"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a3e5b6ff75680bf00cdbdfdf9624baca5">llvm::HexagonTargetLowering::LowerEH_LABEL</a></div><div class="ttdeci">SDValue LowerEH_LABEL(SDValue Op, SelectionDAG &amp;DAG) const</div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00744">APFloat.h:744</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a157df6c452c1d0206e530eae65dce28b"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a157df6c452c1d0206e530eae65dce28b">llvm::HexagonTargetLowering::LowerINSERT_VECTOR_ELT</a></div><div class="ttdeci">SDValue LowerINSERT_VECTOR_ELT(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03046">HexagonISelLowering.cpp:3046</a></div></div>
<div class="ttc" id="aclassllvm_1_1StoreInst_html"><div class="ttname"><a href="classllvm_1_1StoreInst.html">llvm::StoreInst</a></div><div class="ttdoc">An instruction for storing to memory.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00301">Instructions.h:301</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00abea5e5eaade21ea47b95e7e1536d6a73"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00abea5e5eaade21ea47b95e7e1536d6a73">llvm::HexagonISD::CONST32</a></div><div class="ttdeci">@ CONST32</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00037">HexagonISelLowering.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a88c61cb049eb418f2805ebfbe0c85d6d"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a88c61cb049eb418f2805ebfbe0c85d6d">llvm::HexagonTargetLowering::LowerREADCYCLECOUNTER</a></div><div class="ttdeci">SDValue LowerREADCYCLECOUNTER(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l00720">HexagonISelLowering.cpp:720</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a9df82a8be2f17e80535a8937bf23e022"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00079">ELFObjHandler.cpp:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a37726c3aba6f07d05bcc852246709a55"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a37726c3aba6f07d05bcc852246709a55">llvm::HexagonISD::VASR</a></div><div class="ttdeci">@ VASR</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00057">HexagonISelLowering.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a8e2c8e471897af4c1a0de9fd9a6cb916"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a8e2c8e471897af4c1a0de9fd9a6cb916">llvm::HexagonISD::VASL</a></div><div class="ttdeci">@ VASL</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00056">HexagonISelLowering.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a521a7e7403f755b2fc9fccd869eb4ed8"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a521a7e7403f755b2fc9fccd869eb4ed8">llvm::HexagonTargetLowering::LowerToTLSInitialExecModel</a></div><div class="ttdeci">SDValue LowerToTLSInitialExecModel(GlobalAddressSDNode *GA, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01312">HexagonISelLowering.cpp:1312</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_aee04b1012f4a24b9463366235c6cb981"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#aee04b1012f4a24b9463366235c6cb981">llvm::HexagonTargetLowering::LowerCallResult</a></div><div class="ttdeci">SDValue LowerCallResult(SDValue Chain, SDValue InFlag, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, SDValue Callee) const</div><div class="ttdoc">LowerCallResult - Lower the result values of an ISD::CALL into the appropriate copies out of appropri...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l00349">HexagonISelLowering.cpp:349</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a4977490ccdba9f9422517795ef5ea402"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a4977490ccdba9f9422517795ef5ea402">llvm::HexagonISD::UMUL_LOHI</a></div><div class="ttdeci">@ UMUL_LOHI</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00065">HexagonISelLowering.h:65</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a0876995f35aa88104344e0a09a750174"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a0876995f35aa88104344e0a09a750174">llvm::HexagonISD::PTRUE</a></div><div class="ttdeci">@ PTRUE</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00080">HexagonISelLowering.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ab8a7c054bcb1baa4c5445edff7c1580e"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ab8a7c054bcb1baa4c5445edff7c1580e">llvm::HexagonTargetLowering::LowerCONCAT_VECTORS</a></div><div class="ttdeci">SDValue LowerCONCAT_VECTORS(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l02970">HexagonISelLowering.cpp:2970</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00130">MachineMemOperand.h:130</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a0d21bdd1c458dab044e01d539e818f57"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a0d21bdd1c458dab044e01d539e818f57">llvm::HexagonISD::MFSHL</a></div><div class="ttdeci">@ MFSHL</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00059">HexagonISelLowering.h:59</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLowering_1_1CallLoweringInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">llvm::TargetLowering::CallLoweringInfo</a></div><div class="ttdoc">This structure contains all information that is necessary for lowering calls.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04198">TargetLowering.h:4198</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a64fefba4955cd6030fc6ec7c4e7e40d1"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a64fefba4955cd6030fc6ec7c4e7e40d1">llvm::HexagonTargetLowering::LowerINTRINSIC_WO_CHAIN</a></div><div class="ttdeci">SDValue LowerINTRINSIC_WO_CHAIN(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l00164">HexagonISelLowering.cpp:164</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine.</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00078">TargetMachine.h:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a665ef5a5179d9d6112b5215fe27caa83"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a665ef5a5179d9d6112b5215fe27caa83">llvm::HexagonTargetLowering::LowerLoad</a></div><div class="ttdeci">SDValue LowerLoad(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03074">HexagonISelLowering.cpp:3074</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a8da8b6fe58e716d5bb94430b6f5600ce"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a8da8b6fe58e716d5bb94430b6f5600ce">llvm::HexagonTargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01878">HexagonISelLowering.cpp:1878</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84a2985b9c595be648a72a6dd08268c2218"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a2985b9c595be648a72a6dd08268c2218">llvm::TargetLoweringBase::AtomicExpansionKind::LLSC</a></div><div class="ttdeci">@ LLSC</div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_adeacac9b0dabeafe536c99c4c3151fef"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#adeacac9b0dabeafe536c99c4c3151fef">llvm::HexagonTargetLowering::LowerVECTOR_SHUFFLE</a></div><div class="ttdeci">SDValue LowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l02224">HexagonISelLowering.cpp:2224</a></div></div>
<div class="ttc" id="aTargetLibraryInfo_8cpp_html_aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053"><div class="ttname"><a href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a></div><div class="ttdeci">@ Ptr</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8cpp_source.html#l00062">TargetLibraryInfo.cpp:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a3f576c04480f2e6158d438dd9f8820fd"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a3f576c04480f2e6158d438dd9f8820fd">llvm::HexagonTargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz(Type *) const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00152">HexagonISelLowering.h:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00031">MachineValueType.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a4a1e3d57d3e0a19f7166057857741d65"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a4a1e3d57d3e0a19f7166057857741d65">llvm::HexagonISD::VROR</a></div><div class="ttdeci">@ VROR</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00075">HexagonISelLowering.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a4de92bd0a4a45e1ab0cad08a595c86a1"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a4de92bd0a4a45e1ab0cad08a595c86a1">llvm::HexagonTargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz(Type *) const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00151">HexagonISelLowering.h:151</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_af07344b5e5bbb2cd57a12d81716c4a28"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#af07344b5e5bbb2cd57a12d81716c4a28">llvm::HexagonTargetLowering::LowerBlockAddress</a></div><div class="ttdeci">SDValue LowerBlockAddress(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01250">HexagonISelLowering.cpp:1250</a></div></div>
<div class="ttc" id="aAssumeBundleBuilder_8cpp_html_afb136e0532bcaed86521b462e6538d62"><div class="ttname"><a href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a></div><div class="ttdeci">assume Assume Builder</div><div class="ttdef"><b>Definition:</b> <a href="AssumeBundleBuilder_8cpp_source.html#l00651">AssumeBundleBuilder.cpp:651</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_abf8d0055af4879a302268d3f834b2be5"><div class="ttname"><a href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">llvm::MVT::getVectorVT</a></div><div class="ttdeci">static MVT getVectorVT(MVT VT, unsigned NumElements)</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l01269">MachineValueType.h:1269</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ad2154e8b1a8aa6ef916aed8197cfcc88"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ad2154e8b1a8aa6ef916aed8197cfcc88">llvm::HexagonTargetLowering::LowerBITCAST</a></div><div class="ttdeci">SDValue LowerBITCAST(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l02440">HexagonISelLowering.cpp:2440</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; int &gt;</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_aa54976197fff266f4143beb44fc9764c"><div class="ttname"><a href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">llvm::EVT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdoc">Return true if this is a vector value type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00154">ValueTypes.h:154</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ad4c2231c14574375cee5cbaaeb62ef41"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ad4c2231c14574375cee5cbaaeb62ef41">llvm::HexagonTargetLowering::LowerEXTRACT_SUBVECTOR</a></div><div class="ttdeci">SDValue LowerEXTRACT_SUBVECTOR(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03039">HexagonISelLowering.cpp:3039</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00af4a5183d563766330a1ef01df49b690f"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00af4a5183d563766330a1ef01df49b690f">llvm::HexagonISD::AT_GOT</a></div><div class="ttdeci">@ AT_GOT</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00043">HexagonISelLowering.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html">llvm::HexagonTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00126">HexagonISelLowering.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1IRBuilderBase_html"><div class="ttname"><a href="classllvm_1_1IRBuilderBase.html">llvm::IRBuilderBase</a></div><div class="ttdoc">Common base class shared among various IRBuilders.</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l00094">IRBuilder.h:94</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aMSP430Disassembler_8cpp_html_abf132b4ad93f3557cd3956577592ba68"><div class="ttname"><a href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="MSP430Disassembler_8cpp_source.html#l00142">MSP430Disassembler.cpp:142</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d">llvm::ISD::UNDEF</a></div><div class="ttdeci">@ UNDEF</div><div class="ttdoc">UNDEF - An undefined node.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00211">ISDOpcodes.h:211</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdeci">@ BUILTIN_OP_END</div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01311">ISDOpcodes.h:1311</a></div></div>
<div class="ttc" id="aclassNode_html"><div class="ttname"><a href="classNode.html">Node</a></div><div class="ttdef"><b>Definition:</b> <a href="ItaniumDemangle_8h_source.html#l00156">ItaniumDemangle.h:156</a></div></div>
<div class="ttc" id="aclassllvm_1_1LoadInst_html"><div class="ttname"><a href="classllvm_1_1LoadInst.html">llvm::LoadInst</a></div><div class="ttdoc">An instruction for reading from memory.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00177">Instructions.h:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a75bf8622e2aa3b2a108bc9227945d1b0"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a75bf8622e2aa3b2a108bc9227945d1b0">llvm::HexagonTargetLowering::LowerSIGN_EXTEND</a></div><div class="ttdeci">SDValue LowerSIGN_EXTEND(SDValue Op, SelectionDAG &amp;DAG) const</div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a29001ef492da795acb5f884dc9207ffa"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a29001ef492da795acb5f884dc9207ffa">llvm::HexagonTargetLowering::LowerUAddSubO</a></div><div class="ttdeci">SDValue LowerUAddSubO(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03230">HexagonISelLowering.cpp:3230</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ab6b1675dcd59de9c26f2e5c51b6a9ee3"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ab6b1675dcd59de9c26f2e5c51b6a9ee3">llvm::HexagonTargetLowering::LowerOperationWrapper</a></div><div class="ttdeci">void LowerOperationWrapper(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked by the type legalizer to legalize nodes with an illegal operand type but leg...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03377">HexagonISelLowering.cpp:3377</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicRMWInst_html"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html">llvm::AtomicRMWInst</a></div><div class="ttdoc">an instruction that atomically reads a memory location, combines it with another value,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00718">Instructions.h:718</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00aae603a996b86accb519e1b2ba0f40461"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00aae603a996b86accb519e1b2ba0f40461">llvm::HexagonISD::VALIGN</a></div><div class="ttdeci">@ VALIGN</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00112">HexagonISelLowering.h:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_a537c835c34f0b44b6ad2696643754390"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Callee</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00187">AMDGPULibCalls.cpp:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a39595844bf818c3700df1bd898912dcb"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a39595844bf818c3700df1bd898912dcb">llvm::HexagonTargetLowering::LowerUnalignedLoad</a></div><div class="ttdeci">SDValue LowerUnalignedLoad(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03142">HexagonISelLowering.cpp:3142</a></div></div>
<div class="ttc" id="aCallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff">llvm::HexagonISD::CP</a></div><div class="ttdeci">@ CP</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00053">HexagonISelLowering.h:53</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">llvm::TargetLoweringBase::IntrinsicInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01051">TargetLowering.h:1051</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a404e34d11c2b8e99702168e99d8cfd3e"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a404e34d11c2b8e99702168e99d8cfd3e">llvm::HexagonISD::CALLR</a></div><div class="ttdeci">@ CALLR</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00048">HexagonISelLowering.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01763">SelectionDAGNodes.h:1763</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">llvm::ISD::EXTRACT_SUBVECTOR</a></div><div class="ttdeci">@ EXTRACT_SUBVECTOR</div><div class="ttdoc">EXTRACT_SUBVECTOR(VECTOR, IDX) - Returns a subvector from VECTOR.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00572">ISDOpcodes.h:572</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a109011f80617f2e9bf78738572b50cdf"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a109011f80617f2e9bf78738572b50cdf">llvm::HexagonISD::CALL</a></div><div class="ttdeci">@ CALL</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00046">HexagonISelLowering.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">llvm::TargetLoweringBase::AtomicExpansionKind</a></div><div class="ttdeci">AtomicExpansionKind</div><div class="ttdoc">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00250">TargetLowering.h:250</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a5961d8a9524e219b55d22dc9e43e15af"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a5961d8a9524e219b55d22dc9e43e15af">llvm::HexagonTargetLowering::isExtractSubvectorCheap</a></div><div class="ttdeci">bool isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, unsigned Index) const override</div><div class="ttdoc">Return true if EXTRACT_SUBVECTOR is cheap for extracting this result type from this source type with ...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l02151">HexagonISelLowering.cpp:2151</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a99f208cc4f28eb5bb77b21daec292be9"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a99f208cc4f28eb5bb77b21daec292be9">llvm::HexagonISD::BARRIER</a></div><div class="ttdeci">@ BARRIER</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00051">HexagonISelLowering.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a4090432aaa3ba62553b0e9d2daff0c11"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a4090432aaa3ba62553b0e9d2daff0c11">llvm::HexagonISD::SMUL_LOHI</a></div><div class="ttdeci">@ SMUL_LOHI</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00064">HexagonISelLowering.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a8529453442c7a2c9870d4d9bdf0e89ff"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a8529453442c7a2c9870d4d9bdf0e89ff">llvm::HexagonTargetLowering::LowerAddSubCarry</a></div><div class="ttdeci">SDValue LowerAddSubCarry(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03267">HexagonISelLowering.cpp:3267</a></div></div>
<div class="ttc" id="aISDOpcodes_8h_html"><div class="ttname"><a href="ISDOpcodes_8h.html">ISDOpcodes.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a01abd6ee65d18598e642413f18d92c46"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a01abd6ee65d18598e642413f18d92c46">llvm::HexagonTargetLowering::LowerFRAMEADDR</a></div><div class="ttdeci">SDValue LowerFRAMEADDR(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01193">HexagonISelLowering.cpp:1193</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00acc7057ec94dbad75e20e354472144060"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00acc7057ec94dbad75e20e354472144060">llvm::HexagonISD::EXTRACTU</a></div><div class="ttdeci">@ EXTRACTU</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00072">HexagonISelLowering.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdeci">@ i32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00048">MachineValueType.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">llvm::TargetLoweringBase::LegalizeTypeAction</a></div><div class="ttdeci">LegalizeTypeAction</div><div class="ttdoc">This enum indicates whether a types are legal for a target, and if not, what action should be used to...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00206">TargetLowering.h:206</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00af72f773a8d564c91dcc37f7809237719"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00af72f773a8d564c91dcc37f7809237719">llvm::HexagonISD::AT_PCREL</a></div><div class="ttdeci">@ AT_PCREL</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00044">HexagonISelLowering.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00145">SelectionDAGNodes.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a53f79035e9c27af7ce35d9ed6ccc538b"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a53f79035e9c27af7ce35d9ed6ccc538b">llvm::HexagonISD::P2D</a></div><div class="ttdeci">@ P2D</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00083">HexagonISelLowering.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a19ab768e6b4d26b427456d52f6067dba"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a19ab768e6b4d26b427456d52f6067dba">llvm::HexagonTargetLowering::GetDynamicTLSAddr</a></div><div class="ttdeci">SDValue GetDynamicTLSAddr(SelectionDAG &amp;DAG, SDValue Chain, GlobalAddressSDNode *GA, SDValue InFlag, EVT PtrVT, unsigned ReturnReg, unsigned char OperandFlags) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01275">HexagonISelLowering.cpp:1275</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a24e43689df2006533bad8607a6b0ec46"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a24e43689df2006533bad8607a6b0ec46">llvm::HexagonTargetLowering::getOptimalMemOpType</a></div><div class="ttdeci">EVT getOptimalMemOpType(const MemOp &amp;Op, const AttributeList &amp;FuncAttributes) const override</div><div class="ttdoc">Returns the target specific optimal type for load and store operations as a result of memset,...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03753">HexagonISelLowering.cpp:3753</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_aaf9ee3a8d7c830f49fb2d718aa3f5337"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#aaf9ee3a8d7c830f49fb2d718aa3f5337">llvm::HexagonTargetLowering::hasBitTest</a></div><div class="ttdeci">bool hasBitTest(SDValue X, SDValue Y) const override</div><div class="ttdoc">Return true if the target has a bit-test instruction: (X &amp; (1 &lt;&lt; Y)) ==/!= 0 This knowledge can be us...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l02126">HexagonISelLowering.cpp:2126</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a81a74c97712a71cdbc3843eca60af1fd"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a81a74c97712a71cdbc3843eca60af1fd">llvm::HexagonISD::CALLnr</a></div><div class="ttdeci">@ CALLnr</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00047">HexagonISelLowering.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a33edc5c19a9e674e389ecc1320464e23"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a33edc5c19a9e674e389ecc1320464e23">llvm::HexagonTargetLowering::LowerReturn</a></div><div class="ttdeci">SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SDLoc &amp;dl, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This hook must be implemented to lower outgoing return values, described by the Outs array,...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l00201">HexagonISelLowering.cpp:201</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ab1893fe04c59af94f6cd3de4b11a823f"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ab1893fe04c59af94f6cd3de4b11a823f">llvm::HexagonTargetLowering::LowerBUILD_VECTOR</a></div><div class="ttdeci">SDValue LowerBUILD_VECTOR(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l02916">HexagonISelLowering.cpp:2916</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a946850e76d96e9deaab8c5053a86f02b"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a946850e76d96e9deaab8c5053a86f02b">llvm::HexagonTargetLowering::LowerStore</a></div><div class="ttdeci">SDValue LowerStore(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03112">HexagonISelLowering.cpp:3112</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonSubtarget_html"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html">llvm::HexagonSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00043">HexagonSubtarget.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a0397d04a173e4db9e622a1141662892f"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a0397d04a173e4db9e622a1141662892f">llvm::HexagonISD::MFSHR</a></div><div class="ttdeci">@ MFSHR</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00060">HexagonISelLowering.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a4325ac8c417ff225d90df7d007fb9ed5"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a4325ac8c417ff225d90df7d007fb9ed5">llvm::HexagonTargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</div><div class="ttdoc">isFPImmLegal - Returns true if the target can instruction select the specified FP immediate natively.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03630">HexagonISelLowering.cpp:3630</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdeci">@ Ins</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00160">MipsISelLowering.h:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a5d69ac23620c0b0e851ca41f65450544"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a5d69ac23620c0b0e851ca41f65450544">llvm::HexagonTargetLowering::LowerDYNAMIC_STACKALLOC</a></div><div class="ttdeci">SDValue LowerDYNAMIC_STACKALLOC(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l00743">HexagonISelLowering.cpp:743</a></div></div>
<div class="ttc" id="aLVLGen_8cpp_html_a0a198e38a5def54ba58bebc655eda8e7"><div class="ttname"><a href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a></div><div class="ttdeci">#define RegName(no)</div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_ab58f93b4da299b1ec6a93221721c91b9"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#ab58f93b4da299b1ec6a93221721c91b9">llvm::HexagonTargetLowering::LowerVSELECT</a></div><div class="ttdeci">SDValue LowerVSELECT(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01088">HexagonISelLowering.cpp:1088</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a2e266472b2d7351f92aa8a1d51d05fec"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a2e266472b2d7351f92aa8a1d51d05fec">llvm::HexagonTargetLowering::isLegalICmpImmediate</a></div><div class="ttdeci">bool isLegalICmpImmediate(int64_t Imm) const override</div><div class="ttdoc">isLegalICmpImmediate - Return true if the specified immediate is legal icmp immediate,...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03684">HexagonISelLowering.cpp:3684</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00047">PassBuilderBindings.cpp:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine's calling convention.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01485">Instructions.h:1485</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a3d826fb8e0df349f732980a1450567bc"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a3d826fb8e0df349f732980a1450567bc">llvm::HexagonTargetLowering::LowerVACOPY</a></div><div class="ttdeci">SDValue LowerVACOPY(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01011">HexagonISelLowering.cpp:1011</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a589a475ec9e7607bfb645905d5170402"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a589a475ec9e7607bfb645905d5170402">llvm::HexagonTargetLowering::allowsMemoryAccess</a></div><div class="ttdeci">bool allowsMemoryAccess(LLVMContext &amp;Context, const DataLayout &amp;DL, EVT VT, unsigned AddrSpace, Align Alignment, MachineMemOperand::Flags Flags, unsigned *Fast) const override</div><div class="ttdoc">Return true if the target supports a memory access of this type for the given address space and align...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03764">HexagonISelLowering.cpp:3764</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00af3fe95001bc213eb3d119514db3d3fdc"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00af3fe95001bc213eb3d119514db3d3fdc">llvm::HexagonISD::TSTBIT</a></div><div class="ttdeci">@ TSTBIT</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00070">HexagonISelLowering.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00ade8c9de814bdf20764d9930c5374a9c7"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ade8c9de814bdf20764d9930c5374a9c7">llvm::HexagonISD::CONST32_GP</a></div><div class="ttdeci">@ CONST32_GP</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00038">HexagonISelLowering.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a41f0cd699a3f8d909d1864c270081883"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a41f0cd699a3f8d909d1864c270081883">llvm::HexagonTargetLowering::LowerFormalArguments</a></div><div class="ttdeci">SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</div><div class="ttdoc">This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array,...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l00773">HexagonISelLowering.cpp:773</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a57d212a16cfd2e14e8b03f0b460010ef"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a57d212a16cfd2e14e8b03f0b460010ef">llvm::HexagonTargetLowering::LowerToTLSGeneralDynamicModel</a></div><div class="ttdeci">SDValue LowerToTLSGeneralDynamicModel(GlobalAddressSDNode *GA, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01376">HexagonISelLowering.cpp:1376</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a0daf5dcb8b3589091c63b58d04976482"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a0daf5dcb8b3589091c63b58d04976482">llvm::HexagonTargetLowering::LowerZERO_EXTEND</a></div><div class="ttdeci">SDValue LowerZERO_EXTEND(SDValue Op, SelectionDAG &amp;DAG) const</div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a156e21793a30b3a9b675d8191d894697"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a156e21793a30b3a9b675d8191d894697">llvm::HexagonTargetLowering::isCtlzFast</a></div><div class="ttdeci">bool isCtlzFast() const override</div><div class="ttdoc">Return true if ctlz instruction is fast.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00153">HexagonISelLowering.h:153</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00ac65e616bc5472be645d8f5719202780e"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00ac65e616bc5472be645d8f5719202780e">llvm::HexagonISD::ALLOCA</a></div><div class="ttdeci">@ ALLOCA</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00041">HexagonISelLowering.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a6b5e20840f3da6bd17be57947204f8c9"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a6b5e20840f3da6bd17be57947204f8c9">llvm::HexagonTargetLowering::allowTruncateForTailCall</a></div><div class="ttdeci">bool allowTruncateForTailCall(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if a truncation from FromTy to ToTy is permitted when deciding whether a call is in tail ...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03061">HexagonISelLowering.cpp:3061</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicCmpXchgInst_html"><div class="ttname"><a href="classllvm_1_1AtomicCmpXchgInst.html">llvm::AtomicCmpXchgInst</a></div><div class="ttdoc">An instruction that atomically checks whether a specified value is in a memory location,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00513">Instructions.h:513</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a36d79249249c0e44fe3450f4894fd732"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a36d79249249c0e44fe3450f4894fd732">llvm::HexagonTargetLowering::LowerGlobalTLSAddress</a></div><div class="ttdeci">SDValue LowerGlobalTLSAddress(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l01412">HexagonISelLowering.cpp:1412</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a85e56e243be25ece4e149f9af2344848"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a85e56e243be25ece4e149f9af2344848">llvm::HexagonISD::OP_END</a></div><div class="ttdeci">@ OP_END</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00119">HexagonISelLowering.h:119</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a58e2f927d956dd0f74358ceb6d5078d4"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a58e2f927d956dd0f74358ceb6d5078d4">llvm::HexagonISD::ADDC</a></div><div class="ttdeci">@ ADDC</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00039">HexagonISelLowering.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a4623112d6a3de641f2af75604341bc64"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a4623112d6a3de641f2af75604341bc64">llvm::HexagonTargetLowering::shouldExpandAtomicLoadInIR</a></div><div class="ttdeci">AtomicExpansionKind shouldExpandAtomicLoadInIR(LoadInst *LI) const override</div><div class="ttdoc">Returns how the given (atomic) load should be expanded by the IR-level AtomicExpand pass.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l03875">HexagonISelLowering.cpp:3875</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_aded931e298cfa08b5038ca2b63c06bb8"><div class="ttname"><a href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">llvm::MVT::getIntegerVT</a></div><div class="ttdeci">static MVT getIntegerVT(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l01246">MachineValueType.h:1246</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_a24dd4520150ae503a82945677a5fb566"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#a24dd4520150ae503a82945677a5fb566">llvm::HexagonTargetLowering::LowerVASTART</a></div><div class="ttdeci">SDValue LowerVASTART(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l00944">HexagonISelLowering.cpp:944</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonTargetLowering_html_abab5c0fc75e29893cbf89936365efbc1"><div class="ttname"><a href="classllvm_1_1HexagonTargetLowering.html#abab5c0fc75e29893cbf89936365efbc1">llvm::HexagonTargetLowering::LowerINTRINSIC_VOID</a></div><div class="ttdeci">SDValue LowerINTRINSIC_VOID(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8cpp_source.html#l00728">HexagonISelLowering.cpp:728</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:12:05 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
