{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605212653407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus Prime " "Running Quartus Prime Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605212653407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 17:24:13 2020 " "Processing started: Thu Nov 12 17:24:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605212653407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1605212653407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2MipsUnicycle -c Lab2MipsUnicycle --convert_bdf_to_vhdl=\"C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/signextend16to32bit.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2MipsUnicycle -c Lab2MipsUnicycle --convert_bdf_to_vhdl=\"C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/signextend16to32bit.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1605212653408 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "rom32bit.qip " "Tcl Script File rom32bit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE rom32bit.qip " "set_global_assignment -name QIP_FILE rom32bit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1605212653525 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1605212653525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16to32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file signextend16to32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signextend16to32bit " "Found entity 1: signextend16to32bit" {  } { { "signextend16to32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/signextend16to32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605212653644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605212653644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1605212653663 ""}
{ "Error" "EGDFX_TOO_MANY_NAMES_FOR_BUS" "Output32bit_ALTERA_SYNTHESIZED\[15..0\] Output32bit_ALTERA_SYNTHESIZED\[31..16\] " "Bus contains incompatible signal names -- \"Output32bit_ALTERA_SYNTHESIZED\[15..0\]\" and \"Output32bit_ALTERA_SYNTHESIZED\[31..16\]\"" {  } { { "signextend16to32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/signextend16to32bit.bdf" { { 448 680 720 448 "" "" } { 432 720 1016 449 "Output32bit\[15..0\]" "" } { -168 720 736 -168 "" "" } { -200 720 736 -200 "" "" } { -200 720 720 -168 "" "" } { -136 720 736 -136 "" "" } { -168 720 720 -136 "" "" } { -104 720 736 -104 "" "" } { -136 720 720 -104 "" "" } { -72 720 736 -72 "" "" } { -104 720 720 -72 "" "" } { -40 720 736 -40 "" "" } { -72 720 720 -40 "" "" } { -8 720 736 -8 "" "" } { -40 720 720 -8 "" "" } { 24 720 736 24 "" "" } { -8 720 720 24 "" "" } { 56 720 736 56 "" "" } { 24 720 720 56 "" "" } { 88 720 736 88 "" "" } { 56 720 720 88 "" "" } { 120 720 736 120 "" "" } { 88 720 720 120 "" "" } { 152 720 736 152 "" "" } { 120 720 720 152 "" "" } { 184 720 736 184 "" "" } { 152 720 720 184 "" "" } { 216 720 736 216 "" "" } { 184 720 720 216 "" "" } { 248 720 736 248 "" "" } { 280 720 736 280 "" "" } { 216 720 720 248 "" "" } { 248 720 720 280 "" "" } { 280 696 720 448 "Input16bit\[15\]" "" } { 264 832 1016 281 "Output32bit\[16\]" "" } { 280 992 1016 448 "Output32bit\[31..16\]" "" } { 232 832 1016 249 "Output32bit\[17\]" "" } { 248 1016 1016 280 "" "" } { 200 832 1016 217 "Output32bit\[18\]" "" } { 216 1016 1016 248 "" "" } { 168 832 1016 185 "Output32bit\[19\]" "" } { 184 1016 1016 216 "" "" } { -216 832 1016 -199 "Output32bit\[31\]" "" } { -184 832 1016 -167 "Output32bit\[30\]" "" } { -200 1016 1016 -168 "" "" } { -152 832 1016 -135 "Output32bit\[29\]" "" } { -168 1016 1016 -136 "" "" } { -120 832 1016 -103 "Output32bit\[28\]" "" } { -136 1016 1016 -104 "" "" } { -88 832 1016 -71 "Output32bit\[27\]" "" } { -104 1016 1016 -72 "" "" } { -56 832 1016 -39 "Output32bit\[26\]" "" } { -72 1016 1016 -40 "" "" } { -24 832 1016 -7 "Output32bit\[25\]" "" } { -40 1016 1016 -8 "" "" } { 8 832 1016 25 "Output32bit\[24\]" "" } { -8 1016 1016 24 "" "" } { 40 832 1016 57 "Output32bit\[23\]" "" } { 24 1016 1016 56 "" "" } { 72 832 1016 89 "Output32bit\[22\]" "" } { 56 1016 1016 88 "" "" } { 104 832 1016 121 "Output32bit\[21\]" "" } { 88 1016 1016 120 "" "" } { 136 832 1016 153 "Output32bit\[20\]" "" } { 120 1016 1016 152 "" "" } { 152 1016 1016 184 "" "" } } } }  } 0 275037 "Bus contains incompatible signal names -- \"%1!s!\" and \"%2!s!\"" 0 0 "Design Software" 0 -1 1605212653665 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1605212653665 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create VHDL File 2 s 1  Quartus Prime " "Quartus Prime Create VHDL File was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605212653670 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 12 17:24:13 2020 " "Processing ended: Thu Nov 12 17:24:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605212653670 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605212653670 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605212653670 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1605212653670 ""}
