
---------- Begin Simulation Statistics ----------
final_tick                               2745316879389                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 558403                       # Simulator instruction rate (inst/s)
host_mem_usage                                9680716                       # Number of bytes of host memory used
host_op_rate                                   995043                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1840.58                       # Real time elapsed on the host
host_tick_rate                             1491546115                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788099                       # Number of instructions simulated
sim_ops                                    1831461231                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.745317                       # Number of seconds simulated
sim_ticks                                2745316879389                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.975354                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.024646                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203182694                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              5007548.702735                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              198175145.297265                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        235945707                       # Number of branches fetched
system.cpu1.committedInsts                 1000000000                       # Number of instructions committed
system.cpu1.committedOps                   1778663510                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  301390361                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                     18835341                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  114776714                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       552180                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1278068988                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           61                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      8244194833                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                8244194833                       # Number of busy cycles
system.cpu1.num_cc_register_reads          1194687207                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          549028320                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    187919433                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              16784849                       # Number of float alu accesses
system.cpu1.num_fp_insts                     16784849                       # number of float instructions
system.cpu1.num_fp_register_reads            17600009                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           10349970                       # number of times the floating registers were written
system.cpu1.num_func_calls                   33951343                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1751848982                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1751848982                       # number of integer instructions
system.cpu1.num_int_register_reads         3533242593                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1411266192                       # number of times the integer registers were written
system.cpu1.num_load_insts                  301350804                       # Number of load instructions
system.cpu1.num_mem_refs                    416127511                       # number of memory refs
system.cpu1.num_store_insts                 114776707                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             20195478      1.14%      1.14% # Class of executed instruction
system.cpu1.op_class::IntAlu               1326816945     74.60%     75.73% # Class of executed instruction
system.cpu1.op_class::IntMult                 3164679      0.18%     75.91% # Class of executed instruction
system.cpu1.op_class::IntDiv                  4825055      0.27%     76.18% # Class of executed instruction
system.cpu1.op_class::FloatAdd                2088766      0.12%     76.30% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     76.30% # Class of executed instruction
system.cpu1.op_class::SimdAlu                  356154      0.02%     76.32% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      32      0.00%     76.32% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  780858      0.04%     76.36% # Class of executed instruction
system.cpu1.op_class::SimdMisc                4308032      0.24%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     76.60% # Class of executed instruction
system.cpu1.op_class::MemRead               298976779     16.81%     93.41% # Class of executed instruction
system.cpu1.op_class::MemWrite              109122620      6.14%     99.55% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            2374025      0.13%     99.68% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           5654087      0.32%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1778663510                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  307                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3383125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7029260                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    124324548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    248650055                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1155                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3297335                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       424748                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2958377                       # Transaction distribution
system.membus.trans_dist::ReadExReq            348800                       # Transaction distribution
system.membus.trans_dist::ReadExResp           348800                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3297335                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10675395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10675395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10675395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    260536512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    260536512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               260536512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3646135                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3646135    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3646135                       # Request fanout histogram
system.membus.reqLayer4.occupancy         13024361330                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        19513167690                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38344950                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38344950                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38344950                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38344950                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 85400.779510                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 85400.779510                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 85400.779510                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 85400.779510                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     38045916                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38045916                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     38045916                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38045916                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84734.779510                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84734.779510                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84734.779510                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84734.779510                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38344950                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38344950                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 85400.779510                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 85400.779510                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     38045916                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38045916                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84734.779510                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84734.779510                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          428.950838                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   428.950838                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.837795                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.837795                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30842035758                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30842035758                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30842035758                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30842035758                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88647.937312                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88647.937312                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88647.937312                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88647.937312                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          528                       # number of writebacks
system.cpu0.dcache.writebacks::total              528                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30610323702                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30610323702                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30610323702                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30610323702                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87981.937312                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87981.937312                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87981.937312                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87981.937312                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30830271867                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30830271867                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88679.376020                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88679.376020                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30598730307                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30598730307                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88013.376020                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88013.376020                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11763891                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11763891                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45952.699219                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45952.699219                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11593395                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11593395                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45286.699219                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45286.699219                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999998                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1278068172                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1278068172                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1278068172                       # number of overall hits
system.cpu1.icache.overall_hits::total     1278068172                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          816                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           816                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          816                       # number of overall misses
system.cpu1.icache.overall_misses::total          816                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     69467796                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     69467796                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     69467796                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     69467796                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1278068988                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1278068988                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1278068988                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1278068988                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 85132.102941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 85132.102941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 85132.102941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 85132.102941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu1.icache.writebacks::total              304                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          816                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          816                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     68924340                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     68924340                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     68924340                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     68924340                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 84466.102941                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84466.102941                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 84466.102941                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84466.102941                       # average overall mshr miss latency
system.cpu1.icache.replacements                   304                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1278068172                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1278068172                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          816                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          816                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     69467796                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     69467796                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1278068988                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1278068988                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 85132.102941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 85132.102941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          816                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     68924340                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     68924340                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 84466.102941                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84466.102941                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          507.373097                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1278068988                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              816                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1566261.014706                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   507.373097                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.990963                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.990963                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10224552720                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10224552720                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    292190749                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       292190749                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    292190749                       # number of overall hits
system.cpu1.dcache.overall_hits::total      292190749                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    123976326                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     123976326                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    123976326                       # number of overall misses
system.cpu1.dcache.overall_misses::total    123976326                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1699468158006                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1699468158006                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1699468158006                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1699468158006                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    416167075                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    416167075                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    416167075                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    416167075                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.297900                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.297900                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.297900                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.297900                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 13708.005495                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 13708.005495                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 13708.005495                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 13708.005495                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     78616298                       # number of writebacks
system.cpu1.dcache.writebacks::total         78616298                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    123976326                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    123976326                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    123976326                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    123976326                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1616899924890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1616899924890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1616899924890                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1616899924890                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.297900                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.297900                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.297900                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.297900                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 13042.005495                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13042.005495                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 13042.005495                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13042.005495                       # average overall mshr miss latency
system.cpu1.dcache.replacements             123976318                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    190074531                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      190074531                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    111315830                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    111315830                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1531465637697                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1531465637697                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    301390361                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    301390361                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.369341                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.369341                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 13757.842328                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13757.842328                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    111315830                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    111315830                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1457329294917                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1457329294917                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.369341                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.369341                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13091.842328                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13091.842328                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    102116218                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     102116218                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     12660496                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     12660496                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 168002520309                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 168002520309                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    114776714                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    114776714                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.110305                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.110305                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 13269.821365                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13269.821365                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     12660496                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     12660496                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 159570629973                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 159570629973                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.110305                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.110305                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 12603.821365                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12603.821365                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          416167075                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        123976326                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.356827                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3453312926                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3453312926                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 453                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                   8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data           120678911                       # number of demand (read+write) hits
system.l2.demand_hits::total                120679372                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                453                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                  8                       # number of overall hits
system.l2.overall_hits::.cpu1.data          120678911                       # number of overall hits
system.l2.overall_hits::total               120679372                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347463                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3297415                       # number of demand (read+write) misses
system.l2.demand_misses::total                3646135                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347463                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              808                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3297415                       # number of overall misses
system.l2.overall_misses::total               3646135                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37590372                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30252929787                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     68021577                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 280906502310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     311265044046                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37590372                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30252929787                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     68021577                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 280906502310                       # number of overall miss cycles
system.l2.overall_miss_latency::total    311265044046                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       123976326                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            124325507                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      123976326                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           124325507                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998698                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.990196                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.026597                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.029327                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998698                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.990196                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.026597                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.029327                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83720.204900                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87068.061310                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84185.120050                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85189.914618                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85368.491305                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83720.204900                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87068.061310                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84185.120050                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85189.914618                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85368.491305                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              424748                       # number of writebacks
system.l2.writebacks::total                    424748                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3297415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3646135                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3297415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3646135                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34526112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27881154194                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     62507249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 258398259024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 286376446579                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34526112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27881154194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     62507249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 258398259024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 286376446579                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.990196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.026597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.029327                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.990196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.026597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.029327                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76895.572383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80242.081010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77360.456683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78363.887780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78542.469376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76895.572383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80242.081010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77360.456683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78363.887780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78542.469376                       # average overall mshr miss latency
system.l2.replacements                        3384177                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     78616826                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         78616826                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     78616826                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     78616826                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          322                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              322                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          322                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          322                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          103                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           103                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         12311814                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              12311952                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            118                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         348682                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              348800                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     10001988                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  29798249922                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29808251910                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     12660496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          12660752                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.460938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.027541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.027550                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84762.610169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85459.673634                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85459.437815                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       348682                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         348800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      9196683                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  27418129076                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27427325759                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.460938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.027541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.027550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77937.991525                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78633.623405                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78633.388071                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst             8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1257                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37590372                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     68021577                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    105611949                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1265                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.990196                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993676                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83720.204900                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84185.120050                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84019.052506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          808                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34526112                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     62507249                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     97033361                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.990196                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993676                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76895.572383                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77360.456683                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77194.400159                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data    108367097                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total         108367412                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2948733                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3296078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30242927799                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 251108252388                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 281351180187                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    111315830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     111663490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.026490                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.029518                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87068.844518                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85158.016134                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85359.381722                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347345                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2948733                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3296078                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27871957511                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 230980129948                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 258852087459                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.026490                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029518                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80242.863755                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78331.992062                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78533.362214                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 260192.710412                       # Cycle average of tags in use
system.l2.tags.total_refs                   248649952                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3646321                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.192008                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.088423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       75.073171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    54659.654547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      115.139544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    205319.754727                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.208510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.783233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992556                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          889                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7894                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       253360                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3982047201                       # Number of tag accesses
system.l2.tags.data_accesses               3982047201                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22237632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         51712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     211034560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          233352640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     27183872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        27183872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3297415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3646135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       424748                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             424748                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            10467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          8100206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            18836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         76870747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              85000257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        10467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        18836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            29304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        9901907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9901907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        9901907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           10467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         8100206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           18836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        76870747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             94902164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    424400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3288779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.050167462004                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24470                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24470                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8393801                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             400099                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3646135                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     424748                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3646135                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   424748                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8636                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   348                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            114716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            114560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            112828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            115476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            114101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            112733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            112989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            112612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            114356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            113309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           116549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           113717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           112981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           111189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           116681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           115721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           115774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           112658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           112051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           114028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           113717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           112980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           112129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           115209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           111193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           114189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           113732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           112763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           112874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           113563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            13322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            13375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            13372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            13224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            13106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            13227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            13181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            13312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            13233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            13377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            13197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            13317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            13194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            13429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            13040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            13323                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  76617041128                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12120146668                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            140244173636                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21063.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38555.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3646135                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               424748                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3605145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  16606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  24467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  24474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  24471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  24472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  24471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  24470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  24476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  24474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  24472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  24472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  24476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  24470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  24470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  24470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  24470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  24470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4061846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      4061846    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4061846                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     148.621455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.975408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1021.668703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        24452     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191           17      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-143359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24470                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.341520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.315758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.932582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7866     32.15%     32.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              404      1.65%     33.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16177     66.11%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               23      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24470                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              232799936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  552704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                27158208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               233352640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             27183872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        84.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     85.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2745275907402                       # Total gap between requests
system.mem_ctrls.avgGap                     674368.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22237632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        51712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    210481856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     27158208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10467.279830514686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 8100205.905902281404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 18836.441209478544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 76669421.144143119454                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9892558.561780435964                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3297415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       424748                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16478156                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13986999281                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     30002771                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 126210693428                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 151396747122600                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36699.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40254.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37132.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38275.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 356438987.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         3167858309.616502                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         5592488323.509313                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        4990058106.040553                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       500660095.824090                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     238308694354.824158                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     84605233032.676666                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     837663755951.642822                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1174828748182.101074                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        427.939214                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2535731985362                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 123411050000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  86173844027                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         3166086858.480469                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5589361030.927098                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4987246631.080589                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       500398240.608090                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     238308694354.824158                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     84592339814.026245                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     837672656853.853271                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1174816783791.766357                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        427.934856                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2535773121592                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 123411050000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  86132707797                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2745316879389                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         111664755                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     79041574                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          322                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        48666829                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         12660752                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        12660752                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1265                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    111663490                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    371928970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             372975562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22300416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        71680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12965927936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12988329920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3384177                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27183872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        127709684                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000009                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003007                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              127708529    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1155      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          127709684                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       135159488883                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy      123852349674                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            815184                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         348781876                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            449215                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
