Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\osour\Desktop\EmbSys\Lab4\Lab4.0-Rendu\hw\quartus\soc_system.qsys --block-symbol-file --output-directory=C:\Users\osour\Desktop\EmbSys\Lab4\Lab4.0-Rendu\hw\quartus\soc_system --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading quartus/soc_system.qsys
Progress: Reading input file
Progress: Adding address_span_extender_0 [altera_address_span_extender 21.1]
Progress: Parameterizing module address_span_extender_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd_component_0 [lcd_component 1.0]
Progress: Parameterizing module lcd_component_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_leds [altera_avalon_pio 21.1]
Progress: Parameterizing module pio_leds
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\osour\Desktop\EmbSys\Lab4\Lab4.0-Rendu\hw\quartus\soc_system.qsys --synthesis=VHDL --output-directory=C:\Users\osour\Desktop\EmbSys\Lab4\Lab4.0-Rendu\hw\quartus\soc_system\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading quartus/soc_system.qsys
Progress: Reading input file
Progress: Adding address_span_extender_0 [altera_address_span_extender 21.1]
Progress: Parameterizing module address_span_extender_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd_component_0 [lcd_component 1.0]
Progress: Parameterizing module lcd_component_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_leds [altera_avalon_pio 21.1]
Progress: Parameterizing module pio_leds
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide.
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 7 bit wide, but the slave is 8 bit wide.
Info: address_span_extender_0: "soc_system" instantiated altera_address_span_extender "address_span_extender_0"
Info: hps_0: "Running  for module: hps_0"
Warning: hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/Users/osour/AppData/Local/Temp/alt9349_7536562695451616219.dir/0033_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9349_7536562695451616219.dir/0033_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'
Info: jtag_uart_0: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: lcd_component_0: "soc_system" instantiated lcd_component "lcd_component_0"
Info: nios2_gen2_0: "soc_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/osour/AppData/Local/Temp/alt9349_7536562695451616219.dir/0035_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9349_7536562695451616219.dir/0035_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_leds: Starting RTL generation for module 'soc_system_pio_leds'
Info: pio_leds:   Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_leds --dir=C:/Users/osour/AppData/Local/Temp/alt9349_7536562695451616219.dir/0036_pio_leds_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9349_7536562695451616219.dir/0036_pio_leds_gen//soc_system_pio_leds_component_configuration.pl  --do_build_sim=0  ]
Info: pio_leds: Done RTL generation for module 'soc_system_pio_leds'
Info: pio_leds: "soc_system" instantiated altera_avalon_pio "pio_leds"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/21.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=soc_system_nios2_gen2_0_cpu --dir=C:/Users/osour/AppData/Local/Temp/alt9349_7536562695451616219.dir/0040_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/21.1/quartus/bin64/ --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9349_7536562695451616219.dir/0040_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.12.23 16:36:56 (*) Starting Nios II generation
Info: cpu: # 2022.12.23 16:36:56 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.12.23 16:36:56 (*)   Creating all objects for CPU
Info: cpu: # 2022.12.23 16:36:56 (*)     Testbench
Info: cpu: # 2022.12.23 16:36:56 (*)     Instruction decoding
Info: cpu: # 2022.12.23 16:36:56 (*)       Instruction fields
Info: cpu: # 2022.12.23 16:36:56 (*)       Instruction decodes
Info: cpu: # 2022.12.23 16:36:57 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.12.23 16:36:57 (*)       Instruction controls
Info: cpu: # 2022.12.23 16:36:57 (*)     Pipeline frontend
Info: cpu: # 2022.12.23 16:36:57 (*)     Pipeline backend
Info: cpu: # 2022.12.23 16:36:58 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.12.23 16:36:58 (*)   Creating plain-text RTL
Info: cpu: # 2022.12.23 16:36:59 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/quartus/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: lcd_component_0_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "lcd_component_0_slave_burst_adapter"
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: lcd_component_0_avalon_slave_0_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "lcd_component_0_avalon_slave_0_cmd_width_adapter"
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/quartus/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of "{C:/intelfpga_lite/21.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command "{C:/intelfpga_lite/21.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: /mnt/c/intelfpga_lite/21.1/quartus/bin64/uniphy_mcc.exe -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer/sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010000110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010100110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001001001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011001000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: UniPHY Sequencer Microcode Compiler
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Copyright (C) 2021  Intel Corporation. All rights reserved.
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Info: Reading sequencer_mc/ac_rom.s ...
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Info: Reading sequencer_mc/inst_rom.s ...
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Info: Writing ../hps_AC_ROM.hex ...
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Info: Writing ../hps_inst_ROM.hex ...
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Info: Writing sequencer/sequencer_auto_ac_init.c ...
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally
Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining
Error: border: Execution of script generate_hps_sdram.tcl failed
Error: border: 2022.12.23.16:37:02 Info:
Error: border: ********************************************************************************************************************
Error: border: 
Error: border: Use qsys-generate for a simpler command-line interface for generating IP.
Error: border: 
Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.
Error: border: 
Error: border: ********************************************************************************************************************
Error: border: 2022.12.23.16:37:04 Warning: Ignored parameter assignment device=5CSEMA4U23C6
Error: border: 2022.12.23.16:37:04 Warning: Ignored parameter assignment extended_family_support=true
Error: border: 2022.12.23.16:37:09 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Error: border: 2022.12.23.16:37:09 Warning: hps_sdram.seq: This module has no ports or interfaces
Error: border: 2022.12.23.16:37:09 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit.
Error: border: 2022.12.23.16:37:09 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit.
Error: border: 2022.12.23.16:37:09 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit.
Error: border: 2022.12.23.16:37:09 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit.
Error: border: 2022.12.23.16:37:09 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master
Error: border: 2022.12.23.16:37:09 Info: hps_sdram: Generating altera_mem_if_hps_emif "hps_sdram" for QUARTUS_SYNTH
Error: border: 2022.12.23.16:37:10 Info: pll: "hps_sdram" instantiated altera_mem_if_hps_pll "pll"
Error: border: 2022.12.23.16:37:10 Info: p0: Generating clock pair generator
Error: border: 2022.12.23.16:37:11 Info: p0: Generating hps_sdram_p0_altdqdqs
Error: border: 2022.12.23.16:37:16 Info: p0:
Error: border: 2022.12.23.16:37:16 Info: p0: *****************************
Error: border: 2022.12.23.16:37:16 Info: p0:
Error: border: 2022.12.23.16:37:16 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl
Error: border: 2022.12.23.16:37:16 Info: p0: script after running Synthesis and before Fitting.
Error: border: 2022.12.23.16:37:16 Info: p0:
Error: border: 2022.12.23.16:37:16 Info: p0: *****************************
Error: border: 2022.12.23.16:37:16 Info: p0:
Error: border: 2022.12.23.16:37:16 Info: p0: "hps_sdram" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Error: border: 2022.12.23.16:37:22 Error: seq: Error during execution of "{C:/intelfpga_lite/21.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error: border: 2022.12.23.16:37:22 Error: seq: Execution of command "{C:/intelfpga_lite/21.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error: border: 2022.12.23.16:37:22 Error: seq: /mnt/c/intelfpga_lite/21.1/quartus/bin64/uniphy_mcc.exe -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer/sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010000110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010100110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001001001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011001000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1
Error: border: 2022.12.23.16:37:22 Error: seq: UniPHY Sequencer Microcode Compiler
Error: border: 2022.12.23.16:37:22 Error: seq: Copyright (C) 2021  Intel Corporation. All rights reserved.
Error: border: 2022.12.23.16:37:22 Error: seq: Info: Reading sequencer_mc/ac_rom.s ...
Error: border: 2022.12.23.16:37:22 Error: seq: Info: Reading sequencer_mc/inst_rom.s ...
Error: border: 2022.12.23.16:37:22 Error: seq: Info: Writing ../hps_AC_ROM.hex ...
Error: border: 2022.12.23.16:37:22 Error: seq: Info: Writing ../hps_inst_ROM.hex ...
Error: border: 2022.12.23.16:37:22 Error: seq: Info: Writing sequencer/sequencer_auto_ac_init.c ...
Error: border: 2022.12.23.16:37:22 Error: seq: child process exited abnormally
Error: border: 2022.12.23.16:37:22 Info: seq: "hps_sdram" instantiated altera_mem_if_hhp_ddr3_qseq "seq"
Error: border: 2022.12.23.16:37:22 Error: Generation stopped, 3 or more modules remaining
Error: border: 2022.12.23.16:37:22 Info: hps_sdram: Done "hps_sdram" with 7 modules, 38 files
Info: border: "hps_io" instantiated altera_interface_generator "border"
Error: Generation stopped, 2 or more modules remaining
Info: soc_system: Done "soc_system" with 46 modules, 117 files
Error: qsys-generate failed with exit code 1: 58 Errors, 6 Warnings
Info: Finished: Create HDL design files for synthesis
