// Seed: 2125894090
module module_0 (
    output supply1 id_0,
    input wor id_1
);
  wire id_3 = id_3;
  assign id_0 = 1;
  integer id_5;
  always id_5 <= 1 < 1;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    output wire id_2,
    input tri1 id_3,
    output wand id_4
);
  tri id_6;
  assign id_4 = id_0;
  for (id_7 = 1 - 1; id_6 + id_7 ^ 1 ^ 1; id_4 = id_0) begin : LABEL_0
    id_8 :
    assert property (@(posedge id_0 or posedge 1) id_8)
    else;
  end
  assign id_6 = id_7;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  assign modCall_1.type_0 = 0;
endmodule
