
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.20
 Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -vhdl add_key.vhd add_left.vhd block_top.vhd des_cipher_top.vhd des_top.vhd e_expansion_function.vhd key_schedule.vhd p_box.vhd s1_box.vhd s2_box.vhd s3_box.vhd s4_box.vhd s5_box.vhd s6_box.vhd s7_box.vhd s8_box.vhd s_box.vhd tdes_top.vhd

yosys> verific -vhdl add_key.vhd add_left.vhd block_top.vhd des_cipher_top.vhd des_top.vhd e_expansion_function.vhd key_schedule.vhd p_box.vhd s1_box.vhd s2_box.vhd s3_box.vhd s4_box.vhd s5_box.vhd s6_box.vhd s7_box.vhd s8_box.vhd s_box.vhd tdes_top.vhd

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-INFO [VHDL-1504] default VHDL library search path is now "/home/users/aram/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008"
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'add_key.vhd'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'ieee.std_logic_1164' from file '/home/users/aram/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/ieee/std_logic_1164.vdb'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'std.standard' from file '/home/users/aram/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/std/standard.vdb'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'std.textio' from file '/home/users/aram/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/std/textio.vdb'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'ieee.std_logic_arith' from file '/home/users/aram/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/ieee/std_logic_arith.vdb'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'ieee.std_logic_unsigned' from file '/home/users/aram/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/ieee/std_logic_unsigned.vdb'
VERIFIC-INFO [VHDL-1012] add_key.vhd:68: analyzing entity 'add_key'
VERIFIC-INFO [VHDL-1010] add_key.vhd:91: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'add_left.vhd'
VERIFIC-INFO [VHDL-1012] add_left.vhd:68: analyzing entity 'add_left'
VERIFIC-INFO [VHDL-1010] add_left.vhd:76: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'block_top.vhd'
VERIFIC-INFO [VHDL-1012] block_top.vhd:68: analyzing entity 'block_top'
VERIFIC-INFO [VHDL-1010] block_top.vhd:90: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'des_cipher_top.vhd'
VERIFIC-INFO [VHDL-1012] des_cipher_top.vhd:67: analyzing entity 'des_cipher_top'
VERIFIC-INFO [VHDL-1010] des_cipher_top.vhd:90: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'des_top.vhd'
VERIFIC-INFO [VHDL-1012] des_top.vhd:67: analyzing entity 'des_top'
VERIFIC-INFO [VHDL-1010] des_top.vhd:89: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'e_expansion_function.vhd'
VERIFIC-INFO [VHDL-1012] e_expansion_function.vhd:68: analyzing entity 'e_expansion_function'
VERIFIC-INFO [VHDL-1010] e_expansion_function.vhd:82: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'key_schedule.vhd'
VERIFIC-INFO [VHDL-1012] key_schedule.vhd:68: analyzing entity 'key_schedule'
VERIFIC-INFO [VHDL-1010] key_schedule.vhd:83: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'p_box.vhd'
VERIFIC-INFO [VHDL-1012] p_box.vhd:68: analyzing entity 'p_box'
VERIFIC-INFO [VHDL-1010] p_box.vhd:82: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 's1_box.vhd'
VERIFIC-INFO [VHDL-1012] s1_box.vhd:68: analyzing entity 's1_box'
VERIFIC-INFO [VHDL-1010] s1_box.vhd:74: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 's2_box.vhd'
VERIFIC-INFO [VHDL-1012] s2_box.vhd:68: analyzing entity 's2_box'
VERIFIC-INFO [VHDL-1010] s2_box.vhd:74: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 's3_box.vhd'
VERIFIC-INFO [VHDL-1012] s3_box.vhd:68: analyzing entity 's3_box'
VERIFIC-INFO [VHDL-1010] s3_box.vhd:74: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 's4_box.vhd'
VERIFIC-INFO [VHDL-1012] s4_box.vhd:68: analyzing entity 's4_box'
VERIFIC-INFO [VHDL-1010] s4_box.vhd:74: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 's5_box.vhd'
VERIFIC-INFO [VHDL-1012] s5_box.vhd:68: analyzing entity 's5_box'
VERIFIC-INFO [VHDL-1010] s5_box.vhd:74: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 's6_box.vhd'
VERIFIC-INFO [VHDL-1012] s6_box.vhd:68: analyzing entity 's6_box'
VERIFIC-INFO [VHDL-1010] s6_box.vhd:74: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 's7_box.vhd'
VERIFIC-INFO [VHDL-1012] s7_box.vhd:68: analyzing entity 's7_box'
VERIFIC-INFO [VHDL-1010] s7_box.vhd:74: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 's8_box.vhd'
VERIFIC-INFO [VHDL-1012] s8_box.vhd:68: analyzing entity 's8_box'
VERIFIC-INFO [VHDL-1010] s8_box.vhd:74: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 's_box.vhd'
VERIFIC-INFO [VHDL-1012] s_box.vhd:68: analyzing entity 's_box'
VERIFIC-INFO [VHDL-1010] s_box.vhd:89: analyzing architecture 'behavioral'
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'tdes_top.vhd'
VERIFIC-INFO [VHDL-1012] tdes_top.vhd:67: analyzing entity 'tdes_top'
VERIFIC-INFO [VHDL-1010] tdes_top.vhd:106: analyzing architecture 'behavioral'

yosys> synth_rs -top tdes_top -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.44

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top tdes_top

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VHDL-1067] tdes_top.vhd:67: processing 'tdes_top(Behavioral)'
VERIFIC-INFO [VHDL-1067] des_cipher_top.vhd:67: processing 'des_cipher_top(Behavioral)'
VERIFIC-INFO [VHDL-1067] key_schedule.vhd:68: processing 'key_schedule(Behavioral)'
VERIFIC-INFO [VHDL-1067] des_top.vhd:67: processing 'des_top(Behavioral)'
VERIFIC-INFO [VHDL-1172] des_top.vhd:265: 'others' clause is never selected
VERIFIC-INFO [VHDL-1067] block_top.vhd:68: processing 'block_top(Behavioral)'
VERIFIC-INFO [VHDL-1067] e_expansion_function.vhd:68: processing 'e_expansion_function(Behavioral)'
VERIFIC-INFO [VHDL-1067] add_key.vhd:68: processing 'add_key(Behavioral)'
VERIFIC-INFO [VHDL-1067] s_box.vhd:68: processing 's_box(Behavioral)'
VERIFIC-INFO [VHDL-1067] s1_box.vhd:68: processing 's1_box(Behavioral)'
VERIFIC-INFO [VHDL-1067] s2_box.vhd:68: processing 's2_box(Behavioral)'
VERIFIC-INFO [VHDL-1067] s3_box.vhd:68: processing 's3_box(Behavioral)'
VERIFIC-INFO [VHDL-1067] s4_box.vhd:68: processing 's4_box(Behavioral)'
VERIFIC-INFO [VHDL-1067] s5_box.vhd:68: processing 's5_box(Behavioral)'
VERIFIC-INFO [VHDL-1067] s6_box.vhd:68: processing 's6_box(Behavioral)'
VERIFIC-INFO [VHDL-1067] s7_box.vhd:68: processing 's7_box(Behavioral)'
VERIFIC-INFO [VHDL-1067] s8_box.vhd:68: processing 's8_box(Behavioral)'
VERIFIC-INFO [VHDL-1067] p_box.vhd:68: processing 'p_box(Behavioral)'
VERIFIC-INFO [VHDL-1067] add_left.vhd:68: processing 'add_left(Behavioral)'
Importing module tdes_top.
Importing module des_cipher_top(Behavioral).
Importing module des_top(Behavioral).
Importing module block_top(Behavioral).
Importing module add_key(Behavioral).
Importing module add_left(Behavioral).
Importing module e_expansion_function(Behavioral).
Importing module key_schedule(Behavioral).
Importing module p_box(Behavioral).
Importing module s_box(Behavioral).
Importing module s1_box(Behavioral).
Importing module s2_box(Behavioral).
Importing module s3_box(Behavioral).
Importing module s4_box(Behavioral).
Importing module s5_box(Behavioral).
Importing module s6_box(Behavioral).
Importing module s7_box(Behavioral).
Importing module s8_box(Behavioral).

3.3.1. Analyzing design hierarchy..
Top module:  \tdes_top
Used module:     \des_cipher_top(Behavioral)
Used module:         \des_top(Behavioral)
Used module:             \block_top(Behavioral)
Used module:                 \add_left(Behavioral)
Used module:                 \p_box(Behavioral)
Used module:                 \s_box(Behavioral)
Used module:                     \s8_box(Behavioral)
Used module:                     \s7_box(Behavioral)
Used module:                     \s6_box(Behavioral)
Used module:                     \s5_box(Behavioral)
Used module:                     \s4_box(Behavioral)
Used module:                     \s3_box(Behavioral)
Used module:                     \s2_box(Behavioral)
Used module:                     \s1_box(Behavioral)
Used module:                 \add_key(Behavioral)
Used module:                 \e_expansion_function(Behavioral)
Used module:         \key_schedule(Behavioral)

3.3.2. Analyzing design hierarchy..
Top module:  \tdes_top
Used module:     \des_cipher_top(Behavioral)
Used module:         \des_top(Behavioral)
Used module:             \block_top(Behavioral)
Used module:                 \add_left(Behavioral)
Used module:                 \p_box(Behavioral)
Used module:                 \s_box(Behavioral)
Used module:                     \s8_box(Behavioral)
Used module:                     \s7_box(Behavioral)
Used module:                     \s6_box(Behavioral)
Used module:                     \s5_box(Behavioral)
Used module:                     \s4_box(Behavioral)
Used module:                     \s3_box(Behavioral)
Used module:                     \s2_box(Behavioral)
Used module:                     \s1_box(Behavioral)
Used module:                 \add_key(Behavioral)
Used module:                 \e_expansion_function(Behavioral)
Used module:         \key_schedule(Behavioral)
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module s8_box(Behavioral).
<suppressed ~1 debug messages>
Optimizing module s7_box(Behavioral).
<suppressed ~1 debug messages>
Optimizing module s6_box(Behavioral).
<suppressed ~1 debug messages>
Optimizing module s5_box(Behavioral).
<suppressed ~1 debug messages>
Optimizing module s4_box(Behavioral).
<suppressed ~1 debug messages>
Optimizing module s3_box(Behavioral).
<suppressed ~1 debug messages>
Optimizing module s2_box(Behavioral).
<suppressed ~1 debug messages>
Optimizing module s1_box(Behavioral).
<suppressed ~1 debug messages>
Optimizing module s_box(Behavioral).
Optimizing module p_box(Behavioral).
Optimizing module key_schedule(Behavioral).
<suppressed ~1 debug messages>
Optimizing module e_expansion_function(Behavioral).
Optimizing module add_left(Behavioral).
Optimizing module add_key(Behavioral).
Optimizing module block_top(Behavioral).
Optimizing module des_top(Behavioral).
<suppressed ~12 debug messages>
Optimizing module des_cipher_top(Behavioral).
Optimizing module tdes_top.
<suppressed ~20 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module s8_box(Behavioral).
Deleting now unused module s7_box(Behavioral).
Deleting now unused module s6_box(Behavioral).
Deleting now unused module s5_box(Behavioral).
Deleting now unused module s4_box(Behavioral).
Deleting now unused module s3_box(Behavioral).
Deleting now unused module s2_box(Behavioral).
Deleting now unused module s1_box(Behavioral).
Deleting now unused module s_box(Behavioral).
Deleting now unused module p_box(Behavioral).
Deleting now unused module key_schedule(Behavioral).
Deleting now unused module e_expansion_function(Behavioral).
Deleting now unused module add_left(Behavioral).
Deleting now unused module add_key(Behavioral).
Deleting now unused module block_top(Behavioral).
Deleting now unused module des_top(Behavioral).
Deleting now unused module des_cipher_top(Behavioral).
<suppressed ~19 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..
Removed 22 unused cells and 3386 unused wires.
<suppressed ~219 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module tdes_top...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~144 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $verific$memkey3_reg$tdes_top.vhd:214$115 ($aldff) from module tdes_top.
Removing never-active async load on $verific$memkey1_reg$tdes_top.vhd:214$114 ($aldff) from module tdes_top.
Removing never-active async load on $verific$key3_in_internal_reg$tdes_top.vhd:214$113 ($aldff) from module tdes_top.
Removing never-active async load on $verific$key2_in_internal_reg$tdes_top.vhd:214$112 ($aldff) from module tdes_top.
Removing never-active async load on $verific$key1_in_internal_reg$tdes_top.vhd:214$111 ($aldff) from module tdes_top.
Removing never-active async load on $verific$data_out_reg$tdes_top.vhd:214$110 ($aldff) from module tdes_top.
Removing never-active async load on $verific$data_in_internal_reg$tdes_top.vhd:214$116 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\DESTOP.$verific$KeySelect_reg$des_top.vhd:269$1148 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K9_reg$key_schedule.vhd:252$1846 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K8_reg$key_schedule.vhd:252$1845 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K7_reg$key_schedule.vhd:252$1844 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K6_reg$key_schedule.vhd:252$1843 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K5_reg$key_schedule.vhd:252$1842 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K4_reg$key_schedule.vhd:252$1841 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K3_reg$key_schedule.vhd:252$1840 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K2_reg$key_schedule.vhd:252$1839 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K1_reg$key_schedule.vhd:252$1838 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K16_reg$key_schedule.vhd:252$1853 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K15_reg$key_schedule.vhd:252$1852 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K14_reg$key_schedule.vhd:252$1851 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K13_reg$key_schedule.vhd:252$1850 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K12_reg$key_schedule.vhd:252$1849 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K11_reg$key_schedule.vhd:252$1848 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K10_reg$key_schedule.vhd:252$1847 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\DESTOP.$verific$nextstate_reg$des_top.vhd:269$1142 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\DESTOP.$verific$data_out_reg$des_top.vhd:269$1149 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\DESTOP.$verific$RoundCounter_reg$des_top.vhd:269$1143 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\DESTOP.$verific$R_in_internal_reg$des_top.vhd:269$1147 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\DESTOP.$verific$L_in_internal_reg$des_top.vhd:269$1146 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.\DESTOP.$verific$KeySelect_reg$des_top.vhd:269$1148 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP3.$verific$data_in_internal_reg$des_cipher_top.vhd:156$724 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.$verific$data_in_internal_reg$des_cipher_top.vhd:156$724 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K9_reg$key_schedule.vhd:252$1846 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K8_reg$key_schedule.vhd:252$1845 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K7_reg$key_schedule.vhd:252$1844 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K6_reg$key_schedule.vhd:252$1843 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K5_reg$key_schedule.vhd:252$1842 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K4_reg$key_schedule.vhd:252$1841 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K3_reg$key_schedule.vhd:252$1840 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K2_reg$key_schedule.vhd:252$1839 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K1_reg$key_schedule.vhd:252$1838 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K16_reg$key_schedule.vhd:252$1853 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K15_reg$key_schedule.vhd:252$1852 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K14_reg$key_schedule.vhd:252$1851 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K13_reg$key_schedule.vhd:252$1850 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K12_reg$key_schedule.vhd:252$1849 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K11_reg$key_schedule.vhd:252$1848 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K10_reg$key_schedule.vhd:252$1847 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\DESTOP.$verific$nextstate_reg$des_top.vhd:269$1142 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\DESTOP.$verific$L_in_internal_reg$des_top.vhd:269$1146 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\DESTOP.$verific$data_out_reg$des_top.vhd:269$1149 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\DESTOP.$verific$RoundCounter_reg$des_top.vhd:269$1143 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\DESTOP.$verific$R_in_internal_reg$des_top.vhd:269$1147 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\DESTOP.$verific$L_in_internal_reg$des_top.vhd:269$1146 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.\DESTOP.$verific$KeySelect_reg$des_top.vhd:269$1148 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP2.$verific$data_in_internal_reg$des_cipher_top.vhd:156$724 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K9_reg$key_schedule.vhd:252$1846 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K8_reg$key_schedule.vhd:252$1845 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K7_reg$key_schedule.vhd:252$1844 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K6_reg$key_schedule.vhd:252$1843 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K5_reg$key_schedule.vhd:252$1842 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K4_reg$key_schedule.vhd:252$1841 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K3_reg$key_schedule.vhd:252$1840 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K2_reg$key_schedule.vhd:252$1839 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K1_reg$key_schedule.vhd:252$1838 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K16_reg$key_schedule.vhd:252$1853 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K15_reg$key_schedule.vhd:252$1852 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K14_reg$key_schedule.vhd:252$1851 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K13_reg$key_schedule.vhd:252$1850 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K12_reg$key_schedule.vhd:252$1849 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K11_reg$key_schedule.vhd:252$1848 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K10_reg$key_schedule.vhd:252$1847 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\DESTOP.$verific$nextstate_reg$des_top.vhd:269$1142 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\DESTOP.$verific$data_out_reg$des_top.vhd:269$1149 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\DESTOP.$verific$RoundCounter_reg$des_top.vhd:269$1143 ($aldff) from module tdes_top.
Removing never-active async load on $flatten\DESCIPHERTOP1.\DESTOP.$verific$R_in_internal_reg$des_top.vhd:269$1147 ($aldff) from module tdes_top.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~141 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

3.11.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~141 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $verific$out_ready_reg$tdes_top.vhd:214$107 ($dff) from module tdes_top (D = \DESCIPHERTOP3.DESTOP.des_out_rdy, Q = \out_ready, rval = 1'0).
Adding SRST signal on $verific$nextstate_reg$tdes_top.vhd:214$105 ($dff) from module tdes_top (D = $verific$n1262$16, Q = \nextstate, rval = 1'0).
Adding EN signal on $verific$memkey3_reg$tdes_top.vhd:214$115 ($dff) from module tdes_top (D = { \key3_in [0] \key3_in [1] \key3_in [2] \key3_in [3] \key3_in [4] \key3_in [5] \key3_in [6] \key3_in [7] \key3_in [8] \key3_in [9] \key3_in [10] \key3_in [11] \key3_in [12] \key3_in [13] \key3_in [14] \key3_in [15] \key3_in [16] \key3_in [17] \key3_in [18] \key3_in [19] \key3_in [20] \key3_in [21] \key3_in [22] \key3_in [23] \key3_in [24] \key3_in [25] \key3_in [26] \key3_in [27] \key3_in [28] \key3_in [29] \key3_in [30] \key3_in [31] \key3_in [32] \key3_in [33] \key3_in [34] \key3_in [35] \key3_in [36] \key3_in [37] \key3_in [38] \key3_in [39] \key3_in [40] \key3_in [41] \key3_in [42] \key3_in [43] \key3_in [44] \key3_in [45] \key3_in [46] \key3_in [47] \key3_in [48] \key3_in [49] \key3_in [50] \key3_in [51] \key3_in [52] \key3_in [53] \key3_in [54] \key3_in [55] \key3_in [56] \key3_in [57] \key3_in [58] \key3_in [59] \key3_in [60] \key3_in [61] \key3_in [62] \key3_in [63] }, Q = { \memkey3 [0] \memkey3 [1] \memkey3 [2] \memkey3 [3] \memkey3 [4] \memkey3 [5] \memkey3 [6] \memkey3 [7] \memkey3 [8] \memkey3 [9] \memkey3 [10] \memkey3 [11] \memkey3 [12] \memkey3 [13] \memkey3 [14] \memkey3 [15] \memkey3 [16] \memkey3 [17] \memkey3 [18] \memkey3 [19] \memkey3 [20] \memkey3 [21] \memkey3 [22] \memkey3 [23] \memkey3 [24] \memkey3 [25] \memkey3 [26] \memkey3 [27] \memkey3 [28] \memkey3 [29] \memkey3 [30] \memkey3 [31] \memkey3 [32] \memkey3 [33] \memkey3 [34] \memkey3 [35] \memkey3 [36] \memkey3 [37] \memkey3 [38] \memkey3 [39] \memkey3 [40] \memkey3 [41] \memkey3 [42] \memkey3 [43] \memkey3 [44] \memkey3 [45] \memkey3 [46] \memkey3 [47] \memkey3 [48] \memkey3 [49] \memkey3 [50] \memkey3 [51] \memkey3 [52] \memkey3 [53] \memkey3 [54] \memkey3 [55] \memkey3 [56] \memkey3 [57] \memkey3 [58] \memkey3 [59] \memkey3 [60] \memkey3 [61] \memkey3 [62] \memkey3 [63] }).
Adding EN signal on $verific$memkey1_reg$tdes_top.vhd:214$114 ($dff) from module tdes_top (D = { \key1_in [0] \key1_in [1] \key1_in [2] \key1_in [3] \key1_in [4] \key1_in [5] \key1_in [6] \key1_in [7] \key1_in [8] \key1_in [9] \key1_in [10] \key1_in [11] \key1_in [12] \key1_in [13] \key1_in [14] \key1_in [15] \key1_in [16] \key1_in [17] \key1_in [18] \key1_in [19] \key1_in [20] \key1_in [21] \key1_in [22] \key1_in [23] \key1_in [24] \key1_in [25] \key1_in [26] \key1_in [27] \key1_in [28] \key1_in [29] \key1_in [30] \key1_in [31] \key1_in [32] \key1_in [33] \key1_in [34] \key1_in [35] \key1_in [36] \key1_in [37] \key1_in [38] \key1_in [39] \key1_in [40] \key1_in [41] \key1_in [42] \key1_in [43] \key1_in [44] \key1_in [45] \key1_in [46] \key1_in [47] \key1_in [48] \key1_in [49] \key1_in [50] \key1_in [51] \key1_in [52] \key1_in [53] \key1_in [54] \key1_in [55] \key1_in [56] \key1_in [57] \key1_in [58] \key1_in [59] \key1_in [60] \key1_in [61] \key1_in [62] \key1_in [63] }, Q = { \memkey1 [0] \memkey1 [1] \memkey1 [2] \memkey1 [3] \memkey1 [4] \memkey1 [5] \memkey1 [6] \memkey1 [7] \memkey1 [8] \memkey1 [9] \memkey1 [10] \memkey1 [11] \memkey1 [12] \memkey1 [13] \memkey1 [14] \memkey1 [15] \memkey1 [16] \memkey1 [17] \memkey1 [18] \memkey1 [19] \memkey1 [20] \memkey1 [21] \memkey1 [22] \memkey1 [23] \memkey1 [24] \memkey1 [25] \memkey1 [26] \memkey1 [27] \memkey1 [28] \memkey1 [29] \memkey1 [30] \memkey1 [31] \memkey1 [32] \memkey1 [33] \memkey1 [34] \memkey1 [35] \memkey1 [36] \memkey1 [37] \memkey1 [38] \memkey1 [39] \memkey1 [40] \memkey1 [41] \memkey1 [42] \memkey1 [43] \memkey1 [44] \memkey1 [45] \memkey1 [46] \memkey1 [47] \memkey1 [48] \memkey1 [49] \memkey1 [50] \memkey1 [51] \memkey1 [52] \memkey1 [53] \memkey1 [54] \memkey1 [55] \memkey1 [56] \memkey1 [57] \memkey1 [58] \memkey1 [59] \memkey1 [60] \memkey1 [61] \memkey1 [62] \memkey1 [63] }).
Adding SRST signal on $verific$lddata_internal_reg$tdes_top.vhd:214$106 ($dff) from module tdes_top (D = $verific$n1588$17, Q = \lddata_internal, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3942 ($sdff) from module tdes_top (D = $verific$n1065$14, Q = \lddata_internal).
Adding EN signal on $verific$key3_in_internal_reg$tdes_top.vhd:214$113 ($dff) from module tdes_top (D = $verific$n1393$42, Q = { \key3_in_internal [0] \key3_in_internal [1] \key3_in_internal [2] \key3_in_internal [3] \key3_in_internal [4] \key3_in_internal [5] \key3_in_internal [6] \key3_in_internal [7] \key3_in_internal [8] \key3_in_internal [9] \key3_in_internal [10] \key3_in_internal [11] \key3_in_internal [12] \key3_in_internal [13] \key3_in_internal [14] \key3_in_internal [15] \key3_in_internal [16] \key3_in_internal [17] \key3_in_internal [18] \key3_in_internal [19] \key3_in_internal [20] \key3_in_internal [21] \key3_in_internal [22] \key3_in_internal [23] \key3_in_internal [24] \key3_in_internal [25] \key3_in_internal [26] \key3_in_internal [27] \key3_in_internal [28] \key3_in_internal [29] \key3_in_internal [30] \key3_in_internal [31] \key3_in_internal [32] \key3_in_internal [33] \key3_in_internal [34] \key3_in_internal [35] \key3_in_internal [36] \key3_in_internal [37] \key3_in_internal [38] \key3_in_internal [39] \key3_in_internal [40] \key3_in_internal [41] \key3_in_internal [42] \key3_in_internal [43] \key3_in_internal [44] \key3_in_internal [45] \key3_in_internal [46] \key3_in_internal [47] \key3_in_internal [48] \key3_in_internal [49] \key3_in_internal [50] \key3_in_internal [51] \key3_in_internal [52] \key3_in_internal [53] \key3_in_internal [54] \key3_in_internal [55] \key3_in_internal [56] \key3_in_internal [57] \key3_in_internal [58] \key3_in_internal [59] \key3_in_internal [60] \key3_in_internal [61] \key3_in_internal [62] \key3_in_internal [63] }).
Adding EN signal on $verific$key2_in_internal_reg$tdes_top.vhd:214$112 ($dff) from module tdes_top (D = { \key2_in [0] \key2_in [1] \key2_in [2] \key2_in [3] \key2_in [4] \key2_in [5] \key2_in [6] \key2_in [7] \key2_in [8] \key2_in [9] \key2_in [10] \key2_in [11] \key2_in [12] \key2_in [13] \key2_in [14] \key2_in [15] \key2_in [16] \key2_in [17] \key2_in [18] \key2_in [19] \key2_in [20] \key2_in [21] \key2_in [22] \key2_in [23] \key2_in [24] \key2_in [25] \key2_in [26] \key2_in [27] \key2_in [28] \key2_in [29] \key2_in [30] \key2_in [31] \key2_in [32] \key2_in [33] \key2_in [34] \key2_in [35] \key2_in [36] \key2_in [37] \key2_in [38] \key2_in [39] \key2_in [40] \key2_in [41] \key2_in [42] \key2_in [43] \key2_in [44] \key2_in [45] \key2_in [46] \key2_in [47] \key2_in [48] \key2_in [49] \key2_in [50] \key2_in [51] \key2_in [52] \key2_in [53] \key2_in [54] \key2_in [55] \key2_in [56] \key2_in [57] \key2_in [58] \key2_in [59] \key2_in [60] \key2_in [61] \key2_in [62] \key2_in [63] }, Q = { \key2_in_internal [0] \key2_in_internal [1] \key2_in_internal [2] \key2_in_internal [3] \key2_in_internal [4] \key2_in_internal [5] \key2_in_internal [6] \key2_in_internal [7] \key2_in_internal [8] \key2_in_internal [9] \key2_in_internal [10] \key2_in_internal [11] \key2_in_internal [12] \key2_in_internal [13] \key2_in_internal [14] \key2_in_internal [15] \key2_in_internal [16] \key2_in_internal [17] \key2_in_internal [18] \key2_in_internal [19] \key2_in_internal [20] \key2_in_internal [21] \key2_in_internal [22] \key2_in_internal [23] \key2_in_internal [24] \key2_in_internal [25] \key2_in_internal [26] \key2_in_internal [27] \key2_in_internal [28] \key2_in_internal [29] \key2_in_internal [30] \key2_in_internal [31] \key2_in_internal [32] \key2_in_internal [33] \key2_in_internal [34] \key2_in_internal [35] \key2_in_internal [36] \key2_in_internal [37] \key2_in_internal [38] \key2_in_internal [39] \key2_in_internal [40] \key2_in_internal [41] \key2_in_internal [42] \key2_in_internal [43] \key2_in_internal [44] \key2_in_internal [45] \key2_in_internal [46] \key2_in_internal [47] \key2_in_internal [48] \key2_in_internal [49] \key2_in_internal [50] \key2_in_internal [51] \key2_in_internal [52] \key2_in_internal [53] \key2_in_internal [54] \key2_in_internal [55] \key2_in_internal [56] \key2_in_internal [57] \key2_in_internal [58] \key2_in_internal [59] \key2_in_internal [60] \key2_in_internal [61] \key2_in_internal [62] \key2_in_internal [63] }).
Adding EN signal on $verific$key1_in_internal_reg$tdes_top.vhd:214$111 ($dff) from module tdes_top (D = $verific$n1263$40, Q = { \key1_in_internal [0] \key1_in_internal [1] \key1_in_internal [2] \key1_in_internal [3] \key1_in_internal [4] \key1_in_internal [5] \key1_in_internal [6] \key1_in_internal [7] \key1_in_internal [8] \key1_in_internal [9] \key1_in_internal [10] \key1_in_internal [11] \key1_in_internal [12] \key1_in_internal [13] \key1_in_internal [14] \key1_in_internal [15] \key1_in_internal [16] \key1_in_internal [17] \key1_in_internal [18] \key1_in_internal [19] \key1_in_internal [20] \key1_in_internal [21] \key1_in_internal [22] \key1_in_internal [23] \key1_in_internal [24] \key1_in_internal [25] \key1_in_internal [26] \key1_in_internal [27] \key1_in_internal [28] \key1_in_internal [29] \key1_in_internal [30] \key1_in_internal [31] \key1_in_internal [32] \key1_in_internal [33] \key1_in_internal [34] \key1_in_internal [35] \key1_in_internal [36] \key1_in_internal [37] \key1_in_internal [38] \key1_in_internal [39] \key1_in_internal [40] \key1_in_internal [41] \key1_in_internal [42] \key1_in_internal [43] \key1_in_internal [44] \key1_in_internal [45] \key1_in_internal [46] \key1_in_internal [47] \key1_in_internal [48] \key1_in_internal [49] \key1_in_internal [50] \key1_in_internal [51] \key1_in_internal [52] \key1_in_internal [53] \key1_in_internal [54] \key1_in_internal [55] \key1_in_internal [56] \key1_in_internal [57] \key1_in_internal [58] \key1_in_internal [59] \key1_in_internal [60] \key1_in_internal [61] \key1_in_internal [62] \key1_in_internal [63] }).
Adding EN signal on $verific$fsel_internal_reg$tdes_top.vhd:214$108 ($dff) from module tdes_top (D = \function_select, Q = \fsel_internal).
Adding EN signal on $verific$fsel_internal_inv_reg$tdes_top.vhd:214$109 ($dff) from module tdes_top (D = $verific$n11$6, Q = \fsel_internal_inv).
Adding EN signal on $verific$data_out_reg$tdes_top.vhd:214$110 ($dff) from module tdes_top (D = { \DESCIPHERTOP3.DESTOP.data_out [0] \DESCIPHERTOP3.DESTOP.data_out [1] \DESCIPHERTOP3.DESTOP.data_out [2] \DESCIPHERTOP3.DESTOP.data_out [3] \DESCIPHERTOP3.DESTOP.data_out [4] \DESCIPHERTOP3.DESTOP.data_out [5] \DESCIPHERTOP3.DESTOP.data_out [6] \DESCIPHERTOP3.DESTOP.data_out [7] \DESCIPHERTOP3.DESTOP.data_out [8] \DESCIPHERTOP3.DESTOP.data_out [9] \DESCIPHERTOP3.DESTOP.data_out [10] \DESCIPHERTOP3.DESTOP.data_out [11] \DESCIPHERTOP3.DESTOP.data_out [12] \DESCIPHERTOP3.DESTOP.data_out [13] \DESCIPHERTOP3.DESTOP.data_out [14] \DESCIPHERTOP3.DESTOP.data_out [15] \DESCIPHERTOP3.DESTOP.data_out [16] \DESCIPHERTOP3.DESTOP.data_out [17] \DESCIPHERTOP3.DESTOP.data_out [18] \DESCIPHERTOP3.DESTOP.data_out [19] \DESCIPHERTOP3.DESTOP.data_out [20] \DESCIPHERTOP3.DESTOP.data_out [21] \DESCIPHERTOP3.DESTOP.data_out [22] \DESCIPHERTOP3.DESTOP.data_out [23] \DESCIPHERTOP3.DESTOP.data_out [24] \DESCIPHERTOP3.DESTOP.data_out [25] \DESCIPHERTOP3.DESTOP.data_out [26] \DESCIPHERTOP3.DESTOP.data_out [27] \DESCIPHERTOP3.DESTOP.data_out [28] \DESCIPHERTOP3.DESTOP.data_out [29] \DESCIPHERTOP3.DESTOP.data_out [30] \DESCIPHERTOP3.DESTOP.data_out [31] \DESCIPHERTOP3.DESTOP.data_out [32] \DESCIPHERTOP3.DESTOP.data_out [33] \DESCIPHERTOP3.DESTOP.data_out [34] \DESCIPHERTOP3.DESTOP.data_out [35] \DESCIPHERTOP3.DESTOP.data_out [36] \DESCIPHERTOP3.DESTOP.data_out [37] \DESCIPHERTOP3.DESTOP.data_out [38] \DESCIPHERTOP3.DESTOP.data_out [39] \DESCIPHERTOP3.DESTOP.data_out [40] \DESCIPHERTOP3.DESTOP.data_out [41] \DESCIPHERTOP3.DESTOP.data_out [42] \DESCIPHERTOP3.DESTOP.data_out [43] \DESCIPHERTOP3.DESTOP.data_out [44] \DESCIPHERTOP3.DESTOP.data_out [45] \DESCIPHERTOP3.DESTOP.data_out [46] \DESCIPHERTOP3.DESTOP.data_out [47] \DESCIPHERTOP3.DESTOP.data_out [48] \DESCIPHERTOP3.DESTOP.data_out [49] \DESCIPHERTOP3.DESTOP.data_out [50] \DESCIPHERTOP3.DESTOP.data_out [51] \DESCIPHERTOP3.DESTOP.data_out [52] \DESCIPHERTOP3.DESTOP.data_out [53] \DESCIPHERTOP3.DESTOP.data_out [54] \DESCIPHERTOP3.DESTOP.data_out [55] \DESCIPHERTOP3.DESTOP.data_out [56] \DESCIPHERTOP3.DESTOP.data_out [57] \DESCIPHERTOP3.DESTOP.data_out [58] \DESCIPHERTOP3.DESTOP.data_out [59] \DESCIPHERTOP3.DESTOP.data_out [60] \DESCIPHERTOP3.DESTOP.data_out [61] \DESCIPHERTOP3.DESTOP.data_out [62] \DESCIPHERTOP3.DESTOP.data_out [63] }, Q = { \data_out [0] \data_out [1] \data_out [2] \data_out [3] \data_out [4] \data_out [5] \data_out [6] \data_out [7] \data_out [8] \data_out [9] \data_out [10] \data_out [11] \data_out [12] \data_out [13] \data_out [14] \data_out [15] \data_out [16] \data_out [17] \data_out [18] \data_out [19] \data_out [20] \data_out [21] \data_out [22] \data_out [23] \data_out [24] \data_out [25] \data_out [26] \data_out [27] \data_out [28] \data_out [29] \data_out [30] \data_out [31] \data_out [32] \data_out [33] \data_out [34] \data_out [35] \data_out [36] \data_out [37] \data_out [38] \data_out [39] \data_out [40] \data_out [41] \data_out [42] \data_out [43] \data_out [44] \data_out [45] \data_out [46] \data_out [47] \data_out [48] \data_out [49] \data_out [50] \data_out [51] \data_out [52] \data_out [53] \data_out [54] \data_out [55] \data_out [56] \data_out [57] \data_out [58] \data_out [59] \data_out [60] \data_out [61] \data_out [62] \data_out [63] }).
Adding EN signal on $verific$data_in_internal_reg$tdes_top.vhd:214$116 ($dff) from module tdes_top (D = { \data_in [0] \data_in [1] \data_in [2] \data_in [3] \data_in [4] \data_in [5] \data_in [6] \data_in [7] \data_in [8] \data_in [9] \data_in [10] \data_in [11] \data_in [12] \data_in [13] \data_in [14] \data_in [15] \data_in [16] \data_in [17] \data_in [18] \data_in [19] \data_in [20] \data_in [21] \data_in [22] \data_in [23] \data_in [24] \data_in [25] \data_in [26] \data_in [27] \data_in [28] \data_in [29] \data_in [30] \data_in [31] \data_in [32] \data_in [33] \data_in [34] \data_in [35] \data_in [36] \data_in [37] \data_in [38] \data_in [39] \data_in [40] \data_in [41] \data_in [42] \data_in [43] \data_in [44] \data_in [45] \data_in [46] \data_in [47] \data_in [48] \data_in [49] \data_in [50] \data_in [51] \data_in [52] \data_in [53] \data_in [54] \data_in [55] \data_in [56] \data_in [57] \data_in [58] \data_in [59] \data_in [60] \data_in [61] \data_in [62] \data_in [63] }, Q = { \data_in_internal [0] \data_in_internal [1] \data_in_internal [2] \data_in_internal [3] \data_in_internal [4] \data_in_internal [5] \data_in_internal [6] \data_in_internal [7] \data_in_internal [8] \data_in_internal [9] \data_in_internal [10] \data_in_internal [11] \data_in_internal [12] \data_in_internal [13] \data_in_internal [14] \data_in_internal [15] \data_in_internal [16] \data_in_internal [17] \data_in_internal [18] \data_in_internal [19] \data_in_internal [20] \data_in_internal [21] \data_in_internal [22] \data_in_internal [23] \data_in_internal [24] \data_in_internal [25] \data_in_internal [26] \data_in_internal [27] \data_in_internal [28] \data_in_internal [29] \data_in_internal [30] \data_in_internal [31] \data_in_internal [32] \data_in_internal [33] \data_in_internal [34] \data_in_internal [35] \data_in_internal [36] \data_in_internal [37] \data_in_internal [38] \data_in_internal [39] \data_in_internal [40] \data_in_internal [41] \data_in_internal [42] \data_in_internal [43] \data_in_internal [44] \data_in_internal [45] \data_in_internal [46] \data_in_internal [47] \data_in_internal [48] \data_in_internal [49] \data_in_internal [50] \data_in_internal [51] \data_in_internal [52] \data_in_internal [53] \data_in_internal [54] \data_in_internal [55] \data_in_internal [56] \data_in_internal [57] \data_in_internal [58] \data_in_internal [59] \data_in_internal [60] \data_in_internal [61] \data_in_internal [62] \data_in_internal [63] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K9_reg$key_schedule.vhd:252$1846 ($dff) from module tdes_top (D = { \key3_in_internal [56] \key3_in_internal [32] \key3_in_internal [51] \key3_in_internal [41] \key3_in_internal [1] \key3_in_internal [34] \key3_in_internal [50] \key3_in_internal [9] \key3_in_internal [48] \key3_in_internal [26] \key3_in_internal [0] \key3_in_internal [59] \key3_in_internal [49] \key3_in_internal [16] \key3_in_internal [43:42] \key3_in_internal [25] \key3_in_internal [10] \key3_in_internal [40] \key3_in_internal [18:17] \key3_in_internal [8] \key3_in_internal [35] \key3_in_internal [58] \key3_in_internal [3] \key3_in_internal [45] \key3_in_internal [52] \key3_in_internal [4] \key3_in_internal [22:21] \key3_in_internal [60] \key3_in_internal [11] \key3_in_internal [53] \key3_in_internal [38] \key3_in_internal [36] \key3_in_internal [14] \key3_in_internal [46] \key3_in_internal [6] \key3_in_internal [19] \key3_in_internal [13] \key3_in_internal [28] \key3_in_internal [37] \key3_in_internal [30] \key3_in_internal [62:61] \key3_in_internal [12] \key3_in_internal [5] \key3_in_internal [44] }, Q = { \DESCIPHERTOP3.KEYSCHEDULE.K9 [0] \DESCIPHERTOP3.KEYSCHEDULE.K9 [1] \DESCIPHERTOP3.KEYSCHEDULE.K9 [2] \DESCIPHERTOP3.KEYSCHEDULE.K9 [3] \DESCIPHERTOP3.KEYSCHEDULE.K9 [4] \DESCIPHERTOP3.KEYSCHEDULE.K9 [5] \DESCIPHERTOP3.KEYSCHEDULE.K9 [6] \DESCIPHERTOP3.KEYSCHEDULE.K9 [7] \DESCIPHERTOP3.KEYSCHEDULE.K9 [8] \DESCIPHERTOP3.KEYSCHEDULE.K9 [9] \DESCIPHERTOP3.KEYSCHEDULE.K9 [10] \DESCIPHERTOP3.KEYSCHEDULE.K9 [11] \DESCIPHERTOP3.KEYSCHEDULE.K9 [12] \DESCIPHERTOP3.KEYSCHEDULE.K9 [13] \DESCIPHERTOP3.KEYSCHEDULE.K9 [14] \DESCIPHERTOP3.KEYSCHEDULE.K9 [15] \DESCIPHERTOP3.KEYSCHEDULE.K9 [16] \DESCIPHERTOP3.KEYSCHEDULE.K9 [17] \DESCIPHERTOP3.KEYSCHEDULE.K9 [18] \DESCIPHERTOP3.KEYSCHEDULE.K9 [19] \DESCIPHERTOP3.KEYSCHEDULE.K9 [20] \DESCIPHERTOP3.KEYSCHEDULE.K9 [21] \DESCIPHERTOP3.KEYSCHEDULE.K9 [22] \DESCIPHERTOP3.KEYSCHEDULE.K9 [23] \DESCIPHERTOP3.KEYSCHEDULE.K9 [24] \DESCIPHERTOP3.KEYSCHEDULE.K9 [25] \DESCIPHERTOP3.KEYSCHEDULE.K9 [26] \DESCIPHERTOP3.KEYSCHEDULE.K9 [27] \DESCIPHERTOP3.KEYSCHEDULE.K9 [28] \DESCIPHERTOP3.KEYSCHEDULE.K9 [29] \DESCIPHERTOP3.KEYSCHEDULE.K9 [30] \DESCIPHERTOP3.KEYSCHEDULE.K9 [31] \DESCIPHERTOP3.KEYSCHEDULE.K9 [32] \DESCIPHERTOP3.KEYSCHEDULE.K9 [33] \DESCIPHERTOP3.KEYSCHEDULE.K9 [34] \DESCIPHERTOP3.KEYSCHEDULE.K9 [35] \DESCIPHERTOP3.KEYSCHEDULE.K9 [36] \DESCIPHERTOP3.KEYSCHEDULE.K9 [37] \DESCIPHERTOP3.KEYSCHEDULE.K9 [38] \DESCIPHERTOP3.KEYSCHEDULE.K9 [39] \DESCIPHERTOP3.KEYSCHEDULE.K9 [40] \DESCIPHERTOP3.KEYSCHEDULE.K9 [41] \DESCIPHERTOP3.KEYSCHEDULE.K9 [42] \DESCIPHERTOP3.KEYSCHEDULE.K9 [43] \DESCIPHERTOP3.KEYSCHEDULE.K9 [44] \DESCIPHERTOP3.KEYSCHEDULE.K9 [45] \DESCIPHERTOP3.KEYSCHEDULE.K9 [46] \DESCIPHERTOP3.KEYSCHEDULE.K9 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K8_reg$key_schedule.vhd:252$1845 ($dff) from module tdes_top (D = { \key3_in_internal [35] \key3_in_internal [40] \key3_in_internal [59] \key3_in_internal [49] \key3_in_internal [9] \key3_in_internal [42] \key3_in_internal [58] \key3_in_internal [17] \key3_in_internal [56] \key3_in_internal [34] \key3_in_internal [8] \key3_in_internal [2] \key3_in_internal [57] \key3_in_internal [24] \key3_in_internal [51:50] \key3_in_internal [33] \key3_in_internal [18] \key3_in_internal [48] \key3_in_internal [26:25] \key3_in_internal [16] \key3_in_internal [43] \key3_in_internal [1] \key3_in_internal [11] \key3_in_internal [53] \key3_in_internal [60] \key3_in_internal [12] \key3_in_internal [30:29] \key3_in_internal [5] \key3_in_internal [19] \key3_in_internal [61] \key3_in_internal [46] \key3_in_internal [44] \key3_in_internal [22] \key3_in_internal [54] \key3_in_internal [14] \key3_in_internal [27] \key3_in_internal [21] \key3_in_internal [36] \key3_in_internal [45] \key3_in_internal [38] \key3_in_internal [3] \key3_in_internal [6] \key3_in_internal [20] \key3_in_internal [13] \key3_in_internal [52] }, Q = { \DESCIPHERTOP3.KEYSCHEDULE.K8 [0] \DESCIPHERTOP3.KEYSCHEDULE.K8 [1] \DESCIPHERTOP3.KEYSCHEDULE.K8 [2] \DESCIPHERTOP3.KEYSCHEDULE.K8 [3] \DESCIPHERTOP3.KEYSCHEDULE.K8 [4] \DESCIPHERTOP3.KEYSCHEDULE.K8 [5] \DESCIPHERTOP3.KEYSCHEDULE.K8 [6] \DESCIPHERTOP3.KEYSCHEDULE.K8 [7] \DESCIPHERTOP3.KEYSCHEDULE.K8 [8] \DESCIPHERTOP3.KEYSCHEDULE.K8 [9] \DESCIPHERTOP3.KEYSCHEDULE.K8 [10] \DESCIPHERTOP3.KEYSCHEDULE.K8 [11] \DESCIPHERTOP3.KEYSCHEDULE.K8 [12] \DESCIPHERTOP3.KEYSCHEDULE.K8 [13] \DESCIPHERTOP3.KEYSCHEDULE.K8 [14] \DESCIPHERTOP3.KEYSCHEDULE.K8 [15] \DESCIPHERTOP3.KEYSCHEDULE.K8 [16] \DESCIPHERTOP3.KEYSCHEDULE.K8 [17] \DESCIPHERTOP3.KEYSCHEDULE.K8 [18] \DESCIPHERTOP3.KEYSCHEDULE.K8 [19] \DESCIPHERTOP3.KEYSCHEDULE.K8 [20] \DESCIPHERTOP3.KEYSCHEDULE.K8 [21] \DESCIPHERTOP3.KEYSCHEDULE.K8 [22] \DESCIPHERTOP3.KEYSCHEDULE.K8 [23] \DESCIPHERTOP3.KEYSCHEDULE.K8 [24] \DESCIPHERTOP3.KEYSCHEDULE.K8 [25] \DESCIPHERTOP3.KEYSCHEDULE.K8 [26] \DESCIPHERTOP3.KEYSCHEDULE.K8 [27] \DESCIPHERTOP3.KEYSCHEDULE.K8 [28] \DESCIPHERTOP3.KEYSCHEDULE.K8 [29] \DESCIPHERTOP3.KEYSCHEDULE.K8 [30] \DESCIPHERTOP3.KEYSCHEDULE.K8 [31] \DESCIPHERTOP3.KEYSCHEDULE.K8 [32] \DESCIPHERTOP3.KEYSCHEDULE.K8 [33] \DESCIPHERTOP3.KEYSCHEDULE.K8 [34] \DESCIPHERTOP3.KEYSCHEDULE.K8 [35] \DESCIPHERTOP3.KEYSCHEDULE.K8 [36] \DESCIPHERTOP3.KEYSCHEDULE.K8 [37] \DESCIPHERTOP3.KEYSCHEDULE.K8 [38] \DESCIPHERTOP3.KEYSCHEDULE.K8 [39] \DESCIPHERTOP3.KEYSCHEDULE.K8 [40] \DESCIPHERTOP3.KEYSCHEDULE.K8 [41] \DESCIPHERTOP3.KEYSCHEDULE.K8 [42] \DESCIPHERTOP3.KEYSCHEDULE.K8 [43] \DESCIPHERTOP3.KEYSCHEDULE.K8 [44] \DESCIPHERTOP3.KEYSCHEDULE.K8 [45] \DESCIPHERTOP3.KEYSCHEDULE.K8 [46] \DESCIPHERTOP3.KEYSCHEDULE.K8 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K7_reg$key_schedule.vhd:252$1844 ($dff) from module tdes_top (D = { \key3_in_internal [51] \key3_in_internal [56] \key3_in_internal [10] \key3_in_internal [0] \key3_in_internal [25] \key3_in_internal [58] \key3_in_internal [9] \key3_in_internal [33] \key3_in_internal [43] \key3_in_internal [50] \key3_in_internal [24] \key3_in_internal [18] \key3_in_internal [8] \key3_in_internal [40] \key3_in_internal [2:1] \key3_in_internal [49] \key3_in_internal [34] \key3_in_internal [35] \key3_in_internal [42:41] \key3_in_internal [32] \key3_in_internal [59] \key3_in_internal [17] \key3_in_internal [27] \key3_in_internal [6] \key3_in_internal [13] \key3_in_internal [28] \key3_in_internal [46:45] \key3_in_internal [21] \key3_in_internal [4] \key3_in_internal [14] \key3_in_internal [62] \key3_in_internal [60] \key3_in_internal [38] \key3_in_internal [3] \key3_in_internal [30] \key3_in_internal [12] \key3_in_internal [37] \key3_in_internal [52] \key3_in_internal [61] \key3_in_internal [54] \key3_in_internal [19] \key3_in_internal [22] \key3_in_internal [36] \key3_in_internal [29] \key3_in_internal [5] }, Q = { \DESCIPHERTOP3.KEYSCHEDULE.K7 [0] \DESCIPHERTOP3.KEYSCHEDULE.K7 [1] \DESCIPHERTOP3.KEYSCHEDULE.K7 [2] \DESCIPHERTOP3.KEYSCHEDULE.K7 [3] \DESCIPHERTOP3.KEYSCHEDULE.K7 [4] \DESCIPHERTOP3.KEYSCHEDULE.K7 [5] \DESCIPHERTOP3.KEYSCHEDULE.K7 [6] \DESCIPHERTOP3.KEYSCHEDULE.K7 [7] \DESCIPHERTOP3.KEYSCHEDULE.K7 [8] \DESCIPHERTOP3.KEYSCHEDULE.K7 [9] \DESCIPHERTOP3.KEYSCHEDULE.K7 [10] \DESCIPHERTOP3.KEYSCHEDULE.K7 [11] \DESCIPHERTOP3.KEYSCHEDULE.K7 [12] \DESCIPHERTOP3.KEYSCHEDULE.K7 [13] \DESCIPHERTOP3.KEYSCHEDULE.K7 [14] \DESCIPHERTOP3.KEYSCHEDULE.K7 [15] \DESCIPHERTOP3.KEYSCHEDULE.K7 [16] \DESCIPHERTOP3.KEYSCHEDULE.K7 [17] \DESCIPHERTOP3.KEYSCHEDULE.K7 [18] \DESCIPHERTOP3.KEYSCHEDULE.K7 [19] \DESCIPHERTOP3.KEYSCHEDULE.K7 [20] \DESCIPHERTOP3.KEYSCHEDULE.K7 [21] \DESCIPHERTOP3.KEYSCHEDULE.K7 [22] \DESCIPHERTOP3.KEYSCHEDULE.K7 [23] \DESCIPHERTOP3.KEYSCHEDULE.K7 [24] \DESCIPHERTOP3.KEYSCHEDULE.K7 [25] \DESCIPHERTOP3.KEYSCHEDULE.K7 [26] \DESCIPHERTOP3.KEYSCHEDULE.K7 [27] \DESCIPHERTOP3.KEYSCHEDULE.K7 [28] \DESCIPHERTOP3.KEYSCHEDULE.K7 [29] \DESCIPHERTOP3.KEYSCHEDULE.K7 [30] \DESCIPHERTOP3.KEYSCHEDULE.K7 [31] \DESCIPHERTOP3.KEYSCHEDULE.K7 [32] \DESCIPHERTOP3.KEYSCHEDULE.K7 [33] \DESCIPHERTOP3.KEYSCHEDULE.K7 [34] \DESCIPHERTOP3.KEYSCHEDULE.K7 [35] \DESCIPHERTOP3.KEYSCHEDULE.K7 [36] \DESCIPHERTOP3.KEYSCHEDULE.K7 [37] \DESCIPHERTOP3.KEYSCHEDULE.K7 [38] \DESCIPHERTOP3.KEYSCHEDULE.K7 [39] \DESCIPHERTOP3.KEYSCHEDULE.K7 [40] \DESCIPHERTOP3.KEYSCHEDULE.K7 [41] \DESCIPHERTOP3.KEYSCHEDULE.K7 [42] \DESCIPHERTOP3.KEYSCHEDULE.K7 [43] \DESCIPHERTOP3.KEYSCHEDULE.K7 [44] \DESCIPHERTOP3.KEYSCHEDULE.K7 [45] \DESCIPHERTOP3.KEYSCHEDULE.K7 [46] \DESCIPHERTOP3.KEYSCHEDULE.K7 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K6_reg$key_schedule.vhd:252$1843 ($dff) from module tdes_top (D = { \key3_in_internal [2] \key3_in_internal [43] \key3_in_internal [26] \key3_in_internal [16] \key3_in_internal [41] \key3_in_internal [9] \key3_in_internal [25] \key3_in_internal [49] \key3_in_internal [59] \key3_in_internal [1] \key3_in_internal [40] \key3_in_internal [34] \key3_in_internal [24] \key3_in_internal [56] \key3_in_internal [18:17] \key3_in_internal [0] \key3_in_internal [50] \key3_in_internal [51] \key3_in_internal [58:57] \key3_in_internal [48] \key3_in_internal [10] \key3_in_internal [33] \key3_in_internal [12] \key3_in_internal [22] \key3_in_internal [29] \key3_in_internal [44] \key3_in_internal [62:61] \key3_in_internal [37] \key3_in_internal [20] \key3_in_internal [30] \key3_in_internal [11] \key3_in_internal [13] \key3_in_internal [54] \key3_in_internal [19] \key3_in_internal [46] \key3_in_internal [28] \key3_in_internal [53] \key3_in_internal [5] \key3_in_internal [14] \key3_in_internal [3] \key3_in_internal [4] \key3_in_internal [38] \key3_in_internal [52] \key3_in_internal [45] \key3_in_internal [21] }, Q = { \DESCIPHERTOP3.KEYSCHEDULE.K6 [0] \DESCIPHERTOP3.KEYSCHEDULE.K6 [1] \DESCIPHERTOP3.KEYSCHEDULE.K6 [2] \DESCIPHERTOP3.KEYSCHEDULE.K6 [3] \DESCIPHERTOP3.KEYSCHEDULE.K6 [4] \DESCIPHERTOP3.KEYSCHEDULE.K6 [5] \DESCIPHERTOP3.KEYSCHEDULE.K6 [6] \DESCIPHERTOP3.KEYSCHEDULE.K6 [7] \DESCIPHERTOP3.KEYSCHEDULE.K6 [8] \DESCIPHERTOP3.KEYSCHEDULE.K6 [9] \DESCIPHERTOP3.KEYSCHEDULE.K6 [10] \DESCIPHERTOP3.KEYSCHEDULE.K6 [11] \DESCIPHERTOP3.KEYSCHEDULE.K6 [12] \DESCIPHERTOP3.KEYSCHEDULE.K6 [13] \DESCIPHERTOP3.KEYSCHEDULE.K6 [14] \DESCIPHERTOP3.KEYSCHEDULE.K6 [15] \DESCIPHERTOP3.KEYSCHEDULE.K6 [16] \DESCIPHERTOP3.KEYSCHEDULE.K6 [17] \DESCIPHERTOP3.KEYSCHEDULE.K6 [18] \DESCIPHERTOP3.KEYSCHEDULE.K6 [19] \DESCIPHERTOP3.KEYSCHEDULE.K6 [20] \DESCIPHERTOP3.KEYSCHEDULE.K6 [21] \DESCIPHERTOP3.KEYSCHEDULE.K6 [22] \DESCIPHERTOP3.KEYSCHEDULE.K6 [23] \DESCIPHERTOP3.KEYSCHEDULE.K6 [24] \DESCIPHERTOP3.KEYSCHEDULE.K6 [25] \DESCIPHERTOP3.KEYSCHEDULE.K6 [26] \DESCIPHERTOP3.KEYSCHEDULE.K6 [27] \DESCIPHERTOP3.KEYSCHEDULE.K6 [28] \DESCIPHERTOP3.KEYSCHEDULE.K6 [29] \DESCIPHERTOP3.KEYSCHEDULE.K6 [30] \DESCIPHERTOP3.KEYSCHEDULE.K6 [31] \DESCIPHERTOP3.KEYSCHEDULE.K6 [32] \DESCIPHERTOP3.KEYSCHEDULE.K6 [33] \DESCIPHERTOP3.KEYSCHEDULE.K6 [34] \DESCIPHERTOP3.KEYSCHEDULE.K6 [35] \DESCIPHERTOP3.KEYSCHEDULE.K6 [36] \DESCIPHERTOP3.KEYSCHEDULE.K6 [37] \DESCIPHERTOP3.KEYSCHEDULE.K6 [38] \DESCIPHERTOP3.KEYSCHEDULE.K6 [39] \DESCIPHERTOP3.KEYSCHEDULE.K6 [40] \DESCIPHERTOP3.KEYSCHEDULE.K6 [41] \DESCIPHERTOP3.KEYSCHEDULE.K6 [42] \DESCIPHERTOP3.KEYSCHEDULE.K6 [43] \DESCIPHERTOP3.KEYSCHEDULE.K6 [44] \DESCIPHERTOP3.KEYSCHEDULE.K6 [45] \DESCIPHERTOP3.KEYSCHEDULE.K6 [46] \DESCIPHERTOP3.KEYSCHEDULE.K6 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K5_reg$key_schedule.vhd:252$1842 ($dff) from module tdes_top (D = { \key3_in_internal [18] \key3_in_internal [59] \key3_in_internal [42] \key3_in_internal [32] \key3_in_internal [57] \key3_in_internal [25] \key3_in_internal [41] \key3_in_internal [0] \key3_in_internal [10] \key3_in_internal [17] \key3_in_internal [56] \key3_in_internal [50] \key3_in_internal [40] \key3_in_internal [43] \key3_in_internal [34:33] \key3_in_internal [16] \key3_in_internal [1] \key3_in_internal [2] \key3_in_internal [9:8] \key3_in_internal [35] \key3_in_internal [26] \key3_in_internal [49] \key3_in_internal [28] \key3_in_internal [38] \key3_in_internal [45] \key3_in_internal [60] \key3_in_internal [11] \key3_in_internal [14] \key3_in_internal [53] \key3_in_internal [36] \key3_in_internal [46] \key3_in_internal [27] \key3_in_internal [29] \key3_in_internal [3] \key3_in_internal [4] \key3_in_internal [62] \key3_in_internal [44] \key3_in_internal [6] \key3_in_internal [21] \key3_in_internal [30] \key3_in_internal [19] \key3_in_internal [20] \key3_in_internal [54] \key3_in_internal [5] \key3_in_internal [61] \key3_in_internal [37] }, Q = { \DESCIPHERTOP3.KEYSCHEDULE.K5 [0] \DESCIPHERTOP3.KEYSCHEDULE.K5 [1] \DESCIPHERTOP3.KEYSCHEDULE.K5 [2] \DESCIPHERTOP3.KEYSCHEDULE.K5 [3] \DESCIPHERTOP3.KEYSCHEDULE.K5 [4] \DESCIPHERTOP3.KEYSCHEDULE.K5 [5] \DESCIPHERTOP3.KEYSCHEDULE.K5 [6] \DESCIPHERTOP3.KEYSCHEDULE.K5 [7] \DESCIPHERTOP3.KEYSCHEDULE.K5 [8] \DESCIPHERTOP3.KEYSCHEDULE.K5 [9] \DESCIPHERTOP3.KEYSCHEDULE.K5 [10] \DESCIPHERTOP3.KEYSCHEDULE.K5 [11] \DESCIPHERTOP3.KEYSCHEDULE.K5 [12] \DESCIPHERTOP3.KEYSCHEDULE.K5 [13] \DESCIPHERTOP3.KEYSCHEDULE.K5 [14] \DESCIPHERTOP3.KEYSCHEDULE.K5 [15] \DESCIPHERTOP3.KEYSCHEDULE.K5 [16] \DESCIPHERTOP3.KEYSCHEDULE.K5 [17] \DESCIPHERTOP3.KEYSCHEDULE.K5 [18] \DESCIPHERTOP3.KEYSCHEDULE.K5 [19] \DESCIPHERTOP3.KEYSCHEDULE.K5 [20] \DESCIPHERTOP3.KEYSCHEDULE.K5 [21] \DESCIPHERTOP3.KEYSCHEDULE.K5 [22] \DESCIPHERTOP3.KEYSCHEDULE.K5 [23] \DESCIPHERTOP3.KEYSCHEDULE.K5 [24] \DESCIPHERTOP3.KEYSCHEDULE.K5 [25] \DESCIPHERTOP3.KEYSCHEDULE.K5 [26] \DESCIPHERTOP3.KEYSCHEDULE.K5 [27] \DESCIPHERTOP3.KEYSCHEDULE.K5 [28] \DESCIPHERTOP3.KEYSCHEDULE.K5 [29] \DESCIPHERTOP3.KEYSCHEDULE.K5 [30] \DESCIPHERTOP3.KEYSCHEDULE.K5 [31] \DESCIPHERTOP3.KEYSCHEDULE.K5 [32] \DESCIPHERTOP3.KEYSCHEDULE.K5 [33] \DESCIPHERTOP3.KEYSCHEDULE.K5 [34] \DESCIPHERTOP3.KEYSCHEDULE.K5 [35] \DESCIPHERTOP3.KEYSCHEDULE.K5 [36] \DESCIPHERTOP3.KEYSCHEDULE.K5 [37] \DESCIPHERTOP3.KEYSCHEDULE.K5 [38] \DESCIPHERTOP3.KEYSCHEDULE.K5 [39] \DESCIPHERTOP3.KEYSCHEDULE.K5 [40] \DESCIPHERTOP3.KEYSCHEDULE.K5 [41] \DESCIPHERTOP3.KEYSCHEDULE.K5 [42] \DESCIPHERTOP3.KEYSCHEDULE.K5 [43] \DESCIPHERTOP3.KEYSCHEDULE.K5 [44] \DESCIPHERTOP3.KEYSCHEDULE.K5 [45] \DESCIPHERTOP3.KEYSCHEDULE.K5 [46] \DESCIPHERTOP3.KEYSCHEDULE.K5 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K4_reg$key_schedule.vhd:252$1841 ($dff) from module tdes_top (D = { \key3_in_internal [34] \key3_in_internal [10] \key3_in_internal [58] \key3_in_internal [48] \key3_in_internal [8] \key3_in_internal [41] \key3_in_internal [57] \key3_in_internal [16] \key3_in_internal [26] \key3_in_internal [33] \key3_in_internal [43] \key3_in_internal [1] \key3_in_internal [56] \key3_in_internal [59] \key3_in_internal [50:49] \key3_in_internal [32] \key3_in_internal [17] \key3_in_internal [18] \key3_in_internal [25:24] \key3_in_internal [51] \key3_in_internal [42] \key3_in_internal [0] \key3_in_internal [44] \key3_in_internal [54] \key3_in_internal [61] \key3_in_internal [13] \key3_in_internal [27] \key3_in_internal [30] \key3_in_internal [6] \key3_in_internal [52] \key3_in_internal [62] \key3_in_internal [12] \key3_in_internal [45] \key3_in_internal [19] \key3_in_internal [20] \key3_in_internal [11] \key3_in_internal [60] \key3_in_internal [22] \key3_in_internal [37] \key3_in_internal [46] \key3_in_internal [4] \key3_in_internal [36] \key3_in_internal [3] \key3_in_internal [21] \key3_in_internal [14] \key3_in_internal [53] }, Q = { \DESCIPHERTOP3.KEYSCHEDULE.K4 [0] \DESCIPHERTOP3.KEYSCHEDULE.K4 [1] \DESCIPHERTOP3.KEYSCHEDULE.K4 [2] \DESCIPHERTOP3.KEYSCHEDULE.K4 [3] \DESCIPHERTOP3.KEYSCHEDULE.K4 [4] \DESCIPHERTOP3.KEYSCHEDULE.K4 [5] \DESCIPHERTOP3.KEYSCHEDULE.K4 [6] \DESCIPHERTOP3.KEYSCHEDULE.K4 [7] \DESCIPHERTOP3.KEYSCHEDULE.K4 [8] \DESCIPHERTOP3.KEYSCHEDULE.K4 [9] \DESCIPHERTOP3.KEYSCHEDULE.K4 [10] \DESCIPHERTOP3.KEYSCHEDULE.K4 [11] \DESCIPHERTOP3.KEYSCHEDULE.K4 [12] \DESCIPHERTOP3.KEYSCHEDULE.K4 [13] \DESCIPHERTOP3.KEYSCHEDULE.K4 [14] \DESCIPHERTOP3.KEYSCHEDULE.K4 [15] \DESCIPHERTOP3.KEYSCHEDULE.K4 [16] \DESCIPHERTOP3.KEYSCHEDULE.K4 [17] \DESCIPHERTOP3.KEYSCHEDULE.K4 [18] \DESCIPHERTOP3.KEYSCHEDULE.K4 [19] \DESCIPHERTOP3.KEYSCHEDULE.K4 [20] \DESCIPHERTOP3.KEYSCHEDULE.K4 [21] \DESCIPHERTOP3.KEYSCHEDULE.K4 [22] \DESCIPHERTOP3.KEYSCHEDULE.K4 [23] \DESCIPHERTOP3.KEYSCHEDULE.K4 [24] \DESCIPHERTOP3.KEYSCHEDULE.K4 [25] \DESCIPHERTOP3.KEYSCHEDULE.K4 [26] \DESCIPHERTOP3.KEYSCHEDULE.K4 [27] \DESCIPHERTOP3.KEYSCHEDULE.K4 [28] \DESCIPHERTOP3.KEYSCHEDULE.K4 [29] \DESCIPHERTOP3.KEYSCHEDULE.K4 [30] \DESCIPHERTOP3.KEYSCHEDULE.K4 [31] \DESCIPHERTOP3.KEYSCHEDULE.K4 [32] \DESCIPHERTOP3.KEYSCHEDULE.K4 [33] \DESCIPHERTOP3.KEYSCHEDULE.K4 [34] \DESCIPHERTOP3.KEYSCHEDULE.K4 [35] \DESCIPHERTOP3.KEYSCHEDULE.K4 [36] \DESCIPHERTOP3.KEYSCHEDULE.K4 [37] \DESCIPHERTOP3.KEYSCHEDULE.K4 [38] \DESCIPHERTOP3.KEYSCHEDULE.K4 [39] \DESCIPHERTOP3.KEYSCHEDULE.K4 [40] \DESCIPHERTOP3.KEYSCHEDULE.K4 [41] \DESCIPHERTOP3.KEYSCHEDULE.K4 [42] \DESCIPHERTOP3.KEYSCHEDULE.K4 [43] \DESCIPHERTOP3.KEYSCHEDULE.K4 [44] \DESCIPHERTOP3.KEYSCHEDULE.K4 [45] \DESCIPHERTOP3.KEYSCHEDULE.K4 [46] \DESCIPHERTOP3.KEYSCHEDULE.K4 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K3_reg$key_schedule.vhd:252$1840 ($dff) from module tdes_top (D = { \key3_in_internal [50] \key3_in_internal [26] \key3_in_internal [9] \key3_in_internal [35] \key3_in_internal [24] \key3_in_internal [57] \key3_in_internal [8] \key3_in_internal [32] \key3_in_internal [42] \key3_in_internal [49] \key3_in_internal [59] \key3_in_internal [17] \key3_in_internal [43] \key3_in_internal [10] \key3_in_internal [1:0] \key3_in_internal [48] \key3_in_internal [33] \key3_in_internal [34] \key3_in_internal [41:40] \key3_in_internal [2] \key3_in_internal [58] \key3_in_internal [16] \key3_in_internal [60] \key3_in_internal [3] \key3_in_internal [14] \key3_in_internal [29] \key3_in_internal [12] \key3_in_internal [46] \key3_in_internal [22] \key3_in_internal [5] \key3_in_internal [11] \key3_in_internal [28] \key3_in_internal [61] \key3_in_internal [4] \key3_in_internal [36] \key3_in_internal [27] \key3_in_internal [13] \key3_in_internal [38] \key3_in_internal [53] \key3_in_internal [62] \key3_in_internal [20] \key3_in_internal [52] \key3_in_internal [19] \key3_in_internal [37] \key3_in_internal [30] \key3_in_internal [6] }, Q = { \DESCIPHERTOP3.KEYSCHEDULE.K3 [0] \DESCIPHERTOP3.KEYSCHEDULE.K3 [1] \DESCIPHERTOP3.KEYSCHEDULE.K3 [2] \DESCIPHERTOP3.KEYSCHEDULE.K3 [3] \DESCIPHERTOP3.KEYSCHEDULE.K3 [4] \DESCIPHERTOP3.KEYSCHEDULE.K3 [5] \DESCIPHERTOP3.KEYSCHEDULE.K3 [6] \DESCIPHERTOP3.KEYSCHEDULE.K3 [7] \DESCIPHERTOP3.KEYSCHEDULE.K3 [8] \DESCIPHERTOP3.KEYSCHEDULE.K3 [9] \DESCIPHERTOP3.KEYSCHEDULE.K3 [10] \DESCIPHERTOP3.KEYSCHEDULE.K3 [11] \DESCIPHERTOP3.KEYSCHEDULE.K3 [12] \DESCIPHERTOP3.KEYSCHEDULE.K3 [13] \DESCIPHERTOP3.KEYSCHEDULE.K3 [14] \DESCIPHERTOP3.KEYSCHEDULE.K3 [15] \DESCIPHERTOP3.KEYSCHEDULE.K3 [16] \DESCIPHERTOP3.KEYSCHEDULE.K3 [17] \DESCIPHERTOP3.KEYSCHEDULE.K3 [18] \DESCIPHERTOP3.KEYSCHEDULE.K3 [19] \DESCIPHERTOP3.KEYSCHEDULE.K3 [20] \DESCIPHERTOP3.KEYSCHEDULE.K3 [21] \DESCIPHERTOP3.KEYSCHEDULE.K3 [22] \DESCIPHERTOP3.KEYSCHEDULE.K3 [23] \DESCIPHERTOP3.KEYSCHEDULE.K3 [24] \DESCIPHERTOP3.KEYSCHEDULE.K3 [25] \DESCIPHERTOP3.KEYSCHEDULE.K3 [26] \DESCIPHERTOP3.KEYSCHEDULE.K3 [27] \DESCIPHERTOP3.KEYSCHEDULE.K3 [28] \DESCIPHERTOP3.KEYSCHEDULE.K3 [29] \DESCIPHERTOP3.KEYSCHEDULE.K3 [30] \DESCIPHERTOP3.KEYSCHEDULE.K3 [31] \DESCIPHERTOP3.KEYSCHEDULE.K3 [32] \DESCIPHERTOP3.KEYSCHEDULE.K3 [33] \DESCIPHERTOP3.KEYSCHEDULE.K3 [34] \DESCIPHERTOP3.KEYSCHEDULE.K3 [35] \DESCIPHERTOP3.KEYSCHEDULE.K3 [36] \DESCIPHERTOP3.KEYSCHEDULE.K3 [37] \DESCIPHERTOP3.KEYSCHEDULE.K3 [38] \DESCIPHERTOP3.KEYSCHEDULE.K3 [39] \DESCIPHERTOP3.KEYSCHEDULE.K3 [40] \DESCIPHERTOP3.KEYSCHEDULE.K3 [41] \DESCIPHERTOP3.KEYSCHEDULE.K3 [42] \DESCIPHERTOP3.KEYSCHEDULE.K3 [43] \DESCIPHERTOP3.KEYSCHEDULE.K3 [44] \DESCIPHERTOP3.KEYSCHEDULE.K3 [45] \DESCIPHERTOP3.KEYSCHEDULE.K3 [46] \DESCIPHERTOP3.KEYSCHEDULE.K3 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K2_reg$key_schedule.vhd:252$1839 ($dff) from module tdes_top (D = { \key3_in_internal [1] \key3_in_internal [42] \key3_in_internal [25] \key3_in_internal [51] \key3_in_internal [40] \key3_in_internal [8] \key3_in_internal [24] \key3_in_internal [48] \key3_in_internal [58] \key3_in_internal [0] \key3_in_internal [10] \key3_in_internal [33] \key3_in_internal [59] \key3_in_internal [26] \key3_in_internal [17:16] \key3_in_internal [35] \key3_in_internal [49] \key3_in_internal [50] \key3_in_internal [57:56] \key3_in_internal [18] \key3_in_internal [9] \key3_in_internal [32] \key3_in_internal [13] \key3_in_internal [19] \key3_in_internal [30] \key3_in_internal [45] \key3_in_internal [28] \key3_in_internal [62] \key3_in_internal [38] \key3_in_internal [21] \key3_in_internal [27] \key3_in_internal [44] \key3_in_internal [14] \key3_in_internal [20] \key3_in_internal [52] \key3_in_internal [12] \key3_in_internal [29] \key3_in_internal [54] \key3_in_internal [6] \key3_in_internal [11] \key3_in_internal [36] \key3_in_internal [5:4] \key3_in_internal [53] \key3_in_internal [46] \key3_in_internal [22] }, Q = { \DESCIPHERTOP3.KEYSCHEDULE.K2 [0] \DESCIPHERTOP3.KEYSCHEDULE.K2 [1] \DESCIPHERTOP3.KEYSCHEDULE.K2 [2] \DESCIPHERTOP3.KEYSCHEDULE.K2 [3] \DESCIPHERTOP3.KEYSCHEDULE.K2 [4] \DESCIPHERTOP3.KEYSCHEDULE.K2 [5] \DESCIPHERTOP3.KEYSCHEDULE.K2 [6] \DESCIPHERTOP3.KEYSCHEDULE.K2 [7] \DESCIPHERTOP3.KEYSCHEDULE.K2 [8] \DESCIPHERTOP3.KEYSCHEDULE.K2 [9] \DESCIPHERTOP3.KEYSCHEDULE.K2 [10] \DESCIPHERTOP3.KEYSCHEDULE.K2 [11] \DESCIPHERTOP3.KEYSCHEDULE.K2 [12] \DESCIPHERTOP3.KEYSCHEDULE.K2 [13] \DESCIPHERTOP3.KEYSCHEDULE.K2 [14] \DESCIPHERTOP3.KEYSCHEDULE.K2 [15] \DESCIPHERTOP3.KEYSCHEDULE.K2 [16] \DESCIPHERTOP3.KEYSCHEDULE.K2 [17] \DESCIPHERTOP3.KEYSCHEDULE.K2 [18] \DESCIPHERTOP3.KEYSCHEDULE.K2 [19] \DESCIPHERTOP3.KEYSCHEDULE.K2 [20] \DESCIPHERTOP3.KEYSCHEDULE.K2 [21] \DESCIPHERTOP3.KEYSCHEDULE.K2 [22] \DESCIPHERTOP3.KEYSCHEDULE.K2 [23] \DESCIPHERTOP3.KEYSCHEDULE.K2 [24] \DESCIPHERTOP3.KEYSCHEDULE.K2 [25] \DESCIPHERTOP3.KEYSCHEDULE.K2 [26] \DESCIPHERTOP3.KEYSCHEDULE.K2 [27] \DESCIPHERTOP3.KEYSCHEDULE.K2 [28] \DESCIPHERTOP3.KEYSCHEDULE.K2 [29] \DESCIPHERTOP3.KEYSCHEDULE.K2 [30] \DESCIPHERTOP3.KEYSCHEDULE.K2 [31] \DESCIPHERTOP3.KEYSCHEDULE.K2 [32] \DESCIPHERTOP3.KEYSCHEDULE.K2 [33] \DESCIPHERTOP3.KEYSCHEDULE.K2 [34] \DESCIPHERTOP3.KEYSCHEDULE.K2 [35] \DESCIPHERTOP3.KEYSCHEDULE.K2 [36] \DESCIPHERTOP3.KEYSCHEDULE.K2 [37] \DESCIPHERTOP3.KEYSCHEDULE.K2 [38] \DESCIPHERTOP3.KEYSCHEDULE.K2 [39] \DESCIPHERTOP3.KEYSCHEDULE.K2 [40] \DESCIPHERTOP3.KEYSCHEDULE.K2 [41] \DESCIPHERTOP3.KEYSCHEDULE.K2 [42] \DESCIPHERTOP3.KEYSCHEDULE.K2 [43] \DESCIPHERTOP3.KEYSCHEDULE.K2 [44] \DESCIPHERTOP3.KEYSCHEDULE.K2 [45] \DESCIPHERTOP3.KEYSCHEDULE.K2 [46] \DESCIPHERTOP3.KEYSCHEDULE.K2 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K1_reg$key_schedule.vhd:252$1838 ($dff) from module tdes_top (D = { \key3_in_internal [9] \key3_in_internal [50] \key3_in_internal [33] \key3_in_internal [59] \key3_in_internal [48] \key3_in_internal [16] \key3_in_internal [32] \key3_in_internal [56] \key3_in_internal [1] \key3_in_internal [8] \key3_in_internal [18] \key3_in_internal [41] \key3_in_internal [2] \key3_in_internal [34] \key3_in_internal [25:24] \key3_in_internal [43] \key3_in_internal [57] \key3_in_internal [58] \key3_in_internal [0] \key3_in_internal [35] \key3_in_internal [26] \key3_in_internal [17] \key3_in_internal [40] \key3_in_internal [21] \key3_in_internal [27] \key3_in_internal [38] \key3_in_internal [53] \key3_in_internal [36] \key3_in_internal [3] \key3_in_internal [46] \key3_in_internal [29] \key3_in_internal [4] \key3_in_internal [52] \key3_in_internal [22] \key3_in_internal [28] \key3_in_internal [60] \key3_in_internal [20] \key3_in_internal [37] \key3_in_internal [62] \key3_in_internal [14] \key3_in_internal [19] \key3_in_internal [44] \key3_in_internal [13:12] \key3_in_internal [61] \key3_in_internal [54] \key3_in_internal [30] }, Q = { \DESCIPHERTOP3.KEYSCHEDULE.K1 [0] \DESCIPHERTOP3.KEYSCHEDULE.K1 [1] \DESCIPHERTOP3.KEYSCHEDULE.K1 [2] \DESCIPHERTOP3.KEYSCHEDULE.K1 [3] \DESCIPHERTOP3.KEYSCHEDULE.K1 [4] \DESCIPHERTOP3.KEYSCHEDULE.K1 [5] \DESCIPHERTOP3.KEYSCHEDULE.K1 [6] \DESCIPHERTOP3.KEYSCHEDULE.K1 [7] \DESCIPHERTOP3.KEYSCHEDULE.K1 [8] \DESCIPHERTOP3.KEYSCHEDULE.K1 [9] \DESCIPHERTOP3.KEYSCHEDULE.K1 [10] \DESCIPHERTOP3.KEYSCHEDULE.K1 [11] \DESCIPHERTOP3.KEYSCHEDULE.K1 [12] \DESCIPHERTOP3.KEYSCHEDULE.K1 [13] \DESCIPHERTOP3.KEYSCHEDULE.K1 [14] \DESCIPHERTOP3.KEYSCHEDULE.K1 [15] \DESCIPHERTOP3.KEYSCHEDULE.K1 [16] \DESCIPHERTOP3.KEYSCHEDULE.K1 [17] \DESCIPHERTOP3.KEYSCHEDULE.K1 [18] \DESCIPHERTOP3.KEYSCHEDULE.K1 [19] \DESCIPHERTOP3.KEYSCHEDULE.K1 [20] \DESCIPHERTOP3.KEYSCHEDULE.K1 [21] \DESCIPHERTOP3.KEYSCHEDULE.K1 [22] \DESCIPHERTOP3.KEYSCHEDULE.K1 [23] \DESCIPHERTOP3.KEYSCHEDULE.K1 [24] \DESCIPHERTOP3.KEYSCHEDULE.K1 [25] \DESCIPHERTOP3.KEYSCHEDULE.K1 [26] \DESCIPHERTOP3.KEYSCHEDULE.K1 [27] \DESCIPHERTOP3.KEYSCHEDULE.K1 [28] \DESCIPHERTOP3.KEYSCHEDULE.K1 [29] \DESCIPHERTOP3.KEYSCHEDULE.K1 [30] \DESCIPHERTOP3.KEYSCHEDULE.K1 [31] \DESCIPHERTOP3.KEYSCHEDULE.K1 [32] \DESCIPHERTOP3.KEYSCHEDULE.K1 [33] \DESCIPHERTOP3.KEYSCHEDULE.K1 [34] \DESCIPHERTOP3.KEYSCHEDULE.K1 [35] \DESCIPHERTOP3.KEYSCHEDULE.K1 [36] \DESCIPHERTOP3.KEYSCHEDULE.K1 [37] \DESCIPHERTOP3.KEYSCHEDULE.K1 [38] \DESCIPHERTOP3.KEYSCHEDULE.K1 [39] \DESCIPHERTOP3.KEYSCHEDULE.K1 [40] \DESCIPHERTOP3.KEYSCHEDULE.K1 [41] \DESCIPHERTOP3.KEYSCHEDULE.K1 [42] \DESCIPHERTOP3.KEYSCHEDULE.K1 [43] \DESCIPHERTOP3.KEYSCHEDULE.K1 [44] \DESCIPHERTOP3.KEYSCHEDULE.K1 [45] \DESCIPHERTOP3.KEYSCHEDULE.K1 [46] \DESCIPHERTOP3.KEYSCHEDULE.K1 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K16_reg$key_schedule.vhd:252$1853 ($dff) from module tdes_top (D = { \key3_in_internal [17] \key3_in_internal [58] \key3_in_internal [41] \key3_in_internal [2] \key3_in_internal [56] \key3_in_internal [24] \key3_in_internal [40] \key3_in_internal [35] \key3_in_internal [9] \key3_in_internal [16] \key3_in_internal [26] \key3_in_internal [49] \key3_in_internal [10] \key3_in_internal [42] \key3_in_internal [33:32] \key3_in_internal [51] \key3_in_internal [0] \key3_in_internal [1] \key3_in_internal [8] \key3_in_internal [43] \key3_in_internal [34] \key3_in_internal [25] \key3_in_internal [48] \key3_in_internal [29] \key3_in_internal [4] \key3_in_internal [46] \key3_in_internal [61] \key3_in_internal [44] \key3_in_internal [11] \key3_in_internal [54] \key3_in_internal [37] \key3_in_internal [12] \key3_in_internal [60] \key3_in_internal [30] \key3_in_internal [36] \key3_in_internal [5] \key3_in_internal [28] \key3_in_internal [45] \key3_in_internal [3] \key3_in_internal [22] \key3_in_internal [27] \key3_in_internal [52] \key3_in_internal [21:20] \key3_in_internal [6] \key3_in_internal [62] \key3_in_internal [38] }, Q = { \DESCIPHERTOP3.KEYSCHEDULE.K16 [0] \DESCIPHERTOP3.KEYSCHEDULE.K16 [1] \DESCIPHERTOP3.KEYSCHEDULE.K16 [2] \DESCIPHERTOP3.KEYSCHEDULE.K16 [3] \DESCIPHERTOP3.KEYSCHEDULE.K16 [4] \DESCIPHERTOP3.KEYSCHEDULE.K16 [5] \DESCIPHERTOP3.KEYSCHEDULE.K16 [6] \DESCIPHERTOP3.KEYSCHEDULE.K16 [7] \DESCIPHERTOP3.KEYSCHEDULE.K16 [8] \DESCIPHERTOP3.KEYSCHEDULE.K16 [9] \DESCIPHERTOP3.KEYSCHEDULE.K16 [10] \DESCIPHERTOP3.KEYSCHEDULE.K16 [11] \DESCIPHERTOP3.KEYSCHEDULE.K16 [12] \DESCIPHERTOP3.KEYSCHEDULE.K16 [13] \DESCIPHERTOP3.KEYSCHEDULE.K16 [14] \DESCIPHERTOP3.KEYSCHEDULE.K16 [15] \DESCIPHERTOP3.KEYSCHEDULE.K16 [16] \DESCIPHERTOP3.KEYSCHEDULE.K16 [17] \DESCIPHERTOP3.KEYSCHEDULE.K16 [18] \DESCIPHERTOP3.KEYSCHEDULE.K16 [19] \DESCIPHERTOP3.KEYSCHEDULE.K16 [20] \DESCIPHERTOP3.KEYSCHEDULE.K16 [21] \DESCIPHERTOP3.KEYSCHEDULE.K16 [22] \DESCIPHERTOP3.KEYSCHEDULE.K16 [23] \DESCIPHERTOP3.KEYSCHEDULE.K16 [24] \DESCIPHERTOP3.KEYSCHEDULE.K16 [25] \DESCIPHERTOP3.KEYSCHEDULE.K16 [26] \DESCIPHERTOP3.KEYSCHEDULE.K16 [27] \DESCIPHERTOP3.KEYSCHEDULE.K16 [28] \DESCIPHERTOP3.KEYSCHEDULE.K16 [29] \DESCIPHERTOP3.KEYSCHEDULE.K16 [30] \DESCIPHERTOP3.KEYSCHEDULE.K16 [31] \DESCIPHERTOP3.KEYSCHEDULE.K16 [32] \DESCIPHERTOP3.KEYSCHEDULE.K16 [33] \DESCIPHERTOP3.KEYSCHEDULE.K16 [34] \DESCIPHERTOP3.KEYSCHEDULE.K16 [35] \DESCIPHERTOP3.KEYSCHEDULE.K16 [36] \DESCIPHERTOP3.KEYSCHEDULE.K16 [37] \DESCIPHERTOP3.KEYSCHEDULE.K16 [38] \DESCIPHERTOP3.KEYSCHEDULE.K16 [39] \DESCIPHERTOP3.KEYSCHEDULE.K16 [40] \DESCIPHERTOP3.KEYSCHEDULE.K16 [41] \DESCIPHERTOP3.KEYSCHEDULE.K16 [42] \DESCIPHERTOP3.KEYSCHEDULE.K16 [43] \DESCIPHERTOP3.KEYSCHEDULE.K16 [44] \DESCIPHERTOP3.KEYSCHEDULE.K16 [45] \DESCIPHERTOP3.KEYSCHEDULE.K16 [46] \DESCIPHERTOP3.KEYSCHEDULE.K16 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K15_reg$key_schedule.vhd:252$1852 ($dff) from module tdes_top (D = { \key3_in_internal [25] \key3_in_internal [1] \key3_in_internal [49] \key3_in_internal [10] \key3_in_internal [35] \key3_in_internal [32] \key3_in_internal [48] \key3_in_internal [43] \key3_in_internal [17] \key3_in_internal [24] \key3_in_internal [34] \key3_in_internal [57] \key3_in_internal [18] \key3_in_internal [50] \key3_in_internal [41:40] \key3_in_internal [59] \key3_in_internal [8] \key3_in_internal [9] \key3_in_internal [16] \key3_in_internal [51] \key3_in_internal [42] \key3_in_internal [33] \key3_in_internal [56] \key3_in_internal [37] \key3_in_internal [12] \key3_in_internal [54] \key3_in_internal [6] \key3_in_internal [52] \key3_in_internal [19] \key3_in_internal [62] \key3_in_internal [45] \key3_in_internal [20] \key3_in_internal [5] \key3_in_internal [38] \key3_in_internal [44] \key3_in_internal [13] \key3_in_internal [36] \key3_in_internal [53] \key3_in_internal [11] \key3_in_internal [30] \key3_in_internal [4] \key3_in_internal [60] \key3_in_internal [29:28] \key3_in_internal [14] \key3_in_internal [3] \key3_in_internal [46] }, Q = { \DESCIPHERTOP3.KEYSCHEDULE.K15 [0] \DESCIPHERTOP3.KEYSCHEDULE.K15 [1] \DESCIPHERTOP3.KEYSCHEDULE.K15 [2] \DESCIPHERTOP3.KEYSCHEDULE.K15 [3] \DESCIPHERTOP3.KEYSCHEDULE.K15 [4] \DESCIPHERTOP3.KEYSCHEDULE.K15 [5] \DESCIPHERTOP3.KEYSCHEDULE.K15 [6] \DESCIPHERTOP3.KEYSCHEDULE.K15 [7] \DESCIPHERTOP3.KEYSCHEDULE.K15 [8] \DESCIPHERTOP3.KEYSCHEDULE.K15 [9] \DESCIPHERTOP3.KEYSCHEDULE.K15 [10] \DESCIPHERTOP3.KEYSCHEDULE.K15 [11] \DESCIPHERTOP3.KEYSCHEDULE.K15 [12] \DESCIPHERTOP3.KEYSCHEDULE.K15 [13] \DESCIPHERTOP3.KEYSCHEDULE.K15 [14] \DESCIPHERTOP3.KEYSCHEDULE.K15 [15] \DESCIPHERTOP3.KEYSCHEDULE.K15 [16] \DESCIPHERTOP3.KEYSCHEDULE.K15 [17] \DESCIPHERTOP3.KEYSCHEDULE.K15 [18] \DESCIPHERTOP3.KEYSCHEDULE.K15 [19] \DESCIPHERTOP3.KEYSCHEDULE.K15 [20] \DESCIPHERTOP3.KEYSCHEDULE.K15 [21] \DESCIPHERTOP3.KEYSCHEDULE.K15 [22] \DESCIPHERTOP3.KEYSCHEDULE.K15 [23] \DESCIPHERTOP3.KEYSCHEDULE.K15 [24] \DESCIPHERTOP3.KEYSCHEDULE.K15 [25] \DESCIPHERTOP3.KEYSCHEDULE.K15 [26] \DESCIPHERTOP3.KEYSCHEDULE.K15 [27] \DESCIPHERTOP3.KEYSCHEDULE.K15 [28] \DESCIPHERTOP3.KEYSCHEDULE.K15 [29] \DESCIPHERTOP3.KEYSCHEDULE.K15 [30] \DESCIPHERTOP3.KEYSCHEDULE.K15 [31] \DESCIPHERTOP3.KEYSCHEDULE.K15 [32] \DESCIPHERTOP3.KEYSCHEDULE.K15 [33] \DESCIPHERTOP3.KEYSCHEDULE.K15 [34] \DESCIPHERTOP3.KEYSCHEDULE.K15 [35] \DESCIPHERTOP3.KEYSCHEDULE.K15 [36] \DESCIPHERTOP3.KEYSCHEDULE.K15 [37] \DESCIPHERTOP3.KEYSCHEDULE.K15 [38] \DESCIPHERTOP3.KEYSCHEDULE.K15 [39] \DESCIPHERTOP3.KEYSCHEDULE.K15 [40] \DESCIPHERTOP3.KEYSCHEDULE.K15 [41] \DESCIPHERTOP3.KEYSCHEDULE.K15 [42] \DESCIPHERTOP3.KEYSCHEDULE.K15 [43] \DESCIPHERTOP3.KEYSCHEDULE.K15 [44] \DESCIPHERTOP3.KEYSCHEDULE.K15 [45] \DESCIPHERTOP3.KEYSCHEDULE.K15 [46] \DESCIPHERTOP3.KEYSCHEDULE.K15 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K14_reg$key_schedule.vhd:252$1851 ($dff) from module tdes_top (D = { \key3_in_internal [41] \key3_in_internal [17] \key3_in_internal [0] \key3_in_internal [26] \key3_in_internal [51] \key3_in_internal [48] \key3_in_internal [35] \key3_in_internal [59] \key3_in_internal [33] \key3_in_internal [40] \key3_in_internal [50] \key3_in_internal [8] \key3_in_internal [34] \key3_in_internal [1] \key3_in_internal [57:56] \key3_in_internal [10] \key3_in_internal [24] \key3_in_internal [25] \key3_in_internal [32] \key3_in_internal [2] \key3_in_internal [58] \key3_in_internal [49] \key3_in_internal [43] \key3_in_internal [53] \key3_in_internal [28] \key3_in_internal [3] \key3_in_internal [22] \key3_in_internal [5:4] \key3_in_internal [11] \key3_in_internal [61] \key3_in_internal [36] \key3_in_internal [21] \key3_in_internal [54] \key3_in_internal [60] \key3_in_internal [29] \key3_in_internal [52] \key3_in_internal [6] \key3_in_internal [27] \key3_in_internal [46] \key3_in_internal [20] \key3_in_internal [13] \key3_in_internal [45:44] \key3_in_internal [30] \key3_in_internal [19] \key3_in_internal [62] }, Q = { \DESCIPHERTOP3.KEYSCHEDULE.K14 [0] \DESCIPHERTOP3.KEYSCHEDULE.K14 [1] \DESCIPHERTOP3.KEYSCHEDULE.K14 [2] \DESCIPHERTOP3.KEYSCHEDULE.K14 [3] \DESCIPHERTOP3.KEYSCHEDULE.K14 [4] \DESCIPHERTOP3.KEYSCHEDULE.K14 [5] \DESCIPHERTOP3.KEYSCHEDULE.K14 [6] \DESCIPHERTOP3.KEYSCHEDULE.K14 [7] \DESCIPHERTOP3.KEYSCHEDULE.K14 [8] \DESCIPHERTOP3.KEYSCHEDULE.K14 [9] \DESCIPHERTOP3.KEYSCHEDULE.K14 [10] \DESCIPHERTOP3.KEYSCHEDULE.K14 [11] \DESCIPHERTOP3.KEYSCHEDULE.K14 [12] \DESCIPHERTOP3.KEYSCHEDULE.K14 [13] \DESCIPHERTOP3.KEYSCHEDULE.K14 [14] \DESCIPHERTOP3.KEYSCHEDULE.K14 [15] \DESCIPHERTOP3.KEYSCHEDULE.K14 [16] \DESCIPHERTOP3.KEYSCHEDULE.K14 [17] \DESCIPHERTOP3.KEYSCHEDULE.K14 [18] \DESCIPHERTOP3.KEYSCHEDULE.K14 [19] \DESCIPHERTOP3.KEYSCHEDULE.K14 [20] \DESCIPHERTOP3.KEYSCHEDULE.K14 [21] \DESCIPHERTOP3.KEYSCHEDULE.K14 [22] \DESCIPHERTOP3.KEYSCHEDULE.K14 [23] \DESCIPHERTOP3.KEYSCHEDULE.K14 [24] \DESCIPHERTOP3.KEYSCHEDULE.K14 [25] \DESCIPHERTOP3.KEYSCHEDULE.K14 [26] \DESCIPHERTOP3.KEYSCHEDULE.K14 [27] \DESCIPHERTOP3.KEYSCHEDULE.K14 [28] \DESCIPHERTOP3.KEYSCHEDULE.K14 [29] \DESCIPHERTOP3.KEYSCHEDULE.K14 [30] \DESCIPHERTOP3.KEYSCHEDULE.K14 [31] \DESCIPHERTOP3.KEYSCHEDULE.K14 [32] \DESCIPHERTOP3.KEYSCHEDULE.K14 [33] \DESCIPHERTOP3.KEYSCHEDULE.K14 [34] \DESCIPHERTOP3.KEYSCHEDULE.K14 [35] \DESCIPHERTOP3.KEYSCHEDULE.K14 [36] \DESCIPHERTOP3.KEYSCHEDULE.K14 [37] \DESCIPHERTOP3.KEYSCHEDULE.K14 [38] \DESCIPHERTOP3.KEYSCHEDULE.K14 [39] \DESCIPHERTOP3.KEYSCHEDULE.K14 [40] \DESCIPHERTOP3.KEYSCHEDULE.K14 [41] \DESCIPHERTOP3.KEYSCHEDULE.K14 [42] \DESCIPHERTOP3.KEYSCHEDULE.K14 [43] \DESCIPHERTOP3.KEYSCHEDULE.K14 [44] \DESCIPHERTOP3.KEYSCHEDULE.K14 [45] \DESCIPHERTOP3.KEYSCHEDULE.K14 [46] \DESCIPHERTOP3.KEYSCHEDULE.K14 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K13_reg$key_schedule.vhd:252$1850 ($dff) from module tdes_top (D = { \key3_in_internal [57] \key3_in_internal [33] \key3_in_internal [16] \key3_in_internal [42] \key3_in_internal [2] \key3_in_internal [35] \key3_in_internal [51] \key3_in_internal [10] \key3_in_internal [49] \key3_in_internal [56] \key3_in_internal [1] \key3_in_internal [24] \key3_in_internal [50] \key3_in_internal [17] \key3_in_internal [8] \key3_in_internal [43] \key3_in_internal [26] \key3_in_internal [40] \key3_in_internal [41] \key3_in_internal [48] \key3_in_internal [18] \key3_in_internal [9] \key3_in_internal [0] \key3_in_internal [59] \key3_in_internal [6] \key3_in_internal [44] \key3_in_internal [19] \key3_in_internal [38] \key3_in_internal [21:20] \key3_in_internal [27] \key3_in_internal [14] \key3_in_internal [52] \key3_in_internal [37] \key3_in_internal [3] \key3_in_internal [13] \key3_in_internal [45] \key3_in_internal [5] \key3_in_internal [22] \key3_in_internal [12] \key3_in_internal [62] \key3_in_internal [36] \key3_in_internal [29] \key3_in_internal [61:60] \key3_in_internal [46] \key3_in_internal [4] \key3_in_internal [11] }, Q = { \DESCIPHERTOP3.KEYSCHEDULE.K13 [0] \DESCIPHERTOP3.KEYSCHEDULE.K13 [1] \DESCIPHERTOP3.KEYSCHEDULE.K13 [2] \DESCIPHERTOP3.KEYSCHEDULE.K13 [3] \DESCIPHERTOP3.KEYSCHEDULE.K13 [4] \DESCIPHERTOP3.KEYSCHEDULE.K13 [5] \DESCIPHERTOP3.KEYSCHEDULE.K13 [6] \DESCIPHERTOP3.KEYSCHEDULE.K13 [7] \DESCIPHERTOP3.KEYSCHEDULE.K13 [8] \DESCIPHERTOP3.KEYSCHEDULE.K13 [9] \DESCIPHERTOP3.KEYSCHEDULE.K13 [10] \DESCIPHERTOP3.KEYSCHEDULE.K13 [11] \DESCIPHERTOP3.KEYSCHEDULE.K13 [12] \DESCIPHERTOP3.KEYSCHEDULE.K13 [13] \DESCIPHERTOP3.KEYSCHEDULE.K13 [14] \DESCIPHERTOP3.KEYSCHEDULE.K13 [15] \DESCIPHERTOP3.KEYSCHEDULE.K13 [16] \DESCIPHERTOP3.KEYSCHEDULE.K13 [17] \DESCIPHERTOP3.KEYSCHEDULE.K13 [18] \DESCIPHERTOP3.KEYSCHEDULE.K13 [19] \DESCIPHERTOP3.KEYSCHEDULE.K13 [20] \DESCIPHERTOP3.KEYSCHEDULE.K13 [21] \DESCIPHERTOP3.KEYSCHEDULE.K13 [22] \DESCIPHERTOP3.KEYSCHEDULE.K13 [23] \DESCIPHERTOP3.KEYSCHEDULE.K13 [24] \DESCIPHERTOP3.KEYSCHEDULE.K13 [25] \DESCIPHERTOP3.KEYSCHEDULE.K13 [26] \DESCIPHERTOP3.KEYSCHEDULE.K13 [27] \DESCIPHERTOP3.KEYSCHEDULE.K13 [28] \DESCIPHERTOP3.KEYSCHEDULE.K13 [29] \DESCIPHERTOP3.KEYSCHEDULE.K13 [30] \DESCIPHERTOP3.KEYSCHEDULE.K13 [31] \DESCIPHERTOP3.KEYSCHEDULE.K13 [32] \DESCIPHERTOP3.KEYSCHEDULE.K13 [33] \DESCIPHERTOP3.KEYSCHEDULE.K13 [34] \DESCIPHERTOP3.KEYSCHEDULE.K13 [35] \DESCIPHERTOP3.KEYSCHEDULE.K13 [36] \DESCIPHERTOP3.KEYSCHEDULE.K13 [37] \DESCIPHERTOP3.KEYSCHEDULE.K13 [38] \DESCIPHERTOP3.KEYSCHEDULE.K13 [39] \DESCIPHERTOP3.KEYSCHEDULE.K13 [40] \DESCIPHERTOP3.KEYSCHEDULE.K13 [41] \DESCIPHERTOP3.KEYSCHEDULE.K13 [42] \DESCIPHERTOP3.KEYSCHEDULE.K13 [43] \DESCIPHERTOP3.KEYSCHEDULE.K13 [44] \DESCIPHERTOP3.KEYSCHEDULE.K13 [45] \DESCIPHERTOP3.KEYSCHEDULE.K13 [46] \DESCIPHERTOP3.KEYSCHEDULE.K13 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K12_reg$key_schedule.vhd:252$1849 ($dff) from module tdes_top (D = { \key3_in_internal [8] \key3_in_internal [49] \key3_in_internal [32] \key3_in_internal [58] \key3_in_internal [18] \key3_in_internal [51] \key3_in_internal [2] \key3_in_internal [26] \key3_in_internal [0] \key3_in_internal [43] \key3_in_internal [17] \key3_in_internal [40] \key3_in_internal [1] \key3_in_internal [33] \key3_in_internal [24] \key3_in_internal [59] \key3_in_internal [42] \key3_in_internal [56] \key3_in_internal [57] \key3_in_internal [35:34] \key3_in_internal [25] \key3_in_internal [16] \key3_in_internal [10] \key3_in_internal [22] \key3_in_internal [60] \key3_in_internal [4] \key3_in_internal [54] \key3_in_internal [37:36] \key3_in_internal [12] \key3_in_internal [30] \key3_in_internal [5] \key3_in_internal [53] \key3_in_internal [19] \key3_in_internal [29] \key3_in_internal [61] \key3_in_internal [21] \key3_in_internal [38] \key3_in_internal [28] \key3_in_internal [11] \key3_in_internal [52] \key3_in_internal [45] \key3_in_internal [14:13] \key3_in_internal [62] \key3_in_internal [20] \key3_in_internal [27] }, Q = { \DESCIPHERTOP3.KEYSCHEDULE.K12 [0] \DESCIPHERTOP3.KEYSCHEDULE.K12 [1] \DESCIPHERTOP3.KEYSCHEDULE.K12 [2] \DESCIPHERTOP3.KEYSCHEDULE.K12 [3] \DESCIPHERTOP3.KEYSCHEDULE.K12 [4] \DESCIPHERTOP3.KEYSCHEDULE.K12 [5] \DESCIPHERTOP3.KEYSCHEDULE.K12 [6] \DESCIPHERTOP3.KEYSCHEDULE.K12 [7] \DESCIPHERTOP3.KEYSCHEDULE.K12 [8] \DESCIPHERTOP3.KEYSCHEDULE.K12 [9] \DESCIPHERTOP3.KEYSCHEDULE.K12 [10] \DESCIPHERTOP3.KEYSCHEDULE.K12 [11] \DESCIPHERTOP3.KEYSCHEDULE.K12 [12] \DESCIPHERTOP3.KEYSCHEDULE.K12 [13] \DESCIPHERTOP3.KEYSCHEDULE.K12 [14] \DESCIPHERTOP3.KEYSCHEDULE.K12 [15] \DESCIPHERTOP3.KEYSCHEDULE.K12 [16] \DESCIPHERTOP3.KEYSCHEDULE.K12 [17] \DESCIPHERTOP3.KEYSCHEDULE.K12 [18] \DESCIPHERTOP3.KEYSCHEDULE.K12 [19] \DESCIPHERTOP3.KEYSCHEDULE.K12 [20] \DESCIPHERTOP3.KEYSCHEDULE.K12 [21] \DESCIPHERTOP3.KEYSCHEDULE.K12 [22] \DESCIPHERTOP3.KEYSCHEDULE.K12 [23] \DESCIPHERTOP3.KEYSCHEDULE.K12 [24] \DESCIPHERTOP3.KEYSCHEDULE.K12 [25] \DESCIPHERTOP3.KEYSCHEDULE.K12 [26] \DESCIPHERTOP3.KEYSCHEDULE.K12 [27] \DESCIPHERTOP3.KEYSCHEDULE.K12 [28] \DESCIPHERTOP3.KEYSCHEDULE.K12 [29] \DESCIPHERTOP3.KEYSCHEDULE.K12 [30] \DESCIPHERTOP3.KEYSCHEDULE.K12 [31] \DESCIPHERTOP3.KEYSCHEDULE.K12 [32] \DESCIPHERTOP3.KEYSCHEDULE.K12 [33] \DESCIPHERTOP3.KEYSCHEDULE.K12 [34] \DESCIPHERTOP3.KEYSCHEDULE.K12 [35] \DESCIPHERTOP3.KEYSCHEDULE.K12 [36] \DESCIPHERTOP3.KEYSCHEDULE.K12 [37] \DESCIPHERTOP3.KEYSCHEDULE.K12 [38] \DESCIPHERTOP3.KEYSCHEDULE.K12 [39] \DESCIPHERTOP3.KEYSCHEDULE.K12 [40] \DESCIPHERTOP3.KEYSCHEDULE.K12 [41] \DESCIPHERTOP3.KEYSCHEDULE.K12 [42] \DESCIPHERTOP3.KEYSCHEDULE.K12 [43] \DESCIPHERTOP3.KEYSCHEDULE.K12 [44] \DESCIPHERTOP3.KEYSCHEDULE.K12 [45] \DESCIPHERTOP3.KEYSCHEDULE.K12 [46] \DESCIPHERTOP3.KEYSCHEDULE.K12 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K11_reg$key_schedule.vhd:252$1848 ($dff) from module tdes_top (D = { \key3_in_internal [24] \key3_in_internal [0] \key3_in_internal [48] \key3_in_internal [9] \key3_in_internal [34] \key3_in_internal [2] \key3_in_internal [18] \key3_in_internal [42] \key3_in_internal [16] \key3_in_internal [59] \key3_in_internal [33] \key3_in_internal [56] \key3_in_internal [17] \key3_in_internal [49] \key3_in_internal [40] \key3_in_internal [10] \key3_in_internal [58] \key3_in_internal [43] \key3_in_internal [8] \key3_in_internal [51:50] \key3_in_internal [41] \key3_in_internal [32] \key3_in_internal [26] \key3_in_internal [38] \key3_in_internal [13] \key3_in_internal [20] \key3_in_internal [3] \key3_in_internal [53:52] \key3_in_internal [28] \key3_in_internal [46] \key3_in_internal [21] \key3_in_internal [6] \key3_in_internal [4] \key3_in_internal [45] \key3_in_internal [14] \key3_in_internal [37] \key3_in_internal [54] \key3_in_internal [44] \key3_in_internal [27] \key3_in_internal [5] \key3_in_internal [61] \key3_in_internal [30:29] \key3_in_internal [11] \key3_in_internal [36] \key3_in_internal [12] }, Q = { \DESCIPHERTOP3.KEYSCHEDULE.K11 [0] \DESCIPHERTOP3.KEYSCHEDULE.K11 [1] \DESCIPHERTOP3.KEYSCHEDULE.K11 [2] \DESCIPHERTOP3.KEYSCHEDULE.K11 [3] \DESCIPHERTOP3.KEYSCHEDULE.K11 [4] \DESCIPHERTOP3.KEYSCHEDULE.K11 [5] \DESCIPHERTOP3.KEYSCHEDULE.K11 [6] \DESCIPHERTOP3.KEYSCHEDULE.K11 [7] \DESCIPHERTOP3.KEYSCHEDULE.K11 [8] \DESCIPHERTOP3.KEYSCHEDULE.K11 [9] \DESCIPHERTOP3.KEYSCHEDULE.K11 [10] \DESCIPHERTOP3.KEYSCHEDULE.K11 [11] \DESCIPHERTOP3.KEYSCHEDULE.K11 [12] \DESCIPHERTOP3.KEYSCHEDULE.K11 [13] \DESCIPHERTOP3.KEYSCHEDULE.K11 [14] \DESCIPHERTOP3.KEYSCHEDULE.K11 [15] \DESCIPHERTOP3.KEYSCHEDULE.K11 [16] \DESCIPHERTOP3.KEYSCHEDULE.K11 [17] \DESCIPHERTOP3.KEYSCHEDULE.K11 [18] \DESCIPHERTOP3.KEYSCHEDULE.K11 [19] \DESCIPHERTOP3.KEYSCHEDULE.K11 [20] \DESCIPHERTOP3.KEYSCHEDULE.K11 [21] \DESCIPHERTOP3.KEYSCHEDULE.K11 [22] \DESCIPHERTOP3.KEYSCHEDULE.K11 [23] \DESCIPHERTOP3.KEYSCHEDULE.K11 [24] \DESCIPHERTOP3.KEYSCHEDULE.K11 [25] \DESCIPHERTOP3.KEYSCHEDULE.K11 [26] \DESCIPHERTOP3.KEYSCHEDULE.K11 [27] \DESCIPHERTOP3.KEYSCHEDULE.K11 [28] \DESCIPHERTOP3.KEYSCHEDULE.K11 [29] \DESCIPHERTOP3.KEYSCHEDULE.K11 [30] \DESCIPHERTOP3.KEYSCHEDULE.K11 [31] \DESCIPHERTOP3.KEYSCHEDULE.K11 [32] \DESCIPHERTOP3.KEYSCHEDULE.K11 [33] \DESCIPHERTOP3.KEYSCHEDULE.K11 [34] \DESCIPHERTOP3.KEYSCHEDULE.K11 [35] \DESCIPHERTOP3.KEYSCHEDULE.K11 [36] \DESCIPHERTOP3.KEYSCHEDULE.K11 [37] \DESCIPHERTOP3.KEYSCHEDULE.K11 [38] \DESCIPHERTOP3.KEYSCHEDULE.K11 [39] \DESCIPHERTOP3.KEYSCHEDULE.K11 [40] \DESCIPHERTOP3.KEYSCHEDULE.K11 [41] \DESCIPHERTOP3.KEYSCHEDULE.K11 [42] \DESCIPHERTOP3.KEYSCHEDULE.K11 [43] \DESCIPHERTOP3.KEYSCHEDULE.K11 [44] \DESCIPHERTOP3.KEYSCHEDULE.K11 [45] \DESCIPHERTOP3.KEYSCHEDULE.K11 [46] \DESCIPHERTOP3.KEYSCHEDULE.K11 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$K10_reg$key_schedule.vhd:252$1847 ($dff) from module tdes_top (D = { \key3_in_internal [40] \key3_in_internal [16] \key3_in_internal [35] \key3_in_internal [25] \key3_in_internal [50] \key3_in_internal [18] \key3_in_internal [34] \key3_in_internal [58] \key3_in_internal [32] \key3_in_internal [10] \key3_in_internal [49] \key3_in_internal [43] \key3_in_internal [33] \key3_in_internal [0] \key3_in_internal [56] \key3_in_internal [26] \key3_in_internal [9] \key3_in_internal [59] \key3_in_internal [24] \key3_in_internal [2:1] \key3_in_internal [57] \key3_in_internal [48] \key3_in_internal [42] \key3_in_internal [54] \key3_in_internal [29] \key3_in_internal [36] \key3_in_internal [19] \key3_in_internal [6:5] \key3_in_internal [44] \key3_in_internal [62] \key3_in_internal [37] \key3_in_internal [22] \key3_in_internal [20] \key3_in_internal [61] \key3_in_internal [30] \key3_in_internal [53] \key3_in_internal [3] \key3_in_internal [60] \key3_in_internal [12] \key3_in_internal [21] \key3_in_internal [14] \key3_in_internal [46:45] \key3_in_internal [27] \key3_in_internal [52] \key3_in_internal [28] }, Q = { \DESCIPHERTOP3.KEYSCHEDULE.K10 [0] \DESCIPHERTOP3.KEYSCHEDULE.K10 [1] \DESCIPHERTOP3.KEYSCHEDULE.K10 [2] \DESCIPHERTOP3.KEYSCHEDULE.K10 [3] \DESCIPHERTOP3.KEYSCHEDULE.K10 [4] \DESCIPHERTOP3.KEYSCHEDULE.K10 [5] \DESCIPHERTOP3.KEYSCHEDULE.K10 [6] \DESCIPHERTOP3.KEYSCHEDULE.K10 [7] \DESCIPHERTOP3.KEYSCHEDULE.K10 [8] \DESCIPHERTOP3.KEYSCHEDULE.K10 [9] \DESCIPHERTOP3.KEYSCHEDULE.K10 [10] \DESCIPHERTOP3.KEYSCHEDULE.K10 [11] \DESCIPHERTOP3.KEYSCHEDULE.K10 [12] \DESCIPHERTOP3.KEYSCHEDULE.K10 [13] \DESCIPHERTOP3.KEYSCHEDULE.K10 [14] \DESCIPHERTOP3.KEYSCHEDULE.K10 [15] \DESCIPHERTOP3.KEYSCHEDULE.K10 [16] \DESCIPHERTOP3.KEYSCHEDULE.K10 [17] \DESCIPHERTOP3.KEYSCHEDULE.K10 [18] \DESCIPHERTOP3.KEYSCHEDULE.K10 [19] \DESCIPHERTOP3.KEYSCHEDULE.K10 [20] \DESCIPHERTOP3.KEYSCHEDULE.K10 [21] \DESCIPHERTOP3.KEYSCHEDULE.K10 [22] \DESCIPHERTOP3.KEYSCHEDULE.K10 [23] \DESCIPHERTOP3.KEYSCHEDULE.K10 [24] \DESCIPHERTOP3.KEYSCHEDULE.K10 [25] \DESCIPHERTOP3.KEYSCHEDULE.K10 [26] \DESCIPHERTOP3.KEYSCHEDULE.K10 [27] \DESCIPHERTOP3.KEYSCHEDULE.K10 [28] \DESCIPHERTOP3.KEYSCHEDULE.K10 [29] \DESCIPHERTOP3.KEYSCHEDULE.K10 [30] \DESCIPHERTOP3.KEYSCHEDULE.K10 [31] \DESCIPHERTOP3.KEYSCHEDULE.K10 [32] \DESCIPHERTOP3.KEYSCHEDULE.K10 [33] \DESCIPHERTOP3.KEYSCHEDULE.K10 [34] \DESCIPHERTOP3.KEYSCHEDULE.K10 [35] \DESCIPHERTOP3.KEYSCHEDULE.K10 [36] \DESCIPHERTOP3.KEYSCHEDULE.K10 [37] \DESCIPHERTOP3.KEYSCHEDULE.K10 [38] \DESCIPHERTOP3.KEYSCHEDULE.K10 [39] \DESCIPHERTOP3.KEYSCHEDULE.K10 [40] \DESCIPHERTOP3.KEYSCHEDULE.K10 [41] \DESCIPHERTOP3.KEYSCHEDULE.K10 [42] \DESCIPHERTOP3.KEYSCHEDULE.K10 [43] \DESCIPHERTOP3.KEYSCHEDULE.K10 [44] \DESCIPHERTOP3.KEYSCHEDULE.K10 [45] \DESCIPHERTOP3.KEYSCHEDULE.K10 [46] \DESCIPHERTOP3.KEYSCHEDULE.K10 [47] }).
Adding SRST signal on $flatten\DESCIPHERTOP3.\DESTOP.$verific$nextstate_reg$des_top.vhd:269$1142 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP3.\DESTOP.$verific$n558$1078, Q = \DESCIPHERTOP3.DESTOP.nextstate, rval = 3'000).
Adding SRST signal on $flatten\DESCIPHERTOP3.\DESTOP.$verific$des_out_rdy_reg$des_top.vhd:269$1145 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP3.\DESTOP.$verific$n563$1037, Q = \DESCIPHERTOP3.DESTOP.des_out_rdy, rval = 1'0).
Adding EN signal on $flatten\DESCIPHERTOP3.\DESTOP.$verific$data_out_reg$des_top.vhd:269$1149 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP3.\DESTOP.$verific$n640$1083, Q = { \DESCIPHERTOP3.DESTOP.data_out [0] \DESCIPHERTOP3.DESTOP.data_out [1] \DESCIPHERTOP3.DESTOP.data_out [2] \DESCIPHERTOP3.DESTOP.data_out [3] \DESCIPHERTOP3.DESTOP.data_out [4] \DESCIPHERTOP3.DESTOP.data_out [5] \DESCIPHERTOP3.DESTOP.data_out [6] \DESCIPHERTOP3.DESTOP.data_out [7] \DESCIPHERTOP3.DESTOP.data_out [8] \DESCIPHERTOP3.DESTOP.data_out [9] \DESCIPHERTOP3.DESTOP.data_out [10] \DESCIPHERTOP3.DESTOP.data_out [11] \DESCIPHERTOP3.DESTOP.data_out [12] \DESCIPHERTOP3.DESTOP.data_out [13] \DESCIPHERTOP3.DESTOP.data_out [14] \DESCIPHERTOP3.DESTOP.data_out [15] \DESCIPHERTOP3.DESTOP.data_out [16] \DESCIPHERTOP3.DESTOP.data_out [17] \DESCIPHERTOP3.DESTOP.data_out [18] \DESCIPHERTOP3.DESTOP.data_out [19] \DESCIPHERTOP3.DESTOP.data_out [20] \DESCIPHERTOP3.DESTOP.data_out [21] \DESCIPHERTOP3.DESTOP.data_out [22] \DESCIPHERTOP3.DESTOP.data_out [23] \DESCIPHERTOP3.DESTOP.data_out [24] \DESCIPHERTOP3.DESTOP.data_out [25] \DESCIPHERTOP3.DESTOP.data_out [26] \DESCIPHERTOP3.DESTOP.data_out [27] \DESCIPHERTOP3.DESTOP.data_out [28] \DESCIPHERTOP3.DESTOP.data_out [29] \DESCIPHERTOP3.DESTOP.data_out [30] \DESCIPHERTOP3.DESTOP.data_out [31] \DESCIPHERTOP3.DESTOP.data_out [32] \DESCIPHERTOP3.DESTOP.data_out [33] \DESCIPHERTOP3.DESTOP.data_out [34] \DESCIPHERTOP3.DESTOP.data_out [35] \DESCIPHERTOP3.DESTOP.data_out [36] \DESCIPHERTOP3.DESTOP.data_out [37] \DESCIPHERTOP3.DESTOP.data_out [38] \DESCIPHERTOP3.DESTOP.data_out [39] \DESCIPHERTOP3.DESTOP.data_out [40] \DESCIPHERTOP3.DESTOP.data_out [41] \DESCIPHERTOP3.DESTOP.data_out [42] \DESCIPHERTOP3.DESTOP.data_out [43] \DESCIPHERTOP3.DESTOP.data_out [44] \DESCIPHERTOP3.DESTOP.data_out [45] \DESCIPHERTOP3.DESTOP.data_out [46] \DESCIPHERTOP3.DESTOP.data_out [47] \DESCIPHERTOP3.DESTOP.data_out [48] \DESCIPHERTOP3.DESTOP.data_out [49] \DESCIPHERTOP3.DESTOP.data_out [50] \DESCIPHERTOP3.DESTOP.data_out [51] \DESCIPHERTOP3.DESTOP.data_out [52] \DESCIPHERTOP3.DESTOP.data_out [53] \DESCIPHERTOP3.DESTOP.data_out [54] \DESCIPHERTOP3.DESTOP.data_out [55] \DESCIPHERTOP3.DESTOP.data_out [56] \DESCIPHERTOP3.DESTOP.data_out [57] \DESCIPHERTOP3.DESTOP.data_out [58] \DESCIPHERTOP3.DESTOP.data_out [59] \DESCIPHERTOP3.DESTOP.data_out [60] \DESCIPHERTOP3.DESTOP.data_out [61] \DESCIPHERTOP3.DESTOP.data_out [62] \DESCIPHERTOP3.DESTOP.data_out [63] }).
Adding SRST signal on $flatten\DESCIPHERTOP3.\DESTOP.$verific$RoundCounter_reg$des_top.vhd:269$1143 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP3.\DESTOP.$verific$n635$1082, Q = \DESCIPHERTOP3.DESTOP.RoundCounter, rval = 4'0000).
Adding EN signal on $flatten\DESCIPHERTOP3.\DESTOP.$verific$R_in_internal_reg$des_top.vhd:269$1147 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP3.\DESTOP.$verific$n597$1080, Q = { \DESCIPHERTOP3.DESTOP.R_in_internal [0] \DESCIPHERTOP3.DESTOP.R_in_internal [1] \DESCIPHERTOP3.DESTOP.R_in_internal [2] \DESCIPHERTOP3.DESTOP.R_in_internal [3] \DESCIPHERTOP3.DESTOP.R_in_internal [4] \DESCIPHERTOP3.DESTOP.R_in_internal [5] \DESCIPHERTOP3.DESTOP.R_in_internal [6] \DESCIPHERTOP3.DESTOP.R_in_internal [7] \DESCIPHERTOP3.DESTOP.R_in_internal [8] \DESCIPHERTOP3.DESTOP.R_in_internal [9] \DESCIPHERTOP3.DESTOP.R_in_internal [10] \DESCIPHERTOP3.DESTOP.R_in_internal [11] \DESCIPHERTOP3.DESTOP.R_in_internal [12] \DESCIPHERTOP3.DESTOP.R_in_internal [13] \DESCIPHERTOP3.DESTOP.R_in_internal [14] \DESCIPHERTOP3.DESTOP.R_in_internal [15] \DESCIPHERTOP3.DESTOP.R_in_internal [16] \DESCIPHERTOP3.DESTOP.R_in_internal [17] \DESCIPHERTOP3.DESTOP.R_in_internal [18] \DESCIPHERTOP3.DESTOP.R_in_internal [19] \DESCIPHERTOP3.DESTOP.R_in_internal [20] \DESCIPHERTOP3.DESTOP.R_in_internal [21] \DESCIPHERTOP3.DESTOP.R_in_internal [22] \DESCIPHERTOP3.DESTOP.R_in_internal [23] \DESCIPHERTOP3.DESTOP.R_in_internal [24] \DESCIPHERTOP3.DESTOP.R_in_internal [25] \DESCIPHERTOP3.DESTOP.R_in_internal [26] \DESCIPHERTOP3.DESTOP.R_in_internal [27] \DESCIPHERTOP3.DESTOP.R_in_internal [28] \DESCIPHERTOP3.DESTOP.R_in_internal [29] \DESCIPHERTOP3.DESTOP.R_in_internal [30] \DESCIPHERTOP3.DESTOP.R_in_internal [31] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\DESTOP.$verific$L_in_internal_reg$des_top.vhd:269$1146 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP3.\DESTOP.$verific$n564$1079, Q = { \DESCIPHERTOP3.DESTOP.L_in_internal [0] \DESCIPHERTOP3.DESTOP.L_in_internal [1] \DESCIPHERTOP3.DESTOP.L_in_internal [2] \DESCIPHERTOP3.DESTOP.L_in_internal [3] \DESCIPHERTOP3.DESTOP.L_in_internal [4] \DESCIPHERTOP3.DESTOP.L_in_internal [5] \DESCIPHERTOP3.DESTOP.L_in_internal [6] \DESCIPHERTOP3.DESTOP.L_in_internal [7] \DESCIPHERTOP3.DESTOP.L_in_internal [8] \DESCIPHERTOP3.DESTOP.L_in_internal [9] \DESCIPHERTOP3.DESTOP.L_in_internal [10] \DESCIPHERTOP3.DESTOP.L_in_internal [11] \DESCIPHERTOP3.DESTOP.L_in_internal [12] \DESCIPHERTOP3.DESTOP.L_in_internal [13] \DESCIPHERTOP3.DESTOP.L_in_internal [14] \DESCIPHERTOP3.DESTOP.L_in_internal [15] \DESCIPHERTOP3.DESTOP.L_in_internal [16] \DESCIPHERTOP3.DESTOP.L_in_internal [17] \DESCIPHERTOP3.DESTOP.L_in_internal [18] \DESCIPHERTOP3.DESTOP.L_in_internal [19] \DESCIPHERTOP3.DESTOP.L_in_internal [20] \DESCIPHERTOP3.DESTOP.L_in_internal [21] \DESCIPHERTOP3.DESTOP.L_in_internal [22] \DESCIPHERTOP3.DESTOP.L_in_internal [23] \DESCIPHERTOP3.DESTOP.L_in_internal [24] \DESCIPHERTOP3.DESTOP.L_in_internal [25] \DESCIPHERTOP3.DESTOP.L_in_internal [26] \DESCIPHERTOP3.DESTOP.L_in_internal [27] \DESCIPHERTOP3.DESTOP.L_in_internal [28] \DESCIPHERTOP3.DESTOP.L_in_internal [29] \DESCIPHERTOP3.DESTOP.L_in_internal [30] \DESCIPHERTOP3.DESTOP.L_in_internal [31] }).
Adding EN signal on $flatten\DESCIPHERTOP3.\DESTOP.$verific$KeySelect_reg$des_top.vhd:269$1148 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP3.\DESTOP.$verific$n630$1081, Q = \DESCIPHERTOP3.DESTOP.KeySelect).
Adding EN signal on $flatten\DESCIPHERTOP3.$verific$data_in_internal_reg$des_cipher_top.vhd:156$724 ($dff) from module tdes_top (D = { \DESCIPHERTOP2.DESTOP.data_out [0] \DESCIPHERTOP2.DESTOP.data_out [1] \DESCIPHERTOP2.DESTOP.data_out [2] \DESCIPHERTOP2.DESTOP.data_out [3] \DESCIPHERTOP2.DESTOP.data_out [4] \DESCIPHERTOP2.DESTOP.data_out [5] \DESCIPHERTOP2.DESTOP.data_out [6] \DESCIPHERTOP2.DESTOP.data_out [7] \DESCIPHERTOP2.DESTOP.data_out [8] \DESCIPHERTOP2.DESTOP.data_out [9] \DESCIPHERTOP2.DESTOP.data_out [10] \DESCIPHERTOP2.DESTOP.data_out [11] \DESCIPHERTOP2.DESTOP.data_out [12] \DESCIPHERTOP2.DESTOP.data_out [13] \DESCIPHERTOP2.DESTOP.data_out [14] \DESCIPHERTOP2.DESTOP.data_out [15] \DESCIPHERTOP2.DESTOP.data_out [16] \DESCIPHERTOP2.DESTOP.data_out [17] \DESCIPHERTOP2.DESTOP.data_out [18] \DESCIPHERTOP2.DESTOP.data_out [19] \DESCIPHERTOP2.DESTOP.data_out [20] \DESCIPHERTOP2.DESTOP.data_out [21] \DESCIPHERTOP2.DESTOP.data_out [22] \DESCIPHERTOP2.DESTOP.data_out [23] \DESCIPHERTOP2.DESTOP.data_out [24] \DESCIPHERTOP2.DESTOP.data_out [25] \DESCIPHERTOP2.DESTOP.data_out [26] \DESCIPHERTOP2.DESTOP.data_out [27] \DESCIPHERTOP2.DESTOP.data_out [28] \DESCIPHERTOP2.DESTOP.data_out [29] \DESCIPHERTOP2.DESTOP.data_out [30] \DESCIPHERTOP2.DESTOP.data_out [31] \DESCIPHERTOP2.DESTOP.data_out [32] \DESCIPHERTOP2.DESTOP.data_out [33] \DESCIPHERTOP2.DESTOP.data_out [34] \DESCIPHERTOP2.DESTOP.data_out [35] \DESCIPHERTOP2.DESTOP.data_out [36] \DESCIPHERTOP2.DESTOP.data_out [37] \DESCIPHERTOP2.DESTOP.data_out [38] \DESCIPHERTOP2.DESTOP.data_out [39] \DESCIPHERTOP2.DESTOP.data_out [40] \DESCIPHERTOP2.DESTOP.data_out [41] \DESCIPHERTOP2.DESTOP.data_out [42] \DESCIPHERTOP2.DESTOP.data_out [43] \DESCIPHERTOP2.DESTOP.data_out [44] \DESCIPHERTOP2.DESTOP.data_out [45] \DESCIPHERTOP2.DESTOP.data_out [46] \DESCIPHERTOP2.DESTOP.data_out [47] \DESCIPHERTOP2.DESTOP.data_out [48] \DESCIPHERTOP2.DESTOP.data_out [49] \DESCIPHERTOP2.DESTOP.data_out [50] \DESCIPHERTOP2.DESTOP.data_out [51] \DESCIPHERTOP2.DESTOP.data_out [52] \DESCIPHERTOP2.DESTOP.data_out [53] \DESCIPHERTOP2.DESTOP.data_out [54] \DESCIPHERTOP2.DESTOP.data_out [55] \DESCIPHERTOP2.DESTOP.data_out [56] \DESCIPHERTOP2.DESTOP.data_out [57] \DESCIPHERTOP2.DESTOP.data_out [58] \DESCIPHERTOP2.DESTOP.data_out [59] \DESCIPHERTOP2.DESTOP.data_out [60] \DESCIPHERTOP2.DESTOP.data_out [61] \DESCIPHERTOP2.DESTOP.data_out [62] \DESCIPHERTOP2.DESTOP.data_out [63] }, Q = { \DESCIPHERTOP3.data_in_internal [0] \DESCIPHERTOP3.data_in_internal [1] \DESCIPHERTOP3.data_in_internal [2] \DESCIPHERTOP3.data_in_internal [3] \DESCIPHERTOP3.data_in_internal [4] \DESCIPHERTOP3.data_in_internal [5] \DESCIPHERTOP3.data_in_internal [6] \DESCIPHERTOP3.data_in_internal [7] \DESCIPHERTOP3.data_in_internal [8] \DESCIPHERTOP3.data_in_internal [9] \DESCIPHERTOP3.data_in_internal [10] \DESCIPHERTOP3.data_in_internal [11] \DESCIPHERTOP3.data_in_internal [12] \DESCIPHERTOP3.data_in_internal [13] \DESCIPHERTOP3.data_in_internal [14] \DESCIPHERTOP3.data_in_internal [15] \DESCIPHERTOP3.data_in_internal [16] \DESCIPHERTOP3.data_in_internal [17] \DESCIPHERTOP3.data_in_internal [18] \DESCIPHERTOP3.data_in_internal [19] \DESCIPHERTOP3.data_in_internal [20] \DESCIPHERTOP3.data_in_internal [21] \DESCIPHERTOP3.data_in_internal [22] \DESCIPHERTOP3.data_in_internal [23] \DESCIPHERTOP3.data_in_internal [24] \DESCIPHERTOP3.data_in_internal [25] \DESCIPHERTOP3.data_in_internal [26] \DESCIPHERTOP3.data_in_internal [27] \DESCIPHERTOP3.data_in_internal [28] \DESCIPHERTOP3.data_in_internal [29] \DESCIPHERTOP3.data_in_internal [30] \DESCIPHERTOP3.data_in_internal [31] \DESCIPHERTOP3.data_in_internal [32] \DESCIPHERTOP3.data_in_internal [33] \DESCIPHERTOP3.data_in_internal [34] \DESCIPHERTOP3.data_in_internal [35] \DESCIPHERTOP3.data_in_internal [36] \DESCIPHERTOP3.data_in_internal [37] \DESCIPHERTOP3.data_in_internal [38] \DESCIPHERTOP3.data_in_internal [39] \DESCIPHERTOP3.data_in_internal [40] \DESCIPHERTOP3.data_in_internal [41] \DESCIPHERTOP3.data_in_internal [42] \DESCIPHERTOP3.data_in_internal [43] \DESCIPHERTOP3.data_in_internal [44] \DESCIPHERTOP3.data_in_internal [45] \DESCIPHERTOP3.data_in_internal [46] \DESCIPHERTOP3.data_in_internal [47] \DESCIPHERTOP3.data_in_internal [48] \DESCIPHERTOP3.data_in_internal [49] \DESCIPHERTOP3.data_in_internal [50] \DESCIPHERTOP3.data_in_internal [51] \DESCIPHERTOP3.data_in_internal [52] \DESCIPHERTOP3.data_in_internal [53] \DESCIPHERTOP3.data_in_internal [54] \DESCIPHERTOP3.data_in_internal [55] \DESCIPHERTOP3.data_in_internal [56] \DESCIPHERTOP3.data_in_internal [57] \DESCIPHERTOP3.data_in_internal [58] \DESCIPHERTOP3.data_in_internal [59] \DESCIPHERTOP3.data_in_internal [60] \DESCIPHERTOP3.data_in_internal [61] \DESCIPHERTOP3.data_in_internal [62] \DESCIPHERTOP3.data_in_internal [63] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K9_reg$key_schedule.vhd:252$1846 ($dff) from module tdes_top (D = { \key2_in_internal [56] \key2_in_internal [32] \key2_in_internal [51] \key2_in_internal [41] \key2_in_internal [1] \key2_in_internal [34] \key2_in_internal [50] \key2_in_internal [9] \key2_in_internal [48] \key2_in_internal [26] \key2_in_internal [0] \key2_in_internal [59] \key2_in_internal [49] \key2_in_internal [16] \key2_in_internal [43:42] \key2_in_internal [25] \key2_in_internal [10] \key2_in_internal [40] \key2_in_internal [18:17] \key2_in_internal [8] \key2_in_internal [35] \key2_in_internal [58] \key2_in_internal [3] \key2_in_internal [45] \key2_in_internal [52] \key2_in_internal [4] \key2_in_internal [22:21] \key2_in_internal [60] \key2_in_internal [11] \key2_in_internal [53] \key2_in_internal [38] \key2_in_internal [36] \key2_in_internal [14] \key2_in_internal [46] \key2_in_internal [6] \key2_in_internal [19] \key2_in_internal [13] \key2_in_internal [28] \key2_in_internal [37] \key2_in_internal [30] \key2_in_internal [62:61] \key2_in_internal [12] \key2_in_internal [5] \key2_in_internal [44] }, Q = { \DESCIPHERTOP2.KEYSCHEDULE.K9 [0] \DESCIPHERTOP2.KEYSCHEDULE.K9 [1] \DESCIPHERTOP2.KEYSCHEDULE.K9 [2] \DESCIPHERTOP2.KEYSCHEDULE.K9 [3] \DESCIPHERTOP2.KEYSCHEDULE.K9 [4] \DESCIPHERTOP2.KEYSCHEDULE.K9 [5] \DESCIPHERTOP2.KEYSCHEDULE.K9 [6] \DESCIPHERTOP2.KEYSCHEDULE.K9 [7] \DESCIPHERTOP2.KEYSCHEDULE.K9 [8] \DESCIPHERTOP2.KEYSCHEDULE.K9 [9] \DESCIPHERTOP2.KEYSCHEDULE.K9 [10] \DESCIPHERTOP2.KEYSCHEDULE.K9 [11] \DESCIPHERTOP2.KEYSCHEDULE.K9 [12] \DESCIPHERTOP2.KEYSCHEDULE.K9 [13] \DESCIPHERTOP2.KEYSCHEDULE.K9 [14] \DESCIPHERTOP2.KEYSCHEDULE.K9 [15] \DESCIPHERTOP2.KEYSCHEDULE.K9 [16] \DESCIPHERTOP2.KEYSCHEDULE.K9 [17] \DESCIPHERTOP2.KEYSCHEDULE.K9 [18] \DESCIPHERTOP2.KEYSCHEDULE.K9 [19] \DESCIPHERTOP2.KEYSCHEDULE.K9 [20] \DESCIPHERTOP2.KEYSCHEDULE.K9 [21] \DESCIPHERTOP2.KEYSCHEDULE.K9 [22] \DESCIPHERTOP2.KEYSCHEDULE.K9 [23] \DESCIPHERTOP2.KEYSCHEDULE.K9 [24] \DESCIPHERTOP2.KEYSCHEDULE.K9 [25] \DESCIPHERTOP2.KEYSCHEDULE.K9 [26] \DESCIPHERTOP2.KEYSCHEDULE.K9 [27] \DESCIPHERTOP2.KEYSCHEDULE.K9 [28] \DESCIPHERTOP2.KEYSCHEDULE.K9 [29] \DESCIPHERTOP2.KEYSCHEDULE.K9 [30] \DESCIPHERTOP2.KEYSCHEDULE.K9 [31] \DESCIPHERTOP2.KEYSCHEDULE.K9 [32] \DESCIPHERTOP2.KEYSCHEDULE.K9 [33] \DESCIPHERTOP2.KEYSCHEDULE.K9 [34] \DESCIPHERTOP2.KEYSCHEDULE.K9 [35] \DESCIPHERTOP2.KEYSCHEDULE.K9 [36] \DESCIPHERTOP2.KEYSCHEDULE.K9 [37] \DESCIPHERTOP2.KEYSCHEDULE.K9 [38] \DESCIPHERTOP2.KEYSCHEDULE.K9 [39] \DESCIPHERTOP2.KEYSCHEDULE.K9 [40] \DESCIPHERTOP2.KEYSCHEDULE.K9 [41] \DESCIPHERTOP2.KEYSCHEDULE.K9 [42] \DESCIPHERTOP2.KEYSCHEDULE.K9 [43] \DESCIPHERTOP2.KEYSCHEDULE.K9 [44] \DESCIPHERTOP2.KEYSCHEDULE.K9 [45] \DESCIPHERTOP2.KEYSCHEDULE.K9 [46] \DESCIPHERTOP2.KEYSCHEDULE.K9 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K8_reg$key_schedule.vhd:252$1845 ($dff) from module tdes_top (D = { \key2_in_internal [35] \key2_in_internal [40] \key2_in_internal [59] \key2_in_internal [49] \key2_in_internal [9] \key2_in_internal [42] \key2_in_internal [58] \key2_in_internal [17] \key2_in_internal [56] \key2_in_internal [34] \key2_in_internal [8] \key2_in_internal [2] \key2_in_internal [57] \key2_in_internal [24] \key2_in_internal [51:50] \key2_in_internal [33] \key2_in_internal [18] \key2_in_internal [48] \key2_in_internal [26:25] \key2_in_internal [16] \key2_in_internal [43] \key2_in_internal [1] \key2_in_internal [11] \key2_in_internal [53] \key2_in_internal [60] \key2_in_internal [12] \key2_in_internal [30:29] \key2_in_internal [5] \key2_in_internal [19] \key2_in_internal [61] \key2_in_internal [46] \key2_in_internal [44] \key2_in_internal [22] \key2_in_internal [54] \key2_in_internal [14] \key2_in_internal [27] \key2_in_internal [21] \key2_in_internal [36] \key2_in_internal [45] \key2_in_internal [38] \key2_in_internal [3] \key2_in_internal [6] \key2_in_internal [20] \key2_in_internal [13] \key2_in_internal [52] }, Q = { \DESCIPHERTOP2.KEYSCHEDULE.K8 [0] \DESCIPHERTOP2.KEYSCHEDULE.K8 [1] \DESCIPHERTOP2.KEYSCHEDULE.K8 [2] \DESCIPHERTOP2.KEYSCHEDULE.K8 [3] \DESCIPHERTOP2.KEYSCHEDULE.K8 [4] \DESCIPHERTOP2.KEYSCHEDULE.K8 [5] \DESCIPHERTOP2.KEYSCHEDULE.K8 [6] \DESCIPHERTOP2.KEYSCHEDULE.K8 [7] \DESCIPHERTOP2.KEYSCHEDULE.K8 [8] \DESCIPHERTOP2.KEYSCHEDULE.K8 [9] \DESCIPHERTOP2.KEYSCHEDULE.K8 [10] \DESCIPHERTOP2.KEYSCHEDULE.K8 [11] \DESCIPHERTOP2.KEYSCHEDULE.K8 [12] \DESCIPHERTOP2.KEYSCHEDULE.K8 [13] \DESCIPHERTOP2.KEYSCHEDULE.K8 [14] \DESCIPHERTOP2.KEYSCHEDULE.K8 [15] \DESCIPHERTOP2.KEYSCHEDULE.K8 [16] \DESCIPHERTOP2.KEYSCHEDULE.K8 [17] \DESCIPHERTOP2.KEYSCHEDULE.K8 [18] \DESCIPHERTOP2.KEYSCHEDULE.K8 [19] \DESCIPHERTOP2.KEYSCHEDULE.K8 [20] \DESCIPHERTOP2.KEYSCHEDULE.K8 [21] \DESCIPHERTOP2.KEYSCHEDULE.K8 [22] \DESCIPHERTOP2.KEYSCHEDULE.K8 [23] \DESCIPHERTOP2.KEYSCHEDULE.K8 [24] \DESCIPHERTOP2.KEYSCHEDULE.K8 [25] \DESCIPHERTOP2.KEYSCHEDULE.K8 [26] \DESCIPHERTOP2.KEYSCHEDULE.K8 [27] \DESCIPHERTOP2.KEYSCHEDULE.K8 [28] \DESCIPHERTOP2.KEYSCHEDULE.K8 [29] \DESCIPHERTOP2.KEYSCHEDULE.K8 [30] \DESCIPHERTOP2.KEYSCHEDULE.K8 [31] \DESCIPHERTOP2.KEYSCHEDULE.K8 [32] \DESCIPHERTOP2.KEYSCHEDULE.K8 [33] \DESCIPHERTOP2.KEYSCHEDULE.K8 [34] \DESCIPHERTOP2.KEYSCHEDULE.K8 [35] \DESCIPHERTOP2.KEYSCHEDULE.K8 [36] \DESCIPHERTOP2.KEYSCHEDULE.K8 [37] \DESCIPHERTOP2.KEYSCHEDULE.K8 [38] \DESCIPHERTOP2.KEYSCHEDULE.K8 [39] \DESCIPHERTOP2.KEYSCHEDULE.K8 [40] \DESCIPHERTOP2.KEYSCHEDULE.K8 [41] \DESCIPHERTOP2.KEYSCHEDULE.K8 [42] \DESCIPHERTOP2.KEYSCHEDULE.K8 [43] \DESCIPHERTOP2.KEYSCHEDULE.K8 [44] \DESCIPHERTOP2.KEYSCHEDULE.K8 [45] \DESCIPHERTOP2.KEYSCHEDULE.K8 [46] \DESCIPHERTOP2.KEYSCHEDULE.K8 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K7_reg$key_schedule.vhd:252$1844 ($dff) from module tdes_top (D = { \key2_in_internal [51] \key2_in_internal [56] \key2_in_internal [10] \key2_in_internal [0] \key2_in_internal [25] \key2_in_internal [58] \key2_in_internal [9] \key2_in_internal [33] \key2_in_internal [43] \key2_in_internal [50] \key2_in_internal [24] \key2_in_internal [18] \key2_in_internal [8] \key2_in_internal [40] \key2_in_internal [2:1] \key2_in_internal [49] \key2_in_internal [34] \key2_in_internal [35] \key2_in_internal [42:41] \key2_in_internal [32] \key2_in_internal [59] \key2_in_internal [17] \key2_in_internal [27] \key2_in_internal [6] \key2_in_internal [13] \key2_in_internal [28] \key2_in_internal [46:45] \key2_in_internal [21] \key2_in_internal [4] \key2_in_internal [14] \key2_in_internal [62] \key2_in_internal [60] \key2_in_internal [38] \key2_in_internal [3] \key2_in_internal [30] \key2_in_internal [12] \key2_in_internal [37] \key2_in_internal [52] \key2_in_internal [61] \key2_in_internal [54] \key2_in_internal [19] \key2_in_internal [22] \key2_in_internal [36] \key2_in_internal [29] \key2_in_internal [5] }, Q = { \DESCIPHERTOP2.KEYSCHEDULE.K7 [0] \DESCIPHERTOP2.KEYSCHEDULE.K7 [1] \DESCIPHERTOP2.KEYSCHEDULE.K7 [2] \DESCIPHERTOP2.KEYSCHEDULE.K7 [3] \DESCIPHERTOP2.KEYSCHEDULE.K7 [4] \DESCIPHERTOP2.KEYSCHEDULE.K7 [5] \DESCIPHERTOP2.KEYSCHEDULE.K7 [6] \DESCIPHERTOP2.KEYSCHEDULE.K7 [7] \DESCIPHERTOP2.KEYSCHEDULE.K7 [8] \DESCIPHERTOP2.KEYSCHEDULE.K7 [9] \DESCIPHERTOP2.KEYSCHEDULE.K7 [10] \DESCIPHERTOP2.KEYSCHEDULE.K7 [11] \DESCIPHERTOP2.KEYSCHEDULE.K7 [12] \DESCIPHERTOP2.KEYSCHEDULE.K7 [13] \DESCIPHERTOP2.KEYSCHEDULE.K7 [14] \DESCIPHERTOP2.KEYSCHEDULE.K7 [15] \DESCIPHERTOP2.KEYSCHEDULE.K7 [16] \DESCIPHERTOP2.KEYSCHEDULE.K7 [17] \DESCIPHERTOP2.KEYSCHEDULE.K7 [18] \DESCIPHERTOP2.KEYSCHEDULE.K7 [19] \DESCIPHERTOP2.KEYSCHEDULE.K7 [20] \DESCIPHERTOP2.KEYSCHEDULE.K7 [21] \DESCIPHERTOP2.KEYSCHEDULE.K7 [22] \DESCIPHERTOP2.KEYSCHEDULE.K7 [23] \DESCIPHERTOP2.KEYSCHEDULE.K7 [24] \DESCIPHERTOP2.KEYSCHEDULE.K7 [25] \DESCIPHERTOP2.KEYSCHEDULE.K7 [26] \DESCIPHERTOP2.KEYSCHEDULE.K7 [27] \DESCIPHERTOP2.KEYSCHEDULE.K7 [28] \DESCIPHERTOP2.KEYSCHEDULE.K7 [29] \DESCIPHERTOP2.KEYSCHEDULE.K7 [30] \DESCIPHERTOP2.KEYSCHEDULE.K7 [31] \DESCIPHERTOP2.KEYSCHEDULE.K7 [32] \DESCIPHERTOP2.KEYSCHEDULE.K7 [33] \DESCIPHERTOP2.KEYSCHEDULE.K7 [34] \DESCIPHERTOP2.KEYSCHEDULE.K7 [35] \DESCIPHERTOP2.KEYSCHEDULE.K7 [36] \DESCIPHERTOP2.KEYSCHEDULE.K7 [37] \DESCIPHERTOP2.KEYSCHEDULE.K7 [38] \DESCIPHERTOP2.KEYSCHEDULE.K7 [39] \DESCIPHERTOP2.KEYSCHEDULE.K7 [40] \DESCIPHERTOP2.KEYSCHEDULE.K7 [41] \DESCIPHERTOP2.KEYSCHEDULE.K7 [42] \DESCIPHERTOP2.KEYSCHEDULE.K7 [43] \DESCIPHERTOP2.KEYSCHEDULE.K7 [44] \DESCIPHERTOP2.KEYSCHEDULE.K7 [45] \DESCIPHERTOP2.KEYSCHEDULE.K7 [46] \DESCIPHERTOP2.KEYSCHEDULE.K7 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K6_reg$key_schedule.vhd:252$1843 ($dff) from module tdes_top (D = { \key2_in_internal [2] \key2_in_internal [43] \key2_in_internal [26] \key2_in_internal [16] \key2_in_internal [41] \key2_in_internal [9] \key2_in_internal [25] \key2_in_internal [49] \key2_in_internal [59] \key2_in_internal [1] \key2_in_internal [40] \key2_in_internal [34] \key2_in_internal [24] \key2_in_internal [56] \key2_in_internal [18:17] \key2_in_internal [0] \key2_in_internal [50] \key2_in_internal [51] \key2_in_internal [58:57] \key2_in_internal [48] \key2_in_internal [10] \key2_in_internal [33] \key2_in_internal [12] \key2_in_internal [22] \key2_in_internal [29] \key2_in_internal [44] \key2_in_internal [62:61] \key2_in_internal [37] \key2_in_internal [20] \key2_in_internal [30] \key2_in_internal [11] \key2_in_internal [13] \key2_in_internal [54] \key2_in_internal [19] \key2_in_internal [46] \key2_in_internal [28] \key2_in_internal [53] \key2_in_internal [5] \key2_in_internal [14] \key2_in_internal [3] \key2_in_internal [4] \key2_in_internal [38] \key2_in_internal [52] \key2_in_internal [45] \key2_in_internal [21] }, Q = { \DESCIPHERTOP2.KEYSCHEDULE.K6 [0] \DESCIPHERTOP2.KEYSCHEDULE.K6 [1] \DESCIPHERTOP2.KEYSCHEDULE.K6 [2] \DESCIPHERTOP2.KEYSCHEDULE.K6 [3] \DESCIPHERTOP2.KEYSCHEDULE.K6 [4] \DESCIPHERTOP2.KEYSCHEDULE.K6 [5] \DESCIPHERTOP2.KEYSCHEDULE.K6 [6] \DESCIPHERTOP2.KEYSCHEDULE.K6 [7] \DESCIPHERTOP2.KEYSCHEDULE.K6 [8] \DESCIPHERTOP2.KEYSCHEDULE.K6 [9] \DESCIPHERTOP2.KEYSCHEDULE.K6 [10] \DESCIPHERTOP2.KEYSCHEDULE.K6 [11] \DESCIPHERTOP2.KEYSCHEDULE.K6 [12] \DESCIPHERTOP2.KEYSCHEDULE.K6 [13] \DESCIPHERTOP2.KEYSCHEDULE.K6 [14] \DESCIPHERTOP2.KEYSCHEDULE.K6 [15] \DESCIPHERTOP2.KEYSCHEDULE.K6 [16] \DESCIPHERTOP2.KEYSCHEDULE.K6 [17] \DESCIPHERTOP2.KEYSCHEDULE.K6 [18] \DESCIPHERTOP2.KEYSCHEDULE.K6 [19] \DESCIPHERTOP2.KEYSCHEDULE.K6 [20] \DESCIPHERTOP2.KEYSCHEDULE.K6 [21] \DESCIPHERTOP2.KEYSCHEDULE.K6 [22] \DESCIPHERTOP2.KEYSCHEDULE.K6 [23] \DESCIPHERTOP2.KEYSCHEDULE.K6 [24] \DESCIPHERTOP2.KEYSCHEDULE.K6 [25] \DESCIPHERTOP2.KEYSCHEDULE.K6 [26] \DESCIPHERTOP2.KEYSCHEDULE.K6 [27] \DESCIPHERTOP2.KEYSCHEDULE.K6 [28] \DESCIPHERTOP2.KEYSCHEDULE.K6 [29] \DESCIPHERTOP2.KEYSCHEDULE.K6 [30] \DESCIPHERTOP2.KEYSCHEDULE.K6 [31] \DESCIPHERTOP2.KEYSCHEDULE.K6 [32] \DESCIPHERTOP2.KEYSCHEDULE.K6 [33] \DESCIPHERTOP2.KEYSCHEDULE.K6 [34] \DESCIPHERTOP2.KEYSCHEDULE.K6 [35] \DESCIPHERTOP2.KEYSCHEDULE.K6 [36] \DESCIPHERTOP2.KEYSCHEDULE.K6 [37] \DESCIPHERTOP2.KEYSCHEDULE.K6 [38] \DESCIPHERTOP2.KEYSCHEDULE.K6 [39] \DESCIPHERTOP2.KEYSCHEDULE.K6 [40] \DESCIPHERTOP2.KEYSCHEDULE.K6 [41] \DESCIPHERTOP2.KEYSCHEDULE.K6 [42] \DESCIPHERTOP2.KEYSCHEDULE.K6 [43] \DESCIPHERTOP2.KEYSCHEDULE.K6 [44] \DESCIPHERTOP2.KEYSCHEDULE.K6 [45] \DESCIPHERTOP2.KEYSCHEDULE.K6 [46] \DESCIPHERTOP2.KEYSCHEDULE.K6 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K5_reg$key_schedule.vhd:252$1842 ($dff) from module tdes_top (D = { \key2_in_internal [18] \key2_in_internal [59] \key2_in_internal [42] \key2_in_internal [32] \key2_in_internal [57] \key2_in_internal [25] \key2_in_internal [41] \key2_in_internal [0] \key2_in_internal [10] \key2_in_internal [17] \key2_in_internal [56] \key2_in_internal [50] \key2_in_internal [40] \key2_in_internal [43] \key2_in_internal [34:33] \key2_in_internal [16] \key2_in_internal [1] \key2_in_internal [2] \key2_in_internal [9:8] \key2_in_internal [35] \key2_in_internal [26] \key2_in_internal [49] \key2_in_internal [28] \key2_in_internal [38] \key2_in_internal [45] \key2_in_internal [60] \key2_in_internal [11] \key2_in_internal [14] \key2_in_internal [53] \key2_in_internal [36] \key2_in_internal [46] \key2_in_internal [27] \key2_in_internal [29] \key2_in_internal [3] \key2_in_internal [4] \key2_in_internal [62] \key2_in_internal [44] \key2_in_internal [6] \key2_in_internal [21] \key2_in_internal [30] \key2_in_internal [19] \key2_in_internal [20] \key2_in_internal [54] \key2_in_internal [5] \key2_in_internal [61] \key2_in_internal [37] }, Q = { \DESCIPHERTOP2.KEYSCHEDULE.K5 [0] \DESCIPHERTOP2.KEYSCHEDULE.K5 [1] \DESCIPHERTOP2.KEYSCHEDULE.K5 [2] \DESCIPHERTOP2.KEYSCHEDULE.K5 [3] \DESCIPHERTOP2.KEYSCHEDULE.K5 [4] \DESCIPHERTOP2.KEYSCHEDULE.K5 [5] \DESCIPHERTOP2.KEYSCHEDULE.K5 [6] \DESCIPHERTOP2.KEYSCHEDULE.K5 [7] \DESCIPHERTOP2.KEYSCHEDULE.K5 [8] \DESCIPHERTOP2.KEYSCHEDULE.K5 [9] \DESCIPHERTOP2.KEYSCHEDULE.K5 [10] \DESCIPHERTOP2.KEYSCHEDULE.K5 [11] \DESCIPHERTOP2.KEYSCHEDULE.K5 [12] \DESCIPHERTOP2.KEYSCHEDULE.K5 [13] \DESCIPHERTOP2.KEYSCHEDULE.K5 [14] \DESCIPHERTOP2.KEYSCHEDULE.K5 [15] \DESCIPHERTOP2.KEYSCHEDULE.K5 [16] \DESCIPHERTOP2.KEYSCHEDULE.K5 [17] \DESCIPHERTOP2.KEYSCHEDULE.K5 [18] \DESCIPHERTOP2.KEYSCHEDULE.K5 [19] \DESCIPHERTOP2.KEYSCHEDULE.K5 [20] \DESCIPHERTOP2.KEYSCHEDULE.K5 [21] \DESCIPHERTOP2.KEYSCHEDULE.K5 [22] \DESCIPHERTOP2.KEYSCHEDULE.K5 [23] \DESCIPHERTOP2.KEYSCHEDULE.K5 [24] \DESCIPHERTOP2.KEYSCHEDULE.K5 [25] \DESCIPHERTOP2.KEYSCHEDULE.K5 [26] \DESCIPHERTOP2.KEYSCHEDULE.K5 [27] \DESCIPHERTOP2.KEYSCHEDULE.K5 [28] \DESCIPHERTOP2.KEYSCHEDULE.K5 [29] \DESCIPHERTOP2.KEYSCHEDULE.K5 [30] \DESCIPHERTOP2.KEYSCHEDULE.K5 [31] \DESCIPHERTOP2.KEYSCHEDULE.K5 [32] \DESCIPHERTOP2.KEYSCHEDULE.K5 [33] \DESCIPHERTOP2.KEYSCHEDULE.K5 [34] \DESCIPHERTOP2.KEYSCHEDULE.K5 [35] \DESCIPHERTOP2.KEYSCHEDULE.K5 [36] \DESCIPHERTOP2.KEYSCHEDULE.K5 [37] \DESCIPHERTOP2.KEYSCHEDULE.K5 [38] \DESCIPHERTOP2.KEYSCHEDULE.K5 [39] \DESCIPHERTOP2.KEYSCHEDULE.K5 [40] \DESCIPHERTOP2.KEYSCHEDULE.K5 [41] \DESCIPHERTOP2.KEYSCHEDULE.K5 [42] \DESCIPHERTOP2.KEYSCHEDULE.K5 [43] \DESCIPHERTOP2.KEYSCHEDULE.K5 [44] \DESCIPHERTOP2.KEYSCHEDULE.K5 [45] \DESCIPHERTOP2.KEYSCHEDULE.K5 [46] \DESCIPHERTOP2.KEYSCHEDULE.K5 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K4_reg$key_schedule.vhd:252$1841 ($dff) from module tdes_top (D = { \key2_in_internal [34] \key2_in_internal [10] \key2_in_internal [58] \key2_in_internal [48] \key2_in_internal [8] \key2_in_internal [41] \key2_in_internal [57] \key2_in_internal [16] \key2_in_internal [26] \key2_in_internal [33] \key2_in_internal [43] \key2_in_internal [1] \key2_in_internal [56] \key2_in_internal [59] \key2_in_internal [50:49] \key2_in_internal [32] \key2_in_internal [17] \key2_in_internal [18] \key2_in_internal [25:24] \key2_in_internal [51] \key2_in_internal [42] \key2_in_internal [0] \key2_in_internal [44] \key2_in_internal [54] \key2_in_internal [61] \key2_in_internal [13] \key2_in_internal [27] \key2_in_internal [30] \key2_in_internal [6] \key2_in_internal [52] \key2_in_internal [62] \key2_in_internal [12] \key2_in_internal [45] \key2_in_internal [19] \key2_in_internal [20] \key2_in_internal [11] \key2_in_internal [60] \key2_in_internal [22] \key2_in_internal [37] \key2_in_internal [46] \key2_in_internal [4] \key2_in_internal [36] \key2_in_internal [3] \key2_in_internal [21] \key2_in_internal [14] \key2_in_internal [53] }, Q = { \DESCIPHERTOP2.KEYSCHEDULE.K4 [0] \DESCIPHERTOP2.KEYSCHEDULE.K4 [1] \DESCIPHERTOP2.KEYSCHEDULE.K4 [2] \DESCIPHERTOP2.KEYSCHEDULE.K4 [3] \DESCIPHERTOP2.KEYSCHEDULE.K4 [4] \DESCIPHERTOP2.KEYSCHEDULE.K4 [5] \DESCIPHERTOP2.KEYSCHEDULE.K4 [6] \DESCIPHERTOP2.KEYSCHEDULE.K4 [7] \DESCIPHERTOP2.KEYSCHEDULE.K4 [8] \DESCIPHERTOP2.KEYSCHEDULE.K4 [9] \DESCIPHERTOP2.KEYSCHEDULE.K4 [10] \DESCIPHERTOP2.KEYSCHEDULE.K4 [11] \DESCIPHERTOP2.KEYSCHEDULE.K4 [12] \DESCIPHERTOP2.KEYSCHEDULE.K4 [13] \DESCIPHERTOP2.KEYSCHEDULE.K4 [14] \DESCIPHERTOP2.KEYSCHEDULE.K4 [15] \DESCIPHERTOP2.KEYSCHEDULE.K4 [16] \DESCIPHERTOP2.KEYSCHEDULE.K4 [17] \DESCIPHERTOP2.KEYSCHEDULE.K4 [18] \DESCIPHERTOP2.KEYSCHEDULE.K4 [19] \DESCIPHERTOP2.KEYSCHEDULE.K4 [20] \DESCIPHERTOP2.KEYSCHEDULE.K4 [21] \DESCIPHERTOP2.KEYSCHEDULE.K4 [22] \DESCIPHERTOP2.KEYSCHEDULE.K4 [23] \DESCIPHERTOP2.KEYSCHEDULE.K4 [24] \DESCIPHERTOP2.KEYSCHEDULE.K4 [25] \DESCIPHERTOP2.KEYSCHEDULE.K4 [26] \DESCIPHERTOP2.KEYSCHEDULE.K4 [27] \DESCIPHERTOP2.KEYSCHEDULE.K4 [28] \DESCIPHERTOP2.KEYSCHEDULE.K4 [29] \DESCIPHERTOP2.KEYSCHEDULE.K4 [30] \DESCIPHERTOP2.KEYSCHEDULE.K4 [31] \DESCIPHERTOP2.KEYSCHEDULE.K4 [32] \DESCIPHERTOP2.KEYSCHEDULE.K4 [33] \DESCIPHERTOP2.KEYSCHEDULE.K4 [34] \DESCIPHERTOP2.KEYSCHEDULE.K4 [35] \DESCIPHERTOP2.KEYSCHEDULE.K4 [36] \DESCIPHERTOP2.KEYSCHEDULE.K4 [37] \DESCIPHERTOP2.KEYSCHEDULE.K4 [38] \DESCIPHERTOP2.KEYSCHEDULE.K4 [39] \DESCIPHERTOP2.KEYSCHEDULE.K4 [40] \DESCIPHERTOP2.KEYSCHEDULE.K4 [41] \DESCIPHERTOP2.KEYSCHEDULE.K4 [42] \DESCIPHERTOP2.KEYSCHEDULE.K4 [43] \DESCIPHERTOP2.KEYSCHEDULE.K4 [44] \DESCIPHERTOP2.KEYSCHEDULE.K4 [45] \DESCIPHERTOP2.KEYSCHEDULE.K4 [46] \DESCIPHERTOP2.KEYSCHEDULE.K4 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K3_reg$key_schedule.vhd:252$1840 ($dff) from module tdes_top (D = { \key2_in_internal [50] \key2_in_internal [26] \key2_in_internal [9] \key2_in_internal [35] \key2_in_internal [24] \key2_in_internal [57] \key2_in_internal [8] \key2_in_internal [32] \key2_in_internal [42] \key2_in_internal [49] \key2_in_internal [59] \key2_in_internal [17] \key2_in_internal [43] \key2_in_internal [10] \key2_in_internal [1:0] \key2_in_internal [48] \key2_in_internal [33] \key2_in_internal [34] \key2_in_internal [41:40] \key2_in_internal [2] \key2_in_internal [58] \key2_in_internal [16] \key2_in_internal [60] \key2_in_internal [3] \key2_in_internal [14] \key2_in_internal [29] \key2_in_internal [12] \key2_in_internal [46] \key2_in_internal [22] \key2_in_internal [5] \key2_in_internal [11] \key2_in_internal [28] \key2_in_internal [61] \key2_in_internal [4] \key2_in_internal [36] \key2_in_internal [27] \key2_in_internal [13] \key2_in_internal [38] \key2_in_internal [53] \key2_in_internal [62] \key2_in_internal [20] \key2_in_internal [52] \key2_in_internal [19] \key2_in_internal [37] \key2_in_internal [30] \key2_in_internal [6] }, Q = { \DESCIPHERTOP2.KEYSCHEDULE.K3 [0] \DESCIPHERTOP2.KEYSCHEDULE.K3 [1] \DESCIPHERTOP2.KEYSCHEDULE.K3 [2] \DESCIPHERTOP2.KEYSCHEDULE.K3 [3] \DESCIPHERTOP2.KEYSCHEDULE.K3 [4] \DESCIPHERTOP2.KEYSCHEDULE.K3 [5] \DESCIPHERTOP2.KEYSCHEDULE.K3 [6] \DESCIPHERTOP2.KEYSCHEDULE.K3 [7] \DESCIPHERTOP2.KEYSCHEDULE.K3 [8] \DESCIPHERTOP2.KEYSCHEDULE.K3 [9] \DESCIPHERTOP2.KEYSCHEDULE.K3 [10] \DESCIPHERTOP2.KEYSCHEDULE.K3 [11] \DESCIPHERTOP2.KEYSCHEDULE.K3 [12] \DESCIPHERTOP2.KEYSCHEDULE.K3 [13] \DESCIPHERTOP2.KEYSCHEDULE.K3 [14] \DESCIPHERTOP2.KEYSCHEDULE.K3 [15] \DESCIPHERTOP2.KEYSCHEDULE.K3 [16] \DESCIPHERTOP2.KEYSCHEDULE.K3 [17] \DESCIPHERTOP2.KEYSCHEDULE.K3 [18] \DESCIPHERTOP2.KEYSCHEDULE.K3 [19] \DESCIPHERTOP2.KEYSCHEDULE.K3 [20] \DESCIPHERTOP2.KEYSCHEDULE.K3 [21] \DESCIPHERTOP2.KEYSCHEDULE.K3 [22] \DESCIPHERTOP2.KEYSCHEDULE.K3 [23] \DESCIPHERTOP2.KEYSCHEDULE.K3 [24] \DESCIPHERTOP2.KEYSCHEDULE.K3 [25] \DESCIPHERTOP2.KEYSCHEDULE.K3 [26] \DESCIPHERTOP2.KEYSCHEDULE.K3 [27] \DESCIPHERTOP2.KEYSCHEDULE.K3 [28] \DESCIPHERTOP2.KEYSCHEDULE.K3 [29] \DESCIPHERTOP2.KEYSCHEDULE.K3 [30] \DESCIPHERTOP2.KEYSCHEDULE.K3 [31] \DESCIPHERTOP2.KEYSCHEDULE.K3 [32] \DESCIPHERTOP2.KEYSCHEDULE.K3 [33] \DESCIPHERTOP2.KEYSCHEDULE.K3 [34] \DESCIPHERTOP2.KEYSCHEDULE.K3 [35] \DESCIPHERTOP2.KEYSCHEDULE.K3 [36] \DESCIPHERTOP2.KEYSCHEDULE.K3 [37] \DESCIPHERTOP2.KEYSCHEDULE.K3 [38] \DESCIPHERTOP2.KEYSCHEDULE.K3 [39] \DESCIPHERTOP2.KEYSCHEDULE.K3 [40] \DESCIPHERTOP2.KEYSCHEDULE.K3 [41] \DESCIPHERTOP2.KEYSCHEDULE.K3 [42] \DESCIPHERTOP2.KEYSCHEDULE.K3 [43] \DESCIPHERTOP2.KEYSCHEDULE.K3 [44] \DESCIPHERTOP2.KEYSCHEDULE.K3 [45] \DESCIPHERTOP2.KEYSCHEDULE.K3 [46] \DESCIPHERTOP2.KEYSCHEDULE.K3 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K2_reg$key_schedule.vhd:252$1839 ($dff) from module tdes_top (D = { \key2_in_internal [1] \key2_in_internal [42] \key2_in_internal [25] \key2_in_internal [51] \key2_in_internal [40] \key2_in_internal [8] \key2_in_internal [24] \key2_in_internal [48] \key2_in_internal [58] \key2_in_internal [0] \key2_in_internal [10] \key2_in_internal [33] \key2_in_internal [59] \key2_in_internal [26] \key2_in_internal [17:16] \key2_in_internal [35] \key2_in_internal [49] \key2_in_internal [50] \key2_in_internal [57:56] \key2_in_internal [18] \key2_in_internal [9] \key2_in_internal [32] \key2_in_internal [13] \key2_in_internal [19] \key2_in_internal [30] \key2_in_internal [45] \key2_in_internal [28] \key2_in_internal [62] \key2_in_internal [38] \key2_in_internal [21] \key2_in_internal [27] \key2_in_internal [44] \key2_in_internal [14] \key2_in_internal [20] \key2_in_internal [52] \key2_in_internal [12] \key2_in_internal [29] \key2_in_internal [54] \key2_in_internal [6] \key2_in_internal [11] \key2_in_internal [36] \key2_in_internal [5:4] \key2_in_internal [53] \key2_in_internal [46] \key2_in_internal [22] }, Q = { \DESCIPHERTOP2.KEYSCHEDULE.K2 [0] \DESCIPHERTOP2.KEYSCHEDULE.K2 [1] \DESCIPHERTOP2.KEYSCHEDULE.K2 [2] \DESCIPHERTOP2.KEYSCHEDULE.K2 [3] \DESCIPHERTOP2.KEYSCHEDULE.K2 [4] \DESCIPHERTOP2.KEYSCHEDULE.K2 [5] \DESCIPHERTOP2.KEYSCHEDULE.K2 [6] \DESCIPHERTOP2.KEYSCHEDULE.K2 [7] \DESCIPHERTOP2.KEYSCHEDULE.K2 [8] \DESCIPHERTOP2.KEYSCHEDULE.K2 [9] \DESCIPHERTOP2.KEYSCHEDULE.K2 [10] \DESCIPHERTOP2.KEYSCHEDULE.K2 [11] \DESCIPHERTOP2.KEYSCHEDULE.K2 [12] \DESCIPHERTOP2.KEYSCHEDULE.K2 [13] \DESCIPHERTOP2.KEYSCHEDULE.K2 [14] \DESCIPHERTOP2.KEYSCHEDULE.K2 [15] \DESCIPHERTOP2.KEYSCHEDULE.K2 [16] \DESCIPHERTOP2.KEYSCHEDULE.K2 [17] \DESCIPHERTOP2.KEYSCHEDULE.K2 [18] \DESCIPHERTOP2.KEYSCHEDULE.K2 [19] \DESCIPHERTOP2.KEYSCHEDULE.K2 [20] \DESCIPHERTOP2.KEYSCHEDULE.K2 [21] \DESCIPHERTOP2.KEYSCHEDULE.K2 [22] \DESCIPHERTOP2.KEYSCHEDULE.K2 [23] \DESCIPHERTOP2.KEYSCHEDULE.K2 [24] \DESCIPHERTOP2.KEYSCHEDULE.K2 [25] \DESCIPHERTOP2.KEYSCHEDULE.K2 [26] \DESCIPHERTOP2.KEYSCHEDULE.K2 [27] \DESCIPHERTOP2.KEYSCHEDULE.K2 [28] \DESCIPHERTOP2.KEYSCHEDULE.K2 [29] \DESCIPHERTOP2.KEYSCHEDULE.K2 [30] \DESCIPHERTOP2.KEYSCHEDULE.K2 [31] \DESCIPHERTOP2.KEYSCHEDULE.K2 [32] \DESCIPHERTOP2.KEYSCHEDULE.K2 [33] \DESCIPHERTOP2.KEYSCHEDULE.K2 [34] \DESCIPHERTOP2.KEYSCHEDULE.K2 [35] \DESCIPHERTOP2.KEYSCHEDULE.K2 [36] \DESCIPHERTOP2.KEYSCHEDULE.K2 [37] \DESCIPHERTOP2.KEYSCHEDULE.K2 [38] \DESCIPHERTOP2.KEYSCHEDULE.K2 [39] \DESCIPHERTOP2.KEYSCHEDULE.K2 [40] \DESCIPHERTOP2.KEYSCHEDULE.K2 [41] \DESCIPHERTOP2.KEYSCHEDULE.K2 [42] \DESCIPHERTOP2.KEYSCHEDULE.K2 [43] \DESCIPHERTOP2.KEYSCHEDULE.K2 [44] \DESCIPHERTOP2.KEYSCHEDULE.K2 [45] \DESCIPHERTOP2.KEYSCHEDULE.K2 [46] \DESCIPHERTOP2.KEYSCHEDULE.K2 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K1_reg$key_schedule.vhd:252$1838 ($dff) from module tdes_top (D = { \key2_in_internal [9] \key2_in_internal [50] \key2_in_internal [33] \key2_in_internal [59] \key2_in_internal [48] \key2_in_internal [16] \key2_in_internal [32] \key2_in_internal [56] \key2_in_internal [1] \key2_in_internal [8] \key2_in_internal [18] \key2_in_internal [41] \key2_in_internal [2] \key2_in_internal [34] \key2_in_internal [25:24] \key2_in_internal [43] \key2_in_internal [57] \key2_in_internal [58] \key2_in_internal [0] \key2_in_internal [35] \key2_in_internal [26] \key2_in_internal [17] \key2_in_internal [40] \key2_in_internal [21] \key2_in_internal [27] \key2_in_internal [38] \key2_in_internal [53] \key2_in_internal [36] \key2_in_internal [3] \key2_in_internal [46] \key2_in_internal [29] \key2_in_internal [4] \key2_in_internal [52] \key2_in_internal [22] \key2_in_internal [28] \key2_in_internal [60] \key2_in_internal [20] \key2_in_internal [37] \key2_in_internal [62] \key2_in_internal [14] \key2_in_internal [19] \key2_in_internal [44] \key2_in_internal [13:12] \key2_in_internal [61] \key2_in_internal [54] \key2_in_internal [30] }, Q = { \DESCIPHERTOP2.KEYSCHEDULE.K1 [0] \DESCIPHERTOP2.KEYSCHEDULE.K1 [1] \DESCIPHERTOP2.KEYSCHEDULE.K1 [2] \DESCIPHERTOP2.KEYSCHEDULE.K1 [3] \DESCIPHERTOP2.KEYSCHEDULE.K1 [4] \DESCIPHERTOP2.KEYSCHEDULE.K1 [5] \DESCIPHERTOP2.KEYSCHEDULE.K1 [6] \DESCIPHERTOP2.KEYSCHEDULE.K1 [7] \DESCIPHERTOP2.KEYSCHEDULE.K1 [8] \DESCIPHERTOP2.KEYSCHEDULE.K1 [9] \DESCIPHERTOP2.KEYSCHEDULE.K1 [10] \DESCIPHERTOP2.KEYSCHEDULE.K1 [11] \DESCIPHERTOP2.KEYSCHEDULE.K1 [12] \DESCIPHERTOP2.KEYSCHEDULE.K1 [13] \DESCIPHERTOP2.KEYSCHEDULE.K1 [14] \DESCIPHERTOP2.KEYSCHEDULE.K1 [15] \DESCIPHERTOP2.KEYSCHEDULE.K1 [16] \DESCIPHERTOP2.KEYSCHEDULE.K1 [17] \DESCIPHERTOP2.KEYSCHEDULE.K1 [18] \DESCIPHERTOP2.KEYSCHEDULE.K1 [19] \DESCIPHERTOP2.KEYSCHEDULE.K1 [20] \DESCIPHERTOP2.KEYSCHEDULE.K1 [21] \DESCIPHERTOP2.KEYSCHEDULE.K1 [22] \DESCIPHERTOP2.KEYSCHEDULE.K1 [23] \DESCIPHERTOP2.KEYSCHEDULE.K1 [24] \DESCIPHERTOP2.KEYSCHEDULE.K1 [25] \DESCIPHERTOP2.KEYSCHEDULE.K1 [26] \DESCIPHERTOP2.KEYSCHEDULE.K1 [27] \DESCIPHERTOP2.KEYSCHEDULE.K1 [28] \DESCIPHERTOP2.KEYSCHEDULE.K1 [29] \DESCIPHERTOP2.KEYSCHEDULE.K1 [30] \DESCIPHERTOP2.KEYSCHEDULE.K1 [31] \DESCIPHERTOP2.KEYSCHEDULE.K1 [32] \DESCIPHERTOP2.KEYSCHEDULE.K1 [33] \DESCIPHERTOP2.KEYSCHEDULE.K1 [34] \DESCIPHERTOP2.KEYSCHEDULE.K1 [35] \DESCIPHERTOP2.KEYSCHEDULE.K1 [36] \DESCIPHERTOP2.KEYSCHEDULE.K1 [37] \DESCIPHERTOP2.KEYSCHEDULE.K1 [38] \DESCIPHERTOP2.KEYSCHEDULE.K1 [39] \DESCIPHERTOP2.KEYSCHEDULE.K1 [40] \DESCIPHERTOP2.KEYSCHEDULE.K1 [41] \DESCIPHERTOP2.KEYSCHEDULE.K1 [42] \DESCIPHERTOP2.KEYSCHEDULE.K1 [43] \DESCIPHERTOP2.KEYSCHEDULE.K1 [44] \DESCIPHERTOP2.KEYSCHEDULE.K1 [45] \DESCIPHERTOP2.KEYSCHEDULE.K1 [46] \DESCIPHERTOP2.KEYSCHEDULE.K1 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K16_reg$key_schedule.vhd:252$1853 ($dff) from module tdes_top (D = { \key2_in_internal [17] \key2_in_internal [58] \key2_in_internal [41] \key2_in_internal [2] \key2_in_internal [56] \key2_in_internal [24] \key2_in_internal [40] \key2_in_internal [35] \key2_in_internal [9] \key2_in_internal [16] \key2_in_internal [26] \key2_in_internal [49] \key2_in_internal [10] \key2_in_internal [42] \key2_in_internal [33:32] \key2_in_internal [51] \key2_in_internal [0] \key2_in_internal [1] \key2_in_internal [8] \key2_in_internal [43] \key2_in_internal [34] \key2_in_internal [25] \key2_in_internal [48] \key2_in_internal [29] \key2_in_internal [4] \key2_in_internal [46] \key2_in_internal [61] \key2_in_internal [44] \key2_in_internal [11] \key2_in_internal [54] \key2_in_internal [37] \key2_in_internal [12] \key2_in_internal [60] \key2_in_internal [30] \key2_in_internal [36] \key2_in_internal [5] \key2_in_internal [28] \key2_in_internal [45] \key2_in_internal [3] \key2_in_internal [22] \key2_in_internal [27] \key2_in_internal [52] \key2_in_internal [21:20] \key2_in_internal [6] \key2_in_internal [62] \key2_in_internal [38] }, Q = { \DESCIPHERTOP2.KEYSCHEDULE.K16 [0] \DESCIPHERTOP2.KEYSCHEDULE.K16 [1] \DESCIPHERTOP2.KEYSCHEDULE.K16 [2] \DESCIPHERTOP2.KEYSCHEDULE.K16 [3] \DESCIPHERTOP2.KEYSCHEDULE.K16 [4] \DESCIPHERTOP2.KEYSCHEDULE.K16 [5] \DESCIPHERTOP2.KEYSCHEDULE.K16 [6] \DESCIPHERTOP2.KEYSCHEDULE.K16 [7] \DESCIPHERTOP2.KEYSCHEDULE.K16 [8] \DESCIPHERTOP2.KEYSCHEDULE.K16 [9] \DESCIPHERTOP2.KEYSCHEDULE.K16 [10] \DESCIPHERTOP2.KEYSCHEDULE.K16 [11] \DESCIPHERTOP2.KEYSCHEDULE.K16 [12] \DESCIPHERTOP2.KEYSCHEDULE.K16 [13] \DESCIPHERTOP2.KEYSCHEDULE.K16 [14] \DESCIPHERTOP2.KEYSCHEDULE.K16 [15] \DESCIPHERTOP2.KEYSCHEDULE.K16 [16] \DESCIPHERTOP2.KEYSCHEDULE.K16 [17] \DESCIPHERTOP2.KEYSCHEDULE.K16 [18] \DESCIPHERTOP2.KEYSCHEDULE.K16 [19] \DESCIPHERTOP2.KEYSCHEDULE.K16 [20] \DESCIPHERTOP2.KEYSCHEDULE.K16 [21] \DESCIPHERTOP2.KEYSCHEDULE.K16 [22] \DESCIPHERTOP2.KEYSCHEDULE.K16 [23] \DESCIPHERTOP2.KEYSCHEDULE.K16 [24] \DESCIPHERTOP2.KEYSCHEDULE.K16 [25] \DESCIPHERTOP2.KEYSCHEDULE.K16 [26] \DESCIPHERTOP2.KEYSCHEDULE.K16 [27] \DESCIPHERTOP2.KEYSCHEDULE.K16 [28] \DESCIPHERTOP2.KEYSCHEDULE.K16 [29] \DESCIPHERTOP2.KEYSCHEDULE.K16 [30] \DESCIPHERTOP2.KEYSCHEDULE.K16 [31] \DESCIPHERTOP2.KEYSCHEDULE.K16 [32] \DESCIPHERTOP2.KEYSCHEDULE.K16 [33] \DESCIPHERTOP2.KEYSCHEDULE.K16 [34] \DESCIPHERTOP2.KEYSCHEDULE.K16 [35] \DESCIPHERTOP2.KEYSCHEDULE.K16 [36] \DESCIPHERTOP2.KEYSCHEDULE.K16 [37] \DESCIPHERTOP2.KEYSCHEDULE.K16 [38] \DESCIPHERTOP2.KEYSCHEDULE.K16 [39] \DESCIPHERTOP2.KEYSCHEDULE.K16 [40] \DESCIPHERTOP2.KEYSCHEDULE.K16 [41] \DESCIPHERTOP2.KEYSCHEDULE.K16 [42] \DESCIPHERTOP2.KEYSCHEDULE.K16 [43] \DESCIPHERTOP2.KEYSCHEDULE.K16 [44] \DESCIPHERTOP2.KEYSCHEDULE.K16 [45] \DESCIPHERTOP2.KEYSCHEDULE.K16 [46] \DESCIPHERTOP2.KEYSCHEDULE.K16 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K15_reg$key_schedule.vhd:252$1852 ($dff) from module tdes_top (D = { \key2_in_internal [25] \key2_in_internal [1] \key2_in_internal [49] \key2_in_internal [10] \key2_in_internal [35] \key2_in_internal [32] \key2_in_internal [48] \key2_in_internal [43] \key2_in_internal [17] \key2_in_internal [24] \key2_in_internal [34] \key2_in_internal [57] \key2_in_internal [18] \key2_in_internal [50] \key2_in_internal [41:40] \key2_in_internal [59] \key2_in_internal [8] \key2_in_internal [9] \key2_in_internal [16] \key2_in_internal [51] \key2_in_internal [42] \key2_in_internal [33] \key2_in_internal [56] \key2_in_internal [37] \key2_in_internal [12] \key2_in_internal [54] \key2_in_internal [6] \key2_in_internal [52] \key2_in_internal [19] \key2_in_internal [62] \key2_in_internal [45] \key2_in_internal [20] \key2_in_internal [5] \key2_in_internal [38] \key2_in_internal [44] \key2_in_internal [13] \key2_in_internal [36] \key2_in_internal [53] \key2_in_internal [11] \key2_in_internal [30] \key2_in_internal [4] \key2_in_internal [60] \key2_in_internal [29:28] \key2_in_internal [14] \key2_in_internal [3] \key2_in_internal [46] }, Q = { \DESCIPHERTOP2.KEYSCHEDULE.K15 [0] \DESCIPHERTOP2.KEYSCHEDULE.K15 [1] \DESCIPHERTOP2.KEYSCHEDULE.K15 [2] \DESCIPHERTOP2.KEYSCHEDULE.K15 [3] \DESCIPHERTOP2.KEYSCHEDULE.K15 [4] \DESCIPHERTOP2.KEYSCHEDULE.K15 [5] \DESCIPHERTOP2.KEYSCHEDULE.K15 [6] \DESCIPHERTOP2.KEYSCHEDULE.K15 [7] \DESCIPHERTOP2.KEYSCHEDULE.K15 [8] \DESCIPHERTOP2.KEYSCHEDULE.K15 [9] \DESCIPHERTOP2.KEYSCHEDULE.K15 [10] \DESCIPHERTOP2.KEYSCHEDULE.K15 [11] \DESCIPHERTOP2.KEYSCHEDULE.K15 [12] \DESCIPHERTOP2.KEYSCHEDULE.K15 [13] \DESCIPHERTOP2.KEYSCHEDULE.K15 [14] \DESCIPHERTOP2.KEYSCHEDULE.K15 [15] \DESCIPHERTOP2.KEYSCHEDULE.K15 [16] \DESCIPHERTOP2.KEYSCHEDULE.K15 [17] \DESCIPHERTOP2.KEYSCHEDULE.K15 [18] \DESCIPHERTOP2.KEYSCHEDULE.K15 [19] \DESCIPHERTOP2.KEYSCHEDULE.K15 [20] \DESCIPHERTOP2.KEYSCHEDULE.K15 [21] \DESCIPHERTOP2.KEYSCHEDULE.K15 [22] \DESCIPHERTOP2.KEYSCHEDULE.K15 [23] \DESCIPHERTOP2.KEYSCHEDULE.K15 [24] \DESCIPHERTOP2.KEYSCHEDULE.K15 [25] \DESCIPHERTOP2.KEYSCHEDULE.K15 [26] \DESCIPHERTOP2.KEYSCHEDULE.K15 [27] \DESCIPHERTOP2.KEYSCHEDULE.K15 [28] \DESCIPHERTOP2.KEYSCHEDULE.K15 [29] \DESCIPHERTOP2.KEYSCHEDULE.K15 [30] \DESCIPHERTOP2.KEYSCHEDULE.K15 [31] \DESCIPHERTOP2.KEYSCHEDULE.K15 [32] \DESCIPHERTOP2.KEYSCHEDULE.K15 [33] \DESCIPHERTOP2.KEYSCHEDULE.K15 [34] \DESCIPHERTOP2.KEYSCHEDULE.K15 [35] \DESCIPHERTOP2.KEYSCHEDULE.K15 [36] \DESCIPHERTOP2.KEYSCHEDULE.K15 [37] \DESCIPHERTOP2.KEYSCHEDULE.K15 [38] \DESCIPHERTOP2.KEYSCHEDULE.K15 [39] \DESCIPHERTOP2.KEYSCHEDULE.K15 [40] \DESCIPHERTOP2.KEYSCHEDULE.K15 [41] \DESCIPHERTOP2.KEYSCHEDULE.K15 [42] \DESCIPHERTOP2.KEYSCHEDULE.K15 [43] \DESCIPHERTOP2.KEYSCHEDULE.K15 [44] \DESCIPHERTOP2.KEYSCHEDULE.K15 [45] \DESCIPHERTOP2.KEYSCHEDULE.K15 [46] \DESCIPHERTOP2.KEYSCHEDULE.K15 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K14_reg$key_schedule.vhd:252$1851 ($dff) from module tdes_top (D = { \key2_in_internal [41] \key2_in_internal [17] \key2_in_internal [0] \key2_in_internal [26] \key2_in_internal [51] \key2_in_internal [48] \key2_in_internal [35] \key2_in_internal [59] \key2_in_internal [33] \key2_in_internal [40] \key2_in_internal [50] \key2_in_internal [8] \key2_in_internal [34] \key2_in_internal [1] \key2_in_internal [57:56] \key2_in_internal [10] \key2_in_internal [24] \key2_in_internal [25] \key2_in_internal [32] \key2_in_internal [2] \key2_in_internal [58] \key2_in_internal [49] \key2_in_internal [43] \key2_in_internal [53] \key2_in_internal [28] \key2_in_internal [3] \key2_in_internal [22] \key2_in_internal [5:4] \key2_in_internal [11] \key2_in_internal [61] \key2_in_internal [36] \key2_in_internal [21] \key2_in_internal [54] \key2_in_internal [60] \key2_in_internal [29] \key2_in_internal [52] \key2_in_internal [6] \key2_in_internal [27] \key2_in_internal [46] \key2_in_internal [20] \key2_in_internal [13] \key2_in_internal [45:44] \key2_in_internal [30] \key2_in_internal [19] \key2_in_internal [62] }, Q = { \DESCIPHERTOP2.KEYSCHEDULE.K14 [0] \DESCIPHERTOP2.KEYSCHEDULE.K14 [1] \DESCIPHERTOP2.KEYSCHEDULE.K14 [2] \DESCIPHERTOP2.KEYSCHEDULE.K14 [3] \DESCIPHERTOP2.KEYSCHEDULE.K14 [4] \DESCIPHERTOP2.KEYSCHEDULE.K14 [5] \DESCIPHERTOP2.KEYSCHEDULE.K14 [6] \DESCIPHERTOP2.KEYSCHEDULE.K14 [7] \DESCIPHERTOP2.KEYSCHEDULE.K14 [8] \DESCIPHERTOP2.KEYSCHEDULE.K14 [9] \DESCIPHERTOP2.KEYSCHEDULE.K14 [10] \DESCIPHERTOP2.KEYSCHEDULE.K14 [11] \DESCIPHERTOP2.KEYSCHEDULE.K14 [12] \DESCIPHERTOP2.KEYSCHEDULE.K14 [13] \DESCIPHERTOP2.KEYSCHEDULE.K14 [14] \DESCIPHERTOP2.KEYSCHEDULE.K14 [15] \DESCIPHERTOP2.KEYSCHEDULE.K14 [16] \DESCIPHERTOP2.KEYSCHEDULE.K14 [17] \DESCIPHERTOP2.KEYSCHEDULE.K14 [18] \DESCIPHERTOP2.KEYSCHEDULE.K14 [19] \DESCIPHERTOP2.KEYSCHEDULE.K14 [20] \DESCIPHERTOP2.KEYSCHEDULE.K14 [21] \DESCIPHERTOP2.KEYSCHEDULE.K14 [22] \DESCIPHERTOP2.KEYSCHEDULE.K14 [23] \DESCIPHERTOP2.KEYSCHEDULE.K14 [24] \DESCIPHERTOP2.KEYSCHEDULE.K14 [25] \DESCIPHERTOP2.KEYSCHEDULE.K14 [26] \DESCIPHERTOP2.KEYSCHEDULE.K14 [27] \DESCIPHERTOP2.KEYSCHEDULE.K14 [28] \DESCIPHERTOP2.KEYSCHEDULE.K14 [29] \DESCIPHERTOP2.KEYSCHEDULE.K14 [30] \DESCIPHERTOP2.KEYSCHEDULE.K14 [31] \DESCIPHERTOP2.KEYSCHEDULE.K14 [32] \DESCIPHERTOP2.KEYSCHEDULE.K14 [33] \DESCIPHERTOP2.KEYSCHEDULE.K14 [34] \DESCIPHERTOP2.KEYSCHEDULE.K14 [35] \DESCIPHERTOP2.KEYSCHEDULE.K14 [36] \DESCIPHERTOP2.KEYSCHEDULE.K14 [37] \DESCIPHERTOP2.KEYSCHEDULE.K14 [38] \DESCIPHERTOP2.KEYSCHEDULE.K14 [39] \DESCIPHERTOP2.KEYSCHEDULE.K14 [40] \DESCIPHERTOP2.KEYSCHEDULE.K14 [41] \DESCIPHERTOP2.KEYSCHEDULE.K14 [42] \DESCIPHERTOP2.KEYSCHEDULE.K14 [43] \DESCIPHERTOP2.KEYSCHEDULE.K14 [44] \DESCIPHERTOP2.KEYSCHEDULE.K14 [45] \DESCIPHERTOP2.KEYSCHEDULE.K14 [46] \DESCIPHERTOP2.KEYSCHEDULE.K14 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K13_reg$key_schedule.vhd:252$1850 ($dff) from module tdes_top (D = { \key2_in_internal [57] \key2_in_internal [33] \key2_in_internal [16] \key2_in_internal [42] \key2_in_internal [2] \key2_in_internal [35] \key2_in_internal [51] \key2_in_internal [10] \key2_in_internal [49] \key2_in_internal [56] \key2_in_internal [1] \key2_in_internal [24] \key2_in_internal [50] \key2_in_internal [17] \key2_in_internal [8] \key2_in_internal [43] \key2_in_internal [26] \key2_in_internal [40] \key2_in_internal [41] \key2_in_internal [48] \key2_in_internal [18] \key2_in_internal [9] \key2_in_internal [0] \key2_in_internal [59] \key2_in_internal [6] \key2_in_internal [44] \key2_in_internal [19] \key2_in_internal [38] \key2_in_internal [21:20] \key2_in_internal [27] \key2_in_internal [14] \key2_in_internal [52] \key2_in_internal [37] \key2_in_internal [3] \key2_in_internal [13] \key2_in_internal [45] \key2_in_internal [5] \key2_in_internal [22] \key2_in_internal [12] \key2_in_internal [62] \key2_in_internal [36] \key2_in_internal [29] \key2_in_internal [61:60] \key2_in_internal [46] \key2_in_internal [4] \key2_in_internal [11] }, Q = { \DESCIPHERTOP2.KEYSCHEDULE.K13 [0] \DESCIPHERTOP2.KEYSCHEDULE.K13 [1] \DESCIPHERTOP2.KEYSCHEDULE.K13 [2] \DESCIPHERTOP2.KEYSCHEDULE.K13 [3] \DESCIPHERTOP2.KEYSCHEDULE.K13 [4] \DESCIPHERTOP2.KEYSCHEDULE.K13 [5] \DESCIPHERTOP2.KEYSCHEDULE.K13 [6] \DESCIPHERTOP2.KEYSCHEDULE.K13 [7] \DESCIPHERTOP2.KEYSCHEDULE.K13 [8] \DESCIPHERTOP2.KEYSCHEDULE.K13 [9] \DESCIPHERTOP2.KEYSCHEDULE.K13 [10] \DESCIPHERTOP2.KEYSCHEDULE.K13 [11] \DESCIPHERTOP2.KEYSCHEDULE.K13 [12] \DESCIPHERTOP2.KEYSCHEDULE.K13 [13] \DESCIPHERTOP2.KEYSCHEDULE.K13 [14] \DESCIPHERTOP2.KEYSCHEDULE.K13 [15] \DESCIPHERTOP2.KEYSCHEDULE.K13 [16] \DESCIPHERTOP2.KEYSCHEDULE.K13 [17] \DESCIPHERTOP2.KEYSCHEDULE.K13 [18] \DESCIPHERTOP2.KEYSCHEDULE.K13 [19] \DESCIPHERTOP2.KEYSCHEDULE.K13 [20] \DESCIPHERTOP2.KEYSCHEDULE.K13 [21] \DESCIPHERTOP2.KEYSCHEDULE.K13 [22] \DESCIPHERTOP2.KEYSCHEDULE.K13 [23] \DESCIPHERTOP2.KEYSCHEDULE.K13 [24] \DESCIPHERTOP2.KEYSCHEDULE.K13 [25] \DESCIPHERTOP2.KEYSCHEDULE.K13 [26] \DESCIPHERTOP2.KEYSCHEDULE.K13 [27] \DESCIPHERTOP2.KEYSCHEDULE.K13 [28] \DESCIPHERTOP2.KEYSCHEDULE.K13 [29] \DESCIPHERTOP2.KEYSCHEDULE.K13 [30] \DESCIPHERTOP2.KEYSCHEDULE.K13 [31] \DESCIPHERTOP2.KEYSCHEDULE.K13 [32] \DESCIPHERTOP2.KEYSCHEDULE.K13 [33] \DESCIPHERTOP2.KEYSCHEDULE.K13 [34] \DESCIPHERTOP2.KEYSCHEDULE.K13 [35] \DESCIPHERTOP2.KEYSCHEDULE.K13 [36] \DESCIPHERTOP2.KEYSCHEDULE.K13 [37] \DESCIPHERTOP2.KEYSCHEDULE.K13 [38] \DESCIPHERTOP2.KEYSCHEDULE.K13 [39] \DESCIPHERTOP2.KEYSCHEDULE.K13 [40] \DESCIPHERTOP2.KEYSCHEDULE.K13 [41] \DESCIPHERTOP2.KEYSCHEDULE.K13 [42] \DESCIPHERTOP2.KEYSCHEDULE.K13 [43] \DESCIPHERTOP2.KEYSCHEDULE.K13 [44] \DESCIPHERTOP2.KEYSCHEDULE.K13 [45] \DESCIPHERTOP2.KEYSCHEDULE.K13 [46] \DESCIPHERTOP2.KEYSCHEDULE.K13 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K12_reg$key_schedule.vhd:252$1849 ($dff) from module tdes_top (D = { \key2_in_internal [8] \key2_in_internal [49] \key2_in_internal [32] \key2_in_internal [58] \key2_in_internal [18] \key2_in_internal [51] \key2_in_internal [2] \key2_in_internal [26] \key2_in_internal [0] \key2_in_internal [43] \key2_in_internal [17] \key2_in_internal [40] \key2_in_internal [1] \key2_in_internal [33] \key2_in_internal [24] \key2_in_internal [59] \key2_in_internal [42] \key2_in_internal [56] \key2_in_internal [57] \key2_in_internal [35:34] \key2_in_internal [25] \key2_in_internal [16] \key2_in_internal [10] \key2_in_internal [22] \key2_in_internal [60] \key2_in_internal [4] \key2_in_internal [54] \key2_in_internal [37:36] \key2_in_internal [12] \key2_in_internal [30] \key2_in_internal [5] \key2_in_internal [53] \key2_in_internal [19] \key2_in_internal [29] \key2_in_internal [61] \key2_in_internal [21] \key2_in_internal [38] \key2_in_internal [28] \key2_in_internal [11] \key2_in_internal [52] \key2_in_internal [45] \key2_in_internal [14:13] \key2_in_internal [62] \key2_in_internal [20] \key2_in_internal [27] }, Q = { \DESCIPHERTOP2.KEYSCHEDULE.K12 [0] \DESCIPHERTOP2.KEYSCHEDULE.K12 [1] \DESCIPHERTOP2.KEYSCHEDULE.K12 [2] \DESCIPHERTOP2.KEYSCHEDULE.K12 [3] \DESCIPHERTOP2.KEYSCHEDULE.K12 [4] \DESCIPHERTOP2.KEYSCHEDULE.K12 [5] \DESCIPHERTOP2.KEYSCHEDULE.K12 [6] \DESCIPHERTOP2.KEYSCHEDULE.K12 [7] \DESCIPHERTOP2.KEYSCHEDULE.K12 [8] \DESCIPHERTOP2.KEYSCHEDULE.K12 [9] \DESCIPHERTOP2.KEYSCHEDULE.K12 [10] \DESCIPHERTOP2.KEYSCHEDULE.K12 [11] \DESCIPHERTOP2.KEYSCHEDULE.K12 [12] \DESCIPHERTOP2.KEYSCHEDULE.K12 [13] \DESCIPHERTOP2.KEYSCHEDULE.K12 [14] \DESCIPHERTOP2.KEYSCHEDULE.K12 [15] \DESCIPHERTOP2.KEYSCHEDULE.K12 [16] \DESCIPHERTOP2.KEYSCHEDULE.K12 [17] \DESCIPHERTOP2.KEYSCHEDULE.K12 [18] \DESCIPHERTOP2.KEYSCHEDULE.K12 [19] \DESCIPHERTOP2.KEYSCHEDULE.K12 [20] \DESCIPHERTOP2.KEYSCHEDULE.K12 [21] \DESCIPHERTOP2.KEYSCHEDULE.K12 [22] \DESCIPHERTOP2.KEYSCHEDULE.K12 [23] \DESCIPHERTOP2.KEYSCHEDULE.K12 [24] \DESCIPHERTOP2.KEYSCHEDULE.K12 [25] \DESCIPHERTOP2.KEYSCHEDULE.K12 [26] \DESCIPHERTOP2.KEYSCHEDULE.K12 [27] \DESCIPHERTOP2.KEYSCHEDULE.K12 [28] \DESCIPHERTOP2.KEYSCHEDULE.K12 [29] \DESCIPHERTOP2.KEYSCHEDULE.K12 [30] \DESCIPHERTOP2.KEYSCHEDULE.K12 [31] \DESCIPHERTOP2.KEYSCHEDULE.K12 [32] \DESCIPHERTOP2.KEYSCHEDULE.K12 [33] \DESCIPHERTOP2.KEYSCHEDULE.K12 [34] \DESCIPHERTOP2.KEYSCHEDULE.K12 [35] \DESCIPHERTOP2.KEYSCHEDULE.K12 [36] \DESCIPHERTOP2.KEYSCHEDULE.K12 [37] \DESCIPHERTOP2.KEYSCHEDULE.K12 [38] \DESCIPHERTOP2.KEYSCHEDULE.K12 [39] \DESCIPHERTOP2.KEYSCHEDULE.K12 [40] \DESCIPHERTOP2.KEYSCHEDULE.K12 [41] \DESCIPHERTOP2.KEYSCHEDULE.K12 [42] \DESCIPHERTOP2.KEYSCHEDULE.K12 [43] \DESCIPHERTOP2.KEYSCHEDULE.K12 [44] \DESCIPHERTOP2.KEYSCHEDULE.K12 [45] \DESCIPHERTOP2.KEYSCHEDULE.K12 [46] \DESCIPHERTOP2.KEYSCHEDULE.K12 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K11_reg$key_schedule.vhd:252$1848 ($dff) from module tdes_top (D = { \key2_in_internal [24] \key2_in_internal [0] \key2_in_internal [48] \key2_in_internal [9] \key2_in_internal [34] \key2_in_internal [2] \key2_in_internal [18] \key2_in_internal [42] \key2_in_internal [16] \key2_in_internal [59] \key2_in_internal [33] \key2_in_internal [56] \key2_in_internal [17] \key2_in_internal [49] \key2_in_internal [40] \key2_in_internal [10] \key2_in_internal [58] \key2_in_internal [43] \key2_in_internal [8] \key2_in_internal [51:50] \key2_in_internal [41] \key2_in_internal [32] \key2_in_internal [26] \key2_in_internal [38] \key2_in_internal [13] \key2_in_internal [20] \key2_in_internal [3] \key2_in_internal [53:52] \key2_in_internal [28] \key2_in_internal [46] \key2_in_internal [21] \key2_in_internal [6] \key2_in_internal [4] \key2_in_internal [45] \key2_in_internal [14] \key2_in_internal [37] \key2_in_internal [54] \key2_in_internal [44] \key2_in_internal [27] \key2_in_internal [5] \key2_in_internal [61] \key2_in_internal [30:29] \key2_in_internal [11] \key2_in_internal [36] \key2_in_internal [12] }, Q = { \DESCIPHERTOP2.KEYSCHEDULE.K11 [0] \DESCIPHERTOP2.KEYSCHEDULE.K11 [1] \DESCIPHERTOP2.KEYSCHEDULE.K11 [2] \DESCIPHERTOP2.KEYSCHEDULE.K11 [3] \DESCIPHERTOP2.KEYSCHEDULE.K11 [4] \DESCIPHERTOP2.KEYSCHEDULE.K11 [5] \DESCIPHERTOP2.KEYSCHEDULE.K11 [6] \DESCIPHERTOP2.KEYSCHEDULE.K11 [7] \DESCIPHERTOP2.KEYSCHEDULE.K11 [8] \DESCIPHERTOP2.KEYSCHEDULE.K11 [9] \DESCIPHERTOP2.KEYSCHEDULE.K11 [10] \DESCIPHERTOP2.KEYSCHEDULE.K11 [11] \DESCIPHERTOP2.KEYSCHEDULE.K11 [12] \DESCIPHERTOP2.KEYSCHEDULE.K11 [13] \DESCIPHERTOP2.KEYSCHEDULE.K11 [14] \DESCIPHERTOP2.KEYSCHEDULE.K11 [15] \DESCIPHERTOP2.KEYSCHEDULE.K11 [16] \DESCIPHERTOP2.KEYSCHEDULE.K11 [17] \DESCIPHERTOP2.KEYSCHEDULE.K11 [18] \DESCIPHERTOP2.KEYSCHEDULE.K11 [19] \DESCIPHERTOP2.KEYSCHEDULE.K11 [20] \DESCIPHERTOP2.KEYSCHEDULE.K11 [21] \DESCIPHERTOP2.KEYSCHEDULE.K11 [22] \DESCIPHERTOP2.KEYSCHEDULE.K11 [23] \DESCIPHERTOP2.KEYSCHEDULE.K11 [24] \DESCIPHERTOP2.KEYSCHEDULE.K11 [25] \DESCIPHERTOP2.KEYSCHEDULE.K11 [26] \DESCIPHERTOP2.KEYSCHEDULE.K11 [27] \DESCIPHERTOP2.KEYSCHEDULE.K11 [28] \DESCIPHERTOP2.KEYSCHEDULE.K11 [29] \DESCIPHERTOP2.KEYSCHEDULE.K11 [30] \DESCIPHERTOP2.KEYSCHEDULE.K11 [31] \DESCIPHERTOP2.KEYSCHEDULE.K11 [32] \DESCIPHERTOP2.KEYSCHEDULE.K11 [33] \DESCIPHERTOP2.KEYSCHEDULE.K11 [34] \DESCIPHERTOP2.KEYSCHEDULE.K11 [35] \DESCIPHERTOP2.KEYSCHEDULE.K11 [36] \DESCIPHERTOP2.KEYSCHEDULE.K11 [37] \DESCIPHERTOP2.KEYSCHEDULE.K11 [38] \DESCIPHERTOP2.KEYSCHEDULE.K11 [39] \DESCIPHERTOP2.KEYSCHEDULE.K11 [40] \DESCIPHERTOP2.KEYSCHEDULE.K11 [41] \DESCIPHERTOP2.KEYSCHEDULE.K11 [42] \DESCIPHERTOP2.KEYSCHEDULE.K11 [43] \DESCIPHERTOP2.KEYSCHEDULE.K11 [44] \DESCIPHERTOP2.KEYSCHEDULE.K11 [45] \DESCIPHERTOP2.KEYSCHEDULE.K11 [46] \DESCIPHERTOP2.KEYSCHEDULE.K11 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$K10_reg$key_schedule.vhd:252$1847 ($dff) from module tdes_top (D = { \key2_in_internal [40] \key2_in_internal [16] \key2_in_internal [35] \key2_in_internal [25] \key2_in_internal [50] \key2_in_internal [18] \key2_in_internal [34] \key2_in_internal [58] \key2_in_internal [32] \key2_in_internal [10] \key2_in_internal [49] \key2_in_internal [43] \key2_in_internal [33] \key2_in_internal [0] \key2_in_internal [56] \key2_in_internal [26] \key2_in_internal [9] \key2_in_internal [59] \key2_in_internal [24] \key2_in_internal [2:1] \key2_in_internal [57] \key2_in_internal [48] \key2_in_internal [42] \key2_in_internal [54] \key2_in_internal [29] \key2_in_internal [36] \key2_in_internal [19] \key2_in_internal [6:5] \key2_in_internal [44] \key2_in_internal [62] \key2_in_internal [37] \key2_in_internal [22] \key2_in_internal [20] \key2_in_internal [61] \key2_in_internal [30] \key2_in_internal [53] \key2_in_internal [3] \key2_in_internal [60] \key2_in_internal [12] \key2_in_internal [21] \key2_in_internal [14] \key2_in_internal [46:45] \key2_in_internal [27] \key2_in_internal [52] \key2_in_internal [28] }, Q = { \DESCIPHERTOP2.KEYSCHEDULE.K10 [0] \DESCIPHERTOP2.KEYSCHEDULE.K10 [1] \DESCIPHERTOP2.KEYSCHEDULE.K10 [2] \DESCIPHERTOP2.KEYSCHEDULE.K10 [3] \DESCIPHERTOP2.KEYSCHEDULE.K10 [4] \DESCIPHERTOP2.KEYSCHEDULE.K10 [5] \DESCIPHERTOP2.KEYSCHEDULE.K10 [6] \DESCIPHERTOP2.KEYSCHEDULE.K10 [7] \DESCIPHERTOP2.KEYSCHEDULE.K10 [8] \DESCIPHERTOP2.KEYSCHEDULE.K10 [9] \DESCIPHERTOP2.KEYSCHEDULE.K10 [10] \DESCIPHERTOP2.KEYSCHEDULE.K10 [11] \DESCIPHERTOP2.KEYSCHEDULE.K10 [12] \DESCIPHERTOP2.KEYSCHEDULE.K10 [13] \DESCIPHERTOP2.KEYSCHEDULE.K10 [14] \DESCIPHERTOP2.KEYSCHEDULE.K10 [15] \DESCIPHERTOP2.KEYSCHEDULE.K10 [16] \DESCIPHERTOP2.KEYSCHEDULE.K10 [17] \DESCIPHERTOP2.KEYSCHEDULE.K10 [18] \DESCIPHERTOP2.KEYSCHEDULE.K10 [19] \DESCIPHERTOP2.KEYSCHEDULE.K10 [20] \DESCIPHERTOP2.KEYSCHEDULE.K10 [21] \DESCIPHERTOP2.KEYSCHEDULE.K10 [22] \DESCIPHERTOP2.KEYSCHEDULE.K10 [23] \DESCIPHERTOP2.KEYSCHEDULE.K10 [24] \DESCIPHERTOP2.KEYSCHEDULE.K10 [25] \DESCIPHERTOP2.KEYSCHEDULE.K10 [26] \DESCIPHERTOP2.KEYSCHEDULE.K10 [27] \DESCIPHERTOP2.KEYSCHEDULE.K10 [28] \DESCIPHERTOP2.KEYSCHEDULE.K10 [29] \DESCIPHERTOP2.KEYSCHEDULE.K10 [30] \DESCIPHERTOP2.KEYSCHEDULE.K10 [31] \DESCIPHERTOP2.KEYSCHEDULE.K10 [32] \DESCIPHERTOP2.KEYSCHEDULE.K10 [33] \DESCIPHERTOP2.KEYSCHEDULE.K10 [34] \DESCIPHERTOP2.KEYSCHEDULE.K10 [35] \DESCIPHERTOP2.KEYSCHEDULE.K10 [36] \DESCIPHERTOP2.KEYSCHEDULE.K10 [37] \DESCIPHERTOP2.KEYSCHEDULE.K10 [38] \DESCIPHERTOP2.KEYSCHEDULE.K10 [39] \DESCIPHERTOP2.KEYSCHEDULE.K10 [40] \DESCIPHERTOP2.KEYSCHEDULE.K10 [41] \DESCIPHERTOP2.KEYSCHEDULE.K10 [42] \DESCIPHERTOP2.KEYSCHEDULE.K10 [43] \DESCIPHERTOP2.KEYSCHEDULE.K10 [44] \DESCIPHERTOP2.KEYSCHEDULE.K10 [45] \DESCIPHERTOP2.KEYSCHEDULE.K10 [46] \DESCIPHERTOP2.KEYSCHEDULE.K10 [47] }).
Adding SRST signal on $flatten\DESCIPHERTOP2.\DESTOP.$verific$nextstate_reg$des_top.vhd:269$1142 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP2.\DESTOP.$verific$n558$1078, Q = \DESCIPHERTOP2.DESTOP.nextstate, rval = 3'000).
Adding SRST signal on $flatten\DESCIPHERTOP2.\DESTOP.$verific$des_out_rdy_reg$des_top.vhd:269$1145 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP2.\DESTOP.$verific$n563$1037, Q = \DESCIPHERTOP2.DESTOP.des_out_rdy, rval = 1'0).
Adding EN signal on $flatten\DESCIPHERTOP2.\DESTOP.$verific$data_out_reg$des_top.vhd:269$1149 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP2.\DESTOP.$verific$n640$1083, Q = { \DESCIPHERTOP2.DESTOP.data_out [0] \DESCIPHERTOP2.DESTOP.data_out [1] \DESCIPHERTOP2.DESTOP.data_out [2] \DESCIPHERTOP2.DESTOP.data_out [3] \DESCIPHERTOP2.DESTOP.data_out [4] \DESCIPHERTOP2.DESTOP.data_out [5] \DESCIPHERTOP2.DESTOP.data_out [6] \DESCIPHERTOP2.DESTOP.data_out [7] \DESCIPHERTOP2.DESTOP.data_out [8] \DESCIPHERTOP2.DESTOP.data_out [9] \DESCIPHERTOP2.DESTOP.data_out [10] \DESCIPHERTOP2.DESTOP.data_out [11] \DESCIPHERTOP2.DESTOP.data_out [12] \DESCIPHERTOP2.DESTOP.data_out [13] \DESCIPHERTOP2.DESTOP.data_out [14] \DESCIPHERTOP2.DESTOP.data_out [15] \DESCIPHERTOP2.DESTOP.data_out [16] \DESCIPHERTOP2.DESTOP.data_out [17] \DESCIPHERTOP2.DESTOP.data_out [18] \DESCIPHERTOP2.DESTOP.data_out [19] \DESCIPHERTOP2.DESTOP.data_out [20] \DESCIPHERTOP2.DESTOP.data_out [21] \DESCIPHERTOP2.DESTOP.data_out [22] \DESCIPHERTOP2.DESTOP.data_out [23] \DESCIPHERTOP2.DESTOP.data_out [24] \DESCIPHERTOP2.DESTOP.data_out [25] \DESCIPHERTOP2.DESTOP.data_out [26] \DESCIPHERTOP2.DESTOP.data_out [27] \DESCIPHERTOP2.DESTOP.data_out [28] \DESCIPHERTOP2.DESTOP.data_out [29] \DESCIPHERTOP2.DESTOP.data_out [30] \DESCIPHERTOP2.DESTOP.data_out [31] \DESCIPHERTOP2.DESTOP.data_out [32] \DESCIPHERTOP2.DESTOP.data_out [33] \DESCIPHERTOP2.DESTOP.data_out [34] \DESCIPHERTOP2.DESTOP.data_out [35] \DESCIPHERTOP2.DESTOP.data_out [36] \DESCIPHERTOP2.DESTOP.data_out [37] \DESCIPHERTOP2.DESTOP.data_out [38] \DESCIPHERTOP2.DESTOP.data_out [39] \DESCIPHERTOP2.DESTOP.data_out [40] \DESCIPHERTOP2.DESTOP.data_out [41] \DESCIPHERTOP2.DESTOP.data_out [42] \DESCIPHERTOP2.DESTOP.data_out [43] \DESCIPHERTOP2.DESTOP.data_out [44] \DESCIPHERTOP2.DESTOP.data_out [45] \DESCIPHERTOP2.DESTOP.data_out [46] \DESCIPHERTOP2.DESTOP.data_out [47] \DESCIPHERTOP2.DESTOP.data_out [48] \DESCIPHERTOP2.DESTOP.data_out [49] \DESCIPHERTOP2.DESTOP.data_out [50] \DESCIPHERTOP2.DESTOP.data_out [51] \DESCIPHERTOP2.DESTOP.data_out [52] \DESCIPHERTOP2.DESTOP.data_out [53] \DESCIPHERTOP2.DESTOP.data_out [54] \DESCIPHERTOP2.DESTOP.data_out [55] \DESCIPHERTOP2.DESTOP.data_out [56] \DESCIPHERTOP2.DESTOP.data_out [57] \DESCIPHERTOP2.DESTOP.data_out [58] \DESCIPHERTOP2.DESTOP.data_out [59] \DESCIPHERTOP2.DESTOP.data_out [60] \DESCIPHERTOP2.DESTOP.data_out [61] \DESCIPHERTOP2.DESTOP.data_out [62] \DESCIPHERTOP2.DESTOP.data_out [63] }).
Adding SRST signal on $flatten\DESCIPHERTOP2.\DESTOP.$verific$RoundCounter_reg$des_top.vhd:269$1143 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP2.\DESTOP.$verific$n635$1082, Q = \DESCIPHERTOP2.DESTOP.RoundCounter, rval = 4'0000).
Adding EN signal on $flatten\DESCIPHERTOP2.\DESTOP.$verific$R_in_internal_reg$des_top.vhd:269$1147 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP2.\DESTOP.$verific$n597$1080, Q = { \DESCIPHERTOP2.DESTOP.R_in_internal [0] \DESCIPHERTOP2.DESTOP.R_in_internal [1] \DESCIPHERTOP2.DESTOP.R_in_internal [2] \DESCIPHERTOP2.DESTOP.R_in_internal [3] \DESCIPHERTOP2.DESTOP.R_in_internal [4] \DESCIPHERTOP2.DESTOP.R_in_internal [5] \DESCIPHERTOP2.DESTOP.R_in_internal [6] \DESCIPHERTOP2.DESTOP.R_in_internal [7] \DESCIPHERTOP2.DESTOP.R_in_internal [8] \DESCIPHERTOP2.DESTOP.R_in_internal [9] \DESCIPHERTOP2.DESTOP.R_in_internal [10] \DESCIPHERTOP2.DESTOP.R_in_internal [11] \DESCIPHERTOP2.DESTOP.R_in_internal [12] \DESCIPHERTOP2.DESTOP.R_in_internal [13] \DESCIPHERTOP2.DESTOP.R_in_internal [14] \DESCIPHERTOP2.DESTOP.R_in_internal [15] \DESCIPHERTOP2.DESTOP.R_in_internal [16] \DESCIPHERTOP2.DESTOP.R_in_internal [17] \DESCIPHERTOP2.DESTOP.R_in_internal [18] \DESCIPHERTOP2.DESTOP.R_in_internal [19] \DESCIPHERTOP2.DESTOP.R_in_internal [20] \DESCIPHERTOP2.DESTOP.R_in_internal [21] \DESCIPHERTOP2.DESTOP.R_in_internal [22] \DESCIPHERTOP2.DESTOP.R_in_internal [23] \DESCIPHERTOP2.DESTOP.R_in_internal [24] \DESCIPHERTOP2.DESTOP.R_in_internal [25] \DESCIPHERTOP2.DESTOP.R_in_internal [26] \DESCIPHERTOP2.DESTOP.R_in_internal [27] \DESCIPHERTOP2.DESTOP.R_in_internal [28] \DESCIPHERTOP2.DESTOP.R_in_internal [29] \DESCIPHERTOP2.DESTOP.R_in_internal [30] \DESCIPHERTOP2.DESTOP.R_in_internal [31] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\DESTOP.$verific$L_in_internal_reg$des_top.vhd:269$1146 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP2.\DESTOP.$verific$n564$1079, Q = { \DESCIPHERTOP2.DESTOP.L_in_internal [0] \DESCIPHERTOP2.DESTOP.L_in_internal [1] \DESCIPHERTOP2.DESTOP.L_in_internal [2] \DESCIPHERTOP2.DESTOP.L_in_internal [3] \DESCIPHERTOP2.DESTOP.L_in_internal [4] \DESCIPHERTOP2.DESTOP.L_in_internal [5] \DESCIPHERTOP2.DESTOP.L_in_internal [6] \DESCIPHERTOP2.DESTOP.L_in_internal [7] \DESCIPHERTOP2.DESTOP.L_in_internal [8] \DESCIPHERTOP2.DESTOP.L_in_internal [9] \DESCIPHERTOP2.DESTOP.L_in_internal [10] \DESCIPHERTOP2.DESTOP.L_in_internal [11] \DESCIPHERTOP2.DESTOP.L_in_internal [12] \DESCIPHERTOP2.DESTOP.L_in_internal [13] \DESCIPHERTOP2.DESTOP.L_in_internal [14] \DESCIPHERTOP2.DESTOP.L_in_internal [15] \DESCIPHERTOP2.DESTOP.L_in_internal [16] \DESCIPHERTOP2.DESTOP.L_in_internal [17] \DESCIPHERTOP2.DESTOP.L_in_internal [18] \DESCIPHERTOP2.DESTOP.L_in_internal [19] \DESCIPHERTOP2.DESTOP.L_in_internal [20] \DESCIPHERTOP2.DESTOP.L_in_internal [21] \DESCIPHERTOP2.DESTOP.L_in_internal [22] \DESCIPHERTOP2.DESTOP.L_in_internal [23] \DESCIPHERTOP2.DESTOP.L_in_internal [24] \DESCIPHERTOP2.DESTOP.L_in_internal [25] \DESCIPHERTOP2.DESTOP.L_in_internal [26] \DESCIPHERTOP2.DESTOP.L_in_internal [27] \DESCIPHERTOP2.DESTOP.L_in_internal [28] \DESCIPHERTOP2.DESTOP.L_in_internal [29] \DESCIPHERTOP2.DESTOP.L_in_internal [30] \DESCIPHERTOP2.DESTOP.L_in_internal [31] }).
Adding EN signal on $flatten\DESCIPHERTOP2.\DESTOP.$verific$KeySelect_reg$des_top.vhd:269$1148 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP2.\DESTOP.$verific$n630$1081, Q = \DESCIPHERTOP2.DESTOP.KeySelect).
Adding EN signal on $flatten\DESCIPHERTOP2.$verific$data_in_internal_reg$des_cipher_top.vhd:156$724 ($dff) from module tdes_top (D = { \DESCIPHERTOP1.DESTOP.data_out [0] \DESCIPHERTOP1.DESTOP.data_out [1] \DESCIPHERTOP1.DESTOP.data_out [2] \DESCIPHERTOP1.DESTOP.data_out [3] \DESCIPHERTOP1.DESTOP.data_out [4] \DESCIPHERTOP1.DESTOP.data_out [5] \DESCIPHERTOP1.DESTOP.data_out [6] \DESCIPHERTOP1.DESTOP.data_out [7] \DESCIPHERTOP1.DESTOP.data_out [8] \DESCIPHERTOP1.DESTOP.data_out [9] \DESCIPHERTOP1.DESTOP.data_out [10] \DESCIPHERTOP1.DESTOP.data_out [11] \DESCIPHERTOP1.DESTOP.data_out [12] \DESCIPHERTOP1.DESTOP.data_out [13] \DESCIPHERTOP1.DESTOP.data_out [14] \DESCIPHERTOP1.DESTOP.data_out [15] \DESCIPHERTOP1.DESTOP.data_out [16] \DESCIPHERTOP1.DESTOP.data_out [17] \DESCIPHERTOP1.DESTOP.data_out [18] \DESCIPHERTOP1.DESTOP.data_out [19] \DESCIPHERTOP1.DESTOP.data_out [20] \DESCIPHERTOP1.DESTOP.data_out [21] \DESCIPHERTOP1.DESTOP.data_out [22] \DESCIPHERTOP1.DESTOP.data_out [23] \DESCIPHERTOP1.DESTOP.data_out [24] \DESCIPHERTOP1.DESTOP.data_out [25] \DESCIPHERTOP1.DESTOP.data_out [26] \DESCIPHERTOP1.DESTOP.data_out [27] \DESCIPHERTOP1.DESTOP.data_out [28] \DESCIPHERTOP1.DESTOP.data_out [29] \DESCIPHERTOP1.DESTOP.data_out [30] \DESCIPHERTOP1.DESTOP.data_out [31] \DESCIPHERTOP1.DESTOP.data_out [32] \DESCIPHERTOP1.DESTOP.data_out [33] \DESCIPHERTOP1.DESTOP.data_out [34] \DESCIPHERTOP1.DESTOP.data_out [35] \DESCIPHERTOP1.DESTOP.data_out [36] \DESCIPHERTOP1.DESTOP.data_out [37] \DESCIPHERTOP1.DESTOP.data_out [38] \DESCIPHERTOP1.DESTOP.data_out [39] \DESCIPHERTOP1.DESTOP.data_out [40] \DESCIPHERTOP1.DESTOP.data_out [41] \DESCIPHERTOP1.DESTOP.data_out [42] \DESCIPHERTOP1.DESTOP.data_out [43] \DESCIPHERTOP1.DESTOP.data_out [44] \DESCIPHERTOP1.DESTOP.data_out [45] \DESCIPHERTOP1.DESTOP.data_out [46] \DESCIPHERTOP1.DESTOP.data_out [47] \DESCIPHERTOP1.DESTOP.data_out [48] \DESCIPHERTOP1.DESTOP.data_out [49] \DESCIPHERTOP1.DESTOP.data_out [50] \DESCIPHERTOP1.DESTOP.data_out [51] \DESCIPHERTOP1.DESTOP.data_out [52] \DESCIPHERTOP1.DESTOP.data_out [53] \DESCIPHERTOP1.DESTOP.data_out [54] \DESCIPHERTOP1.DESTOP.data_out [55] \DESCIPHERTOP1.DESTOP.data_out [56] \DESCIPHERTOP1.DESTOP.data_out [57] \DESCIPHERTOP1.DESTOP.data_out [58] \DESCIPHERTOP1.DESTOP.data_out [59] \DESCIPHERTOP1.DESTOP.data_out [60] \DESCIPHERTOP1.DESTOP.data_out [61] \DESCIPHERTOP1.DESTOP.data_out [62] \DESCIPHERTOP1.DESTOP.data_out [63] }, Q = { \DESCIPHERTOP2.data_in_internal [0] \DESCIPHERTOP2.data_in_internal [1] \DESCIPHERTOP2.data_in_internal [2] \DESCIPHERTOP2.data_in_internal [3] \DESCIPHERTOP2.data_in_internal [4] \DESCIPHERTOP2.data_in_internal [5] \DESCIPHERTOP2.data_in_internal [6] \DESCIPHERTOP2.data_in_internal [7] \DESCIPHERTOP2.data_in_internal [8] \DESCIPHERTOP2.data_in_internal [9] \DESCIPHERTOP2.data_in_internal [10] \DESCIPHERTOP2.data_in_internal [11] \DESCIPHERTOP2.data_in_internal [12] \DESCIPHERTOP2.data_in_internal [13] \DESCIPHERTOP2.data_in_internal [14] \DESCIPHERTOP2.data_in_internal [15] \DESCIPHERTOP2.data_in_internal [16] \DESCIPHERTOP2.data_in_internal [17] \DESCIPHERTOP2.data_in_internal [18] \DESCIPHERTOP2.data_in_internal [19] \DESCIPHERTOP2.data_in_internal [20] \DESCIPHERTOP2.data_in_internal [21] \DESCIPHERTOP2.data_in_internal [22] \DESCIPHERTOP2.data_in_internal [23] \DESCIPHERTOP2.data_in_internal [24] \DESCIPHERTOP2.data_in_internal [25] \DESCIPHERTOP2.data_in_internal [26] \DESCIPHERTOP2.data_in_internal [27] \DESCIPHERTOP2.data_in_internal [28] \DESCIPHERTOP2.data_in_internal [29] \DESCIPHERTOP2.data_in_internal [30] \DESCIPHERTOP2.data_in_internal [31] \DESCIPHERTOP2.data_in_internal [32] \DESCIPHERTOP2.data_in_internal [33] \DESCIPHERTOP2.data_in_internal [34] \DESCIPHERTOP2.data_in_internal [35] \DESCIPHERTOP2.data_in_internal [36] \DESCIPHERTOP2.data_in_internal [37] \DESCIPHERTOP2.data_in_internal [38] \DESCIPHERTOP2.data_in_internal [39] \DESCIPHERTOP2.data_in_internal [40] \DESCIPHERTOP2.data_in_internal [41] \DESCIPHERTOP2.data_in_internal [42] \DESCIPHERTOP2.data_in_internal [43] \DESCIPHERTOP2.data_in_internal [44] \DESCIPHERTOP2.data_in_internal [45] \DESCIPHERTOP2.data_in_internal [46] \DESCIPHERTOP2.data_in_internal [47] \DESCIPHERTOP2.data_in_internal [48] \DESCIPHERTOP2.data_in_internal [49] \DESCIPHERTOP2.data_in_internal [50] \DESCIPHERTOP2.data_in_internal [51] \DESCIPHERTOP2.data_in_internal [52] \DESCIPHERTOP2.data_in_internal [53] \DESCIPHERTOP2.data_in_internal [54] \DESCIPHERTOP2.data_in_internal [55] \DESCIPHERTOP2.data_in_internal [56] \DESCIPHERTOP2.data_in_internal [57] \DESCIPHERTOP2.data_in_internal [58] \DESCIPHERTOP2.data_in_internal [59] \DESCIPHERTOP2.data_in_internal [60] \DESCIPHERTOP2.data_in_internal [61] \DESCIPHERTOP2.data_in_internal [62] \DESCIPHERTOP2.data_in_internal [63] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K9_reg$key_schedule.vhd:252$1846 ($dff) from module tdes_top (D = { \key1_in_internal [56] \key1_in_internal [32] \key1_in_internal [51] \key1_in_internal [41] \key1_in_internal [1] \key1_in_internal [34] \key1_in_internal [50] \key1_in_internal [9] \key1_in_internal [48] \key1_in_internal [26] \key1_in_internal [0] \key1_in_internal [59] \key1_in_internal [49] \key1_in_internal [16] \key1_in_internal [43:42] \key1_in_internal [25] \key1_in_internal [10] \key1_in_internal [40] \key1_in_internal [18:17] \key1_in_internal [8] \key1_in_internal [35] \key1_in_internal [58] \key1_in_internal [3] \key1_in_internal [45] \key1_in_internal [52] \key1_in_internal [4] \key1_in_internal [22:21] \key1_in_internal [60] \key1_in_internal [11] \key1_in_internal [53] \key1_in_internal [38] \key1_in_internal [36] \key1_in_internal [14] \key1_in_internal [46] \key1_in_internal [6] \key1_in_internal [19] \key1_in_internal [13] \key1_in_internal [28] \key1_in_internal [37] \key1_in_internal [30] \key1_in_internal [62:61] \key1_in_internal [12] \key1_in_internal [5] \key1_in_internal [44] }, Q = { \DESCIPHERTOP1.KEYSCHEDULE.K9 [0] \DESCIPHERTOP1.KEYSCHEDULE.K9 [1] \DESCIPHERTOP1.KEYSCHEDULE.K9 [2] \DESCIPHERTOP1.KEYSCHEDULE.K9 [3] \DESCIPHERTOP1.KEYSCHEDULE.K9 [4] \DESCIPHERTOP1.KEYSCHEDULE.K9 [5] \DESCIPHERTOP1.KEYSCHEDULE.K9 [6] \DESCIPHERTOP1.KEYSCHEDULE.K9 [7] \DESCIPHERTOP1.KEYSCHEDULE.K9 [8] \DESCIPHERTOP1.KEYSCHEDULE.K9 [9] \DESCIPHERTOP1.KEYSCHEDULE.K9 [10] \DESCIPHERTOP1.KEYSCHEDULE.K9 [11] \DESCIPHERTOP1.KEYSCHEDULE.K9 [12] \DESCIPHERTOP1.KEYSCHEDULE.K9 [13] \DESCIPHERTOP1.KEYSCHEDULE.K9 [14] \DESCIPHERTOP1.KEYSCHEDULE.K9 [15] \DESCIPHERTOP1.KEYSCHEDULE.K9 [16] \DESCIPHERTOP1.KEYSCHEDULE.K9 [17] \DESCIPHERTOP1.KEYSCHEDULE.K9 [18] \DESCIPHERTOP1.KEYSCHEDULE.K9 [19] \DESCIPHERTOP1.KEYSCHEDULE.K9 [20] \DESCIPHERTOP1.KEYSCHEDULE.K9 [21] \DESCIPHERTOP1.KEYSCHEDULE.K9 [22] \DESCIPHERTOP1.KEYSCHEDULE.K9 [23] \DESCIPHERTOP1.KEYSCHEDULE.K9 [24] \DESCIPHERTOP1.KEYSCHEDULE.K9 [25] \DESCIPHERTOP1.KEYSCHEDULE.K9 [26] \DESCIPHERTOP1.KEYSCHEDULE.K9 [27] \DESCIPHERTOP1.KEYSCHEDULE.K9 [28] \DESCIPHERTOP1.KEYSCHEDULE.K9 [29] \DESCIPHERTOP1.KEYSCHEDULE.K9 [30] \DESCIPHERTOP1.KEYSCHEDULE.K9 [31] \DESCIPHERTOP1.KEYSCHEDULE.K9 [32] \DESCIPHERTOP1.KEYSCHEDULE.K9 [33] \DESCIPHERTOP1.KEYSCHEDULE.K9 [34] \DESCIPHERTOP1.KEYSCHEDULE.K9 [35] \DESCIPHERTOP1.KEYSCHEDULE.K9 [36] \DESCIPHERTOP1.KEYSCHEDULE.K9 [37] \DESCIPHERTOP1.KEYSCHEDULE.K9 [38] \DESCIPHERTOP1.KEYSCHEDULE.K9 [39] \DESCIPHERTOP1.KEYSCHEDULE.K9 [40] \DESCIPHERTOP1.KEYSCHEDULE.K9 [41] \DESCIPHERTOP1.KEYSCHEDULE.K9 [42] \DESCIPHERTOP1.KEYSCHEDULE.K9 [43] \DESCIPHERTOP1.KEYSCHEDULE.K9 [44] \DESCIPHERTOP1.KEYSCHEDULE.K9 [45] \DESCIPHERTOP1.KEYSCHEDULE.K9 [46] \DESCIPHERTOP1.KEYSCHEDULE.K9 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K8_reg$key_schedule.vhd:252$1845 ($dff) from module tdes_top (D = { \key1_in_internal [35] \key1_in_internal [40] \key1_in_internal [59] \key1_in_internal [49] \key1_in_internal [9] \key1_in_internal [42] \key1_in_internal [58] \key1_in_internal [17] \key1_in_internal [56] \key1_in_internal [34] \key1_in_internal [8] \key1_in_internal [2] \key1_in_internal [57] \key1_in_internal [24] \key1_in_internal [51:50] \key1_in_internal [33] \key1_in_internal [18] \key1_in_internal [48] \key1_in_internal [26:25] \key1_in_internal [16] \key1_in_internal [43] \key1_in_internal [1] \key1_in_internal [11] \key1_in_internal [53] \key1_in_internal [60] \key1_in_internal [12] \key1_in_internal [30:29] \key1_in_internal [5] \key1_in_internal [19] \key1_in_internal [61] \key1_in_internal [46] \key1_in_internal [44] \key1_in_internal [22] \key1_in_internal [54] \key1_in_internal [14] \key1_in_internal [27] \key1_in_internal [21] \key1_in_internal [36] \key1_in_internal [45] \key1_in_internal [38] \key1_in_internal [3] \key1_in_internal [6] \key1_in_internal [20] \key1_in_internal [13] \key1_in_internal [52] }, Q = { \DESCIPHERTOP1.KEYSCHEDULE.K8 [0] \DESCIPHERTOP1.KEYSCHEDULE.K8 [1] \DESCIPHERTOP1.KEYSCHEDULE.K8 [2] \DESCIPHERTOP1.KEYSCHEDULE.K8 [3] \DESCIPHERTOP1.KEYSCHEDULE.K8 [4] \DESCIPHERTOP1.KEYSCHEDULE.K8 [5] \DESCIPHERTOP1.KEYSCHEDULE.K8 [6] \DESCIPHERTOP1.KEYSCHEDULE.K8 [7] \DESCIPHERTOP1.KEYSCHEDULE.K8 [8] \DESCIPHERTOP1.KEYSCHEDULE.K8 [9] \DESCIPHERTOP1.KEYSCHEDULE.K8 [10] \DESCIPHERTOP1.KEYSCHEDULE.K8 [11] \DESCIPHERTOP1.KEYSCHEDULE.K8 [12] \DESCIPHERTOP1.KEYSCHEDULE.K8 [13] \DESCIPHERTOP1.KEYSCHEDULE.K8 [14] \DESCIPHERTOP1.KEYSCHEDULE.K8 [15] \DESCIPHERTOP1.KEYSCHEDULE.K8 [16] \DESCIPHERTOP1.KEYSCHEDULE.K8 [17] \DESCIPHERTOP1.KEYSCHEDULE.K8 [18] \DESCIPHERTOP1.KEYSCHEDULE.K8 [19] \DESCIPHERTOP1.KEYSCHEDULE.K8 [20] \DESCIPHERTOP1.KEYSCHEDULE.K8 [21] \DESCIPHERTOP1.KEYSCHEDULE.K8 [22] \DESCIPHERTOP1.KEYSCHEDULE.K8 [23] \DESCIPHERTOP1.KEYSCHEDULE.K8 [24] \DESCIPHERTOP1.KEYSCHEDULE.K8 [25] \DESCIPHERTOP1.KEYSCHEDULE.K8 [26] \DESCIPHERTOP1.KEYSCHEDULE.K8 [27] \DESCIPHERTOP1.KEYSCHEDULE.K8 [28] \DESCIPHERTOP1.KEYSCHEDULE.K8 [29] \DESCIPHERTOP1.KEYSCHEDULE.K8 [30] \DESCIPHERTOP1.KEYSCHEDULE.K8 [31] \DESCIPHERTOP1.KEYSCHEDULE.K8 [32] \DESCIPHERTOP1.KEYSCHEDULE.K8 [33] \DESCIPHERTOP1.KEYSCHEDULE.K8 [34] \DESCIPHERTOP1.KEYSCHEDULE.K8 [35] \DESCIPHERTOP1.KEYSCHEDULE.K8 [36] \DESCIPHERTOP1.KEYSCHEDULE.K8 [37] \DESCIPHERTOP1.KEYSCHEDULE.K8 [38] \DESCIPHERTOP1.KEYSCHEDULE.K8 [39] \DESCIPHERTOP1.KEYSCHEDULE.K8 [40] \DESCIPHERTOP1.KEYSCHEDULE.K8 [41] \DESCIPHERTOP1.KEYSCHEDULE.K8 [42] \DESCIPHERTOP1.KEYSCHEDULE.K8 [43] \DESCIPHERTOP1.KEYSCHEDULE.K8 [44] \DESCIPHERTOP1.KEYSCHEDULE.K8 [45] \DESCIPHERTOP1.KEYSCHEDULE.K8 [46] \DESCIPHERTOP1.KEYSCHEDULE.K8 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K7_reg$key_schedule.vhd:252$1844 ($dff) from module tdes_top (D = { \key1_in_internal [51] \key1_in_internal [56] \key1_in_internal [10] \key1_in_internal [0] \key1_in_internal [25] \key1_in_internal [58] \key1_in_internal [9] \key1_in_internal [33] \key1_in_internal [43] \key1_in_internal [50] \key1_in_internal [24] \key1_in_internal [18] \key1_in_internal [8] \key1_in_internal [40] \key1_in_internal [2:1] \key1_in_internal [49] \key1_in_internal [34] \key1_in_internal [35] \key1_in_internal [42:41] \key1_in_internal [32] \key1_in_internal [59] \key1_in_internal [17] \key1_in_internal [27] \key1_in_internal [6] \key1_in_internal [13] \key1_in_internal [28] \key1_in_internal [46:45] \key1_in_internal [21] \key1_in_internal [4] \key1_in_internal [14] \key1_in_internal [62] \key1_in_internal [60] \key1_in_internal [38] \key1_in_internal [3] \key1_in_internal [30] \key1_in_internal [12] \key1_in_internal [37] \key1_in_internal [52] \key1_in_internal [61] \key1_in_internal [54] \key1_in_internal [19] \key1_in_internal [22] \key1_in_internal [36] \key1_in_internal [29] \key1_in_internal [5] }, Q = { \DESCIPHERTOP1.KEYSCHEDULE.K7 [0] \DESCIPHERTOP1.KEYSCHEDULE.K7 [1] \DESCIPHERTOP1.KEYSCHEDULE.K7 [2] \DESCIPHERTOP1.KEYSCHEDULE.K7 [3] \DESCIPHERTOP1.KEYSCHEDULE.K7 [4] \DESCIPHERTOP1.KEYSCHEDULE.K7 [5] \DESCIPHERTOP1.KEYSCHEDULE.K7 [6] \DESCIPHERTOP1.KEYSCHEDULE.K7 [7] \DESCIPHERTOP1.KEYSCHEDULE.K7 [8] \DESCIPHERTOP1.KEYSCHEDULE.K7 [9] \DESCIPHERTOP1.KEYSCHEDULE.K7 [10] \DESCIPHERTOP1.KEYSCHEDULE.K7 [11] \DESCIPHERTOP1.KEYSCHEDULE.K7 [12] \DESCIPHERTOP1.KEYSCHEDULE.K7 [13] \DESCIPHERTOP1.KEYSCHEDULE.K7 [14] \DESCIPHERTOP1.KEYSCHEDULE.K7 [15] \DESCIPHERTOP1.KEYSCHEDULE.K7 [16] \DESCIPHERTOP1.KEYSCHEDULE.K7 [17] \DESCIPHERTOP1.KEYSCHEDULE.K7 [18] \DESCIPHERTOP1.KEYSCHEDULE.K7 [19] \DESCIPHERTOP1.KEYSCHEDULE.K7 [20] \DESCIPHERTOP1.KEYSCHEDULE.K7 [21] \DESCIPHERTOP1.KEYSCHEDULE.K7 [22] \DESCIPHERTOP1.KEYSCHEDULE.K7 [23] \DESCIPHERTOP1.KEYSCHEDULE.K7 [24] \DESCIPHERTOP1.KEYSCHEDULE.K7 [25] \DESCIPHERTOP1.KEYSCHEDULE.K7 [26] \DESCIPHERTOP1.KEYSCHEDULE.K7 [27] \DESCIPHERTOP1.KEYSCHEDULE.K7 [28] \DESCIPHERTOP1.KEYSCHEDULE.K7 [29] \DESCIPHERTOP1.KEYSCHEDULE.K7 [30] \DESCIPHERTOP1.KEYSCHEDULE.K7 [31] \DESCIPHERTOP1.KEYSCHEDULE.K7 [32] \DESCIPHERTOP1.KEYSCHEDULE.K7 [33] \DESCIPHERTOP1.KEYSCHEDULE.K7 [34] \DESCIPHERTOP1.KEYSCHEDULE.K7 [35] \DESCIPHERTOP1.KEYSCHEDULE.K7 [36] \DESCIPHERTOP1.KEYSCHEDULE.K7 [37] \DESCIPHERTOP1.KEYSCHEDULE.K7 [38] \DESCIPHERTOP1.KEYSCHEDULE.K7 [39] \DESCIPHERTOP1.KEYSCHEDULE.K7 [40] \DESCIPHERTOP1.KEYSCHEDULE.K7 [41] \DESCIPHERTOP1.KEYSCHEDULE.K7 [42] \DESCIPHERTOP1.KEYSCHEDULE.K7 [43] \DESCIPHERTOP1.KEYSCHEDULE.K7 [44] \DESCIPHERTOP1.KEYSCHEDULE.K7 [45] \DESCIPHERTOP1.KEYSCHEDULE.K7 [46] \DESCIPHERTOP1.KEYSCHEDULE.K7 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K6_reg$key_schedule.vhd:252$1843 ($dff) from module tdes_top (D = { \key1_in_internal [2] \key1_in_internal [43] \key1_in_internal [26] \key1_in_internal [16] \key1_in_internal [41] \key1_in_internal [9] \key1_in_internal [25] \key1_in_internal [49] \key1_in_internal [59] \key1_in_internal [1] \key1_in_internal [40] \key1_in_internal [34] \key1_in_internal [24] \key1_in_internal [56] \key1_in_internal [18:17] \key1_in_internal [0] \key1_in_internal [50] \key1_in_internal [51] \key1_in_internal [58:57] \key1_in_internal [48] \key1_in_internal [10] \key1_in_internal [33] \key1_in_internal [12] \key1_in_internal [22] \key1_in_internal [29] \key1_in_internal [44] \key1_in_internal [62:61] \key1_in_internal [37] \key1_in_internal [20] \key1_in_internal [30] \key1_in_internal [11] \key1_in_internal [13] \key1_in_internal [54] \key1_in_internal [19] \key1_in_internal [46] \key1_in_internal [28] \key1_in_internal [53] \key1_in_internal [5] \key1_in_internal [14] \key1_in_internal [3] \key1_in_internal [4] \key1_in_internal [38] \key1_in_internal [52] \key1_in_internal [45] \key1_in_internal [21] }, Q = { \DESCIPHERTOP1.KEYSCHEDULE.K6 [0] \DESCIPHERTOP1.KEYSCHEDULE.K6 [1] \DESCIPHERTOP1.KEYSCHEDULE.K6 [2] \DESCIPHERTOP1.KEYSCHEDULE.K6 [3] \DESCIPHERTOP1.KEYSCHEDULE.K6 [4] \DESCIPHERTOP1.KEYSCHEDULE.K6 [5] \DESCIPHERTOP1.KEYSCHEDULE.K6 [6] \DESCIPHERTOP1.KEYSCHEDULE.K6 [7] \DESCIPHERTOP1.KEYSCHEDULE.K6 [8] \DESCIPHERTOP1.KEYSCHEDULE.K6 [9] \DESCIPHERTOP1.KEYSCHEDULE.K6 [10] \DESCIPHERTOP1.KEYSCHEDULE.K6 [11] \DESCIPHERTOP1.KEYSCHEDULE.K6 [12] \DESCIPHERTOP1.KEYSCHEDULE.K6 [13] \DESCIPHERTOP1.KEYSCHEDULE.K6 [14] \DESCIPHERTOP1.KEYSCHEDULE.K6 [15] \DESCIPHERTOP1.KEYSCHEDULE.K6 [16] \DESCIPHERTOP1.KEYSCHEDULE.K6 [17] \DESCIPHERTOP1.KEYSCHEDULE.K6 [18] \DESCIPHERTOP1.KEYSCHEDULE.K6 [19] \DESCIPHERTOP1.KEYSCHEDULE.K6 [20] \DESCIPHERTOP1.KEYSCHEDULE.K6 [21] \DESCIPHERTOP1.KEYSCHEDULE.K6 [22] \DESCIPHERTOP1.KEYSCHEDULE.K6 [23] \DESCIPHERTOP1.KEYSCHEDULE.K6 [24] \DESCIPHERTOP1.KEYSCHEDULE.K6 [25] \DESCIPHERTOP1.KEYSCHEDULE.K6 [26] \DESCIPHERTOP1.KEYSCHEDULE.K6 [27] \DESCIPHERTOP1.KEYSCHEDULE.K6 [28] \DESCIPHERTOP1.KEYSCHEDULE.K6 [29] \DESCIPHERTOP1.KEYSCHEDULE.K6 [30] \DESCIPHERTOP1.KEYSCHEDULE.K6 [31] \DESCIPHERTOP1.KEYSCHEDULE.K6 [32] \DESCIPHERTOP1.KEYSCHEDULE.K6 [33] \DESCIPHERTOP1.KEYSCHEDULE.K6 [34] \DESCIPHERTOP1.KEYSCHEDULE.K6 [35] \DESCIPHERTOP1.KEYSCHEDULE.K6 [36] \DESCIPHERTOP1.KEYSCHEDULE.K6 [37] \DESCIPHERTOP1.KEYSCHEDULE.K6 [38] \DESCIPHERTOP1.KEYSCHEDULE.K6 [39] \DESCIPHERTOP1.KEYSCHEDULE.K6 [40] \DESCIPHERTOP1.KEYSCHEDULE.K6 [41] \DESCIPHERTOP1.KEYSCHEDULE.K6 [42] \DESCIPHERTOP1.KEYSCHEDULE.K6 [43] \DESCIPHERTOP1.KEYSCHEDULE.K6 [44] \DESCIPHERTOP1.KEYSCHEDULE.K6 [45] \DESCIPHERTOP1.KEYSCHEDULE.K6 [46] \DESCIPHERTOP1.KEYSCHEDULE.K6 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K5_reg$key_schedule.vhd:252$1842 ($dff) from module tdes_top (D = { \key1_in_internal [18] \key1_in_internal [59] \key1_in_internal [42] \key1_in_internal [32] \key1_in_internal [57] \key1_in_internal [25] \key1_in_internal [41] \key1_in_internal [0] \key1_in_internal [10] \key1_in_internal [17] \key1_in_internal [56] \key1_in_internal [50] \key1_in_internal [40] \key1_in_internal [43] \key1_in_internal [34:33] \key1_in_internal [16] \key1_in_internal [1] \key1_in_internal [2] \key1_in_internal [9:8] \key1_in_internal [35] \key1_in_internal [26] \key1_in_internal [49] \key1_in_internal [28] \key1_in_internal [38] \key1_in_internal [45] \key1_in_internal [60] \key1_in_internal [11] \key1_in_internal [14] \key1_in_internal [53] \key1_in_internal [36] \key1_in_internal [46] \key1_in_internal [27] \key1_in_internal [29] \key1_in_internal [3] \key1_in_internal [4] \key1_in_internal [62] \key1_in_internal [44] \key1_in_internal [6] \key1_in_internal [21] \key1_in_internal [30] \key1_in_internal [19] \key1_in_internal [20] \key1_in_internal [54] \key1_in_internal [5] \key1_in_internal [61] \key1_in_internal [37] }, Q = { \DESCIPHERTOP1.KEYSCHEDULE.K5 [0] \DESCIPHERTOP1.KEYSCHEDULE.K5 [1] \DESCIPHERTOP1.KEYSCHEDULE.K5 [2] \DESCIPHERTOP1.KEYSCHEDULE.K5 [3] \DESCIPHERTOP1.KEYSCHEDULE.K5 [4] \DESCIPHERTOP1.KEYSCHEDULE.K5 [5] \DESCIPHERTOP1.KEYSCHEDULE.K5 [6] \DESCIPHERTOP1.KEYSCHEDULE.K5 [7] \DESCIPHERTOP1.KEYSCHEDULE.K5 [8] \DESCIPHERTOP1.KEYSCHEDULE.K5 [9] \DESCIPHERTOP1.KEYSCHEDULE.K5 [10] \DESCIPHERTOP1.KEYSCHEDULE.K5 [11] \DESCIPHERTOP1.KEYSCHEDULE.K5 [12] \DESCIPHERTOP1.KEYSCHEDULE.K5 [13] \DESCIPHERTOP1.KEYSCHEDULE.K5 [14] \DESCIPHERTOP1.KEYSCHEDULE.K5 [15] \DESCIPHERTOP1.KEYSCHEDULE.K5 [16] \DESCIPHERTOP1.KEYSCHEDULE.K5 [17] \DESCIPHERTOP1.KEYSCHEDULE.K5 [18] \DESCIPHERTOP1.KEYSCHEDULE.K5 [19] \DESCIPHERTOP1.KEYSCHEDULE.K5 [20] \DESCIPHERTOP1.KEYSCHEDULE.K5 [21] \DESCIPHERTOP1.KEYSCHEDULE.K5 [22] \DESCIPHERTOP1.KEYSCHEDULE.K5 [23] \DESCIPHERTOP1.KEYSCHEDULE.K5 [24] \DESCIPHERTOP1.KEYSCHEDULE.K5 [25] \DESCIPHERTOP1.KEYSCHEDULE.K5 [26] \DESCIPHERTOP1.KEYSCHEDULE.K5 [27] \DESCIPHERTOP1.KEYSCHEDULE.K5 [28] \DESCIPHERTOP1.KEYSCHEDULE.K5 [29] \DESCIPHERTOP1.KEYSCHEDULE.K5 [30] \DESCIPHERTOP1.KEYSCHEDULE.K5 [31] \DESCIPHERTOP1.KEYSCHEDULE.K5 [32] \DESCIPHERTOP1.KEYSCHEDULE.K5 [33] \DESCIPHERTOP1.KEYSCHEDULE.K5 [34] \DESCIPHERTOP1.KEYSCHEDULE.K5 [35] \DESCIPHERTOP1.KEYSCHEDULE.K5 [36] \DESCIPHERTOP1.KEYSCHEDULE.K5 [37] \DESCIPHERTOP1.KEYSCHEDULE.K5 [38] \DESCIPHERTOP1.KEYSCHEDULE.K5 [39] \DESCIPHERTOP1.KEYSCHEDULE.K5 [40] \DESCIPHERTOP1.KEYSCHEDULE.K5 [41] \DESCIPHERTOP1.KEYSCHEDULE.K5 [42] \DESCIPHERTOP1.KEYSCHEDULE.K5 [43] \DESCIPHERTOP1.KEYSCHEDULE.K5 [44] \DESCIPHERTOP1.KEYSCHEDULE.K5 [45] \DESCIPHERTOP1.KEYSCHEDULE.K5 [46] \DESCIPHERTOP1.KEYSCHEDULE.K5 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K4_reg$key_schedule.vhd:252$1841 ($dff) from module tdes_top (D = { \key1_in_internal [34] \key1_in_internal [10] \key1_in_internal [58] \key1_in_internal [48] \key1_in_internal [8] \key1_in_internal [41] \key1_in_internal [57] \key1_in_internal [16] \key1_in_internal [26] \key1_in_internal [33] \key1_in_internal [43] \key1_in_internal [1] \key1_in_internal [56] \key1_in_internal [59] \key1_in_internal [50:49] \key1_in_internal [32] \key1_in_internal [17] \key1_in_internal [18] \key1_in_internal [25:24] \key1_in_internal [51] \key1_in_internal [42] \key1_in_internal [0] \key1_in_internal [44] \key1_in_internal [54] \key1_in_internal [61] \key1_in_internal [13] \key1_in_internal [27] \key1_in_internal [30] \key1_in_internal [6] \key1_in_internal [52] \key1_in_internal [62] \key1_in_internal [12] \key1_in_internal [45] \key1_in_internal [19] \key1_in_internal [20] \key1_in_internal [11] \key1_in_internal [60] \key1_in_internal [22] \key1_in_internal [37] \key1_in_internal [46] \key1_in_internal [4] \key1_in_internal [36] \key1_in_internal [3] \key1_in_internal [21] \key1_in_internal [14] \key1_in_internal [53] }, Q = { \DESCIPHERTOP1.KEYSCHEDULE.K4 [0] \DESCIPHERTOP1.KEYSCHEDULE.K4 [1] \DESCIPHERTOP1.KEYSCHEDULE.K4 [2] \DESCIPHERTOP1.KEYSCHEDULE.K4 [3] \DESCIPHERTOP1.KEYSCHEDULE.K4 [4] \DESCIPHERTOP1.KEYSCHEDULE.K4 [5] \DESCIPHERTOP1.KEYSCHEDULE.K4 [6] \DESCIPHERTOP1.KEYSCHEDULE.K4 [7] \DESCIPHERTOP1.KEYSCHEDULE.K4 [8] \DESCIPHERTOP1.KEYSCHEDULE.K4 [9] \DESCIPHERTOP1.KEYSCHEDULE.K4 [10] \DESCIPHERTOP1.KEYSCHEDULE.K4 [11] \DESCIPHERTOP1.KEYSCHEDULE.K4 [12] \DESCIPHERTOP1.KEYSCHEDULE.K4 [13] \DESCIPHERTOP1.KEYSCHEDULE.K4 [14] \DESCIPHERTOP1.KEYSCHEDULE.K4 [15] \DESCIPHERTOP1.KEYSCHEDULE.K4 [16] \DESCIPHERTOP1.KEYSCHEDULE.K4 [17] \DESCIPHERTOP1.KEYSCHEDULE.K4 [18] \DESCIPHERTOP1.KEYSCHEDULE.K4 [19] \DESCIPHERTOP1.KEYSCHEDULE.K4 [20] \DESCIPHERTOP1.KEYSCHEDULE.K4 [21] \DESCIPHERTOP1.KEYSCHEDULE.K4 [22] \DESCIPHERTOP1.KEYSCHEDULE.K4 [23] \DESCIPHERTOP1.KEYSCHEDULE.K4 [24] \DESCIPHERTOP1.KEYSCHEDULE.K4 [25] \DESCIPHERTOP1.KEYSCHEDULE.K4 [26] \DESCIPHERTOP1.KEYSCHEDULE.K4 [27] \DESCIPHERTOP1.KEYSCHEDULE.K4 [28] \DESCIPHERTOP1.KEYSCHEDULE.K4 [29] \DESCIPHERTOP1.KEYSCHEDULE.K4 [30] \DESCIPHERTOP1.KEYSCHEDULE.K4 [31] \DESCIPHERTOP1.KEYSCHEDULE.K4 [32] \DESCIPHERTOP1.KEYSCHEDULE.K4 [33] \DESCIPHERTOP1.KEYSCHEDULE.K4 [34] \DESCIPHERTOP1.KEYSCHEDULE.K4 [35] \DESCIPHERTOP1.KEYSCHEDULE.K4 [36] \DESCIPHERTOP1.KEYSCHEDULE.K4 [37] \DESCIPHERTOP1.KEYSCHEDULE.K4 [38] \DESCIPHERTOP1.KEYSCHEDULE.K4 [39] \DESCIPHERTOP1.KEYSCHEDULE.K4 [40] \DESCIPHERTOP1.KEYSCHEDULE.K4 [41] \DESCIPHERTOP1.KEYSCHEDULE.K4 [42] \DESCIPHERTOP1.KEYSCHEDULE.K4 [43] \DESCIPHERTOP1.KEYSCHEDULE.K4 [44] \DESCIPHERTOP1.KEYSCHEDULE.K4 [45] \DESCIPHERTOP1.KEYSCHEDULE.K4 [46] \DESCIPHERTOP1.KEYSCHEDULE.K4 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K3_reg$key_schedule.vhd:252$1840 ($dff) from module tdes_top (D = { \key1_in_internal [50] \key1_in_internal [26] \key1_in_internal [9] \key1_in_internal [35] \key1_in_internal [24] \key1_in_internal [57] \key1_in_internal [8] \key1_in_internal [32] \key1_in_internal [42] \key1_in_internal [49] \key1_in_internal [59] \key1_in_internal [17] \key1_in_internal [43] \key1_in_internal [10] \key1_in_internal [1:0] \key1_in_internal [48] \key1_in_internal [33] \key1_in_internal [34] \key1_in_internal [41:40] \key1_in_internal [2] \key1_in_internal [58] \key1_in_internal [16] \key1_in_internal [60] \key1_in_internal [3] \key1_in_internal [14] \key1_in_internal [29] \key1_in_internal [12] \key1_in_internal [46] \key1_in_internal [22] \key1_in_internal [5] \key1_in_internal [11] \key1_in_internal [28] \key1_in_internal [61] \key1_in_internal [4] \key1_in_internal [36] \key1_in_internal [27] \key1_in_internal [13] \key1_in_internal [38] \key1_in_internal [53] \key1_in_internal [62] \key1_in_internal [20] \key1_in_internal [52] \key1_in_internal [19] \key1_in_internal [37] \key1_in_internal [30] \key1_in_internal [6] }, Q = { \DESCIPHERTOP1.KEYSCHEDULE.K3 [0] \DESCIPHERTOP1.KEYSCHEDULE.K3 [1] \DESCIPHERTOP1.KEYSCHEDULE.K3 [2] \DESCIPHERTOP1.KEYSCHEDULE.K3 [3] \DESCIPHERTOP1.KEYSCHEDULE.K3 [4] \DESCIPHERTOP1.KEYSCHEDULE.K3 [5] \DESCIPHERTOP1.KEYSCHEDULE.K3 [6] \DESCIPHERTOP1.KEYSCHEDULE.K3 [7] \DESCIPHERTOP1.KEYSCHEDULE.K3 [8] \DESCIPHERTOP1.KEYSCHEDULE.K3 [9] \DESCIPHERTOP1.KEYSCHEDULE.K3 [10] \DESCIPHERTOP1.KEYSCHEDULE.K3 [11] \DESCIPHERTOP1.KEYSCHEDULE.K3 [12] \DESCIPHERTOP1.KEYSCHEDULE.K3 [13] \DESCIPHERTOP1.KEYSCHEDULE.K3 [14] \DESCIPHERTOP1.KEYSCHEDULE.K3 [15] \DESCIPHERTOP1.KEYSCHEDULE.K3 [16] \DESCIPHERTOP1.KEYSCHEDULE.K3 [17] \DESCIPHERTOP1.KEYSCHEDULE.K3 [18] \DESCIPHERTOP1.KEYSCHEDULE.K3 [19] \DESCIPHERTOP1.KEYSCHEDULE.K3 [20] \DESCIPHERTOP1.KEYSCHEDULE.K3 [21] \DESCIPHERTOP1.KEYSCHEDULE.K3 [22] \DESCIPHERTOP1.KEYSCHEDULE.K3 [23] \DESCIPHERTOP1.KEYSCHEDULE.K3 [24] \DESCIPHERTOP1.KEYSCHEDULE.K3 [25] \DESCIPHERTOP1.KEYSCHEDULE.K3 [26] \DESCIPHERTOP1.KEYSCHEDULE.K3 [27] \DESCIPHERTOP1.KEYSCHEDULE.K3 [28] \DESCIPHERTOP1.KEYSCHEDULE.K3 [29] \DESCIPHERTOP1.KEYSCHEDULE.K3 [30] \DESCIPHERTOP1.KEYSCHEDULE.K3 [31] \DESCIPHERTOP1.KEYSCHEDULE.K3 [32] \DESCIPHERTOP1.KEYSCHEDULE.K3 [33] \DESCIPHERTOP1.KEYSCHEDULE.K3 [34] \DESCIPHERTOP1.KEYSCHEDULE.K3 [35] \DESCIPHERTOP1.KEYSCHEDULE.K3 [36] \DESCIPHERTOP1.KEYSCHEDULE.K3 [37] \DESCIPHERTOP1.KEYSCHEDULE.K3 [38] \DESCIPHERTOP1.KEYSCHEDULE.K3 [39] \DESCIPHERTOP1.KEYSCHEDULE.K3 [40] \DESCIPHERTOP1.KEYSCHEDULE.K3 [41] \DESCIPHERTOP1.KEYSCHEDULE.K3 [42] \DESCIPHERTOP1.KEYSCHEDULE.K3 [43] \DESCIPHERTOP1.KEYSCHEDULE.K3 [44] \DESCIPHERTOP1.KEYSCHEDULE.K3 [45] \DESCIPHERTOP1.KEYSCHEDULE.K3 [46] \DESCIPHERTOP1.KEYSCHEDULE.K3 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K2_reg$key_schedule.vhd:252$1839 ($dff) from module tdes_top (D = { \key1_in_internal [1] \key1_in_internal [42] \key1_in_internal [25] \key1_in_internal [51] \key1_in_internal [40] \key1_in_internal [8] \key1_in_internal [24] \key1_in_internal [48] \key1_in_internal [58] \key1_in_internal [0] \key1_in_internal [10] \key1_in_internal [33] \key1_in_internal [59] \key1_in_internal [26] \key1_in_internal [17:16] \key1_in_internal [35] \key1_in_internal [49] \key1_in_internal [50] \key1_in_internal [57:56] \key1_in_internal [18] \key1_in_internal [9] \key1_in_internal [32] \key1_in_internal [13] \key1_in_internal [19] \key1_in_internal [30] \key1_in_internal [45] \key1_in_internal [28] \key1_in_internal [62] \key1_in_internal [38] \key1_in_internal [21] \key1_in_internal [27] \key1_in_internal [44] \key1_in_internal [14] \key1_in_internal [20] \key1_in_internal [52] \key1_in_internal [12] \key1_in_internal [29] \key1_in_internal [54] \key1_in_internal [6] \key1_in_internal [11] \key1_in_internal [36] \key1_in_internal [5:4] \key1_in_internal [53] \key1_in_internal [46] \key1_in_internal [22] }, Q = { \DESCIPHERTOP1.KEYSCHEDULE.K2 [0] \DESCIPHERTOP1.KEYSCHEDULE.K2 [1] \DESCIPHERTOP1.KEYSCHEDULE.K2 [2] \DESCIPHERTOP1.KEYSCHEDULE.K2 [3] \DESCIPHERTOP1.KEYSCHEDULE.K2 [4] \DESCIPHERTOP1.KEYSCHEDULE.K2 [5] \DESCIPHERTOP1.KEYSCHEDULE.K2 [6] \DESCIPHERTOP1.KEYSCHEDULE.K2 [7] \DESCIPHERTOP1.KEYSCHEDULE.K2 [8] \DESCIPHERTOP1.KEYSCHEDULE.K2 [9] \DESCIPHERTOP1.KEYSCHEDULE.K2 [10] \DESCIPHERTOP1.KEYSCHEDULE.K2 [11] \DESCIPHERTOP1.KEYSCHEDULE.K2 [12] \DESCIPHERTOP1.KEYSCHEDULE.K2 [13] \DESCIPHERTOP1.KEYSCHEDULE.K2 [14] \DESCIPHERTOP1.KEYSCHEDULE.K2 [15] \DESCIPHERTOP1.KEYSCHEDULE.K2 [16] \DESCIPHERTOP1.KEYSCHEDULE.K2 [17] \DESCIPHERTOP1.KEYSCHEDULE.K2 [18] \DESCIPHERTOP1.KEYSCHEDULE.K2 [19] \DESCIPHERTOP1.KEYSCHEDULE.K2 [20] \DESCIPHERTOP1.KEYSCHEDULE.K2 [21] \DESCIPHERTOP1.KEYSCHEDULE.K2 [22] \DESCIPHERTOP1.KEYSCHEDULE.K2 [23] \DESCIPHERTOP1.KEYSCHEDULE.K2 [24] \DESCIPHERTOP1.KEYSCHEDULE.K2 [25] \DESCIPHERTOP1.KEYSCHEDULE.K2 [26] \DESCIPHERTOP1.KEYSCHEDULE.K2 [27] \DESCIPHERTOP1.KEYSCHEDULE.K2 [28] \DESCIPHERTOP1.KEYSCHEDULE.K2 [29] \DESCIPHERTOP1.KEYSCHEDULE.K2 [30] \DESCIPHERTOP1.KEYSCHEDULE.K2 [31] \DESCIPHERTOP1.KEYSCHEDULE.K2 [32] \DESCIPHERTOP1.KEYSCHEDULE.K2 [33] \DESCIPHERTOP1.KEYSCHEDULE.K2 [34] \DESCIPHERTOP1.KEYSCHEDULE.K2 [35] \DESCIPHERTOP1.KEYSCHEDULE.K2 [36] \DESCIPHERTOP1.KEYSCHEDULE.K2 [37] \DESCIPHERTOP1.KEYSCHEDULE.K2 [38] \DESCIPHERTOP1.KEYSCHEDULE.K2 [39] \DESCIPHERTOP1.KEYSCHEDULE.K2 [40] \DESCIPHERTOP1.KEYSCHEDULE.K2 [41] \DESCIPHERTOP1.KEYSCHEDULE.K2 [42] \DESCIPHERTOP1.KEYSCHEDULE.K2 [43] \DESCIPHERTOP1.KEYSCHEDULE.K2 [44] \DESCIPHERTOP1.KEYSCHEDULE.K2 [45] \DESCIPHERTOP1.KEYSCHEDULE.K2 [46] \DESCIPHERTOP1.KEYSCHEDULE.K2 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K1_reg$key_schedule.vhd:252$1838 ($dff) from module tdes_top (D = { \key1_in_internal [9] \key1_in_internal [50] \key1_in_internal [33] \key1_in_internal [59] \key1_in_internal [48] \key1_in_internal [16] \key1_in_internal [32] \key1_in_internal [56] \key1_in_internal [1] \key1_in_internal [8] \key1_in_internal [18] \key1_in_internal [41] \key1_in_internal [2] \key1_in_internal [34] \key1_in_internal [25:24] \key1_in_internal [43] \key1_in_internal [57] \key1_in_internal [58] \key1_in_internal [0] \key1_in_internal [35] \key1_in_internal [26] \key1_in_internal [17] \key1_in_internal [40] \key1_in_internal [21] \key1_in_internal [27] \key1_in_internal [38] \key1_in_internal [53] \key1_in_internal [36] \key1_in_internal [3] \key1_in_internal [46] \key1_in_internal [29] \key1_in_internal [4] \key1_in_internal [52] \key1_in_internal [22] \key1_in_internal [28] \key1_in_internal [60] \key1_in_internal [20] \key1_in_internal [37] \key1_in_internal [62] \key1_in_internal [14] \key1_in_internal [19] \key1_in_internal [44] \key1_in_internal [13:12] \key1_in_internal [61] \key1_in_internal [54] \key1_in_internal [30] }, Q = { \DESCIPHERTOP1.KEYSCHEDULE.K1 [0] \DESCIPHERTOP1.KEYSCHEDULE.K1 [1] \DESCIPHERTOP1.KEYSCHEDULE.K1 [2] \DESCIPHERTOP1.KEYSCHEDULE.K1 [3] \DESCIPHERTOP1.KEYSCHEDULE.K1 [4] \DESCIPHERTOP1.KEYSCHEDULE.K1 [5] \DESCIPHERTOP1.KEYSCHEDULE.K1 [6] \DESCIPHERTOP1.KEYSCHEDULE.K1 [7] \DESCIPHERTOP1.KEYSCHEDULE.K1 [8] \DESCIPHERTOP1.KEYSCHEDULE.K1 [9] \DESCIPHERTOP1.KEYSCHEDULE.K1 [10] \DESCIPHERTOP1.KEYSCHEDULE.K1 [11] \DESCIPHERTOP1.KEYSCHEDULE.K1 [12] \DESCIPHERTOP1.KEYSCHEDULE.K1 [13] \DESCIPHERTOP1.KEYSCHEDULE.K1 [14] \DESCIPHERTOP1.KEYSCHEDULE.K1 [15] \DESCIPHERTOP1.KEYSCHEDULE.K1 [16] \DESCIPHERTOP1.KEYSCHEDULE.K1 [17] \DESCIPHERTOP1.KEYSCHEDULE.K1 [18] \DESCIPHERTOP1.KEYSCHEDULE.K1 [19] \DESCIPHERTOP1.KEYSCHEDULE.K1 [20] \DESCIPHERTOP1.KEYSCHEDULE.K1 [21] \DESCIPHERTOP1.KEYSCHEDULE.K1 [22] \DESCIPHERTOP1.KEYSCHEDULE.K1 [23] \DESCIPHERTOP1.KEYSCHEDULE.K1 [24] \DESCIPHERTOP1.KEYSCHEDULE.K1 [25] \DESCIPHERTOP1.KEYSCHEDULE.K1 [26] \DESCIPHERTOP1.KEYSCHEDULE.K1 [27] \DESCIPHERTOP1.KEYSCHEDULE.K1 [28] \DESCIPHERTOP1.KEYSCHEDULE.K1 [29] \DESCIPHERTOP1.KEYSCHEDULE.K1 [30] \DESCIPHERTOP1.KEYSCHEDULE.K1 [31] \DESCIPHERTOP1.KEYSCHEDULE.K1 [32] \DESCIPHERTOP1.KEYSCHEDULE.K1 [33] \DESCIPHERTOP1.KEYSCHEDULE.K1 [34] \DESCIPHERTOP1.KEYSCHEDULE.K1 [35] \DESCIPHERTOP1.KEYSCHEDULE.K1 [36] \DESCIPHERTOP1.KEYSCHEDULE.K1 [37] \DESCIPHERTOP1.KEYSCHEDULE.K1 [38] \DESCIPHERTOP1.KEYSCHEDULE.K1 [39] \DESCIPHERTOP1.KEYSCHEDULE.K1 [40] \DESCIPHERTOP1.KEYSCHEDULE.K1 [41] \DESCIPHERTOP1.KEYSCHEDULE.K1 [42] \DESCIPHERTOP1.KEYSCHEDULE.K1 [43] \DESCIPHERTOP1.KEYSCHEDULE.K1 [44] \DESCIPHERTOP1.KEYSCHEDULE.K1 [45] \DESCIPHERTOP1.KEYSCHEDULE.K1 [46] \DESCIPHERTOP1.KEYSCHEDULE.K1 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K16_reg$key_schedule.vhd:252$1853 ($dff) from module tdes_top (D = { \key1_in_internal [17] \key1_in_internal [58] \key1_in_internal [41] \key1_in_internal [2] \key1_in_internal [56] \key1_in_internal [24] \key1_in_internal [40] \key1_in_internal [35] \key1_in_internal [9] \key1_in_internal [16] \key1_in_internal [26] \key1_in_internal [49] \key1_in_internal [10] \key1_in_internal [42] \key1_in_internal [33:32] \key1_in_internal [51] \key1_in_internal [0] \key1_in_internal [1] \key1_in_internal [8] \key1_in_internal [43] \key1_in_internal [34] \key1_in_internal [25] \key1_in_internal [48] \key1_in_internal [29] \key1_in_internal [4] \key1_in_internal [46] \key1_in_internal [61] \key1_in_internal [44] \key1_in_internal [11] \key1_in_internal [54] \key1_in_internal [37] \key1_in_internal [12] \key1_in_internal [60] \key1_in_internal [30] \key1_in_internal [36] \key1_in_internal [5] \key1_in_internal [28] \key1_in_internal [45] \key1_in_internal [3] \key1_in_internal [22] \key1_in_internal [27] \key1_in_internal [52] \key1_in_internal [21:20] \key1_in_internal [6] \key1_in_internal [62] \key1_in_internal [38] }, Q = { \DESCIPHERTOP1.KEYSCHEDULE.K16 [0] \DESCIPHERTOP1.KEYSCHEDULE.K16 [1] \DESCIPHERTOP1.KEYSCHEDULE.K16 [2] \DESCIPHERTOP1.KEYSCHEDULE.K16 [3] \DESCIPHERTOP1.KEYSCHEDULE.K16 [4] \DESCIPHERTOP1.KEYSCHEDULE.K16 [5] \DESCIPHERTOP1.KEYSCHEDULE.K16 [6] \DESCIPHERTOP1.KEYSCHEDULE.K16 [7] \DESCIPHERTOP1.KEYSCHEDULE.K16 [8] \DESCIPHERTOP1.KEYSCHEDULE.K16 [9] \DESCIPHERTOP1.KEYSCHEDULE.K16 [10] \DESCIPHERTOP1.KEYSCHEDULE.K16 [11] \DESCIPHERTOP1.KEYSCHEDULE.K16 [12] \DESCIPHERTOP1.KEYSCHEDULE.K16 [13] \DESCIPHERTOP1.KEYSCHEDULE.K16 [14] \DESCIPHERTOP1.KEYSCHEDULE.K16 [15] \DESCIPHERTOP1.KEYSCHEDULE.K16 [16] \DESCIPHERTOP1.KEYSCHEDULE.K16 [17] \DESCIPHERTOP1.KEYSCHEDULE.K16 [18] \DESCIPHERTOP1.KEYSCHEDULE.K16 [19] \DESCIPHERTOP1.KEYSCHEDULE.K16 [20] \DESCIPHERTOP1.KEYSCHEDULE.K16 [21] \DESCIPHERTOP1.KEYSCHEDULE.K16 [22] \DESCIPHERTOP1.KEYSCHEDULE.K16 [23] \DESCIPHERTOP1.KEYSCHEDULE.K16 [24] \DESCIPHERTOP1.KEYSCHEDULE.K16 [25] \DESCIPHERTOP1.KEYSCHEDULE.K16 [26] \DESCIPHERTOP1.KEYSCHEDULE.K16 [27] \DESCIPHERTOP1.KEYSCHEDULE.K16 [28] \DESCIPHERTOP1.KEYSCHEDULE.K16 [29] \DESCIPHERTOP1.KEYSCHEDULE.K16 [30] \DESCIPHERTOP1.KEYSCHEDULE.K16 [31] \DESCIPHERTOP1.KEYSCHEDULE.K16 [32] \DESCIPHERTOP1.KEYSCHEDULE.K16 [33] \DESCIPHERTOP1.KEYSCHEDULE.K16 [34] \DESCIPHERTOP1.KEYSCHEDULE.K16 [35] \DESCIPHERTOP1.KEYSCHEDULE.K16 [36] \DESCIPHERTOP1.KEYSCHEDULE.K16 [37] \DESCIPHERTOP1.KEYSCHEDULE.K16 [38] \DESCIPHERTOP1.KEYSCHEDULE.K16 [39] \DESCIPHERTOP1.KEYSCHEDULE.K16 [40] \DESCIPHERTOP1.KEYSCHEDULE.K16 [41] \DESCIPHERTOP1.KEYSCHEDULE.K16 [42] \DESCIPHERTOP1.KEYSCHEDULE.K16 [43] \DESCIPHERTOP1.KEYSCHEDULE.K16 [44] \DESCIPHERTOP1.KEYSCHEDULE.K16 [45] \DESCIPHERTOP1.KEYSCHEDULE.K16 [46] \DESCIPHERTOP1.KEYSCHEDULE.K16 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K15_reg$key_schedule.vhd:252$1852 ($dff) from module tdes_top (D = { \key1_in_internal [25] \key1_in_internal [1] \key1_in_internal [49] \key1_in_internal [10] \key1_in_internal [35] \key1_in_internal [32] \key1_in_internal [48] \key1_in_internal [43] \key1_in_internal [17] \key1_in_internal [24] \key1_in_internal [34] \key1_in_internal [57] \key1_in_internal [18] \key1_in_internal [50] \key1_in_internal [41:40] \key1_in_internal [59] \key1_in_internal [8] \key1_in_internal [9] \key1_in_internal [16] \key1_in_internal [51] \key1_in_internal [42] \key1_in_internal [33] \key1_in_internal [56] \key1_in_internal [37] \key1_in_internal [12] \key1_in_internal [54] \key1_in_internal [6] \key1_in_internal [52] \key1_in_internal [19] \key1_in_internal [62] \key1_in_internal [45] \key1_in_internal [20] \key1_in_internal [5] \key1_in_internal [38] \key1_in_internal [44] \key1_in_internal [13] \key1_in_internal [36] \key1_in_internal [53] \key1_in_internal [11] \key1_in_internal [30] \key1_in_internal [4] \key1_in_internal [60] \key1_in_internal [29:28] \key1_in_internal [14] \key1_in_internal [3] \key1_in_internal [46] }, Q = { \DESCIPHERTOP1.KEYSCHEDULE.K15 [0] \DESCIPHERTOP1.KEYSCHEDULE.K15 [1] \DESCIPHERTOP1.KEYSCHEDULE.K15 [2] \DESCIPHERTOP1.KEYSCHEDULE.K15 [3] \DESCIPHERTOP1.KEYSCHEDULE.K15 [4] \DESCIPHERTOP1.KEYSCHEDULE.K15 [5] \DESCIPHERTOP1.KEYSCHEDULE.K15 [6] \DESCIPHERTOP1.KEYSCHEDULE.K15 [7] \DESCIPHERTOP1.KEYSCHEDULE.K15 [8] \DESCIPHERTOP1.KEYSCHEDULE.K15 [9] \DESCIPHERTOP1.KEYSCHEDULE.K15 [10] \DESCIPHERTOP1.KEYSCHEDULE.K15 [11] \DESCIPHERTOP1.KEYSCHEDULE.K15 [12] \DESCIPHERTOP1.KEYSCHEDULE.K15 [13] \DESCIPHERTOP1.KEYSCHEDULE.K15 [14] \DESCIPHERTOP1.KEYSCHEDULE.K15 [15] \DESCIPHERTOP1.KEYSCHEDULE.K15 [16] \DESCIPHERTOP1.KEYSCHEDULE.K15 [17] \DESCIPHERTOP1.KEYSCHEDULE.K15 [18] \DESCIPHERTOP1.KEYSCHEDULE.K15 [19] \DESCIPHERTOP1.KEYSCHEDULE.K15 [20] \DESCIPHERTOP1.KEYSCHEDULE.K15 [21] \DESCIPHERTOP1.KEYSCHEDULE.K15 [22] \DESCIPHERTOP1.KEYSCHEDULE.K15 [23] \DESCIPHERTOP1.KEYSCHEDULE.K15 [24] \DESCIPHERTOP1.KEYSCHEDULE.K15 [25] \DESCIPHERTOP1.KEYSCHEDULE.K15 [26] \DESCIPHERTOP1.KEYSCHEDULE.K15 [27] \DESCIPHERTOP1.KEYSCHEDULE.K15 [28] \DESCIPHERTOP1.KEYSCHEDULE.K15 [29] \DESCIPHERTOP1.KEYSCHEDULE.K15 [30] \DESCIPHERTOP1.KEYSCHEDULE.K15 [31] \DESCIPHERTOP1.KEYSCHEDULE.K15 [32] \DESCIPHERTOP1.KEYSCHEDULE.K15 [33] \DESCIPHERTOP1.KEYSCHEDULE.K15 [34] \DESCIPHERTOP1.KEYSCHEDULE.K15 [35] \DESCIPHERTOP1.KEYSCHEDULE.K15 [36] \DESCIPHERTOP1.KEYSCHEDULE.K15 [37] \DESCIPHERTOP1.KEYSCHEDULE.K15 [38] \DESCIPHERTOP1.KEYSCHEDULE.K15 [39] \DESCIPHERTOP1.KEYSCHEDULE.K15 [40] \DESCIPHERTOP1.KEYSCHEDULE.K15 [41] \DESCIPHERTOP1.KEYSCHEDULE.K15 [42] \DESCIPHERTOP1.KEYSCHEDULE.K15 [43] \DESCIPHERTOP1.KEYSCHEDULE.K15 [44] \DESCIPHERTOP1.KEYSCHEDULE.K15 [45] \DESCIPHERTOP1.KEYSCHEDULE.K15 [46] \DESCIPHERTOP1.KEYSCHEDULE.K15 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K14_reg$key_schedule.vhd:252$1851 ($dff) from module tdes_top (D = { \key1_in_internal [41] \key1_in_internal [17] \key1_in_internal [0] \key1_in_internal [26] \key1_in_internal [51] \key1_in_internal [48] \key1_in_internal [35] \key1_in_internal [59] \key1_in_internal [33] \key1_in_internal [40] \key1_in_internal [50] \key1_in_internal [8] \key1_in_internal [34] \key1_in_internal [1] \key1_in_internal [57:56] \key1_in_internal [10] \key1_in_internal [24] \key1_in_internal [25] \key1_in_internal [32] \key1_in_internal [2] \key1_in_internal [58] \key1_in_internal [49] \key1_in_internal [43] \key1_in_internal [53] \key1_in_internal [28] \key1_in_internal [3] \key1_in_internal [22] \key1_in_internal [5:4] \key1_in_internal [11] \key1_in_internal [61] \key1_in_internal [36] \key1_in_internal [21] \key1_in_internal [54] \key1_in_internal [60] \key1_in_internal [29] \key1_in_internal [52] \key1_in_internal [6] \key1_in_internal [27] \key1_in_internal [46] \key1_in_internal [20] \key1_in_internal [13] \key1_in_internal [45:44] \key1_in_internal [30] \key1_in_internal [19] \key1_in_internal [62] }, Q = { \DESCIPHERTOP1.KEYSCHEDULE.K14 [0] \DESCIPHERTOP1.KEYSCHEDULE.K14 [1] \DESCIPHERTOP1.KEYSCHEDULE.K14 [2] \DESCIPHERTOP1.KEYSCHEDULE.K14 [3] \DESCIPHERTOP1.KEYSCHEDULE.K14 [4] \DESCIPHERTOP1.KEYSCHEDULE.K14 [5] \DESCIPHERTOP1.KEYSCHEDULE.K14 [6] \DESCIPHERTOP1.KEYSCHEDULE.K14 [7] \DESCIPHERTOP1.KEYSCHEDULE.K14 [8] \DESCIPHERTOP1.KEYSCHEDULE.K14 [9] \DESCIPHERTOP1.KEYSCHEDULE.K14 [10] \DESCIPHERTOP1.KEYSCHEDULE.K14 [11] \DESCIPHERTOP1.KEYSCHEDULE.K14 [12] \DESCIPHERTOP1.KEYSCHEDULE.K14 [13] \DESCIPHERTOP1.KEYSCHEDULE.K14 [14] \DESCIPHERTOP1.KEYSCHEDULE.K14 [15] \DESCIPHERTOP1.KEYSCHEDULE.K14 [16] \DESCIPHERTOP1.KEYSCHEDULE.K14 [17] \DESCIPHERTOP1.KEYSCHEDULE.K14 [18] \DESCIPHERTOP1.KEYSCHEDULE.K14 [19] \DESCIPHERTOP1.KEYSCHEDULE.K14 [20] \DESCIPHERTOP1.KEYSCHEDULE.K14 [21] \DESCIPHERTOP1.KEYSCHEDULE.K14 [22] \DESCIPHERTOP1.KEYSCHEDULE.K14 [23] \DESCIPHERTOP1.KEYSCHEDULE.K14 [24] \DESCIPHERTOP1.KEYSCHEDULE.K14 [25] \DESCIPHERTOP1.KEYSCHEDULE.K14 [26] \DESCIPHERTOP1.KEYSCHEDULE.K14 [27] \DESCIPHERTOP1.KEYSCHEDULE.K14 [28] \DESCIPHERTOP1.KEYSCHEDULE.K14 [29] \DESCIPHERTOP1.KEYSCHEDULE.K14 [30] \DESCIPHERTOP1.KEYSCHEDULE.K14 [31] \DESCIPHERTOP1.KEYSCHEDULE.K14 [32] \DESCIPHERTOP1.KEYSCHEDULE.K14 [33] \DESCIPHERTOP1.KEYSCHEDULE.K14 [34] \DESCIPHERTOP1.KEYSCHEDULE.K14 [35] \DESCIPHERTOP1.KEYSCHEDULE.K14 [36] \DESCIPHERTOP1.KEYSCHEDULE.K14 [37] \DESCIPHERTOP1.KEYSCHEDULE.K14 [38] \DESCIPHERTOP1.KEYSCHEDULE.K14 [39] \DESCIPHERTOP1.KEYSCHEDULE.K14 [40] \DESCIPHERTOP1.KEYSCHEDULE.K14 [41] \DESCIPHERTOP1.KEYSCHEDULE.K14 [42] \DESCIPHERTOP1.KEYSCHEDULE.K14 [43] \DESCIPHERTOP1.KEYSCHEDULE.K14 [44] \DESCIPHERTOP1.KEYSCHEDULE.K14 [45] \DESCIPHERTOP1.KEYSCHEDULE.K14 [46] \DESCIPHERTOP1.KEYSCHEDULE.K14 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K13_reg$key_schedule.vhd:252$1850 ($dff) from module tdes_top (D = { \key1_in_internal [57] \key1_in_internal [33] \key1_in_internal [16] \key1_in_internal [42] \key1_in_internal [2] \key1_in_internal [35] \key1_in_internal [51] \key1_in_internal [10] \key1_in_internal [49] \key1_in_internal [56] \key1_in_internal [1] \key1_in_internal [24] \key1_in_internal [50] \key1_in_internal [17] \key1_in_internal [8] \key1_in_internal [43] \key1_in_internal [26] \key1_in_internal [40] \key1_in_internal [41] \key1_in_internal [48] \key1_in_internal [18] \key1_in_internal [9] \key1_in_internal [0] \key1_in_internal [59] \key1_in_internal [6] \key1_in_internal [44] \key1_in_internal [19] \key1_in_internal [38] \key1_in_internal [21:20] \key1_in_internal [27] \key1_in_internal [14] \key1_in_internal [52] \key1_in_internal [37] \key1_in_internal [3] \key1_in_internal [13] \key1_in_internal [45] \key1_in_internal [5] \key1_in_internal [22] \key1_in_internal [12] \key1_in_internal [62] \key1_in_internal [36] \key1_in_internal [29] \key1_in_internal [61:60] \key1_in_internal [46] \key1_in_internal [4] \key1_in_internal [11] }, Q = { \DESCIPHERTOP1.KEYSCHEDULE.K13 [0] \DESCIPHERTOP1.KEYSCHEDULE.K13 [1] \DESCIPHERTOP1.KEYSCHEDULE.K13 [2] \DESCIPHERTOP1.KEYSCHEDULE.K13 [3] \DESCIPHERTOP1.KEYSCHEDULE.K13 [4] \DESCIPHERTOP1.KEYSCHEDULE.K13 [5] \DESCIPHERTOP1.KEYSCHEDULE.K13 [6] \DESCIPHERTOP1.KEYSCHEDULE.K13 [7] \DESCIPHERTOP1.KEYSCHEDULE.K13 [8] \DESCIPHERTOP1.KEYSCHEDULE.K13 [9] \DESCIPHERTOP1.KEYSCHEDULE.K13 [10] \DESCIPHERTOP1.KEYSCHEDULE.K13 [11] \DESCIPHERTOP1.KEYSCHEDULE.K13 [12] \DESCIPHERTOP1.KEYSCHEDULE.K13 [13] \DESCIPHERTOP1.KEYSCHEDULE.K13 [14] \DESCIPHERTOP1.KEYSCHEDULE.K13 [15] \DESCIPHERTOP1.KEYSCHEDULE.K13 [16] \DESCIPHERTOP1.KEYSCHEDULE.K13 [17] \DESCIPHERTOP1.KEYSCHEDULE.K13 [18] \DESCIPHERTOP1.KEYSCHEDULE.K13 [19] \DESCIPHERTOP1.KEYSCHEDULE.K13 [20] \DESCIPHERTOP1.KEYSCHEDULE.K13 [21] \DESCIPHERTOP1.KEYSCHEDULE.K13 [22] \DESCIPHERTOP1.KEYSCHEDULE.K13 [23] \DESCIPHERTOP1.KEYSCHEDULE.K13 [24] \DESCIPHERTOP1.KEYSCHEDULE.K13 [25] \DESCIPHERTOP1.KEYSCHEDULE.K13 [26] \DESCIPHERTOP1.KEYSCHEDULE.K13 [27] \DESCIPHERTOP1.KEYSCHEDULE.K13 [28] \DESCIPHERTOP1.KEYSCHEDULE.K13 [29] \DESCIPHERTOP1.KEYSCHEDULE.K13 [30] \DESCIPHERTOP1.KEYSCHEDULE.K13 [31] \DESCIPHERTOP1.KEYSCHEDULE.K13 [32] \DESCIPHERTOP1.KEYSCHEDULE.K13 [33] \DESCIPHERTOP1.KEYSCHEDULE.K13 [34] \DESCIPHERTOP1.KEYSCHEDULE.K13 [35] \DESCIPHERTOP1.KEYSCHEDULE.K13 [36] \DESCIPHERTOP1.KEYSCHEDULE.K13 [37] \DESCIPHERTOP1.KEYSCHEDULE.K13 [38] \DESCIPHERTOP1.KEYSCHEDULE.K13 [39] \DESCIPHERTOP1.KEYSCHEDULE.K13 [40] \DESCIPHERTOP1.KEYSCHEDULE.K13 [41] \DESCIPHERTOP1.KEYSCHEDULE.K13 [42] \DESCIPHERTOP1.KEYSCHEDULE.K13 [43] \DESCIPHERTOP1.KEYSCHEDULE.K13 [44] \DESCIPHERTOP1.KEYSCHEDULE.K13 [45] \DESCIPHERTOP1.KEYSCHEDULE.K13 [46] \DESCIPHERTOP1.KEYSCHEDULE.K13 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K12_reg$key_schedule.vhd:252$1849 ($dff) from module tdes_top (D = { \key1_in_internal [8] \key1_in_internal [49] \key1_in_internal [32] \key1_in_internal [58] \key1_in_internal [18] \key1_in_internal [51] \key1_in_internal [2] \key1_in_internal [26] \key1_in_internal [0] \key1_in_internal [43] \key1_in_internal [17] \key1_in_internal [40] \key1_in_internal [1] \key1_in_internal [33] \key1_in_internal [24] \key1_in_internal [59] \key1_in_internal [42] \key1_in_internal [56] \key1_in_internal [57] \key1_in_internal [35:34] \key1_in_internal [25] \key1_in_internal [16] \key1_in_internal [10] \key1_in_internal [22] \key1_in_internal [60] \key1_in_internal [4] \key1_in_internal [54] \key1_in_internal [37:36] \key1_in_internal [12] \key1_in_internal [30] \key1_in_internal [5] \key1_in_internal [53] \key1_in_internal [19] \key1_in_internal [29] \key1_in_internal [61] \key1_in_internal [21] \key1_in_internal [38] \key1_in_internal [28] \key1_in_internal [11] \key1_in_internal [52] \key1_in_internal [45] \key1_in_internal [14:13] \key1_in_internal [62] \key1_in_internal [20] \key1_in_internal [27] }, Q = { \DESCIPHERTOP1.KEYSCHEDULE.K12 [0] \DESCIPHERTOP1.KEYSCHEDULE.K12 [1] \DESCIPHERTOP1.KEYSCHEDULE.K12 [2] \DESCIPHERTOP1.KEYSCHEDULE.K12 [3] \DESCIPHERTOP1.KEYSCHEDULE.K12 [4] \DESCIPHERTOP1.KEYSCHEDULE.K12 [5] \DESCIPHERTOP1.KEYSCHEDULE.K12 [6] \DESCIPHERTOP1.KEYSCHEDULE.K12 [7] \DESCIPHERTOP1.KEYSCHEDULE.K12 [8] \DESCIPHERTOP1.KEYSCHEDULE.K12 [9] \DESCIPHERTOP1.KEYSCHEDULE.K12 [10] \DESCIPHERTOP1.KEYSCHEDULE.K12 [11] \DESCIPHERTOP1.KEYSCHEDULE.K12 [12] \DESCIPHERTOP1.KEYSCHEDULE.K12 [13] \DESCIPHERTOP1.KEYSCHEDULE.K12 [14] \DESCIPHERTOP1.KEYSCHEDULE.K12 [15] \DESCIPHERTOP1.KEYSCHEDULE.K12 [16] \DESCIPHERTOP1.KEYSCHEDULE.K12 [17] \DESCIPHERTOP1.KEYSCHEDULE.K12 [18] \DESCIPHERTOP1.KEYSCHEDULE.K12 [19] \DESCIPHERTOP1.KEYSCHEDULE.K12 [20] \DESCIPHERTOP1.KEYSCHEDULE.K12 [21] \DESCIPHERTOP1.KEYSCHEDULE.K12 [22] \DESCIPHERTOP1.KEYSCHEDULE.K12 [23] \DESCIPHERTOP1.KEYSCHEDULE.K12 [24] \DESCIPHERTOP1.KEYSCHEDULE.K12 [25] \DESCIPHERTOP1.KEYSCHEDULE.K12 [26] \DESCIPHERTOP1.KEYSCHEDULE.K12 [27] \DESCIPHERTOP1.KEYSCHEDULE.K12 [28] \DESCIPHERTOP1.KEYSCHEDULE.K12 [29] \DESCIPHERTOP1.KEYSCHEDULE.K12 [30] \DESCIPHERTOP1.KEYSCHEDULE.K12 [31] \DESCIPHERTOP1.KEYSCHEDULE.K12 [32] \DESCIPHERTOP1.KEYSCHEDULE.K12 [33] \DESCIPHERTOP1.KEYSCHEDULE.K12 [34] \DESCIPHERTOP1.KEYSCHEDULE.K12 [35] \DESCIPHERTOP1.KEYSCHEDULE.K12 [36] \DESCIPHERTOP1.KEYSCHEDULE.K12 [37] \DESCIPHERTOP1.KEYSCHEDULE.K12 [38] \DESCIPHERTOP1.KEYSCHEDULE.K12 [39] \DESCIPHERTOP1.KEYSCHEDULE.K12 [40] \DESCIPHERTOP1.KEYSCHEDULE.K12 [41] \DESCIPHERTOP1.KEYSCHEDULE.K12 [42] \DESCIPHERTOP1.KEYSCHEDULE.K12 [43] \DESCIPHERTOP1.KEYSCHEDULE.K12 [44] \DESCIPHERTOP1.KEYSCHEDULE.K12 [45] \DESCIPHERTOP1.KEYSCHEDULE.K12 [46] \DESCIPHERTOP1.KEYSCHEDULE.K12 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K11_reg$key_schedule.vhd:252$1848 ($dff) from module tdes_top (D = { \key1_in_internal [24] \key1_in_internal [0] \key1_in_internal [48] \key1_in_internal [9] \key1_in_internal [34] \key1_in_internal [2] \key1_in_internal [18] \key1_in_internal [42] \key1_in_internal [16] \key1_in_internal [59] \key1_in_internal [33] \key1_in_internal [56] \key1_in_internal [17] \key1_in_internal [49] \key1_in_internal [40] \key1_in_internal [10] \key1_in_internal [58] \key1_in_internal [43] \key1_in_internal [8] \key1_in_internal [51:50] \key1_in_internal [41] \key1_in_internal [32] \key1_in_internal [26] \key1_in_internal [38] \key1_in_internal [13] \key1_in_internal [20] \key1_in_internal [3] \key1_in_internal [53:52] \key1_in_internal [28] \key1_in_internal [46] \key1_in_internal [21] \key1_in_internal [6] \key1_in_internal [4] \key1_in_internal [45] \key1_in_internal [14] \key1_in_internal [37] \key1_in_internal [54] \key1_in_internal [44] \key1_in_internal [27] \key1_in_internal [5] \key1_in_internal [61] \key1_in_internal [30:29] \key1_in_internal [11] \key1_in_internal [36] \key1_in_internal [12] }, Q = { \DESCIPHERTOP1.KEYSCHEDULE.K11 [0] \DESCIPHERTOP1.KEYSCHEDULE.K11 [1] \DESCIPHERTOP1.KEYSCHEDULE.K11 [2] \DESCIPHERTOP1.KEYSCHEDULE.K11 [3] \DESCIPHERTOP1.KEYSCHEDULE.K11 [4] \DESCIPHERTOP1.KEYSCHEDULE.K11 [5] \DESCIPHERTOP1.KEYSCHEDULE.K11 [6] \DESCIPHERTOP1.KEYSCHEDULE.K11 [7] \DESCIPHERTOP1.KEYSCHEDULE.K11 [8] \DESCIPHERTOP1.KEYSCHEDULE.K11 [9] \DESCIPHERTOP1.KEYSCHEDULE.K11 [10] \DESCIPHERTOP1.KEYSCHEDULE.K11 [11] \DESCIPHERTOP1.KEYSCHEDULE.K11 [12] \DESCIPHERTOP1.KEYSCHEDULE.K11 [13] \DESCIPHERTOP1.KEYSCHEDULE.K11 [14] \DESCIPHERTOP1.KEYSCHEDULE.K11 [15] \DESCIPHERTOP1.KEYSCHEDULE.K11 [16] \DESCIPHERTOP1.KEYSCHEDULE.K11 [17] \DESCIPHERTOP1.KEYSCHEDULE.K11 [18] \DESCIPHERTOP1.KEYSCHEDULE.K11 [19] \DESCIPHERTOP1.KEYSCHEDULE.K11 [20] \DESCIPHERTOP1.KEYSCHEDULE.K11 [21] \DESCIPHERTOP1.KEYSCHEDULE.K11 [22] \DESCIPHERTOP1.KEYSCHEDULE.K11 [23] \DESCIPHERTOP1.KEYSCHEDULE.K11 [24] \DESCIPHERTOP1.KEYSCHEDULE.K11 [25] \DESCIPHERTOP1.KEYSCHEDULE.K11 [26] \DESCIPHERTOP1.KEYSCHEDULE.K11 [27] \DESCIPHERTOP1.KEYSCHEDULE.K11 [28] \DESCIPHERTOP1.KEYSCHEDULE.K11 [29] \DESCIPHERTOP1.KEYSCHEDULE.K11 [30] \DESCIPHERTOP1.KEYSCHEDULE.K11 [31] \DESCIPHERTOP1.KEYSCHEDULE.K11 [32] \DESCIPHERTOP1.KEYSCHEDULE.K11 [33] \DESCIPHERTOP1.KEYSCHEDULE.K11 [34] \DESCIPHERTOP1.KEYSCHEDULE.K11 [35] \DESCIPHERTOP1.KEYSCHEDULE.K11 [36] \DESCIPHERTOP1.KEYSCHEDULE.K11 [37] \DESCIPHERTOP1.KEYSCHEDULE.K11 [38] \DESCIPHERTOP1.KEYSCHEDULE.K11 [39] \DESCIPHERTOP1.KEYSCHEDULE.K11 [40] \DESCIPHERTOP1.KEYSCHEDULE.K11 [41] \DESCIPHERTOP1.KEYSCHEDULE.K11 [42] \DESCIPHERTOP1.KEYSCHEDULE.K11 [43] \DESCIPHERTOP1.KEYSCHEDULE.K11 [44] \DESCIPHERTOP1.KEYSCHEDULE.K11 [45] \DESCIPHERTOP1.KEYSCHEDULE.K11 [46] \DESCIPHERTOP1.KEYSCHEDULE.K11 [47] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$K10_reg$key_schedule.vhd:252$1847 ($dff) from module tdes_top (D = { \key1_in_internal [40] \key1_in_internal [16] \key1_in_internal [35] \key1_in_internal [25] \key1_in_internal [50] \key1_in_internal [18] \key1_in_internal [34] \key1_in_internal [58] \key1_in_internal [32] \key1_in_internal [10] \key1_in_internal [49] \key1_in_internal [43] \key1_in_internal [33] \key1_in_internal [0] \key1_in_internal [56] \key1_in_internal [26] \key1_in_internal [9] \key1_in_internal [59] \key1_in_internal [24] \key1_in_internal [2:1] \key1_in_internal [57] \key1_in_internal [48] \key1_in_internal [42] \key1_in_internal [54] \key1_in_internal [29] \key1_in_internal [36] \key1_in_internal [19] \key1_in_internal [6:5] \key1_in_internal [44] \key1_in_internal [62] \key1_in_internal [37] \key1_in_internal [22] \key1_in_internal [20] \key1_in_internal [61] \key1_in_internal [30] \key1_in_internal [53] \key1_in_internal [3] \key1_in_internal [60] \key1_in_internal [12] \key1_in_internal [21] \key1_in_internal [14] \key1_in_internal [46:45] \key1_in_internal [27] \key1_in_internal [52] \key1_in_internal [28] }, Q = { \DESCIPHERTOP1.KEYSCHEDULE.K10 [0] \DESCIPHERTOP1.KEYSCHEDULE.K10 [1] \DESCIPHERTOP1.KEYSCHEDULE.K10 [2] \DESCIPHERTOP1.KEYSCHEDULE.K10 [3] \DESCIPHERTOP1.KEYSCHEDULE.K10 [4] \DESCIPHERTOP1.KEYSCHEDULE.K10 [5] \DESCIPHERTOP1.KEYSCHEDULE.K10 [6] \DESCIPHERTOP1.KEYSCHEDULE.K10 [7] \DESCIPHERTOP1.KEYSCHEDULE.K10 [8] \DESCIPHERTOP1.KEYSCHEDULE.K10 [9] \DESCIPHERTOP1.KEYSCHEDULE.K10 [10] \DESCIPHERTOP1.KEYSCHEDULE.K10 [11] \DESCIPHERTOP1.KEYSCHEDULE.K10 [12] \DESCIPHERTOP1.KEYSCHEDULE.K10 [13] \DESCIPHERTOP1.KEYSCHEDULE.K10 [14] \DESCIPHERTOP1.KEYSCHEDULE.K10 [15] \DESCIPHERTOP1.KEYSCHEDULE.K10 [16] \DESCIPHERTOP1.KEYSCHEDULE.K10 [17] \DESCIPHERTOP1.KEYSCHEDULE.K10 [18] \DESCIPHERTOP1.KEYSCHEDULE.K10 [19] \DESCIPHERTOP1.KEYSCHEDULE.K10 [20] \DESCIPHERTOP1.KEYSCHEDULE.K10 [21] \DESCIPHERTOP1.KEYSCHEDULE.K10 [22] \DESCIPHERTOP1.KEYSCHEDULE.K10 [23] \DESCIPHERTOP1.KEYSCHEDULE.K10 [24] \DESCIPHERTOP1.KEYSCHEDULE.K10 [25] \DESCIPHERTOP1.KEYSCHEDULE.K10 [26] \DESCIPHERTOP1.KEYSCHEDULE.K10 [27] \DESCIPHERTOP1.KEYSCHEDULE.K10 [28] \DESCIPHERTOP1.KEYSCHEDULE.K10 [29] \DESCIPHERTOP1.KEYSCHEDULE.K10 [30] \DESCIPHERTOP1.KEYSCHEDULE.K10 [31] \DESCIPHERTOP1.KEYSCHEDULE.K10 [32] \DESCIPHERTOP1.KEYSCHEDULE.K10 [33] \DESCIPHERTOP1.KEYSCHEDULE.K10 [34] \DESCIPHERTOP1.KEYSCHEDULE.K10 [35] \DESCIPHERTOP1.KEYSCHEDULE.K10 [36] \DESCIPHERTOP1.KEYSCHEDULE.K10 [37] \DESCIPHERTOP1.KEYSCHEDULE.K10 [38] \DESCIPHERTOP1.KEYSCHEDULE.K10 [39] \DESCIPHERTOP1.KEYSCHEDULE.K10 [40] \DESCIPHERTOP1.KEYSCHEDULE.K10 [41] \DESCIPHERTOP1.KEYSCHEDULE.K10 [42] \DESCIPHERTOP1.KEYSCHEDULE.K10 [43] \DESCIPHERTOP1.KEYSCHEDULE.K10 [44] \DESCIPHERTOP1.KEYSCHEDULE.K10 [45] \DESCIPHERTOP1.KEYSCHEDULE.K10 [46] \DESCIPHERTOP1.KEYSCHEDULE.K10 [47] }).
Adding SRST signal on $flatten\DESCIPHERTOP1.\DESTOP.$verific$nextstate_reg$des_top.vhd:269$1142 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP1.\DESTOP.$verific$n558$1078, Q = \DESCIPHERTOP1.DESTOP.nextstate, rval = 3'000).
Adding SRST signal on $flatten\DESCIPHERTOP1.\DESTOP.$verific$des_out_rdy_reg$des_top.vhd:269$1145 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP1.\DESTOP.$verific$n563$1037, Q = \DESCIPHERTOP1.DESTOP.des_out_rdy, rval = 1'0).
Adding EN signal on $flatten\DESCIPHERTOP1.\DESTOP.$verific$data_out_reg$des_top.vhd:269$1149 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP1.\DESTOP.$verific$n640$1083, Q = { \DESCIPHERTOP1.DESTOP.data_out [0] \DESCIPHERTOP1.DESTOP.data_out [1] \DESCIPHERTOP1.DESTOP.data_out [2] \DESCIPHERTOP1.DESTOP.data_out [3] \DESCIPHERTOP1.DESTOP.data_out [4] \DESCIPHERTOP1.DESTOP.data_out [5] \DESCIPHERTOP1.DESTOP.data_out [6] \DESCIPHERTOP1.DESTOP.data_out [7] \DESCIPHERTOP1.DESTOP.data_out [8] \DESCIPHERTOP1.DESTOP.data_out [9] \DESCIPHERTOP1.DESTOP.data_out [10] \DESCIPHERTOP1.DESTOP.data_out [11] \DESCIPHERTOP1.DESTOP.data_out [12] \DESCIPHERTOP1.DESTOP.data_out [13] \DESCIPHERTOP1.DESTOP.data_out [14] \DESCIPHERTOP1.DESTOP.data_out [15] \DESCIPHERTOP1.DESTOP.data_out [16] \DESCIPHERTOP1.DESTOP.data_out [17] \DESCIPHERTOP1.DESTOP.data_out [18] \DESCIPHERTOP1.DESTOP.data_out [19] \DESCIPHERTOP1.DESTOP.data_out [20] \DESCIPHERTOP1.DESTOP.data_out [21] \DESCIPHERTOP1.DESTOP.data_out [22] \DESCIPHERTOP1.DESTOP.data_out [23] \DESCIPHERTOP1.DESTOP.data_out [24] \DESCIPHERTOP1.DESTOP.data_out [25] \DESCIPHERTOP1.DESTOP.data_out [26] \DESCIPHERTOP1.DESTOP.data_out [27] \DESCIPHERTOP1.DESTOP.data_out [28] \DESCIPHERTOP1.DESTOP.data_out [29] \DESCIPHERTOP1.DESTOP.data_out [30] \DESCIPHERTOP1.DESTOP.data_out [31] \DESCIPHERTOP1.DESTOP.data_out [32] \DESCIPHERTOP1.DESTOP.data_out [33] \DESCIPHERTOP1.DESTOP.data_out [34] \DESCIPHERTOP1.DESTOP.data_out [35] \DESCIPHERTOP1.DESTOP.data_out [36] \DESCIPHERTOP1.DESTOP.data_out [37] \DESCIPHERTOP1.DESTOP.data_out [38] \DESCIPHERTOP1.DESTOP.data_out [39] \DESCIPHERTOP1.DESTOP.data_out [40] \DESCIPHERTOP1.DESTOP.data_out [41] \DESCIPHERTOP1.DESTOP.data_out [42] \DESCIPHERTOP1.DESTOP.data_out [43] \DESCIPHERTOP1.DESTOP.data_out [44] \DESCIPHERTOP1.DESTOP.data_out [45] \DESCIPHERTOP1.DESTOP.data_out [46] \DESCIPHERTOP1.DESTOP.data_out [47] \DESCIPHERTOP1.DESTOP.data_out [48] \DESCIPHERTOP1.DESTOP.data_out [49] \DESCIPHERTOP1.DESTOP.data_out [50] \DESCIPHERTOP1.DESTOP.data_out [51] \DESCIPHERTOP1.DESTOP.data_out [52] \DESCIPHERTOP1.DESTOP.data_out [53] \DESCIPHERTOP1.DESTOP.data_out [54] \DESCIPHERTOP1.DESTOP.data_out [55] \DESCIPHERTOP1.DESTOP.data_out [56] \DESCIPHERTOP1.DESTOP.data_out [57] \DESCIPHERTOP1.DESTOP.data_out [58] \DESCIPHERTOP1.DESTOP.data_out [59] \DESCIPHERTOP1.DESTOP.data_out [60] \DESCIPHERTOP1.DESTOP.data_out [61] \DESCIPHERTOP1.DESTOP.data_out [62] \DESCIPHERTOP1.DESTOP.data_out [63] }).
Adding SRST signal on $flatten\DESCIPHERTOP1.\DESTOP.$verific$RoundCounter_reg$des_top.vhd:269$1143 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP1.\DESTOP.$verific$n635$1082, Q = \DESCIPHERTOP1.DESTOP.RoundCounter, rval = 4'0000).
Adding EN signal on $flatten\DESCIPHERTOP1.\DESTOP.$verific$R_in_internal_reg$des_top.vhd:269$1147 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP1.\DESTOP.$verific$n597$1080, Q = { \DESCIPHERTOP1.DESTOP.R_in_internal [0] \DESCIPHERTOP1.DESTOP.R_in_internal [1] \DESCIPHERTOP1.DESTOP.R_in_internal [2] \DESCIPHERTOP1.DESTOP.R_in_internal [3] \DESCIPHERTOP1.DESTOP.R_in_internal [4] \DESCIPHERTOP1.DESTOP.R_in_internal [5] \DESCIPHERTOP1.DESTOP.R_in_internal [6] \DESCIPHERTOP1.DESTOP.R_in_internal [7] \DESCIPHERTOP1.DESTOP.R_in_internal [8] \DESCIPHERTOP1.DESTOP.R_in_internal [9] \DESCIPHERTOP1.DESTOP.R_in_internal [10] \DESCIPHERTOP1.DESTOP.R_in_internal [11] \DESCIPHERTOP1.DESTOP.R_in_internal [12] \DESCIPHERTOP1.DESTOP.R_in_internal [13] \DESCIPHERTOP1.DESTOP.R_in_internal [14] \DESCIPHERTOP1.DESTOP.R_in_internal [15] \DESCIPHERTOP1.DESTOP.R_in_internal [16] \DESCIPHERTOP1.DESTOP.R_in_internal [17] \DESCIPHERTOP1.DESTOP.R_in_internal [18] \DESCIPHERTOP1.DESTOP.R_in_internal [19] \DESCIPHERTOP1.DESTOP.R_in_internal [20] \DESCIPHERTOP1.DESTOP.R_in_internal [21] \DESCIPHERTOP1.DESTOP.R_in_internal [22] \DESCIPHERTOP1.DESTOP.R_in_internal [23] \DESCIPHERTOP1.DESTOP.R_in_internal [24] \DESCIPHERTOP1.DESTOP.R_in_internal [25] \DESCIPHERTOP1.DESTOP.R_in_internal [26] \DESCIPHERTOP1.DESTOP.R_in_internal [27] \DESCIPHERTOP1.DESTOP.R_in_internal [28] \DESCIPHERTOP1.DESTOP.R_in_internal [29] \DESCIPHERTOP1.DESTOP.R_in_internal [30] \DESCIPHERTOP1.DESTOP.R_in_internal [31] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\DESTOP.$verific$L_in_internal_reg$des_top.vhd:269$1146 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP1.\DESTOP.$verific$n564$1079, Q = { \DESCIPHERTOP1.DESTOP.L_in_internal [0] \DESCIPHERTOP1.DESTOP.L_in_internal [1] \DESCIPHERTOP1.DESTOP.L_in_internal [2] \DESCIPHERTOP1.DESTOP.L_in_internal [3] \DESCIPHERTOP1.DESTOP.L_in_internal [4] \DESCIPHERTOP1.DESTOP.L_in_internal [5] \DESCIPHERTOP1.DESTOP.L_in_internal [6] \DESCIPHERTOP1.DESTOP.L_in_internal [7] \DESCIPHERTOP1.DESTOP.L_in_internal [8] \DESCIPHERTOP1.DESTOP.L_in_internal [9] \DESCIPHERTOP1.DESTOP.L_in_internal [10] \DESCIPHERTOP1.DESTOP.L_in_internal [11] \DESCIPHERTOP1.DESTOP.L_in_internal [12] \DESCIPHERTOP1.DESTOP.L_in_internal [13] \DESCIPHERTOP1.DESTOP.L_in_internal [14] \DESCIPHERTOP1.DESTOP.L_in_internal [15] \DESCIPHERTOP1.DESTOP.L_in_internal [16] \DESCIPHERTOP1.DESTOP.L_in_internal [17] \DESCIPHERTOP1.DESTOP.L_in_internal [18] \DESCIPHERTOP1.DESTOP.L_in_internal [19] \DESCIPHERTOP1.DESTOP.L_in_internal [20] \DESCIPHERTOP1.DESTOP.L_in_internal [21] \DESCIPHERTOP1.DESTOP.L_in_internal [22] \DESCIPHERTOP1.DESTOP.L_in_internal [23] \DESCIPHERTOP1.DESTOP.L_in_internal [24] \DESCIPHERTOP1.DESTOP.L_in_internal [25] \DESCIPHERTOP1.DESTOP.L_in_internal [26] \DESCIPHERTOP1.DESTOP.L_in_internal [27] \DESCIPHERTOP1.DESTOP.L_in_internal [28] \DESCIPHERTOP1.DESTOP.L_in_internal [29] \DESCIPHERTOP1.DESTOP.L_in_internal [30] \DESCIPHERTOP1.DESTOP.L_in_internal [31] }).
Adding EN signal on $flatten\DESCIPHERTOP1.\DESTOP.$verific$KeySelect_reg$des_top.vhd:269$1148 ($dff) from module tdes_top (D = $flatten\DESCIPHERTOP1.\DESTOP.$verific$n630$1081, Q = \DESCIPHERTOP1.DESTOP.KeySelect).
Adding EN signal on $flatten\DESCIPHERTOP1.$verific$data_in_internal_reg$des_cipher_top.vhd:156$724 ($dff) from module tdes_top (D = { \data_in_internal [0] \data_in_internal [1] \data_in_internal [2] \data_in_internal [3] \data_in_internal [4] \data_in_internal [5] \data_in_internal [6] \data_in_internal [7] \data_in_internal [8] \data_in_internal [9] \data_in_internal [10] \data_in_internal [11] \data_in_internal [12] \data_in_internal [13] \data_in_internal [14] \data_in_internal [15] \data_in_internal [16] \data_in_internal [17] \data_in_internal [18] \data_in_internal [19] \data_in_internal [20] \data_in_internal [21] \data_in_internal [22] \data_in_internal [23] \data_in_internal [24] \data_in_internal [25] \data_in_internal [26] \data_in_internal [27] \data_in_internal [28] \data_in_internal [29] \data_in_internal [30] \data_in_internal [31] \data_in_internal [32] \data_in_internal [33] \data_in_internal [34] \data_in_internal [35] \data_in_internal [36] \data_in_internal [37] \data_in_internal [38] \data_in_internal [39] \data_in_internal [40] \data_in_internal [41] \data_in_internal [42] \data_in_internal [43] \data_in_internal [44] \data_in_internal [45] \data_in_internal [46] \data_in_internal [47] \data_in_internal [48] \data_in_internal [49] \data_in_internal [50] \data_in_internal [51] \data_in_internal [52] \data_in_internal [53] \data_in_internal [54] \data_in_internal [55] \data_in_internal [56] \data_in_internal [57] \data_in_internal [58] \data_in_internal [59] \data_in_internal [60] \data_in_internal [61] \data_in_internal [62] \data_in_internal [63] }, Q = { \DESCIPHERTOP1.data_in_internal [0] \DESCIPHERTOP1.data_in_internal [1] \DESCIPHERTOP1.data_in_internal [2] \DESCIPHERTOP1.data_in_internal [3] \DESCIPHERTOP1.data_in_internal [4] \DESCIPHERTOP1.data_in_internal [5] \DESCIPHERTOP1.data_in_internal [6] \DESCIPHERTOP1.data_in_internal [7] \DESCIPHERTOP1.data_in_internal [8] \DESCIPHERTOP1.data_in_internal [9] \DESCIPHERTOP1.data_in_internal [10] \DESCIPHERTOP1.data_in_internal [11] \DESCIPHERTOP1.data_in_internal [12] \DESCIPHERTOP1.data_in_internal [13] \DESCIPHERTOP1.data_in_internal [14] \DESCIPHERTOP1.data_in_internal [15] \DESCIPHERTOP1.data_in_internal [16] \DESCIPHERTOP1.data_in_internal [17] \DESCIPHERTOP1.data_in_internal [18] \DESCIPHERTOP1.data_in_internal [19] \DESCIPHERTOP1.data_in_internal [20] \DESCIPHERTOP1.data_in_internal [21] \DESCIPHERTOP1.data_in_internal [22] \DESCIPHERTOP1.data_in_internal [23] \DESCIPHERTOP1.data_in_internal [24] \DESCIPHERTOP1.data_in_internal [25] \DESCIPHERTOP1.data_in_internal [26] \DESCIPHERTOP1.data_in_internal [27] \DESCIPHERTOP1.data_in_internal [28] \DESCIPHERTOP1.data_in_internal [29] \DESCIPHERTOP1.data_in_internal [30] \DESCIPHERTOP1.data_in_internal [31] \DESCIPHERTOP1.data_in_internal [32] \DESCIPHERTOP1.data_in_internal [33] \DESCIPHERTOP1.data_in_internal [34] \DESCIPHERTOP1.data_in_internal [35] \DESCIPHERTOP1.data_in_internal [36] \DESCIPHERTOP1.data_in_internal [37] \DESCIPHERTOP1.data_in_internal [38] \DESCIPHERTOP1.data_in_internal [39] \DESCIPHERTOP1.data_in_internal [40] \DESCIPHERTOP1.data_in_internal [41] \DESCIPHERTOP1.data_in_internal [42] \DESCIPHERTOP1.data_in_internal [43] \DESCIPHERTOP1.data_in_internal [44] \DESCIPHERTOP1.data_in_internal [45] \DESCIPHERTOP1.data_in_internal [46] \DESCIPHERTOP1.data_in_internal [47] \DESCIPHERTOP1.data_in_internal [48] \DESCIPHERTOP1.data_in_internal [49] \DESCIPHERTOP1.data_in_internal [50] \DESCIPHERTOP1.data_in_internal [51] \DESCIPHERTOP1.data_in_internal [52] \DESCIPHERTOP1.data_in_internal [53] \DESCIPHERTOP1.data_in_internal [54] \DESCIPHERTOP1.data_in_internal [55] \DESCIPHERTOP1.data_in_internal [56] \DESCIPHERTOP1.data_in_internal [57] \DESCIPHERTOP1.data_in_internal [58] \DESCIPHERTOP1.data_in_internal [59] \DESCIPHERTOP1.data_in_internal [60] \DESCIPHERTOP1.data_in_internal [61] \DESCIPHERTOP1.data_in_internal [62] \DESCIPHERTOP1.data_in_internal [63] }).

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..
Removed 93 unused cells and 93 unused wires.
<suppressed ~94 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.
<suppressed ~2 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

3.13.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from mux cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.$verific$mux_13$des_top.vhd:147$1097 ($mux).
Removed top 1 bits (of 3) from mux cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.$verific$mux_25$des_top.vhd:188$1105 ($mux).
Removed top 3 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.$verific$add_32$des_top.vhd:200$1110 ($add).
Removed top 1 bits (of 5) from port A of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.$verific$sub_34$des_top.vhd:202$1111 ($sub).
Removed top 4 bits (of 5) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.$verific$sub_34$des_top.vhd:202$1111 ($sub).
Removed top 1 bits (of 5) from port Y of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.$verific$sub_34$des_top.vhd:202$1111 ($sub).
Removed top 3 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.$verific$add_45$des_top.vhd:222$1117 ($add).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_34$s1_box.vhd:109$2034 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_33$s1_box.vhd:108$2033 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_32$s1_box.vhd:107$2032 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_31$s1_box.vhd:106$2031 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_30$s1_box.vhd:105$2030 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_29$s1_box.vhd:104$2029 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_28$s1_box.vhd:103$2028 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_27$s1_box.vhd:102$2027 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_26$s1_box.vhd:101$2026 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_25$s1_box.vhd:100$2025 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_24$s1_box.vhd:99$2024 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_23$s1_box.vhd:98$2023 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_22$s1_box.vhd:97$2022 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_21$s1_box.vhd:96$2021 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_20$s1_box.vhd:95$2020 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_19$s1_box.vhd:94$2019 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_18$s1_box.vhd:93$2018 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_17$s1_box.vhd:92$2017 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_16$s1_box.vhd:91$2016 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_15$s1_box.vhd:90$2015 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_14$s1_box.vhd:89$2014 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_13$s1_box.vhd:88$2013 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_12$s1_box.vhd:87$2012 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_11$s1_box.vhd:86$2011 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_10$s1_box.vhd:85$2010 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_9$s1_box.vhd:84$2009 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_8$s1_box.vhd:83$2008 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_7$s1_box.vhd:82$2007 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_6$s1_box.vhd:81$2006 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_5$s1_box.vhd:80$2005 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_4$s1_box.vhd:79$2004 ($eq).
Removed top 1 bits (of 4) from mux cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$mux_68$s2_box.vhd:139$2321 ($mux).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_34$s2_box.vhd:109$2289 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_33$s2_box.vhd:108$2288 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_32$s2_box.vhd:107$2287 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_31$s2_box.vhd:106$2286 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_30$s2_box.vhd:105$2285 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_29$s2_box.vhd:104$2284 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_28$s2_box.vhd:103$2283 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_27$s2_box.vhd:102$2282 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_26$s2_box.vhd:101$2281 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_25$s2_box.vhd:100$2280 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_24$s2_box.vhd:99$2279 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_23$s2_box.vhd:98$2278 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_22$s2_box.vhd:97$2277 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_21$s2_box.vhd:96$2276 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_20$s2_box.vhd:95$2275 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_19$s2_box.vhd:94$2274 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_18$s2_box.vhd:93$2273 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_17$s2_box.vhd:92$2272 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_16$s2_box.vhd:91$2271 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_15$s2_box.vhd:90$2270 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_14$s2_box.vhd:89$2269 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_13$s2_box.vhd:88$2268 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_12$s2_box.vhd:87$2267 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_11$s2_box.vhd:86$2266 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_10$s2_box.vhd:85$2265 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_9$s2_box.vhd:84$2264 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_8$s2_box.vhd:83$2263 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_7$s2_box.vhd:82$2262 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_6$s2_box.vhd:81$2261 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_5$s2_box.vhd:80$2260 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_4$s2_box.vhd:79$2259 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_34$s3_box.vhd:109$2545 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_33$s3_box.vhd:108$2544 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_32$s3_box.vhd:107$2543 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_31$s3_box.vhd:106$2542 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_30$s3_box.vhd:105$2541 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_29$s3_box.vhd:104$2540 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_28$s3_box.vhd:103$2539 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_27$s3_box.vhd:102$2538 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_26$s3_box.vhd:101$2537 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_25$s3_box.vhd:100$2536 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_24$s3_box.vhd:99$2535 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_23$s3_box.vhd:98$2534 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_22$s3_box.vhd:97$2533 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_21$s3_box.vhd:96$2532 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_20$s3_box.vhd:95$2531 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_19$s3_box.vhd:94$2530 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_18$s3_box.vhd:93$2529 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_17$s3_box.vhd:92$2528 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_16$s3_box.vhd:91$2527 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_15$s3_box.vhd:90$2526 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_14$s3_box.vhd:89$2525 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_13$s3_box.vhd:88$2524 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_12$s3_box.vhd:87$2523 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_11$s3_box.vhd:86$2522 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_10$s3_box.vhd:85$2521 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_9$s3_box.vhd:84$2520 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_8$s3_box.vhd:83$2519 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_7$s3_box.vhd:82$2518 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_6$s3_box.vhd:81$2517 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_5$s3_box.vhd:80$2516 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_4$s3_box.vhd:79$2515 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_34$s4_box.vhd:109$2803 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_33$s4_box.vhd:108$2802 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_32$s4_box.vhd:107$2801 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_31$s4_box.vhd:106$2800 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_30$s4_box.vhd:105$2799 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_29$s4_box.vhd:104$2798 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_28$s4_box.vhd:103$2797 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_27$s4_box.vhd:102$2796 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_26$s4_box.vhd:101$2795 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_25$s4_box.vhd:100$2794 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_24$s4_box.vhd:99$2793 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_23$s4_box.vhd:98$2792 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_22$s4_box.vhd:97$2791 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_21$s4_box.vhd:96$2790 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_20$s4_box.vhd:95$2789 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_19$s4_box.vhd:94$2788 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_18$s4_box.vhd:93$2787 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_17$s4_box.vhd:92$2786 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_16$s4_box.vhd:91$2785 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_15$s4_box.vhd:90$2784 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_14$s4_box.vhd:89$2783 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_13$s4_box.vhd:88$2782 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_12$s4_box.vhd:87$2781 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_11$s4_box.vhd:86$2780 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_10$s4_box.vhd:85$2779 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_9$s4_box.vhd:84$2778 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_8$s4_box.vhd:83$2777 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_7$s4_box.vhd:82$2776 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_6$s4_box.vhd:81$2775 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_5$s4_box.vhd:80$2774 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_4$s4_box.vhd:79$2773 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_34$s5_box.vhd:109$3059 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_33$s5_box.vhd:108$3058 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_32$s5_box.vhd:107$3057 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_31$s5_box.vhd:106$3056 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_30$s5_box.vhd:105$3055 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_29$s5_box.vhd:104$3054 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_28$s5_box.vhd:103$3053 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_27$s5_box.vhd:102$3052 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_26$s5_box.vhd:101$3051 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_25$s5_box.vhd:100$3050 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_24$s5_box.vhd:99$3049 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_23$s5_box.vhd:98$3048 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_22$s5_box.vhd:97$3047 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_21$s5_box.vhd:96$3046 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_20$s5_box.vhd:95$3045 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_19$s5_box.vhd:94$3044 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_18$s5_box.vhd:93$3043 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_17$s5_box.vhd:92$3042 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_16$s5_box.vhd:91$3041 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_15$s5_box.vhd:90$3040 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_14$s5_box.vhd:89$3039 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_13$s5_box.vhd:88$3038 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_12$s5_box.vhd:87$3037 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_11$s5_box.vhd:86$3036 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_10$s5_box.vhd:85$3035 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_9$s5_box.vhd:84$3034 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_8$s5_box.vhd:83$3033 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_7$s5_box.vhd:82$3032 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_6$s5_box.vhd:81$3031 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_5$s5_box.vhd:80$3030 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_4$s5_box.vhd:79$3029 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_34$s6_box.vhd:109$3317 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_33$s6_box.vhd:108$3316 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_32$s6_box.vhd:107$3315 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_31$s6_box.vhd:106$3314 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_30$s6_box.vhd:105$3313 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_29$s6_box.vhd:104$3312 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_28$s6_box.vhd:103$3311 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_27$s6_box.vhd:102$3310 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_26$s6_box.vhd:101$3309 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_25$s6_box.vhd:100$3308 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_24$s6_box.vhd:99$3307 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_23$s6_box.vhd:98$3306 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_22$s6_box.vhd:97$3305 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_21$s6_box.vhd:96$3304 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_20$s6_box.vhd:95$3303 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_19$s6_box.vhd:94$3302 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_18$s6_box.vhd:93$3301 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_17$s6_box.vhd:92$3300 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_16$s6_box.vhd:91$3299 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_15$s6_box.vhd:90$3298 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_14$s6_box.vhd:89$3297 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_13$s6_box.vhd:88$3296 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_12$s6_box.vhd:87$3295 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_11$s6_box.vhd:86$3294 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_10$s6_box.vhd:85$3293 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_9$s6_box.vhd:84$3292 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_8$s6_box.vhd:83$3291 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_7$s6_box.vhd:82$3290 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_6$s6_box.vhd:81$3289 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_5$s6_box.vhd:80$3288 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_4$s6_box.vhd:79$3287 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_34$s7_box.vhd:109$3574 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_33$s7_box.vhd:108$3573 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_32$s7_box.vhd:107$3572 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_31$s7_box.vhd:106$3571 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_30$s7_box.vhd:105$3570 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_29$s7_box.vhd:104$3569 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_28$s7_box.vhd:103$3568 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_27$s7_box.vhd:102$3567 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_26$s7_box.vhd:101$3566 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_25$s7_box.vhd:100$3565 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_24$s7_box.vhd:99$3564 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_23$s7_box.vhd:98$3563 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_22$s7_box.vhd:97$3562 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_21$s7_box.vhd:96$3561 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_20$s7_box.vhd:95$3560 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_19$s7_box.vhd:94$3559 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_18$s7_box.vhd:93$3558 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_17$s7_box.vhd:92$3557 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_16$s7_box.vhd:91$3556 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_15$s7_box.vhd:90$3555 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_14$s7_box.vhd:89$3554 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_13$s7_box.vhd:88$3553 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_12$s7_box.vhd:87$3552 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_11$s7_box.vhd:86$3551 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_10$s7_box.vhd:85$3550 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_9$s7_box.vhd:84$3549 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_8$s7_box.vhd:83$3548 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_7$s7_box.vhd:82$3547 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_6$s7_box.vhd:81$3546 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_5$s7_box.vhd:80$3545 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_4$s7_box.vhd:79$3544 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_34$s8_box.vhd:109$3831 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_33$s8_box.vhd:108$3830 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_32$s8_box.vhd:107$3829 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_31$s8_box.vhd:106$3828 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_30$s8_box.vhd:105$3827 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_29$s8_box.vhd:104$3826 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_28$s8_box.vhd:103$3825 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_27$s8_box.vhd:102$3824 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_26$s8_box.vhd:101$3823 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_25$s8_box.vhd:100$3822 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_24$s8_box.vhd:99$3821 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_23$s8_box.vhd:98$3820 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_22$s8_box.vhd:97$3819 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_21$s8_box.vhd:96$3818 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_20$s8_box.vhd:95$3817 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_19$s8_box.vhd:94$3816 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_18$s8_box.vhd:93$3815 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_17$s8_box.vhd:92$3814 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_16$s8_box.vhd:91$3813 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_15$s8_box.vhd:90$3812 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_14$s8_box.vhd:89$3811 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_13$s8_box.vhd:88$3810 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_12$s8_box.vhd:87$3809 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_11$s8_box.vhd:86$3808 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_10$s8_box.vhd:85$3807 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_9$s8_box.vhd:84$3806 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_8$s8_box.vhd:83$3805 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_7$s8_box.vhd:82$3804 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_6$s8_box.vhd:81$3803 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_5$s8_box.vhd:80$3802 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_4$s8_box.vhd:79$3801 ($eq).
Removed top 3 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$equal_4$key_schedule.vhd:104$1772 ($eq).
Removed top 2 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$equal_5$key_schedule.vhd:105$1773 ($eq).
Removed top 2 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$equal_6$key_schedule.vhd:106$1774 ($eq).
Removed top 1 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$equal_7$key_schedule.vhd:107$1775 ($eq).
Removed top 1 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$equal_8$key_schedule.vhd:108$1776 ($eq).
Removed top 1 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$equal_9$key_schedule.vhd:109$1777 ($eq).
Removed top 1 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP1.\KEYSCHEDULE.$verific$equal_10$key_schedule.vhd:110$1778 ($eq).
Removed top 1 bits (of 3) from mux cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.$verific$mux_25$des_top.vhd:188$1105 ($mux).
Removed top 3 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.$verific$add_32$des_top.vhd:200$1110 ($add).
Removed top 1 bits (of 5) from port A of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.$verific$sub_34$des_top.vhd:202$1111 ($sub).
Removed top 4 bits (of 5) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.$verific$sub_34$des_top.vhd:202$1111 ($sub).
Removed top 1 bits (of 5) from port Y of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.$verific$sub_34$des_top.vhd:202$1111 ($sub).
Removed top 3 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.$verific$add_45$des_top.vhd:222$1117 ($add).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_34$s1_box.vhd:109$2034 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_33$s1_box.vhd:108$2033 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_32$s1_box.vhd:107$2032 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_31$s1_box.vhd:106$2031 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_30$s1_box.vhd:105$2030 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_29$s1_box.vhd:104$2029 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_28$s1_box.vhd:103$2028 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_27$s1_box.vhd:102$2027 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_26$s1_box.vhd:101$2026 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_25$s1_box.vhd:100$2025 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_24$s1_box.vhd:99$2024 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_23$s1_box.vhd:98$2023 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_22$s1_box.vhd:97$2022 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_21$s1_box.vhd:96$2021 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_20$s1_box.vhd:95$2020 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_19$s1_box.vhd:94$2019 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_18$s1_box.vhd:93$2018 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_17$s1_box.vhd:92$2017 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_16$s1_box.vhd:91$2016 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_15$s1_box.vhd:90$2015 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_14$s1_box.vhd:89$2014 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_13$s1_box.vhd:88$2013 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_12$s1_box.vhd:87$2012 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_11$s1_box.vhd:86$2011 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_10$s1_box.vhd:85$2010 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_9$s1_box.vhd:84$2009 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_8$s1_box.vhd:83$2008 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_7$s1_box.vhd:82$2007 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_6$s1_box.vhd:81$2006 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_5$s1_box.vhd:80$2005 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_4$s1_box.vhd:79$2004 ($eq).
Removed top 1 bits (of 4) from mux cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$mux_68$s2_box.vhd:139$2321 ($mux).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_34$s2_box.vhd:109$2289 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_33$s2_box.vhd:108$2288 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_32$s2_box.vhd:107$2287 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_31$s2_box.vhd:106$2286 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_30$s2_box.vhd:105$2285 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_29$s2_box.vhd:104$2284 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_28$s2_box.vhd:103$2283 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_27$s2_box.vhd:102$2282 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_26$s2_box.vhd:101$2281 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_25$s2_box.vhd:100$2280 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_24$s2_box.vhd:99$2279 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_23$s2_box.vhd:98$2278 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_22$s2_box.vhd:97$2277 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_21$s2_box.vhd:96$2276 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_20$s2_box.vhd:95$2275 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_19$s2_box.vhd:94$2274 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_18$s2_box.vhd:93$2273 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_17$s2_box.vhd:92$2272 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_16$s2_box.vhd:91$2271 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_15$s2_box.vhd:90$2270 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_14$s2_box.vhd:89$2269 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_13$s2_box.vhd:88$2268 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_12$s2_box.vhd:87$2267 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_11$s2_box.vhd:86$2266 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_10$s2_box.vhd:85$2265 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_9$s2_box.vhd:84$2264 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_8$s2_box.vhd:83$2263 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_7$s2_box.vhd:82$2262 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_6$s2_box.vhd:81$2261 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_5$s2_box.vhd:80$2260 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_4$s2_box.vhd:79$2259 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_34$s3_box.vhd:109$2545 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_33$s3_box.vhd:108$2544 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_32$s3_box.vhd:107$2543 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_31$s3_box.vhd:106$2542 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_30$s3_box.vhd:105$2541 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_29$s3_box.vhd:104$2540 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_28$s3_box.vhd:103$2539 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_27$s3_box.vhd:102$2538 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_26$s3_box.vhd:101$2537 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_25$s3_box.vhd:100$2536 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_24$s3_box.vhd:99$2535 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_23$s3_box.vhd:98$2534 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_22$s3_box.vhd:97$2533 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_21$s3_box.vhd:96$2532 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_20$s3_box.vhd:95$2531 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_19$s3_box.vhd:94$2530 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_18$s3_box.vhd:93$2529 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_17$s3_box.vhd:92$2528 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_16$s3_box.vhd:91$2527 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_15$s3_box.vhd:90$2526 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_14$s3_box.vhd:89$2525 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_13$s3_box.vhd:88$2524 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_12$s3_box.vhd:87$2523 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_11$s3_box.vhd:86$2522 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_10$s3_box.vhd:85$2521 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_9$s3_box.vhd:84$2520 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_8$s3_box.vhd:83$2519 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_7$s3_box.vhd:82$2518 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_6$s3_box.vhd:81$2517 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_5$s3_box.vhd:80$2516 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_4$s3_box.vhd:79$2515 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_34$s4_box.vhd:109$2803 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_33$s4_box.vhd:108$2802 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_32$s4_box.vhd:107$2801 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_31$s4_box.vhd:106$2800 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_30$s4_box.vhd:105$2799 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_29$s4_box.vhd:104$2798 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_28$s4_box.vhd:103$2797 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_27$s4_box.vhd:102$2796 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_26$s4_box.vhd:101$2795 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_25$s4_box.vhd:100$2794 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_24$s4_box.vhd:99$2793 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_23$s4_box.vhd:98$2792 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_22$s4_box.vhd:97$2791 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_21$s4_box.vhd:96$2790 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_20$s4_box.vhd:95$2789 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_19$s4_box.vhd:94$2788 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_18$s4_box.vhd:93$2787 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_17$s4_box.vhd:92$2786 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_16$s4_box.vhd:91$2785 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_15$s4_box.vhd:90$2784 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_14$s4_box.vhd:89$2783 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_13$s4_box.vhd:88$2782 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_12$s4_box.vhd:87$2781 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_11$s4_box.vhd:86$2780 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_10$s4_box.vhd:85$2779 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_9$s4_box.vhd:84$2778 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_8$s4_box.vhd:83$2777 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_7$s4_box.vhd:82$2776 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_6$s4_box.vhd:81$2775 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_5$s4_box.vhd:80$2774 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_4$s4_box.vhd:79$2773 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_34$s5_box.vhd:109$3059 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_33$s5_box.vhd:108$3058 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_32$s5_box.vhd:107$3057 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_31$s5_box.vhd:106$3056 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_30$s5_box.vhd:105$3055 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_29$s5_box.vhd:104$3054 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_28$s5_box.vhd:103$3053 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_27$s5_box.vhd:102$3052 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_26$s5_box.vhd:101$3051 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_25$s5_box.vhd:100$3050 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_24$s5_box.vhd:99$3049 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_23$s5_box.vhd:98$3048 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_22$s5_box.vhd:97$3047 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_21$s5_box.vhd:96$3046 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_20$s5_box.vhd:95$3045 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_19$s5_box.vhd:94$3044 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_18$s5_box.vhd:93$3043 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_17$s5_box.vhd:92$3042 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_16$s5_box.vhd:91$3041 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_15$s5_box.vhd:90$3040 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_14$s5_box.vhd:89$3039 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_13$s5_box.vhd:88$3038 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_12$s5_box.vhd:87$3037 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_11$s5_box.vhd:86$3036 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_10$s5_box.vhd:85$3035 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_9$s5_box.vhd:84$3034 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_8$s5_box.vhd:83$3033 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_7$s5_box.vhd:82$3032 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_6$s5_box.vhd:81$3031 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_5$s5_box.vhd:80$3030 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_4$s5_box.vhd:79$3029 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_34$s6_box.vhd:109$3317 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_33$s6_box.vhd:108$3316 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_32$s6_box.vhd:107$3315 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_31$s6_box.vhd:106$3314 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_30$s6_box.vhd:105$3313 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_29$s6_box.vhd:104$3312 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_28$s6_box.vhd:103$3311 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_27$s6_box.vhd:102$3310 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_26$s6_box.vhd:101$3309 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_25$s6_box.vhd:100$3308 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_24$s6_box.vhd:99$3307 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_23$s6_box.vhd:98$3306 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_22$s6_box.vhd:97$3305 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_21$s6_box.vhd:96$3304 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_20$s6_box.vhd:95$3303 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_19$s6_box.vhd:94$3302 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_18$s6_box.vhd:93$3301 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_17$s6_box.vhd:92$3300 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_16$s6_box.vhd:91$3299 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_15$s6_box.vhd:90$3298 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_14$s6_box.vhd:89$3297 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_13$s6_box.vhd:88$3296 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_12$s6_box.vhd:87$3295 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_11$s6_box.vhd:86$3294 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_10$s6_box.vhd:85$3293 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_9$s6_box.vhd:84$3292 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_8$s6_box.vhd:83$3291 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_7$s6_box.vhd:82$3290 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_6$s6_box.vhd:81$3289 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_5$s6_box.vhd:80$3288 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_4$s6_box.vhd:79$3287 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_34$s7_box.vhd:109$3574 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_33$s7_box.vhd:108$3573 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_32$s7_box.vhd:107$3572 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_31$s7_box.vhd:106$3571 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_30$s7_box.vhd:105$3570 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_29$s7_box.vhd:104$3569 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_28$s7_box.vhd:103$3568 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_27$s7_box.vhd:102$3567 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_26$s7_box.vhd:101$3566 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_25$s7_box.vhd:100$3565 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_24$s7_box.vhd:99$3564 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_23$s7_box.vhd:98$3563 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_22$s7_box.vhd:97$3562 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_21$s7_box.vhd:96$3561 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_20$s7_box.vhd:95$3560 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_19$s7_box.vhd:94$3559 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_18$s7_box.vhd:93$3558 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_17$s7_box.vhd:92$3557 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_16$s7_box.vhd:91$3556 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_15$s7_box.vhd:90$3555 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_14$s7_box.vhd:89$3554 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_13$s7_box.vhd:88$3553 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_12$s7_box.vhd:87$3552 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_11$s7_box.vhd:86$3551 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_10$s7_box.vhd:85$3550 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_9$s7_box.vhd:84$3549 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_8$s7_box.vhd:83$3548 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_7$s7_box.vhd:82$3547 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_6$s7_box.vhd:81$3546 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_5$s7_box.vhd:80$3545 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_4$s7_box.vhd:79$3544 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_34$s8_box.vhd:109$3831 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_33$s8_box.vhd:108$3830 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_32$s8_box.vhd:107$3829 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_31$s8_box.vhd:106$3828 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_30$s8_box.vhd:105$3827 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_29$s8_box.vhd:104$3826 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_28$s8_box.vhd:103$3825 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_27$s8_box.vhd:102$3824 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_26$s8_box.vhd:101$3823 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_25$s8_box.vhd:100$3822 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_24$s8_box.vhd:99$3821 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_23$s8_box.vhd:98$3820 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_22$s8_box.vhd:97$3819 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_21$s8_box.vhd:96$3818 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_20$s8_box.vhd:95$3817 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_19$s8_box.vhd:94$3816 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_18$s8_box.vhd:93$3815 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_17$s8_box.vhd:92$3814 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_16$s8_box.vhd:91$3813 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_15$s8_box.vhd:90$3812 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_14$s8_box.vhd:89$3811 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_13$s8_box.vhd:88$3810 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_12$s8_box.vhd:87$3809 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_11$s8_box.vhd:86$3808 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_10$s8_box.vhd:85$3807 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_9$s8_box.vhd:84$3806 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_8$s8_box.vhd:83$3805 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_7$s8_box.vhd:82$3804 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_6$s8_box.vhd:81$3803 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_5$s8_box.vhd:80$3802 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_4$s8_box.vhd:79$3801 ($eq).
Removed top 3 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$equal_4$key_schedule.vhd:104$1772 ($eq).
Removed top 2 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$equal_5$key_schedule.vhd:105$1773 ($eq).
Removed top 2 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$equal_6$key_schedule.vhd:106$1774 ($eq).
Removed top 1 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$equal_7$key_schedule.vhd:107$1775 ($eq).
Removed top 1 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$equal_8$key_schedule.vhd:108$1776 ($eq).
Removed top 1 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$equal_9$key_schedule.vhd:109$1777 ($eq).
Removed top 1 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP2.\KEYSCHEDULE.$verific$equal_10$key_schedule.vhd:110$1778 ($eq).
Removed top 1 bits (of 3) from mux cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.$verific$mux_25$des_top.vhd:188$1105 ($mux).
Removed top 3 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.$verific$add_32$des_top.vhd:200$1110 ($add).
Removed top 1 bits (of 5) from port A of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.$verific$sub_34$des_top.vhd:202$1111 ($sub).
Removed top 4 bits (of 5) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.$verific$sub_34$des_top.vhd:202$1111 ($sub).
Removed top 1 bits (of 5) from port Y of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.$verific$sub_34$des_top.vhd:202$1111 ($sub).
Removed top 3 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.$verific$add_45$des_top.vhd:222$1117 ($add).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_34$s1_box.vhd:109$2034 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_33$s1_box.vhd:108$2033 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_32$s1_box.vhd:107$2032 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_31$s1_box.vhd:106$2031 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_30$s1_box.vhd:105$2030 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_29$s1_box.vhd:104$2029 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_28$s1_box.vhd:103$2028 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_27$s1_box.vhd:102$2027 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_26$s1_box.vhd:101$2026 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_25$s1_box.vhd:100$2025 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_24$s1_box.vhd:99$2024 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_23$s1_box.vhd:98$2023 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_22$s1_box.vhd:97$2022 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_21$s1_box.vhd:96$2021 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_20$s1_box.vhd:95$2020 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_19$s1_box.vhd:94$2019 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_18$s1_box.vhd:93$2018 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_17$s1_box.vhd:92$2017 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_16$s1_box.vhd:91$2016 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_15$s1_box.vhd:90$2015 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_14$s1_box.vhd:89$2014 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_13$s1_box.vhd:88$2013 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_12$s1_box.vhd:87$2012 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_11$s1_box.vhd:86$2011 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_10$s1_box.vhd:85$2010 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_9$s1_box.vhd:84$2009 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_8$s1_box.vhd:83$2008 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_7$s1_box.vhd:82$2007 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_6$s1_box.vhd:81$2006 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_5$s1_box.vhd:80$2005 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$equal_4$s1_box.vhd:79$2004 ($eq).
Removed top 1 bits (of 4) from mux cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$mux_68$s2_box.vhd:139$2321 ($mux).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_34$s2_box.vhd:109$2289 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_33$s2_box.vhd:108$2288 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_32$s2_box.vhd:107$2287 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_31$s2_box.vhd:106$2286 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_30$s2_box.vhd:105$2285 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_29$s2_box.vhd:104$2284 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_28$s2_box.vhd:103$2283 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_27$s2_box.vhd:102$2282 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_26$s2_box.vhd:101$2281 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_25$s2_box.vhd:100$2280 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_24$s2_box.vhd:99$2279 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_23$s2_box.vhd:98$2278 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_22$s2_box.vhd:97$2277 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_21$s2_box.vhd:96$2276 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_20$s2_box.vhd:95$2275 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_19$s2_box.vhd:94$2274 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_18$s2_box.vhd:93$2273 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_17$s2_box.vhd:92$2272 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_16$s2_box.vhd:91$2271 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_15$s2_box.vhd:90$2270 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_14$s2_box.vhd:89$2269 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_13$s2_box.vhd:88$2268 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_12$s2_box.vhd:87$2267 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_11$s2_box.vhd:86$2266 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_10$s2_box.vhd:85$2265 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_9$s2_box.vhd:84$2264 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_8$s2_box.vhd:83$2263 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_7$s2_box.vhd:82$2262 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_6$s2_box.vhd:81$2261 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_5$s2_box.vhd:80$2260 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$equal_4$s2_box.vhd:79$2259 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_34$s3_box.vhd:109$2545 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_33$s3_box.vhd:108$2544 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_32$s3_box.vhd:107$2543 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_31$s3_box.vhd:106$2542 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_30$s3_box.vhd:105$2541 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_29$s3_box.vhd:104$2540 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_28$s3_box.vhd:103$2539 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_27$s3_box.vhd:102$2538 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_26$s3_box.vhd:101$2537 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_25$s3_box.vhd:100$2536 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_24$s3_box.vhd:99$2535 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_23$s3_box.vhd:98$2534 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_22$s3_box.vhd:97$2533 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_21$s3_box.vhd:96$2532 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_20$s3_box.vhd:95$2531 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_19$s3_box.vhd:94$2530 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_18$s3_box.vhd:93$2529 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_17$s3_box.vhd:92$2528 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_16$s3_box.vhd:91$2527 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_15$s3_box.vhd:90$2526 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_14$s3_box.vhd:89$2525 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_13$s3_box.vhd:88$2524 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_12$s3_box.vhd:87$2523 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_11$s3_box.vhd:86$2522 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_10$s3_box.vhd:85$2521 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_9$s3_box.vhd:84$2520 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_8$s3_box.vhd:83$2519 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_7$s3_box.vhd:82$2518 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_6$s3_box.vhd:81$2517 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_5$s3_box.vhd:80$2516 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S3.$verific$equal_4$s3_box.vhd:79$2515 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_34$s4_box.vhd:109$2803 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_33$s4_box.vhd:108$2802 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_32$s4_box.vhd:107$2801 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_31$s4_box.vhd:106$2800 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_30$s4_box.vhd:105$2799 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_29$s4_box.vhd:104$2798 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_28$s4_box.vhd:103$2797 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_27$s4_box.vhd:102$2796 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_26$s4_box.vhd:101$2795 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_25$s4_box.vhd:100$2794 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_24$s4_box.vhd:99$2793 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_23$s4_box.vhd:98$2792 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_22$s4_box.vhd:97$2791 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_21$s4_box.vhd:96$2790 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_20$s4_box.vhd:95$2789 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_19$s4_box.vhd:94$2788 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_18$s4_box.vhd:93$2787 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_17$s4_box.vhd:92$2786 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_16$s4_box.vhd:91$2785 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_15$s4_box.vhd:90$2784 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_14$s4_box.vhd:89$2783 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_13$s4_box.vhd:88$2782 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_12$s4_box.vhd:87$2781 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_11$s4_box.vhd:86$2780 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_10$s4_box.vhd:85$2779 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_9$s4_box.vhd:84$2778 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_8$s4_box.vhd:83$2777 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_7$s4_box.vhd:82$2776 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_6$s4_box.vhd:81$2775 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_5$s4_box.vhd:80$2774 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$equal_4$s4_box.vhd:79$2773 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_34$s5_box.vhd:109$3059 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_33$s5_box.vhd:108$3058 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_32$s5_box.vhd:107$3057 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_31$s5_box.vhd:106$3056 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_30$s5_box.vhd:105$3055 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_29$s5_box.vhd:104$3054 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_28$s5_box.vhd:103$3053 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_27$s5_box.vhd:102$3052 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_26$s5_box.vhd:101$3051 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_25$s5_box.vhd:100$3050 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_24$s5_box.vhd:99$3049 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_23$s5_box.vhd:98$3048 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_22$s5_box.vhd:97$3047 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_21$s5_box.vhd:96$3046 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_20$s5_box.vhd:95$3045 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_19$s5_box.vhd:94$3044 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_18$s5_box.vhd:93$3043 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_17$s5_box.vhd:92$3042 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_16$s5_box.vhd:91$3041 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_15$s5_box.vhd:90$3040 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_14$s5_box.vhd:89$3039 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_13$s5_box.vhd:88$3038 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_12$s5_box.vhd:87$3037 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_11$s5_box.vhd:86$3036 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_10$s5_box.vhd:85$3035 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_9$s5_box.vhd:84$3034 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_8$s5_box.vhd:83$3033 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_7$s5_box.vhd:82$3032 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_6$s5_box.vhd:81$3031 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_5$s5_box.vhd:80$3030 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$equal_4$s5_box.vhd:79$3029 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_34$s6_box.vhd:109$3317 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_33$s6_box.vhd:108$3316 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_32$s6_box.vhd:107$3315 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_31$s6_box.vhd:106$3314 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_30$s6_box.vhd:105$3313 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_29$s6_box.vhd:104$3312 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_28$s6_box.vhd:103$3311 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_27$s6_box.vhd:102$3310 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_26$s6_box.vhd:101$3309 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_25$s6_box.vhd:100$3308 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_24$s6_box.vhd:99$3307 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_23$s6_box.vhd:98$3306 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_22$s6_box.vhd:97$3305 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_21$s6_box.vhd:96$3304 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_20$s6_box.vhd:95$3303 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_19$s6_box.vhd:94$3302 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_18$s6_box.vhd:93$3301 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_17$s6_box.vhd:92$3300 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_16$s6_box.vhd:91$3299 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_15$s6_box.vhd:90$3298 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_14$s6_box.vhd:89$3297 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_13$s6_box.vhd:88$3296 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_12$s6_box.vhd:87$3295 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_11$s6_box.vhd:86$3294 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_10$s6_box.vhd:85$3293 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_9$s6_box.vhd:84$3292 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_8$s6_box.vhd:83$3291 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_7$s6_box.vhd:82$3290 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_6$s6_box.vhd:81$3289 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_5$s6_box.vhd:80$3288 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$equal_4$s6_box.vhd:79$3287 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_34$s7_box.vhd:109$3574 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_33$s7_box.vhd:108$3573 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_32$s7_box.vhd:107$3572 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_31$s7_box.vhd:106$3571 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_30$s7_box.vhd:105$3570 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_29$s7_box.vhd:104$3569 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_28$s7_box.vhd:103$3568 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_27$s7_box.vhd:102$3567 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_26$s7_box.vhd:101$3566 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_25$s7_box.vhd:100$3565 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_24$s7_box.vhd:99$3564 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_23$s7_box.vhd:98$3563 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_22$s7_box.vhd:97$3562 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_21$s7_box.vhd:96$3561 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_20$s7_box.vhd:95$3560 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_19$s7_box.vhd:94$3559 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_18$s7_box.vhd:93$3558 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_17$s7_box.vhd:92$3557 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_16$s7_box.vhd:91$3556 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_15$s7_box.vhd:90$3555 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_14$s7_box.vhd:89$3554 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_13$s7_box.vhd:88$3553 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_12$s7_box.vhd:87$3552 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_11$s7_box.vhd:86$3551 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_10$s7_box.vhd:85$3550 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_9$s7_box.vhd:84$3549 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_8$s7_box.vhd:83$3548 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_7$s7_box.vhd:82$3547 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_6$s7_box.vhd:81$3546 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_5$s7_box.vhd:80$3545 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$equal_4$s7_box.vhd:79$3544 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_34$s8_box.vhd:109$3831 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_33$s8_box.vhd:108$3830 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_32$s8_box.vhd:107$3829 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_31$s8_box.vhd:106$3828 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_30$s8_box.vhd:105$3827 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_29$s8_box.vhd:104$3826 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_28$s8_box.vhd:103$3825 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_27$s8_box.vhd:102$3824 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_26$s8_box.vhd:101$3823 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_25$s8_box.vhd:100$3822 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_24$s8_box.vhd:99$3821 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_23$s8_box.vhd:98$3820 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_22$s8_box.vhd:97$3819 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_21$s8_box.vhd:96$3818 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_20$s8_box.vhd:95$3817 ($eq).
Removed top 1 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_19$s8_box.vhd:94$3816 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_18$s8_box.vhd:93$3815 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_17$s8_box.vhd:92$3814 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_16$s8_box.vhd:91$3813 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_15$s8_box.vhd:90$3812 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_14$s8_box.vhd:89$3811 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_13$s8_box.vhd:88$3810 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_12$s8_box.vhd:87$3809 ($eq).
Removed top 2 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_11$s8_box.vhd:86$3808 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_10$s8_box.vhd:85$3807 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_9$s8_box.vhd:84$3806 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_8$s8_box.vhd:83$3805 ($eq).
Removed top 3 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_7$s8_box.vhd:82$3804 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_6$s8_box.vhd:81$3803 ($eq).
Removed top 4 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_5$s8_box.vhd:80$3802 ($eq).
Removed top 5 bits (of 6) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$equal_4$s8_box.vhd:79$3801 ($eq).
Removed top 3 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$equal_4$key_schedule.vhd:104$1772 ($eq).
Removed top 2 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$equal_5$key_schedule.vhd:105$1773 ($eq).
Removed top 2 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$equal_6$key_schedule.vhd:106$1774 ($eq).
Removed top 1 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$equal_7$key_schedule.vhd:107$1775 ($eq).
Removed top 1 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$equal_8$key_schedule.vhd:108$1776 ($eq).
Removed top 1 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$equal_9$key_schedule.vhd:109$1777 ($eq).
Removed top 1 bits (of 4) from port B of cell tdes_top.$flatten\DESCIPHERTOP3.\KEYSCHEDULE.$verific$equal_10$key_schedule.vhd:110$1778 ($eq).
Removed top 1 bits (of 3) from wire tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.$verific$n124$1052.
Removed top 2 bits (of 3) from wire tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.$verific$n27$1044.
Removed top 1 bits (of 5) from wire tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.$verific$n277$1060.
Removed top 3 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$n68$1937.
Removed top 1 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$n73$2194.
Removed top 2 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$n68$2706.
Removed top 3 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$n68$2963.
Removed top 3 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$n68$3220.
Removed top 1 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$n68$3477.
Removed top 3 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP1.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$n68$3734.
Removed top 1 bits (of 3) from wire tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.$verific$n124$1052.
Removed top 1 bits (of 5) from wire tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.$verific$n277$1060.
Removed top 3 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$n68$1937.
Removed top 1 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$n73$2194.
Removed top 2 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$n68$2706.
Removed top 3 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$n68$2963.
Removed top 3 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$n68$3220.
Removed top 1 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$n68$3477.
Removed top 3 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP2.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$n68$3734.
Removed top 1 bits (of 3) from wire tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.$verific$n124$1052.
Removed top 1 bits (of 5) from wire tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.$verific$n277$1060.
Removed top 3 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S1.$verific$n68$1937.
Removed top 1 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S2.$verific$n73$2194.
Removed top 2 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S4.$verific$n68$2706.
Removed top 3 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S5.$verific$n68$2963.
Removed top 3 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S6.$verific$n68$3220.
Removed top 1 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S7.$verific$n68$3477.
Removed top 3 bits (of 4) from wire tdes_top.$flatten\DESCIPHERTOP3.\DESTOP.\BLOCKTOP.\SBOX.\S8.$verific$n68$3734.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..
Removed 0 unused cells and 31 unused wires.
<suppressed ~1 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tdes_top:
  creating $macc model for $flatten\DESCIPHERTOP1.\DESTOP.$verific$add_32$des_top.vhd:200$1110 ($add).
  creating $macc model for $flatten\DESCIPHERTOP1.\DESTOP.$verific$add_45$des_top.vhd:222$1117 ($add).
  creating $macc model for $flatten\DESCIPHERTOP1.\DESTOP.$verific$sub_34$des_top.vhd:202$1111 ($sub).
  creating $macc model for $flatten\DESCIPHERTOP2.\DESTOP.$verific$add_32$des_top.vhd:200$1110 ($add).
  creating $macc model for $flatten\DESCIPHERTOP2.\DESTOP.$verific$add_45$des_top.vhd:222$1117 ($add).
  creating $macc model for $flatten\DESCIPHERTOP2.\DESTOP.$verific$sub_34$des_top.vhd:202$1111 ($sub).
  creating $macc model for $flatten\DESCIPHERTOP3.\DESTOP.$verific$add_32$des_top.vhd:200$1110 ($add).
  creating $macc model for $flatten\DESCIPHERTOP3.\DESTOP.$verific$add_45$des_top.vhd:222$1117 ($add).
  creating $macc model for $flatten\DESCIPHERTOP3.\DESTOP.$verific$sub_34$des_top.vhd:202$1111 ($sub).
  creating $alu model for $macc $flatten\DESCIPHERTOP3.\DESTOP.$verific$sub_34$des_top.vhd:202$1111.
  creating $alu model for $macc $flatten\DESCIPHERTOP3.\DESTOP.$verific$add_45$des_top.vhd:222$1117.
  creating $alu model for $macc $flatten\DESCIPHERTOP3.\DESTOP.$verific$add_32$des_top.vhd:200$1110.
  creating $alu model for $macc $flatten\DESCIPHERTOP2.\DESTOP.$verific$sub_34$des_top.vhd:202$1111.
  creating $alu model for $macc $flatten\DESCIPHERTOP2.\DESTOP.$verific$add_45$des_top.vhd:222$1117.
  creating $alu model for $macc $flatten\DESCIPHERTOP2.\DESTOP.$verific$add_32$des_top.vhd:200$1110.
  creating $alu model for $macc $flatten\DESCIPHERTOP1.\DESTOP.$verific$sub_34$des_top.vhd:202$1111.
  creating $alu model for $macc $flatten\DESCIPHERTOP1.\DESTOP.$verific$add_45$des_top.vhd:222$1117.
  creating $alu model for $macc $flatten\DESCIPHERTOP1.\DESTOP.$verific$add_32$des_top.vhd:200$1110.
  creating $alu cell for $flatten\DESCIPHERTOP1.\DESTOP.$verific$add_32$des_top.vhd:200$1110: $auto$alumacc.cc:485:replace_alu$4081
  creating $alu cell for $flatten\DESCIPHERTOP1.\DESTOP.$verific$add_45$des_top.vhd:222$1117: $auto$alumacc.cc:485:replace_alu$4084
  creating $alu cell for $flatten\DESCIPHERTOP1.\DESTOP.$verific$sub_34$des_top.vhd:202$1111: $auto$alumacc.cc:485:replace_alu$4087
  creating $alu cell for $flatten\DESCIPHERTOP2.\DESTOP.$verific$add_32$des_top.vhd:200$1110: $auto$alumacc.cc:485:replace_alu$4090
  creating $alu cell for $flatten\DESCIPHERTOP2.\DESTOP.$verific$add_45$des_top.vhd:222$1117: $auto$alumacc.cc:485:replace_alu$4093
  creating $alu cell for $flatten\DESCIPHERTOP2.\DESTOP.$verific$sub_34$des_top.vhd:202$1111: $auto$alumacc.cc:485:replace_alu$4096
  creating $alu cell for $flatten\DESCIPHERTOP3.\DESTOP.$verific$add_32$des_top.vhd:200$1110: $auto$alumacc.cc:485:replace_alu$4099
  creating $alu cell for $flatten\DESCIPHERTOP3.\DESTOP.$verific$add_45$des_top.vhd:222$1117: $auto$alumacc.cc:485:replace_alu$4102
  creating $alu cell for $flatten\DESCIPHERTOP3.\DESTOP.$verific$sub_34$des_top.vhd:202$1111: $auto$alumacc.cc:485:replace_alu$4105
  created 9 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

3.19.9. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== tdes_top ===

   Number of wires:               3675
   Number of wire bits:          19337
   Number of public wires:         486
   Number of public wire bits:    8310
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3310
     $alu                            9
     $bmux                          21
     $dff                            4
     $dffe                          72
     $eq                          1533
     $logic_not                     27
     $mux                         1575
     $ne                             2
     $not                           24
     $reduce_and                     3
     $reduce_bool                    1
     $sdff                          11
     $sdffe                          1
     $xor                           27


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== tdes_top ===

   Number of wires:               3675
   Number of wire bits:          19337
   Number of public wires:         486
   Number of public wire bits:    8310
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3310
     $alu                            9
     $bmux                          21
     $dff                            4
     $dffe                          72
     $eq                          1533
     $logic_not                     27
     $mux                         1575
     $ne                             2
     $not                           24
     $reduce_and                     3
     $reduce_bool                    1
     $sdff                          11
     $sdffe                          1
     $xor                           27


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..

yosys> stat

3.24. Printing statistics.

=== tdes_top ===

   Number of wires:               3675
   Number of wire bits:          19337
   Number of public wires:         486
   Number of public wire bits:    8310
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3310
     $alu                            9
     $bmux                          21
     $dff                            4
     $dffe                          72
     $eq                          1533
     $logic_not                     27
     $mux                         1575
     $ne                             2
     $not                           24
     $reduce_and                     3
     $reduce_bool                    1
     $sdff                          11
     $sdffe                          1
     $xor                           27


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~3805 debug messages>

yosys> stat

3.26. Printing statistics.

=== tdes_top ===

   Number of wires:              11736
   Number of wire bits:          51186
   Number of public wires:         486
   Number of public wire bits:    8310
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              34328
     $_AND_                         97
     $_DFFE_PN_                   2764
     $_DFFE_PP_                    578
     $_DFF_P_                        4
     $_MUX_                      12051
     $_NOT_                       1620
     $_OR_                        7753
     $_SDFFE_PP0P_                   1
     $_SDFF_PP0_                    26
     $_XOR_                       9434


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.
<suppressed ~18494 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
<suppressed ~36300 debug messages>
Removed a total of 12100 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..
Removed 1661 unused cells and 11818 unused wires.
<suppressed ~1662 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.
<suppressed ~15 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$20348 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21218 [0], Q = \DESCIPHERTOP2.DESTOP.RoundCounter [0]).
Adding EN signal on $auto$ff.cc:262:slice$6606 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [31], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [0]).
Adding EN signal on $auto$ff.cc:262:slice$6605 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [30], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [1]).
Adding EN signal on $auto$ff.cc:262:slice$6604 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [29], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [2]).
Adding EN signal on $auto$ff.cc:262:slice$6603 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [28], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [3]).
Adding EN signal on $auto$ff.cc:262:slice$6602 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [27], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [4]).
Adding EN signal on $auto$ff.cc:262:slice$6601 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [26], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [5]).
Adding EN signal on $auto$ff.cc:262:slice$6600 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [25], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [6]).
Adding EN signal on $auto$ff.cc:262:slice$6599 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [24], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [7]).
Adding EN signal on $auto$ff.cc:262:slice$6598 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [23], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [8]).
Adding EN signal on $auto$ff.cc:262:slice$6597 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [22], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [9]).
Adding EN signal on $auto$ff.cc:262:slice$6596 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [21], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [10]).
Adding EN signal on $auto$ff.cc:262:slice$6595 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [20], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [11]).
Adding EN signal on $auto$ff.cc:262:slice$6594 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [19], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [12]).
Adding EN signal on $auto$ff.cc:262:slice$6593 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [18], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [13]).
Adding EN signal on $auto$ff.cc:262:slice$6592 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [17], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [14]).
Adding EN signal on $auto$ff.cc:262:slice$6591 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [16], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [15]).
Adding EN signal on $auto$ff.cc:262:slice$6590 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [15], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [16]).
Adding EN signal on $auto$ff.cc:262:slice$6589 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [14], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [17]).
Adding EN signal on $auto$ff.cc:262:slice$6588 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [13], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [18]).
Adding EN signal on $auto$ff.cc:262:slice$6587 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [12], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [19]).
Adding EN signal on $auto$ff.cc:262:slice$6586 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [11], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [20]).
Adding EN signal on $auto$ff.cc:262:slice$6585 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [10], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [21]).
Adding EN signal on $auto$ff.cc:262:slice$6584 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [9], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [22]).
Adding EN signal on $auto$ff.cc:262:slice$6583 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [8], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [23]).
Adding EN signal on $auto$ff.cc:262:slice$6582 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [7], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [24]).
Adding EN signal on $auto$ff.cc:262:slice$6581 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [6], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [25]).
Adding EN signal on $auto$ff.cc:262:slice$6580 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [5], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [26]).
Adding EN signal on $auto$ff.cc:262:slice$6579 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [4], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [27]).
Adding EN signal on $auto$ff.cc:262:slice$6578 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [3], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [28]).
Adding EN signal on $auto$ff.cc:262:slice$6577 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [2], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [29]).
Adding EN signal on $auto$ff.cc:262:slice$6576 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [1], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [30]).
Adding EN signal on $auto$ff.cc:262:slice$6575 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6028 [0], Q = \DESCIPHERTOP1.DESTOP.R_in_internal [31]).
Adding EN signal on $auto$ff.cc:262:slice$6574 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5605, Q = \DESCIPHERTOP1.DESTOP.des_out_rdy).
Adding EN signal on $auto$ff.cc:262:slice$5572 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [63], Q = \DESCIPHERTOP1.DESTOP.data_out [0]).
Adding EN signal on $auto$ff.cc:262:slice$5571 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [62], Q = \DESCIPHERTOP1.DESTOP.data_out [1]).
Adding EN signal on $auto$ff.cc:262:slice$5570 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [61], Q = \DESCIPHERTOP1.DESTOP.data_out [2]).
Adding EN signal on $auto$ff.cc:262:slice$5569 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [60], Q = \DESCIPHERTOP1.DESTOP.data_out [3]).
Adding EN signal on $auto$ff.cc:262:slice$5568 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [59], Q = \DESCIPHERTOP1.DESTOP.data_out [4]).
Adding EN signal on $auto$ff.cc:262:slice$5567 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [58], Q = \DESCIPHERTOP1.DESTOP.data_out [5]).
Adding EN signal on $auto$ff.cc:262:slice$5566 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [57], Q = \DESCIPHERTOP1.DESTOP.data_out [6]).
Adding EN signal on $auto$ff.cc:262:slice$5565 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [56], Q = \DESCIPHERTOP1.DESTOP.data_out [7]).
Adding EN signal on $auto$ff.cc:262:slice$5564 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [55], Q = \DESCIPHERTOP1.DESTOP.data_out [8]).
Adding EN signal on $auto$ff.cc:262:slice$5563 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [54], Q = \DESCIPHERTOP1.DESTOP.data_out [9]).
Adding EN signal on $auto$ff.cc:262:slice$5562 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [53], Q = \DESCIPHERTOP1.DESTOP.data_out [10]).
Adding EN signal on $auto$ff.cc:262:slice$5561 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [52], Q = \DESCIPHERTOP1.DESTOP.data_out [11]).
Adding EN signal on $auto$ff.cc:262:slice$5560 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [51], Q = \DESCIPHERTOP1.DESTOP.data_out [12]).
Adding EN signal on $auto$ff.cc:262:slice$5559 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [50], Q = \DESCIPHERTOP1.DESTOP.data_out [13]).
Adding EN signal on $auto$ff.cc:262:slice$5558 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [49], Q = \DESCIPHERTOP1.DESTOP.data_out [14]).
Adding EN signal on $auto$ff.cc:262:slice$5557 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [48], Q = \DESCIPHERTOP1.DESTOP.data_out [15]).
Adding EN signal on $auto$ff.cc:262:slice$5556 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [47], Q = \DESCIPHERTOP1.DESTOP.data_out [16]).
Adding EN signal on $auto$ff.cc:262:slice$5555 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [46], Q = \DESCIPHERTOP1.DESTOP.data_out [17]).
Adding EN signal on $auto$ff.cc:262:slice$5554 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [45], Q = \DESCIPHERTOP1.DESTOP.data_out [18]).
Adding EN signal on $auto$ff.cc:262:slice$5553 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [44], Q = \DESCIPHERTOP1.DESTOP.data_out [19]).
Adding EN signal on $auto$ff.cc:262:slice$5552 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [43], Q = \DESCIPHERTOP1.DESTOP.data_out [20]).
Adding EN signal on $auto$ff.cc:262:slice$5551 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [42], Q = \DESCIPHERTOP1.DESTOP.data_out [21]).
Adding EN signal on $auto$ff.cc:262:slice$5550 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [41], Q = \DESCIPHERTOP1.DESTOP.data_out [22]).
Adding EN signal on $auto$ff.cc:262:slice$5549 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [40], Q = \DESCIPHERTOP1.DESTOP.data_out [23]).
Adding EN signal on $auto$ff.cc:262:slice$5548 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [39], Q = \DESCIPHERTOP1.DESTOP.data_out [24]).
Adding EN signal on $auto$ff.cc:262:slice$5547 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [38], Q = \DESCIPHERTOP1.DESTOP.data_out [25]).
Adding EN signal on $auto$ff.cc:262:slice$5546 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [37], Q = \DESCIPHERTOP1.DESTOP.data_out [26]).
Adding EN signal on $auto$ff.cc:262:slice$5545 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [36], Q = \DESCIPHERTOP1.DESTOP.data_out [27]).
Adding EN signal on $auto$ff.cc:262:slice$5544 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [35], Q = \DESCIPHERTOP1.DESTOP.data_out [28]).
Adding EN signal on $auto$ff.cc:262:slice$5543 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [34], Q = \DESCIPHERTOP1.DESTOP.data_out [29]).
Adding EN signal on $auto$ff.cc:262:slice$5542 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [33], Q = \DESCIPHERTOP1.DESTOP.data_out [30]).
Adding EN signal on $auto$ff.cc:262:slice$5541 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [32], Q = \DESCIPHERTOP1.DESTOP.data_out [31]).
Adding EN signal on $auto$ff.cc:262:slice$5540 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [31], Q = \DESCIPHERTOP1.DESTOP.data_out [32]).
Adding EN signal on $auto$ff.cc:262:slice$5539 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [30], Q = \DESCIPHERTOP1.DESTOP.data_out [33]).
Adding EN signal on $auto$ff.cc:262:slice$5538 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [29], Q = \DESCIPHERTOP1.DESTOP.data_out [34]).
Adding EN signal on $auto$ff.cc:262:slice$5537 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [28], Q = \DESCIPHERTOP1.DESTOP.data_out [35]).
Adding EN signal on $auto$ff.cc:262:slice$5536 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [27], Q = \DESCIPHERTOP1.DESTOP.data_out [36]).
Adding EN signal on $auto$ff.cc:262:slice$5535 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [26], Q = \DESCIPHERTOP1.DESTOP.data_out [37]).
Adding EN signal on $auto$ff.cc:262:slice$5534 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [25], Q = \DESCIPHERTOP1.DESTOP.data_out [38]).
Adding EN signal on $auto$ff.cc:262:slice$5533 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [24], Q = \DESCIPHERTOP1.DESTOP.data_out [39]).
Adding EN signal on $auto$ff.cc:262:slice$5532 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [23], Q = \DESCIPHERTOP1.DESTOP.data_out [40]).
Adding EN signal on $auto$ff.cc:262:slice$5531 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [22], Q = \DESCIPHERTOP1.DESTOP.data_out [41]).
Adding EN signal on $auto$ff.cc:262:slice$5530 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [21], Q = \DESCIPHERTOP1.DESTOP.data_out [42]).
Adding EN signal on $auto$ff.cc:262:slice$5529 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [20], Q = \DESCIPHERTOP1.DESTOP.data_out [43]).
Adding EN signal on $auto$ff.cc:262:slice$5528 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [19], Q = \DESCIPHERTOP1.DESTOP.data_out [44]).
Adding EN signal on $auto$ff.cc:262:slice$5527 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [18], Q = \DESCIPHERTOP1.DESTOP.data_out [45]).
Adding EN signal on $auto$ff.cc:262:slice$5526 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [17], Q = \DESCIPHERTOP1.DESTOP.data_out [46]).
Adding EN signal on $auto$ff.cc:262:slice$5525 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [16], Q = \DESCIPHERTOP1.DESTOP.data_out [47]).
Adding EN signal on $auto$ff.cc:262:slice$5524 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [15], Q = \DESCIPHERTOP1.DESTOP.data_out [48]).
Adding EN signal on $auto$ff.cc:262:slice$5523 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [14], Q = \DESCIPHERTOP1.DESTOP.data_out [49]).
Adding EN signal on $auto$ff.cc:262:slice$5522 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [13], Q = \DESCIPHERTOP1.DESTOP.data_out [50]).
Adding EN signal on $auto$ff.cc:262:slice$5521 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [12], Q = \DESCIPHERTOP1.DESTOP.data_out [51]).
Adding EN signal on $auto$ff.cc:262:slice$5520 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [11], Q = \DESCIPHERTOP1.DESTOP.data_out [52]).
Adding EN signal on $auto$ff.cc:262:slice$5519 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [10], Q = \DESCIPHERTOP1.DESTOP.data_out [53]).
Adding EN signal on $auto$ff.cc:262:slice$5518 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [9], Q = \DESCIPHERTOP1.DESTOP.data_out [54]).
Adding EN signal on $auto$ff.cc:262:slice$5517 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [8], Q = \DESCIPHERTOP1.DESTOP.data_out [55]).
Adding EN signal on $auto$ff.cc:262:slice$5516 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [7], Q = \DESCIPHERTOP1.DESTOP.data_out [56]).
Adding EN signal on $auto$ff.cc:262:slice$5515 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [6], Q = \DESCIPHERTOP1.DESTOP.data_out [57]).
Adding EN signal on $auto$ff.cc:262:slice$5514 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [5], Q = \DESCIPHERTOP1.DESTOP.data_out [58]).
Adding EN signal on $auto$ff.cc:262:slice$5513 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [4], Q = \DESCIPHERTOP1.DESTOP.data_out [59]).
Adding EN signal on $auto$ff.cc:262:slice$5512 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [3], Q = \DESCIPHERTOP1.DESTOP.data_out [60]).
Adding EN signal on $auto$ff.cc:262:slice$5511 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [2], Q = \DESCIPHERTOP1.DESTOP.data_out [61]).
Adding EN signal on $auto$ff.cc:262:slice$5510 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [1], Q = \DESCIPHERTOP1.DESTOP.data_out [62]).
Adding EN signal on $auto$ff.cc:262:slice$5509 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6509 [0], Q = \DESCIPHERTOP1.DESTOP.data_out [63]).
Adding EN signal on $auto$ff.cc:262:slice$5440 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [31], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [0]).
Adding EN signal on $auto$ff.cc:262:slice$5439 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [30], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [1]).
Adding EN signal on $auto$ff.cc:262:slice$5438 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [29], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [2]).
Adding EN signal on $auto$ff.cc:262:slice$5437 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [28], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [3]).
Adding EN signal on $auto$ff.cc:262:slice$5436 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [27], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [4]).
Adding EN signal on $auto$ff.cc:262:slice$5435 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [26], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [5]).
Adding EN signal on $auto$ff.cc:262:slice$5434 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [25], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [6]).
Adding EN signal on $auto$ff.cc:262:slice$5433 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [24], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [7]).
Adding EN signal on $auto$ff.cc:262:slice$5432 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [23], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [8]).
Adding EN signal on $auto$ff.cc:262:slice$5431 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [22], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [9]).
Adding EN signal on $auto$ff.cc:262:slice$5430 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [21], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [10]).
Adding EN signal on $auto$ff.cc:262:slice$5429 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [20], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [11]).
Adding EN signal on $auto$ff.cc:262:slice$5428 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [19], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [12]).
Adding EN signal on $auto$ff.cc:262:slice$5427 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [18], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [13]).
Adding EN signal on $auto$ff.cc:262:slice$5426 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [17], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [14]).
Adding EN signal on $auto$ff.cc:262:slice$5425 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [16], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [15]).
Adding EN signal on $auto$ff.cc:262:slice$5424 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [15], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [16]).
Adding EN signal on $auto$ff.cc:262:slice$5423 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [14], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [17]).
Adding EN signal on $auto$ff.cc:262:slice$5422 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [13], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [18]).
Adding EN signal on $auto$ff.cc:262:slice$5421 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [12], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [19]).
Adding EN signal on $auto$ff.cc:262:slice$5420 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [11], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [20]).
Adding EN signal on $auto$ff.cc:262:slice$5419 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [10], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [21]).
Adding EN signal on $auto$ff.cc:262:slice$5418 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [9], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [22]).
Adding EN signal on $auto$ff.cc:262:slice$5417 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [8], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [23]).
Adding EN signal on $auto$ff.cc:262:slice$5416 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [7], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [24]).
Adding EN signal on $auto$ff.cc:262:slice$5415 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [6], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [25]).
Adding EN signal on $auto$ff.cc:262:slice$5414 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [5], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [26]).
Adding EN signal on $auto$ff.cc:262:slice$5413 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [4], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [27]).
Adding EN signal on $auto$ff.cc:262:slice$5412 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [3], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [28]).
Adding EN signal on $auto$ff.cc:262:slice$5411 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [2], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [29]).
Adding EN signal on $auto$ff.cc:262:slice$5410 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [1], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [30]).
Adding EN signal on $auto$ff.cc:262:slice$5409 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5801 [0], Q = \DESCIPHERTOP1.DESTOP.L_in_internal [31]).
Adding EN signal on $auto$ff.cc:262:slice$5317 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6087 [3], Q = \DESCIPHERTOP1.DESTOP.KeySelect [3]).
Adding EN signal on $auto$ff.cc:262:slice$5316 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6087 [2], Q = \DESCIPHERTOP1.DESTOP.KeySelect [2]).
Adding EN signal on $auto$ff.cc:262:slice$5315 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6087 [1], Q = \DESCIPHERTOP1.DESTOP.KeySelect [1]).
Adding EN signal on $auto$ff.cc:262:slice$5314 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6087 [0], Q = \DESCIPHERTOP1.DESTOP.KeySelect [0]).
Adding EN signal on $auto$ff.cc:262:slice$5227 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6118 [3], Q = \DESCIPHERTOP1.DESTOP.RoundCounter [3]).
Adding EN signal on $auto$ff.cc:262:slice$5226 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6118 [2], Q = \DESCIPHERTOP1.DESTOP.RoundCounter [2]).
Adding EN signal on $auto$ff.cc:262:slice$5225 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6118 [1], Q = \DESCIPHERTOP1.DESTOP.RoundCounter [1]).
Adding EN signal on $auto$ff.cc:262:slice$5224 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$6118 [0], Q = \DESCIPHERTOP1.DESTOP.RoundCounter [0]).
Adding EN signal on $auto$ff.cc:262:slice$36852 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [31], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [0]).
Adding EN signal on $auto$ff.cc:262:slice$36851 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [30], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [1]).
Adding EN signal on $auto$ff.cc:262:slice$36850 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [29], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [2]).
Adding EN signal on $auto$ff.cc:262:slice$36849 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [28], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [3]).
Adding EN signal on $auto$ff.cc:262:slice$36848 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [27], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [4]).
Adding EN signal on $auto$ff.cc:262:slice$36847 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [26], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [5]).
Adding EN signal on $auto$ff.cc:262:slice$36846 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [25], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [6]).
Adding EN signal on $auto$ff.cc:262:slice$36845 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [24], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [7]).
Adding EN signal on $auto$ff.cc:262:slice$36844 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [23], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [8]).
Adding EN signal on $auto$ff.cc:262:slice$36843 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [22], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [9]).
Adding EN signal on $auto$ff.cc:262:slice$36842 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [21], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [10]).
Adding EN signal on $auto$ff.cc:262:slice$36841 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [20], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [11]).
Adding EN signal on $auto$ff.cc:262:slice$36840 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [19], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [12]).
Adding EN signal on $auto$ff.cc:262:slice$36839 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [18], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [13]).
Adding EN signal on $auto$ff.cc:262:slice$36838 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [17], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [14]).
Adding EN signal on $auto$ff.cc:262:slice$36837 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [16], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [15]).
Adding EN signal on $auto$ff.cc:262:slice$36836 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [15], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [16]).
Adding EN signal on $auto$ff.cc:262:slice$36835 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [14], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [17]).
Adding EN signal on $auto$ff.cc:262:slice$36834 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [13], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [18]).
Adding EN signal on $auto$ff.cc:262:slice$36833 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [12], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [19]).
Adding EN signal on $auto$ff.cc:262:slice$36832 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [11], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [20]).
Adding EN signal on $auto$ff.cc:262:slice$36831 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [10], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [21]).
Adding EN signal on $auto$ff.cc:262:slice$36830 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [9], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [22]).
Adding EN signal on $auto$ff.cc:262:slice$36829 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [8], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [23]).
Adding EN signal on $auto$ff.cc:262:slice$36828 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [7], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [24]).
Adding EN signal on $auto$ff.cc:262:slice$36827 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [6], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [25]).
Adding EN signal on $auto$ff.cc:262:slice$36826 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [5], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [26]).
Adding EN signal on $auto$ff.cc:262:slice$36825 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [4], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [27]).
Adding EN signal on $auto$ff.cc:262:slice$36824 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [3], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [28]).
Adding EN signal on $auto$ff.cc:262:slice$36823 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [2], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [29]).
Adding EN signal on $auto$ff.cc:262:slice$36822 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [1], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [30]).
Adding EN signal on $auto$ff.cc:262:slice$36821 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36274 [0], Q = \DESCIPHERTOP3.DESTOP.R_in_internal [31]).
Adding EN signal on $auto$ff.cc:262:slice$36820 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$35851, Q = \DESCIPHERTOP3.DESTOP.des_out_rdy).
Adding EN signal on $auto$ff.cc:262:slice$35818 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [63], Q = \DESCIPHERTOP3.DESTOP.data_out [0]).
Adding EN signal on $auto$ff.cc:262:slice$35817 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [62], Q = \DESCIPHERTOP3.DESTOP.data_out [1]).
Adding EN signal on $auto$ff.cc:262:slice$35816 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [61], Q = \DESCIPHERTOP3.DESTOP.data_out [2]).
Adding EN signal on $auto$ff.cc:262:slice$35815 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [60], Q = \DESCIPHERTOP3.DESTOP.data_out [3]).
Adding EN signal on $auto$ff.cc:262:slice$35814 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [59], Q = \DESCIPHERTOP3.DESTOP.data_out [4]).
Adding EN signal on $auto$ff.cc:262:slice$35813 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [58], Q = \DESCIPHERTOP3.DESTOP.data_out [5]).
Adding EN signal on $auto$ff.cc:262:slice$35812 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [57], Q = \DESCIPHERTOP3.DESTOP.data_out [6]).
Adding EN signal on $auto$ff.cc:262:slice$35811 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [56], Q = \DESCIPHERTOP3.DESTOP.data_out [7]).
Adding EN signal on $auto$ff.cc:262:slice$35810 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [55], Q = \DESCIPHERTOP3.DESTOP.data_out [8]).
Adding EN signal on $auto$ff.cc:262:slice$35809 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [54], Q = \DESCIPHERTOP3.DESTOP.data_out [9]).
Adding EN signal on $auto$ff.cc:262:slice$35808 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [53], Q = \DESCIPHERTOP3.DESTOP.data_out [10]).
Adding EN signal on $auto$ff.cc:262:slice$35807 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [52], Q = \DESCIPHERTOP3.DESTOP.data_out [11]).
Adding EN signal on $auto$ff.cc:262:slice$35806 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [51], Q = \DESCIPHERTOP3.DESTOP.data_out [12]).
Adding EN signal on $auto$ff.cc:262:slice$35805 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [50], Q = \DESCIPHERTOP3.DESTOP.data_out [13]).
Adding EN signal on $auto$ff.cc:262:slice$35804 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [49], Q = \DESCIPHERTOP3.DESTOP.data_out [14]).
Adding EN signal on $auto$ff.cc:262:slice$35803 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [48], Q = \DESCIPHERTOP3.DESTOP.data_out [15]).
Adding EN signal on $auto$ff.cc:262:slice$35802 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [47], Q = \DESCIPHERTOP3.DESTOP.data_out [16]).
Adding EN signal on $auto$ff.cc:262:slice$35801 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [46], Q = \DESCIPHERTOP3.DESTOP.data_out [17]).
Adding EN signal on $auto$ff.cc:262:slice$35800 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [45], Q = \DESCIPHERTOP3.DESTOP.data_out [18]).
Adding EN signal on $auto$ff.cc:262:slice$35799 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [44], Q = \DESCIPHERTOP3.DESTOP.data_out [19]).
Adding EN signal on $auto$ff.cc:262:slice$35798 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [43], Q = \DESCIPHERTOP3.DESTOP.data_out [20]).
Adding EN signal on $auto$ff.cc:262:slice$35797 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [42], Q = \DESCIPHERTOP3.DESTOP.data_out [21]).
Adding EN signal on $auto$ff.cc:262:slice$35796 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [41], Q = \DESCIPHERTOP3.DESTOP.data_out [22]).
Adding EN signal on $auto$ff.cc:262:slice$35795 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [40], Q = \DESCIPHERTOP3.DESTOP.data_out [23]).
Adding EN signal on $auto$ff.cc:262:slice$35794 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [39], Q = \DESCIPHERTOP3.DESTOP.data_out [24]).
Adding EN signal on $auto$ff.cc:262:slice$35793 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [38], Q = \DESCIPHERTOP3.DESTOP.data_out [25]).
Adding EN signal on $auto$ff.cc:262:slice$35792 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [37], Q = \DESCIPHERTOP3.DESTOP.data_out [26]).
Adding EN signal on $auto$ff.cc:262:slice$35791 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [36], Q = \DESCIPHERTOP3.DESTOP.data_out [27]).
Adding EN signal on $auto$ff.cc:262:slice$35790 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [35], Q = \DESCIPHERTOP3.DESTOP.data_out [28]).
Adding EN signal on $auto$ff.cc:262:slice$35789 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [34], Q = \DESCIPHERTOP3.DESTOP.data_out [29]).
Adding EN signal on $auto$ff.cc:262:slice$35788 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [33], Q = \DESCIPHERTOP3.DESTOP.data_out [30]).
Adding EN signal on $auto$ff.cc:262:slice$35787 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [32], Q = \DESCIPHERTOP3.DESTOP.data_out [31]).
Adding EN signal on $auto$ff.cc:262:slice$35786 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [31], Q = \DESCIPHERTOP3.DESTOP.data_out [32]).
Adding EN signal on $auto$ff.cc:262:slice$35785 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [30], Q = \DESCIPHERTOP3.DESTOP.data_out [33]).
Adding EN signal on $auto$ff.cc:262:slice$35784 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [29], Q = \DESCIPHERTOP3.DESTOP.data_out [34]).
Adding EN signal on $auto$ff.cc:262:slice$35783 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [28], Q = \DESCIPHERTOP3.DESTOP.data_out [35]).
Adding EN signal on $auto$ff.cc:262:slice$35782 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [27], Q = \DESCIPHERTOP3.DESTOP.data_out [36]).
Adding EN signal on $auto$ff.cc:262:slice$35781 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [26], Q = \DESCIPHERTOP3.DESTOP.data_out [37]).
Adding EN signal on $auto$ff.cc:262:slice$35780 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [25], Q = \DESCIPHERTOP3.DESTOP.data_out [38]).
Adding EN signal on $auto$ff.cc:262:slice$35779 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [24], Q = \DESCIPHERTOP3.DESTOP.data_out [39]).
Adding EN signal on $auto$ff.cc:262:slice$35778 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [23], Q = \DESCIPHERTOP3.DESTOP.data_out [40]).
Adding EN signal on $auto$ff.cc:262:slice$35777 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [22], Q = \DESCIPHERTOP3.DESTOP.data_out [41]).
Adding EN signal on $auto$ff.cc:262:slice$35776 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [21], Q = \DESCIPHERTOP3.DESTOP.data_out [42]).
Adding EN signal on $auto$ff.cc:262:slice$35775 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [20], Q = \DESCIPHERTOP3.DESTOP.data_out [43]).
Adding EN signal on $auto$ff.cc:262:slice$35774 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [19], Q = \DESCIPHERTOP3.DESTOP.data_out [44]).
Adding EN signal on $auto$ff.cc:262:slice$35773 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [18], Q = \DESCIPHERTOP3.DESTOP.data_out [45]).
Adding EN signal on $auto$ff.cc:262:slice$35772 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [17], Q = \DESCIPHERTOP3.DESTOP.data_out [46]).
Adding EN signal on $auto$ff.cc:262:slice$35771 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [16], Q = \DESCIPHERTOP3.DESTOP.data_out [47]).
Adding EN signal on $auto$ff.cc:262:slice$35770 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [15], Q = \DESCIPHERTOP3.DESTOP.data_out [48]).
Adding EN signal on $auto$ff.cc:262:slice$35769 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [14], Q = \DESCIPHERTOP3.DESTOP.data_out [49]).
Adding EN signal on $auto$ff.cc:262:slice$35768 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [13], Q = \DESCIPHERTOP3.DESTOP.data_out [50]).
Adding EN signal on $auto$ff.cc:262:slice$35767 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [12], Q = \DESCIPHERTOP3.DESTOP.data_out [51]).
Adding EN signal on $auto$ff.cc:262:slice$35766 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [11], Q = \DESCIPHERTOP3.DESTOP.data_out [52]).
Adding EN signal on $auto$ff.cc:262:slice$35765 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [10], Q = \DESCIPHERTOP3.DESTOP.data_out [53]).
Adding EN signal on $auto$ff.cc:262:slice$35764 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [9], Q = \DESCIPHERTOP3.DESTOP.data_out [54]).
Adding EN signal on $auto$ff.cc:262:slice$35763 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [8], Q = \DESCIPHERTOP3.DESTOP.data_out [55]).
Adding EN signal on $auto$ff.cc:262:slice$35762 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [7], Q = \DESCIPHERTOP3.DESTOP.data_out [56]).
Adding EN signal on $auto$ff.cc:262:slice$35761 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [6], Q = \DESCIPHERTOP3.DESTOP.data_out [57]).
Adding EN signal on $auto$ff.cc:262:slice$35760 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [5], Q = \DESCIPHERTOP3.DESTOP.data_out [58]).
Adding EN signal on $auto$ff.cc:262:slice$35759 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [4], Q = \DESCIPHERTOP3.DESTOP.data_out [59]).
Adding EN signal on $auto$ff.cc:262:slice$35758 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [3], Q = \DESCIPHERTOP3.DESTOP.data_out [60]).
Adding EN signal on $auto$ff.cc:262:slice$35757 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [2], Q = \DESCIPHERTOP3.DESTOP.data_out [61]).
Adding EN signal on $auto$ff.cc:262:slice$35756 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [1], Q = \DESCIPHERTOP3.DESTOP.data_out [62]).
Adding EN signal on $auto$ff.cc:262:slice$35755 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36755 [0], Q = \DESCIPHERTOP3.DESTOP.data_out [63]).
Adding EN signal on $auto$ff.cc:262:slice$35686 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [31], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [0]).
Adding EN signal on $auto$ff.cc:262:slice$35685 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [30], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [1]).
Adding EN signal on $auto$ff.cc:262:slice$35684 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [29], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [2]).
Adding EN signal on $auto$ff.cc:262:slice$35683 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [28], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [3]).
Adding EN signal on $auto$ff.cc:262:slice$35682 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [27], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [4]).
Adding EN signal on $auto$ff.cc:262:slice$35681 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [26], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [5]).
Adding EN signal on $auto$ff.cc:262:slice$35680 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [25], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [6]).
Adding EN signal on $auto$ff.cc:262:slice$35679 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [24], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [7]).
Adding EN signal on $auto$ff.cc:262:slice$35678 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [23], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [8]).
Adding EN signal on $auto$ff.cc:262:slice$35677 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [22], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [9]).
Adding EN signal on $auto$ff.cc:262:slice$35676 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [21], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [10]).
Adding EN signal on $auto$ff.cc:262:slice$35675 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [20], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [11]).
Adding EN signal on $auto$ff.cc:262:slice$35674 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [19], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [12]).
Adding EN signal on $auto$ff.cc:262:slice$35673 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [18], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [13]).
Adding EN signal on $auto$ff.cc:262:slice$35672 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [17], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [14]).
Adding EN signal on $auto$ff.cc:262:slice$35671 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [16], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [15]).
Adding EN signal on $auto$ff.cc:262:slice$35670 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [15], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [16]).
Adding EN signal on $auto$ff.cc:262:slice$35669 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [14], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [17]).
Adding EN signal on $auto$ff.cc:262:slice$35668 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [13], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [18]).
Adding EN signal on $auto$ff.cc:262:slice$35667 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [12], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [19]).
Adding EN signal on $auto$ff.cc:262:slice$35666 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [11], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [20]).
Adding EN signal on $auto$ff.cc:262:slice$35665 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [10], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [21]).
Adding EN signal on $auto$ff.cc:262:slice$35664 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [9], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [22]).
Adding EN signal on $auto$ff.cc:262:slice$35663 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [8], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [23]).
Adding EN signal on $auto$ff.cc:262:slice$35662 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [7], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [24]).
Adding EN signal on $auto$ff.cc:262:slice$35661 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [6], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [25]).
Adding EN signal on $auto$ff.cc:262:slice$35660 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [5], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [26]).
Adding EN signal on $auto$ff.cc:262:slice$35659 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [4], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [27]).
Adding EN signal on $auto$ff.cc:262:slice$35658 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [3], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [28]).
Adding EN signal on $auto$ff.cc:262:slice$35657 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [2], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [29]).
Adding EN signal on $auto$ff.cc:262:slice$35656 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [1], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [30]).
Adding EN signal on $auto$ff.cc:262:slice$35655 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36047 [0], Q = \DESCIPHERTOP3.DESTOP.L_in_internal [31]).
Adding EN signal on $auto$ff.cc:262:slice$35575 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36333 [3], Q = \DESCIPHERTOP3.DESTOP.KeySelect [3]).
Adding EN signal on $auto$ff.cc:262:slice$35574 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36333 [2], Q = \DESCIPHERTOP3.DESTOP.KeySelect [2]).
Adding EN signal on $auto$ff.cc:262:slice$35573 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36333 [1], Q = \DESCIPHERTOP3.DESTOP.KeySelect [1]).
Adding EN signal on $auto$ff.cc:262:slice$35572 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36333 [0], Q = \DESCIPHERTOP3.DESTOP.KeySelect [0]).
Adding EN signal on $auto$ff.cc:262:slice$35501 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36364 [3], Q = \DESCIPHERTOP3.DESTOP.RoundCounter [3]).
Adding EN signal on $auto$ff.cc:262:slice$35500 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36364 [2], Q = \DESCIPHERTOP3.DESTOP.RoundCounter [2]).
Adding EN signal on $auto$ff.cc:262:slice$35499 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36364 [1], Q = \DESCIPHERTOP3.DESTOP.RoundCounter [1]).
Adding EN signal on $auto$ff.cc:262:slice$35498 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$36364 [0], Q = \DESCIPHERTOP3.DESTOP.RoundCounter [0]).
Adding EN signal on $auto$ff.cc:262:slice$21706 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [31], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [0]).
Adding EN signal on $auto$ff.cc:262:slice$21705 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [30], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [1]).
Adding EN signal on $auto$ff.cc:262:slice$21704 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [29], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [2]).
Adding EN signal on $auto$ff.cc:262:slice$21703 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [28], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [3]).
Adding EN signal on $auto$ff.cc:262:slice$21702 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [27], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [4]).
Adding EN signal on $auto$ff.cc:262:slice$21701 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [26], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [5]).
Adding EN signal on $auto$ff.cc:262:slice$21700 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [25], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [6]).
Adding EN signal on $auto$ff.cc:262:slice$21699 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [24], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [7]).
Adding EN signal on $auto$ff.cc:262:slice$21698 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [23], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [8]).
Adding EN signal on $auto$ff.cc:262:slice$21697 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [22], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [9]).
Adding EN signal on $auto$ff.cc:262:slice$21696 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [21], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [10]).
Adding EN signal on $auto$ff.cc:262:slice$21695 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [20], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [11]).
Adding EN signal on $auto$ff.cc:262:slice$21694 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [19], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [12]).
Adding EN signal on $auto$ff.cc:262:slice$21693 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [18], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [13]).
Adding EN signal on $auto$ff.cc:262:slice$21692 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [17], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [14]).
Adding EN signal on $auto$ff.cc:262:slice$21691 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [16], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [15]).
Adding EN signal on $auto$ff.cc:262:slice$21690 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [15], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [16]).
Adding EN signal on $auto$ff.cc:262:slice$21689 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [14], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [17]).
Adding EN signal on $auto$ff.cc:262:slice$21688 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [13], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [18]).
Adding EN signal on $auto$ff.cc:262:slice$21687 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [12], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [19]).
Adding EN signal on $auto$ff.cc:262:slice$21686 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [11], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [20]).
Adding EN signal on $auto$ff.cc:262:slice$21685 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [10], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [21]).
Adding EN signal on $auto$ff.cc:262:slice$21684 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [9], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [22]).
Adding EN signal on $auto$ff.cc:262:slice$21683 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [8], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [23]).
Adding EN signal on $auto$ff.cc:262:slice$21682 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [7], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [24]).
Adding EN signal on $auto$ff.cc:262:slice$21681 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [6], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [25]).
Adding EN signal on $auto$ff.cc:262:slice$21680 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [5], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [26]).
Adding EN signal on $auto$ff.cc:262:slice$21679 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [4], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [27]).
Adding EN signal on $auto$ff.cc:262:slice$21678 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [3], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [28]).
Adding EN signal on $auto$ff.cc:262:slice$21677 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [2], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [29]).
Adding EN signal on $auto$ff.cc:262:slice$21676 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [1], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [30]).
Adding EN signal on $auto$ff.cc:262:slice$21675 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21128 [0], Q = \DESCIPHERTOP2.DESTOP.R_in_internal [31]).
Adding EN signal on $auto$ff.cc:262:slice$21674 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20705, Q = \DESCIPHERTOP2.DESTOP.des_out_rdy).
Adding EN signal on $auto$ff.cc:262:slice$20672 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [63], Q = \DESCIPHERTOP2.DESTOP.data_out [0]).
Adding EN signal on $auto$ff.cc:262:slice$20671 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [62], Q = \DESCIPHERTOP2.DESTOP.data_out [1]).
Adding EN signal on $auto$ff.cc:262:slice$20670 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [61], Q = \DESCIPHERTOP2.DESTOP.data_out [2]).
Adding EN signal on $auto$ff.cc:262:slice$20669 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [60], Q = \DESCIPHERTOP2.DESTOP.data_out [3]).
Adding EN signal on $auto$ff.cc:262:slice$20668 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [59], Q = \DESCIPHERTOP2.DESTOP.data_out [4]).
Adding EN signal on $auto$ff.cc:262:slice$20667 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [58], Q = \DESCIPHERTOP2.DESTOP.data_out [5]).
Adding EN signal on $auto$ff.cc:262:slice$20666 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [57], Q = \DESCIPHERTOP2.DESTOP.data_out [6]).
Adding EN signal on $auto$ff.cc:262:slice$20665 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [56], Q = \DESCIPHERTOP2.DESTOP.data_out [7]).
Adding EN signal on $auto$ff.cc:262:slice$20664 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [55], Q = \DESCIPHERTOP2.DESTOP.data_out [8]).
Adding EN signal on $auto$ff.cc:262:slice$20663 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [54], Q = \DESCIPHERTOP2.DESTOP.data_out [9]).
Adding EN signal on $auto$ff.cc:262:slice$20662 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [53], Q = \DESCIPHERTOP2.DESTOP.data_out [10]).
Adding EN signal on $auto$ff.cc:262:slice$20661 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [52], Q = \DESCIPHERTOP2.DESTOP.data_out [11]).
Adding EN signal on $auto$ff.cc:262:slice$20660 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [51], Q = \DESCIPHERTOP2.DESTOP.data_out [12]).
Adding EN signal on $auto$ff.cc:262:slice$20659 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [50], Q = \DESCIPHERTOP2.DESTOP.data_out [13]).
Adding EN signal on $auto$ff.cc:262:slice$20658 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [49], Q = \DESCIPHERTOP2.DESTOP.data_out [14]).
Adding EN signal on $auto$ff.cc:262:slice$20657 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [48], Q = \DESCIPHERTOP2.DESTOP.data_out [15]).
Adding EN signal on $auto$ff.cc:262:slice$20656 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [47], Q = \DESCIPHERTOP2.DESTOP.data_out [16]).
Adding EN signal on $auto$ff.cc:262:slice$20655 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [46], Q = \DESCIPHERTOP2.DESTOP.data_out [17]).
Adding EN signal on $auto$ff.cc:262:slice$20654 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [45], Q = \DESCIPHERTOP2.DESTOP.data_out [18]).
Adding EN signal on $auto$ff.cc:262:slice$20653 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [44], Q = \DESCIPHERTOP2.DESTOP.data_out [19]).
Adding EN signal on $auto$ff.cc:262:slice$20652 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [43], Q = \DESCIPHERTOP2.DESTOP.data_out [20]).
Adding EN signal on $auto$ff.cc:262:slice$20651 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [42], Q = \DESCIPHERTOP2.DESTOP.data_out [21]).
Adding EN signal on $auto$ff.cc:262:slice$20650 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [41], Q = \DESCIPHERTOP2.DESTOP.data_out [22]).
Adding EN signal on $auto$ff.cc:262:slice$20649 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [40], Q = \DESCIPHERTOP2.DESTOP.data_out [23]).
Adding EN signal on $auto$ff.cc:262:slice$20648 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [39], Q = \DESCIPHERTOP2.DESTOP.data_out [24]).
Adding EN signal on $auto$ff.cc:262:slice$20647 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [38], Q = \DESCIPHERTOP2.DESTOP.data_out [25]).
Adding EN signal on $auto$ff.cc:262:slice$20646 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [37], Q = \DESCIPHERTOP2.DESTOP.data_out [26]).
Adding EN signal on $auto$ff.cc:262:slice$20645 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [36], Q = \DESCIPHERTOP2.DESTOP.data_out [27]).
Adding EN signal on $auto$ff.cc:262:slice$20644 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [35], Q = \DESCIPHERTOP2.DESTOP.data_out [28]).
Adding EN signal on $auto$ff.cc:262:slice$20643 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [34], Q = \DESCIPHERTOP2.DESTOP.data_out [29]).
Adding EN signal on $auto$ff.cc:262:slice$20642 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [33], Q = \DESCIPHERTOP2.DESTOP.data_out [30]).
Adding EN signal on $auto$ff.cc:262:slice$20641 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [32], Q = \DESCIPHERTOP2.DESTOP.data_out [31]).
Adding EN signal on $auto$ff.cc:262:slice$20640 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [31], Q = \DESCIPHERTOP2.DESTOP.data_out [32]).
Adding EN signal on $auto$ff.cc:262:slice$20639 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [30], Q = \DESCIPHERTOP2.DESTOP.data_out [33]).
Adding EN signal on $auto$ff.cc:262:slice$20638 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [29], Q = \DESCIPHERTOP2.DESTOP.data_out [34]).
Adding EN signal on $auto$ff.cc:262:slice$20637 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [28], Q = \DESCIPHERTOP2.DESTOP.data_out [35]).
Adding EN signal on $auto$ff.cc:262:slice$20636 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [27], Q = \DESCIPHERTOP2.DESTOP.data_out [36]).
Adding EN signal on $auto$ff.cc:262:slice$20635 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [26], Q = \DESCIPHERTOP2.DESTOP.data_out [37]).
Adding EN signal on $auto$ff.cc:262:slice$20634 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [25], Q = \DESCIPHERTOP2.DESTOP.data_out [38]).
Adding EN signal on $auto$ff.cc:262:slice$20633 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [24], Q = \DESCIPHERTOP2.DESTOP.data_out [39]).
Adding EN signal on $auto$ff.cc:262:slice$20632 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [23], Q = \DESCIPHERTOP2.DESTOP.data_out [40]).
Adding EN signal on $auto$ff.cc:262:slice$20631 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [22], Q = \DESCIPHERTOP2.DESTOP.data_out [41]).
Adding EN signal on $auto$ff.cc:262:slice$20630 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [21], Q = \DESCIPHERTOP2.DESTOP.data_out [42]).
Adding EN signal on $auto$ff.cc:262:slice$20629 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [20], Q = \DESCIPHERTOP2.DESTOP.data_out [43]).
Adding EN signal on $auto$ff.cc:262:slice$20628 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [19], Q = \DESCIPHERTOP2.DESTOP.data_out [44]).
Adding EN signal on $auto$ff.cc:262:slice$20627 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [18], Q = \DESCIPHERTOP2.DESTOP.data_out [45]).
Adding EN signal on $auto$ff.cc:262:slice$20626 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [17], Q = \DESCIPHERTOP2.DESTOP.data_out [46]).
Adding EN signal on $auto$ff.cc:262:slice$20625 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [16], Q = \DESCIPHERTOP2.DESTOP.data_out [47]).
Adding EN signal on $auto$ff.cc:262:slice$20624 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [15], Q = \DESCIPHERTOP2.DESTOP.data_out [48]).
Adding EN signal on $auto$ff.cc:262:slice$20623 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [14], Q = \DESCIPHERTOP2.DESTOP.data_out [49]).
Adding EN signal on $auto$ff.cc:262:slice$20622 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [13], Q = \DESCIPHERTOP2.DESTOP.data_out [50]).
Adding EN signal on $auto$ff.cc:262:slice$20621 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [12], Q = \DESCIPHERTOP2.DESTOP.data_out [51]).
Adding EN signal on $auto$ff.cc:262:slice$20620 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [11], Q = \DESCIPHERTOP2.DESTOP.data_out [52]).
Adding EN signal on $auto$ff.cc:262:slice$20619 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [10], Q = \DESCIPHERTOP2.DESTOP.data_out [53]).
Adding EN signal on $auto$ff.cc:262:slice$20618 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [9], Q = \DESCIPHERTOP2.DESTOP.data_out [54]).
Adding EN signal on $auto$ff.cc:262:slice$20617 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [8], Q = \DESCIPHERTOP2.DESTOP.data_out [55]).
Adding EN signal on $auto$ff.cc:262:slice$20616 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [7], Q = \DESCIPHERTOP2.DESTOP.data_out [56]).
Adding EN signal on $auto$ff.cc:262:slice$20615 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [6], Q = \DESCIPHERTOP2.DESTOP.data_out [57]).
Adding EN signal on $auto$ff.cc:262:slice$20614 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [5], Q = \DESCIPHERTOP2.DESTOP.data_out [58]).
Adding EN signal on $auto$ff.cc:262:slice$20613 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [4], Q = \DESCIPHERTOP2.DESTOP.data_out [59]).
Adding EN signal on $auto$ff.cc:262:slice$20612 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [3], Q = \DESCIPHERTOP2.DESTOP.data_out [60]).
Adding EN signal on $auto$ff.cc:262:slice$20611 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [2], Q = \DESCIPHERTOP2.DESTOP.data_out [61]).
Adding EN signal on $auto$ff.cc:262:slice$20610 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [1], Q = \DESCIPHERTOP2.DESTOP.data_out [62]).
Adding EN signal on $auto$ff.cc:262:slice$20609 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21609 [0], Q = \DESCIPHERTOP2.DESTOP.data_out [63]).
Adding EN signal on $auto$ff.cc:262:slice$20540 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [31], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [0]).
Adding EN signal on $auto$ff.cc:262:slice$20539 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [30], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [1]).
Adding EN signal on $auto$ff.cc:262:slice$20538 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [29], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [2]).
Adding EN signal on $auto$ff.cc:262:slice$20537 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [28], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [3]).
Adding EN signal on $auto$ff.cc:262:slice$20536 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [27], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [4]).
Adding EN signal on $auto$ff.cc:262:slice$20535 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [26], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [5]).
Adding EN signal on $auto$ff.cc:262:slice$20534 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [25], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [6]).
Adding EN signal on $auto$ff.cc:262:slice$20533 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [24], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [7]).
Adding EN signal on $auto$ff.cc:262:slice$20532 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [23], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [8]).
Adding EN signal on $auto$ff.cc:262:slice$20531 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [22], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [9]).
Adding EN signal on $auto$ff.cc:262:slice$20530 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [21], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [10]).
Adding EN signal on $auto$ff.cc:262:slice$20529 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [20], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [11]).
Adding EN signal on $auto$ff.cc:262:slice$20528 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [19], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [12]).
Adding EN signal on $auto$ff.cc:262:slice$20527 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [18], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [13]).
Adding EN signal on $auto$ff.cc:262:slice$20526 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [17], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [14]).
Adding EN signal on $auto$ff.cc:262:slice$20525 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [16], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [15]).
Adding EN signal on $auto$ff.cc:262:slice$20524 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [15], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [16]).
Adding EN signal on $auto$ff.cc:262:slice$20523 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [14], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [17]).
Adding EN signal on $auto$ff.cc:262:slice$20522 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [13], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [18]).
Adding EN signal on $auto$ff.cc:262:slice$20521 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [12], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [19]).
Adding EN signal on $auto$ff.cc:262:slice$20520 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [11], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [20]).
Adding EN signal on $auto$ff.cc:262:slice$20519 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [10], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [21]).
Adding EN signal on $auto$ff.cc:262:slice$20518 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [9], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [22]).
Adding EN signal on $auto$ff.cc:262:slice$20517 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [8], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [23]).
Adding EN signal on $auto$ff.cc:262:slice$20516 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [7], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [24]).
Adding EN signal on $auto$ff.cc:262:slice$20515 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [6], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [25]).
Adding EN signal on $auto$ff.cc:262:slice$20514 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [5], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [26]).
Adding EN signal on $auto$ff.cc:262:slice$20513 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [4], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [27]).
Adding EN signal on $auto$ff.cc:262:slice$20512 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [3], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [28]).
Adding EN signal on $auto$ff.cc:262:slice$20511 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [2], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [29]).
Adding EN signal on $auto$ff.cc:262:slice$20510 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [1], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [30]).
Adding EN signal on $auto$ff.cc:262:slice$20509 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20901 [0], Q = \DESCIPHERTOP2.DESTOP.L_in_internal [31]).
Adding EN signal on $auto$ff.cc:262:slice$20429 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21187 [3], Q = \DESCIPHERTOP2.DESTOP.KeySelect [3]).
Adding EN signal on $auto$ff.cc:262:slice$20428 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21187 [2], Q = \DESCIPHERTOP2.DESTOP.KeySelect [2]).
Adding EN signal on $auto$ff.cc:262:slice$20427 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21187 [1], Q = \DESCIPHERTOP2.DESTOP.KeySelect [1]).
Adding EN signal on $auto$ff.cc:262:slice$20426 ($_DFFE_PN_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21187 [0], Q = \DESCIPHERTOP2.DESTOP.KeySelect [0]).
Adding EN signal on $auto$ff.cc:262:slice$20351 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21218 [3], Q = \DESCIPHERTOP2.DESTOP.RoundCounter [3]).
Adding EN signal on $auto$ff.cc:262:slice$20350 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21218 [2], Q = \DESCIPHERTOP2.DESTOP.RoundCounter [2]).
Adding EN signal on $auto$ff.cc:262:slice$20349 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$21218 [1], Q = \DESCIPHERTOP2.DESTOP.RoundCounter [1]).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..
Removed 0 unused cells and 1827 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.
<suppressed ~5226 debug messages>

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
<suppressed ~18462 debug messages>
Removed a total of 6154 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..
Removed 0 unused cells and 6762 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

3.27.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..

yosys> opt_expr

3.27.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

3.27.30. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.
<suppressed ~4739 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$50278 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$35832 [1], Q = \DESCIPHERTOP3.DESTOP.nextstate [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50277 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$35832 [0], Q = \DESCIPHERTOP3.DESTOP.nextstate [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$20034 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5586 [1], Q = \DESCIPHERTOP1.DESTOP.nextstate [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$20033 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5586 [0], Q = \DESCIPHERTOP1.DESTOP.nextstate [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$35131 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20686 [0], Q = \DESCIPHERTOP2.DESTOP.nextstate [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$35133 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20686 [2], Q = \DESCIPHERTOP2.DESTOP.nextstate [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50279 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$35832 [2], Q = \DESCIPHERTOP3.DESTOP.nextstate [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$20035 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$5586 [2], Q = \DESCIPHERTOP1.DESTOP.nextstate [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$35132 ($_SDFF_PP0_) from module tdes_top (D = $auto$simplemap.cc:309:simplemap_bmux$20686 [1], Q = \DESCIPHERTOP2.DESTOP.nextstate [1], rval = 1'0).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..
Removed 9 unused cells and 71 unused wires.
<suppressed ~10 debug messages>

3.28.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

yosys> opt_merge

3.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_dff

3.28.8. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

3.28.10. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$20329 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$50774
        $auto$simplemap.cc:86:simplemap_bitop$50727

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$35427 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$50748
        $auto$simplemap.cc:86:simplemap_bitop$50664

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$50569 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$50685
        $auto$simplemap.cc:86:simplemap_bitop$50816


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.
<suppressed ~3 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

3.30.18. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  99 cells in clk=\clock, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$84471
  99 cells in clk=\clock, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$84461
  99 cells in clk=\clock, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$84451
  67 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$76128, arst={ }, srst={ }
  5 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$76072, arst={ }, srst=\reset
  2925 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$74538, arst={ }, srst={ }
  15 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$74415, arst={ }, srst=\reset
  68 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$68939, arst={ }, srst={ }
  5 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$68883, arst={ }, srst=\reset
  2925 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$67349, arst={ }, srst={ }
  15 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$67226, arst={ }, srst=\reset
  68 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$61750, arst={ }, srst={ }
  5 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$61694, arst={ }, srst=\reset
  2925 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$60160, arst={ }, srst={ }
  15 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$60115, arst={ }, srst=\reset
  64 cells in clk=\clock, en=\lddata_internal, arst={ }, srst={ }
  175 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3953, arst={ }, srst={ }
  65 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3979, arst={ }, srst={ }
  17 cells in clk=\clock, en=\reset, arst={ }, srst={ }
  5 cells in clk=\clock, en={ }, arst={ }, srst=\reset
  1 cells in clk=\clock, en=\nextstate, arst={ }, srst=\reset
  226 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3933, arst={ }, srst={ }
  64 cells in clk=\clock, en=\DESCIPHERTOP2.DESTOP.des_out_rdy, arst={ }, srst={ }
  64 cells in clk=\clock, en=\DESCIPHERTOP1.DESTOP.des_out_rdy, arst={ }, srst={ }
  2443 cells in clk=\clock, en=!\reset, arst={ }, srst={ }
  8 cells in clk=\clock, en={ }, arst={ }, srst={ }

3.31.2. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, synchronously reset by $auto$opt_dff.cc:253:combine_resets$84471
Extracted 99 gates and 245 wires to a netlist network with 144 inputs and 85 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               MUX cells:       68
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               AND cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        5
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:      144
ABC RESULTS:          output signals:       85
Removing temp directory.

3.31.3. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, synchronously reset by $auto$opt_dff.cc:253:combine_resets$84461
Extracted 99 gates and 245 wires to a netlist network with 144 inputs and 85 outputs.

3.31.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:               MUX cells:       68
ABC RESULTS:               AND cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        5
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        5
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:      144
ABC RESULTS:          output signals:       85
Removing temp directory.

3.31.4. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, synchronously reset by $auto$opt_dff.cc:253:combine_resets$84451
Extracted 99 gates and 245 wires to a netlist network with 144 inputs and 85 outputs.

3.31.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:               MUX cells:       68
ABC RESULTS:               AND cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        5
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        5
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:      144
ABC RESULTS:          output signals:       85
Removing temp directory.

3.31.5. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$76128
Extracted 67 gates and 135 wires to a netlist network with 68 inputs and 65 outputs.

3.31.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       65
Removing temp directory.

3.31.6. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$76072, synchronously reset by \reset
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

3.31.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.7. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$74538
Extracted 2924 gates and 3048 wires to a netlist network with 123 inputs and 82 outputs.

3.31.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 68 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       68
ABC RESULTS:               NOT cells:       12
ABC RESULTS:               XOR cells:       33
ABC RESULTS:               MUX cells:        3
ABC RESULTS:             ORNOT cells:       53
ABC RESULTS:               NOR cells:       19
ABC RESULTS:            ANDNOT cells:       82
ABC RESULTS:              NAND cells:      466
ABC RESULTS:               AND cells:      617
ABC RESULTS:              XNOR cells:       73
ABC RESULTS:                OR cells:       55
ABC RESULTS:               BUF cells:      101
ABC RESULTS:        internal signals:     2843
ABC RESULTS:           input signals:      123
ABC RESULTS:          output signals:       82
Removing temp directory.

3.31.8. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$74415, synchronously reset by \reset
Extracted 15 gates and 21 wires to a netlist network with 6 inputs and 8 outputs.

3.31.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.9. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$68939
Extracted 68 gates and 137 wires to a netlist network with 69 inputs and 65 outputs.

3.31.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       65
Removing temp directory.

3.31.10. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$68883, synchronously reset by \reset
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

3.31.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.11. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$67349
Extracted 2924 gates and 3048 wires to a netlist network with 123 inputs and 82 outputs.

3.31.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 68 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       68
ABC RESULTS:               NOT cells:       12
ABC RESULTS:               XOR cells:       33
ABC RESULTS:               MUX cells:        3
ABC RESULTS:             ORNOT cells:       53
ABC RESULTS:               NOR cells:       19
ABC RESULTS:            ANDNOT cells:       82
ABC RESULTS:              NAND cells:      466
ABC RESULTS:               AND cells:      617
ABC RESULTS:              XNOR cells:       73
ABC RESULTS:                OR cells:       55
ABC RESULTS:               BUF cells:      101
ABC RESULTS:        internal signals:     2843
ABC RESULTS:           input signals:      123
ABC RESULTS:          output signals:       82
Removing temp directory.

3.31.12. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$67226, synchronously reset by \reset
Extracted 15 gates and 21 wires to a netlist network with 6 inputs and 8 outputs.

3.31.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.13. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$61750
Extracted 68 gates and 137 wires to a netlist network with 69 inputs and 65 outputs.

3.31.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       65
Removing temp directory.

3.31.14. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$61694, synchronously reset by \reset
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

3.31.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.15. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$60160
Extracted 2924 gates and 3048 wires to a netlist network with 123 inputs and 82 outputs.

3.31.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 68 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       68
ABC RESULTS:               NOT cells:       12
ABC RESULTS:               XOR cells:       33
ABC RESULTS:               MUX cells:        3
ABC RESULTS:             ORNOT cells:       53
ABC RESULTS:               NOR cells:       19
ABC RESULTS:            ANDNOT cells:       82
ABC RESULTS:              NAND cells:      466
ABC RESULTS:               AND cells:      617
ABC RESULTS:              XNOR cells:       73
ABC RESULTS:                OR cells:       55
ABC RESULTS:               BUF cells:      101
ABC RESULTS:        internal signals:     2843
ABC RESULTS:           input signals:      123
ABC RESULTS:          output signals:       82
Removing temp directory.

3.31.16. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$60115, synchronously reset by \reset
Extracted 15 gates and 21 wires to a netlist network with 6 inputs and 8 outputs.

3.31.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.17. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by \lddata_internal
Extracted 64 gates and 128 wires to a netlist network with 64 inputs and 64 outputs.

3.31.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       64
Removing temp directory.

3.31.18. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3953
Extracted 175 gates and 349 wires to a netlist network with 174 inputs and 113 outputs.

3.31.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 112 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      112
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       56
ABC RESULTS:               BUF cells:      168
ABC RESULTS:        internal signals:       62
ABC RESULTS:           input signals:      174
ABC RESULTS:          output signals:      113
Removing temp directory.

3.31.19. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3979
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.31.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       66
ABC RESULTS:          output signals:       65
Removing temp directory.

3.31.20. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by \reset
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 10 outputs.

3.31.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 2 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        6
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.21. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, synchronously reset by \reset
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 5 outputs.

3.31.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.22. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$90975$lo0, synchronously reset by \reset
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.31.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.23. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3933
Extracted 226 gates and 398 wires to a netlist network with 172 inputs and 169 outputs.

3.31.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 168 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      168
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       56
ABC RESULTS:               BUF cells:      280
ABC RESULTS:        internal signals:       57
ABC RESULTS:           input signals:      172
ABC RESULTS:          output signals:      169
Removing temp directory.

3.31.24. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$85002$lo0
Extracted 64 gates and 128 wires to a netlist network with 64 inputs and 64 outputs.

3.31.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       64
Removing temp directory.

3.31.25. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$88616$lo0
Extracted 64 gates and 128 wires to a netlist network with 64 inputs and 64 outputs.

3.31.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       64
Removing temp directory.

3.31.26. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by !\reset
Extracted 2443 gates and 2705 wires to a netlist network with 262 inputs and 208 outputs.

3.31.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 232 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      232
ABC RESULTS:               NOR cells:       15
ABC RESULTS:              NAND cells:     1296
ABC RESULTS:                OR cells:      625
ABC RESULTS:               AND cells:      720
ABC RESULTS:               MUX cells:     1296
ABC RESULTS:               BUF cells:      296
ABC RESULTS:        internal signals:     2235
ABC RESULTS:           input signals:      262
ABC RESULTS:          output signals:      208
Removing temp directory.

3.31.27. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 8 outputs.

3.31.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        8
Removing temp directory.

yosys> abc -dff

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Summary of detected clock domains:
  114 cells in clk=\clock, en=$abc$85002$lo0, arst={ }, srst={ }
  1 cells in clk=\clock, en=$abc$90975$lo0, arst={ }, srst=\reset
  6 cells in clk=\clock, en=$abc$88616$auto$opt_dff.cc:219:make_patterns_logic$61694, arst={ }, srst=\reset
  6 cells in clk=\clock, en=$abc$86809$auto$opt_dff.cc:219:make_patterns_logic$68883, arst={ }, srst=\reset
  87 cells in clk=\clock, en={ }, arst={ }, srst=\reset
  6 cells in clk=\clock, en=$abc$85002$auto$opt_dff.cc:219:make_patterns_logic$76072, arst={ }, srst=\reset
  18 cells in clk=\clock, en=$abc$86593$auto$opt_dff.cc:219:make_patterns_logic$74415, arst={ }, srst=\reset
  18 cells in clk=\clock, en=$abc$88400$auto$opt_dff.cc:219:make_patterns_logic$67226, arst={ }, srst=\reset
  30 cells in clk=\clock, en={ }, arst={ }, srst=$abc$84504$auto$opt_dff.cc:253:combine_resets$84471
  27 cells in clk=\clock, en={ }, arst={ }, srst=$abc$84705$auto$opt_dff.cc:253:combine_resets$84451
  5 cells in clk=\clock, en=\reset, arst={ }, srst={ }
  114 cells in clk=\clock, en=$abc$88616$lo0, arst={ }, srst={ }
  24 cells in clk=\clock, en={ }, arst={ }, srst=$abc$84604$auto$opt_dff.cc:253:combine_resets$84461
  696 cells in clk=\clock, en=$abc$86612$auto$opt_dff.cc:219:make_patterns_logic$68939, arst={ }, srst={ }
  66 cells in clk=\clock, en=$abc$90760$auto$opt_dff.cc:219:make_patterns_logic$3979, arst={ }, srst={ }
  14 cells in clk=\clock, en=$abc$90207$auto$opt_dff.cc:219:make_patterns_logic$60115, arst={ }, srst=\reset
  803 cells in clk=\clock, en=$abc$88624$auto$opt_dff.cc:219:make_patterns_logic$60160, arst={ }, srst={ }
  86 cells in clk=\clock, en=$abc$90985$lo0, arst={ }, srst={ }
  873 cells in clk=\clock, en=$abc$86817$auto$opt_dff.cc:219:make_patterns_logic$67349, arst={ }, srst={ }
  192 cells in clk=\clock, en=$abc$90989$auto$opt_dff.cc:219:make_patterns_logic$3933, arst={ }, srst={ }
  816 cells in clk=\clock, en=$abc$84806$auto$opt_dff.cc:219:make_patterns_logic$76128, arst={ }, srst={ }
  125 cells in clk=\clock, en=$abc$90419$auto$opt_dff.cc:219:make_patterns_logic$3953, arst={ }, srst={ }
  752 cells in clk=\clock, en=$abc$85010$auto$opt_dff.cc:219:make_patterns_logic$74538, arst={ }, srst={ }
  797 cells in clk=\clock, en=$abc$88419$auto$opt_dff.cc:219:make_patterns_logic$61750, arst={ }, srst={ }
  4184 cells in clk=\clock, en=!\reset, arst={ }, srst={ }
  14 cells in clk=\clock, en={ }, arst={ }, srst={ }

3.32.2. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$85002$lo0
Extracted 114 gates and 229 wires to a netlist network with 115 inputs and 64 outputs.

3.32.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               MUX cells:       50
ABC RESULTS:               BUF cells:       78
ABC RESULTS:        internal signals:       50
ABC RESULTS:           input signals:      115
ABC RESULTS:          output signals:       64
Removing temp directory.

3.32.3. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$90975$lo0, synchronously reset by \reset
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.32.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.32.4. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$88616$auto$opt_dff.cc:219:make_patterns_logic$61694, synchronously reset by \reset
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.32.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.5. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$86809$auto$opt_dff.cc:219:make_patterns_logic$68883, synchronously reset by \reset
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.32.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.6. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, synchronously reset by \reset
Extracted 87 gates and 252 wires to a netlist network with 165 inputs and 86 outputs.

3.32.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       81
ABC RESULTS:               BUF cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:      165
ABC RESULTS:          output signals:       86
Removing temp directory.

3.32.7. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$85002$auto$opt_dff.cc:219:make_patterns_logic$76072, synchronously reset by \reset
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.32.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.8. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$86593$auto$opt_dff.cc:219:make_patterns_logic$74415, synchronously reset by \reset
Extracted 18 gates and 21 wires to a netlist network with 3 inputs and 4 outputs.

3.32.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               NOR cells:        5
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.9. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$88400$auto$opt_dff.cc:219:make_patterns_logic$67226, synchronously reset by \reset
Extracted 18 gates and 21 wires to a netlist network with 3 inputs and 4 outputs.

3.32.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               NOR cells:        5
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.10. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, synchronously reset by $abc$84504$auto$opt_dff.cc:253:combine_resets$84471
Extracted 30 gates and 44 wires to a netlist network with 14 inputs and 16 outputs.

3.32.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:                OR cells:        6
ABC RESULTS:               AND cells:        5
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:       16
Removing temp directory.

3.32.11. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, synchronously reset by $abc$84705$auto$opt_dff.cc:253:combine_resets$84451
Extracted 27 gates and 39 wires to a netlist network with 12 inputs and 14 outputs.

3.32.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.12. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by \reset
Extracted 5 gates and 6 wires to a netlist network with 1 inputs and 4 outputs.

3.32.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 2 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.13. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96577$lo0
Extracted 114 gates and 229 wires to a netlist network with 115 inputs and 64 outputs.

3.32.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               MUX cells:       50
ABC RESULTS:               BUF cells:       78
ABC RESULTS:        internal signals:       50
ABC RESULTS:           input signals:      115
ABC RESULTS:          output signals:       64
Removing temp directory.

3.32.14. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, synchronously reset by $abc$84604$auto$opt_dff.cc:253:combine_resets$84461
Extracted 24 gates and 34 wires to a netlist network with 10 inputs and 14 outputs.

3.32.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.15. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$86612$auto$opt_dff.cc:219:make_patterns_logic$68939
Extracted 696 gates and 923 wires to a netlist network with 227 inputs and 183 outputs.

3.32.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               NOT cells:        7
ABC RESULTS:               NOR cells:       13
ABC RESULTS:            ANDNOT cells:       41
ABC RESULTS:                OR cells:       15
ABC RESULTS:              NAND cells:      209
ABC RESULTS:               AND cells:      283
ABC RESULTS:             ORNOT cells:       29
ABC RESULTS:               XOR cells:        2
ABC RESULTS:              XNOR cells:       28
ABC RESULTS:               BUF cells:      113
ABC RESULTS:        internal signals:      513
ABC RESULTS:           input signals:      227
ABC RESULTS:          output signals:      183
Removing temp directory.

3.32.16. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$90760$auto$opt_dff.cc:219:make_patterns_logic$3979
Extracted 66 gates and 132 wires to a netlist network with 66 inputs and 66 outputs.

3.32.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       66
ABC RESULTS:          output signals:       66
Removing temp directory.

3.32.17. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$90207$auto$opt_dff.cc:219:make_patterns_logic$60115, synchronously reset by \reset
Extracted 14 gates and 19 wires to a netlist network with 5 inputs and 6 outputs.

3.32.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.32.18. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$88624$auto$opt_dff.cc:219:make_patterns_logic$60160
Extracted 802 gates and 1050 wires to a netlist network with 248 inputs and 256 outputs.

3.32.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 68 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       68
ABC RESULTS:               NOR cells:        8
ABC RESULTS:               NOT cells:       38
ABC RESULTS:             ORNOT cells:       24
ABC RESULTS:            ANDNOT cells:       32
ABC RESULTS:              NAND cells:      222
ABC RESULTS:                OR cells:       30
ABC RESULTS:               XOR cells:       25
ABC RESULTS:               AND cells:      247
ABC RESULTS:              XNOR cells:       44
ABC RESULTS:               MUX cells:       48
ABC RESULTS:               BUF cells:       73
ABC RESULTS:        internal signals:      546
ABC RESULTS:           input signals:      248
ABC RESULTS:          output signals:      256
Removing temp directory.

3.32.19. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96573$lo0
Extracted 86 gates and 173 wires to a netlist network with 87 inputs and 64 outputs.

3.32.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:      106
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       87
ABC RESULTS:          output signals:       64
Removing temp directory.

3.32.20. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$86817$auto$opt_dff.cc:219:make_patterns_logic$67349
Extracted 872 gates and 1101 wires to a netlist network with 229 inputs and 237 outputs.

3.32.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 68 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       68
ABC RESULTS:               NOT cells:       30
ABC RESULTS:            ANDNOT cells:       34
ABC RESULTS:               NOR cells:       10
ABC RESULTS:             ORNOT cells:       27
ABC RESULTS:              NAND cells:      264
ABC RESULTS:               AND cells:      289
ABC RESULTS:                OR cells:       28
ABC RESULTS:               XOR cells:       28
ABC RESULTS:              XNOR cells:       45
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       99
ABC RESULTS:        internal signals:      635
ABC RESULTS:           input signals:      229
ABC RESULTS:          output signals:      237
Removing temp directory.

3.32.21. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$90989$auto$opt_dff.cc:219:make_patterns_logic$3933
Extracted 192 gates and 364 wires to a netlist network with 172 inputs and 169 outputs.

3.32.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 168 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      168
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:      314
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:      172
ABC RESULTS:          output signals:      169
Removing temp directory.

3.32.22. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84806$auto$opt_dff.cc:219:make_patterns_logic$76128
Extracted 816 gates and 1088 wires to a netlist network with 272 inputs and 244 outputs.

3.32.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               NOT cells:       11
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:       31
ABC RESULTS:                OR cells:       31
ABC RESULTS:            ANDNOT cells:       36
ABC RESULTS:               NOR cells:       12
ABC RESULTS:               AND cells:      341
ABC RESULTS:              NAND cells:      249
ABC RESULTS:              XNOR cells:       34
ABC RESULTS:               BUF cells:      111
ABC RESULTS:        internal signals:      572
ABC RESULTS:           input signals:      272
ABC RESULTS:          output signals:      244
Removing temp directory.

3.32.23. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$90419$auto$opt_dff.cc:219:make_patterns_logic$3953
Extracted 125 gates and 252 wires to a netlist network with 127 inputs and 113 outputs.

3.32.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 112 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      112
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        9
ABC RESULTS:               BUF cells:      215
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:      127
ABC RESULTS:          output signals:      113
Removing temp directory.

3.32.24. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$85010$auto$opt_dff.cc:219:make_patterns_logic$74538
Extracted 751 gates and 1038 wires to a netlist network with 287 inputs and 283 outputs.

3.32.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 68 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       68
ABC RESULTS:               NOR cells:        6
ABC RESULTS:                OR cells:       36
ABC RESULTS:            ANDNOT cells:       25
ABC RESULTS:               AND cells:      242
ABC RESULTS:               NOT cells:       35
ABC RESULTS:             ORNOT cells:       30
ABC RESULTS:              NAND cells:      216
ABC RESULTS:              XNOR cells:       45
ABC RESULTS:               XOR cells:       20
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:      101
ABC RESULTS:        internal signals:      468
ABC RESULTS:           input signals:      287
ABC RESULTS:          output signals:      283
Removing temp directory.

3.32.25. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$88419$auto$opt_dff.cc:219:make_patterns_logic$61750
Extracted 797 gates and 1045 wires to a netlist network with 248 inputs and 198 outputs.

3.32.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               NOT cells:       10
ABC RESULTS:               MUX cells:        3
ABC RESULTS:             ORNOT cells:       25
ABC RESULTS:               NOR cells:        8
ABC RESULTS:            ANDNOT cells:       37
ABC RESULTS:              NAND cells:      262
ABC RESULTS:               AND cells:      320
ABC RESULTS:                OR cells:       29
ABC RESULTS:               BUF cells:      111
ABC RESULTS:              XNOR cells:       34
ABC RESULTS:        internal signals:      599
ABC RESULTS:           input signals:      248
ABC RESULTS:          output signals:      198
Removing temp directory.

3.32.26. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by !\reset
Extracted 4184 gates and 4446 wires to a netlist network with 262 inputs and 208 outputs.

3.32.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 232 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      232
ABC RESULTS:               NOR cells:        5
ABC RESULTS:            ANDNOT cells:      555
ABC RESULTS:             ORNOT cells:      105
ABC RESULTS:              NAND cells:      876
ABC RESULTS:                OR cells:      670
ABC RESULTS:               AND cells:      687
ABC RESULTS:               MUX cells:     1212
ABC RESULTS:               BUF cells:      296
ABC RESULTS:        internal signals:     3976
ABC RESULTS:           input signals:      262
ABC RESULTS:          output signals:      208
Removing temp directory.

3.32.27. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 12 outputs.

3.32.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        4
ABC RESULTS:              NAND cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       12
Removing temp directory.

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  1 cells in clk=\clock, en=$abc$96593$lo1, arst={ }, srst=\reset
  5 cells in clk=\clock, en=$abc$96577$abc$88616$auto$opt_dff.cc:219:make_patterns_logic$61694, arst={ }, srst=\reset
  5 cells in clk=\clock, en=$abc$96585$abc$86809$auto$opt_dff.cc:219:make_patterns_logic$68883, arst={ }, srst=\reset
  37 cells in clk=\clock, en={ }, arst={ }, srst=\reset
  5 cells in clk=\clock, en=$abc$96684$abc$85002$auto$opt_dff.cc:219:make_patterns_logic$76072, arst={ }, srst=\reset
  16 cells in clk=\clock, en=$abc$96692$abc$86593$auto$opt_dff.cc:219:make_patterns_logic$74415, arst={ }, srst=\reset
  119 cells in clk=\clock, en=$abc$96684$lo0, arst={ }, srst={ }
  16 cells in clk=\clock, en=$abc$96712$abc$88400$auto$opt_dff.cc:219:make_patterns_logic$67226, arst={ }, srst=\reset
  47 cells in clk=\clock, en={ }, arst={ }, srst=$abc$96732$abc$84504$auto$opt_dff.cc:253:combine_resets$84471
  40 cells in clk=\clock, en={ }, arst={ }, srst=$abc$96765$abc$84705$auto$opt_dff.cc:253:combine_resets$84451
  7 cells in clk=\clock, en=\reset, arst={ }, srst={ }
  88 cells in clk=\clock, en=$abc$96577$lo0, arst={ }, srst={ }
  671 cells in clk=\clock, en=$abc$102651$abc$88419$auto$opt_dff.cc:219:make_patterns_logic$61750, arst={ }, srst={ }
  1492 cells in clk=\clock, en=$abc$101807$abc$85010$auto$opt_dff.cc:219:make_patterns_logic$74538, arst={ }, srst={ }
  26 cells in clk=\clock, en={ }, arst={ }, srst=$abc$96997$abc$84604$auto$opt_dff.cc:253:combine_resets$84461
  606 cells in clk=\clock, en=$abc$97024$abc$86612$auto$opt_dff.cc:219:make_patterns_logic$68939, arst={ }, srst={ }
  171 cells in clk=\clock, en=$abc$101466$abc$90419$auto$opt_dff.cc:219:make_patterns_logic$3953, arst={ }, srst={ }
  197 cells in clk=\clock, en=$abc$100036$abc$90989$auto$opt_dff.cc:219:make_patterns_logic$3933, arst={ }, srst={ }
  16 cells in clk=\clock, en=$abc$98024$abc$90207$auto$opt_dff.cc:219:make_patterns_logic$60115, arst={ }, srst=\reset
  908 cells in clk=\clock, en=$abc$98041$abc$88624$auto$opt_dff.cc:219:make_patterns_logic$60160, arst={ }, srst={ }
  86 cells in clk=\clock, en=$abc$96573$lo0, arst={ }, srst={ }
  912 cells in clk=\clock, en=$abc$99094$abc$86817$auto$opt_dff.cc:219:make_patterns_logic$67349, arst={ }, srst={ }
  69 cells in clk=\clock, en=$abc$100543$abc$84806$auto$opt_dff.cc:219:make_patterns_logic$76128, arst={ }, srst={ }
  65 cells in clk=\clock, en=$abc$97829$abc$90760$auto$opt_dff.cc:219:make_patterns_logic$3979, arst={ }, srst={ }
  4342 cells in clk=\clock, en=!\reset, arst={ }, srst={ }
  14 cells in clk=\clock, en={ }, arst={ }, srst={ }

3.33.2. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96593$lo1, synchronously reset by \reset
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.33.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.33.3. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96577$abc$88616$auto$opt_dff.cc:219:make_patterns_logic$61694, synchronously reset by \reset
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

3.33.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.4. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96585$abc$86809$auto$opt_dff.cc:219:make_patterns_logic$68883, synchronously reset by \reset
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

3.33.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.5. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, synchronously reset by \reset
Extracted 37 gates and 102 wires to a netlist network with 65 inputs and 36 outputs.

3.33.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       31
ABC RESULTS:               BUF cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       36
Removing temp directory.

3.33.6. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96684$abc$85002$auto$opt_dff.cc:219:make_patterns_logic$76072, synchronously reset by \reset
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

3.33.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.7. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96692$abc$86593$auto$opt_dff.cc:219:make_patterns_logic$74415, synchronously reset by \reset
Extracted 16 gates and 21 wires to a netlist network with 5 inputs and 6 outputs.

3.33.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.33.8. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$108276$lo0
Extracted 119 gates and 239 wires to a netlist network with 120 inputs and 64 outputs.

3.33.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               MUX cells:       55
ABC RESULTS:               BUF cells:       73
ABC RESULTS:        internal signals:       55
ABC RESULTS:           input signals:      120
ABC RESULTS:          output signals:       64
Removing temp directory.

3.33.9. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96712$abc$88400$auto$opt_dff.cc:219:make_patterns_logic$67226, synchronously reset by \reset
Extracted 16 gates and 21 wires to a netlist network with 5 inputs and 6 outputs.

3.33.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.33.10. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, synchronously reset by $abc$96732$abc$84504$auto$opt_dff.cc:253:combine_resets$84471
Extracted 47 gates and 99 wires to a netlist network with 52 inputs and 34 outputs.

3.33.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               MUX cells:       21
ABC RESULTS:                OR cells:        6
ABC RESULTS:               AND cells:        3
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       52
ABC RESULTS:          output signals:       34
Removing temp directory.

3.33.11. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, synchronously reset by $abc$96765$abc$84705$auto$opt_dff.cc:253:combine_resets$84451
Extracted 40 gates and 71 wires to a netlist network with 31 inputs and 26 outputs.

3.33.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        4
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               MUX cells:       12
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       26
Removing temp directory.

3.33.12. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by \reset
Extracted 5 gates and 6 wires to a netlist network with 1 inputs and 4 outputs.

3.33.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 2 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.13. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$108219$lo0
Extracted 88 gates and 177 wires to a netlist network with 89 inputs and 64 outputs.

3.33.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:      104
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       89
ABC RESULTS:          output signals:       64
Removing temp directory.

3.33.14. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$102651$abc$88419$auto$opt_dff.cc:219:make_patterns_logic$61750
Extracted 671 gates and 921 wires to a netlist network with 250 inputs and 205 outputs.

3.33.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOT cells:       20
ABC RESULTS:               NOR cells:        9
ABC RESULTS:                OR cells:       20
ABC RESULTS:            ANDNOT cells:       40
ABC RESULTS:               AND cells:      231
ABC RESULTS:             ORNOT cells:       24
ABC RESULTS:              NAND cells:      221
ABC RESULTS:              XNOR cells:       46
ABC RESULTS:               BUF cells:       97
ABC RESULTS:        internal signals:      466
ABC RESULTS:           input signals:      250
ABC RESULTS:          output signals:      205
Removing temp directory.

3.33.15. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101807$abc$85010$auto$opt_dff.cc:219:make_patterns_logic$74538
Extracted 1491 gates and 1613 wires to a netlist network with 122 inputs and 91 outputs.

3.33.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 68 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       68
ABC RESULTS:               NOT cells:       14
ABC RESULTS:                OR cells:       36
ABC RESULTS:            ANDNOT cells:      102
ABC RESULTS:               NOR cells:       35
ABC RESULTS:             ORNOT cells:       50
ABC RESULTS:               AND cells:      485
ABC RESULTS:              NAND cells:      480
ABC RESULTS:               XOR cells:       24
ABC RESULTS:               MUX cells:       30
ABC RESULTS:              XNOR cells:       75
ABC RESULTS:               BUF cells:       79
ABC RESULTS:        internal signals:     1400
ABC RESULTS:           input signals:      122
ABC RESULTS:          output signals:       91
Removing temp directory.

3.33.16. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, synchronously reset by $abc$96997$abc$84604$auto$opt_dff.cc:253:combine_resets$84461
Extracted 26 gates and 36 wires to a netlist network with 10 inputs and 15 outputs.

3.33.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       15
Removing temp directory.

3.33.17. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97024$abc$86612$auto$opt_dff.cc:219:make_patterns_logic$68939
Extracted 606 gates and 866 wires to a netlist network with 260 inputs and 208 outputs.

3.33.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               NOT cells:       10
ABC RESULTS:               NOR cells:        7
ABC RESULTS:            ANDNOT cells:       30
ABC RESULTS:              NAND cells:      197
ABC RESULTS:                OR cells:       20
ABC RESULTS:               AND cells:      221
ABC RESULTS:             ORNOT cells:       17
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:       39
ABC RESULTS:               BUF cells:      101
ABC RESULTS:        internal signals:      398
ABC RESULTS:           input signals:      260
ABC RESULTS:          output signals:      208
Removing temp directory.

3.33.18. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101466$abc$90419$auto$opt_dff.cc:219:make_patterns_logic$3953
Extracted 171 gates and 343 wires to a netlist network with 172 inputs and 114 outputs.

3.33.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 112 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      112
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       54
ABC RESULTS:               BUF cells:      170
ABC RESULTS:        internal signals:       57
ABC RESULTS:           input signals:      172
ABC RESULTS:          output signals:      114
Removing temp directory.

3.33.19. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100036$abc$90989$auto$opt_dff.cc:219:make_patterns_logic$3933
Extracted 197 gates and 369 wires to a netlist network with 172 inputs and 169 outputs.

3.33.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 168 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      168
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       27
ABC RESULTS:               BUF cells:      309
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:      172
ABC RESULTS:          output signals:      169
Removing temp directory.

3.33.20. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98024$abc$90207$auto$opt_dff.cc:219:make_patterns_logic$60115, synchronously reset by \reset
Extracted 16 gates and 21 wires to a netlist network with 5 inputs and 6 outputs.

3.33.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.33.21. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98041$abc$88624$auto$opt_dff.cc:219:make_patterns_logic$60160
Extracted 908 gates and 1164 wires to a netlist network with 256 inputs and 264 outputs.

3.33.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 68 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       68
ABC RESULTS:               NOT cells:       31
ABC RESULTS:               NOR cells:       14
ABC RESULTS:             ORNOT cells:       37
ABC RESULTS:            ANDNOT cells:       31
ABC RESULTS:              NAND cells:      254
ABC RESULTS:                OR cells:       33
ABC RESULTS:               XOR cells:       30
ABC RESULTS:               AND cells:      316
ABC RESULTS:               MUX cells:       49
ABC RESULTS:              XNOR cells:       42
ABC RESULTS:               BUF cells:       86
ABC RESULTS:        internal signals:      644
ABC RESULTS:           input signals:      256
ABC RESULTS:          output signals:      264
Removing temp directory.

3.33.22. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$108215$lo0
Extracted 86 gates and 173 wires to a netlist network with 87 inputs and 64 outputs.

3.33.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:      106
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       87
ABC RESULTS:          output signals:       64
Removing temp directory.

3.33.23. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99094$abc$86817$auto$opt_dff.cc:219:make_patterns_logic$67349
Extracted 912 gates and 1165 wires to a netlist network with 253 inputs and 285 outputs.

3.33.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 68 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       68
ABC RESULTS:               NOT cells:       28
ABC RESULTS:            ANDNOT cells:       53
ABC RESULTS:               NOR cells:       24
ABC RESULTS:             ORNOT cells:       33
ABC RESULTS:               XOR cells:       24
ABC RESULTS:                OR cells:       29
ABC RESULTS:               AND cells:      304
ABC RESULTS:              NAND cells:      270
ABC RESULTS:               MUX cells:        5
ABC RESULTS:              XNOR cells:       48
ABC RESULTS:               BUF cells:      126
ABC RESULTS:        internal signals:      627
ABC RESULTS:           input signals:      253
ABC RESULTS:          output signals:      285
Removing temp directory.

3.33.24. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100543$abc$84806$auto$opt_dff.cc:219:make_patterns_logic$76128
Extracted 69 gates and 139 wires to a netlist network with 70 inputs and 65 outputs.

3.33.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               BUF cells:      126
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       70
ABC RESULTS:          output signals:       65
Removing temp directory.

3.33.25. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97829$abc$90760$auto$opt_dff.cc:219:make_patterns_logic$3979
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       66
ABC RESULTS:          output signals:       65
Removing temp directory.

3.33.26. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by !\reset
Extracted 4342 gates and 4604 wires to a netlist network with 262 inputs and 208 outputs.

3.33.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 232 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      232
ABC RESULTS:               NOR cells:       10
ABC RESULTS:            ANDNOT cells:      373
ABC RESULTS:             ORNOT cells:      105
ABC RESULTS:              NAND cells:     1371
ABC RESULTS:                OR cells:     1044
ABC RESULTS:               AND cells:     1120
ABC RESULTS:               MUX cells:      839
ABC RESULTS:               BUF cells:      296
ABC RESULTS:        internal signals:     4134
ABC RESULTS:           input signals:      262
ABC RESULTS:          output signals:      208
Removing temp directory.

3.33.27. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 12 outputs.

3.33.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        4
ABC RESULTS:              NAND cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       12
Removing temp directory.

yosys> opt_ffinv

3.34. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.35. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.
<suppressed ~7 debug messages>

yosys> opt_merge -nomux

3.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
<suppressed ~225 debug messages>
Removed a total of 75 cells.

yosys> opt_muxtree

3.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce

3.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..
Removed 0 unused cells and 37782 unused wires.
<suppressed ~279 debug messages>

yosys> opt_expr

3.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

3.35.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce

3.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..

yosys> opt_expr

3.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

3.35.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  17 cells in clk=\clock, en={ }, arst={ }, srst={ }
  4940 cells in clk=\clock, en=!\reset, arst={ }, srst={ }
  65 cells in clk=\clock, en=$abc$115060$abc$97829$abc$90760$auto$opt_dff.cc:219:make_patterns_logic$3979, arst={ }, srst={ }
  1289 cells in clk=\clock, en=$abc$100543$abc$84806$auto$opt_dff.cc:219:make_patterns_logic$76128, arst={ }, srst={ }
  1507 cells in clk=\clock, en=$abc$113851$abc$99094$abc$86817$auto$opt_dff.cc:219:make_patterns_logic$67349, arst={ }, srst={ }
  128 cells in clk=\clock, en=\DESCIPHERTOP1.lddata, arst={ }, srst={ }
  1482 cells in clk=\clock, en=$abc$112666$abc$98041$abc$88624$auto$opt_dff.cc:219:make_patterns_logic$60160, arst={ }, srst={ }
  18 cells in clk=\clock, en=$abc$100543$abc$98024$abc$90207$auto$opt_dff.cc:219:make_patterns_logic$60115, arst={ }, srst=\reset
  282 cells in clk=\clock, en=$abc$100036$abc$90989$auto$opt_dff.cc:219:make_patterns_logic$3933, arst={ }, srst={ }
  116 cells in clk=\clock, en=$abc$101466$abc$90419$auto$opt_dff.cc:219:make_patterns_logic$3953, arst={ }, srst={ }
  68 cells in clk=\clock, en=$abc$111087$abc$97024$abc$86612$auto$opt_dff.cc:219:make_patterns_logic$68939, arst={ }, srst={ }
  26 cells in clk=\clock, en={ }, arst={ }, srst=$abc$111058$abc$96997$abc$84604$auto$opt_dff.cc:253:combine_resets$84461
  279 cells in clk=\clock, en=$abc$101807$abc$85010$auto$opt_dff.cc:219:make_patterns_logic$74538, arst={ }, srst={ }
  68 cells in clk=\clock, en=$abc$102651$abc$88419$auto$opt_dff.cc:219:make_patterns_logic$61750, arst={ }, srst={ }
  64 cells in clk=\clock, en=\DESCIPHERTOP1.DESTOP.des_out_rdy, arst={ }, srst={ }
  12 cells in clk=\clock, en=\reset, arst={ }, srst={ }
  26 cells in clk=\clock, en={ }, arst={ }, srst=$abc$108560$abc$96765$abc$84705$auto$opt_dff.cc:253:combine_resets$84451
  22 cells in clk=\clock, en={ }, arst={ }, srst=$abc$108511$abc$96732$abc$84504$auto$opt_dff.cc:253:combine_resets$84471
  15 cells in clk=\clock, en=$abc$108494$abc$96712$abc$88400$auto$opt_dff.cc:219:make_patterns_logic$67226, arst={ }, srst=\reset
  64 cells in clk=\clock, en=\DESCIPHERTOP2.DESTOP.des_out_rdy, arst={ }, srst={ }
  15 cells in clk=\clock, en=$abc$108284$abc$96692$abc$86593$auto$opt_dff.cc:219:make_patterns_logic$74415, arst={ }, srst=\reset
  5 cells in clk=\clock, en=$abc$108276$abc$96684$abc$85002$auto$opt_dff.cc:219:make_patterns_logic$76072, arst={ }, srst=\reset
  5 cells in clk=\clock, en={ }, arst={ }, srst=\reset
  5 cells in clk=\clock, en=$abc$108227$abc$96585$abc$86809$auto$opt_dff.cc:219:make_patterns_logic$68883, arst={ }, srst=\reset
  5 cells in clk=\clock, en=$abc$108219$abc$96577$abc$88616$auto$opt_dff.cc:219:make_patterns_logic$61694, arst={ }, srst=\reset
  1 cells in clk=\clock, en=\nextstate, arst={ }, srst=\reset

3.36.2. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 13 outputs.

3.36.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:              NAND cells:        3
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.3. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by !\reset
Extracted 4940 gates and 5202 wires to a netlist network with 262 inputs and 318 outputs.

3.36.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 232 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      232
ABC RESULTS:               NOR cells:       10
ABC RESULTS:               NOT cells:       12
ABC RESULTS:             ORNOT cells:       62
ABC RESULTS:                OR cells:      823
ABC RESULTS:               AND cells:     1158
ABC RESULTS:               MUX cells:      697
ABC RESULTS:            ANDNOT cells:      452
ABC RESULTS:              NAND cells:     1781
ABC RESULTS:               BUF cells:      296
ABC RESULTS:        internal signals:     4622
ABC RESULTS:           input signals:      262
ABC RESULTS:          output signals:      318
Removing temp directory.

3.36.4. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$115060$abc$97829$abc$90760$auto$opt_dff.cc:219:make_patterns_logic$3979
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.36.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       66
ABC RESULTS:          output signals:       65
Removing temp directory.

3.36.5. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100543$abc$84806$auto$opt_dff.cc:219:make_patterns_logic$76128
Extracted 1289 gates and 1412 wires to a netlist network with 123 inputs and 97 outputs.

3.36.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               NOT cells:        7
ABC RESULTS:                OR cells:       32
ABC RESULTS:               NOR cells:       31
ABC RESULTS:               MUX cells:        9
ABC RESULTS:            ANDNOT cells:       96
ABC RESULTS:             ORNOT cells:       59
ABC RESULTS:              NAND cells:      464
ABC RESULTS:               AND cells:      464
ABC RESULTS:              XNOR cells:       65
ABC RESULTS:               BUF cells:       96
ABC RESULTS:        internal signals:     1192
ABC RESULTS:           input signals:      123
ABC RESULTS:          output signals:       97
Removing temp directory.

3.36.6. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$113851$abc$99094$abc$86817$auto$opt_dff.cc:219:make_patterns_logic$67349
Extracted 1506 gates and 1661 wires to a netlist network with 155 inputs and 79 outputs.

3.36.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 68 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       68
ABC RESULTS:               NOT cells:       19
ABC RESULTS:               NOR cells:       37
ABC RESULTS:            ANDNOT cells:       96
ABC RESULTS:                OR cells:       34
ABC RESULTS:             ORNOT cells:       59
ABC RESULTS:              NAND cells:      487
ABC RESULTS:               AND cells:      493
ABC RESULTS:               XOR cells:       30
ABC RESULTS:              XNOR cells:       64
ABC RESULTS:               MUX cells:       77
ABC RESULTS:               BUF cells:       33
ABC RESULTS:        internal signals:     1427
ABC RESULTS:           input signals:      155
ABC RESULTS:          output signals:       79
Removing temp directory.

3.36.7. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by \DESCIPHERTOP1.lddata
Extracted 128 gates and 257 wires to a netlist network with 129 inputs and 64 outputs.

3.36.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               MUX cells:       64
ABC RESULTS:               BUF cells:       64
ABC RESULTS:        internal signals:       64
ABC RESULTS:           input signals:      129
ABC RESULTS:          output signals:       64
Removing temp directory.

3.36.8. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$112666$abc$98041$abc$88624$auto$opt_dff.cc:219:make_patterns_logic$60160
Extracted 1481 gates and 1636 wires to a netlist network with 155 inputs and 78 outputs.

3.36.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 68 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       68
ABC RESULTS:               NOT cells:       19
ABC RESULTS:                OR cells:       34
ABC RESULTS:               NOR cells:       38
ABC RESULTS:             ORNOT cells:       60
ABC RESULTS:            ANDNOT cells:      102
ABC RESULTS:              NAND cells:      484
ABC RESULTS:               XOR cells:       31
ABC RESULTS:               AND cells:      490
ABC RESULTS:               MUX cells:       10
ABC RESULTS:              XNOR cells:       59
ABC RESULTS:               BUF cells:       97
ABC RESULTS:        internal signals:     1403
ABC RESULTS:           input signals:      155
ABC RESULTS:          output signals:       78
Removing temp directory.

3.36.9. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100543$abc$98024$abc$90207$auto$opt_dff.cc:219:make_patterns_logic$60115, synchronously reset by \reset
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 5 outputs.

3.36.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.10. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100036$abc$90989$auto$opt_dff.cc:219:make_patterns_logic$3933
Extracted 282 gates and 454 wires to a netlist network with 172 inputs and 169 outputs.

3.36.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 168 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      168
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:      112
ABC RESULTS:               BUF cells:      224
ABC RESULTS:        internal signals:      113
ABC RESULTS:           input signals:      172
ABC RESULTS:          output signals:      169
Removing temp directory.

3.36.11. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101466$abc$90419$auto$opt_dff.cc:219:make_patterns_logic$3953
Extracted 116 gates and 233 wires to a netlist network with 117 inputs and 113 outputs.

3.36.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 112 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      112
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:      224
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:      117
ABC RESULTS:          output signals:      113
Removing temp directory.

3.36.12. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$111087$abc$97024$abc$86612$auto$opt_dff.cc:219:make_patterns_logic$68939
Extracted 68 gates and 137 wires to a netlist network with 69 inputs and 66 outputs.

3.36.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       66
Removing temp directory.

3.36.13. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, synchronously reset by $abc$111058$abc$96997$abc$84604$auto$opt_dff.cc:253:combine_resets$84461
Extracted 26 gates and 36 wires to a netlist network with 10 inputs and 15 outputs.

3.36.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.14. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101807$abc$85010$auto$opt_dff.cc:219:make_patterns_logic$74538
Extracted 278 gates and 477 wires to a netlist network with 199 inputs and 135 outputs.

3.36.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 68 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       68
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:               NOT cells:       11
ABC RESULTS:                OR cells:        9
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:              NAND cells:       31
ABC RESULTS:               AND cells:       27
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              XNOR cells:       31
ABC RESULTS:               XOR cells:       20
ABC RESULTS:               MUX cells:       68
ABC RESULTS:               BUF cells:       65
ABC RESULTS:        internal signals:      143
ABC RESULTS:           input signals:      199
ABC RESULTS:          output signals:      135
Removing temp directory.

3.36.15. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$102651$abc$88419$auto$opt_dff.cc:219:make_patterns_logic$61750
Extracted 68 gates and 137 wires to a netlist network with 69 inputs and 65 outputs.

3.36.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       65
Removing temp directory.

3.36.16. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by \DESCIPHERTOP1.DESTOP.des_out_rdy
Extracted 64 gates and 128 wires to a netlist network with 64 inputs and 64 outputs.

3.36.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       64
Removing temp directory.

3.36.17. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by \reset
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.36.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 2 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        5
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.18. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, synchronously reset by $abc$108560$abc$96765$abc$84705$auto$opt_dff.cc:253:combine_resets$84451
Extracted 26 gates and 36 wires to a netlist network with 10 inputs and 15 outputs.

3.36.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.19. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, synchronously reset by $abc$108511$abc$96732$abc$84504$auto$opt_dff.cc:253:combine_resets$84471
Extracted 22 gates and 30 wires to a netlist network with 8 inputs and 13 outputs.

3.36.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               AND cells:        3
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.20. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$108494$abc$96712$abc$88400$auto$opt_dff.cc:219:make_patterns_logic$67226, synchronously reset by \reset
Extracted 15 gates and 21 wires to a netlist network with 6 inputs and 7 outputs.

3.36.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.21. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by \DESCIPHERTOP2.DESTOP.des_out_rdy
Extracted 64 gates and 128 wires to a netlist network with 64 inputs and 64 outputs.

3.36.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 64 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               BUF cells:      128
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       64
Removing temp directory.

3.36.22. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$108284$abc$96692$abc$86593$auto$opt_dff.cc:219:make_patterns_logic$74415, synchronously reset by \reset
Extracted 15 gates and 21 wires to a netlist network with 6 inputs and 7 outputs.

3.36.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.23. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$108276$abc$96684$abc$85002$auto$opt_dff.cc:219:make_patterns_logic$76072, synchronously reset by \reset
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

3.36.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.24. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, synchronously reset by \reset
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 5 outputs.

3.36.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.25. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$108227$abc$96585$abc$86809$auto$opt_dff.cc:219:make_patterns_logic$68883, synchronously reset by \reset
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

3.36.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.26. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$108219$abc$96577$abc$88616$auto$opt_dff.cc:219:make_patterns_logic$61694, synchronously reset by \reset
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

3.36.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.27. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$133114$lo1, synchronously reset by \reset
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.36.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> abc -script /tmp/yosys_lGTIrk/abc_tmp_1.scr

3.38. Executing ABC pass (technology mapping using ABC).

3.38.1. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Extracted 9487 gates and 10310 wires to a netlist network with 823 inputs and 457 outputs.

3.38.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_lGTIrk/abc_tmp_1.scr 
ABC:   #Luts =  3000  Max Lvl =  18  Avg Lvl =   7.25  [   0.48 sec. at Pass 0]
ABC:   #Luts =  1749  Max Lvl =  12  Avg Lvl =   5.43  [  18.55 sec. at Pass 1]
ABC:   #Luts =  1744  Max Lvl =  12  Avg Lvl =   5.42  [   3.71 sec. at Pass 2]
ABC:   #Luts =  1698  Max Lvl =   8  Avg Lvl =   3.75  [   5.08 sec. at Pass 3]
ABC:   #Luts =  1698  Max Lvl =   8  Avg Lvl =   3.75  [   3.66 sec. at Pass 4]
ABC:   #Luts =  1628  Max Lvl =   9  Avg Lvl =   3.88  [  12.69 sec. at Pass 5]
ABC:   #Luts =  1580  Max Lvl =  11  Avg Lvl =   4.59  [   3.55 sec. at Pass 6]
ABC:   #Luts =  1547  Max Lvl =  13  Avg Lvl =   4.59  [  18.01 sec. at Pass 7]
ABC:   #Luts =  1498  Max Lvl =  10  Avg Lvl =   4.08  [   3.01 sec. at Pass 8]
ABC:   #Luts =  1443  Max Lvl =   9  Avg Lvl =   3.68  [  13.80 sec. at Pass 9]
ABC:   #Luts =  1381  Max Lvl =  10  Avg Lvl =   3.56  [   2.82 sec. at Pass 10]
ABC:   #Luts =  1363  Max Lvl =  10  Avg Lvl =   3.44  [  13.56 sec. at Pass 11]
ABC:   #Luts =  1356  Max Lvl =  10  Avg Lvl =   3.42  [   3.31 sec. at Pass 12]
ABC:   #Luts =  1345  Max Lvl =   8  Avg Lvl =   3.35  [  10.85 sec. at Pass 13]
ABC:   #Luts =  1339  Max Lvl =   8  Avg Lvl =   3.32  [   2.66 sec. at Pass 14]
ABC:   #Luts =  1336  Max Lvl =   8  Avg Lvl =   3.26  [   9.90 sec. at Pass 15]
ABC:   #Luts =  1333  Max Lvl =   8  Avg Lvl =   3.25  [   3.05 sec. at Pass 16]
ABC:   #Luts =  1333  Max Lvl =   8  Avg Lvl =   3.25  [   9.34 sec. at Pass 17]
ABC:   #Luts =  1326  Max Lvl =   8  Avg Lvl =   3.26  [   2.46 sec. at Pass 18]
ABC:   #Luts =  1326  Max Lvl =   8  Avg Lvl =   3.26  [   9.17 sec. at Pass 19]
ABC:   #Luts =  1322  Max Lvl =   9  Avg Lvl =   3.16  [   2.47 sec. at Pass 20]
ABC:   #Luts =  1322  Max Lvl =   9  Avg Lvl =   3.16  [   7.99 sec. at Pass 21]
ABC:   #Luts =  1322  Max Lvl =   7  Avg Lvl =   3.21  [   2.77 sec. at Pass 22]
ABC:   #Luts =  1322  Max Lvl =   7  Avg Lvl =   3.21  [   8.04 sec. at Pass 23]
ABC:   #Luts =  1318  Max Lvl =   8  Avg Lvl =   3.19  [   2.49 sec. at Pass 24]
ABC:   #Luts =  1318  Max Lvl =   8  Avg Lvl =   3.19  [   7.26 sec. at Pass 25]
ABC:   #Luts =  1318  Max Lvl =   7  Avg Lvl =   3.21  [   2.81 sec. at Pass 26]
ABC:   #Luts =  1318  Max Lvl =   7  Avg Lvl =   3.21  [   8.52 sec. at Pass 27]
ABC:   #Luts =  1315  Max Lvl =   7  Avg Lvl =   3.19  [   2.95 sec. at Pass 28]
ABC:   #Luts =  1315  Max Lvl =   7  Avg Lvl =   3.19  [   8.70 sec. at Pass 29]
ABC:   #Luts =  1315  Max Lvl =   7  Avg Lvl =   3.19  [   2.98 sec. at Pass 30]
ABC:   #Luts =  1315  Max Lvl =   7  Avg Lvl =   3.19  [   9.35 sec. at Pass 31]
ABC:   #Luts =  1315  Max Lvl =   7  Avg Lvl =   3.19  [   0.47 sec. at Pass 32]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.38.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1315
ABC RESULTS:        internal signals:     9030
ABC RESULTS:           input signals:      823
ABC RESULTS:          output signals:      457
Removing temp directory.

yosys> opt

3.39. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

yosys> opt_merge -nomux

3.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce

3.39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.39.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..
Removed 0 unused cells and 24107 unused wires.
<suppressed ~28 debug messages>

yosys> opt_expr

3.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

3.39.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.39.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce

3.39.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..

yosys> opt_expr

3.39.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

3.39.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.40. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

yosys> stat

3.41. Printing statistics.

=== tdes_top ===

   Number of wires:               2041
   Number of wire bits:           5103
   Number of public wires:         181
   Number of public wire bits:    3234
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2515
     $_DFFE_PN_                    232
     $_DFFE_PP_                    934
     $_DFF_P_                        4
     $_SDFFE_PP0P_                  16
     $_SDFF_PP0_                    11
     $lut                         1315
     $mux                            3


yosys> shregmap -minlen 8 -maxlen 20

3.42. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.43. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.44. Printing statistics.

=== tdes_top ===

   Number of wires:               2084
   Number of wire bits:           5146
   Number of public wires:         181
   Number of public wire bits:    3234
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2558
     $_DFFE_PP0N_                  232
     $_DFFE_PP0P_                  934
     $_DFF_P_                       31
     $_MUX_                         43
     $lut                         1315
     $mux                            3


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.45. Executing TECHMAP pass (map to technology primitives).

3.45.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.45.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.45.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~4049 debug messages>

yosys> opt_expr -mux_undef

3.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.
<suppressed ~38386 debug messages>

yosys> simplemap

3.47. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

yosys> opt_merge

3.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
<suppressed ~15222 debug messages>
Removed a total of 5074 cells.

yosys> opt_dff -nodffe -nosdff

3.50. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..
Removed 0 unused cells and 11075 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.52. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.52.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.
<suppressed ~1127 debug messages>

yosys> opt_merge -nomux

3.52.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

yosys> opt_muxtree

3.52.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.52.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..
Removed 0 unused cells and 244 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.52.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

3.52.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.52.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.52.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..

yosys> opt_expr

3.52.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

3.52.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_lGTIrk/abc_tmp_2.scr

3.53. Executing ABC pass (technology mapping using ABC).

3.53.1. Extracting gate netlist of module `\tdes_top' to `<abc-temp-dir>/input.blif'..
Extracted 5723 gates and 6549 wires to a netlist network with 824 inputs and 450 outputs.

3.53.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_lGTIrk/abc_tmp_2.scr 
ABC:   #Luts =  1320  Max Lvl =   7  Avg Lvl =   3.22  [   0.29 sec. at Pass 0]
ABC:   #Luts =  1316  Max Lvl =   8  Avg Lvl =   3.18  [  16.64 sec. at Pass 1]
ABC:   #Luts =  1316  Max Lvl =   8  Avg Lvl =   3.18  [   2.67 sec. at Pass 2]
ABC:   #Luts =  1314  Max Lvl =   8  Avg Lvl =   3.29  [   7.35 sec. at Pass 3]
ABC:   #Luts =  1314  Max Lvl =   7  Avg Lvl =   3.26  [   3.67 sec. at Pass 4]
ABC:   #Luts =  1314  Max Lvl =   7  Avg Lvl =   3.26  [   9.18 sec. at Pass 5]
ABC:   #Luts =  1313  Max Lvl =   7  Avg Lvl =   3.22  [   3.06 sec. at Pass 6]
ABC:   #Luts =  1313  Max Lvl =   7  Avg Lvl =   3.22  [   7.60 sec. at Pass 7]
ABC:   #Luts =  1311  Max Lvl =   7  Avg Lvl =   3.16  [   2.98 sec. at Pass 8]
ABC:   #Luts =  1310  Max Lvl =   7  Avg Lvl =   3.12  [   7.46 sec. at Pass 9]
ABC:   #Luts =  1310  Max Lvl =   7  Avg Lvl =   3.12  [   2.85 sec. at Pass 10]
ABC:   #Luts =  1310  Max Lvl =   7  Avg Lvl =   3.12  [   8.22 sec. at Pass 11]
ABC:   #Luts =  1310  Max Lvl =   7  Avg Lvl =   3.12  [   3.37 sec. at Pass 12]
ABC:   #Luts =  1310  Max Lvl =   7  Avg Lvl =   3.12  [   0.45 sec. at Pass 13]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.53.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1310
ABC RESULTS:        internal signals:     5275
ABC RESULTS:           input signals:      824
ABC RESULTS:          output signals:      450
Removing temp directory.

yosys> opt

3.54. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.54.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

yosys> opt_merge -nomux

3.54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.54.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.54.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..
Removed 0 unused cells and 4222 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.54.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

3.54.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.54.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdes_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdes_top.
Performed a total of 0 changes.

yosys> opt_merge

3.54.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdes_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..

yosys> opt_expr

3.54.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdes_top.

3.54.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.55. Executing HIERARCHY pass (managing design hierarchy).

3.55.1. Analyzing design hierarchy..
Top module:  \tdes_top

3.55.2. Analyzing design hierarchy..
Top module:  \tdes_top
Removed 0 unused modules.

yosys> stat

3.56. Printing statistics.

=== tdes_top ===

   Number of wires:               2033
   Number of wire bits:           5086
   Number of public wires:         181
   Number of public wire bits:    3234
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2507
     $lut                         1310
     dffsre                       1197


yosys> opt_clean -purge

3.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdes_top..
Removed 0 unused cells and 126 unused wires.
<suppressed ~126 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.58. Executing Verilog backend.

yosys> bmuxmap

3.58.1. Executing BMUXMAP pass.

yosys> demuxmap

3.58.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\tdes_top'.

End of script. Logfile hash: b0fbe2d190, CPU: user 47.16s system 1.17s, MEM: 138.09 MB peak
Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)
Time spent: 98% 6x abc (2660 sec), 0% 37x opt_expr (16 sec), ...
real 361.16
user 2507.52
sys 193.22
