0.7
2020.2
Nov  8 2024
22:36:55
/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/csv_file_dump.svh,1760450737,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/dataflow_monitor.sv,1760450737,systemVerilog,/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/nodf_module_interface.svh,,/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/dump_file_agent.svh;/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/csv_file_dump.svh;/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/sample_agent.svh;/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/sample_manager.svh;/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/nodf_module_interface.svh;/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/dump_file_agent.svh,1760450737,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/fifo_para.vh,1760450737,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/key_led_top.autotb.v,1760450737,systemVerilog,,,/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/fifo_para.vh,apatb_key_led_top_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/key_led_top.v,1760450730,systemVerilog,,,,key_led_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/key_led_top_sparsemux_7_2_2_1_1.v,1760450730,systemVerilog,,,,key_led_top_sparsemux_7_2_2_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/nodf_module_interface.svh,1760450737,verilog,,,,nodf_module_intf,,,,,,,,
/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/nodf_module_monitor.svh,1760450737,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/sample_agent.svh,1760450737,verilog,,,,,,,,,,,,
/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/sample_manager.svh,1760450737,verilog,,,,,,,,,,,,
