Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Aug 15 16:16:40 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.374        0.000                      0                 3175        0.043        0.000                      0                 3175        3.500        0.000                       0                  1291  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
OSC_12MHZ               {0.000 41.666}       83.333          12.000          
  clk_125MHZ_LCLK_MMCM  {0.000 4.000}        8.000           125.001         
  clkfbout_LCLK_MMCM    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
OSC_12MHZ                                                                                                                                                                16.667        0.000                       0                     1  
  clk_125MHZ_LCLK_MMCM        2.374        0.000                      0                 3157        0.043        0.000                      0                 3157        3.500        0.000                       0                  1288  
  clkfbout_LCLK_MMCM                                                                                                                                                     16.667        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_125MHZ_LCLK_MMCM  clk_125MHZ_LCLK_MMCM        3.653        0.000                      0                   18        0.611        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  OSC_12MHZ
  To Clock:  OSC_12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSC_12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { OSC_12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125MHZ_LCLK_MMCM
  To Clock:  clk_125MHZ_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        2.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.062ns (21.629%)  route 3.848ns (78.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 13.120 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.353     5.391    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X10Y60         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.433     5.824 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/Q
                         net (fo=9, routed)           1.005     6.829    WFM_ACQ_0/WVB/OVERFLOW_CTRL/hdr_data_in[11]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.105     6.934 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.934    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_1_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.248 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=5, routed)           0.821     8.068    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X14Y63         LUT6 (Prop_lut6_I4_O)        0.105     8.173 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=5, routed)           0.819     8.993    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.105     9.098 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          1.203    10.301    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.285    13.120    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.268    13.387    
                         clock uncertainty           -0.236    13.151    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.476    12.675    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.062ns (21.891%)  route 3.789ns (78.109%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 13.120 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.353     5.391    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X10Y60         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.433     5.824 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/Q
                         net (fo=9, routed)           1.005     6.829    WFM_ACQ_0/WVB/OVERFLOW_CTRL/hdr_data_in[11]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.105     6.934 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.934    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_1_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.248 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=5, routed)           0.821     8.068    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X14Y63         LUT6 (Prop_lut6_I4_O)        0.105     8.173 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=5, routed)           0.819     8.993    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.105     9.098 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          1.144    10.242    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.285    13.120    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.268    13.387    
                         clock uncertainty           -0.236    13.151    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.476    12.675    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.062ns (21.989%)  route 3.768ns (78.011%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 13.120 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.353     5.391    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X10Y60         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.433     5.824 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/Q
                         net (fo=9, routed)           1.005     6.829    WFM_ACQ_0/WVB/OVERFLOW_CTRL/hdr_data_in[11]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.105     6.934 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.934    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_1_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.248 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=5, routed)           0.821     8.068    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X14Y63         LUT6 (Prop_lut6_I4_O)        0.105     8.173 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=5, routed)           0.819     8.993    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.105     9.098 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          1.123    10.220    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.285    13.120    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.268    13.387    
                         clock uncertainty           -0.236    13.151    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.476    12.675    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.062ns (21.989%)  route 3.768ns (78.011%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 13.120 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.353     5.391    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X10Y60         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.433     5.824 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/Q
                         net (fo=9, routed)           1.005     6.829    WFM_ACQ_0/WVB/OVERFLOW_CTRL/hdr_data_in[11]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.105     6.934 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.934    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_1_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.248 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=5, routed)           0.821     8.068    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X14Y63         LUT6 (Prop_lut6_I4_O)        0.105     8.173 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=5, routed)           0.819     8.993    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.105     9.098 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          1.123    10.220    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.285    13.120    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.268    13.387    
                         clock uncertainty           -0.236    13.151    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.476    12.675    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 1.272ns (24.722%)  route 3.873ns (75.278%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 13.099 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.353     5.391    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X10Y60         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.433     5.824 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/Q
                         net (fo=9, routed)           1.005     6.829    WFM_ACQ_0/WVB/OVERFLOW_CTRL/hdr_data_in[11]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.105     6.934 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.934    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_1_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.248 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=5, routed)           0.821     8.068    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X14Y63         LUT6 (Prop_lut6_I4_O)        0.105     8.173 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=5, routed)           0.819     8.993    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.105     9.098 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          0.432     9.530    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X10Y47         LUT6 (Prop_lut6_I0_O)        0.105     9.635 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.395    10.030    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_reg_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I1_O)        0.105    10.135 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.401    10.536    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X13Y48         FDRE                                         r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.264    13.099    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y48         FDRE                                         r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.202    13.301    
                         clock uncertainty           -0.236    13.065    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)       -0.047    13.018    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.018    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WR_CTRL/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 1.632ns (30.991%)  route 3.634ns (69.009%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.075ns = ( 13.075 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.347     5.385    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X12Y66         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.433     5.818 r  WFM_ACQ_0/WVB/WR_CTRL/cnt_reg[2]/Q
                         net (fo=10, routed)          1.907     7.725    WFM_ACQ_0/WVB/WR_CTRL/cnt[2]
    SLICE_X7Y64          LUT6 (Prop_lut6_I1_O)        0.105     7.830 r  WFM_ACQ_0/WVB/WR_CTRL/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.830    WFM_ACQ_0/WVB/WR_CTRL/i__carry_i_4__1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.270 r  WFM_ACQ_0/WVB/WR_CTRL/cnt1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.270    WFM_ACQ_0/WVB/WR_CTRL/cnt1_inferred__1/i__carry_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.368 r  WFM_ACQ_0/WVB/WR_CTRL/cnt1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.368    WFM_ACQ_0/WVB/WR_CTRL/cnt1_inferred__1/i__carry__0_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.558 f  WFM_ACQ_0/WVB/WR_CTRL/cnt1_inferred__1/i__carry__1/CO[2]
                         net (fo=33, routed)          1.384     9.942    WFM_ACQ_0/WVB/WR_CTRL/cnt11_out
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.261    10.203 f  WFM_ACQ_0/WVB/WR_CTRL/cnt[1]_i_2/O
                         net (fo=1, routed)           0.343    10.546    WFM_ACQ_0/WVB/WR_CTRL/cnt[1]_i_2_n_0
    SLICE_X13Y66         LUT6 (Prop_lut6_I3_O)        0.105    10.651 r  WFM_ACQ_0/WVB/WR_CTRL/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    10.651    WFM_ACQ_0/WVB/WR_CTRL/cnt[1]_i_1_n_0
    SLICE_X13Y66         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.240    13.075    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X13Y66         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/cnt_reg[1]/C
                         clock pessimism              0.286    13.361    
                         clock uncertainty           -0.236    13.124    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)        0.030    13.154    WFM_ACQ_0/WVB/WR_CTRL/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.154    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WR_CTRL/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 1.632ns (30.939%)  route 3.643ns (69.061%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.075ns = ( 13.075 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.347     5.385    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X12Y66         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.433     5.818 r  WFM_ACQ_0/WVB/WR_CTRL/cnt_reg[2]/Q
                         net (fo=10, routed)          1.907     7.725    WFM_ACQ_0/WVB/WR_CTRL/cnt[2]
    SLICE_X7Y64          LUT6 (Prop_lut6_I1_O)        0.105     7.830 r  WFM_ACQ_0/WVB/WR_CTRL/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.830    WFM_ACQ_0/WVB/WR_CTRL/i__carry_i_4__1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.270 r  WFM_ACQ_0/WVB/WR_CTRL/cnt1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.270    WFM_ACQ_0/WVB/WR_CTRL/cnt1_inferred__1/i__carry_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.368 r  WFM_ACQ_0/WVB/WR_CTRL/cnt1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.368    WFM_ACQ_0/WVB/WR_CTRL/cnt1_inferred__1/i__carry__0_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.558 f  WFM_ACQ_0/WVB/WR_CTRL/cnt1_inferred__1/i__carry__1/CO[2]
                         net (fo=33, routed)          1.185     9.743    WFM_ACQ_0/WVB/WR_CTRL/cnt11_out
    SLICE_X12Y65         LUT6 (Prop_lut6_I2_O)        0.261    10.004 f  WFM_ACQ_0/WVB/WR_CTRL/cnt[0]_i_2/O
                         net (fo=1, routed)           0.551    10.554    WFM_ACQ_0/WVB/WR_CTRL/cnt[0]_i_2_n_0
    SLICE_X12Y65         LUT5 (Prop_lut5_I2_O)        0.105    10.659 r  WFM_ACQ_0/WVB/WR_CTRL/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    10.659    WFM_ACQ_0/WVB/WR_CTRL/cnt[0]_i_1_n_0
    SLICE_X12Y65         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.240    13.075    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X12Y65         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/cnt_reg[0]/C
                         clock pessimism              0.285    13.360    
                         clock uncertainty           -0.236    13.123    
    SLICE_X12Y65         FDRE (Setup_fdre_C_D)        0.076    13.199    WFM_ACQ_0/WVB/WR_CTRL/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.199    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/y_adr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/CRSM_0/i_rd_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.036ns (19.859%)  route 4.181ns (80.141%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 13.148 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.374     5.411    XDOM_0/CRSM_0/clk_125MHZ
    SLICE_X8Y41          FDRE                                         r  XDOM_0/CRSM_0/y_adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.433     5.844 r  XDOM_0/CRSM_0/y_adr_reg[1]/Q
                         net (fo=59, routed)          1.641     7.485    XDOM_0/CRSM_0/Q[1]
    SLICE_X5Y56          LUT2 (Prop_lut2_I1_O)        0.126     7.611 r  XDOM_0/CRSM_0/wvb_cnst_config[11]_i_3/O
                         net (fo=8, routed)           0.770     8.381    XDOM_0/CRSM_0/wvb_cnst_config[11]_i_3_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I2_O)        0.267     8.648 r  XDOM_0/CRSM_0/i_rd_data[12]_i_4/O
                         net (fo=13, routed)          1.007     9.656    XDOM_0/CRSM_0/i_rd_data[12]_i_4_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.105     9.761 r  XDOM_0/CRSM_0/i_rd_data[11]_i_2/O
                         net (fo=1, routed)           0.762    10.523    XDOM_0/CRSM_0/i_rd_data[11]_i_2_n_0
    SLICE_X6Y54          LUT5 (Prop_lut5_I0_O)        0.105    10.628 r  XDOM_0/CRSM_0/i_rd_data[11]_i_1/O
                         net (fo=1, routed)           0.000    10.628    XDOM_0/CRSM_0/i_rd_data[11]_i_1_n_0
    SLICE_X6Y54          FDRE                                         r  XDOM_0/CRSM_0/i_rd_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.313    13.148    XDOM_0/CRSM_0/clk_125MHZ
    SLICE_X6Y54          FDRE                                         r  XDOM_0/CRSM_0/i_rd_data_reg[11]/C
                         clock pessimism              0.202    13.350    
                         clock uncertainty           -0.236    13.114    
    SLICE_X6Y54          FDRE (Setup_fdre_C_D)        0.072    13.186    XDOM_0/CRSM_0/i_rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                         -10.628    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.062ns (22.554%)  route 3.647ns (77.446%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 13.120 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.353     5.391    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X10Y60         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.433     5.824 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/Q
                         net (fo=9, routed)           1.005     6.829    WFM_ACQ_0/WVB/OVERFLOW_CTRL/hdr_data_in[11]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.105     6.934 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.934    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_1_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.248 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=5, routed)           0.821     8.068    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X14Y63         LUT6 (Prop_lut6_I4_O)        0.105     8.173 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=5, routed)           0.819     8.993    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.105     9.098 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          1.001    10.099    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.285    13.120    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.268    13.387    
                         clock uncertainty           -0.236    13.151    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476    12.675    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.062ns (22.554%)  route 3.647ns (77.446%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 13.120 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.353     5.391    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X10Y60         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.433     5.824 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[11]/Q
                         net (fo=9, routed)           1.005     6.829    WFM_ACQ_0/WVB/OVERFLOW_CTRL/hdr_data_in[11]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.105     6.934 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.934    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_i_1_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.248 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=5, routed)           0.821     8.068    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X14Y63         LUT6 (Prop_lut6_I4_O)        0.105     8.173 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2/O
                         net (fo=5, routed)           0.819     8.993    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.105     9.098 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=32, routed)          1.001    10.099    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.285    13.120    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.268    13.387    
                         clock uncertainty           -0.236    13.151    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476    12.675    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  2.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 WVB_READER/RD_CTRL/dpram_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WVB_READER/RD_CTRL/dpram_len_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.972%)  route 0.218ns (51.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.569     1.800    WVB_READER/RD_CTRL/clk_125MHZ
    SLICE_X14Y49         FDRE                                         r  WVB_READER/RD_CTRL/dpram_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.964 r  WVB_READER/RD_CTRL/dpram_a_reg[6]/Q
                         net (fo=6, routed)           0.218     2.182    WVB_READER/RD_CTRL/Q[6]
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.045     2.227 r  WVB_READER/RD_CTRL/dpram_len[7]_i_1/O
                         net (fo=1, routed)           0.000     2.227    WVB_READER/RD_CTRL/dpram_len0_in[7]
    SLICE_X14Y50         FDRE                                         r  WVB_READER/RD_CTRL/dpram_len_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.833     2.342    WVB_READER/RD_CTRL/clk_125MHZ
    SLICE_X14Y50         FDRE                                         r  WVB_READER/RD_CTRL/dpram_len_reg[7]/C
                         clock pessimism             -0.278     2.064    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.120     2.184    WVB_READER/RD_CTRL/dpram_len_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.562     1.793    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y56          FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164     1.957 r  WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[1]/Q
                         net (fo=1, routed)           0.103     2.060    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[13]
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.870     2.380    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.848    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.155     2.003    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.562     1.793    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y56          FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164     1.957 r  WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[3]/Q
                         net (fo=1, routed)           0.103     2.060    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[15]
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.870     2.380    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.848    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.155     2.003    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.568     1.799    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y46          FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164     1.963 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[13]/Q
                         net (fo=1, routed)           0.103     2.067    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB18_X0Y18         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.876     2.386    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.854    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     2.009    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.569     1.800    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y47          FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     1.964 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[16]/Q
                         net (fo=1, routed)           0.104     2.069    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[16]
    RAMB18_X0Y18         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.876     2.386    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y18         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.854    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.155     2.009    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 WVB_READER/RD_CTRL/dpram_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WVB_READER/RD_CTRL/dpram_len_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.085%)  route 0.245ns (53.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.569     1.800    WVB_READER/RD_CTRL/clk_125MHZ
    SLICE_X14Y49         FDRE                                         r  WVB_READER/RD_CTRL/dpram_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.964 r  WVB_READER/RD_CTRL/dpram_a_reg[8]/Q
                         net (fo=4, routed)           0.245     2.209    WVB_READER/RD_CTRL/Q[8]
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.045     2.254 r  WVB_READER/RD_CTRL/dpram_len[9]_i_1/O
                         net (fo=1, routed)           0.000     2.254    WVB_READER/RD_CTRL/dpram_len0_in[9]
    SLICE_X14Y50         FDRE                                         r  WVB_READER/RD_CTRL/dpram_len_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.833     2.342    WVB_READER/RD_CTRL/clk_125MHZ
    SLICE_X14Y50         FDRE                                         r  WVB_READER/RD_CTRL/dpram_len_reg[9]/C
                         clock pessimism             -0.278     2.064    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.121     2.185    WVB_READER/RD_CTRL/dpram_len_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/MDOM_TRIG/adc_stream_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.383%)  route 0.163ns (53.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.559     1.790    WFM_ACQ_0/MDOM_TRIG/clk_125MHZ
    SLICE_X11Y62         FDRE                                         r  WFM_ACQ_0/MDOM_TRIG/adc_stream_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  WFM_ACQ_0/MDOM_TRIG/adc_stream_out_reg[10]/Q
                         net (fo=1, routed)           0.163     2.094    WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB18_X0Y24         RAMB18E1                                     r  WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.868     2.378    WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.512     1.866    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     2.021    WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.125%)  route 0.165ns (53.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.561     1.792    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X11Y59         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.933 r  WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[6]/Q
                         net (fo=1, routed)           0.165     2.098    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[18]
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.870     2.380    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.512     1.868    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.155     2.023    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_pre_conf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.486%)  route 0.176ns (55.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.561     1.792    WFM_ACQ_0/WVB/WR_CTRL/clk_125MHZ
    SLICE_X11Y59         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_pre_conf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.933 r  WFM_ACQ_0/WVB/WR_CTRL/i_pre_conf_reg[3]/Q
                         net (fo=4, routed)           0.176     2.109    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[42]
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.870     2.380    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y11         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.512     1.868    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                      0.155     2.023    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/MDOM_TRIG/adc_stream_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.953%)  route 0.180ns (56.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.559     1.790    WFM_ACQ_0/MDOM_TRIG/clk_125MHZ
    SLICE_X11Y62         FDRE                                         r  WFM_ACQ_0/MDOM_TRIG/adc_stream_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  WFM_ACQ_0/MDOM_TRIG/adc_stream_out_reg[7]/Q
                         net (fo=1, routed)           0.180     2.111    WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X0Y24         RAMB18E1                                     r  WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.868     2.378    WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.512     1.866    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     2.021    WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125MHZ_LCLK_MMCM
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y11     WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y11     WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y24     WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y24     WFM_ACQ_0/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y18     WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y18     WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y14     WFM_ACQ_0/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y14     WFM_ACQ_0/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y6      XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y6      XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y56      XDOM_0/blue_led_lvl_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y56      XDOM_0/blue_led_lvl_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y56      XDOM_0/blue_led_lvl_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y56      XDOM_0/green_led_lvl_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y56      XDOM_0/green_led_lvl_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y56      XDOM_0/green_led_lvl_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y56      XDOM_0/green_led_lvl_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y56      XDOM_0/green_led_lvl_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y57      WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y57      WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y61     WFM_ACQ_0/DATA_GEN_0/adc_stream_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y61     WFM_ACQ_0/DATA_GEN_0/adc_stream_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y61     WFM_ACQ_0/DATA_GEN_0/adc_stream_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y61     WFM_ACQ_0/DATA_GEN_0/adc_stream_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y62     WFM_ACQ_0/DATA_GEN_0/adc_stream_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y45     WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y48     WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y47      WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y49     WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y47      WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125MHZ_LCLK_MMCM
  To Clock:  clk_125MHZ_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.799ns (21.170%)  route 2.975ns (78.830%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 13.148 - 8.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.423     5.461    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X1Y51          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.379     5.840 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.808     6.647    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X0Y47          LUT4 (Prop_lut4_I1_O)        0.105     6.752 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.454     7.206    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X0Y51          LUT5 (Prop_lut5_I4_O)        0.105     7.311 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.629     7.940    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X0Y48          LUT5 (Prop_lut5_I2_O)        0.105     8.045 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.456     8.502    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.105     8.607 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.628     9.235    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X6Y50          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.313    13.148    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X6Y50          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/C
                         clock pessimism              0.268    13.416    
                         clock uncertainty           -0.236    13.179    
    SLICE_X6Y50          FDPE (Recov_fdpe_C_PRE)     -0.292    12.887    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.887    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.799ns (21.170%)  route 2.975ns (78.830%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 13.148 - 8.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.423     5.461    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X1Y51          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.379     5.840 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.808     6.647    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X0Y47          LUT4 (Prop_lut4_I1_O)        0.105     6.752 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.454     7.206    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X0Y51          LUT5 (Prop_lut5_I4_O)        0.105     7.311 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.629     7.940    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X0Y48          LUT5 (Prop_lut5_I2_O)        0.105     8.045 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.456     8.502    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.105     8.607 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.628     9.235    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X6Y50          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.313    13.148    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X6Y50          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/C
                         clock pessimism              0.268    13.416    
                         clock uncertainty           -0.236    13.179    
    SLICE_X6Y50          FDPE (Recov_fdpe_C_PRE)     -0.292    12.887    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         12.887    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.799ns (21.170%)  route 2.975ns (78.830%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 13.148 - 8.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.423     5.461    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X1Y51          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.379     5.840 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.808     6.647    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X0Y47          LUT4 (Prop_lut4_I1_O)        0.105     6.752 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.454     7.206    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X0Y51          LUT5 (Prop_lut5_I4_O)        0.105     7.311 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.629     7.940    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X0Y48          LUT5 (Prop_lut5_I2_O)        0.105     8.045 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.456     8.502    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.105     8.607 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.628     9.235    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X6Y50          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.313    13.148    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X6Y50          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/C
                         clock pessimism              0.268    13.416    
                         clock uncertainty           -0.236    13.179    
    SLICE_X6Y50          FDPE (Recov_fdpe_C_PRE)     -0.292    12.887    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.887    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.799ns (21.170%)  route 2.975ns (78.830%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 13.148 - 8.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.423     5.461    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X1Y51          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.379     5.840 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.808     6.647    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X0Y47          LUT4 (Prop_lut4_I1_O)        0.105     6.752 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.454     7.206    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X0Y51          LUT5 (Prop_lut5_I4_O)        0.105     7.311 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.629     7.940    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X0Y48          LUT5 (Prop_lut5_I2_O)        0.105     8.045 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.456     8.502    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.105     8.607 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.628     9.235    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X7Y50          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.313    13.148    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X7Y50          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/C
                         clock pessimism              0.268    13.416    
                         clock uncertainty           -0.236    13.179    
    SLICE_X7Y50          FDPE (Recov_fdpe_C_PRE)     -0.292    12.887    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         12.887    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.799ns (21.170%)  route 2.975ns (78.830%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 13.148 - 8.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.423     5.461    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X1Y51          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.379     5.840 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.808     6.647    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X0Y47          LUT4 (Prop_lut4_I1_O)        0.105     6.752 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.454     7.206    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X0Y51          LUT5 (Prop_lut5_I4_O)        0.105     7.311 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.629     7.940    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X0Y48          LUT5 (Prop_lut5_I2_O)        0.105     8.045 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.456     8.502    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.105     8.607 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.628     9.235    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X6Y50          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.313    13.148    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X6Y50          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/C
                         clock pessimism              0.268    13.416    
                         clock uncertainty           -0.236    13.179    
    SLICE_X6Y50          FDPE (Recov_fdpe_C_PRE)     -0.258    12.921    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.799ns (22.621%)  route 2.733ns (77.379%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 13.166 - 8.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.423     5.461    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X1Y51          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.379     5.840 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.808     6.647    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X0Y47          LUT4 (Prop_lut4_I1_O)        0.105     6.752 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.454     7.206    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X0Y51          LUT5 (Prop_lut5_I4_O)        0.105     7.311 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.629     7.940    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X0Y48          LUT5 (Prop_lut5_I2_O)        0.105     8.045 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.456     8.502    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.105     8.607 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.386     8.993    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X7Y49          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.331    13.166    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X7Y49          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/C
                         clock pessimism              0.202    13.368    
                         clock uncertainty           -0.236    13.132    
    SLICE_X7Y49          FDPE (Recov_fdpe_C_PRE)     -0.292    12.840    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.799ns (22.621%)  route 2.733ns (77.379%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 13.166 - 8.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.423     5.461    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X1Y51          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.379     5.840 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.808     6.647    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X0Y47          LUT4 (Prop_lut4_I1_O)        0.105     6.752 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.454     7.206    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X0Y51          LUT5 (Prop_lut5_I4_O)        0.105     7.311 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.629     7.940    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X0Y48          LUT5 (Prop_lut5_I2_O)        0.105     8.045 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.456     8.502    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.105     8.607 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.386     8.993    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X7Y49          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.331    13.166    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X7Y49          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]/C
                         clock pessimism              0.202    13.368    
                         clock uncertainty           -0.236    13.132    
    SLICE_X7Y49          FDPE (Recov_fdpe_C_PRE)     -0.292    12.840    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.799ns (22.621%)  route 2.733ns (77.379%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 13.166 - 8.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.423     5.461    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X1Y51          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.379     5.840 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.808     6.647    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X0Y47          LUT4 (Prop_lut4_I1_O)        0.105     6.752 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.454     7.206    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X0Y51          LUT5 (Prop_lut5_I4_O)        0.105     7.311 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.629     7.940    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X0Y48          LUT5 (Prop_lut5_I2_O)        0.105     8.045 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.456     8.502    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.105     8.607 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.386     8.993    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X7Y49          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.331    13.166    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X7Y49          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]/C
                         clock pessimism              0.202    13.368    
                         clock uncertainty           -0.236    13.132    
    SLICE_X7Y49          FDPE (Recov_fdpe_C_PRE)     -0.292    12.840    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.799ns (22.621%)  route 2.733ns (77.379%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 13.166 - 8.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.423     5.461    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X1Y51          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.379     5.840 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.808     6.647    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X0Y47          LUT4 (Prop_lut4_I1_O)        0.105     6.752 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.454     7.206    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X0Y51          LUT5 (Prop_lut5_I4_O)        0.105     7.311 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.629     7.940    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X0Y48          LUT5 (Prop_lut5_I2_O)        0.105     8.045 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.456     8.502    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.105     8.607 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.386     8.993    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X7Y49          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.331    13.166    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X7Y49          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9]/C
                         clock pessimism              0.202    13.368    
                         clock uncertainty           -0.236    13.132    
    SLICE_X7Y49          FDPE (Recov_fdpe_C_PRE)     -0.292    12.840    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.799ns (23.398%)  route 2.616ns (76.602%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 13.166 - 8.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.423     5.461    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X1Y51          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.379     5.840 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.808     6.647    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X0Y47          LUT4 (Prop_lut4_I1_O)        0.105     6.752 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15/O
                         net (fo=1, routed)           0.454     7.206    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_15_n_0
    SLICE_X0Y51          LUT5 (Prop_lut5_I4_O)        0.105     7.311 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.629     7.940    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X0Y48          LUT5 (Prop_lut5_I2_O)        0.105     8.045 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.456     8.502    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.105     8.607 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.269     8.875    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X7Y48          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        1.331    13.166    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X7Y48          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/C
                         clock pessimism              0.202    13.368    
                         clock uncertainty           -0.236    13.132    
    SLICE_X7Y48          FDPE (Recov_fdpe_C_PRE)     -0.292    12.840    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  3.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.915%)  route 0.597ns (74.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.594     1.825    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X6Y42          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.989 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=63, routed)          0.294     2.284    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.045     2.329 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.303     2.632    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X6Y50          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.861     2.370    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X6Y50          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/C
                         clock pessimism             -0.278     2.092    
    SLICE_X6Y50          FDPE (Remov_fdpe_C_PRE)     -0.071     2.021    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.915%)  route 0.597ns (74.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.594     1.825    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X6Y42          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.989 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=63, routed)          0.294     2.284    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.045     2.329 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.303     2.632    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X6Y50          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.861     2.370    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X6Y50          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/C
                         clock pessimism             -0.278     2.092    
    SLICE_X6Y50          FDPE (Remov_fdpe_C_PRE)     -0.071     2.021    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.915%)  route 0.597ns (74.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.594     1.825    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X6Y42          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.989 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=63, routed)          0.294     2.284    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.045     2.329 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.303     2.632    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X6Y50          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.861     2.370    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X6Y50          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/C
                         clock pessimism             -0.278     2.092    
    SLICE_X6Y50          FDPE (Remov_fdpe_C_PRE)     -0.071     2.021    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.915%)  route 0.597ns (74.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.594     1.825    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X6Y42          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.989 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=63, routed)          0.294     2.284    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.045     2.329 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.303     2.632    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X6Y50          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.861     2.370    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X6Y50          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/C
                         clock pessimism             -0.278     2.092    
    SLICE_X6Y50          FDPE (Remov_fdpe_C_PRE)     -0.071     2.021    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.915%)  route 0.597ns (74.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.594     1.825    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X6Y42          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.989 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=63, routed)          0.294     2.284    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.045     2.329 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.303     2.632    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X7Y50          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.861     2.370    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X7Y50          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/C
                         clock pessimism             -0.278     2.092    
    SLICE_X7Y50          FDPE (Remov_fdpe_C_PRE)     -0.095     1.997    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.209ns (33.435%)  route 0.416ns (66.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.594     1.825    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X6Y42          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.989 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=63, routed)          0.294     2.284    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.045     2.329 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.122     2.450    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X7Y48          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.867     2.376    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X7Y48          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/C
                         clock pessimism             -0.533     1.843    
    SLICE_X7Y48          FDPE (Remov_fdpe_C_PRE)     -0.095     1.748    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.209ns (33.435%)  route 0.416ns (66.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.594     1.825    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X6Y42          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.989 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=63, routed)          0.294     2.284    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.045     2.329 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.122     2.450    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X7Y48          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.867     2.376    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X7Y48          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/C
                         clock pessimism             -0.533     1.843    
    SLICE_X7Y48          FDPE (Remov_fdpe_C_PRE)     -0.095     1.748    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.209ns (33.435%)  route 0.416ns (66.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.594     1.825    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X6Y42          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.989 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=63, routed)          0.294     2.284    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.045     2.329 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.122     2.450    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X7Y48          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.867     2.376    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X7Y48          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/C
                         clock pessimism             -0.533     1.843    
    SLICE_X7Y48          FDPE (Remov_fdpe_C_PRE)     -0.095     1.748    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.209ns (33.435%)  route 0.416ns (66.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.594     1.825    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X6Y42          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.989 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=63, routed)          0.294     2.284    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.045     2.329 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.122     2.450    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X7Y48          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.867     2.376    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X7Y48          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/C
                         clock pessimism             -0.533     1.843    
    SLICE_X7Y48          FDPE (Remov_fdpe_C_PRE)     -0.095     1.748    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.209ns (33.435%)  route 0.416ns (66.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.594     1.825    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X6Y42          FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.989 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[1]/Q
                         net (fo=63, routed)          0.294     2.284    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm_reg[0][1]
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.045     2.329 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.122     2.450    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X7Y48          FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=1286, routed)        0.867     2.376    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X7Y48          FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/C
                         clock pessimism             -0.533     1.843    
    SLICE_X7Y48          FDPE (Remov_fdpe_C_PRE)     -0.095     1.748    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.702    





