[INFO ODB-0222] Reading LEF file: Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45.lef
[INFO ODB-0127] Reading DEF file: gcd.def
[INFO ODB-0128] Design: gcd
[INFO ODB-0130]     Created 54 pins.
[INFO ODB-0131]     Created 624 components and 2752 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 1248 connections.
[INFO ODB-0133]     Created 581 nets and 1504 connections.
[INFO ODB-0134] Finished DEF file: gcd.def
[WARNING PSM-0016] Voltage pad location (vsrc) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 80.180 or core height of 79.800. Changing bump location to the center of the die at (40.090, 39.900)
[WARNING PSM-0065] VSRC location not specified using default checkerboard pattern with one VDD everysize bumps in x-direction and one in two bumps in the y-direction
[WARNING PSM-0030] Vsrc location at (40.090um, 39.900um) and size =10.000um, is not located on a power stripe. Moving to closest stripe at (40.500um, 53.115um).
[INFO PSM-0031] Number of PDN nodes on net VDD = 1527.
[INFO PSM-0064] Number of voltage sources = 1
[INFO PSM-0040] No floating PDN stripes on net VDD.
########## IR report #################
Worstcase voltage: 1.10e+00 V
Average IR drop  : 5.84e-05 V
Worstcase IR drop: 1.03e-04 V
######################################
