

#set_property MARK_DEBUG true [get_nets {app_inst/spis_i/zero_cross_i/n[0]}]
#set_property MARK_DEBUG true [get_nets {app_inst/spis_i/zero_cross_i/n[1]}]
#set_property MARK_DEBUG true [get_nets {app_inst/spis_i/zero_cross_i/n[2]}]
#set_property MARK_DEBUG true [get_nets {app_inst/spis_i/zero_cross_i/n[3]}]
#set_property MARK_DEBUG true [get_nets {app_inst/spis_i/zero_cross_i/n[4]}]
#set_property MARK_DEBUG true [get_nets {app_inst/spis_i/zero_cross_i/n[5]}]
#set_property MARK_DEBUG true [get_nets {app_inst/spis_i/zero_cross_i/n[6]}]
#set_property MARK_DEBUG true [get_nets {app_inst/spis_i/zero_cross_i/n[7]}]
#create_debug_core u_ila_0 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
#set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
#set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
#set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
#set_property port_width 1 [get_debug_ports u_ila_0/clk]
#connect_debug_port u_ila_0/clk [get_nets [list bd_gen.design_1_i/processing_system7_0/inst/FCLK_CLK0]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
#set_property port_width 1 [get_debug_ports u_ila_0/probe0]
#connect_debug_port u_ila_0/probe0 [get_nets [list app_inst/spis_i/one100_us_tick]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
#set_property port_width 1 [get_debug_ports u_ila_0/probe1]
#connect_debug_port u_ila_0/probe1 [get_nets [list app_inst/spis_i/one100_us_error]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
#set_property port_width 1 [get_debug_ports u_ila_0/probe2]
#connect_debug_port u_ila_0/probe2 [get_nets [list app_inst/ap_start_reg]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
#set_property port_width 1 [get_debug_ports u_ila_0/probe3]
#connect_debug_port u_ila_0/probe3 [get_nets [list app_inst/spis_i/ap_done]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
#set_property port_width 1 [get_debug_ports u_ila_0/probe4]
#connect_debug_port u_ila_0/probe4 [get_nets [list app_inst/hls_rstn_reg]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
#set_property port_width 1 [get_debug_ports u_ila_0/probe5]
#connect_debug_port u_ila_0/probe5 [get_nets [list app_inst/spis_i/z_cross_s]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
#set_property port_width 8 [get_debug_ports u_ila_0/probe6]
#connect_debug_port u_ila_0/probe6 [get_nets [list {app_inst/spis_i/zero_cross_i/n[0]} {app_inst/spis_i/zero_cross_i/n[1]} {app_inst/spis_i/zero_cross_i/n[2]} {app_inst/spis_i/zero_cross_i/n[3]} {app_inst/spis_i/zero_cross_i/n[4]} {app_inst/spis_i/zero_cross_i/n[5]} {app_inst/spis_i/zero_cross_i/n[6]} {app_inst/spis_i/zero_cross_i/n[7]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
#set_property port_width 1 [get_debug_ports u_ila_0/probe7]
#connect_debug_port u_ila_0/probe7 [get_nets [list {app_inst/spis_i/spi_power_i/internal_regs_we_spis[0]}]]
#set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
#set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
#set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
#connect_debug_port dbg_hub/clk [get_nets ps_clk100]
