
Warning-[RT_SMLWITHGUI] Smartlog with -gui
  The '-sml' flag is ignored; Smartlog is always enabled with '-gui'.
  The Smartlog is stored at DVEfiles/dve_gui.log.

Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  May 15 19:12 2022
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

VCD+ Writer O-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
The design has assertions or cover properties.
The assertion browser can be used to view them. Click on the assertion toolbar button or use the menu 'Window->Panes->Assertion' to open it.
The file '/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/inter.vpd' was opened successfully.
GUI mode
Error-[UCLI-STOP-UNABLE-SET-STOP-POINT] Unable to set breakpoint
  The setting of line breakpoint in file 
  /home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../env/rkv_watchdog_scoreboard.sv
  line 104 due to 'stop' command was not successful. 
  Please verify that the 'stop' command arguments are valid and that the 
  statement/enclosing subprogram at file/line is complete and used in the 
  design.  Also verify that the statement on which the BP is being added is in
  a module compiled with line debug capability.  If the BP is being set inside
  a TF, make sure the design is not compiled with '+vpi+1'.  Please recompile 
  using the '-debug_access<+options>' switch and incremental options as 
  required.  Recommended options are '-debug_access' for post-process debug, 
  '-debug_access+class' for testbench debug, and '-debug_access+all' for all 
  debug capabilities.  Refer the VCS user guide for more granular options for 
  debug control under the switch '-debug_access' and refer to '-debug_region' 
  for region control.
Error-[UCLI-STOP-UNABLE-SET-STOP-POINT] Unable to set breakpoint
  The setting of line breakpoint in file 
  /home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../env/rkv_watchdog_scoreboard.sv
  line 104 due to 'stop' command was not successful. 
  Please verify that the 'stop' command arguments are valid and that the 
  statement/enclosing subprogram at file/line is complete and used in the 
  design.  Also verify that the statement on which the BP is being added is in
  a module compiled with line debug capability.  If the BP is being set inside
  a TF, make sure the design is not compiled with '+vpi+1'.  Please recompile 
  using the '-debug_access<+options>' switch and incremental options as 
  required.  Recommended options are '-debug_access' for post-process debug, 
  '-debug_access+class' for testbench debug, and '-debug_access+all' for all 
  debug capabilities.  Refer the VCS user guide for more granular options for 
  debug control under the switch '-debug_access' and refer to '-debug_region' 
  for region control.
Error-[UCLI-STOP-UNABLE-SET-STOP-POINT] Unable to set breakpoint
  The setting of line breakpoint in file 
  /home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../env/rkv_watchdog_scoreboard.sv
  line 104 due to 'stop' command was not successful. 
  Please verify that the 'stop' command arguments are valid and that the 
  statement/enclosing subprogram at file/line is complete and used in the 
  design.  Also verify that the statement on which the BP is being added is in
  a module compiled with line debug capability.  If the BP is being set inside
  a TF, make sure the design is not compiled with '+vpi+1'.  Please recompile 
  using the '-debug_access<+options>' switch and incremental options as 
  required.  Recommended options are '-debug_access' for post-process debug, 
  '-debug_access+class' for testbench debug, and '-debug_access+all' for all 
  debug capabilities.  Refer the VCS user guide for more granular options for 
  debug control under the switch '-debug_access' and refer to '-debug_region' 
  for region control.
Error-[UCLI-STOP-UNABLE-SET-STOP-POINT] Unable to set breakpoint
  The setting of line breakpoint in file 
  /home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../env/rkv_watchdog_scoreboard.sv
  line 104 due to 'stop' command was not successful. 
  Please verify that the 'stop' command arguments are valid and that the 
  statement/enclosing subprogram at file/line is complete and used in the 
  design.  Also verify that the statement on which the BP is being added is in
  a module compiled with line debug capability.  If the BP is being set inside
  a TF, make sure the design is not compiled with '+vpi+1'.  Please recompile 
  using the '-debug_access<+options>' switch and incremental options as 
  required.  Recommended options are '-debug_access' for post-process debug, 
  '-debug_access+class' for testbench debug, and '-debug_access+all' for all 
  debug capabilities.  Refer the VCS user guide for more granular options for 
  debug control under the switch '-debug_access' and refer to '-debug_region' 
  for region control.
UVM_INFO @ 0: reporter [RNTST] Running test rkv_watchdog_resen_test...
Stopping new assertion attempts at time 0ps: level = 0 arg = * (from inst rkv_watchdog_tb.apb_if_inst (../vip_lib/apb_pkg/apb_if.sv:182))

Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 6
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGLOAD_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGLOAD_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 41
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGVALUE_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGVALUE_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 77
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGCONTROL_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGCONTROL_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 115
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGINTCLR_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGINTCLR_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 150
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGRIS_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGRIS_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 185
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGMIS_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGMIS_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 221
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGLOCK_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGLOCK_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 259
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGITCR_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGITCR_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 295
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGITOP_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGITOP_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 334
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGPERIPHID4_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGPERIPHID4_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 372
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGPERIPHID5_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGPERIPHID5_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 407
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGPERIPHID6_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGPERIPHID6_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 442
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGPERIPHID7_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGPERIPHID7_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 477
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGPERIPHID0_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGPERIPHID0_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 513
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGPERIPHID1_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGPERIPHID1_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 553
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGPERIPHID2_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGPERIPHID2_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 595
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGPERIPHID3_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGPERIPHID3_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 633
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGPCELLID0_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGPCELLID0_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 668
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGPCELLID1_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGPCELLID1_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 703
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGPCELLID2_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGPCELLID2_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg


Note-[FCICIO] Instance coverage is ON
/home/verifier/project/rkv_labs/v2x_addon/cmsdk_apb_watchdog/uvm/sim/../reg/rkv_watchdog_reg.sv, 738
rkv_watchdog_pkg, "rkv_watchdog_pkg::WDOGPCELLID3_reg::value_cg"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_watchdog_pkg::WDOGPCELLID3_reg::value_cg'
  
  Covergroup Instance: rkv_watchdog_tb.vif_assign.me.obj.value_cg 
  Design hierarchy: rkv_watchdog_pkg

Starting assertion attempts at time 2000ps: level = 0 arg = * (from inst rkv_watchdog_tb.apb_if_inst (../vip_lib/apb_pkg/apb_if.sv:184))
Stopping new assertion attempts at time 22000ps: level = 0 arg = * (from inst rkv_watchdog_tb.apb_if_inst (../vip_lib/apb_pkg/apb_if.sv:182))
Starting assertion attempts at time 42000ps: level = 0 arg = * (from inst rkv_watchdog_tb.apb_if_inst (../vip_lib/apb_pkg/apb_if.sv:184))
UVM_INFO ../seq_lib/rkv_watchdog_base_virtual_sequence.sv(31) @ 95000: uvm_test_top.env.virt_sqr@@this [body] Entered...
UVM_INFO ../seq_lib/rkv_watchdog_base_virtual_sequence.sv(38) @ 95000: uvm_test_top.env.virt_sqr@@this [body] Exiting...
UVM_INFO ../seq_lib/rkv_watchdog_resen_virt_seq.sv(13) @ 95000: uvm_test_top.env.virt_sqr@@this [body] Entered...
UVM_INFO ../seq_lib/elem_seqs/rkv_watchdog_base_element_sequence.sv(20) @ 95000: uvm_test_top.env.virt_sqr@@this.reg_enable_intr [body] Entered...
UVM_INFO ../seq_lib/elem_seqs/rkv_watchdog_base_element_sequence.sv(27) @ 95000: uvm_test_top.env.virt_sqr@@this.reg_enable_intr [body] Exiting...
UVM_INFO ../seq_lib/elem_seqs/rkv_watchdog_reg_enable_intr.sv(13) @ 95000: uvm_test_top.env.virt_sqr@@this.reg_enable_intr [body] Entered...
UVM_INFO ../seq_lib/elem_seqs/rkv_watchdog_reg_enable_intr.sv(17) @ 115000: uvm_test_top.env.virt_sqr@@this.reg_enable_intr [body] Exiting...
UVM_INFO ../seq_lib/elem_seqs/rkv_watchdog_base_element_sequence.sv(20) @ 115000: uvm_test_top.env.virt_sqr@@this.reg_enable_reset [body] Entered...
UVM_INFO ../seq_lib/elem_seqs/rkv_watchdog_base_element_sequence.sv(27) @ 115000: uvm_test_top.env.virt_sqr@@this.reg_enable_reset [body] Exiting...
UVM_INFO ../seq_lib/elem_seqs/rkv_watchdog_reg_enable_reset.sv(13) @ 115000: uvm_test_top.env.virt_sqr@@this.reg_enable_reset [body] Entered...
UVM_INFO ../seq_lib/elem_seqs/rkv_watchdog_reg_enable_reset.sv(17) @ 145000: uvm_test_top.env.virt_sqr@@this.reg_enable_reset [body] Exiting...

Stop point #1 @ 225000 ps;  
UVM_INFO ../seq_lib/elem_seqs/rkv_watchdog_base_element_sequence.sv(20) @ 145000: uvm_test_top.env.virt_sqr@@this.reg_loadcount [body] Entered...
UVM_INFO ../seq_lib/elem_seqs/rkv_watchdog_base_element_sequence.sv(27) @ 145000: uvm_test_top.env.virt_sqr@@this.reg_loadcount [body] Exiting...
UVM_INFO ../seq_lib/elem_seqs/rkv_watchdog_reg_loadcount.sv(17) @ 145000: uvm_test_top.env.virt_sqr@@this.reg_loadcount [body] Entered...
UVM_INFO ../seq_lib/elem_seqs/rkv_watchdog_reg_loadcount.sv(20) @ 175000: uvm_test_top.env.virt_sqr@@this.reg_loadcount [body] Exiting...

Stop point #2 @ 225000 ps;  

Stop point #3 @ 13050000 ps;  

Stop point #4 @ 13050000 ps;  

Stop point #5 @ 13050000 ps;  

Stop point #7 @ 13050000 ps;  

Stop point #1 @ 13075000 ps;  

Stop point #2 @ 13075000 ps;  

Stop point #3 @ 25900000 ps;  

Stop point #4 @ 25900000 ps;  

Stop point #6 @ 25900000 ps;  

Stop point #7 @ 25900000 ps;  

Stop point #1 @ 25925000 ps;  

Stop point #2 @ 25925000 ps;  

Stop point #3 @ 38750000 ps;  

Stop point #1 @ 38775000 ps;  
"../vip_lib/apb_pkg/apb_if.sv", 125: rkv_watchdog_tb.apb_if_inst.unnamed$$_9: started at 175000ps not finished
"../vip_lib/apb_pkg/apb_if.sv", 131: rkv_watchdog_tb.apb_if_inst.unnamed$$_11: started at 175000ps not finished
"../vip_lib/apb_pkg/apb_if.sv", 142: rkv_watchdog_tb.apb_if_inst.unnamed$$_12: started at 175000ps not finished
"../vip_lib/apb_pkg/apb_if.sv", 175: rkv_watchdog_tb.apb_if_inst.unnamed$$_18: Antecedent of the implication never satisfied.
"../vip_lib/apb_pkg/apb_if.sv", 142: rkv_watchdog_tb.apb_if_inst.unnamed$$_12, 3875 attempts, 2 match
"../vip_lib/apb_pkg/apb_if.sv", 147: rkv_watchdog_tb.apb_if_inst.unnamed$$_13, 3875 attempts, 0 match
"../vip_lib/apb_pkg/apb_if.sv", 153: rkv_watchdog_tb.apb_if_inst.unnamed$$_14, 3875 attempts, 0 match
"../vip_lib/apb_pkg/apb_if.sv", 159: rkv_watchdog_tb.apb_if_inst.unnamed$$_15, 3875 attempts, 0 match
"../vip_lib/apb_pkg/apb_if.sv", 164: rkv_watchdog_tb.apb_if_inst.unnamed$$_16, 3875 attempts, 0 match
"../vip_lib/apb_pkg/apb_if.sv", 169: rkv_watchdog_tb.apb_if_inst.unnamed$$_17, 3875 attempts, 0 match
"../vip_lib/apb_pkg/apb_if.sv", 175: rkv_watchdog_tb.apb_if_inst.unnamed$$_18, 3875 attempts, 0 match
           V C S   S i m u l a t i o n   R e p o r t 
Time: 38775000 ps
CPU Time:      3.620 seconds;       Data structure size:   8.6Mb
Sun May 15 21:19:06 2022
