{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762375375916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762375375917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  5 15:42:55 2025 " "Processing started: Wed Nov  5 15:42:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762375375917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375375917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscvpc -c riscvpc " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscvpc -c riscvpc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375375917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762375376335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762375376335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "program_memory.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/program_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top " "Found entity 1: cpu_top" {  } { { "cpu_top.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/vgaclock_video_pll_0_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/vgaclock_video_pll_0_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock_video_pll_0_video_pll " "Found entity 1: vgaClock_video_pll_0_video_pll" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/vgaclock_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/vgaclock_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock_video_pll_0 " "Found entity 1: vgaClock_video_pll_0" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "vgaClock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/vgaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/vgaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock " "Found entity 1: vgaClock" {  } { { "vgaClock/synthesis/vgaClock.v" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/vgaClock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/hex7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "register_unit.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "imm_generator.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/imm_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mem " "Found entity 1: mux_mem" {  } { { "mux_mem.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/mux_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/font_rom.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384152 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "color.sv(114) " "Verilog HDL information at color.sv(114): always construct contains both blocking and non-blocking assignments" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762375384154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color.sv 3 3 " "Found 3 design units, including 3 entities, in source file color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_monitor " "Found entity 1: vga_monitor" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384155 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock1280x800 " "Found entity 2: clock1280x800" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384155 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller_1280x800 " "Found entity 3: vga_controller_1280x800" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_renderer.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_renderer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_renderer " "Found entity 1: font_renderer" {  } { { "font_renderer.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/font_renderer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762375384156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384156 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vgarst color.sv(46) " "Verilog HDL Implicit Net warning at color.sv(46): created implicit net for \"vgarst\"" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384156 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vgarst color.sv(460) " "Verilog HDL Implicit Net warning at color.sv(460): created implicit net for \"vgarst\"" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 460 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384156 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_top " "Elaborating entity \"cpu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762375384223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_reset cpu_top.sv(37) " "Verilog HDL or VHDL warning at cpu_top.sv(37): object \"sys_reset\" assigned a value but never read" {  } { { "cpu_top.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762375384223 "|cpu_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_unit " "Elaborating entity \"pc\" for hierarchy \"pc:pc_unit\"" {  } { { "cpu_top.sv" "pc_unit" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384271 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address pc.sv(9) " "Verilog HDL Always Construct warning at pc.sv(9): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "pc.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/pc.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762375384273 "|cpu_top|pc:pc_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] pc.sv(9) " "Inferred latch for \"address\[0\]\" at pc.sv(9)" {  } { { "pc.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/pc.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384273 "|cpu_top|pc:pc_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] pc.sv(9) " "Inferred latch for \"address\[1\]\" at pc.sv(9)" {  } { { "pc.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/pc.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384273 "|cpu_top|pc:pc_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instr_mem " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instr_mem\"" {  } { { "cpu_top.sv" "instr_mem" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384274 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "9 0 127 instruction_memory.sv(16) " "Verilog HDL warning at instruction_memory.sv(16): number of words (9) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "instruction_memory.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/instruction_memory.sv" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1762375384278 "|cpu_top|instruction_memory:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instruction_memory.sv(12) " "Net \"memory.data_a\" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/instruction_memory.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384283 "|cpu_top|instruction_memory:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instruction_memory.sv(12) " "Net \"memory.waddr_a\" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/instruction_memory.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384283 "|cpu_top|instruction_memory:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instruction_memory.sv(12) " "Net \"memory.we_a\" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/instruction_memory.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384283 "|cpu_top|instruction_memory:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit\"" {  } { { "cpu_top.sv" "control_unit" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384294 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.sv(40) " "Verilog HDL Case Statement warning at control_unit.sv(40): incomplete case statement has no default case item" {  } { { "control_unit.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/control_unit.sv" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1762375384294 "|cpu_top|control_unit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit register_unit:reg_file " "Elaborating entity \"register_unit\" for hierarchy \"register_unit:reg_file\"" {  } { { "cpu_top.sv" "reg_file" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator immediate_generator:imm_gen " "Elaborating entity \"immediate_generator\" for hierarchy \"immediate_generator:imm_gen\"" {  } { { "cpu_top.sv" "imm_gen" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:alu_src_mux " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:alu_src_mux\"" {  } { { "cpu_top.sv" "alu_src_mux" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"alu:alu_unit\"" {  } { { "cpu_top.sv" "alu_unit" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384326 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(21) " "Verilog HDL Case Statement warning at alu.sv(21): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1762375384327 "|cpu_top|alu:alu_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AluResult alu.sv(21) " "Verilog HDL Always Construct warning at alu.sv(21): inferring latch(es) for variable \"AluResult\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762375384328 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[0\] alu.sv(21) " "Inferred latch for \"AluResult\[0\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384328 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[1\] alu.sv(21) " "Inferred latch for \"AluResult\[1\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384328 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[2\] alu.sv(21) " "Inferred latch for \"AluResult\[2\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384328 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[3\] alu.sv(21) " "Inferred latch for \"AluResult\[3\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384328 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[4\] alu.sv(21) " "Inferred latch for \"AluResult\[4\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384329 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[5\] alu.sv(21) " "Inferred latch for \"AluResult\[5\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384329 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[6\] alu.sv(21) " "Inferred latch for \"AluResult\[6\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384329 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[7\] alu.sv(21) " "Inferred latch for \"AluResult\[7\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384329 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[8\] alu.sv(21) " "Inferred latch for \"AluResult\[8\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384329 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[9\] alu.sv(21) " "Inferred latch for \"AluResult\[9\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384329 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[10\] alu.sv(21) " "Inferred latch for \"AluResult\[10\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384329 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[11\] alu.sv(21) " "Inferred latch for \"AluResult\[11\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384329 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[12\] alu.sv(21) " "Inferred latch for \"AluResult\[12\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384329 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[13\] alu.sv(21) " "Inferred latch for \"AluResult\[13\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384329 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[14\] alu.sv(21) " "Inferred latch for \"AluResult\[14\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384329 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[15\] alu.sv(21) " "Inferred latch for \"AluResult\[15\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384329 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[16\] alu.sv(21) " "Inferred latch for \"AluResult\[16\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384329 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[17\] alu.sv(21) " "Inferred latch for \"AluResult\[17\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384329 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[18\] alu.sv(21) " "Inferred latch for \"AluResult\[18\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384329 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[19\] alu.sv(21) " "Inferred latch for \"AluResult\[19\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384329 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[20\] alu.sv(21) " "Inferred latch for \"AluResult\[20\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384330 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[21\] alu.sv(21) " "Inferred latch for \"AluResult\[21\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384330 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[22\] alu.sv(21) " "Inferred latch for \"AluResult\[22\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384330 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[23\] alu.sv(21) " "Inferred latch for \"AluResult\[23\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384330 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[24\] alu.sv(21) " "Inferred latch for \"AluResult\[24\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384330 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[25\] alu.sv(21) " "Inferred latch for \"AluResult\[25\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384330 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[26\] alu.sv(21) " "Inferred latch for \"AluResult\[26\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384330 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[27\] alu.sv(21) " "Inferred latch for \"AluResult\[27\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384330 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[28\] alu.sv(21) " "Inferred latch for \"AluResult\[28\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384330 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[29\] alu.sv(21) " "Inferred latch for \"AluResult\[29\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384330 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[30\] alu.sv(21) " "Inferred latch for \"AluResult\[30\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384330 "|cpu_top|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[31\] alu.sv(21) " "Inferred latch for \"AluResult\[31\]\" at alu.sv(21)" {  } { { "alu.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375384330 "|cpu_top|alu:alu_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "cpu_top.sv" "data_mem" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384341 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "19 0 31 program_memory.sv(30) " "Verilog HDL warning at program_memory.sv(30): number of words (19) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "program_memory.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/program_memory.sv" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1762375384360 "|cpu_top|data_memory:data_mem"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "init_mem program_memory.sv(29) " "Verilog HDL warning at program_memory.sv(29): initial value for variable init_mem should be constant" {  } { { "program_memory.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/program_memory.sv" 29 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1762375384360 "|cpu_top|data_memory:data_mem"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem program_memory.sv(29) " "Verilog HDL warning at program_memory.sv(29): initial value for variable mem should be constant" {  } { { "program_memory.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/program_memory.sv" 29 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1762375384360 "|cpu_top|data_memory:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mem mux_mem:wb_mux " "Elaborating entity \"mux_mem\" for hierarchy \"mux_mem:wb_mux\"" {  } { { "cpu_top.sv" "wb_mux" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:seg_display0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:seg_display0\"" {  } { { "cpu_top.sv" "seg_display0" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384370 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex7seg.sv(18) " "Verilog HDL Case Statement warning at hex7seg.sv(18): case item expression covers a value already covered by a previous case item" {  } { { "hex7seg.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/hex7seg.sv" 18 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1762375384370 "|top_level|hex7seg:h0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_monitor vga_monitor:vga_monitor " "Elaborating entity \"vga_monitor\" for hierarchy \"vga_monitor:vga_monitor\"" {  } { { "cpu_top.sv" "vga_monitor" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384372 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inside_any_text color.sv(403) " "Verilog HDL or VHDL warning at color.sv(403): object \"inside_any_text\" assigned a value but never read" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 403 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762375384449 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 color.sv(101) " "Verilog HDL assignment warning at color.sv(101): truncated value with size 32 to match size of target (8)" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762375384449 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 color.sv(372) " "Verilog HDL assignment warning at color.sv(372): truncated value with size 32 to match size of target (5)" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762375384449 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 color.sv(379) " "Verilog HDL assignment warning at color.sv(379): truncated value with size 32 to match size of target (7)" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762375384449 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 color.sv(384) " "Verilog HDL assignment warning at color.sv(384): truncated value with size 32 to match size of target (6)" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762375384449 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 color.sv(415) " "Verilog HDL assignment warning at color.sv(415): truncated value with size 32 to match size of target (4)" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762375384449 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 color.sv(417) " "Verilog HDL assignment warning at color.sv(417): truncated value with size 32 to match size of target (3)" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762375384449 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 color.sv(424) " "Verilog HDL assignment warning at color.sv(424): truncated value with size 32 to match size of target (5)" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762375384449 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[0\]\[15..19\] 0 color.sv(93) " "Net \"text\[0\]\[15..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384449 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[1\]\[12..19\] 0 color.sv(93) " "Net \"text\[1\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384449 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[2\]\[13..19\] 0 color.sv(93) " "Net \"text\[2\]\[13..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384449 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[3\]\[13..19\] 0 color.sv(93) " "Net \"text\[3\]\[13..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384449 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[4\]\[12..19\] 0 color.sv(93) " "Net \"text\[4\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[5\]\[13..19\] 0 color.sv(93) " "Net \"text\[5\]\[13..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[6\]\[12..19\] 0 color.sv(93) " "Net \"text\[6\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[7\]\[12..19\] 0 color.sv(93) " "Net \"text\[7\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[8\]\[12..19\] 0 color.sv(93) " "Net \"text\[8\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[9\]\[13..19\] 0 color.sv(93) " "Net \"text\[9\]\[13..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[10\]\[12..19\] 0 color.sv(93) " "Net \"text\[10\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[11\]\[12..19\] 0 color.sv(93) " "Net \"text\[11\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[12\]\[12..19\] 0 color.sv(93) " "Net \"text\[12\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[13\]\[12..19\] 0 color.sv(93) " "Net \"text\[13\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[14\]\[12..19\] 0 color.sv(93) " "Net \"text\[14\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[15..32\] 0 color.sv(93) " "Net \"text\[15..32\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[0\]\[4..19\] 0 color.sv(94) " "Net \"text2\[0\]\[4..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[1\]\[12..19\] 0 color.sv(94) " "Net \"text2\[1\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[2\]\[12..19\] 0 color.sv(94) " "Net \"text2\[2\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[3\]\[12..19\] 0 color.sv(94) " "Net \"text2\[3\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[4\]\[12..19\] 0 color.sv(94) " "Net \"text2\[4\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[5\]\[12..19\] 0 color.sv(94) " "Net \"text2\[5\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[6\]\[12..19\] 0 color.sv(94) " "Net \"text2\[6\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[7\]\[12..19\] 0 color.sv(94) " "Net \"text2\[7\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[8\]\[12..19\] 0 color.sv(94) " "Net \"text2\[8\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[9\]\[12..19\] 0 color.sv(94) " "Net \"text2\[9\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[10\]\[12..19\] 0 color.sv(94) " "Net \"text2\[10\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[11\]\[12..19\] 0 color.sv(94) " "Net \"text2\[11\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[12\]\[12..19\] 0 color.sv(94) " "Net \"text2\[12\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[13\]\[12..19\] 0 color.sv(94) " "Net \"text2\[13\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[14\]\[12..19\] 0 color.sv(94) " "Net \"text2\[14\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[15\]\[12..19\] 0 color.sv(94) " "Net \"text2\[15\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[16\]\[12..19\] 0 color.sv(94) " "Net \"text2\[16\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[17..32\] 0 color.sv(94) " "Net \"text2\[17..32\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[0\]\[4..19\] 0 color.sv(95) " "Net \"text3\[0\]\[4..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[1\]\[14..19\] 0 color.sv(95) " "Net \"text3\[1\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[2\]\[14..19\] 0 color.sv(95) " "Net \"text3\[2\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[3\]\[14..19\] 0 color.sv(95) " "Net \"text3\[3\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[4\]\[14..19\] 0 color.sv(95) " "Net \"text3\[4\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[5\]\[14..19\] 0 color.sv(95) " "Net \"text3\[5\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[6\]\[14..19\] 0 color.sv(95) " "Net \"text3\[6\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[7\]\[14..19\] 0 color.sv(95) " "Net \"text3\[7\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[8\]\[14..19\] 0 color.sv(95) " "Net \"text3\[8\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[9\]\[14..19\] 0 color.sv(95) " "Net \"text3\[9\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384450 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[10\]\[14..19\] 0 color.sv(95) " "Net \"text3\[10\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[11\]\[14..19\] 0 color.sv(95) " "Net \"text3\[11\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[12\]\[14..19\] 0 color.sv(95) " "Net \"text3\[12\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[13\]\[14..19\] 0 color.sv(95) " "Net \"text3\[13\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[14\]\[14..19\] 0 color.sv(95) " "Net \"text3\[14\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[15\]\[14..19\] 0 color.sv(95) " "Net \"text3\[15\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[16\]\[14..19\] 0 color.sv(95) " "Net \"text3\[16\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[17\]\[14..19\] 0 color.sv(95) " "Net \"text3\[17\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[18\]\[14..19\] 0 color.sv(95) " "Net \"text3\[18\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[19\]\[14..19\] 0 color.sv(95) " "Net \"text3\[19\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[20\]\[14..19\] 0 color.sv(95) " "Net \"text3\[20\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[21\]\[14..19\] 0 color.sv(95) " "Net \"text3\[21\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[22\]\[14..19\] 0 color.sv(95) " "Net \"text3\[22\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[23\]\[14..19\] 0 color.sv(95) " "Net \"text3\[23\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[24\]\[14..19\] 0 color.sv(95) " "Net \"text3\[24\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[25\]\[14..19\] 0 color.sv(95) " "Net \"text3\[25\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[26\]\[14..19\] 0 color.sv(95) " "Net \"text3\[26\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[27\]\[14..19\] 0 color.sv(95) " "Net \"text3\[27\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[28\]\[14..19\] 0 color.sv(95) " "Net \"text3\[28\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[29\]\[14..19\] 0 color.sv(95) " "Net \"text3\[29\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[30\]\[14..19\] 0 color.sv(95) " "Net \"text3\[30\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[31\]\[14..19\] 0 color.sv(95) " "Net \"text3\[31\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[32\]\[14..19\] 0 color.sv(95) " "Net \"text3\[32\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[0\]\[15..19\] 0 color.sv(96) " "Net \"text4\[0\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[1\]\[15..19\] 0 color.sv(96) " "Net \"text4\[1\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[2\]\[15..19\] 0 color.sv(96) " "Net \"text4\[2\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[3\]\[15..19\] 0 color.sv(96) " "Net \"text4\[3\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[4\]\[15..19\] 0 color.sv(96) " "Net \"text4\[4\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[5\]\[15..19\] 0 color.sv(96) " "Net \"text4\[5\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[6\]\[15..19\] 0 color.sv(96) " "Net \"text4\[6\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[7\]\[15..19\] 0 color.sv(96) " "Net \"text4\[7\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[8\]\[15..19\] 0 color.sv(96) " "Net \"text4\[8\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[9\]\[15..19\] 0 color.sv(96) " "Net \"text4\[9\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[10\]\[15..19\] 0 color.sv(96) " "Net \"text4\[10\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[11\]\[15..19\] 0 color.sv(96) " "Net \"text4\[11\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[12\]\[15..19\] 0 color.sv(96) " "Net \"text4\[12\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[13\]\[15..19\] 0 color.sv(96) " "Net \"text4\[13\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[14\]\[15..19\] 0 color.sv(96) " "Net \"text4\[14\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[15\]\[15..19\] 0 color.sv(96) " "Net \"text4\[15\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[16\]\[15..19\] 0 color.sv(96) " "Net \"text4\[16\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[17\]\[15..19\] 0 color.sv(96) " "Net \"text4\[17\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[18\]\[15..19\] 0 color.sv(96) " "Net \"text4\[18\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[19\]\[15..19\] 0 color.sv(96) " "Net \"text4\[19\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384451 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[20\]\[15..19\] 0 color.sv(96) " "Net \"text4\[20\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[21\]\[15..19\] 0 color.sv(96) " "Net \"text4\[21\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[22\]\[15..19\] 0 color.sv(96) " "Net \"text4\[22\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[23\]\[15..19\] 0 color.sv(96) " "Net \"text4\[23\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[24\]\[15..19\] 0 color.sv(96) " "Net \"text4\[24\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[25\]\[15..19\] 0 color.sv(96) " "Net \"text4\[25\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[26\]\[15..19\] 0 color.sv(96) " "Net \"text4\[26\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[27\]\[15..19\] 0 color.sv(96) " "Net \"text4\[27\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[28\]\[15..19\] 0 color.sv(96) " "Net \"text4\[28\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[29\]\[15..19\] 0 color.sv(96) " "Net \"text4\[29\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[30\]\[15..19\] 0 color.sv(96) " "Net \"text4\[30\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[31\]\[15..19\] 0 color.sv(96) " "Net \"text4\[31\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 "|cpu_top|vga_monitor:vga_monitor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[32\]\[15..19\] 0 color.sv(96) " "Net \"text4\[32\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 "|cpu_top|vga_monitor:vga_monitor"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "text " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"text\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "text2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"text2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "text3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"text3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "text4 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"text4\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1762375384452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock1280x800 vga_monitor:vga_monitor\|clock1280x800:vgaclock " "Elaborating entity \"clock1280x800\" for hierarchy \"vga_monitor:vga_monitor\|clock1280x800:vgaclock\"" {  } { { "color.sv" "vgaclock" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaClock vga_monitor:vga_monitor\|clock1280x800:vgaclock\|vgaClock:clk " "Elaborating entity \"vgaClock\" for hierarchy \"vga_monitor:vga_monitor\|clock1280x800:vgaclock\|vgaClock:clk\"" {  } { { "color.sv" "clk" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaClock_video_pll_0 vga_monitor:vga_monitor\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0 " "Elaborating entity \"vgaClock_video_pll_0\" for hierarchy \"vga_monitor:vga_monitor\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\"" {  } { { "vgaClock/synthesis/vgaClock.v" "video_pll_0" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/vgaClock.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaClock_video_pll_0_video_pll vga_monitor:vga_monitor\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll " "Elaborating entity \"vgaClock_video_pll_0_video_pll\" for hierarchy \"vga_monitor:vga_monitor\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "video_pll" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_monitor:vga_monitor\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_monitor:vga_monitor\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "altera_pll_i" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384484 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1762375384488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_monitor:vga_monitor\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_monitor:vga_monitor\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_monitor:vga_monitor\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_monitor:vga_monitor\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 83.333333 MHz " "Parameter \"output_clock_frequency1\" = \"83.333333 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 32.894736 MHz " "Parameter \"output_clock_frequency2\" = \"32.894736 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762375384489 ""}  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762375384489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal vga_monitor:vga_monitor\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"vga_monitor:vga_monitor\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "reset_from_locked" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller_1280x800 vga_monitor:vga_monitor\|vga_controller_1280x800:ctrl " "Elaborating entity \"vga_controller_1280x800\" for hierarchy \"vga_monitor:vga_monitor\|vga_controller_1280x800:ctrl\"" {  } { { "color.sv" "ctrl" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 color.sv(501) " "Verilog HDL assignment warning at color.sv(501): truncated value with size 32 to match size of target (10)" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762375384494 "|cpu_top|vga_monitor:vga_monitor|vga_controller_1280x800:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 color.sv(503) " "Verilog HDL assignment warning at color.sv(503): truncated value with size 32 to match size of target (11)" {  } { { "color.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762375384494 "|cpu_top|vga_monitor:vga_monitor|vga_controller_1280x800:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_renderer vga_monitor:vga_monitor\|font_renderer:font_inst " "Elaborating entity \"font_renderer\" for hierarchy \"vga_monitor:vga_monitor\|font_renderer:font_inst\"" {  } { { "color.sv" "font_inst" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom vga_monitor:vga_monitor\|font_renderer:font_inst\|font_rom:rom_inst " "Elaborating entity \"font_rom\" for hierarchy \"vga_monitor:vga_monitor\|font_renderer:font_inst\|font_rom:rom_inst\"" {  } { { "font_renderer.sv" "rom_inst" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/font_renderer.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375384496 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 font_rom.sv(13) " "Net \"mem.data_a\" at font_rom.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "font_rom.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/font_rom.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384497 "|top_level|color:u_color|font_renderer:font_inst|font_rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 font_rom.sv(13) " "Net \"mem.waddr_a\" at font_rom.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "font_rom.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/font_rom.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384497 "|top_level|color:u_color|font_renderer:font_inst|font_rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 font_rom.sv(13) " "Net \"mem.we_a\" at font_rom.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "font_rom.sv" "" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/font_rom.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762375384497 "|top_level|color:u_color|font_renderer:font_inst|font_rom:rom_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vga_monitor:vga_monitor\|vgarst " "Net \"vga_monitor:vga_monitor\|vgarst\" is missing source, defaulting to GND" {  } { { "color.sv" "vgarst" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1762375385079 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1762375385079 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "zero alu_unit " "Port \"zero\" does not exist in macrofunction \"alu_unit\"" {  } { { "cpu_top.sv" "alu_unit" { Text "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv" 145 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762375385089 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1762375385104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/output_files/riscvpc.map.smsg " "Generated suppressed messages file C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/output_files/riscvpc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375385161 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  132 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 132 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762375385268 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov  5 15:43:05 2025 " "Processing ended: Wed Nov  5 15:43:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762375385268 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762375385268 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762375385268 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375385268 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 132 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 132 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762375385947 ""}
