{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v " "Source file: /home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1510438336541 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1510438336541 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v " "Source file: /home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1510438336561 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1510438336561 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v " "Source file: /home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1510438336581 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1510438336581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510438343273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510438343274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 20:12:23 2017 " "Processing started: Sat Nov 11 20:12:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510438343274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438343274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438343275 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438343644 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1510438343698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_source_selector " "Found entity 1: instruction_source_selector" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v" { { "Info" "ISGN_ENTITY_NAME" "1 harddrive " "Found entity 1: harddrive" {  } { { "../harddrive/harddrive.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalOutput " "Found entity 1: finalOutput" {  } { { "../Output/finalOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetMultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file resetMultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetMultiplexer " "Found entity 1: resetMultiplexer" {  } { { "resetMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/resetMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencyDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencyDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyDivider " "Found entity 1: frequencyDivider" {  } { { "frequencyDivider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/frequencyDivider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce_v.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce_v.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/DeBounce_v.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentsDisplay " "Found entity 1: sevenSegmentsDisplay" {  } { { "../Output/sevenSegmentsDisplay.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputController.v 1 1 " "Found 1 design units, including 1 entities, in source file outputController.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputController " "Found entity 1: outputController" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output " "Found entity 1: Output" {  } { { "../Output/Output.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockMultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file clockMultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockMultiplexer " "Found entity 1: clockMultiplexer" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 tripleMux " "Found entity 1: tripleMux" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 qFlipflop " "Found entity 1: qFlipflop" {  } { { "../galetronCPU/qFlipflop.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../galetronCPU/multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleInstructionsRam " "Found entity 1: simpleInstructionsRam" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../registerFile/registerFile.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "../Extender/Extender.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataRAM " "Found entity 1: dataRAM" {  } { { "../dataRAM/dataRAM.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataOutput " "Found entity 1: dataOutput" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS " "Found entity 1: BIOS" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructions_multiplexer " "Found entity 1: instructions_multiplexer" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438355270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510438355350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputController outputController:inst15 " "Elaborating entity \"outputController\" for hierarchy \"outputController:inst15\"" {  } { { "CPU.bdf" "inst15" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 600 720 960 712 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355353 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "binary outputController.v(12) " "Verilog HDL Always Construct warning at outputController.v(12): inferring latch(es) for variable \"binary\", which holds its previous value in one or more paths through the always construct" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1510438355354 "|CPU|outputController:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negLED outputController.v(12) " "Verilog HDL Always Construct warning at outputController.v(12): inferring latch(es) for variable \"negLED\", which holds its previous value in one or more paths through the always construct" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1510438355354 "|CPU|outputController:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataOutput dataOutput:inst7 " "Elaborating entity \"dataOutput\" for hierarchy \"dataOutput:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 320 1240 1488 432 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355355 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "firstClock dataOutput.v(8) " "Verilog HDL or VHDL warning at dataOutput.v(8): object \"firstClock\" assigned a value but never read" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IO_RAMOutput dataOutput.v(13) " "Verilog HDL Always Construct warning at dataOutput.v(13): inferring latch(es) for variable \"IO_RAMOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[0\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[0\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[1\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[1\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[2\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[2\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[3\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[3\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[4\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[4\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[5\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[5\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[6\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[6\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[7\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[7\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[8\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[8\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[9\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[9\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[10\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[10\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[11\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[11\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[12\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[12\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[13\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[13\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[14\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[14\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[15\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[15\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[16\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[16\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[17\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[17\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[18\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[18\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[19\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[19\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[20\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[20\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355356 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[21\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[21\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355357 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[22\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[22\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355357 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[23\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[23\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355357 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[24\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[24\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355357 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[25\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[25\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355357 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[26\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[26\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355357 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[27\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[27\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355357 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[28\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[28\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355357 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[29\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[29\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355357 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[30\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[30\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355357 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[31\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[31\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355357 "|CPU|dataOutput:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:inst25 " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:inst25\"" {  } { { "CPU.bdf" "inst25" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 512 144 408 880 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355358 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immediate controlUnit.v(367) " "Verilog HDL Always Construct warning at controlUnit.v(367): variable \"immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1510438355358 "|CPU|controlUnit:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immediate controlUnit.v(388) " "Verilog HDL Always Construct warning at controlUnit.v(388): variable \"immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 388 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1510438355358 "|CPU|controlUnit:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immediate controlUnit.v(409) " "Verilog HDL Always Construct warning at controlUnit.v(409): variable \"immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 409 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1510438355359 "|CPU|controlUnit:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immediate controlUnit.v(661) " "Verilog HDL Always Construct warning at controlUnit.v(661): variable \"immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 661 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1510438355359 "|CPU|controlUnit:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_write_i_ram controlUnit.v(18) " "Verilog HDL Always Construct warning at controlUnit.v(18): inferring latch(es) for variable \"flag_write_i_ram\", which holds its previous value in one or more paths through the always construct" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1510438355359 "|CPU|controlUnit:inst25"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "selector_address controlUnit.v(16) " "Output port \"selector_address\" at controlUnit.v(16) has no driver" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510438355359 "|CPU|controlUnit:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_write_i_ram controlUnit.v(18) " "Inferred latch for \"flag_write_i_ram\" at controlUnit.v(18)" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355359 "|CPU|controlUnit:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:inst10 " "Elaborating entity \"Extender\" for hierarchy \"Extender:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 424 -560 -288 536 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions_multiplexer instructions_multiplexer:inst22 " "Elaborating entity \"instructions_multiplexer\" for hierarchy \"instructions_multiplexer:inst22\"" {  } { { "CPU.bdf" "inst22" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { -120 208 448 -8 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_source_selector instruction_source_selector:inst19 " "Elaborating entity \"instruction_source_selector\" for hierarchy \"instruction_source_selector:inst19\"" {  } { { "CPU.bdf" "inst19" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { -216 128 552 -136 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockMultiplexer clockMultiplexer:inst13 " "Elaborating entity \"clockMultiplexer\" for hierarchy \"clockMultiplexer:inst13\"" {  } { { "CPU.bdf" "inst13" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 632 -352 -176 744 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencyDivider frequencyDivider:inst16 " "Elaborating entity \"frequencyDivider\" for hierarchy \"frequencyDivider:inst16\"" {  } { { "CPU.bdf" "inst16" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 656 -1000 -856 736 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 frequencyDivider.v(29) " "Verilog HDL assignment warning at frequencyDivider.v(29): truncated value with size 32 to match size of target (13)" {  } { { "frequencyDivider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/frequencyDivider.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510438355364 "|CPU|frequencyDivider:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:inst5 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 744 -752 -584 856 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce_v.v(54) " "Verilog HDL assignment warning at DeBounce_v.v(54): truncated value with size 32 to match size of target (11)" {  } { { "DeBounce_v.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/DeBounce_v.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510438355365 "|CPU|DeBounce:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIOS BIOS:inst11 " "Elaborating entity \"BIOS\" for hierarchy \"BIOS:inst11\"" {  } { { "CPU.bdf" "inst11" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { -136 -272 -48 -56 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355366 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios\[100..98\] 0 BIOS.v(6) " "Net \"bios\[100..98\]\" at BIOS.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1510438355382 "|CPU|BIOS:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst12 " "Elaborating entity \"PC\" for hierarchy \"PC:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 128 -560 -320 336 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PC.v(12) " "Verilog HDL assignment warning at PC.v(12): truncated value with size 32 to match size of target (10)" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510438355384 "|CPU|PC:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qFlipflop qFlipflop:inst3 " "Elaborating entity \"qFlipflop\" for hierarchy \"qFlipflop:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 232 928 1056 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 112 616 832 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355387 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1510438355388 "|CPU|ALU:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1510438355388 "|CPU|ALU:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(10) " "Verilog HDL Case Statement warning at ALU.v(10): incomplete case statement has no default case item" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1510438355388 "|CPU|ALU:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOut ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"aluOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] ALU.v(9) " "Inferred latch for \"aluOut\[0\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] ALU.v(9) " "Inferred latch for \"aluOut\[1\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] ALU.v(9) " "Inferred latch for \"aluOut\[2\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] ALU.v(9) " "Inferred latch for \"aluOut\[3\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] ALU.v(9) " "Inferred latch for \"aluOut\[4\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] ALU.v(9) " "Inferred latch for \"aluOut\[5\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] ALU.v(9) " "Inferred latch for \"aluOut\[6\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] ALU.v(9) " "Inferred latch for \"aluOut\[7\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[8\] ALU.v(9) " "Inferred latch for \"aluOut\[8\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[9\] ALU.v(9) " "Inferred latch for \"aluOut\[9\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[10\] ALU.v(9) " "Inferred latch for \"aluOut\[10\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[11\] ALU.v(9) " "Inferred latch for \"aluOut\[11\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[12\] ALU.v(9) " "Inferred latch for \"aluOut\[12\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[13\] ALU.v(9) " "Inferred latch for \"aluOut\[13\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[14\] ALU.v(9) " "Inferred latch for \"aluOut\[14\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[15\] ALU.v(9) " "Inferred latch for \"aluOut\[15\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[16\] ALU.v(9) " "Inferred latch for \"aluOut\[16\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[17\] ALU.v(9) " "Inferred latch for \"aluOut\[17\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[18\] ALU.v(9) " "Inferred latch for \"aluOut\[18\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[19\] ALU.v(9) " "Inferred latch for \"aluOut\[19\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[20\] ALU.v(9) " "Inferred latch for \"aluOut\[20\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[21\] ALU.v(9) " "Inferred latch for \"aluOut\[21\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[22\] ALU.v(9) " "Inferred latch for \"aluOut\[22\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[23\] ALU.v(9) " "Inferred latch for \"aluOut\[23\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[24\] ALU.v(9) " "Inferred latch for \"aluOut\[24\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[25\] ALU.v(9) " "Inferred latch for \"aluOut\[25\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[26\] ALU.v(9) " "Inferred latch for \"aluOut\[26\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[27\] ALU.v(9) " "Inferred latch for \"aluOut\[27\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[28\] ALU.v(9) " "Inferred latch for \"aluOut\[28\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[29\] ALU.v(9) " "Inferred latch for \"aluOut\[29\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[30\] ALU.v(9) " "Inferred latch for \"aluOut\[30\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[31\] ALU.v(9) " "Inferred latch for \"aluOut\[31\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355389 "|CPU|ALU:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:inst1 " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 152 88 320 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:writeDataSelectorMux " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:writeDataSelectorMux\"" {  } { { "CPU.bdf" "writeDataSelectorMux" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 280 -192 32 392 "writeDataSelectorMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tripleMux tripleMux:inst8 " "Elaborating entity \"tripleMux\" for hierarchy \"tripleMux:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 464 880 1120 576 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355399 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tripleMux.v(7) " "Verilog HDL Case Statement warning at tripleMux.v(7): incomplete case statement has no default case item" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1510438355400 "|CPU|tripleMux:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tripleMuxOutput tripleMux.v(7) " "Verilog HDL Always Construct warning at tripleMux.v(7): inferring latch(es) for variable \"tripleMuxOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1510438355400 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[0\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[0\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355400 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[1\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[1\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355400 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[2\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[2\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355400 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[3\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[3\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355400 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[4\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[4\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[5\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[5\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[6\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[6\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[7\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[7\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[8\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[8\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[9\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[9\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[10\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[10\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[11\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[11\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[12\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[12\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[13\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[13\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[14\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[14\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[15\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[15\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[16\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[16\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[17\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[17\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[18\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[18\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[19\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[19\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[20\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[20\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[21\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[21\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[22\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[22\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[23\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[23\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[24\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[24\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[25\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[25\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[26\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[26\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[27\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[27\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[28\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[28\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[29\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[29\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[30\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[30\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[31\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[31\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438355401 "|CPU|tripleMux:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataRAM dataRAM:inst6 " "Elaborating entity \"dataRAM\" for hierarchy \"dataRAM:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 136 1240 1480 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "harddrive harddrive:inst14 " "Elaborating entity \"harddrive\" for hierarchy \"harddrive:inst14\"" {  } { { "CPU.bdf" "inst14" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 864 1144 1408 1008 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438355414 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "HD " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"HD\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1510438356706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetMultiplexer resetMultiplexer:inst20 " "Elaborating entity \"resetMultiplexer\" for hierarchy \"resetMultiplexer:inst20\"" {  } { { "CPU.bdf" "inst20" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 256 -832 -632 336 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438357124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simpleInstructionsRam simpleInstructionsRam:inst23 " "Elaborating entity \"simpleInstructionsRam\" for hierarchy \"simpleInstructionsRam:inst23\"" {  } { { "CPU.bdf" "inst23" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { -40 -320 -32 104 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438357125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalOutput finalOutput:inst18 " "Elaborating entity \"finalOutput\" for hierarchy \"finalOutput:inst18\"" {  } { { "CPU.bdf" "inst18" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 616 1144 1352 792 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438357127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD finalOutput:inst18\|BCD:converter " "Elaborating entity \"BCD\" for hierarchy \"finalOutput:inst18\|BCD:converter\"" {  } { { "../Output/finalOutput.v" "converter" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438357128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(37) " "Verilog HDL assignment warning at BCD.v(37): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510438357131 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(35) " "Verilog HDL assignment warning at BCD.v(35): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510438357131 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(33) " "Verilog HDL assignment warning at BCD.v(33): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510438357131 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(31) " "Verilog HDL assignment warning at BCD.v(31): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510438357131 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(29) " "Verilog HDL assignment warning at BCD.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510438357131 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(27) " "Verilog HDL assignment warning at BCD.v(27): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510438357131 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(25) " "Verilog HDL assignment warning at BCD.v(25): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510438357131 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(23) " "Verilog HDL assignment warning at BCD.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510438357131 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentsDisplay finalOutput:inst18\|sevenSegmentsDisplay:displayA " "Elaborating entity \"sevenSegmentsDisplay\" for hierarchy \"finalOutput:inst18\|sevenSegmentsDisplay:displayA\"" {  } { { "../Output/finalOutput.v" "displayA" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438357131 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockMultiplexer:inst13\|clock " "Found clock multiplexer clockMultiplexer:inst13\|clock" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438375144 "|CPU|clockMultiplexer:inst13|clock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[26\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[26\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438375144 "|CPU|instructions_multiplexer:inst22|instruction[26]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux5 " "Found clock multiplexer BIOS:inst11\|Mux5" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 113 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438375144 "|CPU|BIOS:inst11|Mux5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[27\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[27\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438375144 "|CPU|instructions_multiplexer:inst22|instruction[27]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux4 " "Found clock multiplexer BIOS:inst11\|Mux4" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 113 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438375144 "|CPU|BIOS:inst11|Mux4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[28\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[28\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438375144 "|CPU|instructions_multiplexer:inst22|instruction[28]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux3 " "Found clock multiplexer BIOS:inst11\|Mux3" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 113 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438375144 "|CPU|BIOS:inst11|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[29\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[29\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438375144 "|CPU|instructions_multiplexer:inst22|instruction[29]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux2 " "Found clock multiplexer BIOS:inst11\|Mux2" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 113 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438375144 "|CPU|BIOS:inst11|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[30\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[30\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438375144 "|CPU|instructions_multiplexer:inst22|instruction[30]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux1 " "Found clock multiplexer BIOS:inst11\|Mux1" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 113 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438375144 "|CPU|BIOS:inst11|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[31\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438375144 "|CPU|instructions_multiplexer:inst22|instruction[31]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux0 " "Found clock multiplexer BIOS:inst11\|Mux0" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 113 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438375144 "|CPU|BIOS:inst11|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1510438375144 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "simpleInstructionsRam:inst23\|instructionsRAM_rtl_0 " "Inferred RAM node \"simpleInstructionsRam:inst23\|instructionsRAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1510438380256 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockMultiplexer:inst13\|WideOr0~0 " "Found clock multiplexer clockMultiplexer:inst13\|WideOr0~0" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438398418 "|CPU|clockMultiplexer:inst13|WideOr0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~0 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438398418 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~1 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~1" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438398418 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~2 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~2" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438398418 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~3 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~3" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438398418 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~4 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~4" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438398418 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~5 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~5" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1510438398418 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~5"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1510438398418 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "simpleInstructionsRam:inst23\|instructionsRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"simpleInstructionsRam:inst23\|instructionsRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510438404437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510438404437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510438404437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 31 " "Parameter NUMWORDS_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510438404437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510438404437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510438404437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 31 " "Parameter NUMWORDS_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510438404437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510438404437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510438404437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510438404437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510438404437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510438404437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510438404437 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510438404437 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1510438404437 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1510438404437 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:inst\|Mult0\"" {  } { { "../ALU/ALU.v" "Mult0" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1510438404441 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst\|Div0\"" {  } { { "../ALU/ALU.v" "Div0" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1510438404441 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst\|Mod0\"" {  } { { "../ALU/ALU.v" "Mod0" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1510438404441 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1510438404441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simpleInstructionsRam:inst23\|altsyncram:instructionsRAM_rtl_0 " "Elaborated megafunction instantiation \"simpleInstructionsRam:inst23\|altsyncram:instructionsRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438404509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simpleInstructionsRam:inst23\|altsyncram:instructionsRAM_rtl_0 " "Instantiated megafunction \"simpleInstructionsRam:inst23\|altsyncram:instructionsRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 31 " "Parameter \"NUMWORDS_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 31 " "Parameter \"NUMWORDS_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404509 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510438404509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kcc1 " "Found entity 1: altsyncram_kcc1" {  } { { "db/altsyncram_kcc1.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/altsyncram_kcc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438404558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438404558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:inst\|lpm_mult:Mult0\"" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438404572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404572 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510438404572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438404615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438404615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:inst\|lpm_divide:Div0\"" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438404628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404629 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510438404629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438404673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438404673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438404677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438404677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438404741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438404741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438404804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438404804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438404844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438404844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:inst\|lpm_divide:Mod0\"" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438404849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510438404849 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510438404849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510438404889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438404889 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/morales/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } } { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 112 616 832 224 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510438405569 "|CPU|ALU:inst|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/morales/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } } { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 112 616 832 224 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510438405569 "|CPU|ALU:inst|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1510438405569 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1510438405569 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1510438411092 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1510438411092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[31\] " "Latch dataOutput:inst7\|IO_RAMOutput\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411225 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[5\] " "Latch ALU:inst\|aluOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411225 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[4\] " "Latch ALU:inst\|aluOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411225 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[1\] " "Latch ALU:inst\|aluOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411226 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[2\] " "Latch ALU:inst\|aluOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411226 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[0\] " "Latch ALU:inst\|aluOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411226 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[3\] " "Latch ALU:inst\|aluOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411226 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[6\] " "Latch ALU:inst\|aluOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411226 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[7\] " "Latch ALU:inst\|aluOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411226 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[14\] " "Latch ALU:inst\|aluOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411226 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[15\] " "Latch ALU:inst\|aluOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411226 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:inst25\|flag_write_i_ram " "Latch controlUnit:inst25\|flag_write_i_ram has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[26\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411227 ""}  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[29\] " "Latch dataOutput:inst7\|IO_RAMOutput\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411227 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[28\] " "Latch dataOutput:inst7\|IO_RAMOutput\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411227 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[27\] " "Latch dataOutput:inst7\|IO_RAMOutput\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411227 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[26\] " "Latch dataOutput:inst7\|IO_RAMOutput\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411227 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[25\] " "Latch dataOutput:inst7\|IO_RAMOutput\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411227 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[24\] " "Latch dataOutput:inst7\|IO_RAMOutput\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411227 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[23\] " "Latch dataOutput:inst7\|IO_RAMOutput\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411227 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[22\] " "Latch dataOutput:inst7\|IO_RAMOutput\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411227 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[21\] " "Latch dataOutput:inst7\|IO_RAMOutput\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411227 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[20\] " "Latch dataOutput:inst7\|IO_RAMOutput\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411227 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[19\] " "Latch dataOutput:inst7\|IO_RAMOutput\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411228 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[18\] " "Latch dataOutput:inst7\|IO_RAMOutput\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411228 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[17\] " "Latch dataOutput:inst7\|IO_RAMOutput\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411228 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[16\] " "Latch dataOutput:inst7\|IO_RAMOutput\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411228 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[15\] " "Latch dataOutput:inst7\|IO_RAMOutput\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411228 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[14\] " "Latch dataOutput:inst7\|IO_RAMOutput\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411228 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[13\] " "Latch dataOutput:inst7\|IO_RAMOutput\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411228 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[12\] " "Latch dataOutput:inst7\|IO_RAMOutput\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411228 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[11\] " "Latch dataOutput:inst7\|IO_RAMOutput\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411228 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[10\] " "Latch dataOutput:inst7\|IO_RAMOutput\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411228 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[9\] " "Latch dataOutput:inst7\|IO_RAMOutput\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411228 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[8\] " "Latch dataOutput:inst7\|IO_RAMOutput\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411228 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[7\] " "Latch dataOutput:inst7\|IO_RAMOutput\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411229 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[6\] " "Latch dataOutput:inst7\|IO_RAMOutput\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411229 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[5\] " "Latch dataOutput:inst7\|IO_RAMOutput\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411229 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[4\] " "Latch dataOutput:inst7\|IO_RAMOutput\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411229 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[3\] " "Latch dataOutput:inst7\|IO_RAMOutput\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411229 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[2\] " "Latch dataOutput:inst7\|IO_RAMOutput\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411229 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[1\] " "Latch dataOutput:inst7\|IO_RAMOutput\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411229 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[0\] " "Latch dataOutput:inst7\|IO_RAMOutput\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411229 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[30\] " "Latch dataOutput:inst7\|IO_RAMOutput\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411229 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[17\] " "Latch ALU:inst\|aluOut\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411229 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[16\] " "Latch ALU:inst\|aluOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411230 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[18\] " "Latch ALU:inst\|aluOut\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411230 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[19\] " "Latch ALU:inst\|aluOut\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411230 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[20\] " "Latch ALU:inst\|aluOut\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411230 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[9\] " "Latch ALU:inst\|aluOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411230 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[8\] " "Latch ALU:inst\|aluOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411230 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[10\] " "Latch ALU:inst\|aluOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411230 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[11\] " "Latch ALU:inst\|aluOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411230 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[12\] " "Latch ALU:inst\|aluOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411230 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[13\] " "Latch ALU:inst\|aluOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411230 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[27\] " "Latch tripleMux:inst8\|tripleMuxOutput\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411231 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[21\] " "Latch ALU:inst\|aluOut\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411231 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[22\] " "Latch ALU:inst\|aluOut\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411231 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[23\] " "Latch ALU:inst\|aluOut\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411231 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[24\] " "Latch ALU:inst\|aluOut\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411231 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[25\] " "Latch ALU:inst\|aluOut\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411231 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[26\] " "Latch ALU:inst\|aluOut\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411231 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[27\] " "Latch ALU:inst\|aluOut\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411231 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[28\] " "Latch ALU:inst\|aluOut\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411231 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[29\] " "Latch ALU:inst\|aluOut\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411231 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[30\] " "Latch ALU:inst\|aluOut\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411231 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[31\] " "Latch ALU:inst\|aluOut\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411232 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[28\] " "Latch tripleMux:inst8\|tripleMuxOutput\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411232 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[29\] " "Latch tripleMux:inst8\|tripleMuxOutput\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411232 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[30\] " "Latch tripleMux:inst8\|tripleMuxOutput\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411232 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[31\] " "Latch tripleMux:inst8\|tripleMuxOutput\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411232 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[26\] " "Latch tripleMux:inst8\|tripleMuxOutput\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411232 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[5\] " "Latch tripleMux:inst8\|tripleMuxOutput\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411232 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[4\] " "Latch tripleMux:inst8\|tripleMuxOutput\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411232 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[3\] " "Latch tripleMux:inst8\|tripleMuxOutput\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411232 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[2\] " "Latch tripleMux:inst8\|tripleMuxOutput\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411232 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[1\] " "Latch tripleMux:inst8\|tripleMuxOutput\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411232 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[0\] " "Latch tripleMux:inst8\|tripleMuxOutput\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411233 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[9\] " "Latch tripleMux:inst8\|tripleMuxOutput\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411233 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[10\] " "Latch tripleMux:inst8\|tripleMuxOutput\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411233 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[11\] " "Latch tripleMux:inst8\|tripleMuxOutput\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411233 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[12\] " "Latch tripleMux:inst8\|tripleMuxOutput\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411233 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[13\] " "Latch tripleMux:inst8\|tripleMuxOutput\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411233 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[14\] " "Latch tripleMux:inst8\|tripleMuxOutput\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411233 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[15\] " "Latch tripleMux:inst8\|tripleMuxOutput\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411233 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[16\] " "Latch tripleMux:inst8\|tripleMuxOutput\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411233 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[17\] " "Latch tripleMux:inst8\|tripleMuxOutput\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411233 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[18\] " "Latch tripleMux:inst8\|tripleMuxOutput\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411233 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[19\] " "Latch tripleMux:inst8\|tripleMuxOutput\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411234 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[20\] " "Latch tripleMux:inst8\|tripleMuxOutput\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411234 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[6\] " "Latch tripleMux:inst8\|tripleMuxOutput\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411234 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[7\] " "Latch tripleMux:inst8\|tripleMuxOutput\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411234 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[8\] " "Latch tripleMux:inst8\|tripleMuxOutput\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411234 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[21\] " "Latch tripleMux:inst8\|tripleMuxOutput\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411234 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[22\] " "Latch tripleMux:inst8\|tripleMuxOutput\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411234 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[23\] " "Latch tripleMux:inst8\|tripleMuxOutput\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411234 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[24\] " "Latch tripleMux:inst8\|tripleMuxOutput\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411234 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[25\] " "Latch tripleMux:inst8\|tripleMuxOutput\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510438411234 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510438411234 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[22\] GND " "Pin \"offLEDS\[22\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[21\] GND " "Pin \"offLEDS\[21\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[20\] GND " "Pin \"offLEDS\[20\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[19\] GND " "Pin \"offLEDS\[19\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[18\] GND " "Pin \"offLEDS\[18\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[17\] GND " "Pin \"offLEDS\[17\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[16\] GND " "Pin \"offLEDS\[16\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[15\] GND " "Pin \"offLEDS\[15\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[14\] GND " "Pin \"offLEDS\[14\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[13\] GND " "Pin \"offLEDS\[13\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[12\] GND " "Pin \"offLEDS\[12\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[11\] GND " "Pin \"offLEDS\[11\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[10\] GND " "Pin \"offLEDS\[10\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[9\] GND " "Pin \"offLEDS\[9\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[8\] GND " "Pin \"offLEDS\[8\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[7\] GND " "Pin \"offLEDS\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[6\] GND " "Pin \"offLEDS\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[5\] GND " "Pin \"offLEDS\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[4\] GND " "Pin \"offLEDS\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[3\] GND " "Pin \"offLEDS\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[2\] GND " "Pin \"offLEDS\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[1\] GND " "Pin \"offLEDS\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[0\] GND " "Pin \"offLEDS\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510438425668 "|CPU|offLEDS[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1510438425668 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510438429008 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510438462690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510438465278 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510438465278 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35227 " "Implemented 35227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510438467806 ""} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Implemented 114 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510438467806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35055 " "Implemented 35055 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510438467806 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1510438467806 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1510438467806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510438467806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 274 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 274 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1615 " "Peak virtual memory: 1615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510438467870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 20:14:27 2017 " "Processing ended: Sat Nov 11 20:14:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510438467870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:04 " "Elapsed time: 00:02:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510438467870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:22 " "Total CPU time (on all processors): 00:02:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510438467870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510438467870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1510438474665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510438474666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 20:14:34 2017 " "Processing started: Sat Nov 11 20:14:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510438474666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1510438474666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1510438474666 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1510438474718 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1510438474719 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1510438474719 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1510438475044 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1510438475075 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1510438475217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510438475288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510438475288 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1510438475994 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1510438475994 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1510438476005 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1510438476033 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510438476329 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510438476329 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510438476329 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510438476329 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510438476329 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510438476329 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510438476329 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510438476329 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510438476329 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1510438476329 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 40996 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510438476409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 40998 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510438476409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 41000 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510438476409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 41002 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510438476409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 41004 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510438476409 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1510438476409 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1510438476423 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1510438485483 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 134 " "No exact pin location assignment(s) for 32 pins of 134 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1510438487066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "machineClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node machineClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510438488311 ""}  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 680 -1256 -1080 696 "machineClock" "" } } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 40990 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510438488311 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockMultiplexer:inst13\|clock  " "Automatically promoted node clockMultiplexer:inst13\|clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510438488312 ""}  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 17846 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510438488312 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequencyDivider:inst16\|ClkOut  " "Automatically promoted node frequencyDivider:inst16\|ClkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510438488312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockMultiplexer:inst13\|clock " "Destination node clockMultiplexer:inst13\|clock" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 17846 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510438488312 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1510438488312 ""}  } { { "frequencyDivider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/frequencyDivider.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 17843 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510438488312 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst\|Mux32~0  " "Automatically promoted node ALU:inst\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510438488312 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 35937 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510438488312 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlUnit:inst25\|IO_RAMwrite~0  " "Automatically promoted node controlUnit:inst25\|IO_RAMwrite~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510438488312 ""}  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 30814 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510438488312 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tripleMux:inst8\|Mux32~0  " "Automatically promoted node tripleMux:inst8\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510438488312 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 38619 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510438488312 ""}
{ "Warning" "WCSYN_CANNOT_RUN_FSYN_WHEN_TDC_IS_OFF" "" "Can't perform netlist optimizations when timing-driven compilation is turned off" {  } {  } 0 128006 "Can't perform netlist optimizations when timing-driven compilation is turned off" 0 0 "Fitter" 0 -1 1510438488522 ""}
{ "Warning" "WCSYN_CANNOT_RUN_FSYN_WHEN_FAST_FIT_IS_ON" "" "Can't perform fitting netlist optimizations during fast fit compilation" {  } {  } 0 128008 "Can't perform fitting netlist optimizations during fast fit compilation" 0 0 "Fitter" 0 -1 1510438488522 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1510438488662 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510438488771 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510438489028 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510438489112 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510438489295 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1510438489434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1510438489905 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1510438489975 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1510438489975 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1510438490043 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1510438490043 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1510438490043 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510438490045 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510438490045 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510438490045 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510438490045 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510438490045 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510438490045 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 29 43 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510438490045 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510438490045 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1510438490045 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1510438490045 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "resetCPU " "Node \"resetCPU\" is assigned to location or region, but does not exist in design" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/morales/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "resetCPU" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1510438499823 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1510438499823 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510438499823 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1510438499883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1510438504073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:23 " "Fitter placement preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510438527233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1510438527362 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1510438635846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:49 " "Fitter placement operations ending: elapsed time is 00:01:49" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510438635847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1510438635937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1510438658096 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1510438658096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:37 " "Fitter routing operations ending: elapsed time is 00:00:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510438677579 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1510438678597 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510438678894 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510438685929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510438685954 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510438692430 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "97 " "TimeQuest Timing Analyzer is analyzing 97 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1510438693225 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1510438693273 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1510438693274 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst12\|programCounter\[0\] PC:inst12\|programCounter\[0\] " "Clock target PC:inst12\|programCounter\[0\] of clock PC:inst12\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1510438693546 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst12\|programCounter\[0\] PC:inst12\|programCounter\[0\] " "Clock target PC:inst12\|programCounter\[0\] of clock PC:inst12\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1510438693564 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|WideOr0~0  from: datac  to: combout " "Cell: inst13\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|clock  from: datad  to: combout " "Cell: inst13\|clock  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|IO_RAMwrite~0  from: datac  to: combout " "Cell: inst25\|IO_RAMwrite~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~0  from: dataa  to: combout " "Cell: inst25\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~0  from: datab  to: combout " "Cell: inst25\|Mux0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~0  from: datad  to: combout " "Cell: inst25\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~1  from: dataa  to: combout " "Cell: inst25\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~1  from: datac  to: combout " "Cell: inst25\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~1  from: datad  to: combout " "Cell: inst25\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~2  from: datab  to: combout " "Cell: inst25\|Mux0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux1~0  from: dataa  to: combout " "Cell: inst25\|Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux1~0  from: datab  to: combout " "Cell: inst25\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux1~0  from: datac  to: combout " "Cell: inst25\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~0  from: dataa  to: combout " "Cell: inst25\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~0  from: datad  to: combout " "Cell: inst25\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: dataa  to: combout " "Cell: inst25\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: datab  to: combout " "Cell: inst25\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: datac  to: combout " "Cell: inst25\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: datad  to: combout " "Cell: inst25\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~2  from: datad  to: combout " "Cell: inst25\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: dataa  to: combout " "Cell: inst25\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datab  to: combout " "Cell: inst25\|Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datac  to: combout " "Cell: inst25\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datad  to: combout " "Cell: inst25\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~1  from: dataa  to: combout " "Cell: inst25\|Mux3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~1  from: datab  to: combout " "Cell: inst25\|Mux3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~1  from: datad  to: combout " "Cell: inst25\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|WideOr8~0  from: dataa  to: combout " "Cell: inst25\|WideOr8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|WideOr8~0  from: datad  to: combout " "Cell: inst25\|WideOr8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|WideOr8~1  from: dataa  to: combout " "Cell: inst25\|WideOr8~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux20~0  from: dataa  to: combout " "Cell: inst\|Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438693649 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1510438693649 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1510438693956 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1510438693957 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1510438694019 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1510438694019 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510438694019 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510438694019 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequencyDivider:inst16\|ClkOut " "   1.000 frequencyDivider:inst16\|ClkOut" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510438694019 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 machineClock " "   1.000 machineClock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510438694019 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 PC:inst12\|programCounter\[0\] " "   1.000 PC:inst12\|programCounter\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1510438694019 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1510438694019 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510438695166 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1510438705688 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1510438708096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1699 " "Peak virtual memory: 1699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510438712189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 20:18:32 2017 " "Processing ended: Sat Nov 11 20:18:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510438712189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:58 " "Elapsed time: 00:03:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510438712189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:00 " "Total CPU time (on all processors): 00:04:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510438712189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510438712189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1510438719068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510438719069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 20:18:38 2017 " "Processing started: Sat Nov 11 20:18:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510438719069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1510438719069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1510438719069 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1510438724084 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1510438724238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1191 " "Peak virtual memory: 1191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510438725658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 20:18:45 2017 " "Processing ended: Sat Nov 11 20:18:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510438725658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510438725658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510438725658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1510438725658 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1510438725897 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1510438732544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510438732545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 20:18:52 2017 " "Processing started: Sat Nov 11 20:18:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510438732545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438732545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438732545 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1510438732621 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438733167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438733241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438733241 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "97 " "TimeQuest Timing Analyzer is analyzing 97 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438734358 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438735082 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438735082 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequencyDivider:inst16\|ClkOut frequencyDivider:inst16\|ClkOut " "create_clock -period 1.000 -name frequencyDivider:inst16\|ClkOut frequencyDivider:inst16\|ClkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1510438735212 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PC:inst12\|programCounter\[0\] PC:inst12\|programCounter\[0\] " "create_clock -period 1.000 -name PC:inst12\|programCounter\[0\] PC:inst12\|programCounter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1510438735212 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name machineClock machineClock " "create_clock -period 1.000 -name machineClock machineClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1510438735212 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438735212 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst12\|programCounter\[0\] PC:inst12\|programCounter\[0\] " "Clock target PC:inst12\|programCounter\[0\] of clock PC:inst12\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438735676 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst12\|programCounter\[0\] PC:inst12\|programCounter\[0\] " "Clock target PC:inst12\|programCounter\[0\] of clock PC:inst12\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438735695 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|WideOr0~0  from: datac  to: combout " "Cell: inst13\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|clock  from: datad  to: combout " "Cell: inst13\|clock  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|IO_RAMwrite~0  from: datac  to: combout " "Cell: inst25\|IO_RAMwrite~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~0  from: dataa  to: combout " "Cell: inst25\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~0  from: datab  to: combout " "Cell: inst25\|Mux0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~0  from: datad  to: combout " "Cell: inst25\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~1  from: dataa  to: combout " "Cell: inst25\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~1  from: datac  to: combout " "Cell: inst25\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~1  from: datad  to: combout " "Cell: inst25\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~2  from: datab  to: combout " "Cell: inst25\|Mux0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux1~0  from: dataa  to: combout " "Cell: inst25\|Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux1~0  from: datab  to: combout " "Cell: inst25\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux1~0  from: datac  to: combout " "Cell: inst25\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~0  from: dataa  to: combout " "Cell: inst25\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~0  from: datad  to: combout " "Cell: inst25\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: dataa  to: combout " "Cell: inst25\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: datab  to: combout " "Cell: inst25\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: datac  to: combout " "Cell: inst25\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: datad  to: combout " "Cell: inst25\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~2  from: datad  to: combout " "Cell: inst25\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: dataa  to: combout " "Cell: inst25\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datab  to: combout " "Cell: inst25\|Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datac  to: combout " "Cell: inst25\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datad  to: combout " "Cell: inst25\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~1  from: dataa  to: combout " "Cell: inst25\|Mux3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~1  from: datab  to: combout " "Cell: inst25\|Mux3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~1  from: datad  to: combout " "Cell: inst25\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|WideOr8~0  from: dataa  to: combout " "Cell: inst25\|WideOr8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|WideOr8~0  from: datad  to: combout " "Cell: inst25\|WideOr8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|WideOr8~1  from: dataa  to: combout " "Cell: inst25\|WideOr8~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux20~0  from: dataa  to: combout " "Cell: inst\|Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438735780 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438735780 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438735930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438735930 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1510438735991 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1510438736001 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1510438758221 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438758221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -162.121 " "Worst-case setup slack is -162.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438758222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438758222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -162.121         -524089.074 PC:inst12\|programCounter\[0\]  " " -162.121         -524089.074 PC:inst12\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438758222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -63.695         -659166.519 frequencyDivider:inst16\|ClkOut  " "  -63.695         -659166.519 frequencyDivider:inst16\|ClkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438758222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.131             -21.252 machineClock  " "   -2.131             -21.252 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438758222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438758222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -15.237 " "Worst-case hold slack is -15.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438761061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438761061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.237         -159578.821 PC:inst12\|programCounter\[0\]  " "  -15.237         -159578.821 PC:inst12\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438761061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.027             -24.177 frequencyDivider:inst16\|ClkOut  " "   -2.027             -24.177 frequencyDivider:inst16\|ClkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438761061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 machineClock  " "    0.403               0.000 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438761061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438761061 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438761062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438761063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.723 " "Worst-case minimum pulse width slack is -6.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438761112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438761112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.723         -699228.861 PC:inst12\|programCounter\[0\]  " "   -6.723         -699228.861 PC:inst12\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438761112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.275 machineClock  " "   -3.000             -22.275 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438761112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693          -22210.432 frequencyDivider:inst16\|ClkOut  " "   -2.693          -22210.432 frequencyDivider:inst16\|ClkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438761112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438761112 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1510438794830 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438794905 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438801673 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst12\|programCounter\[0\] PC:inst12\|programCounter\[0\] " "Clock target PC:inst12\|programCounter\[0\] of clock PC:inst12\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438802782 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst12\|programCounter\[0\] PC:inst12\|programCounter\[0\] " "Clock target PC:inst12\|programCounter\[0\] of clock PC:inst12\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438802798 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|WideOr0~0  from: datac  to: combout " "Cell: inst13\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|clock  from: datad  to: combout " "Cell: inst13\|clock  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|IO_RAMwrite~0  from: datac  to: combout " "Cell: inst25\|IO_RAMwrite~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~0  from: dataa  to: combout " "Cell: inst25\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~0  from: datab  to: combout " "Cell: inst25\|Mux0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~0  from: datad  to: combout " "Cell: inst25\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~1  from: dataa  to: combout " "Cell: inst25\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~1  from: datac  to: combout " "Cell: inst25\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~1  from: datad  to: combout " "Cell: inst25\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~2  from: datab  to: combout " "Cell: inst25\|Mux0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux1~0  from: dataa  to: combout " "Cell: inst25\|Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux1~0  from: datab  to: combout " "Cell: inst25\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux1~0  from: datac  to: combout " "Cell: inst25\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~0  from: dataa  to: combout " "Cell: inst25\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~0  from: datad  to: combout " "Cell: inst25\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: dataa  to: combout " "Cell: inst25\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: datab  to: combout " "Cell: inst25\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: datac  to: combout " "Cell: inst25\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: datad  to: combout " "Cell: inst25\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~2  from: datad  to: combout " "Cell: inst25\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: dataa  to: combout " "Cell: inst25\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datab  to: combout " "Cell: inst25\|Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datac  to: combout " "Cell: inst25\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datad  to: combout " "Cell: inst25\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~1  from: dataa  to: combout " "Cell: inst25\|Mux3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~1  from: datab  to: combout " "Cell: inst25\|Mux3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~1  from: datad  to: combout " "Cell: inst25\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|WideOr8~0  from: dataa  to: combout " "Cell: inst25\|WideOr8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|WideOr8~0  from: datad  to: combout " "Cell: inst25\|WideOr8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|WideOr8~1  from: dataa  to: combout " "Cell: inst25\|WideOr8~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux20~0  from: dataa  to: combout " "Cell: inst\|Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438802882 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438802882 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438802883 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1510438809905 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438809905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -146.793 " "Worst-case setup slack is -146.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438809908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438809908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -146.793         -482916.973 PC:inst12\|programCounter\[0\]  " " -146.793         -482916.973 PC:inst12\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438809908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -58.528         -606475.646 frequencyDivider:inst16\|ClkOut  " "  -58.528         -606475.646 frequencyDivider:inst16\|ClkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438809908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.857             -17.701 machineClock  " "   -1.857             -17.701 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438809908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438809908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -14.002 " "Worst-case hold slack is -14.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438812743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438812743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.002         -147954.053 PC:inst12\|programCounter\[0\]  " "  -14.002         -147954.053 PC:inst12\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438812743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.824             -21.625 frequencyDivider:inst16\|ClkOut  " "   -1.824             -21.625 frequencyDivider:inst16\|ClkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438812743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 machineClock  " "    0.354               0.000 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438812743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438812743 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438812745 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438812748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.262 " "Worst-case minimum pulse width slack is -6.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438812799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438812799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.262         -640299.690 PC:inst12\|programCounter\[0\]  " "   -6.262         -640299.690 PC:inst12\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438812799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.275 machineClock  " "   -3.000             -22.275 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438812799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649          -22210.256 frequencyDivider:inst16\|ClkOut  " "   -2.649          -22210.256 frequencyDivider:inst16\|ClkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438812799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438812799 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1510438847031 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst12\|programCounter\[0\] PC:inst12\|programCounter\[0\] " "Clock target PC:inst12\|programCounter\[0\] of clock PC:inst12\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438847799 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst12\|programCounter\[0\] PC:inst12\|programCounter\[0\] " "Clock target PC:inst12\|programCounter\[0\] of clock PC:inst12\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438847815 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|WideOr0~0  from: datac  to: combout " "Cell: inst13\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|clock  from: datad  to: combout " "Cell: inst13\|clock  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|IO_RAMwrite~0  from: datac  to: combout " "Cell: inst25\|IO_RAMwrite~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~0  from: dataa  to: combout " "Cell: inst25\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~0  from: datab  to: combout " "Cell: inst25\|Mux0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~0  from: datad  to: combout " "Cell: inst25\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~1  from: dataa  to: combout " "Cell: inst25\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~1  from: datac  to: combout " "Cell: inst25\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~1  from: datad  to: combout " "Cell: inst25\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~2  from: datab  to: combout " "Cell: inst25\|Mux0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux1~0  from: dataa  to: combout " "Cell: inst25\|Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux1~0  from: datab  to: combout " "Cell: inst25\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux1~0  from: datac  to: combout " "Cell: inst25\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~0  from: dataa  to: combout " "Cell: inst25\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~0  from: datad  to: combout " "Cell: inst25\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: dataa  to: combout " "Cell: inst25\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: datab  to: combout " "Cell: inst25\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: datac  to: combout " "Cell: inst25\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: datad  to: combout " "Cell: inst25\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~2  from: datad  to: combout " "Cell: inst25\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: dataa  to: combout " "Cell: inst25\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datab  to: combout " "Cell: inst25\|Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datac  to: combout " "Cell: inst25\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datad  to: combout " "Cell: inst25\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~1  from: dataa  to: combout " "Cell: inst25\|Mux3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~1  from: datab  to: combout " "Cell: inst25\|Mux3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~1  from: datad  to: combout " "Cell: inst25\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|WideOr8~0  from: dataa  to: combout " "Cell: inst25\|WideOr8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|WideOr8~0  from: datad  to: combout " "Cell: inst25\|WideOr8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|WideOr8~1  from: dataa  to: combout " "Cell: inst25\|WideOr8~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux20~0  from: dataa  to: combout " "Cell: inst\|Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1510438847896 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438847896 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438847897 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1510438850676 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438850676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -80.359 " "Worst-case setup slack is -80.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438850681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438850681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -80.359         -268534.939 PC:inst12\|programCounter\[0\]  " "  -80.359         -268534.939 PC:inst12\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438850681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.927         -333843.617 frequencyDivider:inst16\|ClkOut  " "  -31.927         -333843.617 frequencyDivider:inst16\|ClkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438850681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518              -3.348 machineClock  " "   -0.518              -3.348 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438850681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438850681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.667 " "Worst-case hold slack is -7.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438853546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438853546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.667          -81346.865 PC:inst12\|programCounter\[0\]  " "   -7.667          -81346.865 PC:inst12\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438853546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.168             -19.647 frequencyDivider:inst16\|ClkOut  " "   -1.168             -19.647 frequencyDivider:inst16\|ClkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438853546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 machineClock  " "    0.181               0.000 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438853546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438853546 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438853550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438853554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.370 " "Worst-case minimum pulse width slack is -3.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438853606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438853606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.370         -340707.825 PC:inst12\|programCounter\[0\]  " "   -3.370         -340707.825 PC:inst12\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438853606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.945 machineClock  " "   -3.000             -18.945 machineClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438853606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000          -17280.000 frequencyDivider:inst16\|ClkOut  " "   -1.000          -17280.000 frequencyDivider:inst16\|ClkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510438853606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438853606 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438889095 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438890685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1521 " "Peak virtual memory: 1521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510438891020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 20:21:31 2017 " "Processing ended: Sat Nov 11 20:21:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510438891020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:39 " "Elapsed time: 00:02:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510438891020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:38 " "Total CPU time (on all processors): 00:02:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510438891020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438891020 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510438898217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510438898219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 20:21:38 2017 " "Processing started: Sat Nov 11 20:21:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510438898219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1510438898219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1510438898219 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_7_1200mv_85c_slow.vho /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/ simulation " "Generated file CPU_7_1200mv_85c_slow.vho in folder \"/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510438904235 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_7_1200mv_0c_slow.vho /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/ simulation " "Generated file CPU_7_1200mv_0c_slow.vho in folder \"/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510438908336 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_fast.vho /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/ simulation " "Generated file CPU_min_1200mv_0c_fast.vho in folder \"/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510438912211 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vho /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/ simulation " "Generated file CPU.vho in folder \"/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510438915984 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_7_1200mv_85c_vhd_slow.sdo /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/ simulation " "Generated file CPU_7_1200mv_85c_vhd_slow.sdo in folder \"/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510438918396 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_7_1200mv_0c_vhd_slow.sdo /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/ simulation " "Generated file CPU_7_1200mv_0c_vhd_slow.sdo in folder \"/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510438920816 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_vhd_fast.sdo /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/ simulation " "Generated file CPU_min_1200mv_0c_vhd_fast.sdo in folder \"/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510438923214 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_vhd.sdo /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/ simulation " "Generated file CPU_vhd.sdo in folder \"/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510438925639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1562 " "Peak virtual memory: 1562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510438925926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 20:22:05 2017 " "Processing ended: Sat Nov 11 20:22:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510438925926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510438925926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510438925926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1510438925926 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 301 s " "Quartus Prime Full Compilation was successful. 0 errors, 301 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1510438926162 ""}
