; ModuleID = '/llk/IR_all_yes/drivers/net/ethernet/mellanox/mlx5/core/fpga/sdk.c_pt.bc'
source_filename = "../drivers/net/ethernet/mellanox/mlx5/core/fpga/sdk.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22___kcrctab+mlx5_fpga_sbu_conn_create\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_fpga_sbu_conn_create\09\09\09\09"
module asm "\09.long\09__crc_mlx5_fpga_sbu_conn_create\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_fpga_sbu_conn_create:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_fpga_sbu_conn_create\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_fpga_sbu_conn_create:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+mlx5_fpga_sbu_conn_destroy\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_fpga_sbu_conn_destroy\09\09\09\09"
module asm "\09.long\09__crc_mlx5_fpga_sbu_conn_destroy\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_fpga_sbu_conn_destroy:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_fpga_sbu_conn_destroy\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_fpga_sbu_conn_destroy:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+mlx5_fpga_sbu_conn_sendmsg\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_fpga_sbu_conn_sendmsg\09\09\09\09"
module asm "\09.long\09__crc_mlx5_fpga_sbu_conn_sendmsg\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_fpga_sbu_conn_sendmsg:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_fpga_sbu_conn_sendmsg\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_fpga_sbu_conn_sendmsg:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+mlx5_fpga_mem_read\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_fpga_mem_read\09\09\09\09"
module asm "\09.long\09__crc_mlx5_fpga_mem_read\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_fpga_mem_read:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_fpga_mem_read\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_fpga_mem_read:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+mlx5_fpga_mem_write\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_fpga_mem_write\09\09\09\09"
module asm "\09.long\09__crc_mlx5_fpga_mem_write\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_fpga_mem_write:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_fpga_mem_write\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_fpga_mem_write:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+mlx5_fpga_get_sbu_caps\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_fpga_get_sbu_caps\09\09\09\09"
module asm "\09.long\09__crc_mlx5_fpga_get_sbu_caps\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_fpga_get_sbu_caps:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_fpga_get_sbu_caps\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_fpga_get_sbu_caps:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.thread_info = type { i32, i32, ptr, i32, i32, %struct.cpu_context_save, i32, [16 x i8], [2 x i32], %union.fp_state, %union.vfp_state, i32 }
%struct.cpu_context_save = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [2 x i32] }
%union.fp_state = type { %struct.iwmmxt_struct }
%struct.iwmmxt_struct = type { [38 x i32] }
%union.vfp_state = type { %struct.vfp_hard_struct }
%struct.vfp_hard_struct = type { [32 x i64], i32, i32, i32, i32, i32 }
%struct.task_struct = type { i32, ptr, %struct.refcount_struct, i32, i32, i32, %struct.__call_single_node, i32, i32, ptr, i32, i32, i32, i32, i32, i32, i32, [56 x i8], %struct.sched_entity, %struct.sched_rt_entity, %struct.sched_dl_entity, ptr, %struct.rb_node, i32, i32, ptr, [2 x %struct.uclamp_se], [2 x %struct.uclamp_se], [116 x i8], %struct.sched_statistics, i32, i32, i32, ptr, ptr, %struct.cpumask, ptr, i16, i16, i32, i8, i8, i32, %struct.list_head, i32, i32, %union.rcu_special, i8, %struct.list_head, %struct.sched_info, %struct.list_head, %struct.plist_node, %struct.rb_node, ptr, ptr, %struct.vmacache, %struct.task_rss_stat, i32, i32, i32, i32, i32, i32, i8, [3 x i8], i16, i32, %struct.restart_block, i32, i32, i32, ptr, ptr, %struct.list_head, %struct.list_head, ptr, %struct.list_head, %struct.list_head, ptr, [4 x %struct.hlist_node], %struct.list_head, %struct.list_head, ptr, ptr, ptr, ptr, i64, i64, i64, %struct.prev_cputime, i32, i32, i64, i64, i32, i32, %struct.posix_cputimers, ptr, ptr, ptr, ptr, [16 x i8], ptr, %struct.sysv_sem, %struct.sysv_shm, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, %struct.sigset_t, %struct.sigset_t, %struct.sigset_t, %struct.sigpending, i32, i32, i32, ptr, %struct.kuid_t, i32, %struct.seccomp, %struct.syscall_user_dispatch, i64, i64, %struct.spinlock, %struct.raw_spinlock, %struct.wake_q_node, %struct.rb_root_cached, ptr, ptr, ptr, i32, %struct.irqtrace_events, i32, i64, i32, i32, i32, i64, i32, i32, [48 x %struct.held_lock], i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, ptr, %struct.task_io_accounting, i32, i64, i64, i64, %struct.nodemask_t, %struct.seqcount_spinlock, i32, i32, ptr, %struct.list_head, ptr, %struct.list_head, ptr, %struct.mutex, i32, [2 x ptr], %struct.mutex, %struct.list_head, ptr, i32, i32, %struct.tlbflush_unmap_batch, %union.anon.109, ptr, %struct.page_frag, ptr, i32, i32, i32, i32, i32, i32, [32 x %struct.latency_record], i64, i64, i32, ptr, i32, i32, i32, i32, ptr, ptr, i64, i32, i32, ptr, i32, i32, i32, ptr, ptr, ptr, i32, i32, %struct.kmap_ctrl, i32, i32, ptr, ptr, ptr, ptr, %struct.llist_head, %struct.thread_struct, [84 x i8] }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.atomic_t = type { i32 }
%struct.__call_single_node = type { %struct.llist_node, %union.anon.20 }
%struct.llist_node = type { ptr }
%union.anon.20 = type { i32 }
%struct.sched_entity = type { %struct.load_weight, %struct.rb_node, %struct.list_head, i32, i64, i64, i64, i64, i64, i32, ptr, ptr, ptr, i32, [36 x i8], %struct.sched_avg }
%struct.load_weight = type { i32, i32 }
%struct.sched_avg = type { i64, i64, i64, i32, i32, i32, i32, i32, [4 x i8], %struct.util_est, [72 x i8] }
%struct.util_est = type { i32, i32 }
%struct.sched_rt_entity = type { %struct.list_head, i32, i32, i32, i16, i16, ptr, ptr, ptr, ptr }
%struct.sched_dl_entity = type { %struct.rb_node, i64, i64, i64, i64, i64, i64, i64, i32, i8, %struct.hrtimer, %struct.hrtimer, ptr }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.uclamp_se = type { i16, [2 x i8] }
%struct.sched_statistics = type { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, [24 x i8] }
%struct.cpumask = type { [1 x i32] }
%union.rcu_special = type { i32 }
%struct.sched_info = type { i32, i64, i64, i64 }
%struct.plist_node = type { i32, %struct.list_head, %struct.list_head }
%struct.rb_node = type { i32, ptr, ptr }
%struct.vmacache = type { i64, [4 x ptr] }
%struct.task_rss_stat = type { i32, [4 x i32] }
%struct.restart_block = type { i32, ptr, %union.anon.22 }
%union.anon.22 = type { %struct.anon.23 }
%struct.anon.23 = type { ptr, i32, i32, i32, i64, ptr }
%struct.hlist_node = type { ptr, ptr }
%struct.prev_cputime = type { i64, i64, %struct.raw_spinlock }
%struct.posix_cputimers = type { [3 x %struct.posix_cputimer_base], i32, i32 }
%struct.posix_cputimer_base = type { i64, %struct.timerqueue_head }
%struct.timerqueue_head = type { %struct.rb_root_cached }
%struct.sysv_sem = type { ptr }
%struct.sysv_shm = type { %struct.list_head }
%struct.sigset_t = type { [2 x i32] }
%struct.sigpending = type { %struct.list_head, %struct.sigset_t }
%struct.kuid_t = type { i32 }
%struct.seccomp = type { i32, %struct.atomic_t, ptr }
%struct.syscall_user_dispatch = type {}
%struct.spinlock = type { %union.anon.0 }
%union.anon.0 = type { %struct.raw_spinlock }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.1 }
%union.anon.1 = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.wake_q_node = type { ptr }
%struct.rb_root_cached = type { %struct.rb_root, ptr }
%struct.rb_root = type { ptr }
%struct.irqtrace_events = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.held_lock = type { i64, i32, ptr, ptr, i64, i64, i32, i32 }
%struct.task_io_accounting = type { i64, i64, i64, i64, i64, i64, i64 }
%struct.nodemask_t = type { [1 x i32] }
%struct.seqcount_spinlock = type { %struct.seqcount, ptr }
%struct.seqcount = type { i32, %struct.lockdep_map }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.list_head = type { ptr, ptr }
%struct.tlbflush_unmap_batch = type {}
%union.anon.109 = type { %struct.callback_head }
%struct.callback_head = type { ptr, ptr }
%struct.page_frag = type { ptr, i16, i16 }
%struct.latency_record = type { [12 x i32], i32, i32, i32 }
%struct.kmap_ctrl = type { i32, [33 x i32] }
%struct.llist_head = type { ptr }
%struct.thread_struct = type { i32, i32, i32, %struct.debug_info }
%struct.debug_info = type { [32 x ptr] }

@__kstrtab_mlx5_fpga_sbu_conn_create = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_fpga_sbu_conn_create = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_fpga_sbu_conn_create = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_fpga_sbu_conn_create to i32), ptr @__kstrtab_mlx5_fpga_sbu_conn_create, ptr @__kstrtabns_mlx5_fpga_sbu_conn_create }, section "___ksymtab+mlx5_fpga_sbu_conn_create", align 4
@__kstrtab_mlx5_fpga_sbu_conn_destroy = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_fpga_sbu_conn_destroy = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_fpga_sbu_conn_destroy = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_fpga_sbu_conn_destroy to i32), ptr @__kstrtab_mlx5_fpga_sbu_conn_destroy, ptr @__kstrtabns_mlx5_fpga_sbu_conn_destroy }, section "___ksymtab+mlx5_fpga_sbu_conn_destroy", align 4
@__kstrtab_mlx5_fpga_sbu_conn_sendmsg = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_fpga_sbu_conn_sendmsg = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_fpga_sbu_conn_sendmsg = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_fpga_sbu_conn_sendmsg to i32), ptr @__kstrtab_mlx5_fpga_sbu_conn_sendmsg, ptr @__kstrtabns_mlx5_fpga_sbu_conn_sendmsg }, section "___ksymtab+mlx5_fpga_sbu_conn_sendmsg", align 4
@mlx5_fpga_mem_read._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str, ptr @.str.1, ptr @.str.2, i32 137, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str = internal constant { [70 x i8], [58 x i8] } { [70 x i8] c"%s:%d:(pid %d): FPGA: %s:%d:(pid %d): Unexpected read access_type %u\0A\00", [58 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"mlx5_fpga_mem_read\00", [45 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"drivers/net/ethernet/mellanox/mlx5/core/fpga/sdk.c\00", [45 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\014\00", [29 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@mlx5_fpga_mem_read._entry_ptr = internal global ptr @mlx5_fpga_mem_read._entry, section ".printk_index", align 4
@__kstrtab_mlx5_fpga_mem_read = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_fpga_mem_read = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_fpga_mem_read = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_fpga_mem_read to i32), ptr @__kstrtab_mlx5_fpga_mem_read, ptr @__kstrtabns_mlx5_fpga_mem_read }, section "___ksymtab+mlx5_fpga_mem_read", align 4
@mlx5_fpga_mem_write._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.5, ptr @.str.6, ptr @.str.2, i32 158, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.5 = internal constant { [71 x i8], [57 x i8] } { [71 x i8] c"%s:%d:(pid %d): FPGA: %s:%d:(pid %d): Unexpected write access_type %u\0A\00", [57 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"mlx5_fpga_mem_write\00", [44 x i8] zeroinitializer }, align 32
@mlx5_fpga_mem_write._entry_ptr = internal global ptr @mlx5_fpga_mem_write._entry, section ".printk_index", align 4
@__kstrtab_mlx5_fpga_mem_write = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_fpga_mem_write = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_fpga_mem_write = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_fpga_mem_write to i32), ptr @__kstrtab_mlx5_fpga_mem_write, ptr @__kstrtabns_mlx5_fpga_mem_write }, section "___ksymtab+mlx5_fpga_mem_write", align 4
@__kstrtab_mlx5_fpga_get_sbu_caps = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_fpga_get_sbu_caps = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_fpga_get_sbu_caps = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_fpga_get_sbu_caps to i32), ptr @__kstrtab_mlx5_fpga_get_sbu_caps, ptr @__kstrtabns_mlx5_fpga_get_sbu_caps }, section "___ksymtab+mlx5_fpga_get_sbu_caps", align 4
@mlx5_fpga_mem_read_i2c._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.7, ptr @.str.8, ptr @.str.2, i32 83, ptr @.str.9, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [67 x i8], [61 x i8] } { [67 x i8] c"%s:%d:(pid %d): FPGA: %s:%d:(pid %d): Failed to read over I2C: %d\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"mlx5_fpga_mem_read_i2c\00", [41 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\013\00", [29 x i8] zeroinitializer }, align 32
@mlx5_fpga_mem_read_i2c._entry_ptr = internal global ptr @mlx5_fpga_mem_read_i2c._entry, section ".printk_index", align 4
@mlx5_fpga_mem_write_i2c._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.10, ptr @.str.11, ptr @.str.2, i32 114, ptr @.str.9, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [68 x i8], [60 x i8] } { [68 x i8] c"%s:%d:(pid %d): FPGA: %s:%d:(pid %d): Failed to write FPGA crspace\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"mlx5_fpga_mem_write_i2c\00", [40 x i8] zeroinitializer }, align 32
@mlx5_fpga_mem_write_i2c._entry_ptr = internal global ptr @mlx5_fpga_mem_write_i2c._entry, section ".printk_index", align 4
@___asan_gen_.29 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.58, i32 136, i32 3 }
@___asan_gen_.38 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.58, i32 157, i32 3 }
@___asan_gen_.50 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.58, i32 82, i32 4 }
@___asan_gen_.51 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.57 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.58 = private constant [54 x i8] c"../drivers/net/ethernet/mellanox/mlx5/core/fpga/sdk.c\00", align 1
@___asan_gen_.59 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.58, i32 114, i32 4 }
@llvm.compiler.used = appending global [26 x ptr] [ptr @__ksymtab_mlx5_fpga_get_sbu_caps, ptr @__ksymtab_mlx5_fpga_mem_read, ptr @__ksymtab_mlx5_fpga_mem_write, ptr @__ksymtab_mlx5_fpga_sbu_conn_create, ptr @__ksymtab_mlx5_fpga_sbu_conn_destroy, ptr @__ksymtab_mlx5_fpga_sbu_conn_sendmsg, ptr @mlx5_fpga_mem_read._entry, ptr @mlx5_fpga_mem_read._entry_ptr, ptr @mlx5_fpga_mem_read_i2c._entry, ptr @mlx5_fpga_mem_read_i2c._entry_ptr, ptr @mlx5_fpga_mem_write._entry, ptr @mlx5_fpga_mem_write._entry_ptr, ptr @mlx5_fpga_mem_write_i2c._entry, ptr @mlx5_fpga_mem_write_i2c._entry_ptr, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.5, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @.str.9, ptr @.str.10, ptr @.str.11], section "llvm.metadata"
@0 = internal global [16 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_fpga_mem_read._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.51 to i32), i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.29 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 70, i32 128, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.29 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.29 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.29 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.29 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.29 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_fpga_mem_write._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.51 to i32), i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.38 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 71, i32 128, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.38 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.38 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_fpga_mem_read_i2c._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.51 to i32), i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.50 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 67, i32 128, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.50 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.50 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.50 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_fpga_mem_write_i2c._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.51 to i32), i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.59 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.59 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.59 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local ptr @mlx5_fpga_sbu_conn_create(ptr noundef %fdev, ptr noundef %attr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call ptr @mlx5_fpga_conn_create(ptr noundef %fdev, ptr noundef %attr, i32 noundef 1) #5
  ret ptr %call
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @mlx5_fpga_conn_create(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @mlx5_fpga_sbu_conn_destroy(ptr noundef %conn) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @mlx5_fpga_conn_destroy(ptr noundef %conn) #5
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @mlx5_fpga_conn_destroy(ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mlx5_fpga_sbu_conn_sendmsg(ptr noundef %conn, ptr noundef %buf) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @mlx5_fpga_conn_send(ptr noundef %conn, ptr noundef %buf) #5
  ret i32 %call
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mlx5_fpga_conn_send(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mlx5_fpga_mem_read(ptr nocapture noundef readonly %fdev, i32 noundef %size, i64 noundef %addr, ptr noundef %buf, i32 noundef %access_type) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %access_type)
  %cond = icmp eq i32 %access_type, 0
  br i1 %cond, label %sw.bb, label %do.end

sw.bb:                                            ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %size)
  %tobool.not.i = icmp eq i32 %size, 0
  br i1 %tobool.not.i, label %sw.bb.cleanup_crit_edge, label %if.end.i

sw.bb.cleanup_crit_edge:                          ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end.i:                                         ; preds = %sw.bb
  %0 = ptrtoint ptr %fdev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %fdev, align 4
  %tobool1.not.i = icmp eq ptr %1, null
  br i1 %tobool1.not.i, label %if.end.i.cleanup_crit_edge, label %if.end.i.while.body.i_crit_edge

if.end.i.while.body.i_crit_edge:                  ; preds = %if.end.i
  br label %while.body.i

if.end.i.cleanup_crit_edge:                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

while.cond.i:                                     ; preds = %while.body.i
  %add16.i = add i32 %2, %bytes_done.035.i
  %cmp.i = icmp ult i32 %add16.i, %size
  br i1 %cmp.i, label %while.cond.i.while.body.i_crit_edge, label %while.cond.i.cleanup_crit_edge

while.cond.i.cleanup_crit_edge:                   ; preds = %while.cond.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

while.cond.i.while.body.i_crit_edge:              ; preds = %while.cond.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %while.body.i

while.body.i:                                     ; preds = %while.cond.i.while.body.i_crit_edge, %if.end.i.while.body.i_crit_edge
  %bytes_done.035.i = phi i32 [ %add16.i, %while.cond.i.while.body.i_crit_edge ], [ 0, %if.end.i.while.body.i_crit_edge ]
  %sub.i = sub i32 %size, %bytes_done.035.i
  %2 = tail call i32 @llvm.umin.i32(i32 %sub.i, i32 64) #5
  %conv.i = trunc i32 %2 to i8
  %3 = ptrtoint ptr %fdev to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %fdev, align 4
  %conv6.i = zext i32 %bytes_done.035.i to i64
  %add.i = add i64 %conv6.i, %addr
  %add.ptr.i = getelementptr i8, ptr %buf, i32 %bytes_done.035.i
  %call.i = tail call i32 @mlx5_fpga_access_reg(ptr noundef %4, i8 noundef zeroext %conv.i, i64 noundef %add.i, ptr noundef %add.ptr.i, i1 noundef zeroext false) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool7.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool7.not.i, label %while.cond.i, label %do.end.i

do.end.i:                                         ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #7
  %5 = ptrtoint ptr %fdev to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %fdev, align 4
  %7 = ptrtoint ptr %6 to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %6, align 8
  %9 = tail call i32 @llvm.read_register.i32(metadata !36) #5
  %and.i.i = and i32 %9, -16384
  %10 = inttoptr i32 %and.i.i to ptr
  %task.i = getelementptr inbounds %struct.thread_info, ptr %10, i32 0, i32 2
  %11 = ptrtoint ptr %task.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %task.i, align 8
  %pid.i = getelementptr inbounds %struct.task_struct, ptr %12, i32 0, i32 68
  %13 = ptrtoint ptr %pid.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %pid.i, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %8, ptr noundef nonnull @.str.7, ptr noundef nonnull @.str.8, i32 noundef 83, i32 noundef %14, ptr noundef nonnull @.str.8, i32 noundef 83, i32 noundef %14, i32 noundef %call.i) #8
  br label %cleanup

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %15 = ptrtoint ptr %fdev to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %fdev, align 4
  %17 = ptrtoint ptr %16 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %16, align 8
  %19 = tail call i32 @llvm.read_register.i32(metadata !36) #5
  %and.i = and i32 %19, -16384
  %20 = inttoptr i32 %and.i to ptr
  %task = getelementptr inbounds %struct.thread_info, ptr %20, i32 0, i32 2
  %21 = ptrtoint ptr %task to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %task, align 8
  %pid = getelementptr inbounds %struct.task_struct, ptr %22, i32 0, i32 68
  %23 = ptrtoint ptr %pid to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %pid, align 8
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %18, ptr noundef nonnull @.str, ptr noundef nonnull @.str.1, i32 noundef 137, i32 noundef %24, ptr noundef nonnull @.str.1, i32 noundef 137, i32 noundef %24, i32 noundef %access_type) #8
  br label %cleanup

cleanup:                                          ; preds = %do.end, %do.end.i, %while.cond.i.cleanup_crit_edge, %if.end.i.cleanup_crit_edge, %sw.bb.cleanup_crit_edge
  %retval.0 = phi i32 [ -13, %do.end ], [ %call.i, %do.end.i ], [ -107, %if.end.i.cleanup_crit_edge ], [ -22, %sw.bb.cleanup_crit_edge ], [ %size, %while.cond.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_warn(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mlx5_fpga_mem_write(ptr nocapture noundef readonly %fdev, i32 noundef %size, i64 noundef %addr, ptr noundef %buf, i32 noundef %access_type) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %access_type)
  %cond = icmp eq i32 %access_type, 0
  br i1 %cond, label %sw.bb, label %do.end

sw.bb:                                            ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %size)
  %tobool.not.i = icmp eq i32 %size, 0
  br i1 %tobool.not.i, label %sw.bb.cleanup_crit_edge, label %if.end.i

sw.bb.cleanup_crit_edge:                          ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end.i:                                         ; preds = %sw.bb
  %0 = ptrtoint ptr %fdev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %fdev, align 4
  %tobool1.not.i = icmp eq ptr %1, null
  br i1 %tobool1.not.i, label %if.end.i.cleanup_crit_edge, label %if.end.i.while.body.i_crit_edge

if.end.i.while.body.i_crit_edge:                  ; preds = %if.end.i
  br label %while.body.i

if.end.i.cleanup_crit_edge:                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

while.cond.i:                                     ; preds = %while.body.i
  %add16.i = add i32 %2, %bytes_done.034.i
  %cmp.i = icmp ult i32 %add16.i, %size
  br i1 %cmp.i, label %while.cond.i.while.body.i_crit_edge, label %while.cond.i.cleanup_crit_edge

while.cond.i.cleanup_crit_edge:                   ; preds = %while.cond.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

while.cond.i.while.body.i_crit_edge:              ; preds = %while.cond.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %while.body.i

while.body.i:                                     ; preds = %while.cond.i.while.body.i_crit_edge, %if.end.i.while.body.i_crit_edge
  %bytes_done.034.i = phi i32 [ %add16.i, %while.cond.i.while.body.i_crit_edge ], [ 0, %if.end.i.while.body.i_crit_edge ]
  %sub.i = sub i32 %size, %bytes_done.034.i
  %2 = tail call i32 @llvm.umin.i32(i32 %sub.i, i32 64) #5
  %conv.i = trunc i32 %2 to i8
  %3 = ptrtoint ptr %fdev to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %fdev, align 4
  %conv6.i = zext i32 %bytes_done.034.i to i64
  %add.i = add i64 %conv6.i, %addr
  %add.ptr.i = getelementptr i8, ptr %buf, i32 %bytes_done.034.i
  %call.i = tail call i32 @mlx5_fpga_access_reg(ptr noundef %4, i8 noundef zeroext %conv.i, i64 noundef %add.i, ptr noundef %add.ptr.i, i1 noundef zeroext true) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool7.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool7.not.i, label %while.cond.i, label %do.end.i

do.end.i:                                         ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #7
  %5 = ptrtoint ptr %fdev to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %fdev, align 4
  %7 = ptrtoint ptr %6 to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %6, align 8
  %9 = tail call i32 @llvm.read_register.i32(metadata !36) #5
  %and.i.i = and i32 %9, -16384
  %10 = inttoptr i32 %and.i.i to ptr
  %task.i = getelementptr inbounds %struct.thread_info, ptr %10, i32 0, i32 2
  %11 = ptrtoint ptr %task.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %task.i, align 8
  %pid.i = getelementptr inbounds %struct.task_struct, ptr %12, i32 0, i32 68
  %13 = ptrtoint ptr %pid.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %pid.i, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %8, ptr noundef nonnull @.str.10, ptr noundef nonnull @.str.11, i32 noundef 114, i32 noundef %14, ptr noundef nonnull @.str.11, i32 noundef 114, i32 noundef %14) #8
  br label %cleanup

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %15 = ptrtoint ptr %fdev to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %fdev, align 4
  %17 = ptrtoint ptr %16 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %16, align 8
  %19 = tail call i32 @llvm.read_register.i32(metadata !36) #5
  %and.i = and i32 %19, -16384
  %20 = inttoptr i32 %and.i to ptr
  %task = getelementptr inbounds %struct.thread_info, ptr %20, i32 0, i32 2
  %21 = ptrtoint ptr %task to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %task, align 8
  %pid = getelementptr inbounds %struct.task_struct, ptr %22, i32 0, i32 68
  %23 = ptrtoint ptr %pid to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %pid, align 8
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %18, ptr noundef nonnull @.str.5, ptr noundef nonnull @.str.6, i32 noundef 158, i32 noundef %24, ptr noundef nonnull @.str.6, i32 noundef 158, i32 noundef %24, i32 noundef %access_type) #8
  br label %cleanup

cleanup:                                          ; preds = %do.end, %do.end.i, %while.cond.i.cleanup_crit_edge, %if.end.i.cleanup_crit_edge, %sw.bb.cleanup_crit_edge
  %retval.0 = phi i32 [ -13, %do.end ], [ %call.i, %do.end.i ], [ -107, %if.end.i.cleanup_crit_edge ], [ -22, %sw.bb.cleanup_crit_edge ], [ %size, %while.cond.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mlx5_fpga_get_sbu_caps(ptr nocapture noundef readonly %fdev, i32 noundef %size, ptr noundef %buf) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %fdev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %fdev, align 4
  %call = tail call i32 @mlx5_fpga_sbu_caps(ptr noundef %1, ptr noundef %buf, i32 noundef %size) #5
  ret i32 %call
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mlx5_fpga_sbu_caps(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mlx5_fpga_access_reg(ptr noundef, i8 noundef zeroext, i64 noundef, ptr noundef, i1 noundef zeroext) local_unnamed_addr #1

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: nounwind readonly
declare i32 @llvm.read_register.i32(metadata) #3

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umin.i32(i32, i32) #4

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #5

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load4_noabort(i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #6 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 16)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #6 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 16)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #2 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { nounwind readonly }
attributes #4 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #5 = { nounwind }
attributes #6 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #7 = { nomerge }
attributes #8 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !9, !10, !11, !12, !13, !14, !16, !18, !19, !20, !21, !23, !25, !27, !28, !29, !30, !31, !33, !34, !35}
!llvm.named.register.sp = !{!36}
!llvm.module.flags = !{!37, !38, !39, !40, !41, !42, !43, !44}
!llvm.ident = !{!45}

!0 = !{ptr @__ksymtab_mlx5_fpga_sbu_conn_create, !1, !"__ksymtab_mlx5_fpga_sbu_conn_create", i1 false, i1 false}
!1 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/fpga/sdk.c", i32 46, i32 1}
!2 = !{ptr @__ksymtab_mlx5_fpga_sbu_conn_destroy, !3, !"__ksymtab_mlx5_fpga_sbu_conn_destroy", i1 false, i1 false}
!3 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/fpga/sdk.c", i32 52, i32 1}
!4 = !{ptr @__ksymtab_mlx5_fpga_sbu_conn_sendmsg, !5, !"__ksymtab_mlx5_fpga_sbu_conn_sendmsg", i1 false, i1 false}
!5 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/fpga/sdk.c", i32 59, i32 1}
!6 = !{ptr @.str, !7, !"<string literal>", i1 false, i1 false}
!7 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/fpga/sdk.c", i32 136, i32 3}
!8 = !{ptr @.str.1, !7, !"<string literal>", i1 false, i1 false}
!9 = !{ptr @.str.2, !7, !"<string literal>", i1 false, i1 false}
!10 = !{ptr @.str.3, !7, !"<string literal>", i1 false, i1 false}
!11 = !{ptr @.str.4, !7, !"<string literal>", i1 false, i1 false}
!12 = !{ptr @mlx5_fpga_mem_read._entry, !7, !"_entry", i1 false, i1 false}
!13 = !{ptr @mlx5_fpga_mem_read._entry_ptr, !7, !"_entry_ptr", i1 false, i1 false}
!14 = !{ptr @__ksymtab_mlx5_fpga_mem_read, !15, !"__ksymtab_mlx5_fpga_mem_read", i1 false, i1 false}
!15 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/fpga/sdk.c", i32 143, i32 1}
!16 = !{ptr @.str.5, !17, !"<string literal>", i1 false, i1 false}
!17 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/fpga/sdk.c", i32 157, i32 3}
!18 = !{ptr @.str.6, !17, !"<string literal>", i1 false, i1 false}
!19 = !{ptr @mlx5_fpga_mem_write._entry, !17, !"_entry", i1 false, i1 false}
!20 = !{ptr @mlx5_fpga_mem_write._entry_ptr, !17, !"_entry_ptr", i1 false, i1 false}
!21 = !{ptr @__ksymtab_mlx5_fpga_mem_write, !22, !"__ksymtab_mlx5_fpga_mem_write", i1 false, i1 false}
!22 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/fpga/sdk.c", i32 164, i32 1}
!23 = !{ptr @__ksymtab_mlx5_fpga_get_sbu_caps, !24, !"__ksymtab_mlx5_fpga_get_sbu_caps", i1 false, i1 false}
!24 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/fpga/sdk.c", i32 170, i32 1}
!25 = !{ptr @.str.7, !26, !"<string literal>", i1 false, i1 false}
!26 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/fpga/sdk.c", i32 82, i32 4}
!27 = !{ptr @.str.8, !26, !"<string literal>", i1 false, i1 false}
!28 = !{ptr @.str.9, !26, !"<string literal>", i1 false, i1 false}
!29 = !{ptr @mlx5_fpga_mem_read_i2c._entry, !26, !"_entry", i1 false, i1 false}
!30 = !{ptr @mlx5_fpga_mem_read_i2c._entry_ptr, !26, !"_entry_ptr", i1 false, i1 false}
!31 = !{ptr @.str.10, !32, !"<string literal>", i1 false, i1 false}
!32 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/fpga/sdk.c", i32 114, i32 4}
!33 = !{ptr @.str.11, !32, !"<string literal>", i1 false, i1 false}
!34 = !{ptr @mlx5_fpga_mem_write_i2c._entry, !32, !"_entry", i1 false, i1 false}
!35 = !{ptr @mlx5_fpga_mem_write_i2c._entry_ptr, !32, !"_entry_ptr", i1 false, i1 false}
!36 = !{!"sp"}
!37 = !{i32 1, !"wchar_size", i32 2}
!38 = !{i32 1, !"min_enum_size", i32 4}
!39 = !{i32 8, !"branch-target-enforcement", i32 0}
!40 = !{i32 8, !"sign-return-address", i32 0}
!41 = !{i32 8, !"sign-return-address-all", i32 0}
!42 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!43 = !{i32 7, !"uwtable", i32 1}
!44 = !{i32 7, !"frame-pointer", i32 2}
!45 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
