Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5ecb03365ec44ac89d2311e64e6f0415 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot d_flip_flop_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.d_flip_flop_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "d_flip_flop_test_time_impl.sdf", for root module "d_flip_flop_test/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "d_flip_flop_test_time_impl.sdf", for root module "d_flip_flop_test/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.d_flip_flop
Compiling architecture behavioral of entity xil_defaultlib.d_flip_flop_test
Built simulation snapshot d_flip_flop_test_time_impl
