

================================================================
== Vivado HLS Report for 'kernel_correlation'
================================================================
* Date:           Tue Aug 28 14:44:44 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        result
* Solution:       classic
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     3.404|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-------------+-----------+-------------+---------+
    |         Latency         |         Interval        | Pipeline|
    |    min    |     max     |    min    |     max     |   Type  |
    +-----------+-------------+-----------+-------------+---------+
    |  190162993|  38084215009|  190162993|  38084215009|   none  |
    +-----------+-------------+-----------+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+----------+-------------+------------------+-----------+-----------+---------+----------+
        |                 |         Latency        |     Iteration    |  Initiation Interval  |   Trip  |          |
        |    Loop Name    |    min   |     max     |      Latency     |  achieved |   target  |  Count  | Pipelined|
        +-----------------+----------+-------------+------------------+-----------+-----------+---------+----------+
        |- Loop 1         |  19061000|     19061000|             19061|          -|          -|     1000|    no    |
        | + Loop 1.1      |     19000|        19000|                19|          -|          -|     1000|    no    |
        |- Loop 2         |  51126000|     51126000|             51126|          -|          -|     1000|    no    |
        | + Loop 2.1      |     51000|        51000|                51|          -|          -|     1000|    no    |
        |- Loop 3         |  82002000|     82002000|             82002|          -|          -|     1000|    no    |
        | + Loop 3.1      |     82000|        82000|                82|          -|          -|     1000|    no    |
        |- Loop 4         |  37973988|  37932026004| 38012 ~ 37969996 |          -|          -|      999|    no    |
        | + Loop 4.1      |     38008|     37969992|             38008|          -|          -| 1 ~ 999 |    no    |
        |  ++ Loop 4.1.1  |     38001|        38001|                38|          -|          -|     1000|    no    |
        +-----------------+----------+-------------+------------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     741|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     11|   11554|    6830|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|    2108|
|Register         |        -|      -|    1820|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     12|   13374|    9679|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|       6|       9|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |kernel_correlatiobkb_U1  |kernel_correlatiobkb  |        0|      0|  1225|   821|
    |kernel_correlatiocud_U2  |kernel_correlatiocud  |        0|     11|   613|   322|
    |kernel_correlatiodEe_U3  |kernel_correlatiodEe  |        0|      0|  6160|  3524|
    |kernel_correlatioeOg_U4  |kernel_correlatioeOg  |        0|      0|   139|   127|
    |kernel_correlatiofYi_U5  |kernel_correlatiofYi  |        0|      0|  3417|  2036|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|     11| 11554|  6830|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |kernel_correlatiog8j_U6  |kernel_correlatiog8j  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_488_p2        |     +    |      0|  0|  17|          10|           1|
    |i_5_fu_537_p2        |     +    |      0|  0|  17|          10|           1|
    |i_6_fu_616_p2        |     +    |      0|  0|  17|          10|           1|
    |i_7_fu_736_p2        |     +    |      0|  0|  17|          10|           1|
    |j1_1_fu_673_p2       |     +    |      0|  0|  17|          10|           1|
    |j2_fu_697_p2         |     +    |      0|  0|  39|          32|           1|
    |j_3_fu_467_p2        |     +    |      0|  0|  17|          10|           1|
    |j_4_fu_515_p2        |     +    |      0|  0|  17|          10|           1|
    |j_5_fu_628_p2        |     +    |      0|  0|  17|          10|           1|
    |next_mul2_fu_543_p2  |     +    |      0|  0|  27|          20|          10|
    |next_mul4_fu_604_p2  |     +    |      0|  0|  27|          20|          10|
    |next_mul6_fu_742_p2  |     +    |      0|  0|  27|          20|          10|
    |next_mul8_fu_657_p2  |     +    |      0|  0|  27|          20|          10|
    |next_mul_fu_494_p2   |     +    |      0|  0|  27|          20|          10|
    |tmp_21_fu_549_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_22_fu_683_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_25_fu_643_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_27_fu_713_p2     |     +    |      0|  0|  28|          21|          21|
    |tmp_30_fu_748_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_31_fu_753_p2     |     +    |      0|  0|  28|          21|          21|
    |tmp_5_fu_500_p2      |     +    |      0|  0|  27|          20|          20|
    |tmp_20_fu_591_p2     |    and   |      0|  0|   6|           1|           1|
    |exitcond1_fu_703_p2  |   icmp   |      0|  0|  18|          32|          10|
    |exitcond2_fu_667_p2  |   icmp   |      0|  0|  13|          10|           6|
    |exitcond3_fu_622_p2  |   icmp   |      0|  0|  13|          10|           6|
    |exitcond4_fu_610_p2  |   icmp   |      0|  0|  13|          10|           6|
    |exitcond5_fu_531_p2  |   icmp   |      0|  0|  13|          10|           6|
    |exitcond6_fu_509_p2  |   icmp   |      0|  0|  13|          10|           6|
    |exitcond7_fu_482_p2  |   icmp   |      0|  0|  13|          10|           6|
    |exitcond8_fu_461_p2  |   icmp   |      0|  0|  13|          10|           6|
    |exitcond_fu_730_p2   |   icmp   |      0|  0|  13|          10|           6|
    |notlhs_fu_575_p2     |   icmp   |      0|  0|  13|          11|           2|
    |notrhs_fu_581_p2     |   icmp   |      0|  0|  29|          52|           1|
    |tmp_10_fu_587_p2     |    or    |      0|  0|   6|           1|           1|
    |stddev_d0            |  select  |      0|  0|  64|           1|          62|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 741|         532|         326|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+------+-----------+-----+-----------+
    |        Name        |  LUT | Input Size| Bits| Total Bits|
    +--------------------+------+-----------+-----+-----------+
    |ap_NS_fsm           |  1697|        388|    1|        388|
    |data_address0       |    33|          6|   20|        120|
    |grp_fu_398_opcode   |    15|          3|    2|          6|
    |grp_fu_398_p0       |    27|          5|   64|        320|
    |grp_fu_398_p1       |    21|          4|   64|        256|
    |grp_fu_405_p0       |    21|          4|   64|        256|
    |grp_fu_405_p1       |    21|          4|   64|        256|
    |grp_fu_410_p0       |    21|          4|   64|        256|
    |grp_fu_410_p1       |    15|          3|   64|        192|
    |i_1_reg_274         |     9|          2|   10|         20|
    |i_2_reg_296         |     9|          2|   10|         20|
    |i_3_reg_376         |     9|          2|   10|         20|
    |i_reg_228           |     9|          2|   10|         20|
    |j1_reg_330          |     9|          2|   10|         20|
    |j2_0_in_reg_353     |     9|          2|   32|         64|
    |j_1_reg_250         |     9|          2|   10|         20|
    |j_2_reg_319         |     9|          2|   10|         20|
    |j_reg_205           |     9|          2|   10|         20|
    |mean_address0       |    21|          4|   10|         40|
    |phi_mul1_reg_285    |     9|          2|   20|         40|
    |phi_mul3_reg_307    |     9|          2|   20|         40|
    |phi_mul5_reg_387    |     9|          2|   20|         40|
    |phi_mul7_reg_342    |     9|          2|   20|         40|
    |phi_mul_reg_239     |     9|          2|   20|         40|
    |stddev_address0     |    15|          3|   10|         30|
    |storemerge_reg_362  |     9|          2|   64|        128|
    |symmat_address0     |    27|          5|   20|        100|
    |symmat_d0           |    21|          4|   64|        256|
    |tmp_1_reg_216       |     9|          2|   64|        128|
    |tmp_8_reg_262       |     9|          2|   64|        128|
    +--------------------+------+-----------+-----+-----------+
    |Total               |  2108|        471|  915|       3284|
    +--------------------+------+-----------+-----+-----------+

    * Register: 
    +------------------------+-----+----+-----+-----------+
    |          Name          |  FF | LUT| Bits| Const Bits|
    +------------------------+-----+----+-----+-----------+
    |ap_CS_fsm               |  387|   0|  387|          0|
    |data_addr_2_reg_933     |   20|   0|   20|          0|
    |data_load_4_reg_1044    |   64|   0|   64|          0|
    |i_1_reg_274             |   10|   0|   10|          0|
    |i_2_reg_296             |   10|   0|   10|          0|
    |i_3_reg_376             |   10|   0|   10|          0|
    |i_4_reg_799             |   10|   0|   10|          0|
    |i_5_reg_845             |   10|   0|   10|          0|
    |i_6_reg_900             |   10|   0|   10|          0|
    |i_7_reg_1014            |   10|   0|   10|          0|
    |i_reg_228               |   10|   0|   10|          0|
    |j1_1_reg_961            |   10|   0|   10|          0|
    |j1_cast2_reg_953        |   10|   0|   32|         22|
    |j1_reg_330              |   10|   0|   10|          0|
    |j2_0_in_reg_353         |   32|   0|   32|          0|
    |j2_reg_986              |   32|   0|   32|          0|
    |j_1_reg_250             |   10|   0|   10|          0|
    |j_2_reg_319             |   10|   0|   10|          0|
    |j_3_reg_781             |   10|   0|   10|          0|
    |j_4_reg_822             |   10|   0|   10|          0|
    |j_5_reg_908             |   10|   0|   10|          0|
    |j_reg_205               |   10|   0|   10|          0|
    |mean_addr_reg_791       |   10|   0|   10|          0|
    |next_mul2_reg_850       |   20|   0|   20|          0|
    |next_mul4_reg_892       |   20|   0|   20|          0|
    |next_mul6_reg_1019      |   20|   0|   20|          0|
    |next_mul8_reg_948       |   20|   0|   20|          0|
    |next_mul_reg_804        |   20|   0|   20|          0|
    |notlhs_reg_877          |    1|   0|    1|          0|
    |notrhs_reg_882          |    1|   0|    1|          0|
    |phi_mul1_reg_285        |   20|   0|   20|          0|
    |phi_mul3_reg_307        |   20|   0|   20|          0|
    |phi_mul5_reg_387        |   20|   0|   20|          0|
    |phi_mul7_cast_reg_943   |   20|   0|   21|          1|
    |phi_mul7_reg_342        |   20|   0|   20|          0|
    |phi_mul_reg_239         |   20|   0|   20|          0|
    |reg_427                 |   64|   0|   64|          0|
    |reg_434                 |   64|   0|   64|          0|
    |reg_443                 |   64|   0|   64|          0|
    |reg_450                 |   64|   0|   64|          0|
    |reg_455                 |   64|   0|   64|          0|
    |stddev_addr_reg_827     |   10|   0|   10|          0|
    |stddev_load_reg_928     |   64|   0|   64|          0|
    |storemerge_reg_362      |   64|   0|   64|          0|
    |symmat_addr_2_reg_1001  |   20|   0|   20|          0|
    |symmat_addr_3_reg_1006  |   20|   0|   20|          0|
    |tmp_15_cast9_reg_981    |   10|   0|   21|         11|
    |tmp_15_cast_reg_966     |   10|   0|   20|         10|
    |tmp_15_reg_887          |    1|   0|    1|          0|
    |tmp_16_reg_913          |   10|   0|   64|         54|
    |tmp_1_reg_216           |   64|   0|   64|          0|
    |tmp_21_reg_855          |   20|   0|   20|          0|
    |tmp_22_reg_971          |   20|   0|   20|          0|
    |tmp_25_reg_918          |   20|   0|   20|          0|
    |tmp_26_reg_994          |   21|   0|   21|          0|
    |tmp_2_cast_reg_837      |   10|   0|   20|         10|
    |tmp_30_reg_1024         |   20|   0|   20|          0|
    |tmp_31_reg_1029         |   21|   0|   21|          0|
    |tmp_4_reg_870           |   64|   0|   64|          0|
    |tmp_5_reg_809           |   20|   0|   20|          0|
    |tmp_8_reg_262           |   64|   0|   64|          0|
    |tmp_cast_reg_786        |   10|   0|   20|         10|
    +------------------------+-----+----+-----+-----------+
    |Total                   | 1820|   0| 1938|        118|
    +------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------+-----+-----+------------+--------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | kernel_correlation | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | kernel_correlation | return value |
|ap_start         |  in |    1| ap_ctrl_hs | kernel_correlation | return value |
|ap_done          | out |    1| ap_ctrl_hs | kernel_correlation | return value |
|ap_idle          | out |    1| ap_ctrl_hs | kernel_correlation | return value |
|ap_ready         | out |    1| ap_ctrl_hs | kernel_correlation | return value |
|m                |  in |   32|   ap_none  |          m         |    scalar    |
|n                |  in |   32|   ap_none  |          n         |    scalar    |
|float_n          |  in |   64|   ap_none  |       float_n      |    scalar    |
|data_address0    | out |   20|  ap_memory |        data        |     array    |
|data_ce0         | out |    1|  ap_memory |        data        |     array    |
|data_we0         | out |    1|  ap_memory |        data        |     array    |
|data_d0          | out |   64|  ap_memory |        data        |     array    |
|data_q0          |  in |   64|  ap_memory |        data        |     array    |
|data_address1    | out |   20|  ap_memory |        data        |     array    |
|data_ce1         | out |    1|  ap_memory |        data        |     array    |
|data_q1          |  in |   64|  ap_memory |        data        |     array    |
|symmat_address0  | out |   20|  ap_memory |       symmat       |     array    |
|symmat_ce0       | out |    1|  ap_memory |       symmat       |     array    |
|symmat_we0       | out |    1|  ap_memory |       symmat       |     array    |
|symmat_d0        | out |   64|  ap_memory |       symmat       |     array    |
|mean_address0    | out |   10|  ap_memory |        mean        |     array    |
|mean_ce0         | out |    1|  ap_memory |        mean        |     array    |
|mean_we0         | out |    1|  ap_memory |        mean        |     array    |
|mean_d0          | out |   64|  ap_memory |        mean        |     array    |
|mean_q0          |  in |   64|  ap_memory |        mean        |     array    |
|stddev_address0  | out |   10|  ap_memory |       stddev       |     array    |
|stddev_ce0       | out |    1|  ap_memory |       stddev       |     array    |
|stddev_we0       | out |    1|  ap_memory |       stddev       |     array    |
|stddev_d0        | out |   64|  ap_memory |       stddev       |     array    |
|stddev_q0        |  in |   64|  ap_memory |       stddev       |     array    |
+-----------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 387
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8)
	81  / (exitcond8)
3 --> 
	4  / (!exitcond7)
	22  / (exitcond7)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	3  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	2  / true
81 --> 
	82  / (!exitcond6)
	257  / (exitcond6)
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / (!exitcond5)
	135  / (exitcond5)
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	84  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	81  / true
257 --> 
	258  / (!exitcond4)
	340  / (exitcond4)
258 --> 
	259  / (!exitcond3)
	257  / (exitcond3)
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	258  / true
340 --> 
	341  / (!exitcond2)
	387  / (exitcond2)
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / (!exitcond1)
	340  / (exitcond1)
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / (!exitcond)
	386  / (exitcond)
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	368  / true
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	348  / true
386 --> 
	343  / true
387 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%symmat_addr = getelementptr [1000000 x double]* %symmat, i64 0, i64 999999" [correlation.cpp:367]   --->   Operation 388 'getelementptr' 'symmat_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %m) nounwind, !map !269"   --->   Operation 389 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %n) nounwind, !map !275"   --->   Operation 390 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %float_n) nounwind, !map !279"   --->   Operation 391 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %data) nounwind, !map !283"   --->   Operation 392 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %symmat) nounwind, !map !289"   --->   Operation 393 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x double]* %mean) nounwind, !map !293"   --->   Operation 394 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x double]* %stddev) nounwind, !map !298"   --->   Operation 395 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @kernel_correlation_s) nounwind"   --->   Operation 396 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (1.06ns)   --->   "br label %1" [correlation.cpp:325]   --->   Operation 397 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.41>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%j = phi i10 [ 0, %0 ], [ %j_3, %5 ]"   --->   Operation 398 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (1.29ns)   --->   "%exitcond8 = icmp eq i10 %j, -24" [correlation.cpp:325]   --->   Operation 399 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 400 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (1.41ns)   --->   "%j_3 = add i10 %j, 1" [correlation.cpp:325]   --->   Operation 401 'add' 'j_3' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader11.preheader, label %2" [correlation.cpp:325]   --->   Operation 402 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%tmp = zext i10 %j to i64" [correlation.cpp:327]   --->   Operation 403 'zext' 'tmp' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %j to i20" [correlation.cpp:327]   --->   Operation 404 'zext' 'tmp_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr [1000 x double]* %mean, i64 0, i64 %tmp" [correlation.cpp:327]   --->   Operation 405 'getelementptr' 'mean_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (1.06ns)   --->   "br label %3" [correlation.cpp:328]   --->   Operation 406 'br' <Predicate = (!exitcond8)> <Delay = 1.06>
ST_2 : Operation 407 [1/1] (1.06ns)   --->   "br label %.preheader11" [correlation.cpp:334]   --->   Operation 407 'br' <Predicate = (exitcond8)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_1 = phi double [ 0.000000e+00, %2 ], [ %tmp_6, %4 ]" [correlation.cpp:329]   --->   Operation 408 'phi' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %2 ], [ %i_4, %4 ]"   --->   Operation 409 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%phi_mul = phi i20 [ 0, %2 ], [ %next_mul, %4 ]"   --->   Operation 410 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (1.29ns)   --->   "%exitcond7 = icmp eq i10 %i, -24" [correlation.cpp:328]   --->   Operation 411 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 412 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (1.41ns)   --->   "%i_4 = add i10 %i, 1" [correlation.cpp:328]   --->   Operation 413 'add' 'i_4' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %5, label %4" [correlation.cpp:328]   --->   Operation 414 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (1.56ns)   --->   "%next_mul = add i20 %phi_mul, 1000"   --->   Operation 415 'add' 'next_mul' <Predicate = (!exitcond7)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (1.56ns)   --->   "%tmp_5 = add i20 %tmp_cast, %phi_mul" [correlation.cpp:329]   --->   Operation 416 'add' 'tmp_5' <Predicate = (!exitcond7)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [59/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 417 'ddiv' 'tmp_3' <Predicate = (exitcond7)> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.33>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i20 %tmp_5 to i64" [correlation.cpp:329]   --->   Operation 418 'zext' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [1000000 x double]* %data, i64 0, i64 %tmp_30_cast" [correlation.cpp:329]   --->   Operation 419 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 420 [4/4] (1.33ns)   --->   "%data_load = load double* %data_addr, align 8" [correlation.cpp:329]   --->   Operation 420 'load' 'data_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 5 <SV = 4> <Delay = 1.33>
ST_5 : Operation 421 [3/4] (1.33ns)   --->   "%data_load = load double* %data_addr, align 8" [correlation.cpp:329]   --->   Operation 421 'load' 'data_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 6 <SV = 5> <Delay = 1.33>
ST_6 : Operation 422 [2/4] (1.33ns)   --->   "%data_load = load double* %data_addr, align 8" [correlation.cpp:329]   --->   Operation 422 'load' 'data_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 7 <SV = 6> <Delay = 1.33>
ST_7 : Operation 423 [1/4] (1.33ns)   --->   "%data_load = load double* %data_addr, align 8" [correlation.cpp:329]   --->   Operation 423 'load' 'data_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 8 <SV = 7> <Delay = 2.12>
ST_8 : Operation 424 [14/14] (2.12ns)   --->   "%tmp_6 = fadd double %tmp_1, %data_load" [correlation.cpp:329]   --->   Operation 424 'dadd' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.12>
ST_9 : Operation 425 [13/14] (2.12ns)   --->   "%tmp_6 = fadd double %tmp_1, %data_load" [correlation.cpp:329]   --->   Operation 425 'dadd' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.12>
ST_10 : Operation 426 [12/14] (2.12ns)   --->   "%tmp_6 = fadd double %tmp_1, %data_load" [correlation.cpp:329]   --->   Operation 426 'dadd' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.12>
ST_11 : Operation 427 [11/14] (2.12ns)   --->   "%tmp_6 = fadd double %tmp_1, %data_load" [correlation.cpp:329]   --->   Operation 427 'dadd' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.12>
ST_12 : Operation 428 [10/14] (2.12ns)   --->   "%tmp_6 = fadd double %tmp_1, %data_load" [correlation.cpp:329]   --->   Operation 428 'dadd' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.12>
ST_13 : Operation 429 [9/14] (2.12ns)   --->   "%tmp_6 = fadd double %tmp_1, %data_load" [correlation.cpp:329]   --->   Operation 429 'dadd' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.12>
ST_14 : Operation 430 [8/14] (2.12ns)   --->   "%tmp_6 = fadd double %tmp_1, %data_load" [correlation.cpp:329]   --->   Operation 430 'dadd' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.12>
ST_15 : Operation 431 [7/14] (2.12ns)   --->   "%tmp_6 = fadd double %tmp_1, %data_load" [correlation.cpp:329]   --->   Operation 431 'dadd' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.12>
ST_16 : Operation 432 [6/14] (2.12ns)   --->   "%tmp_6 = fadd double %tmp_1, %data_load" [correlation.cpp:329]   --->   Operation 432 'dadd' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.12>
ST_17 : Operation 433 [5/14] (2.12ns)   --->   "%tmp_6 = fadd double %tmp_1, %data_load" [correlation.cpp:329]   --->   Operation 433 'dadd' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.12>
ST_18 : Operation 434 [4/14] (2.12ns)   --->   "%tmp_6 = fadd double %tmp_1, %data_load" [correlation.cpp:329]   --->   Operation 434 'dadd' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.12>
ST_19 : Operation 435 [3/14] (2.12ns)   --->   "%tmp_6 = fadd double %tmp_1, %data_load" [correlation.cpp:329]   --->   Operation 435 'dadd' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.12>
ST_20 : Operation 436 [2/14] (2.12ns)   --->   "%tmp_6 = fadd double %tmp_1, %data_load" [correlation.cpp:329]   --->   Operation 436 'dadd' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.12>
ST_21 : Operation 437 [1/14] (2.12ns)   --->   "%tmp_6 = fadd double %tmp_1, %data_load" [correlation.cpp:329]   --->   Operation 437 'dadd' 'tmp_6' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 438 [1/1] (0.00ns)   --->   "br label %3" [correlation.cpp:328]   --->   Operation 438 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 3> <Delay = 3.17>
ST_22 : Operation 439 [58/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 439 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 4> <Delay = 3.17>
ST_23 : Operation 440 [57/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 440 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 5> <Delay = 3.17>
ST_24 : Operation 441 [56/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 441 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 6> <Delay = 3.17>
ST_25 : Operation 442 [55/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 442 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 7> <Delay = 3.17>
ST_26 : Operation 443 [54/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 443 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 8> <Delay = 3.17>
ST_27 : Operation 444 [53/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 444 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 9> <Delay = 3.17>
ST_28 : Operation 445 [52/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 445 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 10> <Delay = 3.17>
ST_29 : Operation 446 [51/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 446 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 11> <Delay = 3.17>
ST_30 : Operation 447 [50/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 447 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 12> <Delay = 3.17>
ST_31 : Operation 448 [49/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 448 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 13> <Delay = 3.17>
ST_32 : Operation 449 [48/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 449 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 14> <Delay = 3.17>
ST_33 : Operation 450 [47/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 450 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 15> <Delay = 3.17>
ST_34 : Operation 451 [46/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 451 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 16> <Delay = 3.17>
ST_35 : Operation 452 [45/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 452 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 17> <Delay = 3.17>
ST_36 : Operation 453 [44/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 453 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 18> <Delay = 3.17>
ST_37 : Operation 454 [43/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 454 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 19> <Delay = 3.17>
ST_38 : Operation 455 [42/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 455 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 20> <Delay = 3.17>
ST_39 : Operation 456 [41/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 456 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 21> <Delay = 3.17>
ST_40 : Operation 457 [40/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 457 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 22> <Delay = 3.17>
ST_41 : Operation 458 [39/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 458 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 23> <Delay = 3.17>
ST_42 : Operation 459 [38/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 459 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 24> <Delay = 3.17>
ST_43 : Operation 460 [37/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 460 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 25> <Delay = 3.17>
ST_44 : Operation 461 [36/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 461 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 26> <Delay = 3.17>
ST_45 : Operation 462 [35/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 462 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 27> <Delay = 3.17>
ST_46 : Operation 463 [34/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 463 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 28> <Delay = 3.17>
ST_47 : Operation 464 [33/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 464 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 29> <Delay = 3.17>
ST_48 : Operation 465 [32/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 465 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 30> <Delay = 3.17>
ST_49 : Operation 466 [31/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 466 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 31> <Delay = 3.17>
ST_50 : Operation 467 [30/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 467 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 32> <Delay = 3.17>
ST_51 : Operation 468 [29/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 468 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 33> <Delay = 3.17>
ST_52 : Operation 469 [28/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 469 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 34> <Delay = 3.17>
ST_53 : Operation 470 [27/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 470 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 35> <Delay = 3.17>
ST_54 : Operation 471 [26/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 471 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 36> <Delay = 3.17>
ST_55 : Operation 472 [25/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 472 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 37> <Delay = 3.17>
ST_56 : Operation 473 [24/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 473 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 38> <Delay = 3.17>
ST_57 : Operation 474 [23/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 474 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 39> <Delay = 3.17>
ST_58 : Operation 475 [22/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 475 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 40> <Delay = 3.17>
ST_59 : Operation 476 [21/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 476 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 41> <Delay = 3.17>
ST_60 : Operation 477 [20/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 477 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 42> <Delay = 3.17>
ST_61 : Operation 478 [19/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 478 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 43> <Delay = 3.17>
ST_62 : Operation 479 [18/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 479 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 44> <Delay = 3.17>
ST_63 : Operation 480 [17/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 480 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 45> <Delay = 3.17>
ST_64 : Operation 481 [16/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 481 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 46> <Delay = 3.17>
ST_65 : Operation 482 [15/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 482 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 47> <Delay = 3.17>
ST_66 : Operation 483 [14/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 483 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 48> <Delay = 3.17>
ST_67 : Operation 484 [13/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 484 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 49> <Delay = 3.17>
ST_68 : Operation 485 [12/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 485 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 50> <Delay = 3.17>
ST_69 : Operation 486 [11/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 486 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 51> <Delay = 3.17>
ST_70 : Operation 487 [10/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 487 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 52> <Delay = 3.17>
ST_71 : Operation 488 [9/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 488 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 53> <Delay = 3.17>
ST_72 : Operation 489 [8/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 489 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 54> <Delay = 3.17>
ST_73 : Operation 490 [7/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 490 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 55> <Delay = 3.17>
ST_74 : Operation 491 [6/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 491 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 56> <Delay = 3.17>
ST_75 : Operation 492 [5/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 492 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 57> <Delay = 3.17>
ST_76 : Operation 493 [4/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 493 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 58> <Delay = 3.17>
ST_77 : Operation 494 [3/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 494 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 59> <Delay = 3.17>
ST_78 : Operation 495 [2/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 495 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 60> <Delay = 3.17>
ST_79 : Operation 496 [1/59] (3.17ns)   --->   "%tmp_3 = fdiv double %tmp_1, 1.200000e+00" [correlation.cpp:330]   --->   Operation 496 'ddiv' 'tmp_3' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 61> <Delay = 1.33>
ST_80 : Operation 497 [1/1] (1.33ns)   --->   "store double %tmp_3, double* %mean_addr, align 8" [correlation.cpp:330]   --->   Operation 497 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_80 : Operation 498 [1/1] (0.00ns)   --->   "br label %1" [correlation.cpp:325]   --->   Operation 498 'br' <Predicate = true> <Delay = 0.00>

State 81 <SV = 2> <Delay = 1.41>
ST_81 : Operation 499 [1/1] (0.00ns)   --->   "%j_1 = phi i10 [ %j_4, %._crit_edge ], [ 0, %.preheader11.preheader ]"   --->   Operation 499 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 500 [1/1] (1.29ns)   --->   "%exitcond6 = icmp eq i10 %j_1, -24" [correlation.cpp:334]   --->   Operation 500 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 501 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 501 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 502 [1/1] (1.41ns)   --->   "%j_4 = add i10 %j_1, 1" [correlation.cpp:334]   --->   Operation 502 'add' 'j_4' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 503 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader10.preheader, label %6" [correlation.cpp:334]   --->   Operation 503 'br' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_2 = zext i10 %j_1 to i64" [correlation.cpp:336]   --->   Operation 504 'zext' 'tmp_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_81 : Operation 505 [1/1] (0.00ns)   --->   "%stddev_addr = getelementptr [1000 x double]* %stddev, i64 0, i64 %tmp_2" [correlation.cpp:336]   --->   Operation 505 'getelementptr' 'stddev_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_81 : Operation 506 [1/1] (0.00ns)   --->   "%mean_addr_1 = getelementptr [1000 x double]* %mean, i64 0, i64 %tmp_2" [correlation.cpp:338]   --->   Operation 506 'getelementptr' 'mean_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_81 : Operation 507 [3/3] (1.33ns)   --->   "%mean_load = load double* %mean_addr_1, align 8" [correlation.cpp:338]   --->   Operation 507 'load' 'mean_load' <Predicate = (!exitcond6)> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_81 : Operation 508 [1/1] (1.06ns)   --->   "br label %.preheader10"   --->   Operation 508 'br' <Predicate = (exitcond6)> <Delay = 1.06>

State 82 <SV = 3> <Delay = 1.33>
ST_82 : Operation 509 [2/3] (1.33ns)   --->   "%mean_load = load double* %mean_addr_1, align 8" [correlation.cpp:338]   --->   Operation 509 'load' 'mean_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 83 <SV = 4> <Delay = 1.33>
ST_83 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i10 %j_1 to i20" [correlation.cpp:336]   --->   Operation 510 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 511 [1/3] (1.33ns)   --->   "%mean_load = load double* %mean_addr_1, align 8" [correlation.cpp:338]   --->   Operation 511 'load' 'mean_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_83 : Operation 512 [1/1] (1.06ns)   --->   "br label %7" [correlation.cpp:337]   --->   Operation 512 'br' <Predicate = true> <Delay = 1.06>

State 84 <SV = 5> <Delay = 3.17>
ST_84 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_8 = phi double [ 0.000000e+00, %6 ], [ %tmp_13, %8 ]" [correlation.cpp:338]   --->   Operation 513 'phi' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 514 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ 0, %6 ], [ %i_5, %8 ]"   --->   Operation 514 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 515 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i20 [ 0, %6 ], [ %next_mul2, %8 ]"   --->   Operation 515 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 516 [1/1] (1.29ns)   --->   "%exitcond5 = icmp eq i10 %i_1, -24" [correlation.cpp:337]   --->   Operation 516 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 517 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 517 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 518 [1/1] (1.41ns)   --->   "%i_5 = add i10 %i_1, 1" [correlation.cpp:337]   --->   Operation 518 'add' 'i_5' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 519 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %._crit_edge, label %8" [correlation.cpp:337]   --->   Operation 519 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 520 [1/1] (1.56ns)   --->   "%next_mul2 = add i20 %phi_mul1, 1000"   --->   Operation 520 'add' 'next_mul2' <Predicate = (!exitcond5)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 521 [1/1] (1.56ns)   --->   "%tmp_21 = add i20 %tmp_2_cast, %phi_mul1" [correlation.cpp:338]   --->   Operation 521 'add' 'tmp_21' <Predicate = (!exitcond5)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 522 [59/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 522 'ddiv' 'tmp_s' <Predicate = (exitcond5)> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 6> <Delay = 1.33>
ST_85 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_33_cast = zext i20 %tmp_21 to i64" [correlation.cpp:338]   --->   Operation 523 'zext' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 524 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr [1000000 x double]* %data, i64 0, i64 %tmp_33_cast" [correlation.cpp:338]   --->   Operation 524 'getelementptr' 'data_addr_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 525 [4/4] (1.33ns)   --->   "%data_load_1 = load double* %data_addr_1, align 8" [correlation.cpp:338]   --->   Operation 525 'load' 'data_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 86 <SV = 7> <Delay = 1.33>
ST_86 : Operation 526 [3/4] (1.33ns)   --->   "%data_load_1 = load double* %data_addr_1, align 8" [correlation.cpp:338]   --->   Operation 526 'load' 'data_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 87 <SV = 8> <Delay = 1.33>
ST_87 : Operation 527 [2/4] (1.33ns)   --->   "%data_load_1 = load double* %data_addr_1, align 8" [correlation.cpp:338]   --->   Operation 527 'load' 'data_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 88 <SV = 9> <Delay = 1.33>
ST_88 : Operation 528 [1/4] (1.33ns)   --->   "%data_load_1 = load double* %data_addr_1, align 8" [correlation.cpp:338]   --->   Operation 528 'load' 'data_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 89 <SV = 10> <Delay = 2.12>
ST_89 : Operation 529 [14/14] (2.12ns)   --->   "%tmp_11 = fsub double %data_load_1, %mean_load" [correlation.cpp:338]   --->   Operation 529 'dsub' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 11> <Delay = 2.12>
ST_90 : Operation 530 [13/14] (2.12ns)   --->   "%tmp_11 = fsub double %data_load_1, %mean_load" [correlation.cpp:338]   --->   Operation 530 'dsub' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 12> <Delay = 2.12>
ST_91 : Operation 531 [12/14] (2.12ns)   --->   "%tmp_11 = fsub double %data_load_1, %mean_load" [correlation.cpp:338]   --->   Operation 531 'dsub' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 13> <Delay = 2.12>
ST_92 : Operation 532 [11/14] (2.12ns)   --->   "%tmp_11 = fsub double %data_load_1, %mean_load" [correlation.cpp:338]   --->   Operation 532 'dsub' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 14> <Delay = 2.12>
ST_93 : Operation 533 [10/14] (2.12ns)   --->   "%tmp_11 = fsub double %data_load_1, %mean_load" [correlation.cpp:338]   --->   Operation 533 'dsub' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 15> <Delay = 2.12>
ST_94 : Operation 534 [9/14] (2.12ns)   --->   "%tmp_11 = fsub double %data_load_1, %mean_load" [correlation.cpp:338]   --->   Operation 534 'dsub' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 16> <Delay = 2.12>
ST_95 : Operation 535 [8/14] (2.12ns)   --->   "%tmp_11 = fsub double %data_load_1, %mean_load" [correlation.cpp:338]   --->   Operation 535 'dsub' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 17> <Delay = 2.12>
ST_96 : Operation 536 [7/14] (2.12ns)   --->   "%tmp_11 = fsub double %data_load_1, %mean_load" [correlation.cpp:338]   --->   Operation 536 'dsub' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 18> <Delay = 2.12>
ST_97 : Operation 537 [6/14] (2.12ns)   --->   "%tmp_11 = fsub double %data_load_1, %mean_load" [correlation.cpp:338]   --->   Operation 537 'dsub' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 19> <Delay = 2.12>
ST_98 : Operation 538 [5/14] (2.12ns)   --->   "%tmp_11 = fsub double %data_load_1, %mean_load" [correlation.cpp:338]   --->   Operation 538 'dsub' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 20> <Delay = 2.12>
ST_99 : Operation 539 [4/14] (2.12ns)   --->   "%tmp_11 = fsub double %data_load_1, %mean_load" [correlation.cpp:338]   --->   Operation 539 'dsub' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 21> <Delay = 2.12>
ST_100 : Operation 540 [3/14] (2.12ns)   --->   "%tmp_11 = fsub double %data_load_1, %mean_load" [correlation.cpp:338]   --->   Operation 540 'dsub' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 22> <Delay = 2.12>
ST_101 : Operation 541 [2/14] (2.12ns)   --->   "%tmp_11 = fsub double %data_load_1, %mean_load" [correlation.cpp:338]   --->   Operation 541 'dsub' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 23> <Delay = 2.12>
ST_102 : Operation 542 [1/14] (2.12ns)   --->   "%tmp_11 = fsub double %data_load_1, %mean_load" [correlation.cpp:338]   --->   Operation 542 'dsub' 'tmp_11' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 24> <Delay = 1.97>
ST_103 : Operation 543 [18/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 543 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 25> <Delay = 1.97>
ST_104 : Operation 544 [17/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 544 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 26> <Delay = 1.97>
ST_105 : Operation 545 [16/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 545 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 27> <Delay = 1.97>
ST_106 : Operation 546 [15/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 546 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 28> <Delay = 1.97>
ST_107 : Operation 547 [14/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 547 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 29> <Delay = 1.97>
ST_108 : Operation 548 [13/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 548 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 30> <Delay = 1.97>
ST_109 : Operation 549 [12/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 549 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 31> <Delay = 1.97>
ST_110 : Operation 550 [11/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 550 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 32> <Delay = 1.97>
ST_111 : Operation 551 [10/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 551 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 33> <Delay = 1.97>
ST_112 : Operation 552 [9/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 552 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 34> <Delay = 1.97>
ST_113 : Operation 553 [8/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 553 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 35> <Delay = 1.97>
ST_114 : Operation 554 [7/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 554 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 36> <Delay = 1.97>
ST_115 : Operation 555 [6/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 555 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 37> <Delay = 1.97>
ST_116 : Operation 556 [5/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 556 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 38> <Delay = 1.97>
ST_117 : Operation 557 [4/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 557 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 39> <Delay = 1.97>
ST_118 : Operation 558 [3/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 558 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 40> <Delay = 1.97>
ST_119 : Operation 559 [2/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 559 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 41> <Delay = 1.97>
ST_120 : Operation 560 [1/18] (1.97ns)   --->   "%tmp_12 = fmul double %tmp_11, %tmp_11" [correlation.cpp:338]   --->   Operation 560 'dmul' 'tmp_12' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 42> <Delay = 2.12>
ST_121 : Operation 561 [14/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_8, %tmp_12" [correlation.cpp:338]   --->   Operation 561 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 43> <Delay = 2.12>
ST_122 : Operation 562 [13/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_8, %tmp_12" [correlation.cpp:338]   --->   Operation 562 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 44> <Delay = 2.12>
ST_123 : Operation 563 [12/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_8, %tmp_12" [correlation.cpp:338]   --->   Operation 563 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 45> <Delay = 2.12>
ST_124 : Operation 564 [11/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_8, %tmp_12" [correlation.cpp:338]   --->   Operation 564 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 46> <Delay = 2.12>
ST_125 : Operation 565 [10/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_8, %tmp_12" [correlation.cpp:338]   --->   Operation 565 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 47> <Delay = 2.12>
ST_126 : Operation 566 [9/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_8, %tmp_12" [correlation.cpp:338]   --->   Operation 566 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 48> <Delay = 2.12>
ST_127 : Operation 567 [8/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_8, %tmp_12" [correlation.cpp:338]   --->   Operation 567 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 49> <Delay = 2.12>
ST_128 : Operation 568 [7/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_8, %tmp_12" [correlation.cpp:338]   --->   Operation 568 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 50> <Delay = 2.12>
ST_129 : Operation 569 [6/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_8, %tmp_12" [correlation.cpp:338]   --->   Operation 569 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 51> <Delay = 2.12>
ST_130 : Operation 570 [5/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_8, %tmp_12" [correlation.cpp:338]   --->   Operation 570 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 52> <Delay = 2.12>
ST_131 : Operation 571 [4/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_8, %tmp_12" [correlation.cpp:338]   --->   Operation 571 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 53> <Delay = 2.12>
ST_132 : Operation 572 [3/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_8, %tmp_12" [correlation.cpp:338]   --->   Operation 572 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 54> <Delay = 2.12>
ST_133 : Operation 573 [2/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_8, %tmp_12" [correlation.cpp:338]   --->   Operation 573 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 55> <Delay = 2.12>
ST_134 : Operation 574 [1/14] (2.12ns)   --->   "%tmp_13 = fadd double %tmp_8, %tmp_12" [correlation.cpp:338]   --->   Operation 574 'dadd' 'tmp_13' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 575 [1/1] (0.00ns)   --->   "br label %7" [correlation.cpp:337]   --->   Operation 575 'br' <Predicate = true> <Delay = 0.00>

State 135 <SV = 6> <Delay = 3.17>
ST_135 : Operation 576 [58/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 576 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 7> <Delay = 3.17>
ST_136 : Operation 577 [57/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 577 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 8> <Delay = 3.17>
ST_137 : Operation 578 [56/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 578 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 9> <Delay = 3.17>
ST_138 : Operation 579 [55/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 579 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 10> <Delay = 3.17>
ST_139 : Operation 580 [54/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 580 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 11> <Delay = 3.17>
ST_140 : Operation 581 [53/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 581 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 12> <Delay = 3.17>
ST_141 : Operation 582 [52/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 582 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 13> <Delay = 3.17>
ST_142 : Operation 583 [51/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 583 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 14> <Delay = 3.17>
ST_143 : Operation 584 [50/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 584 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 15> <Delay = 3.17>
ST_144 : Operation 585 [49/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 585 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 16> <Delay = 3.17>
ST_145 : Operation 586 [48/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 586 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 17> <Delay = 3.17>
ST_146 : Operation 587 [47/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 587 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 18> <Delay = 3.17>
ST_147 : Operation 588 [46/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 588 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 19> <Delay = 3.17>
ST_148 : Operation 589 [45/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 589 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 20> <Delay = 3.17>
ST_149 : Operation 590 [44/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 590 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 21> <Delay = 3.17>
ST_150 : Operation 591 [43/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 591 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 22> <Delay = 3.17>
ST_151 : Operation 592 [42/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 592 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 23> <Delay = 3.17>
ST_152 : Operation 593 [41/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 593 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 24> <Delay = 3.17>
ST_153 : Operation 594 [40/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 594 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 25> <Delay = 3.17>
ST_154 : Operation 595 [39/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 595 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 26> <Delay = 3.17>
ST_155 : Operation 596 [38/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 596 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 27> <Delay = 3.17>
ST_156 : Operation 597 [37/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 597 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 28> <Delay = 3.17>
ST_157 : Operation 598 [36/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 598 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 29> <Delay = 3.17>
ST_158 : Operation 599 [35/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 599 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 30> <Delay = 3.17>
ST_159 : Operation 600 [34/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 600 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 31> <Delay = 3.17>
ST_160 : Operation 601 [33/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 601 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 32> <Delay = 3.17>
ST_161 : Operation 602 [32/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 602 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 33> <Delay = 3.17>
ST_162 : Operation 603 [31/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 603 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 34> <Delay = 3.17>
ST_163 : Operation 604 [30/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 604 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 35> <Delay = 3.17>
ST_164 : Operation 605 [29/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 605 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 36> <Delay = 3.17>
ST_165 : Operation 606 [28/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 606 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 37> <Delay = 3.17>
ST_166 : Operation 607 [27/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 607 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 38> <Delay = 3.17>
ST_167 : Operation 608 [26/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 608 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 39> <Delay = 3.17>
ST_168 : Operation 609 [25/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 609 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 40> <Delay = 3.17>
ST_169 : Operation 610 [24/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 610 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 41> <Delay = 3.17>
ST_170 : Operation 611 [23/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 611 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 42> <Delay = 3.17>
ST_171 : Operation 612 [22/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 612 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 43> <Delay = 3.17>
ST_172 : Operation 613 [21/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 613 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 44> <Delay = 3.17>
ST_173 : Operation 614 [20/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 614 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 45> <Delay = 3.17>
ST_174 : Operation 615 [19/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 615 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 46> <Delay = 3.17>
ST_175 : Operation 616 [18/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 616 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 47> <Delay = 3.17>
ST_176 : Operation 617 [17/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 617 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 48> <Delay = 3.17>
ST_177 : Operation 618 [16/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 618 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 49> <Delay = 3.17>
ST_178 : Operation 619 [15/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 619 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 50> <Delay = 3.17>
ST_179 : Operation 620 [14/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 620 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 51> <Delay = 3.17>
ST_180 : Operation 621 [13/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 621 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 52> <Delay = 3.17>
ST_181 : Operation 622 [12/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 622 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 53> <Delay = 3.17>
ST_182 : Operation 623 [11/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 623 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 54> <Delay = 3.17>
ST_183 : Operation 624 [10/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 624 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 55> <Delay = 3.17>
ST_184 : Operation 625 [9/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 625 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 56> <Delay = 3.17>
ST_185 : Operation 626 [8/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 626 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 57> <Delay = 3.17>
ST_186 : Operation 627 [7/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 627 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 58> <Delay = 3.17>
ST_187 : Operation 628 [6/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 628 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 59> <Delay = 3.17>
ST_188 : Operation 629 [5/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 629 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 60> <Delay = 3.17>
ST_189 : Operation 630 [4/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 630 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 61> <Delay = 3.17>
ST_190 : Operation 631 [3/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 631 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 62> <Delay = 3.17>
ST_191 : Operation 632 [2/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 632 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 63> <Delay = 3.17>
ST_192 : Operation 633 [1/59] (3.17ns)   --->   "%tmp_s = fdiv double %tmp_8, 1.200000e+00" [correlation.cpp:339]   --->   Operation 633 'ddiv' 'tmp_s' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 64> <Delay = 3.40>
ST_193 : Operation 634 [59/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 634 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 194 <SV = 65> <Delay = 3.40>
ST_194 : Operation 635 [58/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 635 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 195 <SV = 66> <Delay = 3.40>
ST_195 : Operation 636 [57/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 636 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 196 <SV = 67> <Delay = 3.40>
ST_196 : Operation 637 [56/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 637 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 197 <SV = 68> <Delay = 3.40>
ST_197 : Operation 638 [55/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 638 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 198 <SV = 69> <Delay = 3.40>
ST_198 : Operation 639 [54/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 639 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 199 <SV = 70> <Delay = 3.40>
ST_199 : Operation 640 [53/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 640 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 200 <SV = 71> <Delay = 3.40>
ST_200 : Operation 641 [52/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 641 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 201 <SV = 72> <Delay = 3.40>
ST_201 : Operation 642 [51/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 642 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 202 <SV = 73> <Delay = 3.40>
ST_202 : Operation 643 [50/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 643 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 203 <SV = 74> <Delay = 3.40>
ST_203 : Operation 644 [49/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 644 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 204 <SV = 75> <Delay = 3.40>
ST_204 : Operation 645 [48/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 645 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 205 <SV = 76> <Delay = 3.40>
ST_205 : Operation 646 [47/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 646 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 206 <SV = 77> <Delay = 3.40>
ST_206 : Operation 647 [46/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 647 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 207 <SV = 78> <Delay = 3.40>
ST_207 : Operation 648 [45/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 648 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 208 <SV = 79> <Delay = 3.40>
ST_208 : Operation 649 [44/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 649 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 209 <SV = 80> <Delay = 3.40>
ST_209 : Operation 650 [43/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 650 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 210 <SV = 81> <Delay = 3.40>
ST_210 : Operation 651 [42/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 651 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 211 <SV = 82> <Delay = 3.40>
ST_211 : Operation 652 [41/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 652 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 212 <SV = 83> <Delay = 3.40>
ST_212 : Operation 653 [40/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 653 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 213 <SV = 84> <Delay = 3.40>
ST_213 : Operation 654 [39/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 654 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 214 <SV = 85> <Delay = 3.40>
ST_214 : Operation 655 [38/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 655 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 215 <SV = 86> <Delay = 3.40>
ST_215 : Operation 656 [37/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 656 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 216 <SV = 87> <Delay = 3.40>
ST_216 : Operation 657 [36/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 657 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 217 <SV = 88> <Delay = 3.40>
ST_217 : Operation 658 [35/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 658 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 218 <SV = 89> <Delay = 3.40>
ST_218 : Operation 659 [34/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 659 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 219 <SV = 90> <Delay = 3.40>
ST_219 : Operation 660 [33/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 660 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 220 <SV = 91> <Delay = 3.40>
ST_220 : Operation 661 [32/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 661 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 221 <SV = 92> <Delay = 3.40>
ST_221 : Operation 662 [31/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 662 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 222 <SV = 93> <Delay = 3.40>
ST_222 : Operation 663 [30/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 663 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 223 <SV = 94> <Delay = 3.40>
ST_223 : Operation 664 [29/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 664 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 224 <SV = 95> <Delay = 3.40>
ST_224 : Operation 665 [28/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 665 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 225 <SV = 96> <Delay = 3.40>
ST_225 : Operation 666 [27/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 666 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 226 <SV = 97> <Delay = 3.40>
ST_226 : Operation 667 [26/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 667 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 227 <SV = 98> <Delay = 3.40>
ST_227 : Operation 668 [25/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 668 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 228 <SV = 99> <Delay = 3.40>
ST_228 : Operation 669 [24/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 669 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 229 <SV = 100> <Delay = 3.40>
ST_229 : Operation 670 [23/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 670 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 230 <SV = 101> <Delay = 3.40>
ST_230 : Operation 671 [22/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 671 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 231 <SV = 102> <Delay = 3.40>
ST_231 : Operation 672 [21/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 672 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 232 <SV = 103> <Delay = 3.40>
ST_232 : Operation 673 [20/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 673 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 233 <SV = 104> <Delay = 3.40>
ST_233 : Operation 674 [19/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 674 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 234 <SV = 105> <Delay = 3.40>
ST_234 : Operation 675 [18/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 675 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 235 <SV = 106> <Delay = 3.40>
ST_235 : Operation 676 [17/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 676 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 236 <SV = 107> <Delay = 3.40>
ST_236 : Operation 677 [16/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 677 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 237 <SV = 108> <Delay = 3.40>
ST_237 : Operation 678 [15/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 678 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 238 <SV = 109> <Delay = 3.40>
ST_238 : Operation 679 [14/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 679 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 239 <SV = 110> <Delay = 3.40>
ST_239 : Operation 680 [13/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 680 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 240 <SV = 111> <Delay = 3.40>
ST_240 : Operation 681 [12/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 681 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 241 <SV = 112> <Delay = 3.40>
ST_241 : Operation 682 [11/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 682 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 242 <SV = 113> <Delay = 3.40>
ST_242 : Operation 683 [10/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 683 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 243 <SV = 114> <Delay = 3.40>
ST_243 : Operation 684 [9/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 684 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 244 <SV = 115> <Delay = 3.40>
ST_244 : Operation 685 [8/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 685 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 245 <SV = 116> <Delay = 3.40>
ST_245 : Operation 686 [7/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 686 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 246 <SV = 117> <Delay = 3.40>
ST_246 : Operation 687 [6/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 687 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 247 <SV = 118> <Delay = 3.40>
ST_247 : Operation 688 [5/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 688 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 248 <SV = 119> <Delay = 3.40>
ST_248 : Operation 689 [4/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 689 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 249 <SV = 120> <Delay = 3.40>
ST_249 : Operation 690 [3/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 690 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 250 <SV = 121> <Delay = 3.40>
ST_250 : Operation 691 [2/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 691 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 251 <SV = 122> <Delay = 3.40>
ST_251 : Operation 692 [1/59] (3.40ns)   --->   "%tmp_4 = call double @llvm.sqrt.f64(double %tmp_s)" [correlation.cpp:340]   --->   Operation 692 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 3.40> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 252 <SV = 123> <Delay = 1.92>
ST_252 : Operation 693 [4/4] (1.92ns)   --->   "%tmp_15 = fcmp ole double %tmp_4, 0x3FB99999A0000000" [correlation.cpp:344]   --->   Operation 693 'dcmp' 'tmp_15' <Predicate = true> <Delay = 1.92> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 3> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 124> <Delay = 1.92>
ST_253 : Operation 694 [3/4] (1.92ns)   --->   "%tmp_15 = fcmp ole double %tmp_4, 0x3FB99999A0000000" [correlation.cpp:344]   --->   Operation 694 'dcmp' 'tmp_15' <Predicate = true> <Delay = 1.92> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 3> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 125> <Delay = 1.92>
ST_254 : Operation 695 [2/4] (1.92ns)   --->   "%tmp_15 = fcmp ole double %tmp_4, 0x3FB99999A0000000" [correlation.cpp:344]   --->   Operation 695 'dcmp' 'tmp_15' <Predicate = true> <Delay = 1.92> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 3> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 126> <Delay = 1.92>
ST_255 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_4_to_int = bitcast double %tmp_4 to i64" [correlation.cpp:340]   --->   Operation 696 'bitcast' 'tmp_4_to_int' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_4_to_int, i32 52, i32 62)" [correlation.cpp:340]   --->   Operation 697 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i64 %tmp_4_to_int to i52" [correlation.cpp:340]   --->   Operation 698 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 699 [1/1] (1.32ns)   --->   "%notlhs = icmp ne i11 %tmp_7, -1" [correlation.cpp:340]   --->   Operation 699 'icmp' 'notlhs' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 700 [1/1] (1.74ns)   --->   "%notrhs = icmp eq i52 %tmp_9, 0" [correlation.cpp:340]   --->   Operation 700 'icmp' 'notrhs' <Predicate = true> <Delay = 1.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 701 [1/4] (1.92ns)   --->   "%tmp_15 = fcmp ole double %tmp_4, 0x3FB99999A0000000" [correlation.cpp:344]   --->   Operation 701 'dcmp' 'tmp_15' <Predicate = true> <Delay = 1.92> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 3> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 127> <Delay = 2.10>
ST_256 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_10 = or i1 %notrhs, %notlhs" [correlation.cpp:340]   --->   Operation 702 'or' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_20 = and i1 %tmp_10, %tmp_15" [correlation.cpp:344]   --->   Operation 703 'and' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 704 [1/1] (0.77ns) (out node of the LUT)   --->   "%tmp_14 = select i1 %tmp_20, double 1.000000e+00, double %tmp_4" [correlation.cpp:344]   --->   Operation 704 'select' 'tmp_14' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_256 : Operation 705 [1/1] (1.33ns)   --->   "store double %tmp_14, double* %stddev_addr, align 8" [correlation.cpp:344]   --->   Operation 705 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_256 : Operation 706 [1/1] (0.00ns)   --->   "br label %.preheader11" [correlation.cpp:334]   --->   Operation 706 'br' <Predicate = true> <Delay = 0.00>

State 257 <SV = 3> <Delay = 1.56>
ST_257 : Operation 707 [1/1] (0.00ns)   --->   "%i_2 = phi i10 [ %i_6, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 707 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 708 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i20 [ %next_mul4, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 708 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 709 [1/1] (1.56ns)   --->   "%next_mul4 = add i20 %phi_mul3, 1000"   --->   Operation 709 'add' 'next_mul4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 710 [1/1] (1.29ns)   --->   "%exitcond4 = icmp eq i10 %i_2, -24" [correlation.cpp:348]   --->   Operation 710 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 711 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 711 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 712 [1/1] (1.41ns)   --->   "%i_6 = add i10 %i_2, 1" [correlation.cpp:348]   --->   Operation 712 'add' 'i_6' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 713 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader.preheader, label %.preheader9.preheader" [correlation.cpp:348]   --->   Operation 713 'br' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 714 [1/1] (1.06ns)   --->   "br label %.preheader9" [correlation.cpp:349]   --->   Operation 714 'br' <Predicate = (!exitcond4)> <Delay = 1.06>
ST_257 : Operation 715 [1/1] (1.06ns)   --->   "br label %.preheader"   --->   Operation 715 'br' <Predicate = (exitcond4)> <Delay = 1.06>

State 258 <SV = 4> <Delay = 1.56>
ST_258 : Operation 716 [1/1] (0.00ns)   --->   "%j_2 = phi i10 [ %j_5, %9 ], [ 0, %.preheader9.preheader ]"   --->   Operation 716 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 717 [1/1] (1.29ns)   --->   "%exitcond3 = icmp eq i10 %j_2, -24" [correlation.cpp:349]   --->   Operation 717 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 718 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 718 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 719 [1/1] (1.41ns)   --->   "%j_5 = add i10 %j_2, 1" [correlation.cpp:349]   --->   Operation 719 'add' 'j_5' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 720 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader10.loopexit, label %9" [correlation.cpp:349]   --->   Operation 720 'br' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_16 = zext i10 %j_2 to i64" [correlation.cpp:351]   --->   Operation 721 'zext' 'tmp_16' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_258 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i10 %j_2 to i20" [correlation.cpp:351]   --->   Operation 722 'zext' 'tmp_16_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_258 : Operation 723 [1/1] (1.56ns)   --->   "%tmp_25 = add i20 %phi_mul3, %tmp_16_cast" [correlation.cpp:351]   --->   Operation 723 'add' 'tmp_25' <Predicate = (!exitcond3)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 724 [1/1] (0.00ns)   --->   "%stddev_addr_1 = getelementptr [1000 x double]* %stddev, i64 0, i64 %tmp_16" [correlation.cpp:352]   --->   Operation 724 'getelementptr' 'stddev_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_258 : Operation 725 [3/3] (1.33ns)   --->   "%stddev_load = load double* %stddev_addr_1, align 8" [correlation.cpp:352]   --->   Operation 725 'load' 'stddev_load' <Predicate = (!exitcond3)> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_258 : Operation 726 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 726 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 259 <SV = 5> <Delay = 1.33>
ST_259 : Operation 727 [2/3] (1.33ns)   --->   "%stddev_load = load double* %stddev_addr_1, align 8" [correlation.cpp:352]   --->   Operation 727 'load' 'stddev_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 260 <SV = 6> <Delay = 1.33>
ST_260 : Operation 728 [1/3] (1.33ns)   --->   "%stddev_load = load double* %stddev_addr_1, align 8" [correlation.cpp:352]   --->   Operation 728 'load' 'stddev_load' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 261 <SV = 7> <Delay = 1.97>
ST_261 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_36_cast = zext i20 %tmp_25 to i64" [correlation.cpp:351]   --->   Operation 729 'zext' 'tmp_36_cast' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 730 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr [1000000 x double]* %data, i64 0, i64 %tmp_36_cast" [correlation.cpp:351]   --->   Operation 730 'getelementptr' 'data_addr_2' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 731 [4/4] (1.33ns)   --->   "%data_load_2 = load double* %data_addr_2, align 8" [correlation.cpp:351]   --->   Operation 731 'load' 'data_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_261 : Operation 732 [18/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 732 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 8> <Delay = 1.97>
ST_262 : Operation 733 [1/1] (0.00ns)   --->   "%mean_addr_2 = getelementptr [1000 x double]* %mean, i64 0, i64 %tmp_16" [correlation.cpp:351]   --->   Operation 733 'getelementptr' 'mean_addr_2' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 734 [3/3] (1.33ns)   --->   "%mean_load_1 = load double* %mean_addr_2, align 8" [correlation.cpp:351]   --->   Operation 734 'load' 'mean_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_262 : Operation 735 [3/4] (1.33ns)   --->   "%data_load_2 = load double* %data_addr_2, align 8" [correlation.cpp:351]   --->   Operation 735 'load' 'data_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_262 : Operation 736 [17/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 736 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 9> <Delay = 1.97>
ST_263 : Operation 737 [2/3] (1.33ns)   --->   "%mean_load_1 = load double* %mean_addr_2, align 8" [correlation.cpp:351]   --->   Operation 737 'load' 'mean_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_263 : Operation 738 [2/4] (1.33ns)   --->   "%data_load_2 = load double* %data_addr_2, align 8" [correlation.cpp:351]   --->   Operation 738 'load' 'data_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_263 : Operation 739 [16/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 739 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 10> <Delay = 1.97>
ST_264 : Operation 740 [1/3] (1.33ns)   --->   "%mean_load_1 = load double* %mean_addr_2, align 8" [correlation.cpp:351]   --->   Operation 740 'load' 'mean_load_1' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_264 : Operation 741 [1/4] (1.33ns)   --->   "%data_load_2 = load double* %data_addr_2, align 8" [correlation.cpp:351]   --->   Operation 741 'load' 'data_load_2' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_264 : Operation 742 [15/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 742 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 11> <Delay = 2.12>
ST_265 : Operation 743 [14/14] (2.12ns)   --->   "%tmp_17 = fsub double %data_load_2, %mean_load_1" [correlation.cpp:351]   --->   Operation 743 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 744 [14/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 744 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 12> <Delay = 2.12>
ST_266 : Operation 745 [13/14] (2.12ns)   --->   "%tmp_17 = fsub double %data_load_2, %mean_load_1" [correlation.cpp:351]   --->   Operation 745 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 746 [13/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 746 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 13> <Delay = 2.12>
ST_267 : Operation 747 [12/14] (2.12ns)   --->   "%tmp_17 = fsub double %data_load_2, %mean_load_1" [correlation.cpp:351]   --->   Operation 747 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 748 [12/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 748 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 14> <Delay = 2.12>
ST_268 : Operation 749 [11/14] (2.12ns)   --->   "%tmp_17 = fsub double %data_load_2, %mean_load_1" [correlation.cpp:351]   --->   Operation 749 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 750 [11/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 750 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 15> <Delay = 2.12>
ST_269 : Operation 751 [10/14] (2.12ns)   --->   "%tmp_17 = fsub double %data_load_2, %mean_load_1" [correlation.cpp:351]   --->   Operation 751 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 752 [10/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 752 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 16> <Delay = 2.12>
ST_270 : Operation 753 [9/14] (2.12ns)   --->   "%tmp_17 = fsub double %data_load_2, %mean_load_1" [correlation.cpp:351]   --->   Operation 753 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 754 [9/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 754 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 17> <Delay = 2.12>
ST_271 : Operation 755 [8/14] (2.12ns)   --->   "%tmp_17 = fsub double %data_load_2, %mean_load_1" [correlation.cpp:351]   --->   Operation 755 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 756 [8/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 756 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 18> <Delay = 2.12>
ST_272 : Operation 757 [7/14] (2.12ns)   --->   "%tmp_17 = fsub double %data_load_2, %mean_load_1" [correlation.cpp:351]   --->   Operation 757 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 758 [7/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 758 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 19> <Delay = 2.12>
ST_273 : Operation 759 [6/14] (2.12ns)   --->   "%tmp_17 = fsub double %data_load_2, %mean_load_1" [correlation.cpp:351]   --->   Operation 759 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 760 [6/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 760 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 20> <Delay = 2.12>
ST_274 : Operation 761 [5/14] (2.12ns)   --->   "%tmp_17 = fsub double %data_load_2, %mean_load_1" [correlation.cpp:351]   --->   Operation 761 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 762 [5/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 762 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 21> <Delay = 2.12>
ST_275 : Operation 763 [4/14] (2.12ns)   --->   "%tmp_17 = fsub double %data_load_2, %mean_load_1" [correlation.cpp:351]   --->   Operation 763 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 764 [4/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 764 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 22> <Delay = 2.12>
ST_276 : Operation 765 [3/14] (2.12ns)   --->   "%tmp_17 = fsub double %data_load_2, %mean_load_1" [correlation.cpp:351]   --->   Operation 765 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 766 [3/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 766 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 23> <Delay = 2.12>
ST_277 : Operation 767 [2/14] (2.12ns)   --->   "%tmp_17 = fsub double %data_load_2, %mean_load_1" [correlation.cpp:351]   --->   Operation 767 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 768 [2/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 768 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 24> <Delay = 2.12>
ST_278 : Operation 769 [1/14] (2.12ns)   --->   "%tmp_17 = fsub double %data_load_2, %mean_load_1" [correlation.cpp:351]   --->   Operation 769 'dsub' 'tmp_17' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 770 [1/18] (1.97ns)   --->   "%tmp_18 = fmul double %stddev_load, 0x3FF186F174F88472" [correlation.cpp:352]   --->   Operation 770 'dmul' 'tmp_18' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 25> <Delay = 3.17>
ST_279 : Operation 771 [59/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 771 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 26> <Delay = 3.17>
ST_280 : Operation 772 [58/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 772 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 27> <Delay = 3.17>
ST_281 : Operation 773 [57/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 773 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 28> <Delay = 3.17>
ST_282 : Operation 774 [56/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 774 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 29> <Delay = 3.17>
ST_283 : Operation 775 [55/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 775 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 30> <Delay = 3.17>
ST_284 : Operation 776 [54/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 776 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 31> <Delay = 3.17>
ST_285 : Operation 777 [53/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 777 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 32> <Delay = 3.17>
ST_286 : Operation 778 [52/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 778 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 33> <Delay = 3.17>
ST_287 : Operation 779 [51/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 779 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 34> <Delay = 3.17>
ST_288 : Operation 780 [50/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 780 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 35> <Delay = 3.17>
ST_289 : Operation 781 [49/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 781 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 36> <Delay = 3.17>
ST_290 : Operation 782 [48/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 782 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 37> <Delay = 3.17>
ST_291 : Operation 783 [47/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 783 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 38> <Delay = 3.17>
ST_292 : Operation 784 [46/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 784 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 39> <Delay = 3.17>
ST_293 : Operation 785 [45/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 785 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 40> <Delay = 3.17>
ST_294 : Operation 786 [44/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 786 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 41> <Delay = 3.17>
ST_295 : Operation 787 [43/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 787 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 42> <Delay = 3.17>
ST_296 : Operation 788 [42/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 788 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 43> <Delay = 3.17>
ST_297 : Operation 789 [41/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 789 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 44> <Delay = 3.17>
ST_298 : Operation 790 [40/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 790 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 45> <Delay = 3.17>
ST_299 : Operation 791 [39/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 791 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 46> <Delay = 3.17>
ST_300 : Operation 792 [38/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 792 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 47> <Delay = 3.17>
ST_301 : Operation 793 [37/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 793 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 48> <Delay = 3.17>
ST_302 : Operation 794 [36/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 794 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 49> <Delay = 3.17>
ST_303 : Operation 795 [35/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 795 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 50> <Delay = 3.17>
ST_304 : Operation 796 [34/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 796 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 51> <Delay = 3.17>
ST_305 : Operation 797 [33/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 797 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 52> <Delay = 3.17>
ST_306 : Operation 798 [32/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 798 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 53> <Delay = 3.17>
ST_307 : Operation 799 [31/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 799 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 54> <Delay = 3.17>
ST_308 : Operation 800 [30/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 800 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 55> <Delay = 3.17>
ST_309 : Operation 801 [29/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 801 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 56> <Delay = 3.17>
ST_310 : Operation 802 [28/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 802 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 57> <Delay = 3.17>
ST_311 : Operation 803 [27/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 803 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 58> <Delay = 3.17>
ST_312 : Operation 804 [26/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 804 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 59> <Delay = 3.17>
ST_313 : Operation 805 [25/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 805 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 60> <Delay = 3.17>
ST_314 : Operation 806 [24/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 806 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 61> <Delay = 3.17>
ST_315 : Operation 807 [23/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 807 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 62> <Delay = 3.17>
ST_316 : Operation 808 [22/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 808 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 63> <Delay = 3.17>
ST_317 : Operation 809 [21/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 809 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 64> <Delay = 3.17>
ST_318 : Operation 810 [20/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 810 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 65> <Delay = 3.17>
ST_319 : Operation 811 [19/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 811 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 66> <Delay = 3.17>
ST_320 : Operation 812 [18/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 812 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 67> <Delay = 3.17>
ST_321 : Operation 813 [17/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 813 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 68> <Delay = 3.17>
ST_322 : Operation 814 [16/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 814 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 69> <Delay = 3.17>
ST_323 : Operation 815 [15/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 815 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 70> <Delay = 3.17>
ST_324 : Operation 816 [14/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 816 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 71> <Delay = 3.17>
ST_325 : Operation 817 [13/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 817 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 72> <Delay = 3.17>
ST_326 : Operation 818 [12/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 818 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 73> <Delay = 3.17>
ST_327 : Operation 819 [11/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 819 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 74> <Delay = 3.17>
ST_328 : Operation 820 [10/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 820 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 75> <Delay = 3.17>
ST_329 : Operation 821 [9/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 821 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 76> <Delay = 3.17>
ST_330 : Operation 822 [8/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 822 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 77> <Delay = 3.17>
ST_331 : Operation 823 [7/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 823 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 78> <Delay = 3.17>
ST_332 : Operation 824 [6/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 824 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 79> <Delay = 3.17>
ST_333 : Operation 825 [5/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 825 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 80> <Delay = 3.17>
ST_334 : Operation 826 [4/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 826 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 81> <Delay = 3.17>
ST_335 : Operation 827 [3/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 827 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 82> <Delay = 3.17>
ST_336 : Operation 828 [2/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 828 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 83> <Delay = 3.17>
ST_337 : Operation 829 [1/59] (3.17ns)   --->   "%tmp_19 = fdiv double %tmp_17, %tmp_18" [correlation.cpp:352]   --->   Operation 829 'ddiv' 'tmp_19' <Predicate = true> <Delay = 3.17> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 58> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 84> <Delay = 1.33>
ST_338 : Operation 830 [2/2] (1.33ns)   --->   "store double %tmp_19, double* %data_addr_2, align 8" [correlation.cpp:352]   --->   Operation 830 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 339 <SV = 85> <Delay = 1.33>
ST_339 : Operation 831 [1/2] (1.33ns)   --->   "store double %tmp_19, double* %data_addr_2, align 8" [correlation.cpp:352]   --->   Operation 831 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_339 : Operation 832 [1/1] (0.00ns)   --->   "br label %.preheader9" [correlation.cpp:349]   --->   Operation 832 'br' <Predicate = true> <Delay = 0.00>

State 340 <SV = 4> <Delay = 1.56>
ST_340 : Operation 833 [1/1] (0.00ns)   --->   "%j1 = phi i10 [ %j1_1, %.preheader.loopexit ], [ 0, %.preheader.preheader ]"   --->   Operation 833 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 834 [1/1] (0.00ns)   --->   "%phi_mul7 = phi i20 [ %next_mul8, %.preheader.loopexit ], [ 0, %.preheader.preheader ]"   --->   Operation 834 'phi' 'phi_mul7' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 835 [1/1] (0.00ns)   --->   "%phi_mul7_cast = zext i20 %phi_mul7 to i21"   --->   Operation 835 'zext' 'phi_mul7_cast' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 836 [1/1] (1.56ns)   --->   "%next_mul8 = add i20 %phi_mul7, 1000"   --->   Operation 836 'add' 'next_mul8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 837 [1/1] (0.00ns)   --->   "%j1_cast2 = zext i10 %j1 to i32" [correlation.cpp:356]   --->   Operation 837 'zext' 'j1_cast2' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 838 [1/1] (1.29ns)   --->   "%exitcond2 = icmp eq i10 %j1, -25" [correlation.cpp:356]   --->   Operation 838 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 839 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 839 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 840 [1/1] (1.41ns)   --->   "%j1_1 = add i10 %j1, 1" [correlation.cpp:356]   --->   Operation 840 'add' 'j1_1' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 841 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %16, label %10" [correlation.cpp:356]   --->   Operation 841 'br' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i10 %j1 to i20" [correlation.cpp:358]   --->   Operation 842 'zext' 'tmp_15_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_340 : Operation 843 [1/1] (1.56ns)   --->   "%tmp_22 = add i20 %phi_mul7, %tmp_15_cast" [correlation.cpp:358]   --->   Operation 843 'add' 'tmp_22' <Predicate = (!exitcond2)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 844 [2/2] (1.33ns)   --->   "store double 1.000000e+00, double* %symmat_addr, align 8" [correlation.cpp:367]   --->   Operation 844 'store' <Predicate = (exitcond2)> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 341 <SV = 5> <Delay = 1.33>
ST_341 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i20 %tmp_22 to i64" [correlation.cpp:358]   --->   Operation 845 'zext' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 846 [1/1] (0.00ns)   --->   "%symmat_addr_1 = getelementptr [1000000 x double]* %symmat, i64 0, i64 %tmp_35_cast" [correlation.cpp:358]   --->   Operation 846 'getelementptr' 'symmat_addr_1' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 847 [2/2] (1.33ns)   --->   "store double 1.000000e+00, double* %symmat_addr_1, align 8" [correlation.cpp:358]   --->   Operation 847 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 342 <SV = 6> <Delay = 1.33>
ST_342 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_15_cast9 = zext i10 %j1 to i21" [correlation.cpp:358]   --->   Operation 848 'zext' 'tmp_15_cast9' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 849 [1/2] (1.33ns)   --->   "store double 1.000000e+00, double* %symmat_addr_1, align 8" [correlation.cpp:358]   --->   Operation 849 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_342 : Operation 850 [1/1] (1.06ns)   --->   "br label %11" [correlation.cpp:359]   --->   Operation 850 'br' <Predicate = true> <Delay = 1.06>

State 343 <SV = 7> <Delay = 1.78>
ST_343 : Operation 851 [1/1] (0.00ns)   --->   "%j2_0_in = phi i32 [ %j1_cast2, %10 ], [ %j2, %15 ]"   --->   Operation 851 'phi' 'j2_0_in' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 852 [1/1] (1.78ns)   --->   "%j2 = add nsw i32 %j2_0_in, 1" [correlation.cpp:359]   --->   Operation 852 'add' 'j2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 853 [1/1] (1.54ns)   --->   "%exitcond1 = icmp eq i32 %j2_0_in, 999" [correlation.cpp:359]   --->   Operation 853 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 854 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 999, i64 0) nounwind"   --->   Operation 854 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 855 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.loopexit, label %12" [correlation.cpp:359]   --->   Operation 855 'br' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i32 %j2 to i21" [correlation.cpp:361]   --->   Operation 856 'trunc' 'tmp_26' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_343 : Operation 857 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 857 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 344 <SV = 8> <Delay = 1.58>
ST_344 : Operation 858 [1/1] (1.58ns)   --->   "%tmp_27 = add i21 %phi_mul7_cast, %tmp_26" [correlation.cpp:361]   --->   Operation 858 'add' 'tmp_27' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i21 %tmp_27 to i64" [correlation.cpp:361]   --->   Operation 859 'zext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 860 [1/1] (0.00ns)   --->   "%symmat_addr_2 = getelementptr [1000000 x double]* %symmat, i64 0, i64 %tmp_37_cast" [correlation.cpp:361]   --->   Operation 860 'getelementptr' 'symmat_addr_2' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 861 [3/3] (1.09ns)   --->   "%tmp_28 = mul i21 1000, %tmp_26" [correlation.cpp:364]   --->   Operation 861 'mul' 'tmp_28' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 345 <SV = 9> <Delay = 1.09>
ST_345 : Operation 862 [2/3] (1.09ns)   --->   "%tmp_28 = mul i21 1000, %tmp_26" [correlation.cpp:364]   --->   Operation 862 'mul' 'tmp_28' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 346 <SV = 10> <Delay = 1.78>
ST_346 : Operation 863 [1/3] (0.00ns)   --->   "%tmp_28 = mul i21 1000, %tmp_26" [correlation.cpp:364]   --->   Operation 863 'mul' 'tmp_28' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_346 : Operation 864 [2/2] (1.78ns)   --->   "%tmp_29 = add i21 %tmp_28, %tmp_15_cast9" [correlation.cpp:364]   --->   Operation 864 'add' 'tmp_29' <Predicate = true> <Delay = 1.78> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 347 <SV = 11> <Delay = 1.78>
ST_347 : Operation 865 [1/2] (1.78ns)   --->   "%tmp_29 = add i21 %tmp_28, %tmp_15_cast9" [correlation.cpp:364]   --->   Operation 865 'add' 'tmp_29' <Predicate = true> <Delay = 1.78> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_347 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_39_cast = sext i21 %tmp_29 to i64" [correlation.cpp:364]   --->   Operation 866 'sext' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 867 [1/1] (0.00ns)   --->   "%symmat_addr_3 = getelementptr [1000000 x double]* %symmat, i64 0, i64 %tmp_39_cast" [correlation.cpp:364]   --->   Operation 867 'getelementptr' 'symmat_addr_3' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 868 [1/1] (1.06ns)   --->   "br label %13" [correlation.cpp:362]   --->   Operation 868 'br' <Predicate = true> <Delay = 1.06>

State 348 <SV = 12> <Delay = 1.33>
ST_348 : Operation 869 [1/1] (0.00ns)   --->   "%storemerge = phi double [ 0.000000e+00, %12 ], [ %tmp_24, %14 ]" [correlation.cpp:363]   --->   Operation 869 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 870 [2/2] (1.33ns)   --->   "store double %storemerge, double* %symmat_addr_2, align 8" [correlation.cpp:363]   --->   Operation 870 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 349 <SV = 13> <Delay = 1.58>
ST_349 : Operation 871 [1/1] (0.00ns)   --->   "%i_3 = phi i10 [ 0, %12 ], [ %i_7, %14 ]"   --->   Operation 871 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 872 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i20 [ 0, %12 ], [ %next_mul6, %14 ]"   --->   Operation 872 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 873 [1/1] (0.00ns)   --->   "%phi_mul5_cast = zext i20 %phi_mul5 to i21" [correlation.cpp:363]   --->   Operation 873 'zext' 'phi_mul5_cast' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 874 [1/2] (1.33ns)   --->   "store double %storemerge, double* %symmat_addr_2, align 8" [correlation.cpp:363]   --->   Operation 874 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_349 : Operation 875 [1/1] (1.29ns)   --->   "%exitcond = icmp eq i10 %i_3, -24" [correlation.cpp:362]   --->   Operation 875 'icmp' 'exitcond' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 876 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 876 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 877 [1/1] (1.41ns)   --->   "%i_7 = add i10 %i_3, 1" [correlation.cpp:362]   --->   Operation 877 'add' 'i_7' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 878 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %15, label %14" [correlation.cpp:362]   --->   Operation 878 'br' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 879 [1/1] (1.56ns)   --->   "%next_mul6 = add i20 %phi_mul5, 1000"   --->   Operation 879 'add' 'next_mul6' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 880 [1/1] (1.56ns)   --->   "%tmp_30 = add i20 %tmp_15_cast, %phi_mul5" [correlation.cpp:363]   --->   Operation 880 'add' 'tmp_30' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 881 [1/1] (1.58ns)   --->   "%tmp_31 = add i21 %tmp_26, %phi_mul5_cast" [correlation.cpp:363]   --->   Operation 881 'add' 'tmp_31' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 882 [2/2] (1.33ns)   --->   "store double %storemerge, double* %symmat_addr_3, align 8" [correlation.cpp:364]   --->   Operation 882 'store' <Predicate = (exitcond)> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 350 <SV = 14> <Delay = 1.33>
ST_350 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i20 %tmp_30 to i64" [correlation.cpp:363]   --->   Operation 883 'zext' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 884 [1/1] (0.00ns)   --->   "%data_addr_3 = getelementptr [1000000 x double]* %data, i64 0, i64 %tmp_41_cast" [correlation.cpp:363]   --->   Operation 884 'getelementptr' 'data_addr_3' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_42_cast = zext i21 %tmp_31 to i64" [correlation.cpp:363]   --->   Operation 885 'zext' 'tmp_42_cast' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 886 [1/1] (0.00ns)   --->   "%data_addr_4 = getelementptr [1000000 x double]* %data, i64 0, i64 %tmp_42_cast" [correlation.cpp:363]   --->   Operation 886 'getelementptr' 'data_addr_4' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 887 [4/4] (1.33ns)   --->   "%data_load_3 = load double* %data_addr_3, align 8" [correlation.cpp:363]   --->   Operation 887 'load' 'data_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_350 : Operation 888 [4/4] (1.33ns)   --->   "%data_load_4 = load double* %data_addr_4, align 8" [correlation.cpp:363]   --->   Operation 888 'load' 'data_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 351 <SV = 15> <Delay = 1.33>
ST_351 : Operation 889 [3/4] (1.33ns)   --->   "%data_load_3 = load double* %data_addr_3, align 8" [correlation.cpp:363]   --->   Operation 889 'load' 'data_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_351 : Operation 890 [3/4] (1.33ns)   --->   "%data_load_4 = load double* %data_addr_4, align 8" [correlation.cpp:363]   --->   Operation 890 'load' 'data_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 352 <SV = 16> <Delay = 1.33>
ST_352 : Operation 891 [2/4] (1.33ns)   --->   "%data_load_3 = load double* %data_addr_3, align 8" [correlation.cpp:363]   --->   Operation 891 'load' 'data_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_352 : Operation 892 [2/4] (1.33ns)   --->   "%data_load_4 = load double* %data_addr_4, align 8" [correlation.cpp:363]   --->   Operation 892 'load' 'data_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 353 <SV = 17> <Delay = 1.33>
ST_353 : Operation 893 [1/4] (1.33ns)   --->   "%data_load_3 = load double* %data_addr_3, align 8" [correlation.cpp:363]   --->   Operation 893 'load' 'data_load_3' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_353 : Operation 894 [1/4] (1.33ns)   --->   "%data_load_4 = load double* %data_addr_4, align 8" [correlation.cpp:363]   --->   Operation 894 'load' 'data_load_4' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 354 <SV = 18> <Delay = 1.97>
ST_354 : Operation 895 [18/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 895 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 19> <Delay = 1.97>
ST_355 : Operation 896 [17/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 896 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 20> <Delay = 1.97>
ST_356 : Operation 897 [16/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 897 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 21> <Delay = 1.97>
ST_357 : Operation 898 [15/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 898 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 22> <Delay = 1.97>
ST_358 : Operation 899 [14/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 899 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 23> <Delay = 1.97>
ST_359 : Operation 900 [13/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 900 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 24> <Delay = 1.97>
ST_360 : Operation 901 [12/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 901 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 25> <Delay = 1.97>
ST_361 : Operation 902 [11/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 902 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 26> <Delay = 1.97>
ST_362 : Operation 903 [10/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 903 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 27> <Delay = 1.97>
ST_363 : Operation 904 [9/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 904 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 28> <Delay = 1.97>
ST_364 : Operation 905 [8/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 905 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 29> <Delay = 1.97>
ST_365 : Operation 906 [7/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 906 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 30> <Delay = 1.97>
ST_366 : Operation 907 [6/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 907 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 31> <Delay = 1.97>
ST_367 : Operation 908 [5/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 908 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 32> <Delay = 1.97>
ST_368 : Operation 909 [4/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 909 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 33> <Delay = 1.97>
ST_369 : Operation 910 [3/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 910 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 34> <Delay = 1.97>
ST_370 : Operation 911 [2/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 911 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 35> <Delay = 1.97>
ST_371 : Operation 912 [1/18] (1.97ns)   --->   "%tmp_23 = fmul double %data_load_3, %data_load_4" [correlation.cpp:363]   --->   Operation 912 'dmul' 'tmp_23' <Predicate = true> <Delay = 1.97> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 17> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 36> <Delay = 2.12>
ST_372 : Operation 913 [14/14] (2.12ns)   --->   "%tmp_24 = fadd double %storemerge, %tmp_23" [correlation.cpp:363]   --->   Operation 913 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 37> <Delay = 2.12>
ST_373 : Operation 914 [13/14] (2.12ns)   --->   "%tmp_24 = fadd double %storemerge, %tmp_23" [correlation.cpp:363]   --->   Operation 914 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 38> <Delay = 2.12>
ST_374 : Operation 915 [12/14] (2.12ns)   --->   "%tmp_24 = fadd double %storemerge, %tmp_23" [correlation.cpp:363]   --->   Operation 915 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 39> <Delay = 2.12>
ST_375 : Operation 916 [11/14] (2.12ns)   --->   "%tmp_24 = fadd double %storemerge, %tmp_23" [correlation.cpp:363]   --->   Operation 916 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 40> <Delay = 2.12>
ST_376 : Operation 917 [10/14] (2.12ns)   --->   "%tmp_24 = fadd double %storemerge, %tmp_23" [correlation.cpp:363]   --->   Operation 917 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 41> <Delay = 2.12>
ST_377 : Operation 918 [9/14] (2.12ns)   --->   "%tmp_24 = fadd double %storemerge, %tmp_23" [correlation.cpp:363]   --->   Operation 918 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 42> <Delay = 2.12>
ST_378 : Operation 919 [8/14] (2.12ns)   --->   "%tmp_24 = fadd double %storemerge, %tmp_23" [correlation.cpp:363]   --->   Operation 919 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 43> <Delay = 2.12>
ST_379 : Operation 920 [7/14] (2.12ns)   --->   "%tmp_24 = fadd double %storemerge, %tmp_23" [correlation.cpp:363]   --->   Operation 920 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 44> <Delay = 2.12>
ST_380 : Operation 921 [6/14] (2.12ns)   --->   "%tmp_24 = fadd double %storemerge, %tmp_23" [correlation.cpp:363]   --->   Operation 921 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 45> <Delay = 2.12>
ST_381 : Operation 922 [5/14] (2.12ns)   --->   "%tmp_24 = fadd double %storemerge, %tmp_23" [correlation.cpp:363]   --->   Operation 922 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 46> <Delay = 2.12>
ST_382 : Operation 923 [4/14] (2.12ns)   --->   "%tmp_24 = fadd double %storemerge, %tmp_23" [correlation.cpp:363]   --->   Operation 923 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 47> <Delay = 2.12>
ST_383 : Operation 924 [3/14] (2.12ns)   --->   "%tmp_24 = fadd double %storemerge, %tmp_23" [correlation.cpp:363]   --->   Operation 924 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 48> <Delay = 2.12>
ST_384 : Operation 925 [2/14] (2.12ns)   --->   "%tmp_24 = fadd double %storemerge, %tmp_23" [correlation.cpp:363]   --->   Operation 925 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 49> <Delay = 2.12>
ST_385 : Operation 926 [1/14] (2.12ns)   --->   "%tmp_24 = fadd double %storemerge, %tmp_23" [correlation.cpp:363]   --->   Operation 926 'dadd' 'tmp_24' <Predicate = true> <Delay = 2.12> <Core = "DAddSub_nodsp">   --->   Core 139 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 927 [1/1] (0.00ns)   --->   "br label %13" [correlation.cpp:362]   --->   Operation 927 'br' <Predicate = true> <Delay = 0.00>

State 386 <SV = 14> <Delay = 1.33>
ST_386 : Operation 928 [1/2] (1.33ns)   --->   "store double %storemerge, double* %symmat_addr_3, align 8" [correlation.cpp:364]   --->   Operation 928 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_386 : Operation 929 [1/1] (0.00ns)   --->   "br label %11" [correlation.cpp:359]   --->   Operation 929 'br' <Predicate = true> <Delay = 0.00>

State 387 <SV = 5> <Delay = 1.33>
ST_387 : Operation 930 [1/2] (1.33ns)   --->   "store double 1.000000e+00, double* %symmat_addr, align 8" [correlation.cpp:367]   --->   Operation 930 'store' <Predicate = true> <Delay = 1.33> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_387 : Operation 931 [1/1] (0.00ns)   --->   "ret void" [correlation.cpp:370]   --->   Operation 931 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ float_n]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ symmat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mean]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ stddev]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
symmat_addr   (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_389  (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_390  (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_391  (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_392  (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_393  (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_394  (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_395  (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_396  (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_397  (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j             (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond8     (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty         (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_3           (add              ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_402  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_cast      (zext             ) [ 0001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mean_addr     (getelementptr    ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_406  (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_407  (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1         (phi              ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i             (phi              ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_mul       (phi              ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond7     (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_4       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_4           (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_414  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
next_mul      (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5         (add              ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30_cast   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr     (getelementptr    ) [ 0000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_load     (load             ) [ 0000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6         (dadd             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_438  (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3         (ddiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_497  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_498  (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_1           (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond6     (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_5       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_4           (add              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_503  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stddev_addr   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mean_addr_1   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_508  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
tmp_2_cast    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mean_load     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_512  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8         (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1           (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_mul1      (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond5     (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_6       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_5           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_519  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
next_mul2     (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33_cast   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_1   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_load_1   (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11        (dsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12        (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13        (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_575  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s         (ddiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4         (dsqrt            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_to_int  (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7         (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9         (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs        (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs        (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15        (dcmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10        (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20        (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14        (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_705  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_706  (br               ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_2           (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_mul3      (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
next_mul4     (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
exitcond4     (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
empty_7       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_6           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
StgValue_713  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_714  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
StgValue_715  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
j_2           (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3     (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
empty_8       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_5           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
StgValue_720  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16_cast   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stddev_addr_1 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_726  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
stddev_load   (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_36_cast   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_2   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
mean_addr_2   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mean_load_1   (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_load_2   (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17        (dsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000]
tmp_18        (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000]
tmp_19        (ddiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000]
StgValue_831  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_832  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
j1            (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000]
phi_mul7      (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
phi_mul7_cast (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111110]
next_mul8     (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111110]
j1_cast2      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111110]
exitcond2     (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111110]
empty_9       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j1_1          (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111110]
StgValue_841  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15_cast   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111110]
tmp_22        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000]
tmp_35_cast   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
symmat_addr_1 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
tmp_15_cast9  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111110]
StgValue_849  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_850  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111110]
j2_0_in       (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
j2            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111110]
exitcond1     (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111110]
empty_10      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_855  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26        (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111100]
StgValue_857  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111110]
tmp_27        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37_cast   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
symmat_addr_2 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111100]
tmp_28        (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
tmp_29        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_39_cast   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
symmat_addr_3 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111110]
StgValue_868  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111110]
storemerge    (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111110]
i_3           (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
phi_mul5      (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
phi_mul5_cast (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_874  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond      (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111110]
empty_11      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_7           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111110]
StgValue_878  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
next_mul6     (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111110]
tmp_30        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
tmp_31        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
tmp_41_cast   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_3   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000]
tmp_42_cast   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_4   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000]
data_load_3   (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000]
data_load_4   (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000]
tmp_23        (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100]
tmp_24        (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111110]
StgValue_927  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111110]
StgValue_928  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_929  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111110]
StgValue_930  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_931  (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="float_n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="symmat">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="symmat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mean">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stddev">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stddev"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_correlation_s"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="symmat_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="21" slack="0"/>
<pin id="76" dir="1" index="3" bw="20" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="symmat_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="mean_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="10" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="60"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="data_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="20" slack="0"/>
<pin id="91" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="20" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="1"/>
<pin id="97" dir="0" index="2" bw="0" slack="0"/>
<pin id="200" dir="0" index="4" bw="20" slack="2147483647"/>
<pin id="201" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="64" slack="1"/>
<pin id="203" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="data_load/4 data_load_1/85 data_load_2/261 StgValue_830/338 data_load_3/350 data_load_4/350 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="1"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_497/80 mean_load/81 mean_load_1/262 "/>
</bind>
</comp>

<comp id="105" class="1004" name="stddev_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="10" slack="0"/>
<pin id="109" dir="1" index="3" bw="10" slack="125"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stddev_addr/81 "/>
</bind>
</comp>

<comp id="112" class="1004" name="mean_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_addr_1/81 "/>
</bind>
</comp>

<comp id="120" class="1004" name="data_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="20" slack="0"/>
<pin id="124" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_1/85 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_705/256 stddev_load/258 "/>
</bind>
</comp>

<comp id="133" class="1004" name="stddev_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="10" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stddev_addr_1/258 "/>
</bind>
</comp>

<comp id="141" class="1004" name="data_addr_2_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="20" slack="0"/>
<pin id="145" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_2/261 "/>
</bind>
</comp>

<comp id="149" class="1004" name="mean_addr_2_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="10" slack="4"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_addr_2/262 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="20" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_844/340 StgValue_847/341 StgValue_870/348 StgValue_882/349 "/>
</bind>
</comp>

<comp id="163" class="1004" name="symmat_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="20" slack="0"/>
<pin id="167" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="symmat_addr_1/341 "/>
</bind>
</comp>

<comp id="171" class="1004" name="symmat_addr_2_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="21" slack="0"/>
<pin id="175" dir="1" index="3" bw="20" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="symmat_addr_2/344 "/>
</bind>
</comp>

<comp id="178" class="1004" name="symmat_addr_3_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="21" slack="0"/>
<pin id="182" dir="1" index="3" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="symmat_addr_3/347 "/>
</bind>
</comp>

<comp id="185" class="1004" name="data_addr_3_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="20" slack="0"/>
<pin id="189" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_3/350 "/>
</bind>
</comp>

<comp id="192" class="1004" name="data_addr_4_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="21" slack="0"/>
<pin id="196" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_4/350 "/>
</bind>
</comp>

<comp id="205" class="1005" name="j_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="1"/>
<pin id="207" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="j_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="10" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_1_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="64" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="1"/>
<pin id="230" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="10" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="239" class="1005" name="phi_mul_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="20" slack="1"/>
<pin id="241" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="phi_mul_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="20" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="j_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="1"/>
<pin id="252" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="j_1_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/81 "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_8_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_8_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="64" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_8/84 "/>
</bind>
</comp>

<comp id="274" class="1005" name="i_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="1"/>
<pin id="276" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_1_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="10" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/84 "/>
</bind>
</comp>

<comp id="285" class="1005" name="phi_mul1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="20" slack="1"/>
<pin id="287" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="phi_mul1_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="20" slack="0"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/84 "/>
</bind>
</comp>

<comp id="296" class="1005" name="i_2_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="1"/>
<pin id="298" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="i_2_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/257 "/>
</bind>
</comp>

<comp id="307" class="1005" name="phi_mul3_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="20" slack="1"/>
<pin id="309" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="phi_mul3_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="20" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/257 "/>
</bind>
</comp>

<comp id="319" class="1005" name="j_2_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="1"/>
<pin id="321" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="j_2_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/258 "/>
</bind>
</comp>

<comp id="330" class="1005" name="j1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="1"/>
<pin id="332" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j1 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="j1_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1/340 "/>
</bind>
</comp>

<comp id="342" class="1005" name="phi_mul7_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="20" slack="1"/>
<pin id="344" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul7 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="phi_mul7_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="20" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul7/340 "/>
</bind>
</comp>

<comp id="353" class="1005" name="j2_0_in_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="355" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j2_0_in (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="j2_0_in_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="3"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="32" slack="0"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0_in/343 "/>
</bind>
</comp>

<comp id="362" class="1005" name="storemerge_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="storemerge_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="1"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="64" slack="1"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/348 "/>
</bind>
</comp>

<comp id="376" class="1005" name="i_3_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="2"/>
<pin id="378" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="i_3_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="2"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="10" slack="0"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/349 "/>
</bind>
</comp>

<comp id="387" class="1005" name="phi_mul5_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="20" slack="2"/>
<pin id="389" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="phi_mul5 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="phi_mul5_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="2"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="20" slack="0"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul5/349 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="1"/>
<pin id="400" dir="0" index="1" bw="64" slack="1"/>
<pin id="401" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="tmp_6/8 tmp_11/89 tmp_13/121 tmp_17/265 tmp_24/372 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="0" index="1" bw="64" slack="0"/>
<pin id="408" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_12/103 tmp_18/261 tmp_23/354 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="0"/>
<pin id="413" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_3/3 tmp_s/84 tmp_19/279 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="1"/>
<pin id="419" dir="0" index="1" bw="64" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_15/252 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="0" index="1" bw="64" slack="1"/>
<pin id="425" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp_4/193 "/>
</bind>
</comp>

<comp id="427" class="1005" name="reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="1"/>
<pin id="429" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_load data_load_1 data_load_2 data_load_3 "/>
</bind>
</comp>

<comp id="434" class="1005" name="reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_11 tmp_17 tmp_24 "/>
</bind>
</comp>

<comp id="443" class="1005" name="reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="1"/>
<pin id="445" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 tmp_s tmp_19 "/>
</bind>
</comp>

<comp id="450" class="1005" name="reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="1"/>
<pin id="452" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mean_load mean_load_1 "/>
</bind>
</comp>

<comp id="455" class="1005" name="reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="1"/>
<pin id="457" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 tmp_18 tmp_23 "/>
</bind>
</comp>

<comp id="461" class="1004" name="exitcond8_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="0" index="1" bw="10" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="j_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="10" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="0"/>
<pin id="480" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="exitcond7_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="0" index="1" bw="10" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="i_4_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="next_mul_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="20" slack="0"/>
<pin id="496" dir="0" index="1" bw="11" slack="0"/>
<pin id="497" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_5_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="1"/>
<pin id="502" dir="0" index="1" bw="20" slack="0"/>
<pin id="503" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_30_cast_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="20" slack="1"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="exitcond6_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="0"/>
<pin id="511" dir="0" index="1" bw="10" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/81 "/>
</bind>
</comp>

<comp id="515" class="1004" name="j_4_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="10" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/81 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/81 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_2_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="2"/>
<pin id="529" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/83 "/>
</bind>
</comp>

<comp id="531" class="1004" name="exitcond5_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="10" slack="0"/>
<pin id="533" dir="0" index="1" bw="10" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/84 "/>
</bind>
</comp>

<comp id="537" class="1004" name="i_5_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/84 "/>
</bind>
</comp>

<comp id="543" class="1004" name="next_mul2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="20" slack="0"/>
<pin id="545" dir="0" index="1" bw="11" slack="0"/>
<pin id="546" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/84 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_21_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="1"/>
<pin id="551" dir="0" index="1" bw="20" slack="0"/>
<pin id="552" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/84 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_33_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="20" slack="1"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_cast/85 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_4_to_int_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="4"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_4_to_int/255 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_7_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="11" slack="0"/>
<pin id="563" dir="0" index="1" bw="64" slack="0"/>
<pin id="564" dir="0" index="2" bw="7" slack="0"/>
<pin id="565" dir="0" index="3" bw="7" slack="0"/>
<pin id="566" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/255 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_9_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="0"/>
<pin id="573" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/255 "/>
</bind>
</comp>

<comp id="575" class="1004" name="notlhs_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="11" slack="0"/>
<pin id="577" dir="0" index="1" bw="11" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/255 "/>
</bind>
</comp>

<comp id="581" class="1004" name="notrhs_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="52" slack="0"/>
<pin id="583" dir="0" index="1" bw="52" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/255 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_10_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="0" index="1" bw="1" slack="1"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/256 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_20_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="1"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20/256 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_14_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="64" slack="0"/>
<pin id="599" dir="0" index="2" bw="64" slack="5"/>
<pin id="600" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14/256 "/>
</bind>
</comp>

<comp id="604" class="1004" name="next_mul4_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="20" slack="0"/>
<pin id="606" dir="0" index="1" bw="11" slack="0"/>
<pin id="607" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul4/257 "/>
</bind>
</comp>

<comp id="610" class="1004" name="exitcond4_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="0" index="1" bw="10" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/257 "/>
</bind>
</comp>

<comp id="616" class="1004" name="i_6_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="10" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/257 "/>
</bind>
</comp>

<comp id="622" class="1004" name="exitcond3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="10" slack="0"/>
<pin id="624" dir="0" index="1" bw="10" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/258 "/>
</bind>
</comp>

<comp id="628" class="1004" name="j_5_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="10" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/258 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_16_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/258 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_16_cast_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="0"/>
<pin id="641" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/258 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_25_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="20" slack="1"/>
<pin id="645" dir="0" index="1" bw="10" slack="0"/>
<pin id="646" dir="1" index="2" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/258 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_36_cast_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="20" slack="3"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_cast/261 "/>
</bind>
</comp>

<comp id="653" class="1004" name="phi_mul7_cast_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="20" slack="0"/>
<pin id="655" dir="1" index="1" bw="21" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul7_cast/340 "/>
</bind>
</comp>

<comp id="657" class="1004" name="next_mul8_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="20" slack="0"/>
<pin id="659" dir="0" index="1" bw="11" slack="0"/>
<pin id="660" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul8/340 "/>
</bind>
</comp>

<comp id="663" class="1004" name="j1_cast2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="0"/>
<pin id="665" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j1_cast2/340 "/>
</bind>
</comp>

<comp id="667" class="1004" name="exitcond2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="10" slack="0"/>
<pin id="669" dir="0" index="1" bw="10" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/340 "/>
</bind>
</comp>

<comp id="673" class="1004" name="j1_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="10" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j1_1/340 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_15_cast_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="0"/>
<pin id="681" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/340 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_22_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="20" slack="0"/>
<pin id="685" dir="0" index="1" bw="10" slack="0"/>
<pin id="686" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/340 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_35_cast_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="20" slack="1"/>
<pin id="691" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast/341 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_15_cast9_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="2"/>
<pin id="695" dir="1" index="1" bw="21" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast9/342 "/>
</bind>
</comp>

<comp id="697" class="1004" name="j2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j2/343 "/>
</bind>
</comp>

<comp id="703" class="1004" name="exitcond1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/343 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_26_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/343 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_27_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="20" slack="4"/>
<pin id="715" dir="0" index="1" bw="21" slack="1"/>
<pin id="716" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/344 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_37_cast_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="21" slack="0"/>
<pin id="719" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast/344 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_39_cast_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="21" slack="0"/>
<pin id="724" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_39_cast/347 "/>
</bind>
</comp>

<comp id="726" class="1004" name="phi_mul5_cast_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="20" slack="0"/>
<pin id="728" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul5_cast/349 "/>
</bind>
</comp>

<comp id="730" class="1004" name="exitcond_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="0"/>
<pin id="732" dir="0" index="1" bw="10" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/349 "/>
</bind>
</comp>

<comp id="736" class="1004" name="i_7_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="10" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/349 "/>
</bind>
</comp>

<comp id="742" class="1004" name="next_mul6_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="20" slack="0"/>
<pin id="744" dir="0" index="1" bw="11" slack="0"/>
<pin id="745" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul6/349 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_30_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="10" slack="9"/>
<pin id="750" dir="0" index="1" bw="20" slack="0"/>
<pin id="751" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/349 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_31_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="21" slack="6"/>
<pin id="755" dir="0" index="1" bw="20" slack="0"/>
<pin id="756" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/349 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_41_cast_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="20" slack="1"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41_cast/350 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_42_cast_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="21" slack="1"/>
<pin id="764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast/350 "/>
</bind>
</comp>

<comp id="766" class="1007" name="grp_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="21" slack="0"/>
<pin id="768" dir="0" index="1" bw="21" slack="1"/>
<pin id="769" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="770" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_28/344 tmp_29/346 "/>
</bind>
</comp>

<comp id="773" class="1005" name="symmat_addr_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="20" slack="4"/>
<pin id="775" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="symmat_addr "/>
</bind>
</comp>

<comp id="781" class="1005" name="j_3_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="10" slack="0"/>
<pin id="783" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmp_cast_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="20" slack="1"/>
<pin id="788" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="791" class="1005" name="mean_addr_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="10" slack="60"/>
<pin id="793" dir="1" index="1" bw="10" slack="60"/>
</pin_list>
<bind>
<opset="mean_addr "/>
</bind>
</comp>

<comp id="799" class="1005" name="i_4_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="10" slack="0"/>
<pin id="801" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="804" class="1005" name="next_mul_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="20" slack="0"/>
<pin id="806" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="809" class="1005" name="tmp_5_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="20" slack="1"/>
<pin id="811" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="814" class="1005" name="data_addr_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="20" slack="1"/>
<pin id="816" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="822" class="1005" name="j_4_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="10" slack="0"/>
<pin id="824" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="827" class="1005" name="stddev_addr_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="10" slack="125"/>
<pin id="829" dir="1" index="1" bw="10" slack="125"/>
</pin_list>
<bind>
<opset="stddev_addr "/>
</bind>
</comp>

<comp id="832" class="1005" name="mean_addr_1_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="10" slack="1"/>
<pin id="834" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mean_addr_1 "/>
</bind>
</comp>

<comp id="837" class="1005" name="tmp_2_cast_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="20" slack="1"/>
<pin id="839" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="845" class="1005" name="i_5_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="10" slack="0"/>
<pin id="847" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="850" class="1005" name="next_mul2_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="20" slack="0"/>
<pin id="852" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_21_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="20" slack="1"/>
<pin id="857" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="860" class="1005" name="data_addr_1_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="20" slack="1"/>
<pin id="862" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_1 "/>
</bind>
</comp>

<comp id="865" class="1005" name="tmp_13_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="64" slack="1"/>
<pin id="867" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="870" class="1005" name="tmp_4_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="64" slack="1"/>
<pin id="872" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="877" class="1005" name="notlhs_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="1"/>
<pin id="879" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="882" class="1005" name="notrhs_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="1"/>
<pin id="884" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="887" class="1005" name="tmp_15_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="1"/>
<pin id="889" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="892" class="1005" name="next_mul4_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="20" slack="0"/>
<pin id="894" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="next_mul4 "/>
</bind>
</comp>

<comp id="900" class="1005" name="i_6_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="10" slack="0"/>
<pin id="902" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="908" class="1005" name="j_5_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="10" slack="0"/>
<pin id="910" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="913" class="1005" name="tmp_16_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="64" slack="4"/>
<pin id="915" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_25_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="20" slack="3"/>
<pin id="920" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="923" class="1005" name="stddev_addr_1_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="10" slack="1"/>
<pin id="925" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="stddev_addr_1 "/>
</bind>
</comp>

<comp id="928" class="1005" name="stddev_load_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="64" slack="1"/>
<pin id="930" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="stddev_load "/>
</bind>
</comp>

<comp id="933" class="1005" name="data_addr_2_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="20" slack="1"/>
<pin id="935" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_2 "/>
</bind>
</comp>

<comp id="938" class="1005" name="mean_addr_2_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="10" slack="1"/>
<pin id="940" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mean_addr_2 "/>
</bind>
</comp>

<comp id="943" class="1005" name="phi_mul7_cast_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="21" slack="4"/>
<pin id="945" dir="1" index="1" bw="21" slack="4"/>
</pin_list>
<bind>
<opset="phi_mul7_cast "/>
</bind>
</comp>

<comp id="948" class="1005" name="next_mul8_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="20" slack="0"/>
<pin id="950" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="next_mul8 "/>
</bind>
</comp>

<comp id="953" class="1005" name="j1_cast2_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="3"/>
<pin id="955" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="j1_cast2 "/>
</bind>
</comp>

<comp id="961" class="1005" name="j1_1_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="10" slack="0"/>
<pin id="963" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j1_1 "/>
</bind>
</comp>

<comp id="966" class="1005" name="tmp_15_cast_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="20" slack="9"/>
<pin id="968" dir="1" index="1" bw="20" slack="9"/>
</pin_list>
<bind>
<opset="tmp_15_cast "/>
</bind>
</comp>

<comp id="971" class="1005" name="tmp_22_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="20" slack="1"/>
<pin id="973" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="976" class="1005" name="symmat_addr_1_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="20" slack="1"/>
<pin id="978" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="symmat_addr_1 "/>
</bind>
</comp>

<comp id="981" class="1005" name="tmp_15_cast9_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="21" slack="4"/>
<pin id="983" dir="1" index="1" bw="21" slack="4"/>
</pin_list>
<bind>
<opset="tmp_15_cast9 "/>
</bind>
</comp>

<comp id="986" class="1005" name="j2_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="0"/>
<pin id="988" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j2 "/>
</bind>
</comp>

<comp id="994" class="1005" name="tmp_26_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="21" slack="1"/>
<pin id="996" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="symmat_addr_2_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="20" slack="4"/>
<pin id="1003" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="symmat_addr_2 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="symmat_addr_3_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="20" slack="2"/>
<pin id="1008" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="symmat_addr_3 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="i_7_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="10" slack="0"/>
<pin id="1016" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="next_mul6_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="20" slack="0"/>
<pin id="1021" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="next_mul6 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="tmp_30_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="20" slack="1"/>
<pin id="1026" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="tmp_31_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="21" slack="1"/>
<pin id="1031" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="data_addr_3_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="20" slack="1"/>
<pin id="1036" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_3 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="data_addr_4_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="20" slack="1"/>
<pin id="1041" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_4 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="data_load_4_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="64" slack="1"/>
<pin id="1046" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_load_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="133" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="162"><net_src comp="56" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="185" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="261"><net_src comp="254" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="318"><net_src comp="311" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="24" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="341"><net_src comp="334" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="365"><net_src comp="34" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="373"><net_src comp="362" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="367" pin="4"/><net_sink comp="157" pin=1"/></net>

<net id="375"><net_src comp="367" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="379"><net_src comp="24" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="36" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="402"><net_src comp="216" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="262" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="362" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="409"><net_src comp="58" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="220" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="40" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="266" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="44" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="42" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="94" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="437"><net_src comp="398" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="440"><net_src comp="434" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="441"><net_src comp="434" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="446"><net_src comp="410" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="453"><net_src comp="100" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="458"><net_src comp="405" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="465"><net_src comp="209" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="26" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="209" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="32" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="209" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="481"><net_src comp="209" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="232" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="26" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="232" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="32" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="243" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="38" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="243" pin="4"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="505" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="513"><net_src comp="254" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="26" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="254" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="32" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="254" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="530"><net_src comp="250" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="278" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="26" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="278" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="32" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="289" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="38" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="289" pin="4"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="554" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="567"><net_src comp="46" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="48" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="50" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="574"><net_src comp="558" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="561" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="52" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="571" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="54" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="595"><net_src comp="587" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="56" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="596" pin="3"/><net_sink comp="128" pin=1"/></net>

<net id="608"><net_src comp="311" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="38" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="300" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="26" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="300" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="32" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="323" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="26" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="323" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="32" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="323" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="642"><net_src comp="323" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="307" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="639" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="649" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="656"><net_src comp="346" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="346" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="38" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="334" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="334" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="60" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="334" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="32" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="334" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="346" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="679" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="689" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="696"><net_src comp="330" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="356" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="64" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="356" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="66" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="697" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="720"><net_src comp="713" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="725"><net_src comp="722" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="729"><net_src comp="391" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="380" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="26" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="380" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="32" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="391" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="38" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="391" pin="4"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="726" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="758" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="765"><net_src comp="762" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="771"><net_src comp="70" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="766" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="776"><net_src comp="72" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="784"><net_src comp="467" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="789"><net_src comp="478" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="794"><net_src comp="80" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="802"><net_src comp="488" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="807"><net_src comp="494" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="812"><net_src comp="500" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="817"><net_src comp="87" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="825"><net_src comp="515" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="830"><net_src comp="105" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="835"><net_src comp="112" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="840"><net_src comp="527" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="848"><net_src comp="537" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="853"><net_src comp="543" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="858"><net_src comp="549" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="863"><net_src comp="120" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="868"><net_src comp="398" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="873"><net_src comp="422" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="876"><net_src comp="870" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="880"><net_src comp="575" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="885"><net_src comp="581" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="890"><net_src comp="417" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="895"><net_src comp="604" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="903"><net_src comp="616" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="911"><net_src comp="628" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="916"><net_src comp="634" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="921"><net_src comp="643" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="926"><net_src comp="133" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="931"><net_src comp="128" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="936"><net_src comp="141" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="941"><net_src comp="149" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="946"><net_src comp="653" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="951"><net_src comp="657" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="956"><net_src comp="663" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="964"><net_src comp="673" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="969"><net_src comp="679" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="974"><net_src comp="683" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="979"><net_src comp="163" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="984"><net_src comp="693" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="989"><net_src comp="697" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="997"><net_src comp="709" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1000"><net_src comp="994" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1004"><net_src comp="171" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1009"><net_src comp="178" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1017"><net_src comp="736" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1022"><net_src comp="742" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="1027"><net_src comp="748" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1032"><net_src comp="753" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1037"><net_src comp="185" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="1042"><net_src comp="192" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="1047"><net_src comp="94" pin="7"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="405" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {338 339 }
	Port: symmat | {340 341 342 348 349 386 387 }
	Port: mean | {80 }
	Port: stddev | {256 }
 - Input state : 
	Port: kernel_correlation : data | {4 5 6 7 85 86 87 88 261 262 263 264 350 351 352 353 }
	Port: kernel_correlation : mean | {81 82 83 262 263 264 }
	Port: kernel_correlation : stddev | {258 259 260 }
  - Chain level:
	State 1
	State 2
		exitcond8 : 1
		j_3 : 1
		StgValue_402 : 2
		tmp : 1
		tmp_cast : 1
		mean_addr : 2
	State 3
		exitcond7 : 1
		i_4 : 1
		StgValue_414 : 2
		next_mul : 1
		tmp_5 : 1
		tmp_3 : 1
	State 4
		data_addr : 1
		data_load : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
		exitcond6 : 1
		j_4 : 1
		StgValue_503 : 2
		tmp_2 : 1
		stddev_addr : 2
		mean_addr_1 : 2
		mean_load : 3
	State 82
	State 83
	State 84
		exitcond5 : 1
		i_5 : 1
		StgValue_519 : 2
		next_mul2 : 1
		tmp_21 : 1
		tmp_s : 1
	State 85
		data_addr_1 : 1
		data_load_1 : 2
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
		tmp_7 : 1
		tmp_9 : 1
		notlhs : 2
		notrhs : 2
	State 256
		StgValue_705 : 1
	State 257
		next_mul4 : 1
		exitcond4 : 1
		i_6 : 1
		StgValue_713 : 2
	State 258
		exitcond3 : 1
		j_5 : 1
		StgValue_720 : 2
		tmp_16 : 1
		tmp_16_cast : 1
		tmp_25 : 2
		stddev_addr_1 : 2
		stddev_load : 3
	State 259
	State 260
	State 261
		data_addr_2 : 1
		data_load_2 : 2
	State 262
		mean_load_1 : 1
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
		phi_mul7_cast : 1
		next_mul8 : 1
		j1_cast2 : 1
		exitcond2 : 1
		j1_1 : 1
		StgValue_841 : 2
		tmp_15_cast : 1
		tmp_22 : 2
	State 341
		symmat_addr_1 : 1
		StgValue_847 : 2
	State 342
	State 343
		j2 : 1
		exitcond1 : 1
		StgValue_855 : 2
		tmp_26 : 2
	State 344
		tmp_37_cast : 1
		symmat_addr_2 : 2
	State 345
	State 346
		tmp_29 : 1
	State 347
		tmp_39_cast : 1
		symmat_addr_3 : 2
	State 348
		StgValue_870 : 1
	State 349
		phi_mul5_cast : 1
		exitcond : 1
		i_7 : 1
		StgValue_878 : 2
		next_mul6 : 1
		tmp_30 : 1
		tmp_31 : 2
	State 350
		data_addr_3 : 1
		data_addr_4 : 1
		data_load_3 : 2
		data_load_4 : 2
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   ddiv   |      grp_fu_410      |    0    |   6160  |   3524  |
|----------|----------------------|---------|---------|---------|
|   dsqrt  |      grp_fu_422      |    0    |   3417  |   2036  |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_398      |    0    |   1225  |   821   |
|----------|----------------------|---------|---------|---------|
|   dmul   |      grp_fu_405      |    11   |   613   |   322   |
|----------|----------------------|---------|---------|---------|
|          |      j_3_fu_467      |    0    |    0    |    17   |
|          |      i_4_fu_488      |    0    |    0    |    17   |
|          |    next_mul_fu_494   |    0    |    0    |    27   |
|          |     tmp_5_fu_500     |    0    |    0    |    27   |
|          |      j_4_fu_515      |    0    |    0    |    17   |
|          |      i_5_fu_537      |    0    |    0    |    17   |
|          |   next_mul2_fu_543   |    0    |    0    |    27   |
|          |     tmp_21_fu_549    |    0    |    0    |    27   |
|          |   next_mul4_fu_604   |    0    |    0    |    27   |
|          |      i_6_fu_616      |    0    |    0    |    17   |
|    add   |      j_5_fu_628      |    0    |    0    |    17   |
|          |     tmp_25_fu_643    |    0    |    0    |    27   |
|          |   next_mul8_fu_657   |    0    |    0    |    27   |
|          |      j1_1_fu_673     |    0    |    0    |    17   |
|          |     tmp_22_fu_683    |    0    |    0    |    27   |
|          |       j2_fu_697      |    0    |    0    |    39   |
|          |     tmp_27_fu_713    |    0    |    0    |    28   |
|          |      i_7_fu_736      |    0    |    0    |    17   |
|          |   next_mul6_fu_742   |    0    |    0    |    27   |
|          |     tmp_30_fu_748    |    0    |    0    |    27   |
|          |     tmp_31_fu_753    |    0    |    0    |    28   |
|----------|----------------------|---------|---------|---------|
|   dcmp   |      grp_fu_417      |    0    |   139   |   127   |
|----------|----------------------|---------|---------|---------|
|          |   exitcond8_fu_461   |    0    |    0    |    13   |
|          |   exitcond7_fu_482   |    0    |    0    |    13   |
|          |   exitcond6_fu_509   |    0    |    0    |    13   |
|          |   exitcond5_fu_531   |    0    |    0    |    13   |
|          |     notlhs_fu_575    |    0    |    0    |    13   |
|   icmp   |     notrhs_fu_581    |    0    |    0    |    29   |
|          |   exitcond4_fu_610   |    0    |    0    |    13   |
|          |   exitcond3_fu_622   |    0    |    0    |    13   |
|          |   exitcond2_fu_667   |    0    |    0    |    13   |
|          |   exitcond1_fu_703   |    0    |    0    |    18   |
|          |    exitcond_fu_730   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|  select  |     tmp_14_fu_596    |    0    |    0    |    64   |
|----------|----------------------|---------|---------|---------|
|    or    |     tmp_10_fu_587    |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|    and   |     tmp_20_fu_591    |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_766      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_473      |    0    |    0    |    0    |
|          |    tmp_cast_fu_478   |    0    |    0    |    0    |
|          |  tmp_30_cast_fu_505  |    0    |    0    |    0    |
|          |     tmp_2_fu_521     |    0    |    0    |    0    |
|          |   tmp_2_cast_fu_527  |    0    |    0    |    0    |
|          |  tmp_33_cast_fu_554  |    0    |    0    |    0    |
|          |     tmp_16_fu_634    |    0    |    0    |    0    |
|          |  tmp_16_cast_fu_639  |    0    |    0    |    0    |
|   zext   |  tmp_36_cast_fu_649  |    0    |    0    |    0    |
|          | phi_mul7_cast_fu_653 |    0    |    0    |    0    |
|          |    j1_cast2_fu_663   |    0    |    0    |    0    |
|          |  tmp_15_cast_fu_679  |    0    |    0    |    0    |
|          |  tmp_35_cast_fu_689  |    0    |    0    |    0    |
|          |  tmp_15_cast9_fu_693 |    0    |    0    |    0    |
|          |  tmp_37_cast_fu_717  |    0    |    0    |    0    |
|          | phi_mul5_cast_fu_726 |    0    |    0    |    0    |
|          |  tmp_41_cast_fu_758  |    0    |    0    |    0    |
|          |  tmp_42_cast_fu_762  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_7_fu_561     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |     tmp_9_fu_571     |    0    |    0    |    0    |
|          |     tmp_26_fu_709    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |  tmp_39_cast_fu_722  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    12   |  11554  |   7571  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  data_addr_1_reg_860 |   20   |
|  data_addr_2_reg_933 |   20   |
| data_addr_3_reg_1034 |   20   |
| data_addr_4_reg_1039 |   20   |
|   data_addr_reg_814  |   20   |
| data_load_4_reg_1044 |   64   |
|      i_1_reg_274     |   10   |
|      i_2_reg_296     |   10   |
|      i_3_reg_376     |   10   |
|      i_4_reg_799     |   10   |
|      i_5_reg_845     |   10   |
|      i_6_reg_900     |   10   |
|     i_7_reg_1014     |   10   |
|       i_reg_228      |   10   |
|     j1_1_reg_961     |   10   |
|   j1_cast2_reg_953   |   32   |
|      j1_reg_330      |   10   |
|    j2_0_in_reg_353   |   32   |
|      j2_reg_986      |   32   |
|      j_1_reg_250     |   10   |
|      j_2_reg_319     |   10   |
|      j_3_reg_781     |   10   |
|      j_4_reg_822     |   10   |
|      j_5_reg_908     |   10   |
|       j_reg_205      |   10   |
|  mean_addr_1_reg_832 |   10   |
|  mean_addr_2_reg_938 |   10   |
|   mean_addr_reg_791  |   10   |
|   next_mul2_reg_850  |   20   |
|   next_mul4_reg_892  |   20   |
|  next_mul6_reg_1019  |   20   |
|   next_mul8_reg_948  |   20   |
|   next_mul_reg_804   |   20   |
|    notlhs_reg_877    |    1   |
|    notrhs_reg_882    |    1   |
|   phi_mul1_reg_285   |   20   |
|   phi_mul3_reg_307   |   20   |
|   phi_mul5_reg_387   |   20   |
| phi_mul7_cast_reg_943|   21   |
|   phi_mul7_reg_342   |   20   |
|    phi_mul_reg_239   |   20   |
|        reg_427       |   64   |
|        reg_434       |   64   |
|        reg_443       |   64   |
|        reg_450       |   64   |
|        reg_455       |   64   |
| stddev_addr_1_reg_923|   10   |
|  stddev_addr_reg_827 |   10   |
|  stddev_load_reg_928 |   64   |
|  storemerge_reg_362  |   64   |
| symmat_addr_1_reg_976|   20   |
|symmat_addr_2_reg_1001|   20   |
|symmat_addr_3_reg_1006|   20   |
|  symmat_addr_reg_773 |   20   |
|    tmp_13_reg_865    |   64   |
| tmp_15_cast9_reg_981 |   21   |
|  tmp_15_cast_reg_966 |   20   |
|    tmp_15_reg_887    |    1   |
|    tmp_16_reg_913    |   64   |
|     tmp_1_reg_216    |   64   |
|    tmp_21_reg_855    |   20   |
|    tmp_22_reg_971    |   20   |
|    tmp_25_reg_918    |   20   |
|    tmp_26_reg_994    |   21   |
|  tmp_2_cast_reg_837  |   20   |
|    tmp_30_reg_1024   |   20   |
|    tmp_31_reg_1029   |   21   |
|     tmp_4_reg_870    |   64   |
|     tmp_5_reg_809    |   20   |
|     tmp_8_reg_262    |   64   |
|   tmp_cast_reg_786   |   20   |
+----------------------+--------+
|         Total        |  1765  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_94  |  p0  |   8  |  20  |   160  ||    41   |
|  grp_access_fu_94  |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_100 |  p0  |   5  |  10  |   50   ||    27   |
|  grp_access_fu_128 |  p0  |   3  |  10  |   30   ||    15   |
|  grp_access_fu_157 |  p0  |   5  |  20  |   100  ||    27   |
|  grp_access_fu_157 |  p1  |   3  |  64  |   192  ||    15   |
|    tmp_1_reg_216   |  p0  |   2  |  64  |   128  ||    9    |
|     j_1_reg_250    |  p0  |   2  |  10  |   20   ||    9    |
|    tmp_8_reg_262   |  p0  |   2  |  64  |   128  ||    9    |
|  phi_mul3_reg_307  |  p0  |   2  |  20  |   40   ||    9    |
|     j1_reg_330     |  p0  |   2  |  10  |   20   ||    9    |
| storemerge_reg_362 |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_398     |  p0  |   4  |  64  |   256  ||    21   |
|     grp_fu_398     |  p1  |   3  |  64  |   192  ||    15   |
|     grp_fu_405     |  p0  |   3  |  64  |   192  ||    15   |
|     grp_fu_405     |  p1  |   3  |  64  |   192  ||    15   |
|     grp_fu_410     |  p0  |   3  |  64  |   192  ||    15   |
|     grp_fu_410     |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_766     |  p1  |   2  |  21  |   42   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  2190  ||  21.444 ||   287   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |  11554 |  7571  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   287  |
|  Register |    -   |    -   |  1765  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   21   |  13319 |  7858  |
+-----------+--------+--------+--------+--------+
