

================================================================
== Vitis HLS Report for 'Block_entry_gmem_wr_proc'
================================================================
* Date:           Wed May 14 20:37:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.760 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|        ?|  24.000 ns|         ?|    2|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_83_1  |        3|        ?|         3|          -|          -|  1 ~ ?|        no|
        |- VITIS_LOOP_91_2  |       10|        ?|        10|          -|          -|  1 ~ ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 10 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.22>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %avg_output, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 22 'read' 'p_read_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read2"   --->   Operation 23 'read' 'p_read_2' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 24 'read' 'p_read_3' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%p_read33 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 25 'read' 'p_read33' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] ( I:3.63ns O:3.63ns )   --->   "%avg_output_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %avg_output"   --->   Operation 26 'read' 'avg_output_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %min_output, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] ( I:3.63ns O:3.63ns )   --->   "%min_output_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %min_output"   --->   Operation 28 'read' 'min_output_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %max_output, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] ( I:3.63ns O:3.63ns )   --->   "%max_output_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %max_output"   --->   Operation 30 'read' 'max_output_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_output, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] ( I:3.63ns O:3.63ns )   --->   "%conv_output_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %conv_output"   --->   Operation 32 'read' 'conv_output_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %p_read33, void %Block_entry_proc.1.exit.i, void %for.inc.lr.ph.i.i" [HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 34 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 35 'alloca' 'i' <Predicate = (p_read33)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %conv_output_read" [HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 36 'getelementptr' 'gmem_addr' <Predicate = (p_read33)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %i" [HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 37 'store' 'store_ln83' <Predicate = (p_read33)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 8.76>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%wide_trip_count7_i_i = zext i32 %p_read_3"   --->   Operation 38 'zext' 'wide_trip_count7_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (8.76ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr, i64 %wide_trip_count7_i_i" [HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 39 'writereq' 'empty' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 40 [1/1] (2.55ns)   --->   "%icmp_ln83 = icmp_ne  i32 %p_read_3, i32 0" [HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 40 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.69ns)   --->   "%select_ln83 = select i1 %icmp_ln83, i32 %p_read_3, i32 1" [HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 41 'select' 'select_ln83' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.inc.i.i" [HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 42 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%i_2 = load i32 %i" [HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 43 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.55ns)   --->   "%icmp_ln83_1 = icmp_eq  i32 %i_2, i32 %select_ln83" [HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 44 'icmp' 'icmp_ln83_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 45 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.55ns)   --->   "%add_ln83 = add i32 %i_2, i32 1" [HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 46 'add' 'add_ln83' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83_1, void %for.inc.i.split.i, void %for.end.loopexit.i.i" [HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 47 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i32 %i_2" [HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 48 'zext' 'zext_ln83' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%conv_result_addr = getelementptr i8 %conv_result, i64 0, i64 %zext_ln83" [HLSEindoefening/hls_process_images.c:85->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 49 'getelementptr' 'conv_result_addr' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (3.25ns)   --->   "%conv_result_load = load i22 %conv_result_addr" [HLSEindoefening/hls_process_images.c:85->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 50 'load' 'conv_result_load' <Predicate = (!icmp_ln83_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4194304> <RAM>
ST_3 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 %add_ln83, i32 %i" [HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 51 'store' 'store_ln83' <Predicate = (!icmp_ln83_1)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 52 [1/2] ( I:3.25ns O:3.25ns )   --->   "%conv_result_load = load i22 %conv_result_addr" [HLSEindoefening/hls_process_images.c:85->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 52 'load' 'conv_result_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4194304> <RAM>

State 5 <SV = 4> <Delay = 8.76>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 53 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (8.76ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr, i8 %conv_result_load, i1 1" [HLSEindoefening/hls_process_images.c:85->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 54 'write' 'write_ln85' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.inc.i.i" [HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 55 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 8.76>
ST_6 : Operation 56 [5/5] (8.76ns)   --->   "%empty_74 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 56 'writeresp' 'empty_74' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 8.76>
ST_7 : Operation 57 [4/5] (8.76ns)   --->   "%empty_74 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 57 'writeresp' 'empty_74' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 8.76>
ST_8 : Operation 58 [3/5] (8.76ns)   --->   "%empty_74 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 58 'writeresp' 'empty_74' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 8.76>
ST_9 : Operation 59 [2/5] (8.76ns)   --->   "%empty_74 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 59 'writeresp' 'empty_74' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 8.76>
ST_10 : Operation 60 [1/5] (8.76ns)   --->   "%empty_74 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 60 'writeresp' 'empty_74' <Predicate = (p_read33)> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln88 = br void %Block_entry_proc.1.exit.i" [HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83]   --->   Operation 61 'br' 'br_ln88' <Predicate = (p_read33)> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %p_read_2, void %Block_entry_gmem_wr_proc.exit, void %for.inc26.lr.ph.i.i" [HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 62 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 63 'alloca' 'i_1' <Predicate = (p_read_2)> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (2.55ns)   --->   "%icmp_ln91 = icmp_ne  i32 %p_read_1, i32 0" [HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 64 'icmp' 'icmp_ln91' <Predicate = (p_read_2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.69ns)   --->   "%select_ln91 = select i1 %icmp_ln91, i32 %p_read_1, i32 1" [HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 65 'select' 'select_ln91' <Predicate = (p_read_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 0, i32 %i_1" [HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 66 'store' 'store_ln91' <Predicate = (p_read_2)> <Delay = 1.58>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.inc26.i.i" [HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 67 'br' 'br_ln91' <Predicate = (p_read_2)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 4.14>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%i_3 = load i32 %i_1" [HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 68 'load' 'i_3' <Predicate = (p_read_2)> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (2.55ns)   --->   "%icmp_ln91_1 = icmp_eq  i32 %i_3, i32 %select_ln91" [HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 69 'icmp' 'icmp_ln91_1' <Predicate = (p_read_2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 70 'speclooptripcount' 'empty_75' <Predicate = (p_read_2)> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln91 = add i32 %i_3, i32 1" [HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 71 'add' 'add_ln91' <Predicate = (p_read_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91_1, void %for.inc26.i.split.i, void %Block_entry_gmem_wr_proc.exit.loopexit" [HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 72 'br' 'br_ln91' <Predicate = (p_read_2)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i32 %i_3" [HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 73 'zext' 'zext_ln91' <Predicate = (p_read_2 & !icmp_ln91_1)> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%max_result_addr = getelementptr i8 %max_result, i64 0, i64 %zext_ln91" [HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 74 'getelementptr' 'max_result_addr' <Predicate = (p_read_2 & !icmp_ln91_1)> <Delay = 0.00>
ST_11 : Operation 75 [2/2] (3.25ns)   --->   "%max_result_load = load i20 %max_result_addr" [HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 75 'load' 'max_result_load' <Predicate = (p_read_2 & !icmp_ln91_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1048576> <RAM>
ST_11 : Operation 76 [1/1] (3.52ns)   --->   "%add_ln93 = add i64 %max_output_read, i64 %zext_ln91" [HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 76 'add' 'add_ln93' <Predicate = (p_read_2 & !icmp_ln91_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i8 %gmem, i64 %add_ln93" [HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 77 'getelementptr' 'gmem_addr_9' <Predicate = (p_read_2 & !icmp_ln91_1)> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%min_result_addr = getelementptr i8 %min_result, i64 0, i64 %zext_ln91" [HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 78 'getelementptr' 'min_result_addr' <Predicate = (p_read_2 & !icmp_ln91_1)> <Delay = 0.00>
ST_11 : Operation 79 [2/2] (3.25ns)   --->   "%min_result_load = load i20 %min_result_addr" [HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 79 'load' 'min_result_load' <Predicate = (p_read_2 & !icmp_ln91_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1048576> <RAM>
ST_11 : Operation 80 [1/1] (3.52ns)   --->   "%add_ln94 = add i64 %min_output_read, i64 %zext_ln91" [HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 80 'add' 'add_ln94' <Predicate = (p_read_2 & !icmp_ln91_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i8 %gmem, i64 %add_ln94" [HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 81 'getelementptr' 'gmem_addr_10' <Predicate = (p_read_2 & !icmp_ln91_1)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%avg_result_addr = getelementptr i8 %avg_result, i64 0, i64 %zext_ln91" [HLSEindoefening/hls_process_images.c:95->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 82 'getelementptr' 'avg_result_addr' <Predicate = (p_read_2 & !icmp_ln91_1)> <Delay = 0.00>
ST_11 : Operation 83 [2/2] (3.25ns)   --->   "%avg_result_load = load i20 %avg_result_addr" [HLSEindoefening/hls_process_images.c:95->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 83 'load' 'avg_result_load' <Predicate = (p_read_2 & !icmp_ln91_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1048576> <RAM>
ST_11 : Operation 84 [1/1] (3.52ns)   --->   "%add_ln95 = add i64 %avg_output_read, i64 %zext_ln91" [HLSEindoefening/hls_process_images.c:95->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 84 'add' 'add_ln95' <Predicate = (p_read_2 & !icmp_ln91_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i8 %gmem, i64 %add_ln95" [HLSEindoefening/hls_process_images.c:95->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 85 'getelementptr' 'gmem_addr_11' <Predicate = (p_read_2 & !icmp_ln91_1)> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %i_1" [HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 86 'store' 'store_ln91' <Predicate = (p_read_2 & !icmp_ln91_1)> <Delay = 1.58>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %Block_entry_gmem_wr_proc.exit"   --->   Operation 87 'br' 'br_ln0' <Predicate = (p_read_2 & icmp_ln91_1)> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 88 'ret' 'ret_ln83' <Predicate = (icmp_ln91_1) | (!p_read_2)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 8.76>
ST_12 : Operation 89 [1/2] ( I:3.25ns O:3.25ns )   --->   "%max_result_load = load i20 %max_result_addr" [HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 89 'load' 'max_result_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1048576> <RAM>
ST_12 : Operation 90 [1/1] (8.76ns)   --->   "%gmem_addr_9_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr_9, i64 1" [HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 90 'writereq' 'gmem_addr_9_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 91 [1/2] ( I:3.25ns O:3.25ns )   --->   "%min_result_load = load i20 %min_result_addr" [HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 91 'load' 'min_result_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1048576> <RAM>
ST_12 : Operation 92 [1/2] ( I:3.25ns O:3.25ns )   --->   "%avg_result_load = load i20 %avg_result_addr" [HLSEindoefening/hls_process_images.c:95->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 92 'load' 'avg_result_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1048576> <RAM>

State 13 <SV = 10> <Delay = 8.76>
ST_13 : Operation 93 [1/1] (8.76ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr_9, i8 %max_result_load, i1 1" [HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 93 'write' 'write_ln93' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 94 [1/1] (8.76ns)   --->   "%gmem_addr_10_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr_10, i64 1" [HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 94 'writereq' 'gmem_addr_10_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 8.76>
ST_14 : Operation 95 [5/5] (8.76ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_9" [HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 95 'writeresp' 'gmem_addr_9_resp' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 96 [1/1] (8.76ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr_10, i8 %min_result_load, i1 1" [HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 96 'write' 'write_ln94' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 97 [1/1] (8.76ns)   --->   "%gmem_addr_11_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr_11, i64 1" [HLSEindoefening/hls_process_images.c:95->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 97 'writereq' 'gmem_addr_11_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 8.76>
ST_15 : Operation 98 [4/5] (8.76ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_9" [HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 98 'writeresp' 'gmem_addr_9_resp' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 99 [5/5] (8.76ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_10" [HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 99 'writeresp' 'gmem_addr_10_resp' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 100 [1/1] (8.76ns)   --->   "%write_ln95 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr_11, i8 %avg_result_load, i1 1" [HLSEindoefening/hls_process_images.c:95->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 100 'write' 'write_ln95' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 8.76>
ST_16 : Operation 101 [3/5] (8.76ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_9" [HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 101 'writeresp' 'gmem_addr_9_resp' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 102 [4/5] (8.76ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_10" [HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 102 'writeresp' 'gmem_addr_10_resp' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 103 [5/5] (8.76ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_11" [HLSEindoefening/hls_process_images.c:95->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 103 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 8.76>
ST_17 : Operation 104 [2/5] (8.76ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_9" [HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 104 'writeresp' 'gmem_addr_9_resp' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 105 [3/5] (8.76ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_10" [HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 105 'writeresp' 'gmem_addr_10_resp' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 106 [4/5] (8.76ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_11" [HLSEindoefening/hls_process_images.c:95->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 106 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 8.76>
ST_18 : Operation 107 [1/5] (8.76ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_9" [HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 107 'writeresp' 'gmem_addr_9_resp' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 108 [2/5] (8.76ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_10" [HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 108 'writeresp' 'gmem_addr_10_resp' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 109 [3/5] (8.76ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_11" [HLSEindoefening/hls_process_images.c:95->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 109 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 8.76>
ST_19 : Operation 110 [1/5] (8.76ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_10" [HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 110 'writeresp' 'gmem_addr_10_resp' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 111 [2/5] (8.76ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_11" [HLSEindoefening/hls_process_images.c:95->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 111 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 8.76>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 112 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/5] (8.76ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_11" [HLSEindoefening/hls_process_images.c:95->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 113 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.inc26.i.i" [HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83]   --->   Operation 114 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 5.222ns
The critical path consists of the following:
	wire read operation ('p_read33') on port 'p_read' [18]  (3.634 ns)
	'store' operation 0 bit ('store_ln83', HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) of constant 0 on local variable 'i', HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83 [35]  (1.588 ns)

 <State 2>: 8.760ns
The critical path consists of the following:
	bus request operation ('empty', HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) [32]  (8.760 ns)

 <State 3>: 4.140ns
The critical path consists of the following:
	'load' operation 32 bit ('i', HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) on local variable 'i', HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83 [38]  (0.000 ns)
	'add' operation 32 bit ('add_ln83', HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) [41]  (2.552 ns)
	'store' operation 0 bit ('store_ln83', HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) of variable 'add_ln83', HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83 on local variable 'i', HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83 [49]  (1.588 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 8 bit ('conv_result_load', HLSEindoefening/hls_process_images.c:85->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) on array 'conv_result' [47]  (3.254 ns)

 <State 5>: 8.760ns
The critical path consists of the following:
	bus write operation ('write_ln85', HLSEindoefening/hls_process_images.c:85->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:85->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) [48]  (8.760 ns)

 <State 6>: 8.760ns
The critical path consists of the following:
	bus response operation ('empty_74', HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) [52]  (8.760 ns)

 <State 7>: 8.760ns
The critical path consists of the following:
	bus response operation ('empty_74', HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) [52]  (8.760 ns)

 <State 8>: 8.760ns
The critical path consists of the following:
	bus response operation ('empty_74', HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) [52]  (8.760 ns)

 <State 9>: 8.760ns
The critical path consists of the following:
	bus response operation ('empty_74', HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) [52]  (8.760 ns)

 <State 10>: 8.760ns
The critical path consists of the following:
	bus response operation ('empty_74', HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:83->HLSEindoefening/hls_process_images.c:83) [52]  (8.760 ns)

 <State 11>: 4.140ns
The critical path consists of the following:
	'load' operation 32 bit ('i', HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) on local variable 'i', HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83 [63]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln91_1', HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) [64]  (2.552 ns)
	'store' operation 0 bit ('store_ln91', HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) of variable 'add_ln91', HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83 on local variable 'i', HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83 [92]  (1.588 ns)

 <State 12>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_addr_9_req', HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) [75]  (8.760 ns)

 <State 13>: 8.760ns
The critical path consists of the following:
	bus write operation ('write_ln93', HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) [76]  (8.760 ns)

 <State 14>: 8.760ns
The critical path consists of the following:
	bus response operation ('gmem_addr_9_resp', HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) [77]  (8.760 ns)

 <State 15>: 8.760ns
The critical path consists of the following:
	bus response operation ('gmem_addr_9_resp', HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) [77]  (8.760 ns)

 <State 16>: 8.760ns
The critical path consists of the following:
	bus response operation ('gmem_addr_9_resp', HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) [77]  (8.760 ns)

 <State 17>: 8.760ns
The critical path consists of the following:
	bus response operation ('gmem_addr_9_resp', HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) [77]  (8.760 ns)

 <State 18>: 8.760ns
The critical path consists of the following:
	bus response operation ('gmem_addr_9_resp', HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) [77]  (8.760 ns)

 <State 19>: 8.760ns
The critical path consists of the following:
	bus response operation ('gmem_addr_10_resp', HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) [84]  (8.760 ns)

 <State 20>: 8.760ns
The critical path consists of the following:
	bus response operation ('gmem_addr_11_resp', HLSEindoefening/hls_process_images.c:95->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:95->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:83) [91]  (8.760 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
