Running: E:\Programs\Xilinx\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/CEME/7th Semester/Digital System Design/Project/DSD_Project/Simulation_Floating_Point_Multiplication_isim_beh.exe -prj E:/CEME/7th Semester/Digital System Design/Project/DSD_Project/Simulation_Floating_Point_Multiplication_beh.prj work.Simulation_Floating_Point_Multiplication work.glbl 
ISim M.53d (signature 0xb869381d)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing Verilog file "E:/CEME/7th Semester/Digital System Design/Project/DSD_Project/Floating_Point_Multiplication.v" into library work
WARNING:HDLCompiler:936 - "E:/CEME/7th Semester/Digital System Design/Project/DSD_Project/Floating_Point_Multiplication.v" Line 27: Keyword 'unsigned' is not allowed here in this mode of verilog
WARNING:HDLCompiler:936 - "E:/CEME/7th Semester/Digital System Design/Project/DSD_Project/Floating_Point_Multiplication.v" Line 31: Keyword 'unsigned' is not allowed here in this mode of verilog
WARNING:HDLCompiler:327 - "E:/CEME/7th Semester/Digital System Design/Project/DSD_Project/Floating_Point_Multiplication.v" Line 49: Concatenation with unsized literal; will interpret as 32 bits
Parsing Verilog file "E:/CEME/7th Semester/Digital System Design/Project/DSD_Project/Simulation_Floating_Point_Multiplication.v" into library work
Parsing Verilog file "E:/Programs/Xilinx/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "E:/CEME/7th Semester/Digital System Design/Project/DSD_Project/Floating_Point_Multiplication.v" Line 49: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Fuse Memory Usage: 87620 KB
Fuse CPU Usage: 296 ms
Compiling module Floating_Point_Multiplication
Compiling module Simulation_Floating_Point_Multip...
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/CEME/7th Semester/Digital System Design/Project/DSD_Project/Simulation_Floating_Point_Multiplication_isim_beh.exe
Fuse Memory Usage: 92068 KB
Fuse CPU Usage: 421 ms
