INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp4/cpu_package.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp4/test_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_log2'
